Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jul  2 01:14:50 2024
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.693        0.000                      0                   17        0.220        0.000                      0                   17        4.500        0.000                       0                    14  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.693        0.000                      0                   17        0.220        0.000                      0                   17        4.500        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/an_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.697ns (24.434%)  route 2.156ns (75.566%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  nolabel_line49/nolabel_line35/cnt_reg[1]/Q
                         net (fo=6, routed)           0.881     6.482    nolabel_line49/nolabel_line35/cnt_reg[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.606 f  nolabel_line49/nolabel_line35/an[3]_i_2/O
                         net (fo=4, routed)           0.614     7.220    nolabel_line49/nolabel_line35/an[3]_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I3_O)        0.117     7.337 r  nolabel_line49/nolabel_line35/an[3]_i_1/O
                         net (fo=4, routed)           0.661     7.998    nolabel_line49/en_shift
    SLICE_X64Y24         FDCE                                         r  nolabel_line49/an_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.502    14.843    nolabel_line49/CLK
    SLICE_X64Y24         FDCE                                         r  nolabel_line49/an_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y24         FDCE (Setup_fdce_C_CE)      -0.377    14.691    nolabel_line49/an_reg[0]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/an_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.697ns (24.434%)  route 2.156ns (75.566%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  nolabel_line49/nolabel_line35/cnt_reg[1]/Q
                         net (fo=6, routed)           0.881     6.482    nolabel_line49/nolabel_line35/cnt_reg[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.606 f  nolabel_line49/nolabel_line35/an[3]_i_2/O
                         net (fo=4, routed)           0.614     7.220    nolabel_line49/nolabel_line35/an[3]_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I3_O)        0.117     7.337 r  nolabel_line49/nolabel_line35/an[3]_i_1/O
                         net (fo=4, routed)           0.661     7.998    nolabel_line49/en_shift
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.502    14.843    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y24         FDPE (Setup_fdpe_C_CE)      -0.377    14.691    nolabel_line49/an_reg[1]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/an_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.697ns (24.434%)  route 2.156ns (75.566%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  nolabel_line49/nolabel_line35/cnt_reg[1]/Q
                         net (fo=6, routed)           0.881     6.482    nolabel_line49/nolabel_line35/cnt_reg[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.606 f  nolabel_line49/nolabel_line35/an[3]_i_2/O
                         net (fo=4, routed)           0.614     7.220    nolabel_line49/nolabel_line35/an[3]_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I3_O)        0.117     7.337 r  nolabel_line49/nolabel_line35/an[3]_i_1/O
                         net (fo=4, routed)           0.661     7.998    nolabel_line49/en_shift
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.502    14.843    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y24         FDPE (Setup_fdpe_C_CE)      -0.377    14.691    nolabel_line49/an_reg[2]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/an_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.697ns (24.434%)  route 2.156ns (75.566%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  nolabel_line49/nolabel_line35/cnt_reg[1]/Q
                         net (fo=6, routed)           0.881     6.482    nolabel_line49/nolabel_line35/cnt_reg[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.606 f  nolabel_line49/nolabel_line35/an[3]_i_2/O
                         net (fo=4, routed)           0.614     7.220    nolabel_line49/nolabel_line35/an[3]_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I3_O)        0.117     7.337 r  nolabel_line49/nolabel_line35/an[3]_i_1/O
                         net (fo=4, routed)           0.661     7.998    nolabel_line49/en_shift
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.502    14.843    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y24         FDPE (Setup_fdpe_C_CE)      -0.377    14.691    nolabel_line49/an_reg[3]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.704ns (26.369%)  route 1.966ns (73.631%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  nolabel_line49/nolabel_line35/cnt_reg[1]/Q
                         net (fo=6, routed)           0.881     6.482    nolabel_line49/nolabel_line35/cnt_reg[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.606 r  nolabel_line49/nolabel_line35/an[3]_i_2/O
                         net (fo=4, routed)           0.614     7.220    nolabel_line49/nolabel_line35/an[3]_i_2_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     7.344 r  nolabel_line49/nolabel_line35/cnt[8]_i_1/O
                         net (fo=1, routed)           0.471     7.815    nolabel_line49/nolabel_line35/p_0_in[8]
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.502    14.843    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[8]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)       -0.067    15.001    nolabel_line49/nolabel_line35/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.754ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.704ns (32.002%)  route 1.496ns (67.998%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  nolabel_line49/nolabel_line35/cnt_reg[1]/Q
                         net (fo=6, routed)           0.881     6.482    nolabel_line49/nolabel_line35/cnt_reg[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.606 r  nolabel_line49/nolabel_line35/an[3]_i_2/O
                         net (fo=4, routed)           0.615     7.221    nolabel_line49/nolabel_line35/an[3]_i_2_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     7.345 r  nolabel_line49/nolabel_line35/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     7.345    nolabel_line49/nolabel_line35/p_0_in[6]
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.502    14.843    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[6]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.031    15.099    nolabel_line49/nolabel_line35/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                  7.754    

Slack (MET) :             7.802ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.700ns (31.879%)  route 1.496ns (68.121%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  nolabel_line49/nolabel_line35/cnt_reg[1]/Q
                         net (fo=6, routed)           0.881     6.482    nolabel_line49/nolabel_line35/cnt_reg[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.606 r  nolabel_line49/nolabel_line35/an[3]_i_2/O
                         net (fo=4, routed)           0.615     7.221    nolabel_line49/nolabel_line35/an[3]_i_2_n_0
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.120     7.341 r  nolabel_line49/nolabel_line35/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     7.341    nolabel_line49/nolabel_line35/p_0_in[7]
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.502    14.843    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[7]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.075    15.143    nolabel_line49/nolabel_line35/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  7.802    

Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.746ns (45.629%)  route 0.889ns (54.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  nolabel_line49/nolabel_line35/cnt_reg[2]/Q
                         net (fo=5, routed)           0.889     6.453    nolabel_line49/nolabel_line35/cnt_reg[2]
    SLICE_X65Y28         LUT3 (Prop_lut3_I2_O)        0.327     6.780 r  nolabel_line49/nolabel_line35/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.780    nolabel_line49/nolabel_line35/p_0_in[2]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.507    14.848    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[2]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X65Y28         FDCE (Setup_fdce_C_D)        0.075    15.185    nolabel_line49/nolabel_line35/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.479ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.642ns (42.955%)  route 0.853ns (57.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  nolabel_line49/nolabel_line35/cnt_reg[0]/Q
                         net (fo=7, routed)           0.853     6.516    nolabel_line49/nolabel_line35/cnt_reg[0]
    SLICE_X65Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.640 r  nolabel_line49/nolabel_line35/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     6.640    nolabel_line49/nolabel_line35/p_0_in[3]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.507    14.848    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y28         FDCE (Setup_fdce_C_D)        0.031    15.119    nolabel_line49/nolabel_line35/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                  8.479    

Slack (MET) :             8.495ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.670ns (44.004%)  route 0.853ns (55.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  nolabel_line49/nolabel_line35/cnt_reg[0]/Q
                         net (fo=7, routed)           0.853     6.516    nolabel_line49/nolabel_line35/cnt_reg[0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I2_O)        0.152     6.668 r  nolabel_line49/nolabel_line35/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     6.668    nolabel_line49/nolabel_line35/p_0_in[4]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.507    14.848    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[4]/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y28         FDCE (Setup_fdce_C_D)        0.075    15.163    nolabel_line49/nolabel_line35/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                  8.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.585     1.468    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  nolabel_line49/nolabel_line35/cnt_reg[0]/Q
                         net (fo=7, routed)           0.128     1.760    nolabel_line49/nolabel_line35/cnt_reg[0]
    SLICE_X65Y28         LUT3 (Prop_lut3_I1_O)        0.048     1.808 r  nolabel_line49/nolabel_line35/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    nolabel_line49/nolabel_line35/p_0_in[2]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[2]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.107     1.588    nolabel_line49/nolabel_line35/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.585     1.468    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  nolabel_line49/nolabel_line35/cnt_reg[0]/Q
                         net (fo=7, routed)           0.128     1.760    nolabel_line49/nolabel_line35/cnt_reg[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.805 r  nolabel_line49/nolabel_line35/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.805    nolabel_line49/nolabel_line35/p_0_in[1]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.091     1.572    nolabel_line49/nolabel_line35/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.585     1.468    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  nolabel_line49/nolabel_line35/cnt_reg[4]/Q
                         net (fo=3, routed)           0.101     1.698    nolabel_line49/nolabel_line35/cnt_reg[4]
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.098     1.796 r  nolabel_line49/nolabel_line35/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.796    nolabel_line49/nolabel_line35/p_0_in[5]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[5]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.092     1.560    nolabel_line49/nolabel_line35/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 nolabel_line49/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/an_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.021%)  route 0.145ns (46.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.582     1.465    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.164     1.629 r  nolabel_line49/an_reg[3]/Q
                         net (fo=4, routed)           0.145     1.774    nolabel_line49/Q[3]
    SLICE_X64Y24         FDCE                                         r  nolabel_line49/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.850     1.977    nolabel_line49/CLK
    SLICE_X64Y24         FDCE                                         r  nolabel_line49/an_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDCE (Hold_fdce_C_D)         0.059     1.524    nolabel_line49/an_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.585     1.468    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  nolabel_line49/nolabel_line35/cnt_reg[1]/Q
                         net (fo=6, routed)           0.180     1.789    nolabel_line49/nolabel_line35/cnt_reg[1]
    SLICE_X65Y28         LUT5 (Prop_lut5_I1_O)        0.043     1.832 r  nolabel_line49/nolabel_line35/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.832    nolabel_line49/nolabel_line35/p_0_in[4]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.107     1.575    nolabel_line49/nolabel_line35/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.585     1.468    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  nolabel_line49/nolabel_line35/cnt_reg[1]/Q
                         net (fo=6, routed)           0.180     1.789    nolabel_line49/nolabel_line35/cnt_reg[1]
    SLICE_X65Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.834 r  nolabel_line49/nolabel_line35/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.834    nolabel_line49/nolabel_line35/p_0_in[3]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.092     1.560    nolabel_line49/nolabel_line35/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.054%)  route 0.209ns (49.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.585     1.468    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     1.632 f  nolabel_line49/nolabel_line35/cnt_reg[0]/Q
                         net (fo=7, routed)           0.209     1.841    nolabel_line49/nolabel_line35/cnt_reg[0]
    SLICE_X64Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.886 r  nolabel_line49/nolabel_line35/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    nolabel_line49/nolabel_line35/p_0_in[0]
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.120     1.588    nolabel_line49/nolabel_line35/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/an_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.049%)  route 0.200ns (54.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.582     1.465    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.164     1.629 r  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           0.200     1.829    nolabel_line49/Q[2]
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.850     1.977    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDPE (Hold_fdpe_C_D)         0.063     1.528    nolabel_line49/an_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.184ns (44.315%)  route 0.231ns (55.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.582     1.465    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  nolabel_line49/nolabel_line35/cnt_reg[6]/Q
                         net (fo=4, routed)           0.231     1.837    nolabel_line49/nolabel_line35/cnt_reg[6]
    SLICE_X65Y24         LUT3 (Prop_lut3_I0_O)        0.043     1.880 r  nolabel_line49/nolabel_line35/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.880    nolabel_line49/nolabel_line35/p_0_in[7]
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.850     1.977    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDCE (Hold_fdce_C_D)         0.107     1.572    nolabel_line49/nolabel_line35/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.582%)  route 0.231ns (55.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.582     1.465    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  nolabel_line49/nolabel_line35/cnt_reg[6]/Q
                         net (fo=4, routed)           0.231     1.837    nolabel_line49/nolabel_line35/cnt_reg[6]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.882 r  nolabel_line49/nolabel_line35/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.882    nolabel_line49/nolabel_line35/p_0_in[6]
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.850     1.977    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[6]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDCE (Hold_fdce_C_D)         0.092     1.557    nolabel_line49/nolabel_line35/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   nolabel_line49/an_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   nolabel_line49/an_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   nolabel_line49/an_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   nolabel_line49/an_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   nolabel_line49/nolabel_line35/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   nolabel_line49/nolabel_line35/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   nolabel_line49/nolabel_line35/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   nolabel_line49/nolabel_line35/cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   nolabel_line49/nolabel_line35/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   nolabel_line49/an_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   nolabel_line49/an_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   nolabel_line49/an_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   nolabel_line49/an_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   nolabel_line49/an_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   nolabel_line49/an_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   nolabel_line49/an_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   nolabel_line49/an_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line49/nolabel_line35/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line49/nolabel_line35/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   nolabel_line49/an_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   nolabel_line49/an_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   nolabel_line49/an_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   nolabel_line49/an_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   nolabel_line49/an_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   nolabel_line49/an_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   nolabel_line49/an_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   nolabel_line49/an_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line49/nolabel_line35/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line49/nolabel_line35/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.872ns  (logic 5.946ns (42.868%)  route 7.925ns (57.132%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.763     5.216    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.146     5.362 r  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.688     6.050    nolabel_line49/internal_carry_in_1
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.328     6.378 r  nolabel_line49/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.890     7.267    nolabel_line49/led_OBUF[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.391 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.677     8.068    nolabel_line49/g0_b0_i_1_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.152     8.220 r  nolabel_line49/g0_b3/O
                         net (fo=1, routed)           1.908    10.128    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.872 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.872    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.840ns  (logic 5.656ns (40.865%)  route 8.185ns (59.135%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.763     5.216    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.146     5.362 r  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.725     6.088    add1/internal_carry_in_1
    SLICE_X65Y25         LUT3 (Prop_lut3_I2_O)        0.354     6.442 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.696    10.137    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.703    13.840 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.840    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.758ns  (logic 5.435ns (39.508%)  route 8.322ns (60.492%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.763     5.216    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.146     5.362 r  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.688     6.050    nolabel_line49/internal_carry_in_1
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.328     6.378 r  nolabel_line49/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           3.872    10.249    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    13.758 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.758    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.689ns  (logic 5.706ns (41.686%)  route 7.983ns (58.314%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.763     5.216    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.146     5.362 r  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.688     6.050    nolabel_line49/internal_carry_in_1
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.328     6.378 r  nolabel_line49/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.890     7.267    nolabel_line49/led_OBUF[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.391 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.532     7.923    nolabel_line49/g0_b0_i_1_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.047 r  nolabel_line49/g0_b6/O
                         net (fo=1, routed)           2.111    10.157    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.689 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.689    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.601ns  (logic 5.909ns (43.447%)  route 7.692ns (56.553%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.763     5.216    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.146     5.362 r  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.688     6.050    nolabel_line49/internal_carry_in_1
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.328     6.378 r  nolabel_line49/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.890     7.267    nolabel_line49/led_OBUF[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.391 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.474     7.865    nolabel_line49/g0_b0_i_1_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I0_O)        0.150     8.015 r  nolabel_line49/g0_b5/O
                         net (fo=1, routed)           1.878     9.893    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    13.601 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.601    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.598ns  (logic 5.916ns (43.504%)  route 7.682ns (56.496%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.763     5.216    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.146     5.362 r  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.688     6.050    nolabel_line49/internal_carry_in_1
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.328     6.378 r  nolabel_line49/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.890     7.267    nolabel_line49/led_OBUF[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.391 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.678     8.069    nolabel_line49/g0_b0_i_1_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.152     8.221 r  nolabel_line49/g0_b0/O
                         net (fo=1, routed)           1.664     9.885    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    13.598 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.598    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.398ns  (logic 5.704ns (42.572%)  route 7.694ns (57.428%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.763     5.216    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.146     5.362 r  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.688     6.050    nolabel_line49/internal_carry_in_1
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.328     6.378 r  nolabel_line49/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.890     7.267    nolabel_line49/led_OBUF[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.391 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.678     8.069    nolabel_line49/g0_b0_i_1_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.193 r  nolabel_line49/g0_b1/O
                         net (fo=1, routed)           1.676     9.869    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.398 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.398    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.397ns  (logic 5.710ns (42.621%)  route 7.687ns (57.379%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.763     5.216    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.146     5.362 f  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.688     6.050    nolabel_line49/internal_carry_in_1
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.328     6.378 f  nolabel_line49/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.890     7.267    nolabel_line49/led_OBUF[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.391 f  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.677     8.068    nolabel_line49/g0_b0_i_1_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.192 r  nolabel_line49/g0_b2/O
                         net (fo=1, routed)           1.670     9.862    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.397 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.397    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.379ns  (logic 5.695ns (42.564%)  route 7.685ns (57.436%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.763     5.216    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.146     5.362 r  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.688     6.050    nolabel_line49/internal_carry_in_1
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.328     6.378 r  nolabel_line49/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.890     7.267    nolabel_line49/led_OBUF[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.391 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.474     7.865    nolabel_line49/g0_b0_i_1_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.989 r  nolabel_line49/g0_b4/O
                         net (fo=1, routed)           1.870     9.859    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.379 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.379    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.141ns  (logic 5.082ns (38.670%)  route 8.059ns (61.330%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.763     5.216    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.124     5.340 r  nolabel_line49/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.296     9.636    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.141 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.141    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.727ns  (logic 1.498ns (54.952%)  route 1.228ns (45.048%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=17, routed)          0.901     1.124    nolabel_line49/sw_IBUF[8]
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.169 r  nolabel_line49/g0_b1/O
                         net (fo=1, routed)           0.327     1.497    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.727 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.727    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.504ns (54.756%)  route 1.243ns (45.244%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=17, routed)          0.902     1.125    nolabel_line49/sw_IBUF[8]
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.170 r  nolabel_line49/g0_b2/O
                         net (fo=1, routed)           0.341     1.511    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.747 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.747    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.781ns  (logic 1.545ns (55.555%)  route 1.236ns (44.445%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=17, routed)          0.901     1.124    nolabel_line49/sw_IBUF[8]
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.048     1.172 r  nolabel_line49/g0_b0/O
                         net (fo=1, routed)           0.335     1.507    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     2.781 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.781    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.794ns  (logic 1.533ns (54.882%)  route 1.261ns (45.118%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=4, routed)           0.586     0.809    nolabel_line49/sw_IBUF[4]
    SLICE_X64Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.854 f  nolabel_line49/g0_b0_i_2/O
                         net (fo=7, routed)           0.256     1.110    nolabel_line49/g0_b0_i_2_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I1_O)        0.045     1.155 r  nolabel_line49/g0_b4/O
                         net (fo=1, routed)           0.418     1.573    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.794 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.794    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.840ns  (logic 1.587ns (55.886%)  route 1.253ns (44.114%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=4, routed)           0.586     0.809    nolabel_line49/sw_IBUF[4]
    SLICE_X64Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.854 r  nolabel_line49/g0_b0_i_2/O
                         net (fo=7, routed)           0.256     1.110    nolabel_line49/g0_b0_i_2_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I1_O)        0.048     1.158 r  nolabel_line49/g0_b5/O
                         net (fo=1, routed)           0.411     1.568    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.272     2.840 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.840    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.898ns  (logic 1.576ns (54.377%)  route 1.322ns (45.623%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=17, routed)          0.902     1.125    nolabel_line49/sw_IBUF[8]
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.049     1.174 r  nolabel_line49/g0_b3/O
                         net (fo=1, routed)           0.420     1.594    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     2.898 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.898    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.958ns  (logic 1.545ns (52.235%)  route 1.413ns (47.765%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=4, routed)           0.586     0.809    nolabel_line49/sw_IBUF[4]
    SLICE_X64Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.854 r  nolabel_line49/g0_b0_i_2/O
                         net (fo=7, routed)           0.316     1.170    nolabel_line49/g0_b0_i_2_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I1_O)        0.045     1.215 r  nolabel_line49/g0_b6/O
                         net (fo=1, routed)           0.511     1.725    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.958 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.958    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.392ns  (logic 1.487ns (43.842%)  route 1.905ns (56.158%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=3, routed)           0.876     1.107    sw_IBUF[11]
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.152 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.029     2.181    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.392 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.392    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.705ns  (logic 1.474ns (39.766%)  route 2.232ns (60.234%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=4, routed)           0.582     0.805    nolabel_line49/sw_IBUF[4]
    SLICE_X64Y25         LUT3 (Prop_lut3_I0_O)        0.045     0.850 r  nolabel_line49/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.650     2.500    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.705 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.705    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.735ns  (logic 1.481ns (39.646%)  route 2.254ns (60.354%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           0.804     1.029    nolabel_line49/sw_IBUF[6]
    SLICE_X65Y25         LUT5 (Prop_lut5_I2_O)        0.045     1.074 r  nolabel_line49/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.451     2.525    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.735 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.735    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.975ns  (logic 4.662ns (51.939%)  route 4.314ns (48.061%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.618     5.139    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.657 r  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           0.859     6.517    nolabel_line49/Q[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.641 r  nolabel_line49/g0_b0_i_5/O
                         net (fo=3, routed)           0.693     7.334    nolabel_line49/g0_b0_i_5_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.458 r  nolabel_line49/g0_b0_i_2/O
                         net (fo=7, routed)           0.853     8.311    nolabel_line49/g0_b0_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I1_O)        0.152     8.463 r  nolabel_line49/g0_b3/O
                         net (fo=1, routed)           1.908    10.371    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.114 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.114    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.928ns  (logic 4.421ns (49.526%)  route 4.506ns (50.474%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.618     5.139    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.657 r  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           0.859     6.517    nolabel_line49/Q[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.641 r  nolabel_line49/g0_b0_i_5/O
                         net (fo=3, routed)           0.693     7.334    nolabel_line49/g0_b0_i_5_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.458 r  nolabel_line49/g0_b0_i_2/O
                         net (fo=7, routed)           0.843     8.301    nolabel_line49/g0_b0_i_2_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.425 r  nolabel_line49/g0_b6/O
                         net (fo=1, routed)           2.111    10.535    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.067 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.067    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.757ns  (logic 4.624ns (52.806%)  route 4.133ns (47.194%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.618     5.139    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.657 r  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           0.859     6.517    nolabel_line49/Q[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.641 r  nolabel_line49/g0_b0_i_5/O
                         net (fo=3, routed)           0.518     7.159    nolabel_line49/g0_b0_i_5_n_0
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.283 r  nolabel_line49/g0_b0_i_3/O
                         net (fo=7, routed)           0.878     8.161    nolabel_line49/g0_b0_i_3_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I2_O)        0.150     8.311 r  nolabel_line49/g0_b5/O
                         net (fo=1, routed)           1.878    10.188    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    13.897 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.897    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.693ns  (logic 4.629ns (53.244%)  route 4.065ns (46.756%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.618     5.139    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.657 r  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           0.859     6.517    nolabel_line49/Q[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.641 r  nolabel_line49/g0_b0_i_5/O
                         net (fo=3, routed)           0.693     7.334    nolabel_line49/g0_b0_i_5_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.458 r  nolabel_line49/g0_b0_i_2/O
                         net (fo=7, routed)           0.848     8.306    nolabel_line49/g0_b0_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I1_O)        0.150     8.456 r  nolabel_line49/g0_b0/O
                         net (fo=1, routed)           1.664    10.120    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    13.833 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.833    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 4.410ns (51.664%)  route 4.126ns (48.336%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.618     5.139    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.657 r  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           0.859     6.517    nolabel_line49/Q[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.641 r  nolabel_line49/g0_b0_i_5/O
                         net (fo=3, routed)           0.518     7.159    nolabel_line49/g0_b0_i_5_n_0
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.283 r  nolabel_line49/g0_b0_i_3/O
                         net (fo=7, routed)           0.878     8.161    nolabel_line49/g0_b0_i_3_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I2_O)        0.124     8.285 r  nolabel_line49/g0_b4/O
                         net (fo=1, routed)           1.870    10.155    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.675 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.675    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.501ns  (logic 4.425ns (52.057%)  route 4.075ns (47.943%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.618     5.139    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.657 r  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           0.859     6.517    nolabel_line49/Q[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.641 r  nolabel_line49/g0_b0_i_5/O
                         net (fo=3, routed)           0.693     7.334    nolabel_line49/g0_b0_i_5_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.458 r  nolabel_line49/g0_b0_i_2/O
                         net (fo=7, routed)           0.853     8.311    nolabel_line49/g0_b0_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.435 r  nolabel_line49/g0_b2/O
                         net (fo=1, routed)           1.670    10.105    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.640 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.640    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.496ns  (logic 4.419ns (52.014%)  route 4.077ns (47.986%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.618     5.139    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.657 r  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           0.859     6.517    nolabel_line49/Q[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.641 r  nolabel_line49/g0_b0_i_5/O
                         net (fo=3, routed)           0.693     7.334    nolabel_line49/g0_b0_i_5_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.458 r  nolabel_line49/g0_b0_i_2/O
                         net (fo=7, routed)           0.848     8.306    nolabel_line49/g0_b0_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.430 r  nolabel_line49/g0_b1/O
                         net (fo=1, routed)           1.676    10.106    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.635 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.635    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.034ns  (logic 4.041ns (66.976%)  route 1.993ns (33.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.618     5.139    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.657 r  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           1.993     7.650    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.173 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.173    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.969ns  (logic 4.021ns (67.367%)  route 1.948ns (32.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.618     5.139    nolabel_line49/CLK
    SLICE_X64Y24         FDCE                                         r  nolabel_line49/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  nolabel_line49/an_reg[0]/Q
                         net (fo=4, routed)           1.948     7.605    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.108 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.108    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.944ns  (logic 4.017ns (67.586%)  route 1.927ns (32.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.618     5.139    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.657 r  nolabel_line49/an_reg[1]/Q
                         net (fo=4, routed)           1.927     7.584    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.083 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.083    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line49/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.375ns (77.896%)  route 0.390ns (22.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.582     1.465    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.164     1.629 r  nolabel_line49/an_reg[3]/Q
                         net (fo=4, routed)           0.390     2.019    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.231 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.231    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.364ns (74.558%)  route 0.466ns (25.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.582     1.465    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.164     1.629 r  nolabel_line49/an_reg[1]/Q
                         net (fo=4, routed)           0.466     2.095    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.295 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.295    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.368ns (73.679%)  route 0.489ns (26.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.582     1.465    nolabel_line49/CLK
    SLICE_X64Y24         FDCE                                         r  nolabel_line49/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  nolabel_line49/an_reg[0]/Q
                         net (fo=4, routed)           0.489     2.118    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.322 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.322    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.388ns (73.690%)  route 0.496ns (26.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.582     1.465    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.164     1.629 r  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           0.496     2.125    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.349 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.349    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.484ns (65.803%)  route 0.771ns (34.197%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.582     1.465    nolabel_line49/CLK
    SLICE_X64Y24         FDCE                                         r  nolabel_line49/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  nolabel_line49/an_reg[0]/Q
                         net (fo=4, routed)           0.203     1.832    nolabel_line49/Q[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.877 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.241     2.118    nolabel_line49/g0_b0_i_1_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.163 r  nolabel_line49/g0_b1/O
                         net (fo=1, routed)           0.327     2.490    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.720 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.720    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.475ns (65.310%)  route 0.783ns (34.690%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.582     1.465    nolabel_line49/CLK
    SLICE_X64Y24         FDCE                                         r  nolabel_line49/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  nolabel_line49/an_reg[0]/Q
                         net (fo=4, routed)           0.203     1.832    nolabel_line49/Q[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.877 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.162     2.039    nolabel_line49/g0_b0_i_1_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.084 r  nolabel_line49/g0_b4/O
                         net (fo=1, routed)           0.418     2.503    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.723 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.723    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.490ns (65.498%)  route 0.785ns (34.502%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.582     1.465    nolabel_line49/CLK
    SLICE_X64Y24         FDCE                                         r  nolabel_line49/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  nolabel_line49/an_reg[0]/Q
                         net (fo=4, routed)           0.203     1.832    nolabel_line49/Q[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.877 f  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.241     2.118    nolabel_line49/g0_b0_i_1_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.163 r  nolabel_line49/g0_b2/O
                         net (fo=1, routed)           0.341     2.504    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.740 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.740    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.527ns (66.310%)  route 0.776ns (33.690%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.582     1.465    nolabel_line49/CLK
    SLICE_X64Y24         FDCE                                         r  nolabel_line49/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  nolabel_line49/an_reg[0]/Q
                         net (fo=4, routed)           0.203     1.832    nolabel_line49/Q[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.877 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.162     2.039    nolabel_line49/g0_b0_i_1_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I0_O)        0.046     2.085 r  nolabel_line49/g0_b5/O
                         net (fo=1, routed)           0.411     2.496    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.272     3.767 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.767    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.527ns (66.216%)  route 0.779ns (33.784%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.582     1.465    nolabel_line49/CLK
    SLICE_X64Y24         FDCE                                         r  nolabel_line49/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  nolabel_line49/an_reg[0]/Q
                         net (fo=4, routed)           0.203     1.832    nolabel_line49/Q[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.877 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.241     2.118    nolabel_line49/g0_b0_i_1_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.044     2.162 r  nolabel_line49/g0_b0/O
                         net (fo=1, routed)           0.335     2.497    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.771 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.771    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.486ns (61.861%)  route 0.916ns (38.139%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.582     1.465    nolabel_line49/CLK
    SLICE_X64Y24         FDCE                                         r  nolabel_line49/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  nolabel_line49/an_reg[0]/Q
                         net (fo=4, routed)           0.203     1.832    nolabel_line49/Q[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.877 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.203     2.080    nolabel_line49/g0_b0_i_1_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.125 r  nolabel_line49/g0_b6/O
                         net (fo=1, routed)           0.511     2.635    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.868 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.868    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/an_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.375ns  (logic 1.441ns (26.815%)  route 3.934ns (73.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=13, routed)          3.934     5.375    nolabel_line49/btnC_IBUF
    SLICE_X64Y24         FDCE                                         f  nolabel_line49/an_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.502     4.843    nolabel_line49/CLK
    SLICE_X64Y24         FDCE                                         r  nolabel_line49/an_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/an_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.375ns  (logic 1.441ns (26.815%)  route 3.934ns (73.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=13, routed)          3.934     5.375    nolabel_line49/btnC_IBUF
    SLICE_X64Y24         FDPE                                         f  nolabel_line49/an_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.502     4.843    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/an_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.375ns  (logic 1.441ns (26.815%)  route 3.934ns (73.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=13, routed)          3.934     5.375    nolabel_line49/btnC_IBUF
    SLICE_X64Y24         FDPE                                         f  nolabel_line49/an_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.502     4.843    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/an_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.375ns  (logic 1.441ns (26.815%)  route 3.934ns (73.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=13, routed)          3.934     5.375    nolabel_line49/btnC_IBUF
    SLICE_X64Y24         FDPE                                         f  nolabel_line49/an_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.502     4.843    nolabel_line49/CLK
    SLICE_X64Y24         FDPE                                         r  nolabel_line49/an_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.375ns  (logic 1.441ns (26.815%)  route 3.934ns (73.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=13, routed)          3.934     5.375    nolabel_line49/nolabel_line35/btnC_IBUF
    SLICE_X65Y24         FDCE                                         f  nolabel_line49/nolabel_line35/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.502     4.843    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.375ns  (logic 1.441ns (26.815%)  route 3.934ns (73.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=13, routed)          3.934     5.375    nolabel_line49/nolabel_line35/btnC_IBUF
    SLICE_X65Y24         FDCE                                         f  nolabel_line49/nolabel_line35/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.502     4.843    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.375ns  (logic 1.441ns (26.815%)  route 3.934ns (73.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=13, routed)          3.934     5.375    nolabel_line49/nolabel_line35/btnC_IBUF
    SLICE_X65Y24         FDCE                                         f  nolabel_line49/nolabel_line35/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.502     4.843    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.221ns  (logic 1.441ns (27.608%)  route 3.779ns (72.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=13, routed)          3.779     5.221    nolabel_line49/nolabel_line35/btnC_IBUF
    SLICE_X64Y28         FDCE                                         f  nolabel_line49/nolabel_line35/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.507     4.848    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.221ns  (logic 1.441ns (27.608%)  route 3.779ns (72.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=13, routed)          3.779     5.221    nolabel_line49/nolabel_line35/btnC_IBUF
    SLICE_X65Y28         FDCE                                         f  nolabel_line49/nolabel_line35/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.507     4.848    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.221ns  (logic 1.441ns (27.608%)  route 3.779ns (72.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=13, routed)          3.779     5.221    nolabel_line49/nolabel_line35/btnC_IBUF
    SLICE_X65Y28         FDCE                                         f  nolabel_line49/nolabel_line35/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.507     4.848    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.223ns (26.463%)  route 0.621ns (73.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=17, routed)          0.621     0.844    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[0]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.223ns (26.463%)  route 0.621ns (73.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=17, routed)          0.621     0.844    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.223ns (26.463%)  route 0.621ns (73.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=17, routed)          0.621     0.844    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[2]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.223ns (26.463%)  route 0.621ns (73.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=17, routed)          0.621     0.844    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.223ns (26.463%)  route 0.621ns (73.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=17, routed)          0.621     0.844    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[4]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.223ns (26.463%)  route 0.621ns (73.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=17, routed)          0.621     0.844    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[5]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.223ns (22.246%)  route 0.780ns (77.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=17, routed)          0.780     1.004    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.850     1.977    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[6]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.223ns (22.246%)  route 0.780ns (77.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=17, routed)          0.780     1.004    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.850     1.977    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[7]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.223ns (22.246%)  route 0.780ns (77.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=17, routed)          0.780     1.004    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.850     1.977    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y24         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[8]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/an_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.671ns  (logic 0.265ns (15.874%)  route 1.406ns (84.126%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=17, routed)          1.075     1.298    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X65Y24         LUT5 (Prop_lut5_I1_O)        0.042     1.340 r  nolabel_line49/nolabel_line35/an[3]_i_1/O
                         net (fo=4, routed)           0.331     1.671    nolabel_line49/en_shift
    SLICE_X64Y24         FDCE                                         r  nolabel_line49/an_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.850     1.977    nolabel_line49/CLK
    SLICE_X64Y24         FDCE                                         r  nolabel_line49/an_reg[0]/C





