# openlane2-sram

This repository demonstrates **macro-aware physical design** using **OpenLane2 (v2)**  
by integrating an **SRAM hard macro** into a complete RTL → GDS flow.

The focus is **not SRAM design**, but **realistic integration of a hard macro**
(LEF / GDS / blackbox) into an OpenLane2-based physical design flow.

---

## Project Goal

- Use **OpenLane2** correctly and reproducibly
- Treat SRAM as an **external hard macro**
- Complete floorplanning, placement, routing
- Generate a **final GDS including the SRAM macro**
- Document the entire process for reuse and education

---

## Scope

### What this project does
- Install and run **OpenLane2 (non-destructive setup)**
- Execute a baseline OpenLane2 flow (standard-cell only)
- Integrate an **SRAM hard macro**:
  - Verilog blackbox
  - LEF / GDS inclusion
  - Fixed macro placement
- Complete routing and GDS generation
- Provide **step-by-step documentation**

### What this project does NOT do
- Design or synthesize an SRAM
- Distribute proprietary SRAM macro files
- Perform full commercial sign-off (LVS / advanced DRC)
- Support legacy OpenLane (v1)

---

## Documentation Guide

Read in order:

1. **[Project Plan](docs/00_plan.md)**  
   Scope definition, milestones (M0–M3), and completion criteria.

2. **[Environment Setup](docs/10_env.md)**  
   OpenLane2 installation, Python environment, and PDK handling.

3. **[Baseline OpenLane2 Flow](docs/20_openlane2.md)**  
   Minimal RTL → GDS run without macros.

4. **[SRAM Macro Integration](docs/30_macro_sram.md)**  
   Blackbox declaration, LEF/GDS usage, macro placement strategy.

5. **[Results and Observations](docs/40_results.md)**  
   Final GDS, warnings, limitations, and lessons learned.

---

### Figure 1: SRAM Macro Block-Level View

<img
  src="https://raw.githubusercontent.com/Samizo-AITL/openlane2-sram/main/docs/fig/fig01_openlane2_spm_macro_block_level.png"
  width="80%"
  alt="SRAM hard macro block-level layout integrated using OpenLane2"
/>

---

### Figure 2: Standard-Cell / Transistor-Level View Around SRAM

<img
  src="https://raw.githubusercontent.com/Samizo-AITL/openlane2-sram/main/docs/fig/fig02_openlane2_spm_standard_cell_level_view.png"
  width="80%"
  alt="Standard-cell level placement and routing around SRAM macro"
/>

---

## Repository Structure

```
openlane2-sram/
├─ README.md
├─ docs/
│  ├─ 00_plan.md          # Project scope and milestones
│  ├─ 10_env.md           # Environment setup (OpenLane2, PDK)
│  ├─ 20_openlane2.md     # Baseline OpenLane2 flow (no macros)
│  ├─ 30_macro_sram.md    # SRAM hard macro integration
│  └─ 40_results.md       # Results, warnings, lessons learned
│
├─ designs/
│  └─ spm/
│     ├─ config.json          # Main OpenLane2 configuration
│     ├─ run_config.json      # Runtime / flow options
│     ├─ pin_order.cfg        # IO pin ordering
│     └─ src/
│        ├─ spm.v             # Top-level RTL
│        └─ spm.sdc           # Timing constraints
│
├─ runs/                   # Generated by OpenLane2 (gitignored)
│  └─ RUN_YYYY-MM-DD_*     # Per-run artifacts (logs, DEF, GDS)
│
└─ .gitignore
```

---

## Milestones

- **M0**: OpenLane2 installation  
- **M1**: Baseline RTL → GDS flow  
- **M2**: SRAM macro integration and floorplanning  
- **M3**: Routing completion and final GDS generation  

Each milestone produces **verifiable artifacts**.

---

## SRAM Macro Policy

SRAM macros are treated as **external hard macros**.

- No SRAM GDS / LEF files are included
- Users must provide or link their own macros
- This repository documents **integration methodology only**

This keeps the project license-safe and reusable.

---

## PDK

- Target PDK: **Sky130**
- PDK files are **not included**
- The flow assumes an existing local PDK installation

---

## Intended Audience

- OpenLane2 / OpenROAD users moving beyond standard-cell-only flows
- Engineers learning **macro-aware floorplanning**
- Educators preparing realistic physical design examples

---

## Status

✔️ Baseline flow and SRAM macro integration verified  
This repository evolves incrementally with emphasis on **clarity and reproducibility**.

---

## License

MIT License




## Repository Structure

