# Hardware-Software-Co-Design-of-AES-Encryption-Using-the-Nios-V-Processor
## For information about the used RTL of AES (Advanced Encryption Standard), this repo will be useful: https://github.com/AbdurrahmanKhalifa/AES--Verilog

## System Block Diagram
![System Block Diagram](assets/System%20Block%20Diagram.png)

## System Configuration in Quartus
![System Configuration in Quartus](assets/System%20Configuration%20in%20Quartus.png)

## Simulation Results of AES Encrypt Wrapper
![Simulation Results of AES Decrypt Wrapper](assets/Simulation%20Results%20of%20AES%20Encrypt%20Wrapper.png)

## Simulation Results of AES Decrypt Wrapper
![Simulation Results of AES Decrypt Wrapper](assets/Simulation%20Results%20of%20AES%20Decrypt%20Wrapper.png)

## The whole system simulation result (using QuestaSim)
![](assets/Simulation%20Result%20of%20the%20whole%20system.png)

## The Juart terminal output
![](assets/Juart%20terminal%20output.png)

## Video: [assets/AES.mp4](assets/AES.mp4)
![](https://drive.google.com/file/d/13IswqQ-vX5i_grIf1gSUB4xH9-h8GHOQ/view?usp=drive_link)

## ðŸ‘¥ Contributors

- [Abdurrahman Khalifa](https://github.com/AbdurrahmanKhalifa)
- [Ahmed Kamel](https://github.com/ahmd-kamel)
