# Tiny Tapeout project information
project:
  title:        "final_precision-project"      # Project title
  author:       "my name"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "calculation"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_precision_farming"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
# Pinout definition
pinout:
  ui[0]: "Sensor Data / Cam D0"
  ui[1]: "Sensor Data / Cam D1"
  ui[2]: "Sensor Data / Cam D2"
  ui[3]: "Sensor Data / Cam D3"
  ui[4]: "Sensor Data / Cam D4"
  ui[5]: "Sensor Data / Cam D5"
  ui[6]: "Sensor Data / Cam D6"
  ui[7]: "Sensor Data / Cam D7"
  uo[0]: "Debug"
  uo[1]: "Fault Lvl 0"
  uo[2]: "Fault Lvl 1"
  uo[3]: "Fault Lvl 2"
  uo[4]: "Harvest Ready"
  uo[5]: "Mode Indicator"
  uo[6]: "System Ready"
  uo[7]: "Alert"
  uio[0]: "Sensor Sel 0"
  uio[1]: "Sensor Sel 1"
  uio[2]: "Reserved"
  uio[3]: "Reserved"
  uio[4]: "Reserved"
  uio[5]: "HREF"
  uio[6]: "VSYNC"
  uio[7]: "Mode Select"


yaml_version: 6
