`timescale 1ps/1ps

module TB;
  logic clk, reset_n;
  logic LD;
  logic EN_down;
  logic [7:0] data_in;
  logic [7:0] data_out;

  counter dut (
  .clk(clk), 
  .reset_n(reset_n),
  .LD(LD), 
  .EN_down(EN_down),
  .data_in(data_in), 
  .data_out(data_out)
  );


  initial begin
    clk = 1'b0;
    forever #5 clk = ~clk;
  end

  initial begin
    LD = 1'b0;
    reset_n <= 1'b0;
    data_in <= 8'd8;
    EN_down <= 1'b0;
    #20;
    LD = 1'b0;
    reset_n <= 1'b1;
    data_in <= 8'd8;
    EN_down <= 1'b0;
    #200;
    LD = 1'b1;
    reset_n <= 1'b1;
    data_in <= 8'd8;
    EN_down <= 1'b0;
    #20;
    LD = 1'b0;
    reset_n <= 1'b1;
    data_in <= 8'd8;
    EN_down <= 1'b0;
    #500;
    LD = 1'b0;
    reset_n <= 1'b1;
    data_in <= 8'd8;
    EN_down <= 1'b1;
  end

endmodule