Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Sep 13 16:17:41 2024
| Host         : dario-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AES_encoderOnBoard_timing_summary_opted.rpt -pb AES_encoderOnBoard_timing_summary_opted.pb -rpx AES_encoderOnBoard_timing_summary_opted.rpx
| Design       : AES_encoderOnBoard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Optimized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.469        0.000                      0                  591        0.142        0.000                      0                  591        9.500        0.000                       0                   294  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        14.469        0.000                      0                  591        0.142        0.000                      0                  591        9.500        0.000                       0                   294  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       14.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.469ns  (required time - arrival time)
  Source:                 temp_value_reg[127]_i_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            temp_value_reg[103]_i_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 2.702ns (56.472%)  route 2.083ns (43.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[127]_i_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.419 r  temp_value_reg[127]_i_3/DOBDO[1]
                         net (fo=1, unplaced)         0.803     6.222    aes_enc/dp/counter/DOBDO[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     6.346 r  aes_enc/dp/counter/temp_value[121]_i_2/O
                         net (fo=5, unplaced)         0.477     6.823    aes_enc/dp/keyGenerator/round_key_reg/p_1_in2_in[0]
                         LUT6 (Prop_lut6_I3_O)        0.124     6.947 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[103]_i_9/O
                         net (fo=1, unplaced)         0.803     7.749    aes_enc_n_9
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    22.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    22.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439    22.704    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/CLKARDCLK
                         clock pessimism              0.116    22.820    
                         clock uncertainty           -0.035    22.784    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    22.218    temp_value_reg[103]_i_2
  -------------------------------------------------------------------
                         required time                         22.218    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                 14.469    

Slack (MET) :             14.469ns  (required time - arrival time)
  Source:                 temp_value_reg[127]_i_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            temp_value_reg[103]_i_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 2.702ns (56.472%)  route 2.083ns (43.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[127]_i_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.419 r  temp_value_reg[127]_i_3/DOBDO[2]
                         net (fo=1, unplaced)         0.803     6.222    aes_enc/dp/counter/DOBDO[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     6.346 r  aes_enc/dp/counter/temp_value[122]_i_2/O
                         net (fo=5, unplaced)         0.477     6.823    aes_enc/dp/keyGenerator/round_key_reg/p_1_in2_in[1]
                         LUT6 (Prop_lut6_I3_O)        0.124     6.947 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[103]_i_8/O
                         net (fo=1, unplaced)         0.803     7.749    aes_enc_n_8
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    22.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    22.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439    22.704    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/CLKARDCLK
                         clock pessimism              0.116    22.820    
                         clock uncertainty           -0.035    22.784    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    22.218    temp_value_reg[103]_i_2
  -------------------------------------------------------------------
                         required time                         22.218    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                 14.469    

Slack (MET) :             14.469ns  (required time - arrival time)
  Source:                 temp_value_reg[127]_i_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            temp_value_reg[103]_i_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 2.702ns (56.472%)  route 2.083ns (43.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[127]_i_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.419 r  temp_value_reg[127]_i_3/DOBDO[3]
                         net (fo=1, unplaced)         0.803     6.222    aes_enc/dp/counter/DOBDO[3]
                         LUT6 (Prop_lut6_I1_O)        0.124     6.346 r  aes_enc/dp/counter/temp_value[123]_i_2/O
                         net (fo=5, unplaced)         0.477     6.823    aes_enc/dp/keyGenerator/round_key_reg/p_1_in2_in[2]
                         LUT6 (Prop_lut6_I3_O)        0.124     6.947 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[103]_i_7/O
                         net (fo=1, unplaced)         0.803     7.749    aes_enc_n_7
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    22.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    22.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439    22.704    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/CLKARDCLK
                         clock pessimism              0.116    22.820    
                         clock uncertainty           -0.035    22.784    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    22.218    temp_value_reg[103]_i_2
  -------------------------------------------------------------------
                         required time                         22.218    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                 14.469    

Slack (MET) :             14.469ns  (required time - arrival time)
  Source:                 temp_value_reg[127]_i_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            temp_value_reg[103]_i_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 2.702ns (56.472%)  route 2.083ns (43.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[127]_i_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.419 r  temp_value_reg[127]_i_3/DOBDO[4]
                         net (fo=1, unplaced)         0.803     6.222    aes_enc/dp/counter/DOBDO[4]
                         LUT6 (Prop_lut6_I1_O)        0.124     6.346 r  aes_enc/dp/counter/temp_value[124]_i_2/O
                         net (fo=5, unplaced)         0.477     6.823    aes_enc/dp/keyGenerator/round_key_reg/p_1_in2_in[3]
                         LUT6 (Prop_lut6_I3_O)        0.124     6.947 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[103]_i_6/O
                         net (fo=1, unplaced)         0.803     7.749    aes_enc_n_6
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    22.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    22.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439    22.704    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/CLKARDCLK
                         clock pessimism              0.116    22.820    
                         clock uncertainty           -0.035    22.784    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    22.218    temp_value_reg[103]_i_2
  -------------------------------------------------------------------
                         required time                         22.218    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                 14.469    

Slack (MET) :             14.469ns  (required time - arrival time)
  Source:                 temp_value_reg[127]_i_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            temp_value_reg[103]_i_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 2.702ns (56.472%)  route 2.083ns (43.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[127]_i_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.419 r  temp_value_reg[127]_i_3/DOBDO[5]
                         net (fo=1, unplaced)         0.803     6.222    aes_enc/dp/counter/DOBDO[5]
                         LUT6 (Prop_lut6_I1_O)        0.124     6.346 r  aes_enc/dp/counter/temp_value[125]_i_2__0/O
                         net (fo=5, unplaced)         0.477     6.823    aes_enc/dp/keyGenerator/round_key_reg/p_1_in2_in[4]
                         LUT6 (Prop_lut6_I3_O)        0.124     6.947 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[103]_i_5/O
                         net (fo=1, unplaced)         0.803     7.749    aes_enc_n_5
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    22.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    22.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439    22.704    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/CLKARDCLK
                         clock pessimism              0.116    22.820    
                         clock uncertainty           -0.035    22.784    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    22.218    temp_value_reg[103]_i_2
  -------------------------------------------------------------------
                         required time                         22.218    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                 14.469    

Slack (MET) :             14.473ns  (required time - arrival time)
  Source:                 temp_value_reg[127]_i_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            temp_value_reg[103]_i_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 2.702ns (56.519%)  route 2.079ns (43.481%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[127]_i_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     5.419 r  temp_value_reg[127]_i_3/DOBDO[6]
                         net (fo=2, unplaced)         0.803     6.222    aes_enc/dp/counter/DOBDO[6]
                         LUT6 (Prop_lut6_I1_O)        0.124     6.346 r  aes_enc/dp/counter/temp_value[94]_i_2/O
                         net (fo=4, unplaced)         0.473     6.819    aes_enc/dp/keyGenerator/round_key_reg/p_1_in2_in[5]
                         LUT6 (Prop_lut6_I3_O)        0.124     6.943 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[103]_i_4/O
                         net (fo=1, unplaced)         0.803     7.745    aes_enc_n_4
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    22.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    22.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439    22.704    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/CLKARDCLK
                         clock pessimism              0.116    22.820    
                         clock uncertainty           -0.035    22.784    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.218    temp_value_reg[103]_i_2
  -------------------------------------------------------------------
                         required time                         22.218    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                 14.473    

Slack (MET) :             14.479ns  (required time - arrival time)
  Source:                 temp_value_reg[127]_i_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            temp_value_reg[103]_i_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 2.702ns (56.590%)  route 2.073ns (43.410%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[127]_i_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.419 r  temp_value_reg[127]_i_3/DOBDO[7]
                         net (fo=3, unplaced)         0.803     6.222    aes_enc/dp/counter/DOBDO[7]
                         LUT6 (Prop_lut6_I1_O)        0.124     6.346 r  aes_enc/dp/counter/temp_value[63]_i_2__0/O
                         net (fo=3, unplaced)         0.467     6.813    aes_enc/dp/keyGenerator/round_key_reg/p_1_in2_in[6]
                         LUT6 (Prop_lut6_I3_O)        0.124     6.937 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[103]_i_3__0/O
                         net (fo=1, unplaced)         0.803     7.739    aes_enc_n_3
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    22.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    22.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439    22.704    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/CLKARDCLK
                         clock pessimism              0.116    22.820    
                         clock uncertainty           -0.035    22.784    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    22.218    temp_value_reg[103]_i_2
  -------------------------------------------------------------------
                         required time                         22.218    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                 14.479    

Slack (MET) :             14.479ns  (required time - arrival time)
  Source:                 temp_value_reg[127]_i_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            temp_value_reg[103]_i_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 2.702ns (56.590%)  route 2.073ns (43.410%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[127]_i_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.419 r  temp_value_reg[127]_i_3/DOBDO[0]
                         net (fo=3, unplaced)         0.803     6.222    aes_enc/dp/counter/DOBDO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     6.346 r  aes_enc/dp/counter/temp_value[56]_i_2/O
                         net (fo=3, unplaced)         0.467     6.813    aes_enc/dp/keyGenerator/round_key_reg/next_subkey[0]
                         LUT5 (Prop_lut5_I2_O)        0.124     6.937 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[103]_i_10/O
                         net (fo=1, unplaced)         0.803     7.739    aes_enc_n_10
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    22.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    22.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439    22.704    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/CLKARDCLK
                         clock pessimism              0.116    22.820    
                         clock uncertainty           -0.035    22.784    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    22.218    temp_value_reg[103]_i_2
  -------------------------------------------------------------------
                         required time                         22.218    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                 14.479    

Slack (MET) :             14.486ns  (required time - arrival time)
  Source:                 temp_value_reg[103]_i_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.702ns (56.673%)  route 2.066ns (43.327%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     5.419 r  temp_value_reg[103]_i_2/DOADO[6]
                         net (fo=4, unplaced)         0.803     6.222    aes_enc/dp/keyGenerator/round_key_reg/DOADO[6]
                         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[6]_i_1__0/O
                         net (fo=2, unplaced)         0.460     6.806    aes_enc/dp/keyGenerator/round_key_reg/d[6]
                         LUT2 (Prop_lut2_I0_O)        0.124     6.930 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_3/O
                         net (fo=1, unplaced)         0.803     7.732    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_3_n_0
                         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    22.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    22.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439    22.704    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
                         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/CLKARDCLK
                         clock pessimism              0.116    22.820    
                         clock uncertainty           -0.035    22.784    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.218    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep
  -------------------------------------------------------------------
                         required time                         22.218    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                 14.486    

Slack (MET) :             14.486ns  (required time - arrival time)
  Source:                 temp_value_reg[103]_i_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.702ns (56.673%)  route 2.066ns (43.327%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    CLK_IBUF_BUFG
                         RAMB18E1                                     r  temp_value_reg[103]_i_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     5.419 r  temp_value_reg[103]_i_2/DOADO[7]
                         net (fo=4, unplaced)         0.803     6.222    aes_enc/dp/keyGenerator/round_key_reg/DOADO[7]
                         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[7]_i_1__0/O
                         net (fo=2, unplaced)         0.460     6.806    aes_enc/dp/keyGenerator/round_key_reg/d[7]
                         LUT2 (Prop_lut2_I0_O)        0.124     6.930 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_2/O
                         net (fo=1, unplaced)         0.803     7.732    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_2_n_0
                         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    22.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    22.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439    22.704    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
                         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/CLKARDCLK
                         clock pessimism              0.116    22.820    
                         clock uncertainty           -0.035    22.784    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    22.218    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep
  -------------------------------------------------------------------
                         required time                         22.218    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                 14.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 aes_enc/cu/FSM_onehot_stato_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/cu/FSM_onehot_stato_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    aes_enc/cu/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  aes_enc/cu/FSM_onehot_stato_reg[3]/Q
                         net (fo=4, unplaced)         0.141     1.016    aes_enc/dp/counter/FSM_onehot_stato_reg[2][1]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.114 r  aes_enc/dp/counter/FSM_onehot_stato[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.114    aes_enc/cu/FSM_onehot_stato_reg[4]_0[0]
                         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    aes_enc/cu/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[2]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.099     0.972    aes_enc/cu/FSM_onehot_stato_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 aes_enc/cu/FSM_onehot_stato_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/cu/update_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    aes_enc/cu/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  aes_enc/cu/FSM_onehot_stato_reg[4]/Q
                         net (fo=4, unplaced)         0.141     1.016    aes_enc/cu/FSM_onehot_stato_reg_n_0_[4]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.114 r  aes_enc/cu/update_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.114    aes_enc/cu/update_reg_i_1_n_0
                         FDRE                                         r  aes_enc/cu/update_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    aes_enc/cu/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/cu/update_reg_reg/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.099     0.972    aes_enc/cu/update_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 msg_cntr/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_msg/data_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.245ns (61.687%)  route 0.152ns (38.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    msg_cntr/CLK_IBUF_BUFG
                         FDRE                                         r  msg_cntr/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  msg_cntr/cntr_reg[1]/Q
                         net (fo=13, unplaced)        0.152     1.027    msg_cntr/D[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.125 r  msg_cntr/data[120]_i_1/O
                         net (fo=1, unplaced)         0.000     1.125    rom_msg/D[3]
                         FDRE                                         r  rom_msg/data_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    rom_msg/CLK_IBUF_BUFG
                         FDRE                                         r  rom_msg/data_reg[120]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.099     0.972    rom_msg/data_reg[120]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 msg_cntr/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_msg/data_reg[126]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.245ns (61.687%)  route 0.152ns (38.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    msg_cntr/CLK_IBUF_BUFG
                         FDRE                                         r  msg_cntr/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  msg_cntr/cntr_reg[1]/Q
                         net (fo=13, unplaced)        0.152     1.027    msg_cntr/D[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.125 r  msg_cntr/data[126]_i_1/O
                         net (fo=1, unplaced)         0.000     1.125    rom_msg/D[5]
                         FDSE                                         r  rom_msg/data_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    rom_msg/CLK_IBUF_BUFG
                         FDSE                                         r  rom_msg/data_reg[126]/C
                         clock pessimism             -0.209     0.873    
                         FDSE (Hold_fdse_C_D)         0.099     0.972    rom_msg/data_reg[126]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 msg_cntr/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_msg/data_reg[38]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.245ns (61.687%)  route 0.152ns (38.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    msg_cntr/CLK_IBUF_BUFG
                         FDRE                                         r  msg_cntr/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 f  msg_cntr/cntr_reg[1]/Q
                         net (fo=13, unplaced)        0.152     1.027    rom_msg/D[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.125 r  rom_msg/data[38]_i_1/O
                         net (fo=1, unplaced)         0.000     1.125    rom_msg/data[38]_i_1_n_0
                         FDSE                                         r  rom_msg/data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    rom_msg/CLK_IBUF_BUFG
                         FDSE                                         r  rom_msg/data_reg[38]/C
                         clock pessimism             -0.209     0.873    
                         FDSE (Hold_fdse_C_D)         0.099     0.972    rom_msg/data_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 msg_cntr/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_msg/data_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.245ns (61.687%)  route 0.152ns (38.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    msg_cntr/CLK_IBUF_BUFG
                         FDRE                                         r  msg_cntr/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 f  msg_cntr/cntr_reg[1]/Q
                         net (fo=13, unplaced)        0.152     1.027    rom_msg/D[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.125 r  rom_msg/data[84]_i_1/O
                         net (fo=1, unplaced)         0.000     1.125    rom_msg/data[84]_i_1_n_0
                         FDRE                                         r  rom_msg/data_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    rom_msg/CLK_IBUF_BUFG
                         FDRE                                         r  rom_msg/data_reg[84]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.099     0.972    rom_msg/data_reg[84]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 msg_cntr/cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            msg_cntr/cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.621%)  route 0.153ns (38.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    msg_cntr/CLK_IBUF_BUFG
                         FDRE                                         r  msg_cntr/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  msg_cntr/cntr_reg[0]/Q
                         net (fo=14, unplaced)        0.153     1.028    msg_cntr/D[0]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.126 r  msg_cntr/cntr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.126    msg_cntr/cntr[0]_i_1_n_0
                         FDRE                                         r  msg_cntr/cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    msg_cntr/CLK_IBUF_BUFG
                         FDRE                                         r  msg_cntr/cntr_reg[0]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.099     0.972    msg_cntr/cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 msg_cntr/cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_msg/data_reg[121]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.621%)  route 0.153ns (38.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    msg_cntr/CLK_IBUF_BUFG
                         FDRE                                         r  msg_cntr/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 f  msg_cntr/cntr_reg[0]/Q
                         net (fo=14, unplaced)        0.153     1.028    rom_msg/D[0]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.126 r  rom_msg/data[121]_i_1/O
                         net (fo=1, unplaced)         0.000     1.126    rom_msg/data[121]_i_1_n_0
                         FDSE                                         r  rom_msg/data_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    rom_msg/CLK_IBUF_BUFG
                         FDSE                                         r  rom_msg/data_reg[121]/C
                         clock pessimism             -0.209     0.873    
                         FDSE (Hold_fdse_C_D)         0.099     0.972    rom_msg/data_reg[121]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 msg_cntr/cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_msg/data_reg[127]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.621%)  route 0.153ns (38.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    msg_cntr/CLK_IBUF_BUFG
                         FDRE                                         r  msg_cntr/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 f  msg_cntr/cntr_reg[0]/Q
                         net (fo=14, unplaced)        0.153     1.028    rom_msg/D[0]
                         LUT1 (Prop_lut1_I0_O)        0.098     1.126 r  rom_msg/data[127]_i_1/O
                         net (fo=1, unplaced)         0.000     1.126    rom_msg/data[127]_i_1_n_0
                         FDSE                                         r  rom_msg/data_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    rom_msg/CLK_IBUF_BUFG
                         FDSE                                         r  rom_msg/data_reg[127]/C
                         clock pessimism             -0.209     0.873    
                         FDSE (Hold_fdse_C_D)         0.099     0.972    rom_msg/data_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 msg_cntr/cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_msg/data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.621%)  route 0.153ns (38.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    msg_cntr/CLK_IBUF_BUFG
                         FDRE                                         r  msg_cntr/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 f  msg_cntr/cntr_reg[0]/Q
                         net (fo=14, unplaced)        0.153     1.028    rom_msg/D[0]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.126 r  rom_msg/data[39]_i_1/O
                         net (fo=1, unplaced)         0.000     1.126    rom_msg/data[39]_i_1_n_0
                         FDRE                                         r  rom_msg/data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    rom_msg/CLK_IBUF_BUFG
                         FDRE                                         r  rom_msg/data_reg[39]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.099     0.972    rom_msg/data_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424               temp_value_reg[103]_i_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424               temp_value_reg[127]_i_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424               temp_value_reg[127]_i_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424               aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845               CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000               aes_enc/cu/FSM_onehot_stato_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               aes_enc/cu/FSM_onehot_stato_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               aes_enc/cu/FSM_onehot_stato_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               aes_enc/cu/FSM_onehot_stato_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               aes_enc/cu/FSM_onehot_stato_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500                aes_enc/cu/FSM_onehot_stato_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.704ns  (logic 3.407ns (72.431%)  route 1.297ns (27.569%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[120]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[120]/Q
                         net (fo=4, unplaced)         0.494     3.937    aes_enc/dp/keyGenerator/round_key_reg/Q[8]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.232 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.803     5.035    encrypted_msg_OBUF[0]
                         OBUF (Prop_obuf_I_O)         2.634     7.669 r  encrypted_msg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.669    encrypted_msg[0]
                                                                      r  encrypted_msg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.704ns  (logic 3.407ns (72.431%)  route 1.297ns (27.569%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[127]/Q
                         net (fo=4, unplaced)         0.494     3.937    aes_enc/dp/keyGenerator/round_key_reg/Q[15]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.232 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[7]_inst_i_1/O
                         net (fo=9, unplaced)         0.803     5.035    encrypted_msg_OBUF[7]
                         OBUF (Prop_obuf_I_O)         2.634     7.669 r  encrypted_msg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.669    encrypted_msg[7]
                                                                      r  encrypted_msg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.698ns  (logic 3.407ns (72.523%)  route 1.291ns (27.477%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[126]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[126]/Q
                         net (fo=3, unplaced)         0.488     3.931    aes_enc/dp/keyGenerator/round_key_reg/Q[14]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.226 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[6]_inst_i_1/O
                         net (fo=17, unplaced)        0.803     5.029    encrypted_msg_OBUF[6]
                         OBUF (Prop_obuf_I_O)         2.634     7.663 r  encrypted_msg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.663    encrypted_msg[6]
                                                                      r  encrypted_msg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.691ns  (logic 3.407ns (72.631%)  route 1.284ns (27.369%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[121]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[121]/Q
                         net (fo=2, unplaced)         0.481     3.924    aes_enc/dp/keyGenerator/round_key_reg/Q[9]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.219 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[1]_inst_i_1/O
                         net (fo=33, unplaced)        0.803     5.022    encrypted_msg_OBUF[1]
                         OBUF (Prop_obuf_I_O)         2.634     7.656 r  encrypted_msg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.656    encrypted_msg[1]
                                                                      r  encrypted_msg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.691ns  (logic 3.407ns (72.631%)  route 1.284ns (27.369%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[122]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[122]/Q
                         net (fo=2, unplaced)         0.481     3.924    aes_enc/dp/keyGenerator/round_key_reg/Q[10]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.219 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[2]_inst_i_1/O
                         net (fo=33, unplaced)        0.803     5.022    encrypted_msg_OBUF[2]
                         OBUF (Prop_obuf_I_O)         2.634     7.656 r  encrypted_msg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.656    encrypted_msg[2]
                                                                      r  encrypted_msg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.691ns  (logic 3.407ns (72.631%)  route 1.284ns (27.369%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[123]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[123]/Q
                         net (fo=2, unplaced)         0.481     3.924    aes_enc/dp/keyGenerator/round_key_reg/Q[11]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.219 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[3]_inst_i_1/O
                         net (fo=33, unplaced)        0.803     5.022    encrypted_msg_OBUF[3]
                         OBUF (Prop_obuf_I_O)         2.634     7.656 r  encrypted_msg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.656    encrypted_msg[3]
                                                                      r  encrypted_msg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.691ns  (logic 3.407ns (72.631%)  route 1.284ns (27.369%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[124]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[124]/Q
                         net (fo=2, unplaced)         0.481     3.924    aes_enc/dp/keyGenerator/round_key_reg/Q[12]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.219 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[4]_inst_i_1/O
                         net (fo=33, unplaced)        0.803     5.022    encrypted_msg_OBUF[4]
                         OBUF (Prop_obuf_I_O)         2.634     7.656 r  encrypted_msg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.656    encrypted_msg[4]
                                                                      r  encrypted_msg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.691ns  (logic 3.407ns (72.631%)  route 1.284ns (27.369%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[125]/Q
                         net (fo=2, unplaced)         0.481     3.924    aes_enc/dp/keyGenerator/round_key_reg/Q[13]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.219 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[5]_inst_i_1/O
                         net (fo=33, unplaced)        0.803     5.022    encrypted_msg_OBUF[5]
                         OBUF (Prop_obuf_I_O)         2.634     7.656 r  encrypted_msg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.656    encrypted_msg[5]
                                                                      r  encrypted_msg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/cu/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.370%)  route 0.803ns (19.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.584     2.965    aes_enc/cu/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/cu/done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  aes_enc/cu/done_reg/Q
                         net (fo=1, unplaced)         0.803     4.246    done_OBUF
                         OBUF (Prop_obuf_I_O)         2.809     7.055 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     7.055    done
                                                                      r  done (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes_enc/cu/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.979%)  route 0.338ns (20.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    aes_enc/cu/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/cu/done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  aes_enc/cu/done_reg/Q
                         net (fo=1, unplaced)         0.338     1.213    done_OBUF
                         OBUF (Prop_obuf_I_O)         1.205     2.418 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     2.418    done
                                                                      r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/reg/temp_value_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.396ns (74.831%)  route 0.470ns (25.169%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    aes_enc/dp/reg/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/dp/reg/temp_value_reg[120]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  aes_enc/dp/reg/temp_value_reg[120]/Q
                         net (fo=1, unplaced)         0.131     1.006    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][120]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.104 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.338     1.443    encrypted_msg_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.151     2.593 r  encrypted_msg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.593    encrypted_msg[0]
                                                                      r  encrypted_msg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/reg/temp_value_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.396ns (74.831%)  route 0.470ns (25.169%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    aes_enc/dp/reg/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/dp/reg/temp_value_reg[121]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  aes_enc/dp/reg/temp_value_reg[121]/Q
                         net (fo=1, unplaced)         0.131     1.006    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][121]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.104 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[1]_inst_i_1/O
                         net (fo=33, unplaced)        0.338     1.443    encrypted_msg_OBUF[1]
                         OBUF (Prop_obuf_I_O)         1.151     2.593 r  encrypted_msg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.593    encrypted_msg[1]
                                                                      r  encrypted_msg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/reg/temp_value_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.396ns (74.831%)  route 0.470ns (25.169%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    aes_enc/dp/reg/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/dp/reg/temp_value_reg[122]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  aes_enc/dp/reg/temp_value_reg[122]/Q
                         net (fo=1, unplaced)         0.131     1.006    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][122]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.104 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[2]_inst_i_1/O
                         net (fo=33, unplaced)        0.338     1.443    encrypted_msg_OBUF[2]
                         OBUF (Prop_obuf_I_O)         1.151     2.593 r  encrypted_msg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.593    encrypted_msg[2]
                                                                      r  encrypted_msg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/reg/temp_value_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.396ns (74.831%)  route 0.470ns (25.169%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    aes_enc/dp/reg/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/dp/reg/temp_value_reg[123]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  aes_enc/dp/reg/temp_value_reg[123]/Q
                         net (fo=1, unplaced)         0.131     1.006    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][123]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.104 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[3]_inst_i_1/O
                         net (fo=33, unplaced)        0.338     1.443    encrypted_msg_OBUF[3]
                         OBUF (Prop_obuf_I_O)         1.151     2.593 r  encrypted_msg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.593    encrypted_msg[3]
                                                                      r  encrypted_msg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/reg/temp_value_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.396ns (74.831%)  route 0.470ns (25.169%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    aes_enc/dp/reg/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/dp/reg/temp_value_reg[124]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  aes_enc/dp/reg/temp_value_reg[124]/Q
                         net (fo=1, unplaced)         0.131     1.006    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][124]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.104 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[4]_inst_i_1/O
                         net (fo=33, unplaced)        0.338     1.443    encrypted_msg_OBUF[4]
                         OBUF (Prop_obuf_I_O)         1.151     2.593 r  encrypted_msg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.593    encrypted_msg[4]
                                                                      r  encrypted_msg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/reg/temp_value_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.396ns (74.831%)  route 0.470ns (25.169%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    aes_enc/dp/reg/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/dp/reg/temp_value_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  aes_enc/dp/reg/temp_value_reg[125]/Q
                         net (fo=1, unplaced)         0.131     1.006    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][125]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.104 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[5]_inst_i_1/O
                         net (fo=33, unplaced)        0.338     1.443    encrypted_msg_OBUF[5]
                         OBUF (Prop_obuf_I_O)         1.151     2.593 r  encrypted_msg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.593    encrypted_msg[5]
                                                                      r  encrypted_msg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/reg/temp_value_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.396ns (74.831%)  route 0.470ns (25.169%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    aes_enc/dp/reg/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/dp/reg/temp_value_reg[126]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  aes_enc/dp/reg/temp_value_reg[126]/Q
                         net (fo=1, unplaced)         0.131     1.006    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][126]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.104 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[6]_inst_i_1/O
                         net (fo=17, unplaced)        0.338     1.443    encrypted_msg_OBUF[6]
                         OBUF (Prop_obuf_I_O)         1.151     2.593 r  encrypted_msg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.593    encrypted_msg[6]
                                                                      r  encrypted_msg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/reg/temp_value_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.396ns (74.831%)  route 0.470ns (25.169%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.114     0.728    aes_enc/dp/reg/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/dp/reg/temp_value_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  aes_enc/dp/reg/temp_value_reg[127]/Q
                         net (fo=1, unplaced)         0.131     1.006    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][127]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.104 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[7]_inst_i_1/O
                         net (fo=9, unplaced)         0.338     1.443    encrypted_msg_OBUF[7]
                         OBUF (Prop_obuf_I_O)         1.151     2.593 r  encrypted_msg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.593    encrypted_msg[7]
                                                                      r  encrypted_msg[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           347 Endpoints
Min Delay           347 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            aes_enc/cu/FSM_onehot_stato_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.481ns  (logic 1.725ns (49.536%)  route 1.757ns (50.464%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_IBUF_inst/O
                         net (fo=15, unplaced)        0.803     2.279    aes_enc/cu/FSM_onehot_stato_reg[0]_0[0]
                         LUT5 (Prop_lut5_I3_O)        0.124     2.403 r  aes_enc/cu/FSM_onehot_stato[5]_i_3/O
                         net (fo=1, unplaced)         0.449     2.852    aes_enc/cu/FSM_onehot_stato[5]_i_3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     2.976 r  aes_enc/cu/FSM_onehot_stato[5]_i_2/O
                         net (fo=6, unplaced)         0.505     3.481    aes_enc/cu/FSM_onehot_stato[5]_i_2_n_0
                         FDSE                                         r  aes_enc/cu/FSM_onehot_stato_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439     2.704    aes_enc/cu/CLK_IBUF_BUFG
                         FDSE                                         r  aes_enc/cu/FSM_onehot_stato_reg[0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            aes_enc/cu/FSM_onehot_stato_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.481ns  (logic 1.725ns (49.536%)  route 1.757ns (50.464%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_IBUF_inst/O
                         net (fo=15, unplaced)        0.803     2.279    aes_enc/cu/FSM_onehot_stato_reg[0]_0[0]
                         LUT5 (Prop_lut5_I3_O)        0.124     2.403 r  aes_enc/cu/FSM_onehot_stato[5]_i_3/O
                         net (fo=1, unplaced)         0.449     2.852    aes_enc/cu/FSM_onehot_stato[5]_i_3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     2.976 r  aes_enc/cu/FSM_onehot_stato[5]_i_2/O
                         net (fo=6, unplaced)         0.505     3.481    aes_enc/cu/FSM_onehot_stato[5]_i_2_n_0
                         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439     2.704    aes_enc/cu/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            aes_enc/cu/FSM_onehot_stato_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.481ns  (logic 1.725ns (49.536%)  route 1.757ns (50.464%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_IBUF_inst/O
                         net (fo=15, unplaced)        0.803     2.279    aes_enc/cu/FSM_onehot_stato_reg[0]_0[0]
                         LUT5 (Prop_lut5_I3_O)        0.124     2.403 r  aes_enc/cu/FSM_onehot_stato[5]_i_3/O
                         net (fo=1, unplaced)         0.449     2.852    aes_enc/cu/FSM_onehot_stato[5]_i_3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     2.976 r  aes_enc/cu/FSM_onehot_stato[5]_i_2/O
                         net (fo=6, unplaced)         0.505     3.481    aes_enc/cu/FSM_onehot_stato[5]_i_2_n_0
                         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439     2.704    aes_enc/cu/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            aes_enc/cu/FSM_onehot_stato_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.481ns  (logic 1.725ns (49.536%)  route 1.757ns (50.464%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_IBUF_inst/O
                         net (fo=15, unplaced)        0.803     2.279    aes_enc/cu/FSM_onehot_stato_reg[0]_0[0]
                         LUT5 (Prop_lut5_I3_O)        0.124     2.403 r  aes_enc/cu/FSM_onehot_stato[5]_i_3/O
                         net (fo=1, unplaced)         0.449     2.852    aes_enc/cu/FSM_onehot_stato[5]_i_3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     2.976 r  aes_enc/cu/FSM_onehot_stato[5]_i_2/O
                         net (fo=6, unplaced)         0.505     3.481    aes_enc/cu/FSM_onehot_stato[5]_i_2_n_0
                         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439     2.704    aes_enc/cu/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[3]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            aes_enc/cu/FSM_onehot_stato_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.481ns  (logic 1.725ns (49.536%)  route 1.757ns (50.464%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_IBUF_inst/O
                         net (fo=15, unplaced)        0.803     2.279    aes_enc/cu/FSM_onehot_stato_reg[0]_0[0]
                         LUT5 (Prop_lut5_I3_O)        0.124     2.403 r  aes_enc/cu/FSM_onehot_stato[5]_i_3/O
                         net (fo=1, unplaced)         0.449     2.852    aes_enc/cu/FSM_onehot_stato[5]_i_3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     2.976 r  aes_enc/cu/FSM_onehot_stato[5]_i_2/O
                         net (fo=6, unplaced)         0.505     3.481    aes_enc/cu/FSM_onehot_stato[5]_i_2_n_0
                         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439     2.704    aes_enc/cu/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[4]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            aes_enc/cu/FSM_onehot_stato_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.481ns  (logic 1.725ns (49.536%)  route 1.757ns (50.464%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_IBUF_inst/O
                         net (fo=15, unplaced)        0.803     2.279    aes_enc/cu/FSM_onehot_stato_reg[0]_0[0]
                         LUT5 (Prop_lut5_I3_O)        0.124     2.403 r  aes_enc/cu/FSM_onehot_stato[5]_i_3/O
                         net (fo=1, unplaced)         0.449     2.852    aes_enc/cu/FSM_onehot_stato[5]_i_3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     2.976 r  aes_enc/cu/FSM_onehot_stato[5]_i_2/O
                         net (fo=6, unplaced)         0.505     3.481    aes_enc/cu/FSM_onehot_stato[5]_i_2_n_0
                         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439     2.704    aes_enc/cu/CLK_IBUF_BUFG
                         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[5]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.237ns  (logic 1.631ns (50.391%)  route 1.606ns (49.609%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=34, unplaced)        0.803     2.310    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.124     2.434 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_3/O
                         net (fo=1, unplaced)         0.803     3.237    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_3_n_0
                         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439     2.704    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
                         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.237ns  (logic 1.631ns (50.391%)  route 1.606ns (49.609%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=34, unplaced)        0.803     2.310    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.124     2.434 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_2/O
                         net (fo=1, unplaced)         0.803     3.237    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_2_n_0
                         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439     2.704    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
                         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.237ns  (logic 1.631ns (50.391%)  route 1.606ns (49.609%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=34, unplaced)        0.803     2.310    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.124     2.434 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_9/O
                         net (fo=1, unplaced)         0.803     3.237    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_9_n_0
                         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439     2.704    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
                         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.237ns  (logic 1.631ns (50.391%)  route 1.606ns (49.609%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=34, unplaced)        0.803     2.310    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.124     2.434 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_8/O
                         net (fo=1, unplaced)         0.803     3.237    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_8_n_0
                         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.439     2.704    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
                         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            rom_msg/data_reg[120]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.244ns (41.940%)  route 0.338ns (58.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  start_IBUF_inst/O
                         net (fo=15, unplaced)        0.338     0.583    rom_msg/E[0]
                         FDRE                                         r  rom_msg/data_reg[120]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    rom_msg/CLK_IBUF_BUFG
                         FDRE                                         r  rom_msg/data_reg[120]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            rom_msg/data_reg[121]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.244ns (41.940%)  route 0.338ns (58.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  start_IBUF_inst/O
                         net (fo=15, unplaced)        0.338     0.583    rom_msg/E[0]
                         FDSE                                         r  rom_msg/data_reg[121]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    rom_msg/CLK_IBUF_BUFG
                         FDSE                                         r  rom_msg/data_reg[121]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            rom_msg/data_reg[123]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.244ns (41.940%)  route 0.338ns (58.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  start_IBUF_inst/O
                         net (fo=15, unplaced)        0.338     0.583    rom_msg/E[0]
                         FDRE                                         r  rom_msg/data_reg[123]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    rom_msg/CLK_IBUF_BUFG
                         FDRE                                         r  rom_msg/data_reg[123]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            rom_msg/data_reg[124]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.244ns (41.940%)  route 0.338ns (58.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  start_IBUF_inst/O
                         net (fo=15, unplaced)        0.338     0.583    rom_msg/E[0]
                         FDSE                                         r  rom_msg/data_reg[124]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    rom_msg/CLK_IBUF_BUFG
                         FDSE                                         r  rom_msg/data_reg[124]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            rom_msg/data_reg[126]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.244ns (41.940%)  route 0.338ns (58.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  start_IBUF_inst/O
                         net (fo=15, unplaced)        0.338     0.583    rom_msg/E[0]
                         FDSE                                         r  rom_msg/data_reg[126]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    rom_msg/CLK_IBUF_BUFG
                         FDSE                                         r  rom_msg/data_reg[126]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            rom_msg/data_reg[127]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.244ns (41.940%)  route 0.338ns (58.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  start_IBUF_inst/O
                         net (fo=15, unplaced)        0.338     0.583    rom_msg/E[0]
                         FDSE                                         r  rom_msg/data_reg[127]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    rom_msg/CLK_IBUF_BUFG
                         FDSE                                         r  rom_msg/data_reg[127]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            rom_msg/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.244ns (41.940%)  route 0.338ns (58.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  start_IBUF_inst/O
                         net (fo=15, unplaced)        0.338     0.583    rom_msg/E[0]
                         FDRE                                         r  rom_msg/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    rom_msg/CLK_IBUF_BUFG
                         FDRE                                         r  rom_msg/data_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            rom_msg/data_reg[38]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.244ns (41.940%)  route 0.338ns (58.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  start_IBUF_inst/O
                         net (fo=15, unplaced)        0.338     0.583    rom_msg/E[0]
                         FDSE                                         r  rom_msg/data_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    rom_msg/CLK_IBUF_BUFG
                         FDSE                                         r  rom_msg/data_reg[38]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            rom_msg/data_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.244ns (41.940%)  route 0.338ns (58.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  start_IBUF_inst/O
                         net (fo=15, unplaced)        0.338     0.583    rom_msg/E[0]
                         FDRE                                         r  rom_msg/data_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    rom_msg/CLK_IBUF_BUFG
                         FDRE                                         r  rom_msg/data_reg[39]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            rom_msg/data_reg[40]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.244ns (41.940%)  route 0.338ns (58.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  start_IBUF_inst/O
                         net (fo=15, unplaced)        0.338     0.583    rom_msg/E[0]
                         FDSE                                         r  rom_msg/data_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, unplaced)       0.259     1.082    rom_msg/CLK_IBUF_BUFG
                         FDSE                                         r  rom_msg/data_reg[40]/C





