// Seed: 2614184480
`define pp_6 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  output id_5;
  input id_4;
  output id_3;
  inout id_2;
  inout id_1;
  logic id_6;
  logic id_7;
  tri1  id_8;
  type_20(
      id_6, id_6 & 1, 1, 1
  ); type_21(
      1 - id_1, (id_6)
  );
  logic id_9 = id_2;
  logic id_10;
  logic id_11;
  assign id_3 = ~id_9;
  assign id_6 = 1'b0;
  logic id_12;
  assign id_6 = 1'b0;
  logic id_13;
  type_23(
      1, id_12, 1, id_10 == 1
  );
  pullup (id_12, 1);
  logic id_14;
  type_25(
      id_6, 1
  );
  wor id_15 = id_8;
  assign id_15[1'b0] = 1;
  assign id_6 = id_13 - 1;
  logic id_16, id_17;
endmodule
