<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file forthcpu_impl1_map.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Tue Oct 31 19:17:01 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   27.806MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 47.370ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           coreInst/registerFileInst/regs/registers_0_1_0(ASIC)  (from PIN_CLK_X1_c +)
   Destination:    DP8KC      Port           coreInst/registerFileInst/regs/registers_0_0_1(ASIC)  (to PIN_CLK_X1_c +)

   Delay:              36.008ns  (44.5% logic, 55.5% route), 22 logic levels.

 Constraint Details:

     36.008ns physical path delay coreInst/registerFileInst/regs/registers_0_1_0 to coreInst/registerFileInst/regs/registers_0_0_1 meets
     83.333ns delay constraint less
     -0.045ns DATA_SET requirement (totaling 83.378ns) by 47.370ns

 Physical Path Details:

      Data path coreInst/registerFileInst/regs/registers_0_1_0 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.739 *rs_0_1_0.CLKB to *rs_0_1_0.DOB3 coreInst/registerFileInst/regs/registers_0_1_0 (from PIN_CLK_X1_c)
ROUTE         2   e 1.030 *rs_0_1_0.DOB3 to */SLICE_511.A1 coreInst/REGB_DOUT[11]
CTOOFX_DEL  ---     0.661 */SLICE_511.A1 to *LICE_511.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_6_d[11]/SLICE_511
ROUTE         2   e 1.030 *LICE_511.OFX0 to */SLICE_751.B0 coreInst/fullALUInst/ALUB_DATA_6_d[11]
CTOF_DEL    ---     0.452 */SLICE_751.B0 to */SLICE_751.F0 coreInst/SLICE_751
ROUTE        28   e 1.030 */SLICE_751.F0 to */SLICE_239.A0 coreInst/ALUB_DATA[11]
C0TOFCO_DE  ---     0.905 */SLICE_239.A0 to *SLICE_239.FCO coreInst/fullALUInst/aluInst/SLICE_239
ROUTE         1   e 0.001 *SLICE_239.FCO to *SLICE_238.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOF1_DE  ---     0.569 *SLICE_238.FCI to */SLICE_238.F1 coreInst/fullALUInst/aluInst/SLICE_238
ROUTE         1   e 1.030 */SLICE_238.F1 to */SLICE_960.D0 coreInst/fullALUInst/aluInst/un47_RESULT[14]
CTOF_DEL    ---     0.452 */SLICE_960.D0 to */SLICE_960.F0 coreInst/fullALUInst/aluInst/SLICE_960
ROUTE         1   e 1.030 */SLICE_960.F0 to */SLICE_825.A1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_7
CTOF_DEL    ---     0.452 */SLICE_825.A1 to */SLICE_825.F1 coreInst/fullALUInst/aluInst/SLICE_825
ROUTE        17   e 0.401 */SLICE_825.F1 to */SLICE_825.C0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452 */SLICE_825.C0 to */SLICE_825.F0 coreInst/fullALUInst/aluInst/SLICE_825
ROUTE         1   e 1.030 */SLICE_825.F0 to */SLICE_547.B0 coreInst/fullALUInst/aluInst/RESULT_12[6]
CTOOFX_DEL  ---     0.661 */SLICE_547.B0 to *LICE_547.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[6]/SLICE_547
ROUTE         2   e 1.030 *LICE_547.OFX0 to */SLICE_950.A0 coreInst/fullALUInst/aluInst/N_151
CTOF_DEL    ---     0.452 */SLICE_950.A0 to */SLICE_950.F0 coreInst/fullALUInst/aluInst/SLICE_950
ROUTE         1   e 1.030 */SLICE_950.F0 to */SLICE_490.C0 coreInst/N_167
CTOOFX_DEL  ---     0.661 */SLICE_490.C0 to *LICE_490.OFX0 coreInst/busControllerInst/ADDR_BUF_1_RNO[6]/SLICE_490
ROUTE         1   e 1.030 *LICE_490.OFX0 to   SLICE_709.C1 coreInst/busControllerInst/ADDR_BUF_1_RNO[6]
CTOF_DEL    ---     0.452   SLICE_709.C1 to   SLICE_709.F1 SLICE_709
ROUTE        21   e 1.030   SLICE_709.F1 to   SLICE_710.D0 ADDR_BUF[6]
CTOF_DEL    ---     0.452   SLICE_710.D0 to   SLICE_710.F0 SLICE_710
ROUTE         1   e 1.030   SLICE_710.F0 to   SLICE_711.D0 mcuResourcesInst/memoryMapperInst/UART_MAP_N_4L6_1
CTOF_DEL    ---     0.452   SLICE_711.D0 to   SLICE_711.F0 SLICE_711
ROUTE         1   e 1.030   SLICE_711.F0 to   SLICE_712.D0 mcuResourcesInst/memoryMapperInst/UART_MAP_N_4L6
CTOF_DEL    ---     0.452   SLICE_712.D0 to   SLICE_712.F0 SLICE_712
ROUTE         3   e 1.030   SLICE_712.F0 to */SLICE_700.C1 mcuResourcesInst/memoryMapperInst/UART_MAP_1
CTOF_DEL    ---     0.452 */SLICE_700.C1 to */SLICE_700.F1 mcuResourcesInst/SLICE_700
ROUTE        17   e 1.030 */SLICE_700.F1 to */SLICE_481.A1 mcuResourcesInst/UART_MAP
CTOOFX_DEL  ---     0.661 */SLICE_481.A1 to *LICE_481.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_d_1[0]/SLICE_481
ROUTE         1   e 1.030 *LICE_481.OFX0 to */SLICE_636.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_d_1[0]
CTOOFX_DEL  ---     0.661 */SLICE_636.B1 to *LICE_636.OFX0 mcuResourcesInst/SLICE_636
ROUTE         1   e 0.001 *LICE_636.OFX0 to *SLICE_636.FXB mcuResourcesInst/ROMInst/mem_0_3_1_f5b
FXTOOFX_DE  ---     0.223 *SLICE_636.FXB to *LICE_636.OFX1 mcuResourcesInst/SLICE_636
ROUTE         1   e 1.030 *LICE_636.OFX1 to */SLICE_484.B0 mcuResourcesInst/DIN_ROM[3]
CTOOFX_DEL  ---     0.661 */SLICE_484.B0 to *LICE_484.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[3]/SLICE_484
ROUTE         2   e 1.030 *LICE_484.OFX0 to   SLICE_306.B1 mcuResourcesInst.N_74
CTOF_DEL    ---     0.452   SLICE_306.B1 to   SLICE_306.F1 SLICE_306
ROUTE         2   e 1.030   SLICE_306.F1 to */SLICE_504.A1 CPU_DIN[3]
CTOOFX_DEL  ---     0.661 */SLICE_504.A1 to *LICE_504.OFX0 coreInst/registerFileInst/DINA[3]/SLICE_504
ROUTE         1   e 1.030 *LICE_504.OFX0 to *rs_0_0_1.DIA3 coreInst/registerFileInst/DINA[3] (to PIN_CLK_X1_c)
                  --------
                   36.008   (44.5% logic, 55.5% route), 22 logic levels.

Report:   27.806MHz is the maximum frequency for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   27.806 MHz|  22  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD   Loads: 72
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 196
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 576785487 paths, 1 nets, and 6846 connections (92.92% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Tue Oct 31 19:17:01 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1]  (to PIN_CLK_X1_c +)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay mcuResourcesInst/UARTInst/uartRXInst/SLICE_418 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_418 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartRXInst/SLICE_418 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_418:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_418.CLK to */SLICE_418.Q0 mcuResourcesInst/UARTInst/uartRXInst/SLICE_418 (from PIN_CLK_X1_c)
ROUTE        12   e 0.199 */SLICE_418.Q0 to */SLICE_418.D1 mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0]
CTOF_DEL    ---     0.101 */SLICE_418.D1 to */SLICE_418.F1 mcuResourcesInst/UARTInst/uartRXInst/SLICE_418
ROUTE         1   e 0.001 */SLICE_418.F1 to *SLICE_418.DI1 mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[1] (to PIN_CLK_X1_c)
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD   Loads: 72
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 196
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 576785487 paths, 1 nets, and 7029 connections (95.40% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
