Protel Design System Design Rule Check
PCB File : D:\Git\Hafez_Board\Hafez_Board\Hafez_PCB.PcbDoc
Date     : 10/16/2024
Time     : 11:48:46 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=9.842mil) (Max=314.961mil) (Preferred=11.811mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-1(1336.22mil,4845.158mil) on Multi-Layer And Pad DC Power Jack1-1(1336.22mil,4862.874mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-1(1336.22mil,4845.158mil) on Multi-Layer And Pad DC Power Jack1-1(1336.22mil,4878.622mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (9.842mil < 10mil) Between Pad DC Power Jack1-1(1336.22mil,4845.158mil) on Multi-Layer And Pad DC Power Jack1-1(1336.22mil,4894.37mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-1(1336.22mil,4862.874mil) on Multi-Layer And Pad DC Power Jack1-1(1336.22mil,4878.622mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-1(1336.22mil,4862.874mil) on Multi-Layer And Pad DC Power Jack1-1(1336.22mil,4894.37mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (7.874mil < 10mil) Between Pad DC Power Jack1-1(1336.22mil,4862.874mil) on Multi-Layer And Pad DC Power Jack1-1(1336.22mil,4910.118mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-1(1336.22mil,4878.622mil) on Multi-Layer And Pad DC Power Jack1-1(1336.22mil,4910.118mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (7.874mil < 10mil) Between Pad DC Power Jack1-1(1336.22mil,4878.622mil) on Multi-Layer And Pad DC Power Jack1-1(1336.22mil,4925.866mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-1(1336.22mil,4894.37mil) on Multi-Layer And Pad DC Power Jack1-1(1336.22mil,4910.118mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (9.843mil < 10mil) Between Pad DC Power Jack1-1(1336.22mil,4894.37mil) on Multi-Layer And Pad DC Power Jack1-1(1336.22mil,4943.583mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-1(1336.22mil,4910.118mil) on Multi-Layer And Pad DC Power Jack1-1(1336.22mil,4925.866mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-2(1100mil,4855mil) on Multi-Layer And Pad DC Power Jack1-2(1100mil,4874.685mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-2(1100mil,4855mil) on Multi-Layer And Pad DC Power Jack1-2(1100mil,4894.37mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-2(1100mil,4874.685mil) on Multi-Layer And Pad DC Power Jack1-2(1100mil,4894.37mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-2(1100mil,4874.685mil) on Multi-Layer And Pad DC Power Jack1-2(1100mil,4914.055mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-2(1100mil,4894.37mil) on Multi-Layer And Pad DC Power Jack1-2(1100mil,4914.055mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-2(1100mil,4894.37mil) on Multi-Layer And Pad DC Power Jack1-2(1100mil,4933.74mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-2(1100mil,4914.055mil) on Multi-Layer And Pad DC Power Jack1-2(1100mil,4933.74mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-3(1182.677mil,4709.331mil) on Multi-Layer And Pad DC Power Jack1-3(1202.362mil,4709.331mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-3(1182.677mil,4709.331mil) on Multi-Layer And Pad DC Power Jack1-3(1222.047mil,4709.331mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-3(1202.362mil,4709.331mil) on Multi-Layer And Pad DC Power Jack1-3(1222.047mil,4709.331mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-3(1202.362mil,4709.331mil) on Multi-Layer And Pad DC Power Jack1-3(1241.732mil,4709.331mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-3(1222.047mil,4709.331mil) on Multi-Layer And Pad DC Power Jack1-3(1241.732mil,4709.331mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-3(1222.047mil,4709.331mil) on Multi-Layer And Pad DC Power Jack1-3(1261.417mil,4709.331mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad DC Power Jack1-3(1241.732mil,4709.331mil) on Multi-Layer And Pad DC Power Jack1-3(1261.417mil,4709.331mil) on Multi-Layer Pad/Via Touching Holes
Rule Violations :25

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.772mil < 10mil) Between Pad C_Crystal1-2(2755mil,3250mil) on Bottom Layer And Via (2780mil,3289.551mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.772mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.244mil < 10mil) Between Pad MCU-1(2758.425mil,3181.85mil) on Top Layer And Pad MCU-48(2811.575mil,3235mil) on Top Layer [Top Solder] Mask Sliver [5.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.244mil < 10mil) Between Pad MCU-12(2758.425mil,2965.315mil) on Top Layer And Pad MCU-13(2811.575mil,2912.165mil) on Top Layer [Top Solder] Mask Sliver [5.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.244mil < 10mil) Between Pad MCU-24(3028.11mil,2912.165mil) on Top Layer And Pad MCU-25(3081.26mil,2965.315mil) on Top Layer [Top Solder] Mask Sliver [5.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.244mil < 10mil) Between Pad MCU-36(3081.26mil,3181.85mil) on Top Layer And Pad MCU-37(3028.11mil,3235mil) on Top Layer [Top Solder] Mask Sliver [5.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.356mil < 10mil) Between Pad MCU-6(2758.425mil,3083.425mil) on Top Layer And Via (2825mil,3075mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.356mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.34mil < 10mil) Between Pad MCU-7(2758.425mil,3063.74mil) on Top Layer And Via (2690mil,3059.646mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.34mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.209mil < 10mil) Between Pad MCU-7(2758.425mil,3063.74mil) on Top Layer And Via (2825mil,3075mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Pad MP4462DN-1(2845mil,4557.559mil) on Top Layer And Pad MP4462DN-9(2920mil,4655mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.736mil < 10mil) Between Pad MP4462DN-1(2845mil,4557.559mil) on Top Layer And Via (2795mil,4515mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.736mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Pad MP4462DN-2(2895mil,4557.559mil) on Top Layer And Pad MP4462DN-9(2920mil,4655mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Pad MP4462DN-3(2945mil,4557.559mil) on Top Layer And Pad MP4462DN-9(2920mil,4655mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Pad MP4462DN-4(2995mil,4557.559mil) on Top Layer And Pad MP4462DN-9(2920mil,4655mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Pad MP4462DN-5(2995mil,4752.441mil) on Top Layer And Pad MP4462DN-9(2920mil,4655mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.793mil < 10mil) Between Pad MP4462DN-5(2995mil,4752.441mil) on Top Layer And Via (2970mil,4830mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.793mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Pad MP4462DN-6(2945mil,4752.441mil) on Top Layer And Pad MP4462DN-9(2920mil,4655mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.793mil < 10mil) Between Pad MP4462DN-6(2945mil,4752.441mil) on Top Layer And Via (2970mil,4830mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.793mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Pad MP4462DN-7(2895mil,4752.441mil) on Top Layer And Pad MP4462DN-9(2920mil,4655mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Pad MP4462DN-8(2845mil,4752.441mil) on Top Layer And Pad MP4462DN-9(2920mil,4655mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.989mil < 10mil) Between Pad Q1-1(2648.386mil,2347.402mil) on Top Layer And Via (2576.905mil,2331.014mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.989mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (2040mil,2840mil) from Top Layer to Bottom Layer And Via (2040mil,2875mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.379mil < 10mil) Between Via (2825mil,3075mil) from Top Layer to Bottom Layer And Via (2850mil,3044.82mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.379mil] / [Bottom Solder] Mask Sliver [9.379mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.197mil < 10mil) Between Via (2850mil,3044.82mil) from Top Layer to Bottom Layer And Via (2885mil,3030mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.197mil] / [Bottom Solder] Mask Sliver [8.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.278mil < 10mil) Between Via (3804.605mil,2508.724mil) from Top Layer to Bottom Layer And Via (3805mil,2545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.278mil] / [Bottom Solder] Mask Sliver [8.278mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.486mil < 10mil) Between Via (3804.982mil,2615.514mil) from Top Layer to Bottom Layer And Via (3805mil,2650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.486mil] / [Bottom Solder] Mask Sliver [6.486mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3805mil,2650mil) from Top Layer to Bottom Layer And Via (3805mil,2685mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3805mil,2685mil) from Top Layer to Bottom Layer And Via (3805mil,2720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3805mil,2720mil) from Top Layer to Bottom Layer And Via (3805mil,2755mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3805mil,2755mil) from Top Layer to Bottom Layer And Via (3805mil,2790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3805mil,2790mil) from Top Layer to Bottom Layer And Via (3805mil,2825mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3805mil,2825mil) from Top Layer to Bottom Layer And Via (3805mil,2860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3849.605mil,2508.724mil) from Top Layer to Bottom Layer And Via (3849.605mil,2543.724mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.486mil < 10mil) Between Via (3849.982mil,2615.514mil) from Top Layer to Bottom Layer And Via (3850mil,2650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.486mil] / [Bottom Solder] Mask Sliver [6.486mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3850mil,2650mil) from Top Layer to Bottom Layer And Via (3850mil,2685mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3850mil,2685mil) from Top Layer to Bottom Layer And Via (3850mil,2720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3850mil,2720mil) from Top Layer to Bottom Layer And Via (3850mil,2755mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3850mil,2755mil) from Top Layer to Bottom Layer And Via (3850mil,2790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3850mil,2790mil) from Top Layer to Bottom Layer And Via (3850mil,2825mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3850mil,2825mil) from Top Layer to Bottom Layer And Via (3850mil,2860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3895mil,2615mil) from Top Layer to Bottom Layer And Via (3895mil,2650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3895mil,2650mil) from Top Layer to Bottom Layer And Via (3895mil,2685mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3895mil,2685mil) from Top Layer to Bottom Layer And Via (3895mil,2720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3895mil,2720mil) from Top Layer to Bottom Layer And Via (3895mil,2755mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3895mil,2755mil) from Top Layer to Bottom Layer And Via (3895mil,2790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3895mil,2790mil) from Top Layer to Bottom Layer And Via (3895mil,2825mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3895mil,2825mil) from Top Layer to Bottom Layer And Via (3895mil,2860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3935mil,2440mil) from Top Layer to Bottom Layer And Via (3935mil,2475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3935mil,2475mil) from Top Layer to Bottom Layer And Via (3935mil,2510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3935mil,2650mil) from Top Layer to Bottom Layer And Via (3935mil,2685mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3935mil,2685mil) from Top Layer to Bottom Layer And Via (3935mil,2720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3935mil,2720mil) from Top Layer to Bottom Layer And Via (3935mil,2755mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3935mil,2755mil) from Top Layer to Bottom Layer And Via (3935mil,2790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3935mil,2790mil) from Top Layer to Bottom Layer And Via (3935mil,2825mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3935mil,2825mil) from Top Layer to Bottom Layer And Via (3935mil,2860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3980mil,2440mil) from Top Layer to Bottom Layer And Via (3980mil,2475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3980mil,2475mil) from Top Layer to Bottom Layer And Via (3980mil,2510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3980mil,2510mil) from Top Layer to Bottom Layer And Via (3980mil,2545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4020mil,2440mil) from Top Layer to Bottom Layer And Via (4020mil,2475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4020mil,2475mil) from Top Layer to Bottom Layer And Via (4020mil,2510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4020mil,2510mil) from Top Layer to Bottom Layer And Via (4020mil,2545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4020mil,2545mil) from Top Layer to Bottom Layer And Via (4020mil,2580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4060mil,2440mil) from Top Layer to Bottom Layer And Via (4060mil,2475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4060mil,2510mil) from Top Layer to Bottom Layer And Via (4060mil,2545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4060mil,2545mil) from Top Layer to Bottom Layer And Via (4060mil,2580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4060mil,2580mil) from Top Layer to Bottom Layer And Via (4060mil,2615mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4060mil,2615mil) from Top Layer to Bottom Layer And Via (4060mil,2650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4060mil,2650mil) from Top Layer to Bottom Layer And Via (4060mil,2685mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4060mil,2685mil) from Top Layer to Bottom Layer And Via (4060mil,2720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4060mil,2720mil) from Top Layer to Bottom Layer And Via (4060mil,2755mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4060mil,2755mil) from Top Layer to Bottom Layer And Via (4060mil,2790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4060mil,2790mil) from Top Layer to Bottom Layer And Via (4060mil,2825mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4060mil,2825mil) from Top Layer to Bottom Layer And Via (4060mil,2860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4100mil,2440mil) from Top Layer to Bottom Layer And Via (4100mil,2475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4100mil,2475mil) from Top Layer to Bottom Layer And Via (4100mil,2510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4100mil,2510mil) from Top Layer to Bottom Layer And Via (4100mil,2545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4100mil,2545mil) from Top Layer to Bottom Layer And Via (4100mil,2580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4100mil,2580mil) from Top Layer to Bottom Layer And Via (4100mil,2615mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4100mil,2615mil) from Top Layer to Bottom Layer And Via (4100mil,2650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4100mil,2650mil) from Top Layer to Bottom Layer And Via (4100mil,2685mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4100mil,2685mil) from Top Layer to Bottom Layer And Via (4100mil,2720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4100mil,2720mil) from Top Layer to Bottom Layer And Via (4100mil,2755mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4100mil,2755mil) from Top Layer to Bottom Layer And Via (4100mil,2790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4100mil,2790mil) from Top Layer to Bottom Layer And Via (4100mil,2825mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4100mil,2825mil) from Top Layer to Bottom Layer And Via (4100mil,2860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4145mil,2440mil) from Top Layer to Bottom Layer And Via (4145mil,2475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4145mil,2475mil) from Top Layer to Bottom Layer And Via (4145mil,2510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4145mil,2510mil) from Top Layer to Bottom Layer And Via (4145mil,2545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4145mil,2545mil) from Top Layer to Bottom Layer And Via (4145mil,2580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4145mil,2580mil) from Top Layer to Bottom Layer And Via (4145mil,2615mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4145mil,2615mil) from Top Layer to Bottom Layer And Via (4145mil,2650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4145mil,2650mil) from Top Layer to Bottom Layer And Via (4145mil,2685mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4145mil,2685mil) from Top Layer to Bottom Layer And Via (4145mil,2720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4145mil,2720mil) from Top Layer to Bottom Layer And Via (4145mil,2755mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4145mil,2755mil) from Top Layer to Bottom Layer And Via (4145mil,2790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4145mil,2790mil) from Top Layer to Bottom Layer And Via (4145mil,2825mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4145mil,2825mil) from Top Layer to Bottom Layer And Via (4145mil,2860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4185mil,2440mil) from Top Layer to Bottom Layer And Via (4185mil,2475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4185mil,2475mil) from Top Layer to Bottom Layer And Via (4185mil,2510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4185mil,2510mil) from Top Layer to Bottom Layer And Via (4185mil,2545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4185mil,2545mil) from Top Layer to Bottom Layer And Via (4185mil,2580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4185mil,2580mil) from Top Layer to Bottom Layer And Via (4185mil,2615mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4185mil,2615mil) from Top Layer to Bottom Layer And Via (4185mil,2650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4185mil,2650mil) from Top Layer to Bottom Layer And Via (4185mil,2685mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4185mil,2685mil) from Top Layer to Bottom Layer And Via (4185mil,2720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4185mil,2720mil) from Top Layer to Bottom Layer And Via (4185mil,2755mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4185mil,2755mil) from Top Layer to Bottom Layer And Via (4185mil,2790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4185mil,2790mil) from Top Layer to Bottom Layer And Via (4185mil,2825mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4185mil,2825mil) from Top Layer to Bottom Layer And Via (4185mil,2860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4230mil,2440mil) from Top Layer to Bottom Layer And Via (4230mil,2475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4230mil,2475mil) from Top Layer to Bottom Layer And Via (4230mil,2510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4230mil,2510mil) from Top Layer to Bottom Layer And Via (4230mil,2545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4230mil,2545mil) from Top Layer to Bottom Layer And Via (4230mil,2580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4230mil,2580mil) from Top Layer to Bottom Layer And Via (4230mil,2615mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4230mil,2615mil) from Top Layer to Bottom Layer And Via (4230mil,2650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4230mil,2650mil) from Top Layer to Bottom Layer And Via (4230mil,2685mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4230mil,2685mil) from Top Layer to Bottom Layer And Via (4230mil,2720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4230mil,2720mil) from Top Layer to Bottom Layer And Via (4230mil,2755mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4230mil,2755mil) from Top Layer to Bottom Layer And Via (4230mil,2790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4230mil,2790mil) from Top Layer to Bottom Layer And Via (4230mil,2825mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4230mil,2825mil) from Top Layer to Bottom Layer And Via (4230mil,2860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4270mil,2440mil) from Top Layer to Bottom Layer And Via (4270mil,2475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4270mil,2475mil) from Top Layer to Bottom Layer And Via (4270mil,2510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4270mil,2510mil) from Top Layer to Bottom Layer And Via (4270mil,2545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4270mil,2545mil) from Top Layer to Bottom Layer And Via (4270mil,2580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4270mil,2580mil) from Top Layer to Bottom Layer And Via (4270mil,2615mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4270mil,2615mil) from Top Layer to Bottom Layer And Via (4270mil,2650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4270mil,2650mil) from Top Layer to Bottom Layer And Via (4270mil,2685mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4270mil,2685mil) from Top Layer to Bottom Layer And Via (4270mil,2720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4270mil,2720mil) from Top Layer to Bottom Layer And Via (4270mil,2755mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4270mil,2755mil) from Top Layer to Bottom Layer And Via (4270mil,2790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4270mil,2790mil) from Top Layer to Bottom Layer And Via (4270mil,2825mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4270mil,2825mil) from Top Layer to Bottom Layer And Via (4270mil,2860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4315mil,2440mil) from Top Layer to Bottom Layer And Via (4315mil,2475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4315mil,2475mil) from Top Layer to Bottom Layer And Via (4315mil,2510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4315mil,2510mil) from Top Layer to Bottom Layer And Via (4315mil,2545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4315mil,2545mil) from Top Layer to Bottom Layer And Via (4315mil,2580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4315mil,2580mil) from Top Layer to Bottom Layer And Via (4315mil,2615mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4315mil,2615mil) from Top Layer to Bottom Layer And Via (4315mil,2650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4315mil,2650mil) from Top Layer to Bottom Layer And Via (4315mil,2685mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4315mil,2685mil) from Top Layer to Bottom Layer And Via (4315mil,2720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4315mil,2720mil) from Top Layer to Bottom Layer And Via (4315mil,2755mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4315mil,2755mil) from Top Layer to Bottom Layer And Via (4315mil,2790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4315mil,2790mil) from Top Layer to Bottom Layer And Via (4315mil,2825mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4315mil,2825mil) from Top Layer to Bottom Layer And Via (4315mil,2860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4355mil,2510mil) from Top Layer to Bottom Layer And Via (4355mil,2545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4355mil,2545mil) from Top Layer to Bottom Layer And Via (4355mil,2580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4355mil,2580mil) from Top Layer to Bottom Layer And Via (4355mil,2615mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4355mil,2615mil) from Top Layer to Bottom Layer And Via (4355mil,2650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4355mil,2650mil) from Top Layer to Bottom Layer And Via (4355mil,2685mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4355mil,2685mil) from Top Layer to Bottom Layer And Via (4355mil,2720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4355mil,2720mil) from Top Layer to Bottom Layer And Via (4355mil,2755mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4355mil,2755mil) from Top Layer to Bottom Layer And Via (4355mil,2790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4355mil,2790mil) from Top Layer to Bottom Layer And Via (4355mil,2825mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4395mil,2440mil) from Top Layer to Bottom Layer And Via (4395mil,2475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4395mil,2475mil) from Top Layer to Bottom Layer And Via (4395mil,2510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4395mil,2510mil) from Top Layer to Bottom Layer And Via (4395mil,2545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4395mil,2545mil) from Top Layer to Bottom Layer And Via (4395mil,2580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4395mil,2580mil) from Top Layer to Bottom Layer And Via (4395mil,2615mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4395mil,2615mil) from Top Layer to Bottom Layer And Via (4395mil,2650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4395mil,2650mil) from Top Layer to Bottom Layer And Via (4395mil,2685mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4395mil,2685mil) from Top Layer to Bottom Layer And Via (4395mil,2720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4395mil,2720mil) from Top Layer to Bottom Layer And Via (4395mil,2755mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4395mil,2755mil) from Top Layer to Bottom Layer And Via (4395mil,2790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4435mil,2440mil) from Top Layer to Bottom Layer And Via (4435mil,2475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4435mil,2475mil) from Top Layer to Bottom Layer And Via (4435mil,2510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4435mil,2510mil) from Top Layer to Bottom Layer And Via (4435mil,2545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4435mil,2545mil) from Top Layer to Bottom Layer And Via (4435mil,2580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4435mil,2580mil) from Top Layer to Bottom Layer And Via (4435mil,2615mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4435mil,2615mil) from Top Layer to Bottom Layer And Via (4435mil,2650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4435mil,2650mil) from Top Layer to Bottom Layer And Via (4435mil,2685mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4435mil,2685mil) from Top Layer to Bottom Layer And Via (4435mil,2720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4435mil,2720mil) from Top Layer to Bottom Layer And Via (4435mil,2755mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.355mil < 10mil) Between Via (4475mil,2825mil) from Top Layer to Bottom Layer And Via (4480mil,2860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.355mil] / [Bottom Solder] Mask Sliver [7.355mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4480mil,2440mil) from Top Layer to Bottom Layer And Via (4480mil,2475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4480mil,2475mil) from Top Layer to Bottom Layer And Via (4480mil,2510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4480mil,2510mil) from Top Layer to Bottom Layer And Via (4480mil,2545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4480mil,2545mil) from Top Layer to Bottom Layer And Via (4480mil,2580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4480mil,2580mil) from Top Layer to Bottom Layer And Via (4480mil,2615mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4480mil,2615mil) from Top Layer to Bottom Layer And Via (4480mil,2650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4480mil,2650mil) from Top Layer to Bottom Layer And Via (4480mil,2685mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4480mil,2860mil) from Top Layer to Bottom Layer And Via (4515mil,2860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4480mil,2940mil) from Top Layer to Bottom Layer And Via (4515mil,2940mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4515mil,2825mil) from Top Layer to Bottom Layer And Via (4515mil,2860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4520mil,2510mil) from Top Layer to Bottom Layer And Via (4520mil,2545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4520mil,2545mil) from Top Layer to Bottom Layer And Via (4520mil,2580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4520mil,2580mil) from Top Layer to Bottom Layer And Via (4520mil,2615mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4575mil,2795mil) from Top Layer to Bottom Layer And Via (4575mil,2830mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4575mil,2830mil) from Top Layer to Bottom Layer And Via (4575mil,2865mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4585mil,2715mil) from Top Layer to Bottom Layer And Via (4620mil,2715mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4620mil,2795mil) from Top Layer to Bottom Layer And Via (4620mil,2830mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4620mil,2830mil) from Top Layer to Bottom Layer And Via (4620mil,2865mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
Rule Violations :191

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (4.249mil < 10mil) Between Arc (1526.186mil,3756.075mil) on Top Overlay And Pad LCD-(1527.766mil,3756.575mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.249mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.183mil < 10mil) Between Arc (3233.071mil,2387.205mil) on Top Overlay And Pad SP1-1(3300mil,2375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.183mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.625mil < 10mil) Between Arc (4478.946mil,3756.075mil) on Top Overlay And Pad LCD-(4477.766mil,3756.575mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.625mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Area Fill (2190.65mil,4600.965mil) (2210.335mil,4757.461mil) on Top Overlay And Pad D2-2(2200mil,4742.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.859mil < 10mil) Between Area Fill (2304.995mil,2980.003mil) (2324.995mil,3000.003mil) on Top Overlay And Pad BOOT0-1(2315mil,2990mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.859mil < 10mil) Between Area Fill (2304.995mil,3080.003mil) (2324.995mil,3100.003mil) on Top Overlay And Pad BOOT0-2(2315mil,3090mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.948mil < 10mil) Between Area Fill (2818.214mil,2518.087mil) (2877.267mil,2541.709mil) on Top Overlay And Pad DP4-2(2895mil,2551.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.946mil < 10mil) Between Area Fill (2912.732mil,2518.159mil) (2971.785mil,2541.781mil) on Top Overlay And Pad DP4-2(2895mil,2551.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.946mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Area Fill (3239.665mil,4527.539mil) (3259.35mil,4684.035mil) on Top Overlay And Pad D1-2(3250mil,4542.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Area Fill (3421.693mil,4166.535mil) (3445.315mil,4233.465mil) on Top Overlay And Pad BZT1-2(3392.166mil,4200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.852mil < 10mil) Between Area Fill (4374.987mil,3390.004mil) (4394.987mil,3410.004mil) on Top Overlay And Pad PROGRAM1-2(4385mil,3400mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.852mil < 10mil) Between Area Fill (4374.987mil,3490.004mil) (4394.987mil,3510.004mil) on Top Overlay And Pad PROGRAM1-1(4385mil,3500mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.852mil < 10mil) Between Area Fill (4374.995mil,3289.988mil) (4394.995mil,3309.988mil) on Top Overlay And Pad PROGRAM1-3(4385mil,3300mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.852mil < 10mil) Between Area Fill (4375.013mil,3189.996mil) (4395.013mil,3209.996mil) on Top Overlay And Pad PROGRAM1-4(4385mil,3200mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1117-1(1584.449mil,4133.067mil) on Top Layer And Track (1543.11mil,4198.028mil)(1806.89mil,4198.028mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1117-2(1675mil,4133.067mil) on Top Layer And Track (1543.11mil,4198.028mil)(1806.89mil,4198.028mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1117-3(1765.551mil,4133.067mil) on Top Layer And Track (1543.11mil,4198.028mil)(1806.89mil,4198.028mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.043mil < 10mil) Between Pad AMS1117-3(1765.551mil,4133.067mil) on Top Layer And Track (1732.886mil,4074.975mil)(1732.886mil,4618.275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1117-4(1675mil,4365.35mil) on Top Layer And Track (1543.11mil,4300.39mil)(1806.89mil,4300.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AMS1117-4(1675mil,4365.35mil) on Top Layer And Track (1732.886mil,4074.975mil)(1732.886mil,4618.275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad BOOT0-1(2315mil,2990mil) on Multi-Layer And Track (2265mil,2965mil)(2265mil,3015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad BOOT0-1(2315mil,2990mil) on Multi-Layer And Track (2365mil,2965mil)(2365mil,3015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad BOOT0-2(2315mil,3090mil) on Multi-Layer And Track (2265mil,3065mil)(2265mil,3115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad BOOT0-2(2315mil,3090mil) on Multi-Layer And Track (2365mil,3065mil)(2365mil,3115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad BZT1-2(3392.166mil,4200mil) on Top Layer And Track (3396.102mil,4160.63mil)(3396.102mil,4172.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad BZT1-2(3392.166mil,4200mil) on Top Layer And Track (3396.102mil,4166.535mil)(3407.913mil,4172.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad BZT1-2(3392.166mil,4200mil) on Top Layer And Track (3407.913mil,4160.63mil)(3407.913mil,4172.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.091mil < 10mil) Between Pad C VDDA2-1(2660mil,3045mil) on Bottom Layer And Track (2630.478mil,2989.891mil)(2630.478mil,3021.387mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.093mil < 10mil) Between Pad C VDDA2-1(2660mil,3045mil) on Bottom Layer And Track (2689.533mil,2989.891mil)(2689.533mil,3021.387mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.093mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.093mil < 10mil) Between Pad C_Oscillator1-1(2499.361mil,3185.005mil) on Bottom Layer And Track (2444.252mil,3155.472mil)(2475.748mil,3155.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.093mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.091mil < 10mil) Between Pad C_Oscillator1-1(2499.361mil,3185.005mil) on Bottom Layer And Track (2444.252mil,3214.528mil)(2475.748mil,3214.528mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.093mil < 10mil) Between Pad C1-1(1834.859mil,3240mil) on Top Layer And Track (1858.472mil,3210.467mil)(1889.968mil,3210.467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.093mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.09mil < 10mil) Between Pad C1-1(1834.859mil,3240mil) on Top Layer And Track (1858.472mil,3269.522mil)(1889.968mil,3269.522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C11-1(1483.228mil,4805mil) on Bottom Layer And Track (1445mil,4765mil)(1445mil,4845mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad C11-1(1483.228mil,4805mil) on Bottom Layer And Track (1445mil,4765mil)(1502.5mil,4765mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad C11-1(1483.228mil,4805mil) on Bottom Layer And Track (1445mil,4845mil)(1502.5mil,4845mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.11mil < 10mil) Between Pad C1-2(1913.598mil,3240mil) on Top Layer And Track (1858.472mil,3210.467mil)(1889.968mil,3210.467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.107mil < 10mil) Between Pad C1-2(1913.598mil,3240mil) on Top Layer And Track (1858.472mil,3269.522mil)(1889.968mil,3269.522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-1(2715mil,4576.929mil) on Top Layer And Track (2672.677mil,4547.402mil)(2672.677mil,4591.201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-1(2715mil,4576.929mil) on Top Layer And Track (2672.677mil,4547.402mil)(2757.323mil,4547.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-1(2715mil,4576.929mil) on Top Layer And Track (2757.323mil,4547.402mil)(2757.323mil,4591.201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-2(2715mil,4693.071mil) on Top Layer And Track (2672.677mil,4678.799mil)(2672.677mil,4722.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-2(2715mil,4693.071mil) on Top Layer And Track (2672.677mil,4722.598mil)(2757.323mil,4722.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-2(2715mil,4693.071mil) on Top Layer And Track (2757.323mil,4678.799mil)(2757.323mil,4722.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-1(2836.929mil,4403.898mil) on Top Layer And Track (2807.402mil,4361.575mil)(2807.402mil,4446.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-1(2836.929mil,4403.898mil) on Top Layer And Track (2807.402mil,4361.575mil)(2851.201mil,4361.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-1(2836.929mil,4403.898mil) on Top Layer And Track (2807.402mil,4446.22mil)(2851.201mil,4446.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-2(2953.071mil,4403.898mil) on Top Layer And Track (2938.799mil,4361.575mil)(2982.598mil,4361.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-2(2953.071mil,4403.898mil) on Top Layer And Track (2938.799mil,4446.22mil)(2982.598mil,4446.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-2(2953.071mil,4403.898mil) on Top Layer And Track (2982.598mil,4361.575mil)(2982.598mil,4446.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-1(3417.897mil,4306.142mil) on Top Layer And Track (3388.37mil,4263.819mil)(3388.37mil,4348.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-1(3417.897mil,4306.142mil) on Top Layer And Track (3388.37mil,4263.819mil)(3432.169mil,4263.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-1(3417.897mil,4306.142mil) on Top Layer And Track (3388.37mil,4348.465mil)(3432.169mil,4348.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-2(3534.039mil,4306.142mil) on Top Layer And Track (3519.767mil,4263.819mil)(3563.567mil,4263.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-2(3534.039mil,4306.142mil) on Top Layer And Track (3519.767mil,4348.465mil)(3563.567mil,4348.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-2(3534.039mil,4306.142mil) on Top Layer And Track (3563.567mil,4263.819mil)(3563.567mil,4348.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5--(1890.827mil,4815mil) on Top Layer And Track (1891.22mil,4775.63mil)(1891.22mil,4854.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C5--(1890.827mil,4815mil) on Top Layer And Track (1891.22mil,4775.63mil)(2019.173mil,4775.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C5--(1890.827mil,4815mil) on Top Layer And Track (1891.22mil,4854.37mil)(2019.173mil,4854.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C5-+(2019.173mil,4815mil) on Top Layer And Track (1891.22mil,4775.63mil)(2019.173mil,4775.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C5-+(2019.173mil,4815mil) on Top Layer And Track (1891.22mil,4854.37mil)(2019.173mil,4854.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-+(2019.173mil,4815mil) on Top Layer And Track (2019.173mil,4775.63mil)(2019.173mil,4850.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-1(3660mil,4201.929mil) on Top Layer And Track (3617.677mil,4172.402mil)(3617.677mil,4216.201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-1(3660mil,4201.929mil) on Top Layer And Track (3617.677mil,4172.402mil)(3702.323mil,4172.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-1(3660mil,4201.929mil) on Top Layer And Track (3702.323mil,4172.402mil)(3702.323mil,4216.201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-2(3660mil,4318.071mil) on Top Layer And Track (3617.677mil,4303.799mil)(3617.677mil,4347.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-2(3660mil,4318.071mil) on Top Layer And Track (3617.677mil,4347.598mil)(3702.323mil,4347.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-2(3660mil,4318.071mil) on Top Layer And Track (3702.323mil,4303.799mil)(3702.323mil,4347.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad C8-1(2160mil,4247.401mil) on Top Layer And Track (2120mil,4209.173mil)(2120mil,4266.673mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C8-1(2160mil,4247.401mil) on Top Layer And Track (2120mil,4209.173mil)(2200mil,4209.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad C8-1(2160mil,4247.401mil) on Top Layer And Track (2200mil,4209.173mil)(2200mil,4266.673mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad C8-2(2160mil,4400.945mil) on Top Layer And Track (2120mil,4381.673mil)(2120mil,4439.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad C8-2(2160mil,4400.945mil) on Top Layer And Track (2120mil,4439.173mil)(2200mil,4439.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad C8-2(2160mil,4400.945mil) on Top Layer And Track (2200mil,4381.673mil)(2200mil,4439.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-1(2160mil,3968.968mil) on Top Layer And Track (2117.677mil,3939.441mil)(2117.677mil,3983.24mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-1(2160mil,3968.968mil) on Top Layer And Track (2117.677mil,3939.441mil)(2202.323mil,3939.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-1(2160mil,3968.968mil) on Top Layer And Track (2202.323mil,3939.441mil)(2202.323mil,3983.24mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-2(2160mil,4085.11mil) on Top Layer And Track (2117.677mil,4070.838mil)(2117.677mil,4114.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-2(2160mil,4085.11mil) on Top Layer And Track (2117.677mil,4114.638mil)(2202.323mil,4114.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-2(2160mil,4085.11mil) on Top Layer And Track (2202.323mil,4070.838mil)(2202.323mil,4114.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.09mil < 10mil) Between Pad CByPass1-1(3228.444mil,3348.745mil) on Bottom Layer And Track (3252.057mil,3319.222mil)(3283.553mil,3319.222mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.093mil < 10mil) Between Pad CByPass1-1(3228.444mil,3348.745mil) on Bottom Layer And Track (3252.057mil,3378.278mil)(3283.553mil,3378.278mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.093mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.107mil < 10mil) Between Pad CByPass1-2(3307.183mil,3348.745mil) on Bottom Layer And Track (3252.057mil,3319.222mil)(3283.553mil,3319.222mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.11mil < 10mil) Between Pad CByPass1-2(3307.183mil,3348.745mil) on Bottom Layer And Track (3252.057mil,3378.278mil)(3283.553mil,3378.278mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.09mil < 10mil) Between Pad CByPass2-1(3228.444mil,3259.995mil) on Bottom Layer And Track (3252.057mil,3230.472mil)(3283.553mil,3230.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.093mil < 10mil) Between Pad CByPass2-1(3228.444mil,3259.995mil) on Bottom Layer And Track (3252.057mil,3289.528mil)(3283.553mil,3289.528mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.093mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.107mil < 10mil) Between Pad CByPass2-2(3307.183mil,3259.995mil) on Bottom Layer And Track (3252.057mil,3230.472mil)(3283.553mil,3230.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.11mil < 10mil) Between Pad CByPass2-2(3307.183mil,3259.995mil) on Bottom Layer And Track (3252.057mil,3289.528mil)(3283.553mil,3289.528mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad DP4-1(2895mil,2378.386mil) on Top Layer And Track (2835.945mil,2370.512mil)(2855.63mil,2370.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad DP4-1(2895mil,2378.386mil) on Top Layer And Track (2934.37mil,2370.512mil)(2954.055mil,2370.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad DP4-2(2895mil,2551.614mil) on Top Layer And Track (2835.945mil,2559.488mil)(2855.63mil,2579.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad DP4-2(2895mil,2551.614mil) on Top Layer And Track (2934.37mil,2579.173mil)(2954.055mil,2559.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.63mil < 10mil) Between Pad F1-1(1580.606mil,4705mil) on Top Layer And Track (1540.606mil,4663.661mil)(1540.606mil,4735.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(1580.606mil,4705mil) on Top Layer And Track (1540.606mil,4663.661mil)(1548.126mil,4663.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(1580.606mil,4705mil) on Top Layer And Track (1613.087mil,4663.661mil)(1620.606mil,4663.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.63mil < 10mil) Between Pad F1-1(1580.606mil,4705mil) on Top Layer And Track (1620.606mil,4663.661mil)(1620.606mil,4735.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.63mil < 10mil) Between Pad F1-2(1580.606mil,4575.079mil) on Top Layer And Track (1540.606mil,4545.039mil)(1540.606mil,4616.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-2(1580.606mil,4575.079mil) on Top Layer And Track (1540.606mil,4616.417mil)(1548.126mil,4616.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-2(1580.606mil,4575.079mil) on Top Layer And Track (1613.087mil,4616.417mil)(1620.606mil,4616.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.63mil < 10mil) Between Pad F1-2(1580.606mil,4575.079mil) on Top Layer And Track (1620.606mil,4545.039mil)(1620.606mil,4616.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Ferrite bead1-1(2668.071mil,3450mil) on Top Layer And Track (2652.815mil,3409.646mil)(2695.63mil,3409.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Ferrite bead1-1(2668.071mil,3450mil) on Top Layer And Track (2652.815mil,3490.354mil)(2695.63mil,3490.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Ferrite bead1-1(2668.071mil,3450mil) on Top Layer And Track (2695.63mil,3409.646mil)(2695.63mil,3490.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Ferrite bead1-2(2551.929mil,3450mil) on Top Layer And Track (2524.37mil,3409.646mil)(2524.37mil,3490.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Ferrite bead1-2(2551.929mil,3450mil) on Top Layer And Track (2524.37mil,3409.646mil)(2567.185mil,3409.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Ferrite bead1-2(2551.929mil,3450mil) on Top Layer And Track (2524.37mil,3490.354mil)(2567.185mil,3490.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Ferrite bead2-1(2688.071mil,3560mil) on Bottom Layer And Track (2672.815mil,3519.646mil)(2715.63mil,3519.646mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Ferrite bead2-1(2688.071mil,3560mil) on Bottom Layer And Track (2672.815mil,3600.354mil)(2715.63mil,3600.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Ferrite bead2-1(2688.071mil,3560mil) on Bottom Layer And Track (2715.63mil,3519.646mil)(2715.63mil,3600.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad L1-1(3320mil,4416mil) on Top Layer And Track (3283mil,4385mil)(3283mil,4449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad L1-1(3320mil,4416mil) on Top Layer And Track (3283mil,4449mil)(3357mil,4449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad L1-1(3320mil,4416mil) on Top Layer And Track (3357mil,4385mil)(3357mil,4449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad L1-2(3320mil,4294mil) on Top Layer And Track (3283mil,4260mil)(3357mil,4260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad L1-2(3320mil,4294mil) on Top Layer And Track (3283mil,4325mil)(3283mil,4260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad L1-2(3320mil,4294mil) on Top Layer And Track (3357mil,4260mil)(3357mil,4325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LCD-(1527.766mil,3756.575mil) on Multi-Layer And Track (1427.766mil,3657.645mil)(1427.766mil,5074.975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LCD-(1527.766mil,3756.575mil) on Multi-Layer And Track (1427.766mil,3657.645mil)(4577.366mil,3657.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LCD-(4477.766mil,3756.575mil) on Multi-Layer And Track (1427.766mil,3657.645mil)(4577.366mil,3657.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LCD-(4477.766mil,3756.575mil) on Multi-Layer And Track (4577.366mil,3657.645mil)(4577.366mil,5074.975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LCD-(4477.766mil,4976.575mil) on Multi-Layer And Track (1427.766mil,5074.975mil)(4577.366mil,5074.975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LCD-(4477.766mil,4976.575mil) on Multi-Layer And Track (4577.366mil,3657.645mil)(4577.366mil,5074.975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.522mil < 10mil) Between Pad LCD-10(2636.112mil,4980mil) on Multi-Layer And Track (2601.112mil,4933.268mil)(2601.112mil,5073.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.522mil < 10mil) Between Pad LCD-10(2636.112mil,4980mil) on Multi-Layer And Track (2671.112mil,4933.268mil)(2671.112mil,5073.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.522mil < 10mil) Between Pad LCD-11(2736.112mil,4980mil) on Multi-Layer And Track (2701.112mil,4933.268mil)(2701.112mil,5073.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.522mil < 10mil) Between Pad LCD-11(2736.112mil,4980mil) on Multi-Layer And Track (2771.112mil,4933.268mil)(2771.112mil,5073.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.522mil < 10mil) Between Pad LCD-12(2836.112mil,4980mil) on Multi-Layer And Track (2801.112mil,4933.268mil)(2801.112mil,5073.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.522mil < 10mil) Between Pad LCD-12(2836.112mil,4980mil) on Multi-Layer And Track (2871.112mil,4933.268mil)(2871.112mil,5073.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.522mil < 10mil) Between Pad LCD-13(2936.112mil,4980mil) on Multi-Layer And Track (2901.112mil,4933.268mil)(2901.112mil,5073.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.522mil < 10mil) Between Pad LCD-13(2936.112mil,4980mil) on Multi-Layer And Track (2971.112mil,4933.268mil)(2971.112mil,5073.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.522mil < 10mil) Between Pad LCD-14(3036.112mil,4980mil) on Multi-Layer And Track (3001.112mil,4933.268mil)(3001.112mil,5073.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.522mil < 10mil) Between Pad LCD-16(3236.112mil,4980mil) on Multi-Layer And Track (3201.112mil,4933.268mil)(3201.112mil,5073.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.522mil < 10mil) Between Pad LCD-16(3236.112mil,4980mil) on Multi-Layer And Track (3271.112mil,4933.268mil)(3271.112mil,5073.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.522mil < 10mil) Between Pad LCD-9(2536.112mil,4980mil) on Multi-Layer And Track (2501.112mil,4933.268mil)(2501.112mil,5073.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.522mil < 10mil) Between Pad LCD-9(2536.112mil,4980mil) on Multi-Layer And Track (2571.112mil,4933.268mil)(2571.112mil,5073.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad LoRa-1(4702.008mil,2280mil) on Multi-Layer And Track (3647.008mil,2240mil)(4752.008mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad MIC29302WU-4(3978mil,4669.835mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad MIC29302WU-5(3978mil,4736.835mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad PROGRAM1-1(4385mil,3500mil) on Multi-Layer And Track (4335mil,3475mil)(4335mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad PROGRAM1-1(4385mil,3500mil) on Multi-Layer And Track (4435mil,3475mil)(4435mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad PROGRAM1-2(4385mil,3400mil) on Multi-Layer And Track (4335mil,3425mil)(4335mil,3375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad PROGRAM1-2(4385mil,3400mil) on Multi-Layer And Track (4435mil,3375mil)(4435mil,3425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad PROGRAM1-3(4385mil,3300mil) on Multi-Layer And Track (4335mil,3275mil)(4335mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad PROGRAM1-3(4385mil,3300mil) on Multi-Layer And Track (4435mil,3275mil)(4435mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad PROGRAM1-4(4385mil,3200mil) on Multi-Layer And Track (4335mil,3175mil)(4335mil,3225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad PROGRAM1-4(4385mil,3200mil) on Multi-Layer And Track (4435mil,3225mil)(4435mil,3175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R_PWM1-1(1545mil,2890mil) on Bottom Layer And Track (1510mil,2856mil)(1510mil,2924mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R_PWM1-1(1545mil,2890mil) on Bottom Layer And Track (1510mil,2856mil)(1670mil,2856mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R_PWM1-1(1545mil,2890mil) on Bottom Layer And Track (1510mil,2924mil)(1670mil,2924mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R_PWM1-2(1635mil,2890mil) on Bottom Layer And Track (1510mil,2856mil)(1670mil,2856mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R_PWM1-2(1635mil,2890mil) on Bottom Layer And Track (1510mil,2924mil)(1670mil,2924mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R_PWM1-2(1635mil,2890mil) on Bottom Layer And Track (1670mil,2856mil)(1670mil,2924mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R_PWM2-1(1545mil,2805mil) on Bottom Layer And Track (1510mil,2771mil)(1510mil,2839mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R_PWM2-1(1545mil,2805mil) on Bottom Layer And Track (1510mil,2771mil)(1670mil,2771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R_PWM2-1(1545mil,2805mil) on Bottom Layer And Track (1510mil,2839mil)(1670mil,2839mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R_PWM2-2(1635mil,2805mil) on Bottom Layer And Track (1510mil,2771mil)(1670mil,2771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R_PWM2-2(1635mil,2805mil) on Bottom Layer And Track (1510mil,2839mil)(1670mil,2839mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R_PWM2-2(1635mil,2805mil) on Bottom Layer And Track (1670mil,2771mil)(1670mil,2839mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R_PWM3-1(1545mil,2720mil) on Bottom Layer And Track (1510mil,2686mil)(1510mil,2754mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R_PWM3-1(1545mil,2720mil) on Bottom Layer And Track (1510mil,2686mil)(1670mil,2686mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R_PWM3-1(1545mil,2720mil) on Bottom Layer And Track (1510mil,2754mil)(1670mil,2754mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R_RST1-1(1890mil,3328.228mil) on Top Layer And Track (1850mil,3290mil)(1850mil,3347.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad R_RST1-1(1890mil,3328.228mil) on Top Layer And Track (1850mil,3290mil)(1930mil,3290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R_RST1-1(1890mil,3328.228mil) on Top Layer And Track (1930mil,3290mil)(1930mil,3347.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R_RST1-2(1890mil,3481.772mil) on Top Layer And Track (1850mil,3462.5mil)(1850mil,3520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad R_RST1-2(1890mil,3481.772mil) on Top Layer And Track (1850mil,3520mil)(1930mil,3520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R_RST1-2(1890mil,3481.772mil) on Top Layer And Track (1930mil,3462.5mil)(1930mil,3520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R10-1(3196.772mil,4360mil) on Top Layer And Track (3177.5mil,4320mil)(3235mil,4320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R10-1(3196.772mil,4360mil) on Top Layer And Track (3177.5mil,4400mil)(3235mil,4400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad R10-1(3196.772mil,4360mil) on Top Layer And Track (3235mil,4320mil)(3235mil,4400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad R10-2(3043.228mil,4360mil) on Top Layer And Track (3005mil,4320mil)(3005mil,4400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R10-2(3043.228mil,4360mil) on Top Layer And Track (3005mil,4320mil)(3062.5mil,4320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R10-2(3043.228mil,4360mil) on Top Layer And Track (3005mil,4400mil)(3062.5mil,4400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R1-1(4540mil,3204.5mil) on Top Layer And Track (4497mil,3111.5mil)(4497mil,3243.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R1-1(4540mil,3204.5mil) on Top Layer And Track (4497mil,3243.5mil)(4583mil,3243.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R1-1(4540mil,3204.5mil) on Top Layer And Track (4583mil,3111.5mil)(4583mil,3243.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R11-1(3983.122mil,4158.268mil) on Top Layer And Track (3943.122mil,4120.039mil)(3943.122mil,4177.539mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad R11-1(3983.122mil,4158.268mil) on Top Layer And Track (3943.122mil,4120.039mil)(4023.122mil,4120.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R11-1(3983.122mil,4158.268mil) on Top Layer And Track (4023.122mil,4120.039mil)(4023.122mil,4177.539mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R11-2(3983.122mil,4311.811mil) on Top Layer And Track (3943.122mil,4292.539mil)(3943.122mil,4350.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad R11-2(3983.122mil,4311.811mil) on Top Layer And Track (3943.122mil,4350.039mil)(4023.122mil,4350.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R11-2(3983.122mil,4311.811mil) on Top Layer And Track (4023.122mil,4292.539mil)(4023.122mil,4350.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R1-2(4540mil,3089.5mil) on Top Layer And Track (4497mil,3050.5mil)(4497mil,3111.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R1-2(4540mil,3089.5mil) on Top Layer And Track (4497mil,3050.5mil)(4583mil,3050.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R1-2(4540mil,3089.5mil) on Top Layer And Track (4497mil,3111.5mil)(4497mil,3243.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R1-2(4540mil,3089.5mil) on Top Layer And Track (4583mil,3050.5mil)(4583mil,3111.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R1-2(4540mil,3089.5mil) on Top Layer And Track (4583mil,3111.5mil)(4583mil,3243.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad R13-1(4113.228mil,4430mil) on Top Layer And Track (4075mil,4390mil)(4075mil,4470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R13-1(4113.228mil,4430mil) on Top Layer And Track (4075mil,4390mil)(4132.5mil,4390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R13-1(4113.228mil,4430mil) on Top Layer And Track (4075mil,4470mil)(4132.5mil,4470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R13-2(4266.772mil,4430mil) on Top Layer And Track (4247.5mil,4390mil)(4305mil,4390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R13-2(4266.772mil,4430mil) on Top Layer And Track (4247.5mil,4470mil)(4305mil,4470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad R13-2(4266.772mil,4430mil) on Top Layer And Track (4305mil,4390mil)(4305mil,4470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R14-2(3280mil,4572.5mil) on Bottom Layer And Track (3237mil,4533.5mil)(3237mil,4594.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R14-2(3280mil,4572.5mil) on Bottom Layer And Track (3237mil,4533.5mil)(3323mil,4533.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R14-2(3280mil,4572.5mil) on Bottom Layer And Track (3237mil,4594.5mil)(3237mil,4726.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R14-2(3280mil,4572.5mil) on Bottom Layer And Track (3323mil,4533.5mil)(3323mil,4594.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R14-2(3280mil,4572.5mil) on Bottom Layer And Track (3323mil,4594.5mil)(3323mil,4726.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R16-1(2445mil,4712.5mil) on Bottom Layer And Track (2402mil,4673.5mil)(2402mil,4805.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R16-1(2445mil,4712.5mil) on Bottom Layer And Track (2402mil,4673.5mil)(2488mil,4673.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R16-1(2445mil,4712.5mil) on Bottom Layer And Track (2488mil,4673.5mil)(2488mil,4805.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R16-2(2445mil,4827.5mil) on Bottom Layer And Track (2402mil,4673.5mil)(2402mil,4805.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R16-2(2445mil,4827.5mil) on Bottom Layer And Track (2402mil,4805.5mil)(2402mil,4866.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R16-2(2445mil,4827.5mil) on Bottom Layer And Track (2402mil,4866.5mil)(2488mil,4866.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R16-2(2445mil,4827.5mil) on Bottom Layer And Track (2488mil,4673.5mil)(2488mil,4805.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R16-2(2445mil,4827.5mil) on Bottom Layer And Track (2488mil,4805.5mil)(2488mil,4866.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R17-1(2550mil,4715mil) on Bottom Layer And Track (2507mil,4676mil)(2507mil,4808mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R17-1(2550mil,4715mil) on Bottom Layer And Track (2507mil,4676mil)(2593mil,4676mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R17-1(2550mil,4715mil) on Bottom Layer And Track (2593mil,4676mil)(2593mil,4808mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R17-2(2550mil,4830mil) on Bottom Layer And Track (2507mil,4676mil)(2507mil,4808mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R17-2(2550mil,4830mil) on Bottom Layer And Track (2507mil,4808mil)(2507mil,4869mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R17-2(2550mil,4830mil) on Bottom Layer And Track (2507mil,4869mil)(2593mil,4869mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R17-2(2550mil,4830mil) on Bottom Layer And Track (2593mil,4676mil)(2593mil,4808mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R17-2(2550mil,4830mil) on Bottom Layer And Track (2593mil,4808mil)(2593mil,4869mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R2-1(4540mil,3400.5mil) on Top Layer And Track (4497mil,3361.5mil)(4497mil,3493.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R2-1(4540mil,3400.5mil) on Top Layer And Track (4497mil,3361.5mil)(4583mil,3361.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R2-1(4540mil,3400.5mil) on Top Layer And Track (4583mil,3361.5mil)(4583mil,3493.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R2-2(4540mil,3515.5mil) on Top Layer And Track (4497mil,3361.5mil)(4497mil,3493.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R2-2(4540mil,3515.5mil) on Top Layer And Track (4497mil,3493.5mil)(4497mil,3554.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R2-2(4540mil,3515.5mil) on Top Layer And Track (4497mil,3554.5mil)(4583mil,3554.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R2-2(4540mil,3515.5mil) on Top Layer And Track (4583mil,3361.5mil)(4583mil,3493.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad R2-2(4540mil,3515.5mil) on Top Layer And Track (4583mil,3493.5mil)(4583mil,3554.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R3-1(2630.394mil,3340mil) on Bottom Layer And Track (2611.122mil,3300mil)(2668.622mil,3300mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R3-1(2630.394mil,3340mil) on Bottom Layer And Track (2611.122mil,3380mil)(2668.622mil,3380mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad R3-1(2630.394mil,3340mil) on Bottom Layer And Track (2668.622mil,3300mil)(2668.622mil,3380mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R4-1(2630.394mil,2805mil) on Bottom Layer And Track (2611.122mil,2765mil)(2668.622mil,2765mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R4-1(2630.394mil,2805mil) on Bottom Layer And Track (2611.122mil,2845mil)(2668.622mil,2845mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad R4-1(2630.394mil,2805mil) on Bottom Layer And Track (2668.622mil,2765mil)(2668.622mil,2845mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R5-1(2583.543mil,4647.5mil) on Top Layer And Track (2564.272mil,4607.5mil)(2621.772mil,4607.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R5-1(2583.543mil,4647.5mil) on Top Layer And Track (2564.272mil,4687.5mil)(2621.772mil,4687.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad R5-1(2583.543mil,4647.5mil) on Top Layer And Track (2621.772mil,4607.5mil)(2621.772mil,4687.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad R5-2(2430mil,4647.5mil) on Top Layer And Track (2391.772mil,4607.5mil)(2391.772mil,4687.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R5-2(2430mil,4647.5mil) on Top Layer And Track (2391.772mil,4607.5mil)(2449.272mil,4607.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R5-2(2430mil,4647.5mil) on Top Layer And Track (2391.772mil,4687.5mil)(2449.272mil,4687.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad R7-2(2590mil,4400mil) on Top Layer And Track (2551.772mil,4360mil)(2551.772mil,4440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R7-2(2590mil,4400mil) on Top Layer And Track (2551.772mil,4360mil)(2609.272mil,4360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R7-2(2590mil,4400mil) on Top Layer And Track (2551.772mil,4440mil)(2609.272mil,4440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad R8-1(2430mil,4540mil) on Top Layer And Track (2391.771mil,4500mil)(2391.771mil,4580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R8-1(2430mil,4540mil) on Top Layer And Track (2391.771mil,4500mil)(2449.271mil,4500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R8-1(2430mil,4540mil) on Top Layer And Track (2391.771mil,4580mil)(2449.271mil,4580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R8-2(2583.543mil,4540mil) on Top Layer And Track (2564.271mil,4500mil)(2621.771mil,4500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R8-2(2583.543mil,4540mil) on Top Layer And Track (2564.271mil,4580mil)(2621.771mil,4580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad R8-2(2583.543mil,4540mil) on Top Layer And Track (2621.771mil,4500mil)(2621.771mil,4580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R9-2(3196.772mil,4255mil) on Top Layer And Track (3177.5mil,4215mil)(3235mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Pad R9-2(3196.772mil,4255mil) on Top Layer And Track (3177.5mil,4295mil)(3235mil,4295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad R9-2(3196.772mil,4255mil) on Top Layer And Track (3235mil,4215mil)(3235mil,4295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED1-1(1567.5mil,2360mil) on Top Layer And Track (1474.5mil,2317mil)(1606.5mil,2317mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED1-1(1567.5mil,2360mil) on Top Layer And Track (1474.5mil,2403mil)(1606.5mil,2403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad RLED1-1(1567.5mil,2360mil) on Top Layer And Track (1606.5mil,2317mil)(1606.5mil,2403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad RLED1-2(1452.5mil,2360mil) on Top Layer And Track (1413.5mil,2317mil)(1413.5mil,2403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED1-2(1452.5mil,2360mil) on Top Layer And Track (1413.5mil,2317mil)(1474.5mil,2317mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED1-2(1452.5mil,2360mil) on Top Layer And Track (1413.5mil,2403mil)(1474.5mil,2403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED1-2(1452.5mil,2360mil) on Top Layer And Track (1474.5mil,2317mil)(1606.5mil,2317mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED1-2(1452.5mil,2360mil) on Top Layer And Track (1474.5mil,2403mil)(1606.5mil,2403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad RLED2-2(1455mil,2500mil) on Top Layer And Track (1416mil,2457mil)(1416mil,2543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED2-2(1455mil,2500mil) on Top Layer And Track (1416mil,2457mil)(1477mil,2457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED2-2(1455mil,2500mil) on Top Layer And Track (1416mil,2543mil)(1477mil,2543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED2-2(1455mil,2500mil) on Top Layer And Track (1477mil,2457mil)(1609mil,2457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED2-2(1455mil,2500mil) on Top Layer And Track (1477mil,2543mil)(1609mil,2543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad RLED3-1(2270mil,2343.705mil) on Top Layer And Track (2231mil,2300.705mil)(2231mil,2386.705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED3-1(2270mil,2343.705mil) on Top Layer And Track (2231mil,2300.705mil)(2363mil,2300.705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED3-1(2270mil,2343.705mil) on Top Layer And Track (2231mil,2386.705mil)(2363mil,2386.705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED3-2(2385mil,2343.705mil) on Top Layer And Track (2231mil,2300.705mil)(2363mil,2300.705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED3-2(2385mil,2343.705mil) on Top Layer And Track (2231mil,2386.705mil)(2363mil,2386.705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED3-2(2385mil,2343.705mil) on Top Layer And Track (2363mil,2300.705mil)(2424mil,2300.705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED3-2(2385mil,2343.705mil) on Top Layer And Track (2363mil,2386.705mil)(2424mil,2386.705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad RLED3-2(2385mil,2343.705mil) on Top Layer And Track (2424mil,2300.705mil)(2424mil,2386.705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad RLED4-1(2267.5mil,2498.736mil) on Top Layer And Track (2228.5mil,2455.736mil)(2228.5mil,2541.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED4-1(2267.5mil,2498.736mil) on Top Layer And Track (2228.5mil,2455.736mil)(2360.5mil,2455.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED4-1(2267.5mil,2498.736mil) on Top Layer And Track (2228.5mil,2541.736mil)(2360.5mil,2541.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED4-2(2382.5mil,2498.736mil) on Top Layer And Track (2228.5mil,2455.736mil)(2360.5mil,2455.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED4-2(2382.5mil,2498.736mil) on Top Layer And Track (2228.5mil,2541.736mil)(2360.5mil,2541.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED4-2(2382.5mil,2498.736mil) on Top Layer And Track (2360.5mil,2455.736mil)(2421.5mil,2455.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad RLED4-2(2382.5mil,2498.736mil) on Top Layer And Track (2360.5mil,2541.736mil)(2421.5mil,2541.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad RLED4-2(2382.5mil,2498.736mil) on Top Layer And Track (2421.5mil,2455.736mil)(2421.5mil,2541.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.762mil < 10mil) Between Pad S1-2(1705.63mil,2982.835mil) on Top Layer And Text "S1" (1647.515mil,2966.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.762mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad Shit LED2-1(1335mil,4440mil) on Top Layer And Track (1292mil,4401mil)(1292mil,4533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad Shit LED2-1(1335mil,4440mil) on Top Layer And Track (1292mil,4401mil)(1378mil,4401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad Shit LED2-1(1335mil,4440mil) on Top Layer And Track (1378mil,4401mil)(1378mil,4533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad Shit LED2-2(1335mil,4555mil) on Top Layer And Track (1292mil,4401mil)(1292mil,4533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad Shit LED2-2(1335mil,4555mil) on Top Layer And Track (1292mil,4533mil)(1292mil,4594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad Shit LED2-2(1335mil,4555mil) on Top Layer And Track (1292mil,4594mil)(1378mil,4594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad Shit LED2-2(1335mil,4555mil) on Top Layer And Track (1378mil,4401mil)(1378mil,4533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad Shit LED2-2(1335mil,4555mil) on Top Layer And Track (1378mil,4533mil)(1378mil,4594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.771mil < 10mil) Between Pad SP1-1(3300mil,2375mil) on Multi-Layer And Track (3213.386mil,2387.205mil)(3252.756mil,2387.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.771mil]
Rule Violations :284

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02