<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <export preferredWidth="221" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="287" />
   <clocksource preferredWidth="287" />
   <frequency preferredWidth="270" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Qsys Interconnect,Project,Library,Library/University Program/Generic IO,Library/University Program,Library/Peripherals,Library/Configuration &amp; Programming,Library/DSP,Library/Peripherals/Debug and Performance,Library/Microcontroller Peripherals" />
 <window width="1280" height="984" x="0" y="0" />
 <hdlexample language="VERILOG" />
 <generation simulation="NONE" />
</preferences>
