INFO: [vitis-run 60-1548] Creating build summary session with primary output /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/Topo2A_AD_proj.hlsrun_impl_summary, at Sat Jan 25 15:10:57 2025
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run vivado -work_dir /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj -config /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/hls_config.cfg -cmdlineconfig /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/config.cmdline
INFO: [HLS 200-10] For user 'hjia625' on host 'rdsrv413' (Linux_x86_64 version 5.15.0-119-generic) on Sat Jan 25 15:10:59 PST 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component'
INFO: [HLS 200-2005] Using work_dir /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj 
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/firmware/Topo2A_AD_proj.cpp' from /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/firmware/Topo2A_AD_proj.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/firmware/Topo2A_AD_proj.cpp,-std=c++0x' from /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'tb.file=/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/Topo2A_AD_proj_test.cpp' from /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file '/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/Topo2A_AD_proj_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/firmware/weights' from /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/firmware/weights' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/tb_data' from /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file '/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/tb_data' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/Topo2A_AD_proj_test.cpp,-std=c++0x' from /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'syn.top=Topo2A_AD_proj' from /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xcvu9p-flga2104-2-e' from /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=25ns' from /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/hls_config.cfg(4)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=27%' from /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/hls_config.cfg(5)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.75ns.
INFO: [HLS 200-1465] Applying ini 'syn.compile.name_max_length=80' from /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/hls_config.cfg(14)
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1465] Applying ini 'syn.schedule.enable_dsp_full_reg=0' from /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/hls_config.cfg(15)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jan 25 15:11:04 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/hls_data.json outdir=/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/ip srcdir=/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/ip/misc
INFO: Copied 30 verilog file(s) to /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/ip/hdl/verilog
INFO: Copied 30 vhdl file(s) to /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/ip/hdl/vhdl
INFO: Import ports from HDL: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/ip/hdl/vhdl/Topo2A_AD_proj.vhd (Topo2A_AD_proj)
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add reset interface ap_rst
INFO: Add data interface in_jet_pt_0
INFO: Add data interface in_jet_eta_0
INFO: Add data interface in_jet_phi_0
INFO: Add data interface in_jet_pt_1
INFO: Add data interface in_jet_eta_1
INFO: Add data interface in_jet_phi_1
INFO: Add data interface in_jet_pt_2
INFO: Add data interface in_jet_eta_2
INFO: Add data interface in_jet_phi_2
INFO: Add data interface in_jet_pt_3
INFO: Add data interface in_jet_eta_3
INFO: Add data interface in_jet_phi_3
INFO: Add data interface in_jet_pt_4
INFO: Add data interface in_jet_eta_4
INFO: Add data interface in_jet_phi_4
INFO: Add data interface in_jet_pt_5
INFO: Add data interface in_jet_eta_5
INFO: Add data interface in_jet_phi_5
INFO: Add data interface in_etau_pt_0
INFO: Add data interface in_etau_eta_0
INFO: Add data interface in_etau_phi_0
INFO: Add data interface in_etau_pt_1
INFO: Add data interface in_etau_eta_1
INFO: Add data interface in_etau_phi_1
INFO: Add data interface in_etau_pt_2
INFO: Add data interface in_etau_eta_2
INFO: Add data interface in_etau_phi_2
INFO: Add data interface in_etau_pt_3
INFO: Add data interface in_etau_eta_3
INFO: Add data interface in_etau_phi_3
INFO: Add data interface in_mu_pt_0
INFO: Add data interface in_mu_eta_0
INFO: Add data interface in_mu_phi_0
INFO: Add data interface in_mu_pt_1
INFO: Add data interface in_mu_eta_1
INFO: Add data interface in_mu_phi_1
INFO: Add data interface in_mu_pt_2
INFO: Add data interface in_mu_eta_2
INFO: Add data interface in_mu_phi_2
INFO: Add data interface in_mu_pt_3
INFO: Add data interface in_mu_eta_3
INFO: Add data interface in_mu_phi_3
INFO: Add data interface in_met_pt_0
INFO: Add data interface in_met_phi_0
INFO: Add data interface layer9_out_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/slac.stanford.edu/g/reseng/vol39/xilinx/2024.1/Vivado/2024.1/data/ip'.
INFO: Add data interface layer9_out_1
INFO: Add data interface layer9_out_2
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/ip/component.xml
INFO: Created IP archive /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/ip/xilinx_com_hls_Topo2A_AD_proj_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 15:11:15 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
WARNING: [IMPL 213-201] IO timing constraints are not applied without adding IO buffers.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jan 25 15:11:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module Topo2A_AD_proj
## set language verilog
## set family virtexuplus
## set device xcvu9p
## set package -flga2104
## set speed -2-e
## set clock ""
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "25.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:Topo2A_AD_proj:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project Topo2A_AD_proj
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "Topo2A_AD_proj"
# dict set report_options funcmodules {Topo2A_AD_proj_dense_latency_ap_fixed_19_11_5_3_0_ap_fixed_19_11_5_3_0_config2_s Topo2A_AD_proj_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s Topo2A_AD_proj_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_14_6_5_3_0_config5_s Topo2A_AD_proj_linear_ap_fixed_14_6_5_3_0_ap_fixed_19_11_5_3_0_linear_config6_s Topo2A_AD_proj_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config7_s Topo2A_AD_proj_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s Topo2A_AD_proj_linear_ap_fixed_12_4_5_3_0_ap_fixed_19_11_5_3_0_linear_config9_s}
# dict set report_options bindmodules {Topo2A_AD_proj_mul_19s_3s_22_1_1 Topo2A_AD_proj_mul_19s_4ns_23_1_1 Topo2A_AD_proj_mul_19s_3ns_22_1_1 Topo2A_AD_proj_mul_19s_5ns_24_1_1 Topo2A_AD_proj_mul_19s_7s_26_1_1 Topo2A_AD_proj_mul_19s_6ns_25_1_1 Topo2A_AD_proj_mul_19s_5s_24_1_1 Topo2A_AD_proj_mul_19s_4s_23_1_1 Topo2A_AD_proj_mul_19s_6s_25_1_1 Topo2A_AD_proj_mul_19s_2s_21_1_1 Topo2A_AD_proj_mul_19s_8s_27_1_1 Topo2A_AD_proj_mul_15ns_3ns_17_1_1 Topo2A_AD_proj_mul_15ns_4s_19_1_1 Topo2A_AD_proj_mul_15ns_5s_20_1_1 Topo2A_AD_proj_mul_15ns_3s_18_1_1 Topo2A_AD_proj_mul_15ns_4ns_18_1_1 Topo2A_AD_proj_mul_15ns_5ns_19_1_1 Topo2A_AD_proj_mul_15ns_2s_17_1_1 Topo2A_AD_proj_mul_15ns_6ns_20_1_1 Topo2A_AD_proj_mul_15ns_7s_22_1_1 Topo2A_AD_proj_mul_15ns_6s_21_1_1 Topo2A_AD_proj_mul_15ns_7ns_21_1_1}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/slac.stanford.edu/g/reseng/vol39/xilinx/2024.1/Vivado/2024.1/data/ip'.
# create_bd_design bd_0
Wrote  : </u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
WARNING: [BD 5-236] No ports matched 'get_bd_ports -filter TYPE==clk'
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Wrote  : </u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-01-25 15:11:31 PST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Jan 25 15:11:31 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Jan 25 15:11:31 2025] Launched synth_1...
Run output will be captured here: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.runs/synth_1/runme.log
[Sat Jan 25 15:11:31 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jan 25 15:12:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 35297
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/slac.stanford.edu/g/reseng/vol39/xilinx/2024.1/Vivado/2024.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xcvu9p-flga2104-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2024.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1655153
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2984.277 ; gain = 405.746 ; free physical = 10392 ; free virtual = 25389
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-1655125-rdsrv413/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-1655125-rdsrv413/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3066.246 ; gain = 487.715 ; free physical = 10286 ; free virtual = 25283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.059 ; gain = 505.527 ; free physical = 10284 ; free virtual = 25281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.059 ; gain = 505.527 ; free physical = 10284 ; free virtual = 25281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3084.059 ; gain = 0.000 ; free physical = 10284 ; free virtual = 25282
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/Topo2A_AD_proj.xdc]
Finished Parsing XDC File [/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/Topo2A_AD_proj.xdc]
Parsing XDC File [/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.840 ; gain = 0.000 ; free physical = 10259 ; free virtual = 25257
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3171.840 ; gain = 0.000 ; free physical = 10259 ; free virtual = 25257
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3171.840 ; gain = 593.309 ; free physical = 10255 ; free virtual = 25252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3179.844 ; gain = 601.312 ; free physical = 10255 ; free virtual = 25252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3179.844 ; gain = 601.312 ; free physical = 10255 ; free virtual = 25252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3179.844 ; gain = 601.312 ; free physical = 10253 ; free virtual = 25251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3179.844 ; gain = 601.312 ; free physical = 10251 ; free virtual = 25250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3433.211 ; gain = 854.680 ; free physical = 10027 ; free virtual = 25025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3434.211 ; gain = 855.680 ; free physical = 10026 ; free virtual = 25024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3444.227 ; gain = 865.695 ; free physical = 10017 ; free virtual = 25015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3458.102 ; gain = 879.570 ; free physical = 10016 ; free virtual = 25014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3458.102 ; gain = 879.570 ; free physical = 10016 ; free virtual = 25014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3458.102 ; gain = 879.570 ; free physical = 10016 ; free virtual = 25014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3458.102 ; gain = 879.570 ; free physical = 10016 ; free virtual = 25014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3458.102 ; gain = 879.570 ; free physical = 10016 ; free virtual = 25014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3458.102 ; gain = 879.570 ; free physical = 10016 ; free virtual = 25014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3458.102 ; gain = 879.570 ; free physical = 10016 ; free virtual = 25014
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3458.102 ; gain = 791.789 ; free physical = 10015 ; free virtual = 25014
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3458.102 ; gain = 879.570 ; free physical = 10015 ; free virtual = 25014
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3458.102 ; gain = 0.000 ; free physical = 10194 ; free virtual = 25193
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3458.102 ; gain = 0.000 ; free physical = 10314 ; free virtual = 25312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8a9f5b0e
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3458.102 ; gain = 1930.297 ; free physical = 10314 ; free virtual = 25312
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2972.158; main = 2610.846; forked = 399.866
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4474.781; main = 3444.230; forked = 1030.551
INFO: [Common 17-1381] The checkpoint '/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 15:13:17 2025...
[Sat Jan 25 15:13:21 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:16 ; elapsed = 00:01:49 . Memory (MB): peak = 1863.852 ; gain = 0.000 ; free physical = 12669 ; free virtual = 27666
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-01-25 15:13:21 PST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-flga2104-2-e
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2-e
INFO: [Project 1-454] Reading design checkpoint '/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2821.254 ; gain = 0.000 ; free physical = 11691 ; free virtual = 26688
INFO: [Netlist 29-17] Analyzing 3877 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/Topo2A_AD_proj.xdc]
Finished Parsing XDC File [/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/Topo2A_AD_proj.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.023 ; gain = 0.000 ; free physical = 11373 ; free virtual = 26384
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3164.023 ; gain = 1300.172 ; free physical = 11373 ; free virtual = 26385
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-01-25 15:13:29 PST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/Topo2A_AD_proj_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/Topo2A_AD_proj_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/Topo2A_AD_proj_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
report_timing_summary: Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 4490.367 ; gain = 1326.344 ; free physical = 10049 ; free virtual = 25213
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/Topo2A_AD_proj_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/Topo2A_AD_proj_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/Topo2A_AD_proj_failfast_synth.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xcvu9p-flga2104-2-e                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 2.15%  | OK     |
#  | FD                                                        | 50%       | 0.00%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | CARRY8                                                    | 25%       | 2.62%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 22167     | 0      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.18   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/report/Topo2A_AD_proj_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 5 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-01-25 15:14:10 PST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-01-25 15:14:10 PST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-01-25 15:14:10 PST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-01-25 15:14:10 PST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-01-25 15:14:10 PST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-01-25 15:14:10 PST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-01-25 15:14:10 PST
HLS EXTRACTION: synth area_totals:  0 1182240 2364480 6840 4320 0 960
HLS EXTRACTION: synth area_current: 0 25423 0 0 0 0 0 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 1182240 LUT 25423 AVAIL_FF 2364480 FF 0 AVAIL_DSP 6840 DSP 0 AVAIL_BRAM 4320 BRAM 0 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/report/verilog/Topo2A_AD_proj_export.rpt


Implementation tool: Xilinx Vivado v.2024.1
Project:             Topo2A_AD_proj
Solution:            hls
Device target:       xcvu9p-flga2104-2-e
Report date:         Sat Jan 25 15:14:10 PST 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          25423
FF:               0
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     25.000
CP achieved post-synthesis:      NA
No Sequential Path

TIMESTAMP: HLS-REPORT: synthesis end: 2025-01-25 15:14:10 PST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4743.711 ; gain = 0.000 ; free physical = 9835 ; free virtual = 25019
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Sat Jan 25 15:14:12 2025] Launched impl_1...
Run output will be captured here: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.runs/impl_1/runme.log
[Sat Jan 25 15:14:12 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jan 25 15:14:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 35297
Command: open_checkpoint /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2610.703 ; gain = 0.000 ; free physical = 8169 ; free virtual = 23344
INFO: [Netlist 29-17] Analyzing 3877 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2731.797 ; gain = 13.156 ; free physical = 8049 ; free virtual = 23224
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3384.035 ; gain = 0.000 ; free physical = 7551 ; free virtual = 22726
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.035 ; gain = 1962.332 ; free physical = 7551 ; free virtual = 22726
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/slac.stanford.edu/g/reseng/vol39/xilinx/2024.1/Vivado/2024.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2024.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3519.539 ; gain = 121.562 ; free physical = 7506 ; free virtual = 22680

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 9c2890e8

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3519.539 ; gain = 0.000 ; free physical = 7478 ; free virtual = 22653

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 9c2890e8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3832.164 ; gain = 0.000 ; free physical = 7163 ; free virtual = 22338

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 9c2890e8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3832.164 ; gain = 0.000 ; free physical = 7163 ; free virtual = 22338
Phase 1 Initialization | Checksum: 9c2890e8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3832.164 ; gain = 0.000 ; free physical = 7163 ; free virtual = 22338

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 9c2890e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3832.164 ; gain = 0.000 ; free physical = 7163 ; free virtual = 22338

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 9c2890e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3832.164 ; gain = 0.000 ; free physical = 7164 ; free virtual = 22339
Phase 2 Timer Update And Timing Data Collection | Checksum: 9c2890e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3832.164 ; gain = 0.000 ; free physical = 7164 ; free virtual = 22339

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 157 inverters resulting in an inversion of 5549 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 163dd4c70

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3856.176 ; gain = 24.012 ; free physical = 7163 ; free virtual = 22337
Retarget | Checksum: 163dd4c70
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 544 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: c1adb173

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3856.176 ; gain = 24.012 ; free physical = 7161 ; free virtual = 22336
Constant propagation | Checksum: c1adb173
INFO: [Opt 31-389] Phase Constant propagation created 777 cells and removed 1419 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 10cab31a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3856.176 ; gain = 24.012 ; free physical = 7160 ; free virtual = 22335
Sweep | Checksum: 10cab31a6
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 10cab31a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3888.191 ; gain = 56.027 ; free physical = 7164 ; free virtual = 22339
BUFG optimization | Checksum: 10cab31a6
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 10cab31a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3888.191 ; gain = 56.027 ; free physical = 7164 ; free virtual = 22339
Shift Register Optimization | Checksum: 10cab31a6
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 10cab31a6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3888.191 ; gain = 56.027 ; free physical = 7164 ; free virtual = 22339
Post Processing Netlist | Checksum: 10cab31a6
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 13602fe1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3888.191 ; gain = 56.027 ; free physical = 7160 ; free virtual = 22335

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3888.191 ; gain = 0.000 ; free physical = 7160 ; free virtual = 22335
Phase 9.2 Verifying Netlist Connectivity | Checksum: 13602fe1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3888.191 ; gain = 56.027 ; free physical = 7160 ; free virtual = 22335
Phase 9 Finalization | Checksum: 13602fe1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3888.191 ; gain = 56.027 ; free physical = 7160 ; free virtual = 22335
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             544  |                                              0  |
|  Constant propagation         |             777  |            1419  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13602fe1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3888.191 ; gain = 56.027 ; free physical = 7160 ; free virtual = 22335

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13602fe1a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3888.191 ; gain = 0.000 ; free physical = 7159 ; free virtual = 22335

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13602fe1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3888.191 ; gain = 0.000 ; free physical = 7159 ; free virtual = 22334

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3888.191 ; gain = 0.000 ; free physical = 7159 ; free virtual = 22334
Ending Netlist Obfuscation Task | Checksum: 13602fe1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3888.191 ; gain = 0.000 ; free physical = 7159 ; free virtual = 22334
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3985.680 ; gain = 0.000 ; free physical = 7085 ; free virtual = 22279
INFO: [Common 17-1381] The checkpoint '/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2024.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4052.371 ; gain = 0.000 ; free physical = 7021 ; free virtual = 22206
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7596862a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4052.371 ; gain = 0.000 ; free physical = 7021 ; free virtual = 22206
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4052.371 ; gain = 0.000 ; free physical = 7021 ; free virtual = 22206

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7596862a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4900.199 ; gain = 847.828 ; free physical = 6282 ; free virtual = 21466

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13d3d0c10

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4939.242 ; gain = 886.871 ; free physical = 6103 ; free virtual = 21308

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13d3d0c10

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4939.242 ; gain = 886.871 ; free physical = 6104 ; free virtual = 21308
Phase 1 Placer Initialization | Checksum: 13d3d0c10

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4939.242 ; gain = 886.871 ; free physical = 6104 ; free virtual = 21308

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: b152da11

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 4939.242 ; gain = 886.871 ; free physical = 6099 ; free virtual = 21296

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: b152da11

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 4939.242 ; gain = 886.871 ; free physical = 6100 ; free virtual = 21296

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: b152da11

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 5353.227 ; gain = 1300.855 ; free physical = 5416 ; free virtual = 20828

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 95c7dcd3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 5385.242 ; gain = 1332.871 ; free physical = 5418 ; free virtual = 20829

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 95c7dcd3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 5385.242 ; gain = 1332.871 ; free physical = 5418 ; free virtual = 20829
Phase 2.1.1 Partition Driven Placement | Checksum: 95c7dcd3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 5385.242 ; gain = 1332.871 ; free physical = 5418 ; free virtual = 20829
Phase 2.1 Floorplanning | Checksum: be9dd1da

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 5385.242 ; gain = 1332.871 ; free physical = 5418 ; free virtual = 20829

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-670] No setup violation found.  PSIP Post Floorplan SLR Replication was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5385.242 ; gain = 0.000 ; free physical = 5417 ; free virtual = 20829

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: be9dd1da

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 5385.242 ; gain = 1332.871 ; free physical = 5417 ; free virtual = 20829

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: be9dd1da

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 5385.242 ; gain = 1332.871 ; free physical = 5417 ; free virtual = 20829

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: be9dd1da

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 5385.242 ; gain = 1332.871 ; free physical = 5417 ; free virtual = 20829

Phase 2.5 Global Placement Core

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1098ee15d

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 4948 ; free virtual = 20355

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1346 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 625 nets or LUTs. Breaked 0 LUT, combined 625 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4951 ; free virtual = 20360

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            625  |                   625  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            625  |                   625  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 16a5e3797

Time (s): cpu = 00:01:03 ; elapsed = 00:00:32 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 4952 ; free virtual = 20360
Phase 2.5 Global Placement Core | Checksum: 17c2be9b8

Time (s): cpu = 00:01:31 ; elapsed = 00:00:41 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 5022 ; free virtual = 20422
Phase 2 Global Placement | Checksum: 17c2be9b8

Time (s): cpu = 00:01:31 ; elapsed = 00:00:41 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 5022 ; free virtual = 20422

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 142bd069a

Time (s): cpu = 00:01:46 ; elapsed = 00:00:46 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 5085 ; free virtual = 20482

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e8a065f9

Time (s): cpu = 00:01:50 ; elapsed = 00:00:48 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 5012 ; free virtual = 20412

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 286b70b5e

Time (s): cpu = 00:02:05 ; elapsed = 00:00:52 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 4968 ; free virtual = 20367

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 267804524

Time (s): cpu = 00:02:05 ; elapsed = 00:00:52 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 4967 ; free virtual = 20366
Phase 3.3.2 Slice Area Swap | Checksum: 18e019d02

Time (s): cpu = 00:02:06 ; elapsed = 00:00:53 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 4968 ; free virtual = 20367
Phase 3.3 Small Shape DP | Checksum: 1b41e5aa7

Time (s): cpu = 00:02:07 ; elapsed = 00:00:53 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 4966 ; free virtual = 20366

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1c16bb24d

Time (s): cpu = 00:02:08 ; elapsed = 00:00:54 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 4966 ; free virtual = 20367

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1c16bb24d

Time (s): cpu = 00:02:08 ; elapsed = 00:00:54 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 4966 ; free virtual = 20366
Phase 3 Detail Placement | Checksum: 1c16bb24d

Time (s): cpu = 00:02:08 ; elapsed = 00:00:54 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 4965 ; free virtual = 20365

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2db71bef7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.707 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 285e327e7

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4965 ; free virtual = 20366
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2ada20ca2

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.26 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4966 ; free virtual = 20366
Phase 4.1.1.1 BUFG Insertion | Checksum: 2db71bef7

Time (s): cpu = 00:02:28 ; elapsed = 00:01:00 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 4966 ; free virtual = 20366

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, moved BUFGs: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 2db71bef7

Time (s): cpu = 00:02:28 ; elapsed = 00:01:00 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 4972 ; free virtual = 20367

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.707. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 2a646d3eb

Time (s): cpu = 00:02:29 ; elapsed = 00:01:00 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 4971 ; free virtual = 20366

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=7.707. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 2a646d3eb

Time (s): cpu = 00:02:29 ; elapsed = 00:01:01 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 4971 ; free virtual = 20366

Time (s): cpu = 00:02:29 ; elapsed = 00:01:01 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 4971 ; free virtual = 20366
Phase 4.1 Post Commit Optimization | Checksum: 2a646d3eb

Time (s): cpu = 00:02:29 ; elapsed = 00:01:01 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 4970 ; free virtual = 20366

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a646d3eb

Time (s): cpu = 00:02:52 ; elapsed = 00:01:14 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 5027 ; free virtual = 20421

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

SLR0:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

SLR1:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

SLR2:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a646d3eb

Time (s): cpu = 00:02:52 ; elapsed = 00:01:14 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 5027 ; free virtual = 20421
Phase 4.3 Placer Reporting | Checksum: 2a646d3eb

Time (s): cpu = 00:02:52 ; elapsed = 00:01:14 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 5027 ; free virtual = 20421

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 5027 ; free virtual = 20421

Time (s): cpu = 00:02:52 ; elapsed = 00:01:14 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 5027 ; free virtual = 20421
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 269867602

Time (s): cpu = 00:02:52 ; elapsed = 00:01:14 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 5027 ; free virtual = 20421
Ending Placer Task | Checksum: 1b07536c9

Time (s): cpu = 00:02:52 ; elapsed = 00:01:14 . Memory (MB): peak = 5872.266 ; gain = 1819.895 ; free physical = 5026 ; free virtual = 20420
77 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:55 ; elapsed = 00:01:15 . Memory (MB): peak = 5872.266 ; gain = 1886.586 ; free physical = 5026 ; free virtual = 20420
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.16 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4967 ; free virtual = 20361
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.45 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4927 ; free virtual = 20321
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4952 ; free virtual = 20362
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4903 ; free virtual = 20341
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4903 ; free virtual = 20341
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4903 ; free virtual = 20341
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4896 ; free virtual = 20341
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4894 ; free virtual = 20340
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4894 ; free virtual = 20340
INFO: [Common 17-1381] The checkpoint '/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2024.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.85 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4926 ; free virtual = 20336
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 7.696 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4912 ; free virtual = 20336
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4889 ; free virtual = 20342
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4889 ; free virtual = 20342
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4889 ; free virtual = 20342
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4883 ; free virtual = 20343
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4881 ; free virtual = 20343
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4881 ; free virtual = 20342
INFO: [Common 17-1381] The checkpoint '/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2024.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a2bcf04a ConstDB: 0 ShapeSum: 9a7a27c9 RouteDB: 733e1eb6
Nodegraph reading from file.  Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.75 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4911 ; free virtual = 20341
WARNING: [Route 35-198] Port "in_mu_phi_3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_phi_3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_phi_3[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_phi_3[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_phi_3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_phi_3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_phi_3[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_phi_3[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_phi_3[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_phi_3[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_phi_3[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_phi_3[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_phi_3[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_phi_3[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_phi_3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_phi_3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_phi_3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_phi_3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_phi_3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_phi_3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_eta_2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_eta_2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_eta_2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_eta_2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_eta_2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_eta_2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_eta_2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_eta_2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_eta_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_eta_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_eta_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_eta_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_eta_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_eta_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_eta_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_eta_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_eta_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_eta_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_eta_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_eta_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_eta_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_eta_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_eta_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_eta_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_phi_2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_phi_2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_phi_2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_phi_2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_phi_2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_phi_2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_phi_2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_phi_2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_phi_2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_phi_2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_phi_2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_phi_2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_etau_pt_3[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_etau_pt_3[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_etau_pt_3[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_etau_pt_3[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_etau_pt_3[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_etau_pt_3[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_etau_pt_3[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_etau_pt_3[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_etau_pt_3[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_etau_pt_3[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_phi_2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_phi_2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_phi_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_phi_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_phi_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_phi_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_phi_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_phi_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_phi_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_phi_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_phi_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_phi_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_phi_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_phi_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_phi_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_phi_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_etau_pt_3[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_etau_pt_3[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_etau_pt_3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_etau_pt_3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_etau_pt_3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_etau_pt_3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_etau_pt_3[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_etau_pt_3[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_etau_pt_3[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_etau_pt_3[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_etau_pt_3[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_etau_pt_3[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_etau_pt_3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_etau_pt_3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_etau_pt_3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_etau_pt_3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_pt_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_pt_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_pt_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_pt_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_pt_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_pt_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_pt_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_pt_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_jet_phi_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_jet_phi_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_etau_pt_3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_etau_pt_3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_pt_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_pt_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_pt_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_pt_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_pt_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_pt_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_pt_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_pt_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_pt_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_pt_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_pt_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_pt_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_pt_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_pt_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_pt_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_pt_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_pt_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_pt_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_phi_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_phi_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_phi_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_phi_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_mu_phi_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_mu_phi_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: b4149112 | NumContArr: c37a2d92 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2fce0b3de

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4893 ; free virtual = 20330

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2fce0b3de

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4893 ; free virtual = 20330

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2fce0b3de

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 5872.266 ; gain = 0.000 ; free physical = 4893 ; free virtual = 20330

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 2fce0b3de

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 4632 ; free virtual = 20069

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24706786c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 4569 ; free virtual = 20007
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.105  | TNS=0.000  | WHS=N/A    | THS=N/A    |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 32536
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 29435
  Number of Partially Routed Nets     = 3101
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2c28e295a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 4568 ; free virtual = 20006

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2c28e295a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 4567 ; free virtual = 20007

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 266bd1ec5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 4570 ; free virtual = 20010
Phase 4 Initial Routing | Checksum: 2006105db

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 4569 ; free virtual = 20010

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 27d3d61fb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 4628 ; free virtual = 20068
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 5.1 Global Iteration 0 | Checksum: 1faf62f45

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 4596 ; free virtual = 20035

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 7734
 Number of Nodes with overlaps = 1578
 Number of Nodes with overlaps = 243
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.986  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1cffbd953

Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 5196 ; free virtual = 20035

Phase 5.3 Additional Iteration for Hold
Phase 5.3 Additional Iteration for Hold | Checksum: 24ae52b7f

Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 5196 ; free virtual = 20035
Phase 5 Rip-up And Reroute | Checksum: 24ae52b7f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:24 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 5196 ; free virtual = 20035

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 24ae52b7f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:24 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 5196 ; free virtual = 20035

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 24ae52b7f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:24 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 5196 ; free virtual = 20035
Phase 6 Delay and Skew Optimization | Checksum: 24ae52b7f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:24 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 5196 ; free virtual = 20035

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.986  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7.1 Hold Fix Iter | Checksum: 24ae52b7f

Time (s): cpu = 00:01:15 ; elapsed = 00:00:25 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 5196 ; free virtual = 20035
Phase 7 Post Hold Fix | Checksum: 24ae52b7f

Time (s): cpu = 00:01:15 ; elapsed = 00:00:25 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 5196 ; free virtual = 20035

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.632571 %
  Global Horizontal Routing Utilization  = 0.366346 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 24ae52b7f

Time (s): cpu = 00:01:16 ; elapsed = 00:00:25 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 5252 ; free virtual = 20091

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 24ae52b7f

Time (s): cpu = 00:01:16 ; elapsed = 00:00:25 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 5252 ; free virtual = 20092

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24ae52b7f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:26 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 5251 ; free virtual = 20091

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 24ae52b7f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:26 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 5251 ; free virtual = 20090

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 24ae52b7f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:26 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 5251 ; free virtual = 20090

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.986  | TNS=0.000  | WHS=N/A    | THS=N/A    |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 24ae52b7f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:26 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 5250 ; free virtual = 20090
Total Elapsed time in route_design: 26.22 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: e45a29f6

Time (s): cpu = 00:01:18 ; elapsed = 00:00:26 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 5192 ; free virtual = 20032
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: e45a29f6

Time (s): cpu = 00:01:18 ; elapsed = 00:00:27 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 5193 ; free virtual = 20032

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:28 . Memory (MB): peak = 6169.383 ; gain = 297.117 ; free physical = 5195 ; free virtual = 20034
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 6257.426 ; gain = 0.000 ; free physical = 5188 ; free virtual = 20027
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.
125 Infos, 108 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:40 ; elapsed = 00:00:08 . Memory (MB): peak = 6257.426 ; gain = 0.000 ; free physical = 5233 ; free virtual = 20087
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6257.426 ; gain = 0.000 ; free physical = 5177 ; free virtual = 20033
generate_parallel_reports: Time (s): cpu = 00:01:21 ; elapsed = 00:00:39 . Memory (MB): peak = 6257.426 ; gain = 88.043 ; free physical = 5177 ; free virtual = 20033
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6257.426 ; gain = 0.000 ; free physical = 5170 ; free virtual = 20042
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 6257.426 ; gain = 0.000 ; free physical = 5121 ; free virtual = 20020
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6257.426 ; gain = 0.000 ; free physical = 5121 ; free virtual = 20020
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.16 . Memory (MB): peak = 6257.426 ; gain = 0.000 ; free physical = 5117 ; free virtual = 20021
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6257.426 ; gain = 0.000 ; free physical = 5110 ; free virtual = 20022
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6257.426 ; gain = 0.000 ; free physical = 5108 ; free virtual = 20022
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 6257.426 ; gain = 0.000 ; free physical = 5107 ; free virtual = 20021
INFO: [Common 17-1381] The checkpoint '/u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 15:17:03 2025...
[Sat Jan 25 15:17:09 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.64 ; elapsed = 00:02:57 . Memory (MB): peak = 4743.711 ; gain = 0.000 ; free physical = 10119 ; free virtual = 24990
TIMESTAMP: HLS-REPORT: implementation open_run: 2025-01-25 15:17:09 PST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4743.711 ; gain = 0.000 ; free physical = 10117 ; free virtual = 24988
INFO: [Netlist 29-17] Analyzing 3845 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4743.711 ; gain = 0.000 ; free physical = 10089 ; free virtual = 24974
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4743.711 ; gain = 0.000 ; free physical = 10112 ; free virtual = 24999
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4743.711 ; gain = 0.000 ; free physical = 10111 ; free virtual = 24998
Read PlaceDB: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.54 . Memory (MB): peak = 4758.109 ; gain = 14.398 ; free physical = 10097 ; free virtual = 24983
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4758.109 ; gain = 0.000 ; free physical = 10097 ; free virtual = 24983
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4775.594 ; gain = 17.484 ; free physical = 10081 ; free virtual = 24967
Read Physdb Files: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.7 . Memory (MB): peak = 4775.594 ; gain = 31.883 ; free physical = 10081 ; free virtual = 24967
Restored from archive | CPU: 0.930000 secs | Memory: 44.105850 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4775.594 ; gain = 31.883 ; free physical = 10081 ; free virtual = 24967
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4775.594 ; gain = 0.000 ; free physical = 10081 ; free virtual = 24968
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2025-01-25 15:17:11 PST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/Topo2A_AD_proj_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/Topo2A_AD_proj_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/Topo2A_AD_proj_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 4795.469 ; gain = 19.875 ; free physical = 10056 ; free virtual = 24939
INFO: HLS-REPORT: Running report: report_route_status -file ./report/Topo2A_AD_proj_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/Topo2A_AD_proj_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/Topo2A_AD_proj_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/Topo2A_AD_proj_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xcvu9p-flga2104-2-e                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 2.02%  | OK     |
#  | FD                                                        | 50%       | 0.00%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | CARRY8                                                    | 25%       | 2.60%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 22167     | 0      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.19   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/report/Topo2A_AD_proj_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 5 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2025-01-25 15:17:38 PST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2025-01-25 15:17:38 PST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2025-01-25 15:17:38 PST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2025-01-25 15:17:38 PST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2025-01-25 15:17:38 PST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2025-01-25 15:17:38 PST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2025-01-25 15:17:38 PST
HLS EXTRACTION: impl area_totals:  0 1182240 2364480 6840 4320 147780 960
HLS EXTRACTION: impl area_current: 0 23917 0 0 0 0 0 4543 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 1182240 LUT 23917 AVAIL_FF 2364480 FF 0 AVAIL_DSP 6840 DSP 0 AVAIL_BRAM 4320 BRAM 0 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 147780 CLB 4543
INFO: HLS-REPORT: generated /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_LUT_NoData/hls_component/Topo2A_AD_proj/hls/impl/report/verilog/Topo2A_AD_proj_export.rpt


Implementation tool: Xilinx Vivado v.2024.1
Project:             Topo2A_AD_proj
Solution:            hls
Device target:       xcvu9p-flga2104-2-e
Report date:         Sat Jan 25 15:17:38 PST 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          23917
FF:               0
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:           4543

#=== Final timing ===
CP required:                     25.000
CP achieved post-synthesis:      NA
CP achieved post-implementation: NA
No Sequential Path

TIMESTAMP: HLS-REPORT: implementation end: 2025-01-25 15:17:38 PST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=6.027600, worst hold slack (WHS)=0.000000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-01-25 15:17:38 PST
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 15:17:38 2025...
INFO: [HLS 200-802] Generated output file Topo2A_AD_proj/Topo2A_AD_proj.zip
INFO: [HLS 200-112] Total CPU user time: 192.16 seconds. Total CPU system time: 19.63 seconds. Total elapsed time: 404.46 seconds; peak allocated memory: 431.109 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 6m 47s
