;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* clk */
clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
clk__CFG2_SRC_SEL_MASK EQU 0x07
clk__INDEX EQU 0x00
clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clk__PM_ACT_MSK EQU 0x01
clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clk__PM_STBY_MSK EQU 0x01

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* clk1 */
clk1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
clk1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
clk1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
clk1__CFG2_SRC_SEL_MASK EQU 0x07
clk1__INDEX EQU 0x02
clk1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clk1__PM_ACT_MSK EQU 0x04
clk1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clk1__PM_STBY_MSK EQU 0x04

/* PWM_1 */
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1

/* PWM_2 */
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL

/* PWM_3 */
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
PWM_3_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_3_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
PWM_3_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_3_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_3_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_3_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_3_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_3_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_3_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_3_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
PWM_3_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
PWM_3_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_3_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
PWM_3_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
PWM_3_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_3_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_3_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
PWM_3_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
PWM_3_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_3_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

/* led_G */
led_G__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
led_G__0__MASK EQU 0x80
led_G__0__PC EQU CYREG_PRT0_PC7
led_G__0__PORT EQU 0
led_G__0__SHIFT EQU 7
led_G__AG EQU CYREG_PRT0_AG
led_G__AMUX EQU CYREG_PRT0_AMUX
led_G__BIE EQU CYREG_PRT0_BIE
led_G__BIT_MASK EQU CYREG_PRT0_BIT_MASK
led_G__BYP EQU CYREG_PRT0_BYP
led_G__CTL EQU CYREG_PRT0_CTL
led_G__DM0 EQU CYREG_PRT0_DM0
led_G__DM1 EQU CYREG_PRT0_DM1
led_G__DM2 EQU CYREG_PRT0_DM2
led_G__DR EQU CYREG_PRT0_DR
led_G__INP_DIS EQU CYREG_PRT0_INP_DIS
led_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
led_G__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
led_G__LCD_EN EQU CYREG_PRT0_LCD_EN
led_G__MASK EQU 0x80
led_G__PORT EQU 0
led_G__PRT EQU CYREG_PRT0_PRT
led_G__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
led_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
led_G__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
led_G__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
led_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
led_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
led_G__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
led_G__PS EQU CYREG_PRT0_PS
led_G__SHIFT EQU 7
led_G__SLW EQU CYREG_PRT0_SLW

/* led_R */
led_R__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
led_R__0__MASK EQU 0x40
led_R__0__PC EQU CYREG_PRT0_PC6
led_R__0__PORT EQU 0
led_R__0__SHIFT EQU 6
led_R__AG EQU CYREG_PRT0_AG
led_R__AMUX EQU CYREG_PRT0_AMUX
led_R__BIE EQU CYREG_PRT0_BIE
led_R__BIT_MASK EQU CYREG_PRT0_BIT_MASK
led_R__BYP EQU CYREG_PRT0_BYP
led_R__CTL EQU CYREG_PRT0_CTL
led_R__DM0 EQU CYREG_PRT0_DM0
led_R__DM1 EQU CYREG_PRT0_DM1
led_R__DM2 EQU CYREG_PRT0_DM2
led_R__DR EQU CYREG_PRT0_DR
led_R__INP_DIS EQU CYREG_PRT0_INP_DIS
led_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
led_R__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
led_R__LCD_EN EQU CYREG_PRT0_LCD_EN
led_R__MASK EQU 0x40
led_R__PORT EQU 0
led_R__PRT EQU CYREG_PRT0_PRT
led_R__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
led_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
led_R__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
led_R__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
led_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
led_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
led_R__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
led_R__PS EQU CYREG_PRT0_PS
led_R__SHIFT EQU 6
led_R__SLW EQU CYREG_PRT0_SLW

/* led_Y */
led_Y__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
led_Y__0__MASK EQU 0x01
led_Y__0__PC EQU CYREG_PRT2_PC0
led_Y__0__PORT EQU 2
led_Y__0__SHIFT EQU 0
led_Y__AG EQU CYREG_PRT2_AG
led_Y__AMUX EQU CYREG_PRT2_AMUX
led_Y__BIE EQU CYREG_PRT2_BIE
led_Y__BIT_MASK EQU CYREG_PRT2_BIT_MASK
led_Y__BYP EQU CYREG_PRT2_BYP
led_Y__CTL EQU CYREG_PRT2_CTL
led_Y__DM0 EQU CYREG_PRT2_DM0
led_Y__DM1 EQU CYREG_PRT2_DM1
led_Y__DM2 EQU CYREG_PRT2_DM2
led_Y__DR EQU CYREG_PRT2_DR
led_Y__INP_DIS EQU CYREG_PRT2_INP_DIS
led_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
led_Y__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
led_Y__LCD_EN EQU CYREG_PRT2_LCD_EN
led_Y__MASK EQU 0x01
led_Y__PORT EQU 2
led_Y__PRT EQU CYREG_PRT2_PRT
led_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
led_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
led_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
led_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
led_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
led_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
led_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
led_Y__PS EQU CYREG_PRT2_PS
led_Y__SHIFT EQU 0
led_Y__SLW EQU CYREG_PRT2_SLW

/* TFT_CS */
TFT_CS__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
TFT_CS__0__MASK EQU 0x08
TFT_CS__0__PC EQU CYREG_PRT3_PC3
TFT_CS__0__PORT EQU 3
TFT_CS__0__SHIFT EQU 3
TFT_CS__AG EQU CYREG_PRT3_AG
TFT_CS__AMUX EQU CYREG_PRT3_AMUX
TFT_CS__BIE EQU CYREG_PRT3_BIE
TFT_CS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
TFT_CS__BYP EQU CYREG_PRT3_BYP
TFT_CS__CTL EQU CYREG_PRT3_CTL
TFT_CS__DM0 EQU CYREG_PRT3_DM0
TFT_CS__DM1 EQU CYREG_PRT3_DM1
TFT_CS__DM2 EQU CYREG_PRT3_DM2
TFT_CS__DR EQU CYREG_PRT3_DR
TFT_CS__INP_DIS EQU CYREG_PRT3_INP_DIS
TFT_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
TFT_CS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
TFT_CS__LCD_EN EQU CYREG_PRT3_LCD_EN
TFT_CS__MASK EQU 0x08
TFT_CS__PORT EQU 3
TFT_CS__PRT EQU CYREG_PRT3_PRT
TFT_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
TFT_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
TFT_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
TFT_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
TFT_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
TFT_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
TFT_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
TFT_CS__PS EQU CYREG_PRT3_PS
TFT_CS__SHIFT EQU 3
TFT_CS__SLW EQU CYREG_PRT3_SLW

/* TFT_DC */
TFT_DC__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
TFT_DC__0__MASK EQU 0x08
TFT_DC__0__PC EQU CYREG_PRT12_PC3
TFT_DC__0__PORT EQU 12
TFT_DC__0__SHIFT EQU 3
TFT_DC__AG EQU CYREG_PRT12_AG
TFT_DC__BIE EQU CYREG_PRT12_BIE
TFT_DC__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TFT_DC__BYP EQU CYREG_PRT12_BYP
TFT_DC__DM0 EQU CYREG_PRT12_DM0
TFT_DC__DM1 EQU CYREG_PRT12_DM1
TFT_DC__DM2 EQU CYREG_PRT12_DM2
TFT_DC__DR EQU CYREG_PRT12_DR
TFT_DC__INP_DIS EQU CYREG_PRT12_INP_DIS
TFT_DC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TFT_DC__MASK EQU 0x08
TFT_DC__PORT EQU 12
TFT_DC__PRT EQU CYREG_PRT12_PRT
TFT_DC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TFT_DC__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TFT_DC__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TFT_DC__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TFT_DC__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TFT_DC__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TFT_DC__PS EQU CYREG_PRT12_PS
TFT_DC__SHIFT EQU 3
TFT_DC__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TFT_DC__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TFT_DC__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TFT_DC__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TFT_DC__SLW EQU CYREG_PRT12_SLW

/* ADC_Joy */
ADC_Joy_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ADC_Joy_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
ADC_Joy_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
ADC_Joy_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
ADC_Joy_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
ADC_Joy_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
ADC_Joy_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
ADC_Joy_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
ADC_Joy_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
ADC_Joy_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ADC_Joy_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
ADC_Joy_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_Joy_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
ADC_Joy_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_Joy_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_Joy_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_Joy_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
ADC_Joy_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ADC_Joy_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
ADC_Joy_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
ADC_Joy_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_Joy_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_Joy_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ADC_Joy_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_Joy_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_Joy_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
ADC_Joy_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_Joy_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_Joy_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_Joy_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_Joy_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
ADC_Joy_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
ADC_Joy_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
ADC_Joy_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
ADC_Joy_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
ADC_Joy_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
ADC_Joy_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
ADC_Joy_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
ADC_Joy_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
ADC_Joy_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
ADC_Joy_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
ADC_Joy_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
ADC_Joy_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB10_CTL
ADC_Joy_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
ADC_Joy_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_Joy_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
ADC_Joy_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
ADC_Joy_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
ADC_Joy_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_Joy_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_Joy_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ADC_Joy_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
ADC_Joy_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_Joy_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB11_MSK
ADC_Joy_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ADC_Joy_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB11_ST
ADC_Joy_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_Joy_FinalBuf__DRQ_NUMBER EQU 0
ADC_Joy_FinalBuf__NUMBEROF_TDS EQU 0
ADC_Joy_FinalBuf__PRIORITY EQU 2
ADC_Joy_FinalBuf__TERMIN_EN EQU 0
ADC_Joy_FinalBuf__TERMIN_SEL EQU 0
ADC_Joy_FinalBuf__TERMOUT0_EN EQU 1
ADC_Joy_FinalBuf__TERMOUT0_SEL EQU 0
ADC_Joy_FinalBuf__TERMOUT1_EN EQU 0
ADC_Joy_FinalBuf__TERMOUT1_SEL EQU 0
ADC_Joy_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
ADC_Joy_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
ADC_Joy_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
ADC_Joy_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Joy_IntClock__INDEX EQU 0x03
ADC_Joy_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Joy_IntClock__PM_ACT_MSK EQU 0x08
ADC_Joy_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Joy_IntClock__PM_STBY_MSK EQU 0x08
ADC_Joy_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_Joy_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_Joy_IRQ__INTC_MASK EQU 0x01
ADC_Joy_IRQ__INTC_NUMBER EQU 0
ADC_Joy_IRQ__INTC_PRIOR_NUM EQU 7
ADC_Joy_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_Joy_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_Joy_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_Joy_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_Joy_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_Joy_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_Joy_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_Joy_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_Joy_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_Joy_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_Joy_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_Joy_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_Joy_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_Joy_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_Joy_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_Joy_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_Joy_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_Joy_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_Joy_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_Joy_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_Joy_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_Joy_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_Joy_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_Joy_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_Joy_TempBuf__DRQ_NUMBER EQU 1
ADC_Joy_TempBuf__NUMBEROF_TDS EQU 0
ADC_Joy_TempBuf__PRIORITY EQU 2
ADC_Joy_TempBuf__TERMIN_EN EQU 0
ADC_Joy_TempBuf__TERMIN_SEL EQU 0
ADC_Joy_TempBuf__TERMOUT0_EN EQU 1
ADC_Joy_TempBuf__TERMOUT0_SEL EQU 1
ADC_Joy_TempBuf__TERMOUT1_EN EQU 0
ADC_Joy_TempBuf__TERMOUT1_SEL EQU 0

/* SEG_1_A */
SEG_1_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
SEG_1_A__0__MASK EQU 0x80
SEG_1_A__0__PC EQU CYREG_PRT1_PC7
SEG_1_A__0__PORT EQU 1
SEG_1_A__0__SHIFT EQU 7
SEG_1_A__AG EQU CYREG_PRT1_AG
SEG_1_A__AMUX EQU CYREG_PRT1_AMUX
SEG_1_A__BIE EQU CYREG_PRT1_BIE
SEG_1_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEG_1_A__BYP EQU CYREG_PRT1_BYP
SEG_1_A__CTL EQU CYREG_PRT1_CTL
SEG_1_A__DM0 EQU CYREG_PRT1_DM0
SEG_1_A__DM1 EQU CYREG_PRT1_DM1
SEG_1_A__DM2 EQU CYREG_PRT1_DM2
SEG_1_A__DR EQU CYREG_PRT1_DR
SEG_1_A__INP_DIS EQU CYREG_PRT1_INP_DIS
SEG_1_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEG_1_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEG_1_A__LCD_EN EQU CYREG_PRT1_LCD_EN
SEG_1_A__MASK EQU 0x80
SEG_1_A__PORT EQU 1
SEG_1_A__PRT EQU CYREG_PRT1_PRT
SEG_1_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEG_1_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEG_1_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEG_1_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEG_1_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEG_1_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEG_1_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEG_1_A__PS EQU CYREG_PRT1_PS
SEG_1_A__SHIFT EQU 7
SEG_1_A__SLW EQU CYREG_PRT1_SLW

/* SEG_1_B */
SEG_1_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
SEG_1_B__0__MASK EQU 0x40
SEG_1_B__0__PC EQU CYREG_PRT1_PC6
SEG_1_B__0__PORT EQU 1
SEG_1_B__0__SHIFT EQU 6
SEG_1_B__AG EQU CYREG_PRT1_AG
SEG_1_B__AMUX EQU CYREG_PRT1_AMUX
SEG_1_B__BIE EQU CYREG_PRT1_BIE
SEG_1_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEG_1_B__BYP EQU CYREG_PRT1_BYP
SEG_1_B__CTL EQU CYREG_PRT1_CTL
SEG_1_B__DM0 EQU CYREG_PRT1_DM0
SEG_1_B__DM1 EQU CYREG_PRT1_DM1
SEG_1_B__DM2 EQU CYREG_PRT1_DM2
SEG_1_B__DR EQU CYREG_PRT1_DR
SEG_1_B__INP_DIS EQU CYREG_PRT1_INP_DIS
SEG_1_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEG_1_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEG_1_B__LCD_EN EQU CYREG_PRT1_LCD_EN
SEG_1_B__MASK EQU 0x40
SEG_1_B__PORT EQU 1
SEG_1_B__PRT EQU CYREG_PRT1_PRT
SEG_1_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEG_1_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEG_1_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEG_1_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEG_1_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEG_1_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEG_1_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEG_1_B__PS EQU CYREG_PRT1_PS
SEG_1_B__SHIFT EQU 6
SEG_1_B__SLW EQU CYREG_PRT1_SLW

/* SEG_1_C */
SEG_1_C__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
SEG_1_C__0__MASK EQU 0x20
SEG_1_C__0__PC EQU CYREG_PRT1_PC5
SEG_1_C__0__PORT EQU 1
SEG_1_C__0__SHIFT EQU 5
SEG_1_C__AG EQU CYREG_PRT1_AG
SEG_1_C__AMUX EQU CYREG_PRT1_AMUX
SEG_1_C__BIE EQU CYREG_PRT1_BIE
SEG_1_C__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEG_1_C__BYP EQU CYREG_PRT1_BYP
SEG_1_C__CTL EQU CYREG_PRT1_CTL
SEG_1_C__DM0 EQU CYREG_PRT1_DM0
SEG_1_C__DM1 EQU CYREG_PRT1_DM1
SEG_1_C__DM2 EQU CYREG_PRT1_DM2
SEG_1_C__DR EQU CYREG_PRT1_DR
SEG_1_C__INP_DIS EQU CYREG_PRT1_INP_DIS
SEG_1_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEG_1_C__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEG_1_C__LCD_EN EQU CYREG_PRT1_LCD_EN
SEG_1_C__MASK EQU 0x20
SEG_1_C__PORT EQU 1
SEG_1_C__PRT EQU CYREG_PRT1_PRT
SEG_1_C__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEG_1_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEG_1_C__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEG_1_C__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEG_1_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEG_1_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEG_1_C__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEG_1_C__PS EQU CYREG_PRT1_PS
SEG_1_C__SHIFT EQU 5
SEG_1_C__SLW EQU CYREG_PRT1_SLW

/* SEG_1_D */
SEG_1_D__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
SEG_1_D__0__MASK EQU 0x10
SEG_1_D__0__PC EQU CYREG_PRT1_PC4
SEG_1_D__0__PORT EQU 1
SEG_1_D__0__SHIFT EQU 4
SEG_1_D__AG EQU CYREG_PRT1_AG
SEG_1_D__AMUX EQU CYREG_PRT1_AMUX
SEG_1_D__BIE EQU CYREG_PRT1_BIE
SEG_1_D__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEG_1_D__BYP EQU CYREG_PRT1_BYP
SEG_1_D__CTL EQU CYREG_PRT1_CTL
SEG_1_D__DM0 EQU CYREG_PRT1_DM0
SEG_1_D__DM1 EQU CYREG_PRT1_DM1
SEG_1_D__DM2 EQU CYREG_PRT1_DM2
SEG_1_D__DR EQU CYREG_PRT1_DR
SEG_1_D__INP_DIS EQU CYREG_PRT1_INP_DIS
SEG_1_D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEG_1_D__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEG_1_D__LCD_EN EQU CYREG_PRT1_LCD_EN
SEG_1_D__MASK EQU 0x10
SEG_1_D__PORT EQU 1
SEG_1_D__PRT EQU CYREG_PRT1_PRT
SEG_1_D__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEG_1_D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEG_1_D__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEG_1_D__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEG_1_D__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEG_1_D__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEG_1_D__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEG_1_D__PS EQU CYREG_PRT1_PS
SEG_1_D__SHIFT EQU 4
SEG_1_D__SLW EQU CYREG_PRT1_SLW

/* SEG_1_E */
SEG_1_E__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
SEG_1_E__0__MASK EQU 0x08
SEG_1_E__0__PC EQU CYREG_PRT1_PC3
SEG_1_E__0__PORT EQU 1
SEG_1_E__0__SHIFT EQU 3
SEG_1_E__AG EQU CYREG_PRT1_AG
SEG_1_E__AMUX EQU CYREG_PRT1_AMUX
SEG_1_E__BIE EQU CYREG_PRT1_BIE
SEG_1_E__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEG_1_E__BYP EQU CYREG_PRT1_BYP
SEG_1_E__CTL EQU CYREG_PRT1_CTL
SEG_1_E__DM0 EQU CYREG_PRT1_DM0
SEG_1_E__DM1 EQU CYREG_PRT1_DM1
SEG_1_E__DM2 EQU CYREG_PRT1_DM2
SEG_1_E__DR EQU CYREG_PRT1_DR
SEG_1_E__INP_DIS EQU CYREG_PRT1_INP_DIS
SEG_1_E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEG_1_E__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEG_1_E__LCD_EN EQU CYREG_PRT1_LCD_EN
SEG_1_E__MASK EQU 0x08
SEG_1_E__PORT EQU 1
SEG_1_E__PRT EQU CYREG_PRT1_PRT
SEG_1_E__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEG_1_E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEG_1_E__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEG_1_E__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEG_1_E__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEG_1_E__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEG_1_E__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEG_1_E__PS EQU CYREG_PRT1_PS
SEG_1_E__SHIFT EQU 3
SEG_1_E__SLW EQU CYREG_PRT1_SLW

/* SEG_1_F */
SEG_1_F__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
SEG_1_F__0__MASK EQU 0x04
SEG_1_F__0__PC EQU CYREG_PRT1_PC2
SEG_1_F__0__PORT EQU 1
SEG_1_F__0__SHIFT EQU 2
SEG_1_F__AG EQU CYREG_PRT1_AG
SEG_1_F__AMUX EQU CYREG_PRT1_AMUX
SEG_1_F__BIE EQU CYREG_PRT1_BIE
SEG_1_F__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEG_1_F__BYP EQU CYREG_PRT1_BYP
SEG_1_F__CTL EQU CYREG_PRT1_CTL
SEG_1_F__DM0 EQU CYREG_PRT1_DM0
SEG_1_F__DM1 EQU CYREG_PRT1_DM1
SEG_1_F__DM2 EQU CYREG_PRT1_DM2
SEG_1_F__DR EQU CYREG_PRT1_DR
SEG_1_F__INP_DIS EQU CYREG_PRT1_INP_DIS
SEG_1_F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEG_1_F__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEG_1_F__LCD_EN EQU CYREG_PRT1_LCD_EN
SEG_1_F__MASK EQU 0x04
SEG_1_F__PORT EQU 1
SEG_1_F__PRT EQU CYREG_PRT1_PRT
SEG_1_F__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEG_1_F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEG_1_F__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEG_1_F__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEG_1_F__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEG_1_F__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEG_1_F__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEG_1_F__PS EQU CYREG_PRT1_PS
SEG_1_F__SHIFT EQU 2
SEG_1_F__SLW EQU CYREG_PRT1_SLW

/* SEG_1_G */
SEG_1_G__0__INTTYPE EQU CYREG_PICU1_INTTYPE1
SEG_1_G__0__MASK EQU 0x02
SEG_1_G__0__PC EQU CYREG_PRT1_PC1
SEG_1_G__0__PORT EQU 1
SEG_1_G__0__SHIFT EQU 1
SEG_1_G__AG EQU CYREG_PRT1_AG
SEG_1_G__AMUX EQU CYREG_PRT1_AMUX
SEG_1_G__BIE EQU CYREG_PRT1_BIE
SEG_1_G__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEG_1_G__BYP EQU CYREG_PRT1_BYP
SEG_1_G__CTL EQU CYREG_PRT1_CTL
SEG_1_G__DM0 EQU CYREG_PRT1_DM0
SEG_1_G__DM1 EQU CYREG_PRT1_DM1
SEG_1_G__DM2 EQU CYREG_PRT1_DM2
SEG_1_G__DR EQU CYREG_PRT1_DR
SEG_1_G__INP_DIS EQU CYREG_PRT1_INP_DIS
SEG_1_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEG_1_G__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEG_1_G__LCD_EN EQU CYREG_PRT1_LCD_EN
SEG_1_G__MASK EQU 0x02
SEG_1_G__PORT EQU 1
SEG_1_G__PRT EQU CYREG_PRT1_PRT
SEG_1_G__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEG_1_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEG_1_G__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEG_1_G__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEG_1_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEG_1_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEG_1_G__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEG_1_G__PS EQU CYREG_PRT1_PS
SEG_1_G__SHIFT EQU 1
SEG_1_G__SLW EQU CYREG_PRT1_SLW

/* TFT_LED */
TFT_LED__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
TFT_LED__0__MASK EQU 0x04
TFT_LED__0__PC EQU CYREG_PRT12_PC2
TFT_LED__0__PORT EQU 12
TFT_LED__0__SHIFT EQU 2
TFT_LED__AG EQU CYREG_PRT12_AG
TFT_LED__BIE EQU CYREG_PRT12_BIE
TFT_LED__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TFT_LED__BYP EQU CYREG_PRT12_BYP
TFT_LED__DM0 EQU CYREG_PRT12_DM0
TFT_LED__DM1 EQU CYREG_PRT12_DM1
TFT_LED__DM2 EQU CYREG_PRT12_DM2
TFT_LED__DR EQU CYREG_PRT12_DR
TFT_LED__INP_DIS EQU CYREG_PRT12_INP_DIS
TFT_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TFT_LED__MASK EQU 0x04
TFT_LED__PORT EQU 12
TFT_LED__PRT EQU CYREG_PRT12_PRT
TFT_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TFT_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TFT_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TFT_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TFT_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TFT_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TFT_LED__PS EQU CYREG_PRT12_PS
TFT_LED__SHIFT EQU 2
TFT_LED__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TFT_LED__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TFT_LED__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TFT_LED__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TFT_LED__SLW EQU CYREG_PRT12_SLW

/* TFT_RES */
TFT_RES__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
TFT_RES__0__MASK EQU 0x10
TFT_RES__0__PC EQU CYREG_PRT3_PC4
TFT_RES__0__PORT EQU 3
TFT_RES__0__SHIFT EQU 4
TFT_RES__AG EQU CYREG_PRT3_AG
TFT_RES__AMUX EQU CYREG_PRT3_AMUX
TFT_RES__BIE EQU CYREG_PRT3_BIE
TFT_RES__BIT_MASK EQU CYREG_PRT3_BIT_MASK
TFT_RES__BYP EQU CYREG_PRT3_BYP
TFT_RES__CTL EQU CYREG_PRT3_CTL
TFT_RES__DM0 EQU CYREG_PRT3_DM0
TFT_RES__DM1 EQU CYREG_PRT3_DM1
TFT_RES__DM2 EQU CYREG_PRT3_DM2
TFT_RES__DR EQU CYREG_PRT3_DR
TFT_RES__INP_DIS EQU CYREG_PRT3_INP_DIS
TFT_RES__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
TFT_RES__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
TFT_RES__LCD_EN EQU CYREG_PRT3_LCD_EN
TFT_RES__MASK EQU 0x10
TFT_RES__PORT EQU 3
TFT_RES__PRT EQU CYREG_PRT3_PRT
TFT_RES__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
TFT_RES__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
TFT_RES__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
TFT_RES__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
TFT_RES__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
TFT_RES__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
TFT_RES__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
TFT_RES__PS EQU CYREG_PRT3_PS
TFT_RES__SHIFT EQU 4
TFT_RES__SLW EQU CYREG_PRT3_SLW

/* TFT_SCL */
TFT_SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
TFT_SCL__0__MASK EQU 0x10
TFT_SCL__0__PC EQU CYREG_PRT12_PC4
TFT_SCL__0__PORT EQU 12
TFT_SCL__0__SHIFT EQU 4
TFT_SCL__AG EQU CYREG_PRT12_AG
TFT_SCL__BIE EQU CYREG_PRT12_BIE
TFT_SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TFT_SCL__BYP EQU CYREG_PRT12_BYP
TFT_SCL__DM0 EQU CYREG_PRT12_DM0
TFT_SCL__DM1 EQU CYREG_PRT12_DM1
TFT_SCL__DM2 EQU CYREG_PRT12_DM2
TFT_SCL__DR EQU CYREG_PRT12_DR
TFT_SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
TFT_SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TFT_SCL__MASK EQU 0x10
TFT_SCL__PORT EQU 12
TFT_SCL__PRT EQU CYREG_PRT12_PRT
TFT_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TFT_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TFT_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TFT_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TFT_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TFT_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TFT_SCL__PS EQU CYREG_PRT12_PS
TFT_SCL__SHIFT EQU 4
TFT_SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TFT_SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TFT_SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TFT_SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TFT_SCL__SLW EQU CYREG_PRT12_SLW

/* TFT_SDA */
TFT_SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
TFT_SDA__0__MASK EQU 0x20
TFT_SDA__0__PC EQU CYREG_PRT12_PC5
TFT_SDA__0__PORT EQU 12
TFT_SDA__0__SHIFT EQU 5
TFT_SDA__AG EQU CYREG_PRT12_AG
TFT_SDA__BIE EQU CYREG_PRT12_BIE
TFT_SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TFT_SDA__BYP EQU CYREG_PRT12_BYP
TFT_SDA__DM0 EQU CYREG_PRT12_DM0
TFT_SDA__DM1 EQU CYREG_PRT12_DM1
TFT_SDA__DM2 EQU CYREG_PRT12_DM2
TFT_SDA__DR EQU CYREG_PRT12_DR
TFT_SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
TFT_SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TFT_SDA__MASK EQU 0x20
TFT_SDA__PORT EQU 12
TFT_SDA__PRT EQU CYREG_PRT12_PRT
TFT_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TFT_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TFT_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TFT_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TFT_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TFT_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TFT_SDA__PS EQU CYREG_PRT12_PS
TFT_SDA__SHIFT EQU 5
TFT_SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TFT_SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TFT_SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TFT_SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TFT_SDA__SLW EQU CYREG_PRT12_SLW

/* TFT_SPI */
TFT_SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
TFT_SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
TFT_SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
TFT_SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
TFT_SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
TFT_SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
TFT_SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
TFT_SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
TFT_SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
TFT_SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
TFT_SPI_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB07_CTL
TFT_SPI_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
TFT_SPI_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB07_CTL
TFT_SPI_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
TFT_SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
TFT_SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
TFT_SPI_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB07_MSK
TFT_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
TFT_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
TFT_SPI_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB07_MSK
TFT_SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
TFT_SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
TFT_SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
TFT_SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
TFT_SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
TFT_SPI_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB07_ST
TFT_SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
TFT_SPI_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
TFT_SPI_BSPIM_RxStsReg__4__MASK EQU 0x10
TFT_SPI_BSPIM_RxStsReg__4__POS EQU 4
TFT_SPI_BSPIM_RxStsReg__5__MASK EQU 0x20
TFT_SPI_BSPIM_RxStsReg__5__POS EQU 5
TFT_SPI_BSPIM_RxStsReg__6__MASK EQU 0x40
TFT_SPI_BSPIM_RxStsReg__6__POS EQU 6
TFT_SPI_BSPIM_RxStsReg__MASK EQU 0x70
TFT_SPI_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
TFT_SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
TFT_SPI_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB06_ST
TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
TFT_SPI_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
TFT_SPI_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB03_A0
TFT_SPI_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB03_A1
TFT_SPI_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
TFT_SPI_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB03_D0
TFT_SPI_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB03_D1
TFT_SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
TFT_SPI_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
TFT_SPI_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB03_F0
TFT_SPI_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB03_F1
TFT_SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
TFT_SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
TFT_SPI_BSPIM_TxStsReg__0__MASK EQU 0x01
TFT_SPI_BSPIM_TxStsReg__0__POS EQU 0
TFT_SPI_BSPIM_TxStsReg__1__MASK EQU 0x02
TFT_SPI_BSPIM_TxStsReg__1__POS EQU 1
TFT_SPI_BSPIM_TxStsReg__2__MASK EQU 0x04
TFT_SPI_BSPIM_TxStsReg__2__POS EQU 2
TFT_SPI_BSPIM_TxStsReg__3__MASK EQU 0x08
TFT_SPI_BSPIM_TxStsReg__3__POS EQU 3
TFT_SPI_BSPIM_TxStsReg__4__MASK EQU 0x10
TFT_SPI_BSPIM_TxStsReg__4__POS EQU 4
TFT_SPI_BSPIM_TxStsReg__MASK EQU 0x1F
TFT_SPI_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB15_MSK
TFT_SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
TFT_SPI_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB15_ST
TFT_SPI_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
TFT_SPI_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
TFT_SPI_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
TFT_SPI_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
TFT_SPI_IntClock__INDEX EQU 0x01
TFT_SPI_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
TFT_SPI_IntClock__PM_ACT_MSK EQU 0x02
TFT_SPI_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
TFT_SPI_IntClock__PM_STBY_MSK EQU 0x02

/* Button_1 */
Button_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Button_1__0__MASK EQU 0x08
Button_1__0__PC EQU CYREG_PRT0_PC3
Button_1__0__PORT EQU 0
Button_1__0__SHIFT EQU 3
Button_1__AG EQU CYREG_PRT0_AG
Button_1__AMUX EQU CYREG_PRT0_AMUX
Button_1__BIE EQU CYREG_PRT0_BIE
Button_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button_1__BYP EQU CYREG_PRT0_BYP
Button_1__CTL EQU CYREG_PRT0_CTL
Button_1__DM0 EQU CYREG_PRT0_DM0
Button_1__DM1 EQU CYREG_PRT0_DM1
Button_1__DM2 EQU CYREG_PRT0_DM2
Button_1__DR EQU CYREG_PRT0_DR
Button_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Button_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Button_1__MASK EQU 0x08
Button_1__PORT EQU 0
Button_1__PRT EQU CYREG_PRT0_PRT
Button_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button_1__PS EQU CYREG_PRT0_PS
Button_1__SHIFT EQU 3
Button_1__SLW EQU CYREG_PRT0_SLW

/* Button_2 */
Button_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Button_2__0__MASK EQU 0x10
Button_2__0__PC EQU CYREG_PRT0_PC4
Button_2__0__PORT EQU 0
Button_2__0__SHIFT EQU 4
Button_2__AG EQU CYREG_PRT0_AG
Button_2__AMUX EQU CYREG_PRT0_AMUX
Button_2__BIE EQU CYREG_PRT0_BIE
Button_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button_2__BYP EQU CYREG_PRT0_BYP
Button_2__CTL EQU CYREG_PRT0_CTL
Button_2__DM0 EQU CYREG_PRT0_DM0
Button_2__DM1 EQU CYREG_PRT0_DM1
Button_2__DM2 EQU CYREG_PRT0_DM2
Button_2__DR EQU CYREG_PRT0_DR
Button_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Button_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Button_2__MASK EQU 0x10
Button_2__PORT EQU 0
Button_2__PRT EQU CYREG_PRT0_PRT
Button_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button_2__PS EQU CYREG_PRT0_PS
Button_2__SHIFT EQU 4
Button_2__SLW EQU CYREG_PRT0_SLW

/* Button_3 */
Button_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Button_3__0__MASK EQU 0x20
Button_3__0__PC EQU CYREG_PRT0_PC5
Button_3__0__PORT EQU 0
Button_3__0__SHIFT EQU 5
Button_3__AG EQU CYREG_PRT0_AG
Button_3__AMUX EQU CYREG_PRT0_AMUX
Button_3__BIE EQU CYREG_PRT0_BIE
Button_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button_3__BYP EQU CYREG_PRT0_BYP
Button_3__CTL EQU CYREG_PRT0_CTL
Button_3__DM0 EQU CYREG_PRT0_DM0
Button_3__DM1 EQU CYREG_PRT0_DM1
Button_3__DM2 EQU CYREG_PRT0_DM2
Button_3__DR EQU CYREG_PRT0_DR
Button_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Button_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Button_3__MASK EQU 0x20
Button_3__PORT EQU 0
Button_3__PRT EQU CYREG_PRT0_PRT
Button_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button_3__PS EQU CYREG_PRT0_PS
Button_3__SHIFT EQU 5
Button_3__SLW EQU CYREG_PRT0_SLW

/* Button_4 */
Button_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Button_4__0__MASK EQU 0x04
Button_4__0__PC EQU CYREG_PRT3_PC2
Button_4__0__PORT EQU 3
Button_4__0__SHIFT EQU 2
Button_4__AG EQU CYREG_PRT3_AG
Button_4__AMUX EQU CYREG_PRT3_AMUX
Button_4__BIE EQU CYREG_PRT3_BIE
Button_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Button_4__BYP EQU CYREG_PRT3_BYP
Button_4__CTL EQU CYREG_PRT3_CTL
Button_4__DM0 EQU CYREG_PRT3_DM0
Button_4__DM1 EQU CYREG_PRT3_DM1
Button_4__DM2 EQU CYREG_PRT3_DM2
Button_4__DR EQU CYREG_PRT3_DR
Button_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Button_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Button_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Button_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Button_4__MASK EQU 0x04
Button_4__PORT EQU 3
Button_4__PRT EQU CYREG_PRT3_PRT
Button_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Button_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Button_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Button_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Button_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Button_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Button_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Button_4__PS EQU CYREG_PRT3_PS
Button_4__SHIFT EQU 2
Button_4__SLW EQU CYREG_PRT3_SLW

/* SEG_1_DP */
SEG_1_DP__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
SEG_1_DP__0__MASK EQU 0x01
SEG_1_DP__0__PC EQU CYREG_PRT1_PC0
SEG_1_DP__0__PORT EQU 1
SEG_1_DP__0__SHIFT EQU 0
SEG_1_DP__AG EQU CYREG_PRT1_AG
SEG_1_DP__AMUX EQU CYREG_PRT1_AMUX
SEG_1_DP__BIE EQU CYREG_PRT1_BIE
SEG_1_DP__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEG_1_DP__BYP EQU CYREG_PRT1_BYP
SEG_1_DP__CTL EQU CYREG_PRT1_CTL
SEG_1_DP__DM0 EQU CYREG_PRT1_DM0
SEG_1_DP__DM1 EQU CYREG_PRT1_DM1
SEG_1_DP__DM2 EQU CYREG_PRT1_DM2
SEG_1_DP__DR EQU CYREG_PRT1_DR
SEG_1_DP__INP_DIS EQU CYREG_PRT1_INP_DIS
SEG_1_DP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEG_1_DP__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEG_1_DP__LCD_EN EQU CYREG_PRT1_LCD_EN
SEG_1_DP__MASK EQU 0x01
SEG_1_DP__PORT EQU 1
SEG_1_DP__PRT EQU CYREG_PRT1_PRT
SEG_1_DP__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEG_1_DP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEG_1_DP__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEG_1_DP__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEG_1_DP__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEG_1_DP__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEG_1_DP__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEG_1_DP__PS EQU CYREG_PRT1_PS
SEG_1_DP__SHIFT EQU 0
SEG_1_DP__SLW EQU CYREG_PRT1_SLW

/* UART_LOG */
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_LOG_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_LOG_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_LOG_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_LOG_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_LOG_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_LOG_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_LOG_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_LOG_BUART_sRX_RxSts__3__POS EQU 3
UART_LOG_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_LOG_BUART_sRX_RxSts__4__POS EQU 4
UART_LOG_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_LOG_BUART_sRX_RxSts__5__POS EQU 5
UART_LOG_BUART_sRX_RxSts__MASK EQU 0x38
UART_LOG_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_LOG_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_LOG_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_LOG_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_LOG_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_LOG_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_LOG_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_LOG_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_LOG_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_LOG_BUART_sTX_TxSts__0__POS EQU 0
UART_LOG_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_LOG_BUART_sTX_TxSts__1__POS EQU 1
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_LOG_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_LOG_BUART_sTX_TxSts__2__POS EQU 2
UART_LOG_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_LOG_BUART_sTX_TxSts__3__POS EQU 3
UART_LOG_BUART_sTX_TxSts__MASK EQU 0x0F
UART_LOG_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_LOG_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_LOG_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_LOG_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
UART_LOG_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
UART_LOG_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_LOG_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_LOG_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_LOG_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_LOG_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_LOG_IntClock__INDEX EQU 0x04
UART_LOG_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_LOG_IntClock__PM_ACT_MSK EQU 0x10
UART_LOG_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_LOG_IntClock__PM_STBY_MSK EQU 0x10

/* isr_button */
isr_button__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_button__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_button__INTC_MASK EQU 0x02
isr_button__INTC_NUMBER EQU 1
isr_button__INTC_PRIOR_NUM EQU 7
isr_button__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_button__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_button__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_log_rx */
isr_log_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_log_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_log_rx__INTC_MASK EQU 0x04
isr_log_rx__INTC_NUMBER EQU 2
isr_log_rx__INTC_PRIOR_NUM EQU 7
isr_log_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_log_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_log_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* led_red_rgb */
led_red_rgb__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
led_red_rgb__0__MASK EQU 0x20
led_red_rgb__0__PC EQU CYREG_PRT2_PC5
led_red_rgb__0__PORT EQU 2
led_red_rgb__0__SHIFT EQU 5
led_red_rgb__AG EQU CYREG_PRT2_AG
led_red_rgb__AMUX EQU CYREG_PRT2_AMUX
led_red_rgb__BIE EQU CYREG_PRT2_BIE
led_red_rgb__BIT_MASK EQU CYREG_PRT2_BIT_MASK
led_red_rgb__BYP EQU CYREG_PRT2_BYP
led_red_rgb__CTL EQU CYREG_PRT2_CTL
led_red_rgb__DM0 EQU CYREG_PRT2_DM0
led_red_rgb__DM1 EQU CYREG_PRT2_DM1
led_red_rgb__DM2 EQU CYREG_PRT2_DM2
led_red_rgb__DR EQU CYREG_PRT2_DR
led_red_rgb__INP_DIS EQU CYREG_PRT2_INP_DIS
led_red_rgb__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
led_red_rgb__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
led_red_rgb__LCD_EN EQU CYREG_PRT2_LCD_EN
led_red_rgb__MASK EQU 0x20
led_red_rgb__PORT EQU 2
led_red_rgb__PRT EQU CYREG_PRT2_PRT
led_red_rgb__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
led_red_rgb__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
led_red_rgb__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
led_red_rgb__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
led_red_rgb__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
led_red_rgb__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
led_red_rgb__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
led_red_rgb__PS EQU CYREG_PRT2_PS
led_red_rgb__SHIFT EQU 5
led_red_rgb__SLW EQU CYREG_PRT2_SLW

/* SEVEN_SELECT */
SEVEN_SELECT__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
SEVEN_SELECT__0__MASK EQU 0x20
SEVEN_SELECT__0__PC EQU CYREG_PRT3_PC5
SEVEN_SELECT__0__PORT EQU 3
SEVEN_SELECT__0__SHIFT EQU 5
SEVEN_SELECT__AG EQU CYREG_PRT3_AG
SEVEN_SELECT__AMUX EQU CYREG_PRT3_AMUX
SEVEN_SELECT__BIE EQU CYREG_PRT3_BIE
SEVEN_SELECT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SEVEN_SELECT__BYP EQU CYREG_PRT3_BYP
SEVEN_SELECT__CTL EQU CYREG_PRT3_CTL
SEVEN_SELECT__DM0 EQU CYREG_PRT3_DM0
SEVEN_SELECT__DM1 EQU CYREG_PRT3_DM1
SEVEN_SELECT__DM2 EQU CYREG_PRT3_DM2
SEVEN_SELECT__DR EQU CYREG_PRT3_DR
SEVEN_SELECT__INP_DIS EQU CYREG_PRT3_INP_DIS
SEVEN_SELECT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SEVEN_SELECT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SEVEN_SELECT__LCD_EN EQU CYREG_PRT3_LCD_EN
SEVEN_SELECT__MASK EQU 0x20
SEVEN_SELECT__PORT EQU 3
SEVEN_SELECT__PRT EQU CYREG_PRT3_PRT
SEVEN_SELECT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SEVEN_SELECT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SEVEN_SELECT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SEVEN_SELECT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SEVEN_SELECT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SEVEN_SELECT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SEVEN_SELECT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SEVEN_SELECT__PS EQU CYREG_PRT3_PS
SEVEN_SELECT__SHIFT EQU 5
SEVEN_SELECT__SLW EQU CYREG_PRT3_SLW

/* led_blue_rgb */
led_blue_rgb__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
led_blue_rgb__0__MASK EQU 0x08
led_blue_rgb__0__PC EQU CYREG_PRT2_PC3
led_blue_rgb__0__PORT EQU 2
led_blue_rgb__0__SHIFT EQU 3
led_blue_rgb__AG EQU CYREG_PRT2_AG
led_blue_rgb__AMUX EQU CYREG_PRT2_AMUX
led_blue_rgb__BIE EQU CYREG_PRT2_BIE
led_blue_rgb__BIT_MASK EQU CYREG_PRT2_BIT_MASK
led_blue_rgb__BYP EQU CYREG_PRT2_BYP
led_blue_rgb__CTL EQU CYREG_PRT2_CTL
led_blue_rgb__DM0 EQU CYREG_PRT2_DM0
led_blue_rgb__DM1 EQU CYREG_PRT2_DM1
led_blue_rgb__DM2 EQU CYREG_PRT2_DM2
led_blue_rgb__DR EQU CYREG_PRT2_DR
led_blue_rgb__INP_DIS EQU CYREG_PRT2_INP_DIS
led_blue_rgb__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
led_blue_rgb__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
led_blue_rgb__LCD_EN EQU CYREG_PRT2_LCD_EN
led_blue_rgb__MASK EQU 0x08
led_blue_rgb__PORT EQU 2
led_blue_rgb__PRT EQU CYREG_PRT2_PRT
led_blue_rgb__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
led_blue_rgb__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
led_blue_rgb__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
led_blue_rgb__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
led_blue_rgb__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
led_blue_rgb__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
led_blue_rgb__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
led_blue_rgb__PS EQU CYREG_PRT2_PS
led_blue_rgb__SHIFT EQU 3
led_blue_rgb__SLW EQU CYREG_PRT2_SLW

/* SEVEN_CONTROL */
SEVEN_CONTROL_Sync_ctrl_reg__0__MASK EQU 0x01
SEVEN_CONTROL_Sync_ctrl_reg__0__POS EQU 0
SEVEN_CONTROL_Sync_ctrl_reg__1__MASK EQU 0x02
SEVEN_CONTROL_Sync_ctrl_reg__1__POS EQU 1
SEVEN_CONTROL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SEVEN_CONTROL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
SEVEN_CONTROL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
SEVEN_CONTROL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
SEVEN_CONTROL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
SEVEN_CONTROL_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
SEVEN_CONTROL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
SEVEN_CONTROL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
SEVEN_CONTROL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
SEVEN_CONTROL_Sync_ctrl_reg__2__MASK EQU 0x04
SEVEN_CONTROL_Sync_ctrl_reg__2__POS EQU 2
SEVEN_CONTROL_Sync_ctrl_reg__3__MASK EQU 0x08
SEVEN_CONTROL_Sync_ctrl_reg__3__POS EQU 3
SEVEN_CONTROL_Sync_ctrl_reg__4__MASK EQU 0x10
SEVEN_CONTROL_Sync_ctrl_reg__4__POS EQU 4
SEVEN_CONTROL_Sync_ctrl_reg__5__MASK EQU 0x20
SEVEN_CONTROL_Sync_ctrl_reg__5__POS EQU 5
SEVEN_CONTROL_Sync_ctrl_reg__6__MASK EQU 0x40
SEVEN_CONTROL_Sync_ctrl_reg__6__POS EQU 6
SEVEN_CONTROL_Sync_ctrl_reg__7__MASK EQU 0x80
SEVEN_CONTROL_Sync_ctrl_reg__7__POS EQU 7
SEVEN_CONTROL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SEVEN_CONTROL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
SEVEN_CONTROL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
SEVEN_CONTROL_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
SEVEN_CONTROL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
SEVEN_CONTROL_Sync_ctrl_reg__MASK EQU 0xFF
SEVEN_CONTROL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SEVEN_CONTROL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SEVEN_CONTROL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

/* TFT_BackLight */
TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
TFT_BackLight_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
TFT_BackLight_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
TFT_BackLight_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
TFT_BackLight_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
TFT_BackLight_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
TFT_BackLight_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
TFT_BackLight_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
TFT_BackLight_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
TFT_BackLight_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
TFT_BackLight_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
TFT_BackLight_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
TFT_BackLight_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
TFT_BackLight_PWMUDB_genblk8_stsreg__0__POS EQU 0
TFT_BackLight_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
TFT_BackLight_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
TFT_BackLight_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
TFT_BackLight_PWMUDB_genblk8_stsreg__2__POS EQU 2
TFT_BackLight_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
TFT_BackLight_PWMUDB_genblk8_stsreg__3__POS EQU 3
TFT_BackLight_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
TFT_BackLight_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
TFT_BackLight_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
TFT_BackLight_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
TFT_BackLight_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
TFT_BackLight_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
TFT_BackLight_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
TFT_BackLight_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
TFT_BackLight_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
TFT_BackLight_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
TFT_BackLight_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
TFT_BackLight_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
TFT_BackLight_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
TFT_BackLight_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
TFT_BackLight_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
TFT_BackLight_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
TFT_BackLight_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
TFT_BackLight_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
TFT_BackLight_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
TFT_BackLight_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
TFT_BackLight_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
TFT_BackLight_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
TFT_BackLight_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
TFT_BackLight_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
TFT_BackLight_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1

/* led_green_rgb */
led_green_rgb__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
led_green_rgb__0__MASK EQU 0x10
led_green_rgb__0__PC EQU CYREG_PRT2_PC4
led_green_rgb__0__PORT EQU 2
led_green_rgb__0__SHIFT EQU 4
led_green_rgb__AG EQU CYREG_PRT2_AG
led_green_rgb__AMUX EQU CYREG_PRT2_AMUX
led_green_rgb__BIE EQU CYREG_PRT2_BIE
led_green_rgb__BIT_MASK EQU CYREG_PRT2_BIT_MASK
led_green_rgb__BYP EQU CYREG_PRT2_BYP
led_green_rgb__CTL EQU CYREG_PRT2_CTL
led_green_rgb__DM0 EQU CYREG_PRT2_DM0
led_green_rgb__DM1 EQU CYREG_PRT2_DM1
led_green_rgb__DM2 EQU CYREG_PRT2_DM2
led_green_rgb__DR EQU CYREG_PRT2_DR
led_green_rgb__INP_DIS EQU CYREG_PRT2_INP_DIS
led_green_rgb__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
led_green_rgb__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
led_green_rgb__LCD_EN EQU CYREG_PRT2_LCD_EN
led_green_rgb__MASK EQU 0x10
led_green_rgb__PORT EQU 2
led_green_rgb__PRT EQU CYREG_PRT2_PRT
led_green_rgb__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
led_green_rgb__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
led_green_rgb__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
led_green_rgb__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
led_green_rgb__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
led_green_rgb__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
led_green_rgb__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
led_green_rgb__PS EQU CYREG_PRT2_PS
led_green_rgb__SHIFT EQU 4
led_green_rgb__SLW EQU CYREG_PRT2_SLW

/* joystick_button */
joystick_button__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
joystick_button__0__MASK EQU 0x04
joystick_button__0__PC EQU CYREG_PRT0_PC2
joystick_button__0__PORT EQU 0
joystick_button__0__SHIFT EQU 2
joystick_button__AG EQU CYREG_PRT0_AG
joystick_button__AMUX EQU CYREG_PRT0_AMUX
joystick_button__BIE EQU CYREG_PRT0_BIE
joystick_button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
joystick_button__BYP EQU CYREG_PRT0_BYP
joystick_button__CTL EQU CYREG_PRT0_CTL
joystick_button__DM0 EQU CYREG_PRT0_DM0
joystick_button__DM1 EQU CYREG_PRT0_DM1
joystick_button__DM2 EQU CYREG_PRT0_DM2
joystick_button__DR EQU CYREG_PRT0_DR
joystick_button__INP_DIS EQU CYREG_PRT0_INP_DIS
joystick_button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
joystick_button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
joystick_button__LCD_EN EQU CYREG_PRT0_LCD_EN
joystick_button__MASK EQU 0x04
joystick_button__PORT EQU 0
joystick_button__PRT EQU CYREG_PRT0_PRT
joystick_button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
joystick_button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
joystick_button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
joystick_button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
joystick_button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
joystick_button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
joystick_button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
joystick_button__PS EQU CYREG_PRT0_PS
joystick_button__SHIFT EQU 2
joystick_button__SLW EQU CYREG_PRT0_SLW

/* joystick_vertical */
joystick_vertical__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
joystick_vertical__0__MASK EQU 0x02
joystick_vertical__0__PC EQU CYREG_PRT0_PC1
joystick_vertical__0__PORT EQU 0
joystick_vertical__0__SHIFT EQU 1
joystick_vertical__AG EQU CYREG_PRT0_AG
joystick_vertical__AMUX EQU CYREG_PRT0_AMUX
joystick_vertical__BIE EQU CYREG_PRT0_BIE
joystick_vertical__BIT_MASK EQU CYREG_PRT0_BIT_MASK
joystick_vertical__BYP EQU CYREG_PRT0_BYP
joystick_vertical__CTL EQU CYREG_PRT0_CTL
joystick_vertical__DM0 EQU CYREG_PRT0_DM0
joystick_vertical__DM1 EQU CYREG_PRT0_DM1
joystick_vertical__DM2 EQU CYREG_PRT0_DM2
joystick_vertical__DR EQU CYREG_PRT0_DR
joystick_vertical__INP_DIS EQU CYREG_PRT0_INP_DIS
joystick_vertical__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
joystick_vertical__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
joystick_vertical__LCD_EN EQU CYREG_PRT0_LCD_EN
joystick_vertical__MASK EQU 0x02
joystick_vertical__PORT EQU 0
joystick_vertical__PRT EQU CYREG_PRT0_PRT
joystick_vertical__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
joystick_vertical__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
joystick_vertical__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
joystick_vertical__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
joystick_vertical__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
joystick_vertical__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
joystick_vertical__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
joystick_vertical__PS EQU CYREG_PRT0_PS
joystick_vertical__SHIFT EQU 1
joystick_vertical__SLW EQU CYREG_PRT0_SLW

/* joystick_horizontal */
joystick_horizontal__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
joystick_horizontal__0__MASK EQU 0x01
joystick_horizontal__0__PC EQU CYREG_PRT0_PC0
joystick_horizontal__0__PORT EQU 0
joystick_horizontal__0__SHIFT EQU 0
joystick_horizontal__AG EQU CYREG_PRT0_AG
joystick_horizontal__AMUX EQU CYREG_PRT0_AMUX
joystick_horizontal__BIE EQU CYREG_PRT0_BIE
joystick_horizontal__BIT_MASK EQU CYREG_PRT0_BIT_MASK
joystick_horizontal__BYP EQU CYREG_PRT0_BYP
joystick_horizontal__CTL EQU CYREG_PRT0_CTL
joystick_horizontal__DM0 EQU CYREG_PRT0_DM0
joystick_horizontal__DM1 EQU CYREG_PRT0_DM1
joystick_horizontal__DM2 EQU CYREG_PRT0_DM2
joystick_horizontal__DR EQU CYREG_PRT0_DR
joystick_horizontal__INP_DIS EQU CYREG_PRT0_INP_DIS
joystick_horizontal__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
joystick_horizontal__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
joystick_horizontal__LCD_EN EQU CYREG_PRT0_LCD_EN
joystick_horizontal__MASK EQU 0x01
joystick_horizontal__PORT EQU 0
joystick_horizontal__PRT EQU CYREG_PRT0_PRT
joystick_horizontal__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
joystick_horizontal__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
joystick_horizontal__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
joystick_horizontal__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
joystick_horizontal__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
joystick_horizontal__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
joystick_horizontal__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
joystick_horizontal__PS EQU CYREG_PRT0_PS
joystick_horizontal__SHIFT EQU 0
joystick_horizontal__SLW EQU CYREG_PRT0_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x800
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
