---
title: "Verilog: Why is my '<<' operator acting weird? ðŸ¤”"
date: '2024-11-08'
id: 'verilog-why-is-my-operator-acting-weird'
---

```verilog
parameter ADDR_WIDTH = 8;
parameter RAM_DEPTH = 1 << ADDR_WIDTH; 
```
