
# CPU-MIPS
Verilog implementation of a fully functional single-cycle MIPS CPU. The CPU will be able to run at least 10 assembly instructions. You can then program it in assembly or even C. 

<p align="center">
        <img src="https://sm.ign.com/t/ign_hu/screenshot/default/brand-and-logo-wallpaper-intel-logo-2560x1024_7ub7.1280.jpg"
             ">
    </a>
</p>


## Quartus II Installation
> The simulator is free to install and can be downloaded from the following link [Intel® Quartus® II](https://www.intel.com/content/www/us/en/software-kit/711791/intel-quartus-ii-web-edition-design-software-version-13-0sp1-for-windows.html).

## Sprints

This macro project will be subdivided into approximately 10 sprints. A new CPU component will be implemented in each sprint.

- [Sprint 1](https://github.com/NibiruFT/CPU-MIPS/tree/main/Sprint%201): First Project
- [Sprint 2](https://github.com/NibiruFT/CPU-MIPS/tree/main/Sprint%202): Verilog Review - Building Blocks
- [Sprint 3](https://github.com/NibiruFT/CPU-MIPS/tree/main/Sprint%203): Bank of Registers
- [Sprint 4](https://github.com/NibiruFT/CPU-MIPS/tree/main/Sprint%204): Logic and Arithmetic Unit (ALU)
- [Sprint 5](https://github.com/NibiruFT/CPU-MIPS/tree/main/Sprint%205): Control Unit
- [Sprint 6](https://github.com/NibiruFT/CPU-MIPS/tree/main/Sprint%206): Memory
- [Sprint 7](https://github.com/NibiruFT/CPU-MIPS/tree/main/Sprint%207): Detour instructions
- [Sprint 8](https://github.com/NibiruFT/CPU-MIPS/tree/main/Sprint%208): Parallel Input/Output
- [Sprint 9](https://github.com/NibiruFT/CPU-MIPS/tree/main/Sprint%209): Programming in Assembly
- [Sprint 10](https://github.com/NibiruFT/CPU-MIPS/tree/main/Sprint%2010): New features
- [Final Project](https://drive.google.com/file/d/1Vd1tH8Jyzs-5ZHSOEnIuy79pXlHDQCXy/view): Tic-tac-toe game
