{"Mehrdad Mojtahedi": [0, ["New methods for parallel pattern fast fault simulation for synchronous sequential circuits", ["Mehrdad Mojtahedi", "Walter Geisselhardt"], "https://doi.org/10.1109/ICCAD.1993.580022", "iccad", 1993]], "Gwan S. Choi": [0.3561391308903694, ["Fault behavior dictionary for simulation of device-level transients", ["Gwan S. Choi", "Ravishankar K. Iyer", "Daniel G. Saab"], "https://doi.org/10.1109/ICCAD.1993.580023", "iccad", 1993]], "Hyung Ki Lee": [0.9998379498720169, ["New methods of improving parallel fault simulation in synchronous sequential circuits", ["Hyung Ki Lee", "Dong Sam Ha"], "https://doi.org/10.1109/ICCAD.1993.580024", "iccad", 1993]], "Sujit Dey": [0, ["Exploiting hardware sharing in high-level synthesis for partial scan optimization", ["Sujit Dey", "Miodrag Potkonjak", "Rabindra K. Roy"], "https://doi.org/10.1109/ICCAD.1993.580025", "iccad", 1993]], "Lisa M. Guerra": [0, ["High level synthesis for reconfigurable datapath structures", ["Lisa M. Guerra", "Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.1993.580026", "iccad", 1993]], "Haidar Harmanani": [0, ["An improved method for RTL synthesis with testability tradeoffs", ["Haidar Harmanani", "Christos A. Papachristou"], "https://doi.org/10.1109/ICCAD.1993.580027", "iccad", 1993]], "Hiroshige Fujii": [0, ["Interleaving based variable ordering methods for ordered binary decision diagrams", ["Hiroshige Fujii", "Goichi Ootomo", "Chikahiro Hori"], "https://doi.org/10.1109/ICCAD.1993.580028", "iccad", 1993]], "Richard Rudell": [0, ["Dynamic variable ordering for ordered binary decision diagrams", ["Richard Rudell"], "https://doi.org/10.1109/ICCAD.1993.580029", "iccad", 1993]], "Hiroyuki Ochi": [0, ["Breadth-first manipulation of very large binary-decision diagrams", ["Hiroyuki Ochi", "Koichi Yasuoka", "Shuzo Yajima"], "https://doi.org/10.1109/ICCAD.1993.580030", "iccad", 1993]], "S. Y. Kim": [0.5, ["An efficient methodology for extraction and simulation of transmission lines for application specific electronic modules", ["S. Y. Kim", "Emre Tuncer", "Rohini Gupta", "Byron Krauter", "Thomas L. Savarino", "Dean P. Neikirk", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1993.580031", "iccad", 1993]], "Eli Chiprout": [0, ["Simulating 3-D retarded interconnect models using complex frequency hopping (CFH)", ["Eli Chiprout", "Hansruedi Heeb", "Michel S. Nakhla", "Albert E. Ruehli"], "https://doi.org/10.1109/ICCAD.1993.580032", "iccad", 1993]], "Jaebum Lee": [0.9989936351776123, ["Bounds on net lengths for high-speed PCB", ["Jaebum Lee", "Eugene Shragowitz", "David J. Poli"], "https://doi.org/10.1109/ICCAD.1993.580033", "iccad", 1993]], "Hua Xue": [0, ["A net-oriented method for realistic fault analysis", ["Hua Xue", "Chennian Di", "Jochen A. G. Jess"], "https://doi.org/10.1109/ICCAD.1993.580034", "iccad", 1993]], "Shambhu J. Upadhyaya": [0, ["On-chip test generation for combinational circuits by LFSR modification", ["Shambhu J. Upadhyaya", "Liang-Chi Chen"], "https://doi.org/10.1109/ICCAD.1993.580035", "iccad", 1993]], "Naveena Nagi": [0, ["Fault-based automatic test generator for linear analog circuits", ["Naveena Nagi", "Abhijit Chatterjee", "Ashok Balivada", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1993.580036", "iccad", 1993]], "Hyuk-Jae Jang": [0.999983012676239, ["A grid-based approach for connectivity binding with geometric costs", ["Hyuk-Jae Jang", "Barry M. Pangrle"], "https://doi.org/10.1109/ICCAD.1993.580037", "iccad", 1993]], "Vasily G. Moshnyaga": [0, ["Layout-driven module selection for register-transfer synthesis of sub-micron ASIC's", ["Vasily G. Moshnyaga", "Hiroshi Mori", "Hidetoshi Onodera", "Keikichi Tamaru"], "https://doi.org/10.1109/ICCAD.1993.580038", "iccad", 1993]], "Elke A. Rundensteiner": [0, ["Design tool integration using object-oriented database views", ["Elke A. Rundensteiner"], "https://doi.org/10.1109/ICCAD.1993.580039", "iccad", 1993]], "Jason Cong": [0, ["Beyond the combinatorial limit in depth minimization for LUT-based FPGA designs", ["Jason Cong", "Yuzheng Ding"], "https://doi.org/10.1109/ICCAD.1993.580040", "iccad", 1993], ["Optimal wiresizing under the distributed Elmore delay model", ["Jason Cong", "Kwok-Shing Leung"], "https://doi.org/10.1109/ICCAD.1993.580152", "iccad", 1993]], "Rajeev Murgai": [0, ["Cube-packing and two-level minimization", ["Rajeev Murgai", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1993.580041", "iccad", 1993]], "Chau-Shen Chen": [0, ["Combining technology mapping and placement for delay-optimization in FPGA designs", ["Chau-Shen Chen", "Yu-Wen Tsay", "TingTing Hwang", "Allen C.-H. Wu", "Youn-Long Lin"], "https://doi.org/10.1109/ICCAD.1993.580042", "iccad", 1993]], "Chih-Po Wen": [0, ["Parallel timing simulation on a distributed memory multiprocessor", ["Chih-Po Wen", "Katherine A. Yelick"], "https://doi.org/10.1109/ICCAD.1993.580043", "iccad", 1993]], "Anirudh Devgan": [0, ["Event driven adaptively controlled explicit simulation of integrated circuits", ["Anirudh Devgan", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1993.580044", "iccad", 1993]], "Richard J. Trihy": [0, ["Simulating sigma-delta modulators in AWEswit", ["Richard J. Trihy", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1993.580045", "iccad", 1993]], "Henrik Hulgaard": [0, ["Practical applications of an efficient time separation of events algorithm", ["Henrik Hulgaard", "Steven M. Burns", "Tod Amon", "Gaetano Borriello"], "https://doi.org/10.1109/ICCAD.1993.580046", "iccad", 1993]], "Timothy M. Burks": [0, ["Min-max linear programming and the timing analysis of digital circuits", ["Timothy M. Burks", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.1993.580047", "iccad", 1993]], "Narendra V. Shenoy": [0, ["Minimum padding to satisfy short path constraints", ["Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1993.580048", "iccad", 1993]], "Hyunchul Shin": [0.999739021062851, ["A combined hierarchical placement algorithm", ["Hyunchul Shin", "Chunghee Kim", "Wonjong Kim", "Myoungsub Oh", "Kwangjoon Rhee", "Seogyun Choi", "Heasoo Chung"], "https://doi.org/10.1109/ICCAD.1993.580050", "iccad", 1993]], "Wern-Jieh Sun": [7.44244466055477e-09, ["Efficient and effective placement for very large circuits", ["Wern-Jieh Sun", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1993.580051", "iccad", 1993]], "Chih-Liang Eric Cheng": [0, ["SEFOP: a novel approach to data path module placement", ["Chih-Liang Eric Cheng", "Ching-yen Ho"], "https://doi.org/10.1109/ICCAD.1993.580052", "iccad", 1993]], "Thomas Tamisier": [0, ["Computing the observable equivalence relation of a finite state machine", ["Thomas Tamisier"], "https://doi.org/10.1109/ICCAD.1993.580053", "iccad", 1993]], "R. Iris Bahar": [0, ["Algebraic decision diagrams and their applications", ["R. Iris Bahar", "Erica A. Frohm", "Charles M. Gaona", "Gary D. Hachtel", "Enrico Macii", "Abelardo Pardo", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1993.580054", "iccad", 1993]], "Aarti Gupta": [0, ["Representation and symbolic manipulation of linearly inductive Boolean functions", ["Aarti Gupta", "Allan L. Fisher"], "https://doi.org/10.1109/ICCAD.1993.580055", "iccad", 1993]], "Dinesh D. Gaitonde": [0, ["Test quality and yield analysis using the DEFAM defect to fault mapper", ["Dinesh D. Gaitonde", "Duncan M. Hank Walker"], "https://doi.org/10.1109/ICCAD.1993.580056", "iccad", 1993]], "Sachin S. Sapatnekar": [0, ["Convexity-based algorithms for design centering", ["Sachin S. Sapatnekar", "Pravin M. Vaidya", "Steve M. Kang"], "https://doi.org/10.1109/ICCAD.1993.580057", "iccad", 1993]], "Julie Chen": [0, ["Style: a technology-independent approach to statistical design", ["Julie Chen", "Andrew T. Yang"], "https://doi.org/10.1109/ICCAD.1993.580058", "iccad", 1993]], "Kerry S. Lowe": [0, ["Gate sizing and buffer insertion for optimizing performance in power constrained BiCMOS circuits", ["Kerry S. Lowe", "P. Glenn Gulak"], "https://doi.org/10.1109/ICCAD.1993.580059", "iccad", 1993]], "Weitong Chuang": [0, ["A unified algorithm for gate sizing and clock skew optimization to minimize sequential circuit area", ["Weitong Chuang", "Sachin S. Sapatnekar", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1993.580060", "iccad", 1993]], "Chi-Ying Tsui": [0, ["Efficient estimation of dynamic power consumption under a real delay model", ["Chi-Ying Tsui", "Massoud Pedram", "Alvin M. Despain"], "https://doi.org/10.1109/ICCAD.1993.580061", "iccad", 1993]], "Massoud Pedram": [0, ["Architecture and routability analysis for row-based FPGAs", ["Massoud Pedram", "Bahman S. Nobandegani", "Bryan Preas"], "https://doi.org/10.1109/ICCAD.1993.580062", "iccad", 1993]], "Gabriele Saucier": [0, ["Partitioning with cone structures", ["Gabriele Saucier", "Daniel R. Brasen", "J. P. Hiol"], "https://doi.org/10.1109/ICCAD.1993.580063", "iccad", 1993]], "Enric Pastor": [0, ["Polynomial algorithms for the synthesis for hazard-free circuits from signal transition graphs", ["Enric Pastor", "Jordi Cortadella"], "https://doi.org/10.1109/ICCAD.1993.580065", "iccad", 1993]], "Kenneth Y. Yun": [1.572975812103028e-10, ["Unifying synchronous/asynchronous state machine synthesis", ["Kenneth Y. Yun", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1993.580066", "iccad", 1993]], "Peter A. Beerel": [0, ["Efficient verification of determinate speed-independent circuits", ["Peter A. Beerel", "Jerry R. Burch", "Teresa H. Y. Meng"], "https://doi.org/10.1109/ICCAD.1993.580067", "iccad", 1993]], "Mark W. Reichelt": [0, ["Accelerated waveform methods for parallel transient simulation of semiconductor devices", ["Mark W. Reichelt", "Andrew Lumsdaine", "Jacob K. White"], "https://doi.org/10.1109/ICCAD.1993.580068", "iccad", 1993]], "Mi-Chang Chang": [0.8386124670505524, ["An accurate grid local truncation error for device simulation", ["Mi-Chang Chang", "Jue-Hsien Chern", "Ping Yang"], "https://doi.org/10.1109/ICCAD.1993.580069", "iccad", 1993]], "X. Cai": [0, ["A relaxation/multipole-accelerated scheme for self-consistent electromechanical analysis of complex 3-D microelectromechanical structures", ["X. Cai", "H. Yie", "P. Osterberg", "J. Gilbert", "Stephen D. Senturia", "Jacob K. White"], "https://doi.org/10.1109/ICCAD.1993.580070", "iccad", 1993]], "Brian Lockyear": [0, ["The practical application of retiming to the design of high-performance systems", ["Brian Lockyear", "Carl Ebeling"], "https://doi.org/10.1109/ICCAD.1993.580071", "iccad", 1993]], "Lung-Tien Liu": [0, ["Performance-driven partitioning using retiming and replication", ["Lung-Tien Liu", "Minshine Shih", "Nan-Chi Chou", "Chung-Kuan Cheng", "Walter H. Ku"], "https://doi.org/10.1109/ICCAD.1993.580072", "iccad", 1993]], "Alexander T. Ishii": [0, ["Retiming gated-clocks and precharged circuit structures", ["Alexander T. Ishii"], "https://doi.org/10.1109/ICCAD.1993.580073", "iccad", 1993]], "Luis Entrena": [0, ["Sequential logic optimization by redundancy addition and removal", ["Luis Entrena", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.1993.580074", "iccad", 1993]], "Yosinori Watanabe": [0, ["The maximum set of permissible behaviors for FSM networks", ["Yosinori Watanabe", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1993.580075", "iccad", 1993]], "Huey-Yih Wang": [1.1656849778773903e-06, ["Input don't care sequences in FSM networks", ["Huey-Yih Wang", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1993.580076", "iccad", 1993]], "Christopher Michael": [0, ["A flexible statistical model for CAD of submicrometer analog CMOS integrated circuits", ["Christopher Michael", "Christopher J. Abel", "C. S. Teng"], "https://doi.org/10.1109/ICCAD.1993.580077", "iccad", 1993]], "Pradip Mandal": [0, ["Macromodeling of the A.C. characteristics of CMOS Op-amps", ["Pradip Mandal", "V. Visvanathan"], "https://doi.org/10.1109/ICCAD.1993.580078", "iccad", 1993]], "Edward W. Y. Liu": [0, ["Nyquist data converter testing and yield analysis using behavioral simulation", ["Edward W. Y. Liu", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1993.580079", "iccad", 1993]], "Andrea Casotto": [0, ["Run-time requirement tracing", ["Andrea Casotto"], "https://doi.org/10.1109/ICCAD.1993.580080", "iccad", 1993]], "K. Olav ten Bosch": [0, ["A flow-based user interface for efficient execution of the design cycle", ["K. Olav ten Bosch", "Pieter van der Wolf", "Peter Bingley"], "https://doi.org/10.1109/ICCAD.1993.580081", "iccad", 1993]], "Eric J. Golin": [0, ["A visual design environment", ["Eric J. Golin", "Annette C. Feng", "Linus Huang", "Eric Hughes"], "https://doi.org/10.1109/ICCAD.1993.580082", "iccad", 1993]], "Shantanu Dutt": [0, ["New faster Kernighan-Lin-type graph-partitioning algorithms", ["Shantanu Dutt"], "https://doi.org/10.1109/ICCAD.1993.580083", "iccad", 1993]], "Mark Beardslee": [0, ["An algorithm for improving partitions of pin-limited multi-chip systems", ["Mark Beardslee", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1993.580084", "iccad", 1993]], "Majid Sarrafzadeh": [0, ["Transforming an arbitrary floorplan into a sliceable one", ["Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1993.580085", "iccad", 1993]], "Wolfgang Ecker": [0, ["State look ahead technique for cycle optimization of interacting finite state Moore machines", ["Wolfgang Ecker", "M. Hofmeister"], "https://doi.org/10.1109/ICCAD.1993.580086", "iccad", 1993]], "Jose C. Monteiro": [0, ["Retiming sequential circuits for low power", ["Jose C. Monteiro", "Srinivas Devadas", "Abhijit Ghosh"], "https://doi.org/10.1109/ICCAD.1993.580087", "iccad", 1993]], "Gary D. Hachtel": [0, ["A symbolic algorithm for maximum flow in 0-1 networks", ["Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1993.580088", "iccad", 1993]], "Edoardo Charbon": [0, ["Generalized constraint generation for analog circuit design", ["Edoardo Charbon", "Enrico Malavasi", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1993.580089", "iccad", 1993]], "Bulent Basaran": [0, ["Latchup-aware placement and parasitic-bounded routing of custom analog cells", ["Bulent Basaran", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1993.580090", "iccad", 1993]], "Nishath K. Verghese": [0, ["A unified approach to simulating electrical and thermal substrate coupling interactions in ICs", ["Nishath K. Verghese", "Sang-Soo Lee", "David J. Allstot"], "https://doi.org/10.1109/ICCAD.1993.580091", "iccad", 1993]], "Irith Pomeranz": [0, ["Test generation for path delay faults based on learning", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1993.580092", "iccad", 1993], ["On diagnosis and correction of design errors", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1993.580104", "iccad", 1993]], "Seiji Kajihara": [0, ["Test generation for multiple faults based on parallel vector pair analysis", ["Seiji Kajihara", "Tetsuji Sumioka", "Kozo Kinoshita"], "https://doi.org/10.1109/ICCAD.1993.580093", "iccad", 1993]], "Debashis Bhattacharya": [0, ["Boolean algebraic test generation using a distributed system", ["Debashis Bhattacharya", "Prathima Agrawal"], "https://doi.org/10.1109/ICCAD.1993.580094", "iccad", 1993]], "Steve C.-Y. Huang": [0, ["Scheduling a minimum dependence in FSMs", ["Steve C.-Y. Huang", "Wayne H. Wolf"], "https://doi.org/10.1109/ICCAD.1993.580095", "iccad", 1993]], "Yuan-Long Jeang": [0, ["High throughput pipelined data path synthesis by conserving the regularity of nested loops", ["Yuan-Long Jeang", "Yu-Chin Hsu", "Jhing-Fa Wang", "Jau-Yien Lee"], "https://doi.org/10.1109/ICCAD.1993.580096", "iccad", 1993]], "Adwin H. Timmer": [0, ["Execution interval analysis under resource constraints", ["Adwin H. Timmer", "Jochen A. G. Jess"], "https://doi.org/10.1109/ICCAD.1993.580097", "iccad", 1993]], "Alok Jain": [0, ["Inverter minimization in multi-level logic networks", ["Alok Jain", "Randal E. Bryant"], "https://doi.org/10.1109/ICCAD.1993.580098", "iccad", 1993]], "K. Kodandapani": [0, ["A simple algorithm for fanout optimization using high-performance buffer libraries", ["K. Kodandapani", "Joel Grodstein", "Antun Domic", "Herve J. Touati"], "https://doi.org/10.1109/ICCAD.1993.580099", "iccad", 1993]], "Robert N. Mayo": [0, ["Boolean matching for full-custom ECL gates", ["Robert N. Mayo", "Herve J. Touati"], "https://doi.org/10.1109/ICCAD.1993.580100", "iccad", 1993]], "Kai Zhu": [0, ["Switch module design with application to two-dimensional segmentation design", ["Kai Zhu", "D. F. Wong", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.1993.580101", "iccad", 1993]], "Yachyang Sun": [0.5, ["Routing for symmetric FPGAs and FPICs", ["Yachyang Sun", "Ting-Chi Wang", "Chak-Kuen Wong", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1993.580102", "iccad", 1993]], "William Swartz": [0, ["A new generalized row-based global router", ["William Swartz", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1993.580103", "iccad", 1993]], "Paul G. Ryan": [0, ["Fault dictionary compression and equivalence class computation for sequential circuits", ["Paul G. Ryan", "W. Kent Fuchs", "Irith Pomeranz"], "https://doi.org/10.1109/ICCAD.1993.580105", "iccad", 1993]], "Yasushi Koseko": [0, ["Tri-state bus conflict checking method for ATPG using BDD", ["Yasushi Koseko", "Takuji Ogihara", "Shinichi Murai"], "https://doi.org/10.1109/ICCAD.1993.580106", "iccad", 1993]], "Miguel R. Corazao": [0, ["Instruction set mapping for performance optimization", ["Miguel R. Corazao", "Marwan A. Khalaf", "Lisa M. Guerra", "Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.1993.580107", "iccad", 1993]], "Werner Geurts": [0, ["Quadratic zero-one programming based synthesis of application specific data paths", ["Werner Geurts", "Francky Catthoor", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1993.580108", "iccad", 1993]], "Alauddin Alomary": [0, ["An ASIP instruction set optimization algorithm with functional module sharing constraint", ["Alauddin Alomary", "Takeharu Nakata", "Yoshimichi Honma", "Masaharu Imai", "Nobuyuki Hikichi"], "https://doi.org/10.1109/ICCAD.1993.580109", "iccad", 1993]], "Daniel Brand": [0, ["Verification of large synthesized designs", ["Daniel Brand"], "https://doi.org/10.1109/ICCAD.1993.580110", "iccad", 1993]], "Wolfgang Kunz": [0, ["HANNIBAL: an efficient tool for logic verification based on recursive learning", ["Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.1993.580111", "iccad", 1993]], "Amelia Shen": [0, ["Probabilistic construction and manipulation of free Boolean diagrams", ["Amelia Shen", "Srinivas Devadas", "Abhijit Ghosh"], "https://doi.org/10.1109/ICCAD.1993.580112", "iccad", 1993]], "Peter Marwedel": [0, ["Tree-based mapping of algorithms to predefined structures", ["Peter Marwedel"], "https://doi.org/10.1109/ICCAD.1993.580119", "iccad", 1993]], "Ing-Jer Huang": [0, ["Hardware/software resolution of pipeline hazards in pipeline synthesis of instruction set processors", ["Ing-Jer Huang", "Alvin M. Despain"], "https://doi.org/10.1109/ICCAD.1993.580120", "iccad", 1993]], "Raj S. Mitra": [0, ["Rapid prototyping of microprocessor-based systems", ["Raj S. Mitra", "Biswaroop Guha", "Anupam Basu"], "https://doi.org/10.1109/ICCAD.1993.580121", "iccad", 1993]], "Stan Y. Liao": [0, ["Boolean factorization using multiple-valued minimization", ["Stan Y. Liao", "Srinivas Devadas", "Abhijit Ghosh"], "https://doi.org/10.1109/ICCAD.1993.580122", "iccad", 1993]], "Jerry R. Burch": [0, ["Modeling hierarchical combinational circuits", ["Jerry R. Burch", "David L. Dill", "Elizabeth Wolf", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1993.580149", "iccad", 1993]], "Sharad Malik": [0, ["Analysis of cyclic combinational circuits", ["Sharad Malik"], "https://doi.org/10.1109/ICCAD.1993.580150", "iccad", 1993]], "Qing Zhu": [0, ["Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models", ["Qing Zhu", "Wayne Wei-Ming Dai", "Joe G. Xi"], "https://doi.org/10.1109/ICCAD.1993.580151", "iccad", 1993]], "Robert J. Carragher": [0, ["An efficient algorithm for the net matching problem", ["Robert J. Carragher", "Chung-Kuan Cheng", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.1993.580153", "iccad", 1993]], "Chien-In Henry Chen": [0, ["Logic partitioning to pseudo-exhaustive test for BIST design", ["Chien-In Henry Chen", "Joel T. Yuen"], "https://doi.org/10.1109/ICCAD.1993.580154", "iccad", 1993]], "Dipanwita Roy Chowdhury": [0, ["Cellular automata based synthesis of easily and fully testable FSMs", ["Dipanwita Roy Chowdhury", "Supratik Chakraborty", "B. Vamsi", "B. Pal Chaudhuri"], "https://doi.org/10.1109/ICCAD.1993.580155", "iccad", 1993]], "Meryem Marzouki": [0, ["Unifying test and diagnosis of interconnects and logic clusters in partial boundary scan boards", ["Meryem Marzouki", "Marcelo Lubaszewski", "Mohamed Hedi Touati"], "https://doi.org/10.1109/ICCAD.1993.580156", "iccad", 1993]], "Tilman Kolks": [0, ["Sizing and verification of communication buffers for communicating processes", ["Tilman Kolks", "Bill Lin", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1993.580157", "iccad", 1993]], "Dhiraj K. Pradhan": [0, ["Buffer assignment for data driven architectures", ["Dhiraj K. Pradhan", "Mitrajit Chatterjee", "Savita Banerjee"], "https://doi.org/10.1109/ICCAD.1993.580158", "iccad", 1993]], "Florin Balasa": [0, ["Exact evaluation of memory size for multi-dimensional signal processing systems", ["Florin Balasa", "Francky Catthoor", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1993.580159", "iccad", 1993]], "Ted Stanion": [0, ["Maximum projections of don't care conditions in a Boolean network", ["Ted Stanion", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1993.580160", "iccad", 1993]], "Dirk Moller": [0, ["Detection of symmetry of Boolean functions represented by ROBDDs", ["Dirk Moller", "Janett Mohnke", "Michael Weber"], "https://doi.org/10.1109/ICCAD.1993.580161", "iccad", 1993]], "Yung-Te Lai": [0, ["FGILP: an integer linear program solver based on function graphs", ["Yung-Te Lai", "Massoud Pedram", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.1993.580162", "iccad", 1993]], "Tong Gao": [0, ["Minimum crosstalk channel routing", ["Tong Gao", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1993.580163", "iccad", 1993]], "Kamal Chaudhary": [0, ["A spacing algorithm for performance enhancement and cross-talk reduction", ["Kamal Chaudhary", "Akira Onozawa", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.1993.580164", "iccad", 1993]], "Lih-Yang Wang": [0.31889093667268753, ["A graph-based simplex algorithm for minimizing the layout size and the delay on timing critical paths", ["Lih-Yang Wang", "Yen-Tai Lai", "Bin-Da Liu", "Ting-Chung Chang"], "https://doi.org/10.1109/ICCAD.1993.580165", "iccad", 1993]], "Sridhar Narayanan": [0, ["Reconfigurable scan chains: a novel approach to reduce test application time", ["Sridhar Narayanan", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1993.580166", "iccad", 1993]], "Ben Mathew": [0, ["Augmented partial reset", ["Ben Mathew", "Daniel G. Saab"], "https://doi.org/10.1109/ICCAD.1993.580167", "iccad", 1993]], "Debaditya Mukherjee": [0, ["Merging multiple FSM controllers for DFT/BIST hardware", ["Debaditya Mukherjee", "Massoud Pedram", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1993.580168", "iccad", 1993]], "Paul E. R. Lippens": [0, ["Allocation of multiport memories for hierarchical data stream", ["Paul E. R. Lippens", "Jef L. van Meerbergen", "Wim F. J. Verhaegh", "Albert van der Werf"], "https://doi.org/10.1109/ICCAD.1993.580169", "iccad", 1993]], "Kamlesh Rath": [0, ["Behavior tables: a basis for system representation and transformational system synthesis", ["Kamlesh Rath", "M. Esen Tuna", "Steven D. Johnson"], "https://doi.org/10.1109/ICCAD.1993.580170", "iccad", 1993]], "Lawrence F. Arnstein": [0, ["A general consistency technique for increasing the controllability of high level synthesis tools", ["Lawrence F. Arnstein", "Donald E. Thomas"], "https://doi.org/10.1109/ICCAD.1993.580171", "iccad", 1993]], "Peter Dahlgren": [0, ["Efficient modeling of switch-level networks containing undetermined logic node states", ["Peter Dahlgren", "Peter Liden"], "https://doi.org/10.1109/ICCAD.1993.580172", "iccad", 1993]], "Russell Kao": [0, ["Piecewise linear models for Rsim", ["Russell Kao", "Mark Horowitz"], "https://doi.org/10.1109/ICCAD.1993.580173", "iccad", 1993]], "Yun Sik Lee": [0.9549291431903839, ["Parallel multi-delay simulation", ["Yun Sik Lee", "Peter M. Maurer"], "https://doi.org/10.1109/ICCAD.1993.580174", "iccad", 1993]], "Arjan J. van Genderen": [0, ["Hierarchical extraction of 3D interconnect capacitances in large regular VLSI structures", ["Arjan J. van Genderen", "N. P. van der Meijs"], "https://doi.org/10.1109/ICCAD.1993.580175", "iccad", 1993]], "Mario A. Lopez": [0, ["A fast algorithm for VLSI net extraction", ["Mario A. Lopez", "Ravi Janardan", "Sartaj K. Sahni"], "https://doi.org/10.1109/ICCAD.1993.580176", "iccad", 1993]], "Takumi Okamoto": [0, ["A new feed-through assignment algorithm based on a flow model", ["Takumi Okamoto", "Masaki Ishikawa", "Tomoyuki Fujita"], "https://doi.org/10.1109/ICCAD.1993.580177", "iccad", 1993]]}