LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY decoder_TB IS
END decoder_TB;

ARCHITECTURE behavior OF decoder_TB IS 
  
    COMPONENT decoder
    PORT(
         a : IN  std_logic_vector(1 downto 0);
         b : OUT  std_logic_vector(3 downto 0)
        );
    END COMPONENT;
    
    -- Inputs
    signal a : std_logic_vector(1 downto 0) := (others => '0');
    
    -- Outputs
    signal b : std_logic_vector(3 downto 0);

BEGIN
    -- Instantiate the decoder component
    uut: decoder PORT MAP (
          a => a,
          b => b
        );
    
    -- Stimulus process
    stim_proc: process
    begin
        a <= "00";  wait for 100 ns;
        a <= "01";  wait for 100 ns;
        a <= "10";  wait for 100 ns;
        a <= "11";  wait for 100 ns;
        wait;
    end process;

END;
