Running: C:\Xilinx\12.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/Top_lvlTB_isim_beh.exe -prj C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/Top_lvlTB_beh.prj work.Top_lvlTB work.glbl 
ISim M.63c (signature 0x7dea747)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/../../Lab_6_mod14/Lab_6_mod14/Barrell_Shift.v\" into library work
Analyzing Verilog file \"C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/MPY_32.v\" into library work
Analyzing Verilog file \"C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/MIPS_32.v\" into library work
Analyzing Verilog file \"C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/DIV_32.v\" into library work
Analyzing Verilog file \"C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/Register_File_32x32.v\" into library work
Analyzing Verilog file \"C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/Data_Memory.v\" into library work
Analyzing Verilog file \"C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/ALU_32.v\" into library work
Analyzing Verilog file \"C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/MCU.v\" into library work
WARNING:HDLCompiler:485 - "C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/MCU.v" Line 1993: Illegal format specifier ' for display
WARNING:HDLCompiler:485 - "C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/MCU.v" Line 2002: Illegal format specifier ' for display
Analyzing Verilog file \"C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/IntegerDataPath_2.v\" into library work
Analyzing Verilog file \"C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/InstructionUnit.v\" into library work
Analyzing Verilog file \"C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/I_O.v\" into library work
Analyzing Verilog file \"C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/CPU.v\" into library work
Analyzing Verilog file \"C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/Top_lvlTB.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module Data_Memory
Compiling module Instruction_Unit
Compiling module Register_File_32x32
Compiling module MIPS_32
Compiling module DIV_32
Compiling module MPY_32
Compiling module Barrell_Shift
Compiling module ALU_32
Compiling module IntegerDataPath_2
Compiling module MCU
Compiling module CPU
Compiling module I_O
Compiling module Top_lvlTB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable C:/Users/Ludwig/Documents/CECS 440 Comp Arch/CPU/MIPS/Top_lvlTB_isim_beh.exe
Fuse Memory Usage: 21664 KB
Fuse CPU Usage: 514 ms
