@W: MT529 :"c:\hdl\icestick\projects\leds_clock\mhz_to_1hz\mhz_to_1hz.v":8:2:8:7|Found inferred clock top_module|clk which controls 24 sequential elements including foo.counter[22:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
