// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="yuv_filter,hls_ip_2016_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=11.190000,HLS_SYN_LAT=2353228,HLS_SYN_TPT=none,HLS_SYN_MEM=12288,HLS_SYN_DSP=15,HLS_SYN_FF=911,HLS_SYN_LUT=1145}" *)

module yuv_filter (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_channels_ch1_address0,
        in_channels_ch1_ce0,
        in_channels_ch1_q0,
        in_channels_ch2_address0,
        in_channels_ch2_ce0,
        in_channels_ch2_q0,
        in_channels_ch3_address0,
        in_channels_ch3_ce0,
        in_channels_ch3_q0,
        in_width,
        in_height,
        out_channels_ch1_address0,
        out_channels_ch1_ce0,
        out_channels_ch1_we0,
        out_channels_ch1_d0,
        out_channels_ch2_address0,
        out_channels_ch2_ce0,
        out_channels_ch2_we0,
        out_channels_ch2_d0,
        out_channels_ch3_address0,
        out_channels_ch3_ce0,
        out_channels_ch3_we0,
        out_channels_ch3_d0,
        out_width,
        out_width_ap_vld,
        out_height,
        out_height_ap_vld,
        Y_scale,
        U_scale,
        V_scale
);

parameter    ap_ST_st1_fsm_0 = 5'b1;
parameter    ap_ST_st2_fsm_1 = 5'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 5'b100;
parameter    ap_ST_st11_fsm_3 = 5'b1000;
parameter    ap_ST_st12_fsm_4 = 5'b10000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_E = 32'b1110;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [21:0] in_channels_ch1_address0;
output   in_channels_ch1_ce0;
input  [7:0] in_channels_ch1_q0;
output  [21:0] in_channels_ch2_address0;
output   in_channels_ch2_ce0;
input  [7:0] in_channels_ch2_q0;
output  [21:0] in_channels_ch3_address0;
output   in_channels_ch3_ce0;
input  [7:0] in_channels_ch3_q0;
input  [15:0] in_width;
input  [15:0] in_height;
output  [21:0] out_channels_ch1_address0;
output   out_channels_ch1_ce0;
output   out_channels_ch1_we0;
output  [7:0] out_channels_ch1_d0;
output  [21:0] out_channels_ch2_address0;
output   out_channels_ch2_ce0;
output   out_channels_ch2_we0;
output  [7:0] out_channels_ch2_d0;
output  [21:0] out_channels_ch3_address0;
output   out_channels_ch3_ce0;
output   out_channels_ch3_we0;
output  [7:0] out_channels_ch3_d0;
output  [15:0] out_width;
output   out_width_ap_vld;
output  [15:0] out_height;
output   out_height_ap_vld;
input  [7:0] Y_scale;
input  [7:0] U_scale;
input  [7:0] V_scale;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg out_width_ap_vld;
reg out_height_ap_vld;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_20;
reg   [31:0] indvar_flatten_reg_226;
reg   [15:0] x_i_reg_237;
reg   [15:0] y_i_reg_248;
reg   [15:0] p_yuv_width_reg_492;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_95;
wire    grp_yuv_filter_rgb2yuv_fu_259_ap_done;
reg   [15:0] p_yuv_height_reg_497;
wire   [14:0] tmp_i_cast_fu_302_p1;
reg   [14:0] tmp_i_cast_reg_503;
wire   [14:0] tmp_1_i_cast_fu_306_p1;
reg   [14:0] tmp_1_i_cast_reg_508;
wire   [14:0] tmp_2_i_cast_fu_310_p1;
reg   [14:0] tmp_2_i_cast_reg_513;
wire   [31:0] bound_fu_476_p2;
reg   [31:0] bound_reg_518;
wire   [0:0] exitcond_flatten_fu_322_p2;
reg   [0:0] exitcond_flatten_reg_523;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_118;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter2;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter3;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter4;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter5;
wire   [31:0] indvar_flatten_next_fu_327_p2;
wire   [15:0] tmp_3_i_mid2_v_fu_352_p3;
reg   [15:0] tmp_3_i_mid2_v_reg_532;
wire   [22:0] tmp_3_fu_394_p2;
reg   [22:0] tmp_3_reg_537;
wire   [15:0] y_fu_400_p2;
wire   [63:0] tmp_3_cast_fu_406_p1;
reg   [63:0] tmp_3_cast_reg_547;
reg   [63:0] ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter2;
reg   [63:0] ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter3;
reg   [63:0] ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter4;
reg   [63:0] ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter5;
wire   [7:0] p_yuv_channels_ch1_q0;
reg   [7:0] Y_reg_569;
wire   [7:0] p_yuv_channels_ch2_q0;
reg   [7:0] U_reg_574;
wire   [7:0] p_yuv_channels_ch3_q0;
reg   [7:0] V_reg_579;
reg   [7:0] tmp_10_i_reg_584;
reg   [7:0] tmp_11_i_reg_589;
reg   [7:0] tmp_12_i_reg_594;
reg   [21:0] p_yuv_channels_ch1_address0;
reg    p_yuv_channels_ch1_ce0;
reg    p_yuv_channels_ch1_we0;
reg   [21:0] p_yuv_channels_ch2_address0;
reg    p_yuv_channels_ch2_ce0;
reg    p_yuv_channels_ch2_we0;
reg   [21:0] p_yuv_channels_ch3_address0;
reg    p_yuv_channels_ch3_ce0;
reg    p_yuv_channels_ch3_we0;
reg   [21:0] p_scale_channels_ch1_address0;
reg    p_scale_channels_ch1_ce0;
reg    p_scale_channels_ch1_we0;
wire   [7:0] p_scale_channels_ch1_q0;
reg   [21:0] p_scale_channels_ch2_address0;
reg    p_scale_channels_ch2_ce0;
reg    p_scale_channels_ch2_we0;
wire   [7:0] p_scale_channels_ch2_q0;
reg   [21:0] p_scale_channels_ch3_address0;
reg    p_scale_channels_ch3_ce0;
reg    p_scale_channels_ch3_we0;
wire   [7:0] p_scale_channels_ch3_q0;
wire    grp_yuv_filter_rgb2yuv_fu_259_ap_start;
wire    grp_yuv_filter_rgb2yuv_fu_259_ap_idle;
wire    grp_yuv_filter_rgb2yuv_fu_259_ap_ready;
wire   [21:0] grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch1_address0;
wire    grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch1_ce0;
wire   [21:0] grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch2_address0;
wire    grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch2_ce0;
wire   [21:0] grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch3_address0;
wire    grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch3_ce0;
wire   [21:0] grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch1_address0;
wire    grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch1_ce0;
wire    grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch1_we0;
wire   [7:0] grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch1_d0;
wire   [21:0] grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch2_address0;
wire    grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch2_ce0;
wire    grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch2_we0;
wire   [7:0] grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch2_d0;
wire   [21:0] grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch3_address0;
wire    grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch3_ce0;
wire    grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch3_we0;
wire   [7:0] grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch3_d0;
wire   [15:0] grp_yuv_filter_rgb2yuv_fu_259_ap_return_0;
wire   [15:0] grp_yuv_filter_rgb2yuv_fu_259_ap_return_1;
wire    grp_yuv_filter_yuv2rgb_fu_279_ap_start;
wire    grp_yuv_filter_yuv2rgb_fu_279_ap_done;
wire    grp_yuv_filter_yuv2rgb_fu_279_ap_idle;
wire    grp_yuv_filter_yuv2rgb_fu_279_ap_ready;
wire   [21:0] grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch1_address0;
wire    grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch1_ce0;
wire   [21:0] grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch2_address0;
wire    grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch2_ce0;
wire   [21:0] grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch3_address0;
wire    grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch3_ce0;
wire   [21:0] grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch1_address0;
wire    grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch1_ce0;
wire    grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch1_we0;
wire   [7:0] grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch1_d0;
wire   [21:0] grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch2_address0;
wire    grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch2_ce0;
wire    grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch2_we0;
wire   [7:0] grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch2_d0;
wire   [21:0] grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch3_address0;
wire    grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch3_ce0;
wire    grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch3_we0;
wire   [7:0] grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch3_d0;
wire   [15:0] grp_yuv_filter_yuv2rgb_fu_279_ap_return_0;
wire   [15:0] grp_yuv_filter_yuv2rgb_fu_279_ap_return_1;
reg   [15:0] x_i_phi_fu_241_p4;
reg    ap_reg_grp_yuv_filter_rgb2yuv_fu_259_ap_start;
reg    ap_reg_grp_yuv_filter_yuv2rgb_fu_279_ap_start;
reg    ap_sig_cseq_ST_st11_fsm_3;
reg    ap_sig_338;
reg    ap_sig_cseq_ST_st12_fsm_4;
reg    ap_sig_345;
wire   [0:0] exitcond_i5_fu_339_p2;
wire   [15:0] x_fu_333_p2;
wire   [12:0] tmp_fu_360_p1;
wire   [14:0] tmp_1_fu_372_p1;
wire   [22:0] p_shl_cast_fu_364_p3;
wire   [22:0] p_shl3_cast_fu_376_p3;
wire   [15:0] y_i_mid2_fu_344_p3;
wire   [22:0] tmp_5_i_cast_fu_390_p1;
wire   [22:0] tmp_2_fu_384_p2;
wire   [7:0] tmp_7_i_fu_415_p0;
wire   [7:0] tmp_7_i_fu_415_p1;
wire   [7:0] tmp_i_fu_423_p0;
wire   [7:0] tmp_i_fu_423_p1;
wire   [7:0] tmp_8_i_fu_431_p0;
wire   [7:0] tmp_8_i_fu_431_p1;
wire   [14:0] tmp_7_i_fu_415_p2;
wire   [14:0] tmp_i_fu_423_p2;
wire   [14:0] tmp_8_i_fu_431_p2;
wire   [15:0] bound_fu_476_p0;
wire   [15:0] bound_fu_476_p1;
reg   [4:0] ap_NS_fsm;
wire   [31:0] bound_fu_476_p00;
wire   [31:0] bound_fu_476_p10;
wire   [14:0] tmp_7_i_fu_415_p00;
wire   [14:0] tmp_8_i_fu_431_p00;
wire   [14:0] tmp_i_fu_423_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'b1;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
#0 ap_reg_grp_yuv_filter_rgb2yuv_fu_259_ap_start = 1'b0;
#0 ap_reg_grp_yuv_filter_yuv2rgb_fu_279_ap_start = 1'b0;
end

yuv_filter_p_yuv_channels_ch1 #(
    .DataWidth( 8 ),
    .AddressRange( 2457600 ),
    .AddressWidth( 22 ))
p_yuv_channels_ch1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_yuv_channels_ch1_address0),
    .ce0(p_yuv_channels_ch1_ce0),
    .we0(p_yuv_channels_ch1_we0),
    .d0(grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch1_d0),
    .q0(p_yuv_channels_ch1_q0)
);

yuv_filter_p_yuv_channels_ch1 #(
    .DataWidth( 8 ),
    .AddressRange( 2457600 ),
    .AddressWidth( 22 ))
p_yuv_channels_ch2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_yuv_channels_ch2_address0),
    .ce0(p_yuv_channels_ch2_ce0),
    .we0(p_yuv_channels_ch2_we0),
    .d0(grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch2_d0),
    .q0(p_yuv_channels_ch2_q0)
);

yuv_filter_p_yuv_channels_ch1 #(
    .DataWidth( 8 ),
    .AddressRange( 2457600 ),
    .AddressWidth( 22 ))
p_yuv_channels_ch3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_yuv_channels_ch3_address0),
    .ce0(p_yuv_channels_ch3_ce0),
    .we0(p_yuv_channels_ch3_we0),
    .d0(grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch3_d0),
    .q0(p_yuv_channels_ch3_q0)
);

yuv_filter_p_yuv_channels_ch1 #(
    .DataWidth( 8 ),
    .AddressRange( 2457600 ),
    .AddressWidth( 22 ))
p_scale_channels_ch1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_scale_channels_ch1_address0),
    .ce0(p_scale_channels_ch1_ce0),
    .we0(p_scale_channels_ch1_we0),
    .d0(tmp_10_i_reg_584),
    .q0(p_scale_channels_ch1_q0)
);

yuv_filter_p_yuv_channels_ch1 #(
    .DataWidth( 8 ),
    .AddressRange( 2457600 ),
    .AddressWidth( 22 ))
p_scale_channels_ch2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_scale_channels_ch2_address0),
    .ce0(p_scale_channels_ch2_ce0),
    .we0(p_scale_channels_ch2_we0),
    .d0(tmp_11_i_reg_589),
    .q0(p_scale_channels_ch2_q0)
);

yuv_filter_p_yuv_channels_ch1 #(
    .DataWidth( 8 ),
    .AddressRange( 2457600 ),
    .AddressWidth( 22 ))
p_scale_channels_ch3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_scale_channels_ch3_address0),
    .ce0(p_scale_channels_ch3_ce0),
    .we0(p_scale_channels_ch3_we0),
    .d0(tmp_12_i_reg_594),
    .q0(p_scale_channels_ch3_q0)
);

yuv_filter_rgb2yuv grp_yuv_filter_rgb2yuv_fu_259(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_yuv_filter_rgb2yuv_fu_259_ap_start),
    .ap_done(grp_yuv_filter_rgb2yuv_fu_259_ap_done),
    .ap_idle(grp_yuv_filter_rgb2yuv_fu_259_ap_idle),
    .ap_ready(grp_yuv_filter_rgb2yuv_fu_259_ap_ready),
    .in_channels_ch1_address0(grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch1_address0),
    .in_channels_ch1_ce0(grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch1_ce0),
    .in_channels_ch1_q0(in_channels_ch1_q0),
    .in_channels_ch2_address0(grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch2_address0),
    .in_channels_ch2_ce0(grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch2_ce0),
    .in_channels_ch2_q0(in_channels_ch2_q0),
    .in_channels_ch3_address0(grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch3_address0),
    .in_channels_ch3_ce0(grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch3_ce0),
    .in_channels_ch3_q0(in_channels_ch3_q0),
    .out_width(in_width),
    .out_height(in_height),
    .out_channels_ch1_address0(grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch1_address0),
    .out_channels_ch1_ce0(grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch1_ce0),
    .out_channels_ch1_we0(grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch1_we0),
    .out_channels_ch1_d0(grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch1_d0),
    .out_channels_ch2_address0(grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch2_address0),
    .out_channels_ch2_ce0(grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch2_ce0),
    .out_channels_ch2_we0(grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch2_we0),
    .out_channels_ch2_d0(grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch2_d0),
    .out_channels_ch3_address0(grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch3_address0),
    .out_channels_ch3_ce0(grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch3_ce0),
    .out_channels_ch3_we0(grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch3_we0),
    .out_channels_ch3_d0(grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch3_d0),
    .ap_return_0(grp_yuv_filter_rgb2yuv_fu_259_ap_return_0),
    .ap_return_1(grp_yuv_filter_rgb2yuv_fu_259_ap_return_1)
);

yuv_filter_yuv2rgb grp_yuv_filter_yuv2rgb_fu_279(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_yuv_filter_yuv2rgb_fu_279_ap_start),
    .ap_done(grp_yuv_filter_yuv2rgb_fu_279_ap_done),
    .ap_idle(grp_yuv_filter_yuv2rgb_fu_279_ap_idle),
    .ap_ready(grp_yuv_filter_yuv2rgb_fu_279_ap_ready),
    .in_channels_ch1_address0(grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch1_address0),
    .in_channels_ch1_ce0(grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch1_ce0),
    .in_channels_ch1_q0(p_scale_channels_ch1_q0),
    .in_channels_ch2_address0(grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch2_address0),
    .in_channels_ch2_ce0(grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch2_ce0),
    .in_channels_ch2_q0(p_scale_channels_ch2_q0),
    .in_channels_ch3_address0(grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch3_address0),
    .in_channels_ch3_ce0(grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch3_ce0),
    .in_channels_ch3_q0(p_scale_channels_ch3_q0),
    .out_width(p_yuv_width_reg_492),
    .out_height(p_yuv_height_reg_497),
    .out_channels_ch1_address0(grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch1_address0),
    .out_channels_ch1_ce0(grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch1_ce0),
    .out_channels_ch1_we0(grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch1_we0),
    .out_channels_ch1_d0(grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch1_d0),
    .out_channels_ch2_address0(grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch2_address0),
    .out_channels_ch2_ce0(grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch2_ce0),
    .out_channels_ch2_we0(grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch2_we0),
    .out_channels_ch2_d0(grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch2_d0),
    .out_channels_ch3_address0(grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch3_address0),
    .out_channels_ch3_ce0(grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch3_ce0),
    .out_channels_ch3_we0(grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch3_we0),
    .out_channels_ch3_d0(grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch3_d0),
    .ap_return_0(grp_yuv_filter_yuv2rgb_fu_279_ap_return_0),
    .ap_return_1(grp_yuv_filter_yuv2rgb_fu_279_ap_return_1)
);

yuv_filter_mul_mul_16ns_16ns_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
yuv_filter_mul_mul_16ns_16ns_32_1_U24(
    .din0(bound_fu_476_p0),
    .din1(bound_fu_476_p1),
    .dout(bound_fu_476_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_yuv_filter_rgb2yuv_fu_259_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_grp_yuv_filter_rgb2yuv_fu_259_ap_start <= 1'b1;
        end else if ((1'b1 == grp_yuv_filter_rgb2yuv_fu_259_ap_ready)) begin
            ap_reg_grp_yuv_filter_rgb2yuv_fu_259_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_yuv_filter_yuv2rgb_fu_279_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st11_fsm_3)) begin
            ap_reg_grp_yuv_filter_yuv2rgb_fu_279_ap_start <= 1'b1;
        end else if ((1'b1 == grp_yuv_filter_yuv2rgb_fu_279_ap_ready)) begin
            ap_reg_grp_yuv_filter_yuv2rgb_fu_279_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(exitcond_flatten_fu_322_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == grp_yuv_filter_rgb2yuv_fu_259_ap_done))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten_fu_322_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == grp_yuv_filter_rgb2yuv_fu_259_ap_done)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(exitcond_flatten_fu_322_p2 == 1'b0)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_322_p2 == 1'b0))) begin
        indvar_flatten_reg_226 <= indvar_flatten_next_fu_327_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == grp_yuv_filter_rgb2yuv_fu_259_ap_done))) begin
        indvar_flatten_reg_226 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_523 == 1'b0))) begin
        x_i_reg_237 <= tmp_3_i_mid2_v_reg_532;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == grp_yuv_filter_rgb2yuv_fu_259_ap_done))) begin
        x_i_reg_237 <= ap_const_lv16_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_322_p2 == 1'b0))) begin
        y_i_reg_248 <= y_fu_400_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == grp_yuv_filter_rgb2yuv_fu_259_ap_done))) begin
        y_i_reg_248 <= ap_const_lv16_0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter3 == 1'b0)) begin
        U_reg_574 <= p_yuv_channels_ch2_q0;
        V_reg_579 <= p_yuv_channels_ch3_q0;
        Y_reg_569 <= p_yuv_channels_ch1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
        ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter1 <= exitcond_flatten_reg_523;
        exitcond_flatten_reg_523 <= exitcond_flatten_fu_322_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter2 <= ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter1;
        ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter3 <= ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter2;
        ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter4 <= ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter3;
        ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter5 <= ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter4;
        ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter2[22 : 0] <= tmp_3_cast_reg_547[22 : 0];
        ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter3[22 : 0] <= ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter2[22 : 0];
        ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter4[22 : 0] <= ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter3[22 : 0];
        ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter5[22 : 0] <= ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter4[22 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == grp_yuv_filter_rgb2yuv_fu_259_ap_done))) begin
        bound_reg_518 <= bound_fu_476_p2;
        p_yuv_height_reg_497 <= grp_yuv_filter_rgb2yuv_fu_259_ap_return_1;
        p_yuv_width_reg_492 <= grp_yuv_filter_rgb2yuv_fu_259_ap_return_0;
        tmp_1_i_cast_reg_508[7 : 0] <= tmp_1_i_cast_fu_306_p1[7 : 0];
        tmp_2_i_cast_reg_513[7 : 0] <= tmp_2_i_cast_fu_310_p1[7 : 0];
        tmp_i_cast_reg_503[7 : 0] <= tmp_i_cast_fu_302_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter4 == 1'b0)) begin
        tmp_10_i_reg_584 <= {{tmp_7_i_fu_415_p2[ap_const_lv32_E : ap_const_lv32_7]}};
        tmp_11_i_reg_589 <= {{tmp_i_fu_423_p2[ap_const_lv32_E : ap_const_lv32_7]}};
        tmp_12_i_reg_594 <= {{tmp_8_i_fu_431_p2[ap_const_lv32_E : ap_const_lv32_7]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten_reg_523 == 1'b0))) begin
        tmp_3_cast_reg_547[22 : 0] <= tmp_3_cast_fu_406_p1[22 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_322_p2 == 1'b0))) begin
        tmp_3_i_mid2_v_reg_532 <= tmp_3_i_mid2_v_fu_352_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten_fu_322_p2 == 1'b0))) begin
        tmp_3_reg_537 <= tmp_3_fu_394_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_4) & ~(1'b0 == grp_yuv_filter_yuv2rgb_fu_279_ap_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_4) & ~(1'b0 == grp_yuv_filter_yuv2rgb_fu_279_ap_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_118) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_338) begin
        ap_sig_cseq_ST_st11_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_345) begin
        ap_sig_cseq_ST_st12_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_95) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_4) & ~(1'b0 == grp_yuv_filter_yuv2rgb_fu_279_ap_done))) begin
        out_height_ap_vld = 1'b1;
    end else begin
        out_height_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_4) & ~(1'b0 == grp_yuv_filter_yuv2rgb_fu_279_ap_done))) begin
        out_width_ap_vld = 1'b1;
    end else begin
        out_width_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it6)) begin
        p_scale_channels_ch1_address0 = ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter5;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_4)) begin
        p_scale_channels_ch1_address0 = grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch1_address0;
    end else begin
        p_scale_channels_ch1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) | (1'b1 == ap_reg_ppiten_pp0_it7))) begin
        p_scale_channels_ch1_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_4)) begin
        p_scale_channels_ch1_ce0 = grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch1_ce0;
    end else begin
        p_scale_channels_ch1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & (ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter5 == 1'b0))) begin
        p_scale_channels_ch1_we0 = 1'b1;
    end else begin
        p_scale_channels_ch1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it6)) begin
        p_scale_channels_ch2_address0 = ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter5;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_4)) begin
        p_scale_channels_ch2_address0 = grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch2_address0;
    end else begin
        p_scale_channels_ch2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) | (1'b1 == ap_reg_ppiten_pp0_it7))) begin
        p_scale_channels_ch2_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_4)) begin
        p_scale_channels_ch2_ce0 = grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch2_ce0;
    end else begin
        p_scale_channels_ch2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & (ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter5 == 1'b0))) begin
        p_scale_channels_ch2_we0 = 1'b1;
    end else begin
        p_scale_channels_ch2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it6)) begin
        p_scale_channels_ch3_address0 = ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter5;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_4)) begin
        p_scale_channels_ch3_address0 = grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch3_address0;
    end else begin
        p_scale_channels_ch3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) | (1'b1 == ap_reg_ppiten_pp0_it7))) begin
        p_scale_channels_ch3_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_4)) begin
        p_scale_channels_ch3_ce0 = grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch3_ce0;
    end else begin
        p_scale_channels_ch3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & (ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter5 == 1'b0))) begin
        p_scale_channels_ch3_we0 = 1'b1;
    end else begin
        p_scale_channels_ch3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        p_yuv_channels_ch1_address0 = tmp_3_cast_fu_406_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        p_yuv_channels_ch1_address0 = grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch1_address0;
    end else begin
        p_yuv_channels_ch1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) | (1'b1 == ap_reg_ppiten_pp0_it3) | (1'b1 == ap_reg_ppiten_pp0_it4) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1)))) begin
        p_yuv_channels_ch1_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        p_yuv_channels_ch1_ce0 = grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch1_ce0;
    end else begin
        p_yuv_channels_ch1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        p_yuv_channels_ch1_we0 = grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch1_we0;
    end else begin
        p_yuv_channels_ch1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        p_yuv_channels_ch2_address0 = tmp_3_cast_fu_406_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        p_yuv_channels_ch2_address0 = grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch2_address0;
    end else begin
        p_yuv_channels_ch2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) | (1'b1 == ap_reg_ppiten_pp0_it3) | (1'b1 == ap_reg_ppiten_pp0_it4) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1)))) begin
        p_yuv_channels_ch2_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        p_yuv_channels_ch2_ce0 = grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch2_ce0;
    end else begin
        p_yuv_channels_ch2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        p_yuv_channels_ch2_we0 = grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch2_we0;
    end else begin
        p_yuv_channels_ch2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        p_yuv_channels_ch3_address0 = tmp_3_cast_fu_406_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        p_yuv_channels_ch3_address0 = grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch3_address0;
    end else begin
        p_yuv_channels_ch3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) | (1'b1 == ap_reg_ppiten_pp0_it3) | (1'b1 == ap_reg_ppiten_pp0_it4) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1)))) begin
        p_yuv_channels_ch3_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        p_yuv_channels_ch3_ce0 = grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch3_ce0;
    end else begin
        p_yuv_channels_ch3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        p_yuv_channels_ch3_we0 = grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch3_we0;
    end else begin
        p_yuv_channels_ch3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_523 == 1'b0))) begin
        x_i_phi_fu_241_p4 = tmp_3_i_mid2_v_reg_532;
    end else begin
        x_i_phi_fu_241_p4 = x_i_reg_237;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (~(1'b0 == grp_yuv_filter_rgb2yuv_fu_259_ap_done)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it7) & ~(1'b1 == ap_reg_ppiten_pp0_it6)) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(exitcond_flatten_fu_322_p2 == 1'b0) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & ~(exitcond_flatten_fu_322_p2 == 1'b0) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_st11_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_3;
            end
        end
        ap_ST_st11_fsm_3 : begin
            ap_NS_fsm = ap_ST_st12_fsm_4;
        end
        ap_ST_st12_fsm_4 : begin
            if (~(1'b0 == grp_yuv_filter_yuv2rgb_fu_279_ap_done)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_118 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_20 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_338 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_345 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_95 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign bound_fu_476_p0 = bound_fu_476_p00;

assign bound_fu_476_p00 = grp_yuv_filter_rgb2yuv_fu_259_ap_return_1;

assign bound_fu_476_p1 = bound_fu_476_p10;

assign bound_fu_476_p10 = grp_yuv_filter_rgb2yuv_fu_259_ap_return_0;

assign exitcond_flatten_fu_322_p2 = ((indvar_flatten_reg_226 == bound_reg_518) ? 1'b1 : 1'b0);

assign exitcond_i5_fu_339_p2 = ((y_i_reg_248 == p_yuv_height_reg_497) ? 1'b1 : 1'b0);

assign grp_yuv_filter_rgb2yuv_fu_259_ap_start = ap_reg_grp_yuv_filter_rgb2yuv_fu_259_ap_start;

assign grp_yuv_filter_yuv2rgb_fu_279_ap_start = ap_reg_grp_yuv_filter_yuv2rgb_fu_279_ap_start;

assign in_channels_ch1_address0 = grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch1_address0;

assign in_channels_ch1_ce0 = grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch1_ce0;

assign in_channels_ch2_address0 = grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch2_address0;

assign in_channels_ch2_ce0 = grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch2_ce0;

assign in_channels_ch3_address0 = grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch3_address0;

assign in_channels_ch3_ce0 = grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch3_ce0;

assign indvar_flatten_next_fu_327_p2 = (indvar_flatten_reg_226 + ap_const_lv32_1);

assign out_channels_ch1_address0 = grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch1_address0;

assign out_channels_ch1_ce0 = grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch1_ce0;

assign out_channels_ch1_d0 = grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch1_d0;

assign out_channels_ch1_we0 = grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch1_we0;

assign out_channels_ch2_address0 = grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch2_address0;

assign out_channels_ch2_ce0 = grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch2_ce0;

assign out_channels_ch2_d0 = grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch2_d0;

assign out_channels_ch2_we0 = grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch2_we0;

assign out_channels_ch3_address0 = grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch3_address0;

assign out_channels_ch3_ce0 = grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch3_ce0;

assign out_channels_ch3_d0 = grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch3_d0;

assign out_channels_ch3_we0 = grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch3_we0;

assign out_height = grp_yuv_filter_yuv2rgb_fu_279_ap_return_1;

assign out_width = grp_yuv_filter_yuv2rgb_fu_279_ap_return_0;

assign p_shl3_cast_fu_376_p3 = {{tmp_1_fu_372_p1}, {ap_const_lv8_0}};

assign p_shl_cast_fu_364_p3 = {{tmp_fu_360_p1}, {ap_const_lv10_0}};

assign tmp_1_fu_372_p1 = tmp_3_i_mid2_v_fu_352_p3[14:0];

assign tmp_1_i_cast_fu_306_p1 = U_scale;

assign tmp_2_fu_384_p2 = (p_shl_cast_fu_364_p3 + p_shl3_cast_fu_376_p3);

assign tmp_2_i_cast_fu_310_p1 = V_scale;

assign tmp_3_cast_fu_406_p1 = tmp_3_reg_537;

assign tmp_3_fu_394_p2 = (tmp_5_i_cast_fu_390_p1 + tmp_2_fu_384_p2);

assign tmp_3_i_mid2_v_fu_352_p3 = ((exitcond_i5_fu_339_p2[0:0] === 1'b1) ? x_fu_333_p2 : x_i_phi_fu_241_p4);

assign tmp_5_i_cast_fu_390_p1 = y_i_mid2_fu_344_p3;

assign tmp_7_i_fu_415_p0 = tmp_7_i_fu_415_p00;

assign tmp_7_i_fu_415_p00 = Y_reg_569;

assign tmp_7_i_fu_415_p1 = tmp_i_cast_reg_503;

assign tmp_7_i_fu_415_p2 = (tmp_7_i_fu_415_p0 * tmp_7_i_fu_415_p1);

assign tmp_8_i_fu_431_p0 = tmp_8_i_fu_431_p00;

assign tmp_8_i_fu_431_p00 = V_reg_579;

assign tmp_8_i_fu_431_p1 = tmp_2_i_cast_reg_513;

assign tmp_8_i_fu_431_p2 = (tmp_8_i_fu_431_p0 * tmp_8_i_fu_431_p1);

assign tmp_fu_360_p1 = tmp_3_i_mid2_v_fu_352_p3[12:0];

assign tmp_i_cast_fu_302_p1 = Y_scale;

assign tmp_i_fu_423_p0 = tmp_i_fu_423_p00;

assign tmp_i_fu_423_p00 = U_reg_574;

assign tmp_i_fu_423_p1 = tmp_1_i_cast_reg_508;

assign tmp_i_fu_423_p2 = (tmp_i_fu_423_p0 * tmp_i_fu_423_p1);

assign x_fu_333_p2 = (ap_const_lv16_1 + x_i_phi_fu_241_p4);

assign y_fu_400_p2 = (ap_const_lv16_1 + y_i_mid2_fu_344_p3);

assign y_i_mid2_fu_344_p3 = ((exitcond_i5_fu_339_p2[0:0] === 1'b1) ? ap_const_lv16_0 : y_i_reg_248);

always @ (posedge ap_clk) begin
    tmp_i_cast_reg_503[14:8] <= 7'b0000000;
    tmp_1_i_cast_reg_508[14:8] <= 7'b0000000;
    tmp_2_i_cast_reg_513[14:8] <= 7'b0000000;
    tmp_3_cast_reg_547[63:23] <= 41'b00000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter2[63:23] <= 41'b00000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter3[63:23] <= 41'b00000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter4[63:23] <= 41'b00000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter5[63:23] <= 41'b00000000000000000000000000000000000000000;
end

endmodule //yuv_filter
