Found 1 solution(s) in hls4ml_projects/pytorch_layernorm_log//myproject_prj.
Reports for solution "solution1":

C SIMULATION RESULT:
INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
-1.45017 0.745331 -0.878424 1.18938 0.393884 1.83618 -1.19645 -0.397583 -0.189688 -0.0524612 -1.08881 1.72234 0.476208 -0.502864 -0.606881 0.976348 -0.0579116 -0.525431 1.16181 -1.55482 
Quantized predictions
-1.45996 0.75 -0.884766 1.19629 0.396484 1.8418 -1.2002 -0.399414 -0.191406 -0.0527344 -1.11035 1.75488 0.484375 -0.513672 -0.618164 0.993164 -0.0595703 -0.535156 1.18164 -1.58301 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************

SYNTHESIS REPORT:
================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Nov 20 09:24:41 2024

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.285 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       25|       25| 0.125 us | 0.125 us |   10|   10| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                 |                                                                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                     Instance                                    |                             Module                             |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_261        |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
        |grp_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s_fu_272        |transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s  |       10|       10| 50.000 ns | 50.000 ns |   10|   10| function |
        |call_ret2_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_278  |transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        4|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        1|     22|      949|     5380|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      394|     -|
|Register             |        -|      -|      798|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|     22|     1747|     5778|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |                                     Instance                                    |                             Module                             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_261        |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |        1|  22|  649|  5208|    0|
    |grp_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s_fu_272        |transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s  |        0|   0|  300|   172|    0|
    |call_ret2_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_278  |transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s  |        0|   0|    0|     0|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                            |                                                                |        1|  22|  949|  5380|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |   0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|   4|           2|           3|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                        Name                                       | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                          |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter0                                                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                                                            |   9|          2|    1|          2|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_261_p_read   |  27|          5|   16|         80|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_261_p_read1  |  27|          5|   16|         80|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_261_p_read2  |  27|          5|   16|         80|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_261_p_read3  |  27|          5|   16|         80|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_261_p_read4  |  27|          5|   16|         80|
    |layer2_out_address0                                                                |  50|         11|    5|         55|
    |layer2_out_address1                                                                |  50|         11|    5|         55|
    |layer2_out_d0                                                                      |  44|          9|   16|        144|
    |layer2_out_d1                                                                      |  47|         10|   16|        160|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                              | 394|         81|  125|        829|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0_reg                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                 |   1|   0|    1|          0|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_261_ap_start_reg  |   1|   0|    1|          0|
    |in_val_V_0_1_reg_615                                                                    |  16|   0|   16|          0|
    |in_val_V_0_2_reg_640                                                                    |  16|   0|   16|          0|
    |in_val_V_0_3_reg_665                                                                    |  16|   0|   16|          0|
    |in_val_V_1_1_reg_620                                                                    |  16|   0|   16|          0|
    |in_val_V_1_2_reg_645                                                                    |  16|   0|   16|          0|
    |in_val_V_1_3_reg_670                                                                    |  16|   0|   16|          0|
    |in_val_V_2_1_reg_625                                                                    |  16|   0|   16|          0|
    |in_val_V_2_2_reg_650                                                                    |  16|   0|   16|          0|
    |in_val_V_2_3_reg_675                                                                    |  16|   0|   16|          0|
    |in_val_V_3_1_reg_630                                                                    |  16|   0|   16|          0|
    |in_val_V_3_2_reg_655                                                                    |  16|   0|   16|          0|
    |in_val_V_3_3_reg_680                                                                    |  16|   0|   16|          0|
    |in_val_V_4_1_reg_635                                                                    |  16|   0|   16|          0|
    |in_val_V_4_2_reg_660                                                                    |  16|   0|   16|          0|
    |in_val_V_4_3_reg_685                                                                    |  16|   0|   16|          0|
    |layer3_out_V_0_reg_515                                                                  |  16|   0|   16|          0|
    |layer3_out_V_10_reg_565                                                                 |  16|   0|   16|          0|
    |layer3_out_V_11_reg_570                                                                 |  16|   0|   16|          0|
    |layer3_out_V_12_reg_575                                                                 |  16|   0|   16|          0|
    |layer3_out_V_13_reg_580                                                                 |  16|   0|   16|          0|
    |layer3_out_V_14_reg_585                                                                 |  16|   0|   16|          0|
    |layer3_out_V_15_reg_590                                                                 |  16|   0|   16|          0|
    |layer3_out_V_16_reg_595                                                                 |  16|   0|   16|          0|
    |layer3_out_V_17_reg_600                                                                 |  16|   0|   16|          0|
    |layer3_out_V_18_reg_605                                                                 |  16|   0|   16|          0|
    |layer3_out_V_19_reg_610                                                                 |  16|   0|   16|          0|
    |layer3_out_V_1_reg_520                                                                  |  16|   0|   16|          0|
    |layer3_out_V_2_reg_525                                                                  |  16|   0|   16|          0|
    |layer3_out_V_3_reg_530                                                                  |  16|   0|   16|          0|
    |layer3_out_V_4_reg_535                                                                  |  16|   0|   16|          0|
    |layer3_out_V_5_reg_540                                                                  |  16|   0|   16|          0|
    |layer3_out_V_6_reg_545                                                                  |  16|   0|   16|          0|
    |layer3_out_V_7_reg_550                                                                  |  16|   0|   16|          0|
    |layer3_out_V_8_reg_555                                                                  |  16|   0|   16|          0|
    |layer3_out_V_9_reg_560                                                                  |  16|   0|   16|          0|
    |outval_V_0_2_reg_705                                                                    |  16|   0|   16|          0|
    |outval_V_1_2_reg_710                                                                    |  16|   0|   16|          0|
    |outval_V_1_3_reg_720                                                                    |  16|   0|   16|          0|
    |outval_V_2_1_reg_690                                                                    |  16|   0|   16|          0|
    |outval_V_2_3_reg_725                                                                    |  16|   0|   16|          0|
    |outval_V_3_1_reg_695                                                                    |  16|   0|   16|          0|
    |outval_V_3_3_reg_730                                                                    |  16|   0|   16|          0|
    |outval_V_4_1_reg_700                                                                    |  16|   0|   16|          0|
    |outval_V_4_2_reg_715                                                                    |  16|   0|   16|          0|
    |reg_322                                                                                 |  16|   0|   16|          0|
    |reg_328                                                                                 |  16|   0|   16|          0|
    |reg_334                                                                                 |  16|   0|   16|          0|
    |reg_339                                                                                 |  16|   0|   16|          0|
    |reg_344                                                                                 |  16|   0|   16|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 798|   0|  798|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   myproject  | return value |
|input_1_address0     | out |    5|  ap_memory |    input_1   |     array    |
|input_1_ce0          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0           |  in |   16|  ap_memory |    input_1   |     array    |
|input_1_address1     | out |    5|  ap_memory |    input_1   |     array    |
|input_1_ce1          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q1           |  in |   16|  ap_memory |    input_1   |     array    |
|layer2_out_address0  | out |    5|  ap_memory |  layer2_out  |     array    |
|layer2_out_ce0       | out |    1|  ap_memory |  layer2_out  |     array    |
|layer2_out_we0       | out |    1|  ap_memory |  layer2_out  |     array    |
|layer2_out_d0        | out |   16|  ap_memory |  layer2_out  |     array    |
|layer2_out_address1  | out |    5|  ap_memory |  layer2_out  |     array    |
|layer2_out_ce1       | out |    1|  ap_memory |  layer2_out  |     array    |
|layer2_out_we1       | out |    1|  ap_memory |  layer2_out  |     array    |
|layer2_out_d1        | out |   16|  ap_memory |  layer2_out  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

CO-SIMULATION RESULT:
Report time       : Wed Nov 20 09:25:01 AM EST 2024.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

