
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/in_fifo.v; read_verilog ../../../usb_cdc/out_fifo.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../hdl/loopback/loopback.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:343.4-595.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:422.4-881.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/in_fifo.v
Parsing Verilog input from `../../../usb_cdc/in_fifo.v' to AST representation.
Generating RTLIL representation for module `\in_fifo'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/out_fifo.v
Parsing Verilog input from `../../../usb_cdc/out_fifo.v' to AST representation.
Generating RTLIL representation for module `\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/usb_cdc.v:84.4-98.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../hdl/loopback/loopback.v
Parsing Verilog input from `../hdl/loopback/loopback.v' to AST representation.
Generating RTLIL representation for module `\loopback'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top loopback; write_json output/loopback/loopback.json' --

11. Executing SYNTH_ICE40 pass.

11.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

11.2. Executing HIERARCHY pass (managing design hierarchy).

11.2.1. Analyzing design hierarchy..
Top module:  \loopback
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

11.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

11.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

11.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

11.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

11.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8

11.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Generating RTLIL representation for module `$paramod$8300132eb2fe5792900b9552f0cc7964d970f1e1\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:422.4-881.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4

11.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:343.4-595.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0

11.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Generating RTLIL representation for module `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/usb_cdc.v:84.4-98.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

11.2.10. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc
Used module:         \bulk_endp
Used module:             $paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo
Used module:             $paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0

11.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Generating RTLIL representation for module `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8

11.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Generating RTLIL representation for module `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:422.4-881.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie'.

11.2.13. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc
Used module:         $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0

11.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Generating RTLIL representation for module `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0

11.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Generating RTLIL representation for module `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo'.

11.2.16. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc
Used module:         $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp
Used module:             $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo
Used module:             $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo
Used module:         $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler

11.2.17. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc
Used module:         $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp
Used module:             $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo
Used module:             $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo
Used module:         $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler
Removing unused module `$paramod$8300132eb2fe5792900b9552f0cc7964d970f1e1\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Removing unused module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\out_fifo'.
Removing unused module `\in_fifo'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 12 unused modules.

11.3. Executing PROC pass (convert processes to netlists).

11.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
Cleaned up 2 empty switches.

11.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1340 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1333 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1329 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1322 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1319 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1316 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1313 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1310 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1302 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1295 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1291 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1284 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1281 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1278 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1275 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1272 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$1094 in module prescaler.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:84$2547 in module $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:60$2541 in module $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.
Marked 79 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:343$2061 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:315$2057 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:281$2037 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:250$2976 in module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:219$2932 in module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:107$2915 in module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:75$2897 in module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:254$2882 in module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:220$2861 in module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:98$2826 in module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:80$2824 in module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
Removed 1 dead cases from process $proc$../../../usb_cdc/ctrl_endp.v:422$2591 in module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Marked 90 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:422$2591 in module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:388$2589 in module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:367$2580 in module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:90$2566 in module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:200$1577 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 8 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:149$1561 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:97$1532 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:84$1522 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:68$1520 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:107$1504 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:107$1504 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:87$1502 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:69$1492 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed a total of 2 dead cases.

11.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 22 redundant assignments.
Promoted 124 assignments to connections.

11.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1343'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1339'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1332'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1328'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1321'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1318'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1315'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1312'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1309'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1307'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1305'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1301'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1294'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1290'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1283'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1280'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1277'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1274'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1271'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1269'.
  Set init value: \Q = 1'0

11.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1340'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1329'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1319'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1313'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1302'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1291'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1281'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1275'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$1094'.
Found async reset \rstn_i in `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:60$2541'.
Found async reset \rstn in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
Found async reset \rstn in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:281$2037'.
Found async reset \app_rstn_i in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2976'.
Found async reset \rstn_i in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2932'.
Found async reset \rstn_i in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2915'.
Found async reset \rstn_i in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2897'.
Found async reset \app_rstn_i in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2882'.
Found async reset \rstn_i in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2861'.
Found async reset \rstn_i in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2824'.
Found async reset \rstn in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2589'.
Found async reset \rstn_i in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:367$2580'.
Found async reset \rstn in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2566'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1532'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1520'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1492'.

11.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~267 debug messages>

11.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1343'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1340'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1339'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1333'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1332'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1329'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1328'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1322'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1321'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1319'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1318'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1316'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1315'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1313'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1312'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1310'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1309'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1308'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1307'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1306'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1305'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1302'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1301'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1295'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1294'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1291'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1290'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1284'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1283'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1281'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1280'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1278'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1277'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1275'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1274'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1272'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1271'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1270'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1269'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1268'.
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$1094'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2547'.
     1/3: $1\out_nak[0:0]
     2/3: $1\in_valid[0:0]
     3/3: $1\in_data[7:0]
Creating decoders for process `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:60$2541'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
     1/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2173 [7]
     2/317: $16\out_eop[0:0]
     3/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2173 [6]
     4/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2173 [5]
     5/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2173 [4]
     6/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2173 [3]
     7/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2173 [2]
     8/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2173 [1]
     9/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2173 [0]
    10/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2170 [7]
    11/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2170 [4]
    12/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2170 [3]
    13/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2170 [2]
    14/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2170 [1]
    15/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2170 [0]
    16/317: $3\out_toggle_d[15:0] [15:1]
    17/317: $3\out_toggle_d[15:0] [0]
    18/317: $9\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2524
    19/317: $8\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2520
    20/317: $7\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2516
    21/317: $6\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2512
    22/317: $5\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2508
    23/317: $4\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2504
    24/317: $3\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2500
    25/317: $27\phy_state_d[3:0]
    26/317: $7\in_ready[0:0]
    27/317: $3\in_toggle_d[15:0] [0]
    28/317: $6\in_ready[0:0]
    29/317: $6\tx_data[7:0]
    30/317: $11\pid_d[3:0]
    31/317: $25\phy_state_d[3:0]
    32/317: $5\tx_data[7:0]
    33/317: $10\pid_d[3:0]
    34/317: $5\in_ready[0:0]
    35/317: $24\phy_state_d[3:0]
    36/317: $4\tx_data[7:0]
    37/317: $9\pid_d[3:0]
    38/317: $4\in_ready[0:0]
    39/317: $3\in_req[0:0]
    40/317: $3\tx_valid[0:0]
    41/317: $3\in_ready[0:0]
    42/317: $3\tx_data[7:0]
    43/317: $8\pid_d[3:0]
    44/317: $23\phy_state_d[3:0]
    45/317: $2\data_d[15:0] [15:8]
    46/317: $9\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2441
    47/317: $8\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2437
    48/317: $7\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2433
    49/317: $6\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2429
    50/317: $5\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2425
    51/317: $4\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2421
    52/317: $3\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2417
    53/317: $7\pid_d[3:0]
    54/317: $14\out_toggle_d[15:0]
    55/317: $6$bitselwrite$data$../../../usb_cdc/sie.v:503$2020[15:0]$2402
    56/317: $6$bitselwrite$mask$../../../usb_cdc/sie.v:503$2019[15:0]$2401
    57/317: $6$bitselwrite$sel$../../../usb_cdc/sie.v:503$2021[3:0]$2403
    58/317: $6\pid_d[3:0]
    59/317: $5$bitselwrite$sel$../../../usb_cdc/sie.v:503$2021[3:0]$2399
    60/317: $5$bitselwrite$data$../../../usb_cdc/sie.v:503$2020[15:0]$2398
    61/317: $5$bitselwrite$mask$../../../usb_cdc/sie.v:503$2019[15:0]$2397
    62/317: $13\out_toggle_d[15:0]
    63/317: $22\phy_state_d[3:0]
    64/317: $15\out_eop[0:0]
    65/317: $12\out_toggle_d[15:0]
    66/317: $5$bitselwrite$data$../../../usb_cdc/sie.v:493$2017[15:0]$2379
    67/317: $5$bitselwrite$mask$../../../usb_cdc/sie.v:493$2016[15:0]$2378
    68/317: $5$bitselwrite$sel$../../../usb_cdc/sie.v:493$2018[3:0]$2380
    69/317: $5\out_err[0:0]
    70/317: $4$bitselwrite$sel$../../../usb_cdc/sie.v:503$2021[3:0]$2369
    71/317: $4$bitselwrite$data$../../../usb_cdc/sie.v:503$2020[15:0]$2368
    72/317: $4$bitselwrite$mask$../../../usb_cdc/sie.v:503$2019[15:0]$2367
    73/317: $11\out_toggle_d[15:0]
    74/317: $5\pid_d[3:0]
    75/317: $21\phy_state_d[3:0]
    76/317: $4$bitselwrite$sel$../../../usb_cdc/sie.v:493$2018[3:0]$2366
    77/317: $4$bitselwrite$data$../../../usb_cdc/sie.v:493$2017[15:0]$2365
    78/317: $4$bitselwrite$mask$../../../usb_cdc/sie.v:493$2016[15:0]$2364
    79/317: $14\out_eop[0:0]
    80/317: $4\out_err[0:0]
    81/317: $11\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2361
    82/317: $10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357
    83/317: $9\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2353
    84/317: $8\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2349
    85/317: $7\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2345
    86/317: $6\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2341
    87/317: $5\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2337
    88/317: $4\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2333
    89/317: $3\out_valid[0:0]
    90/317: $3$bitselwrite$sel$../../../usb_cdc/sie.v:503$2021[3:0]$2330
    91/317: $3$bitselwrite$data$../../../usb_cdc/sie.v:503$2020[15:0]$2329
    92/317: $3$bitselwrite$mask$../../../usb_cdc/sie.v:503$2019[15:0]$2328
    93/317: $3$bitselwrite$sel$../../../usb_cdc/sie.v:493$2018[3:0]$2327
    94/317: $3$bitselwrite$data$../../../usb_cdc/sie.v:493$2017[15:0]$2326
    95/317: $3$bitselwrite$mask$../../../usb_cdc/sie.v:493$2016[15:0]$2325
    96/317: $3\crc16$func$../../../usb_cdc/sie.v:490$2015.i[3:0]$2324
    97/317: $3\crc16$func$../../../usb_cdc/sie.v:490$2015.crc[15:0]$2323
    98/317: $3\crc16$func$../../../usb_cdc/sie.v:490$2015.data[7:0]$2322
    99/317: $3\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2321
   100/317: $13\out_eop[0:0]
   101/317: $3\out_err[0:0]
   102/317: $10\out_toggle_d[15:0]
   103/317: $4\pid_d[3:0]
   104/317: $20\phy_state_d[3:0]
   105/317: $7\in_data_ack[0:0]
   106/317: $9\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2314
   107/317: $8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310
   108/317: $7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306
   109/317: $6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302
   110/317: $5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298
   111/317: $4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294
   112/317: $3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290
   113/317: $19\phy_state_d[3:0]
   114/317: $26\phy_state_d[3:0]
   115/317: $9\out_toggle_d[0:0]
   116/317: $13\in_toggle_d[0:0]
   117/317: $18\phy_state_d[3:0]
   118/317: $11\out_eop[0:0]
   119/317: $8\out_toggle_d[0:0]
   120/317: $12\in_toggle_d[0:0]
   121/317: $10\out_eop[0:0]
   122/317: $7\out_toggle_d[0:0]
   123/317: $11\in_toggle_d[0:0]
   124/317: $17\phy_state_d[3:0]
   125/317: $5\frame_d[10:0]
   126/317: $9\out_eop[0:0]
   127/317: $6\out_toggle_d[0:0]
   128/317: $10\in_toggle_d[0:0]
   129/317: $5\endp_d[3:0]
   130/317: $5\addr_d[6:0]
   131/317: $16\phy_state_d[3:0]
   132/317: $8\out_eop[0:0]
   133/317: $5\out_toggle_d[0:0]
   134/317: $9\in_toggle_d[0:0]
   135/317: $4\frame_d[10:0]
   136/317: $4\endp_d[3:0]
   137/317: $4\addr_d[6:0]
   138/317: $15\phy_state_d[3:0]
   139/317: $14\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2279
   140/317: $13\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2275
   141/317: $12\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2271
   142/317: $11\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2267
   143/317: $10\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2263
   144/317: $9\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2259
   145/317: $8\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2255
   146/317: $7\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2251
   147/317: $6\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2247
   148/317: $5\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2243
   149/317: $4\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2239
   150/317: $7\out_eop[0:0]
   151/317: $4\out_toggle_d[0:0]
   152/317: $8\in_toggle_d[0:0]
   153/317: $3\frame_d[10:0]
   154/317: $3\endp_d[3:0]
   155/317: $3\addr_d[6:0]
   156/317: $14\phy_state_d[3:0]
   157/317: $3\rev5$func$../../../usb_cdc/sie.v:456$2013.i[2:0]$2236
   158/317: $3\rev5$func$../../../usb_cdc/sie.v:456$2013.$result[4:0]$2234 [3]
   159/317: $3\rev5$func$../../../usb_cdc/sie.v:456$2013.$result[4:0]$2234 [2]
   160/317: $3\rev5$func$../../../usb_cdc/sie.v:456$2013.$result[4:0]$2234 [1]
   161/317: $3\rev5$func$../../../usb_cdc/sie.v:456$2013.$result[4:0]$2234 [0]
   162/317: $12\out_eop[0:0]
   163/317: $3\rev5$func$../../../usb_cdc/sie.v:456$2013.data[4:0]$2235
   164/317: $3\crc5$func$../../../usb_cdc/sie.v:456$2012.i[3:0]$2233
   165/317: $3\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2231
   166/317: $3\crc5$func$../../../usb_cdc/sie.v:456$2012.data[10:0]$2232
   167/317: $2\data_d[15:0] [7:0]
   168/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2170 [5]
   169/317: $3\rev5$func$../../../usb_cdc/sie.v:456$2013.$result[4:0]$2234 [4]
   170/317: $10\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2445
   171/317: $13\phy_state_d[3:0]
   172/317: $11\phy_state_d[3:0]
   173/317: $6\in_data_ack[0:0]
   174/317: $6\out_eop[0:0]
   175/317: $7\in_toggle_d[15:0]
   176/317: $6$bitselwrite$data$../../../usb_cdc/sie.v:421$2010[15:0]$2211
   177/317: $6$bitselwrite$mask$../../../usb_cdc/sie.v:421$2009[15:0]$2210
   178/317: $6$bitselwrite$sel$../../../usb_cdc/sie.v:421$2011[3:0]$2212
   179/317: $5$bitselwrite$sel$../../../usb_cdc/sie.v:421$2011[3:0]$2203
   180/317: $5$bitselwrite$data$../../../usb_cdc/sie.v:421$2010[15:0]$2202
   181/317: $5$bitselwrite$mask$../../../usb_cdc/sie.v:421$2009[15:0]$2201
   182/317: $5\in_data_ack[0:0]
   183/317: $5\out_eop[0:0]
   184/317: $6\in_toggle_d[15:0]
   185/317: $10\phy_state_d[3:0]
   186/317: $9\phy_state_d[3:0]
   187/317: $8\phy_state_d[3:0]
   188/317: $7\phy_state_d[3:0]
   189/317: $6\phy_state_d[3:0]
   190/317: $4$bitselwrite$sel$../../../usb_cdc/sie.v:421$2011[3:0]$2185
   191/317: $4$bitselwrite$data$../../../usb_cdc/sie.v:421$2010[15:0]$2184
   192/317: $4$bitselwrite$mask$../../../usb_cdc/sie.v:421$2009[15:0]$2183
   193/317: $4\in_data_ack[0:0]
   194/317: $4\out_eop[0:0]
   195/317: $5\in_toggle_d[15:0]
   196/317: $3$bitselwrite$sel$../../../usb_cdc/sie.v:421$2011[3:0]$2182
   197/317: $3$bitselwrite$data$../../../usb_cdc/sie.v:421$2010[15:0]$2181
   198/317: $3$bitselwrite$mask$../../../usb_cdc/sie.v:421$2009[15:0]$2180
   199/317: $3\in_data_ack[0:0]
   200/317: $3\out_eop[0:0]
   201/317: $4\in_toggle_d[15:0]
   202/317: $5\phy_state_d[3:0]
   203/317: $3\pid_d[3:0]
   204/317: $4\phy_state_d[3:0]
   205/317: $3\phy_state_d[3:0]
   206/317: $2\phy_state_d[3:0]
   207/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.i[3:0]$2175
   208/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.data[7:0]$2174
   209/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2170 [6]
   210/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.i[3:0]$2172
   211/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.data[7:0]$2171
   212/317: $3\in_toggle_d[15:0] [15:1]
   213/317: $2\crc16$func$../../../usb_cdc/sie.v:571$2023.i[3:0]$2169
   214/317: $2\crc16$func$../../../usb_cdc/sie.v:571$2023.crc[15:0]$2168
   215/317: $2\crc16$func$../../../usb_cdc/sie.v:571$2023.data[7:0]$2167
   216/317: $2\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2166
   217/317: $2\crc16$func$../../../usb_cdc/sie.v:514$2022.i[3:0]$2165
   218/317: $2\crc16$func$../../../usb_cdc/sie.v:514$2022.crc[15:0]$2164
   219/317: $2\crc16$func$../../../usb_cdc/sie.v:514$2022.data[7:0]$2163
   220/317: $2\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2162
   221/317: $2$bitselwrite$sel$../../../usb_cdc/sie.v:503$2021[3:0]$2161
   222/317: $2$bitselwrite$data$../../../usb_cdc/sie.v:503$2020[15:0]$2160
   223/317: $2$bitselwrite$mask$../../../usb_cdc/sie.v:503$2019[15:0]$2159
   224/317: $2$bitselwrite$sel$../../../usb_cdc/sie.v:493$2018[3:0]$2158
   225/317: $2$bitselwrite$data$../../../usb_cdc/sie.v:493$2017[15:0]$2157
   226/317: $2$bitselwrite$mask$../../../usb_cdc/sie.v:493$2016[15:0]$2156
   227/317: $2\crc16$func$../../../usb_cdc/sie.v:490$2015.i[3:0]$2155
   228/317: $2\crc16$func$../../../usb_cdc/sie.v:490$2015.crc[15:0]$2154
   229/317: $2\crc16$func$../../../usb_cdc/sie.v:490$2015.data[7:0]$2153
   230/317: $2\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2152
   231/317: $2\crc16$func$../../../usb_cdc/sie.v:484$2014.i[3:0]$2151
   232/317: $2\crc16$func$../../../usb_cdc/sie.v:484$2014.crc[15:0]$2150
   233/317: $2\crc16$func$../../../usb_cdc/sie.v:484$2014.data[7:0]$2149
   234/317: $2\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2148
   235/317: $2\rev5$func$../../../usb_cdc/sie.v:456$2013.i[2:0]$2147
   236/317: $2\rev5$func$../../../usb_cdc/sie.v:456$2013.data[4:0]$2146
   237/317: $2\rev5$func$../../../usb_cdc/sie.v:456$2013.$result[4:0]$2145
   238/317: $2\crc5$func$../../../usb_cdc/sie.v:456$2012.i[3:0]$2144
   239/317: $2\crc5$func$../../../usb_cdc/sie.v:456$2012.data[10:0]$2143
   240/317: $2\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2142
   241/317: $2$bitselwrite$sel$../../../usb_cdc/sie.v:421$2011[3:0]$2141
   242/317: $2$bitselwrite$data$../../../usb_cdc/sie.v:421$2010[15:0]$2140
   243/317: $2$bitselwrite$mask$../../../usb_cdc/sie.v:421$2009[15:0]$2139
   244/317: $2\in_req[0:0]
   245/317: $2\in_ready[0:0]
   246/317: $2\tx_valid[0:0]
   247/317: $2\tx_data[7:0]
   248/317: $2\in_data_ack[0:0]
   249/317: $2\out_eop[0:0]
   250/317: $2\out_err[0:0]
   251/317: $2\out_valid[0:0]
   252/317: $2\in_byte_d[3:0]
   253/317: $10\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2318
   254/317: $10\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2528
   255/317: $2\crc16_d[15:0]
   256/317: $2\frame_d[10:0]
   257/317: $2\endp_d[3:0]
   258/317: $2\addr_d[6:0]
   259/317: $2\pid_d[3:0]
   260/317: $12\phy_state_d[3:0]
   261/317: $1\out_err[0:0]
   262/317: $1\phy_state_d[3:0]
   263/317: $1\rev8$func$../../../usb_cdc/sie.v:582$2025.i[3:0]$2138
   264/317: $1\rev8$func$../../../usb_cdc/sie.v:582$2025.data[7:0]$2137
   265/317: $1\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2136
   266/317: $1\rev8$func$../../../usb_cdc/sie.v:577$2024.i[3:0]$2135
   267/317: $1\rev8$func$../../../usb_cdc/sie.v:577$2024.data[7:0]$2134
   268/317: $1\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2133
   269/317: $1\crc16$func$../../../usb_cdc/sie.v:571$2023.i[3:0]$2132
   270/317: $1\crc16$func$../../../usb_cdc/sie.v:571$2023.crc[15:0]$2131
   271/317: $1\crc16$func$../../../usb_cdc/sie.v:571$2023.data[7:0]$2130
   272/317: $1\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2129
   273/317: $1\crc16$func$../../../usb_cdc/sie.v:514$2022.i[3:0]$2128
   274/317: $1\crc16$func$../../../usb_cdc/sie.v:514$2022.crc[15:0]$2127
   275/317: $1\crc16$func$../../../usb_cdc/sie.v:514$2022.data[7:0]$2126
   276/317: $1\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2125
   277/317: $1$bitselwrite$sel$../../../usb_cdc/sie.v:503$2021[3:0]$2124
   278/317: $1$bitselwrite$data$../../../usb_cdc/sie.v:503$2020[15:0]$2123
   279/317: $1$bitselwrite$mask$../../../usb_cdc/sie.v:503$2019[15:0]$2122
   280/317: $1$bitselwrite$sel$../../../usb_cdc/sie.v:493$2018[3:0]$2121
   281/317: $1$bitselwrite$data$../../../usb_cdc/sie.v:493$2017[15:0]$2120
   282/317: $1$bitselwrite$mask$../../../usb_cdc/sie.v:493$2016[15:0]$2119
   283/317: $1\crc16$func$../../../usb_cdc/sie.v:490$2015.i[3:0]$2118
   284/317: $1\crc16$func$../../../usb_cdc/sie.v:490$2015.crc[15:0]$2117
   285/317: $1\crc16$func$../../../usb_cdc/sie.v:490$2015.data[7:0]$2116
   286/317: $1\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2115
   287/317: $1\crc16$func$../../../usb_cdc/sie.v:484$2014.i[3:0]$2114
   288/317: $1\crc16$func$../../../usb_cdc/sie.v:484$2014.crc[15:0]$2113
   289/317: $1\crc16$func$../../../usb_cdc/sie.v:484$2014.data[7:0]$2112
   290/317: $1\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2111
   291/317: $1\rev5$func$../../../usb_cdc/sie.v:456$2013.i[2:0]$2110
   292/317: $1\rev5$func$../../../usb_cdc/sie.v:456$2013.data[4:0]$2109
   293/317: $1\rev5$func$../../../usb_cdc/sie.v:456$2013.$result[4:0]$2108
   294/317: $1\crc5$func$../../../usb_cdc/sie.v:456$2012.i[3:0]$2107
   295/317: $1\crc5$func$../../../usb_cdc/sie.v:456$2012.data[10:0]$2106
   296/317: $1\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2105
   297/317: $1$bitselwrite$sel$../../../usb_cdc/sie.v:421$2011[3:0]$2104
   298/317: $1$bitselwrite$data$../../../usb_cdc/sie.v:421$2010[15:0]$2103
   299/317: $1$bitselwrite$mask$../../../usb_cdc/sie.v:421$2009[15:0]$2102
   300/317: $1\in_req[0:0]
   301/317: $1\in_ready[0:0]
   302/317: $1\tx_valid[0:0]
   303/317: $1\tx_data[7:0]
   304/317: $1\in_data_ack[0:0]
   305/317: $1\out_eop[0:0]
   306/317: $1\out_valid[0:0]
   307/317: $1\in_byte_d[3:0]
   308/317: $2\out_toggle_d[15:0]
   309/317: $2\in_toggle_d[15:0]
   310/317: $1\crc16_d[15:0]
   311/317: $1\frame_d[10:0]
   312/317: $1\endp_d[3:0]
   313/317: $1\addr_d[6:0]
   314/317: $1\pid_d[3:0]
   315/317: $1\data_d[15:0]
   316/317: $1\out_toggle_d[15:1]
   317/317: $1\in_toggle_d[15:1]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
     1/10: $0\in_byte_q[3:0]
     2/10: $0\out_toggle_q[15:0]
     3/10: $0\in_toggle_q[15:0]
     4/10: $0\crc16_q[15:0]
     5/10: $0\frame_q[10:0]
     6/10: $0\endp_q[3:0]
     7/10: $0\addr_q[6:0]
     8/10: $0\pid_q[3:0]
     9/10: $0\phy_state_q[3:0]
    10/10: $0\data_q[15:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:281$2037'.
     1/4: $0\in_data_ack_q[0:0]
     2/4: $0\out_eop_q[0:0]
     3/4: $0\out_err_q[0:0]
     4/4: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2976'.
     1/3: $0\genblk1.u_ltx4_async_data.in_iready_sq[1:0]
     2/3: $0\genblk1.u_ltx4_async_data.in_data_q[7:0]
     3/3: $0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0]
Creating decoders for process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2932'.
     1/20: $4$lookahead\in_fifo_q$2931[71:0]$2959
     2/20: $4$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2892[71:0]$2957
     3/20: $4$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2891[71:0]$2956
     4/20: $4$bitselwrite$sel$../../../usb_cdc/in_fifo.v:235$2893[31:0]$2958
     5/20: $3$lookahead\in_fifo_q$2931[71:0]$2952
     6/20: $3$bitselwrite$sel$../../../usb_cdc/in_fifo.v:235$2893[31:0]$2951
     7/20: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2892[71:0]$2950
     8/20: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2891[71:0]$2949
     9/20: $2$lookahead\in_fifo_q$2931[71:0]$2946
    10/20: $2$bitselwrite$sel$../../../usb_cdc/in_fifo.v:235$2893[31:0]$2945
    11/20: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2892[71:0]$2944
    12/20: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2891[71:0]$2943
    13/20: $1$lookahead\in_fifo_q$2931[71:0]$2941
    14/20: $1$bitselwrite$sel$../../../usb_cdc/in_fifo.v:235$2893[31:0]$2940
    15/20: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2892[71:0]$2939
    16/20: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2891[71:0]$2938
    17/20: $0\genblk1.u_ltx4_async_data.in_ovalid_sq[1:0]
    18/20: $0\genblk1.u_ltx4_async_data.in_ovalid_mask_q[0:0]
    19/20: $0\delay_in_cnt_q[1:0]
    20/20: $0\in_last_q[3:0]
Creating decoders for process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2915'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2897'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2882'.
     1/2: $0\genblk1.u_ltx4_async_data.out_ovalid_sq[1:0]
     2/2: $0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0]
Creating decoders for process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2861'.
     1/6: $0\genblk1.u_ltx4_async_data.out_iready_sq[1:0]
     2/6: $0\genblk1.u_ltx4_async_data.out_data_q[7:0]
     3/6: $0\genblk1.u_ltx4_async_data.out_iready_mask_q[0:0]
     4/6: $0\delay_out_cnt_q[1:0]
     5/6: $0\out_full_q[0:0]
     6/6: $0\out_first_q[3:0]
Creating decoders for process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2826'.
     1/26: $5\out_last_dd[3:0]
     2/26: $3\out_nak_d[0:0]
     3/26: $3\out_state_d[1:0]
     4/26: $3$bitselwrite$sel$../../../usb_cdc/out_fifo.v:122$2823[31:0]$2844
     5/26: $3$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2822[71:0]$2843
     6/26: $3$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2821[71:0]$2842
     7/26: $4\out_last_dd[3:0]
     8/26: $3\out_fifo_d[71:0]
     9/26: $3\out_last_dd[3:0]
    10/26: $3\out_last_d[3:0]
    11/26: $2\out_last_dd[3:0]
    12/26: $2\out_last_d[3:0]
    13/26: $2\out_state_d[1:0]
    14/26: $2$bitselwrite$sel$../../../usb_cdc/out_fifo.v:122$2823[31:0]$2837
    15/26: $2$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2822[71:0]$2836
    16/26: $2$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2821[71:0]$2835
    17/26: $2\out_nak_d[0:0]
    18/26: $2\out_fifo_d[71:0]
    19/26: $1\out_nak_d[0:0]
    20/26: $1\out_last_dd[3:0]
    21/26: $1\out_state_d[1:0]
    22/26: $1$bitselwrite$sel$../../../usb_cdc/out_fifo.v:122$2823[31:0]$2833
    23/26: $1$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2822[71:0]$2832
    24/26: $1$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2821[71:0]$2831
    25/26: $1\out_last_d[3:0]
    26/26: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2824'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
     1/223: $18\state_d[1:0]
     2/223: $17\state_d[1:0]
     3/223: $16\state_d[1:0]
     4/223: $14\in_valid[0:0]
     5/223: $9\in_data[7:0]
     6/223: $13\in_valid[0:0]
     7/223: $8\in_data[7:0]
     8/223: $12\in_valid[0:0]
     9/223: $7\in_data[7:0]
    10/223: $12\byte_cnt_d[6:0]
    11/223: $15\state_d[1:0]
    12/223: $14\state_d[1:0]
    13/223: $13\state_d[1:0]
    14/223: $11\in_valid[0:0]
    15/223: $6\in_data[7:0]
    16/223: $11\byte_cnt_d[6:0]
    17/223: $12\state_d[1:0]
    18/223: $10\in_valid[0:0]
    19/223: $5\in_data[7:0]
    20/223: $10\byte_cnt_d[6:0]
    21/223: $9\in_valid[0:0]
    22/223: $4\in_data[7:0]
    23/223: $9\byte_cnt_d[6:0]
    24/223: $11\state_d[1:0]
    25/223: $9\in_zlp[0:0]
    26/223: $11\in_toggle_reset[0:0]
    27/223: $11\out_toggle_reset[0:0]
    28/223: $11\dev_state_dd[1:0]
    29/223: $10\dev_state_dd[1:0]
    30/223: $10\addr_dd[6:0]
    31/223: $10\out_toggle_reset[0:0]
    32/223: $10\in_toggle_reset[0:0]
    33/223: $9\out_toggle_reset[0:0]
    34/223: $9\in_toggle_reset[0:0]
    35/223: $9\addr_dd[6:0]
    36/223: $9\dev_state_dd[1:0]
    37/223: $10\state_d[1:0]
    38/223: $8\out_toggle_reset[0:0]
    39/223: $8\in_toggle_reset[0:0]
    40/223: $8\addr_dd[6:0]
    41/223: $8\dev_state_dd[1:0]
    42/223: $9\state_d[1:0]
    43/223: $8\in_valid[0:0]
    44/223: $8\in_zlp[0:0]
    45/223: $8\byte_cnt_d[6:0]
    46/223: $8\state_d[1:0]
    47/223: $7\out_toggle_reset[0:0]
    48/223: $7\in_toggle_reset[0:0]
    49/223: $7\in_valid[0:0]
    50/223: $7\in_zlp[0:0]
    51/223: $7\addr_dd[6:0]
    52/223: $7\dev_state_dd[1:0]
    53/223: $7\byte_cnt_d[6:0]
    54/223: $7\state_d[1:0]
    55/223: $6\out_toggle_reset[0:0]
    56/223: $6\in_toggle_reset[0:0]
    57/223: $6\in_valid[0:0]
    58/223: $6\in_zlp[0:0]
    59/223: $6\addr_dd[6:0]
    60/223: $6\dev_state_dd[1:0]
    61/223: $6\byte_cnt_d[6:0]
    62/223: $5\out_toggle_reset[0:0]
    63/223: $5\in_toggle_reset[0:0]
    64/223: $5\in_valid[0:0]
    65/223: $5\in_zlp[0:0]
    66/223: $5\addr_dd[6:0]
    67/223: $5\dev_state_dd[1:0]
    68/223: $5\byte_cnt_d[6:0]
    69/223: $6\state_d[1:0]
    70/223: $67\req_d[3:0]
    71/223: $66\req_d[3:0]
    72/223: $65\req_d[3:0]
    73/223: $64\req_d[3:0]
    74/223: $9\max_length_d[6:0]
    75/223: $63\req_d[3:0]
    76/223: $62\req_d[3:0]
    77/223: $61\req_d[3:0]
    78/223: $8\max_length_d[6:0]
    79/223: $60\req_d[3:0]
    80/223: $59\req_d[3:0]
    81/223: $58\req_d[3:0]
    82/223: $57\req_d[3:0]
    83/223: $7\max_length_d[6:0]
    84/223: $56\req_d[3:0]
    85/223: $55\req_d[3:0]
    86/223: $54\req_d[3:0]
    87/223: $6\max_length_d[6:0]
    88/223: $53\req_d[3:0]
    89/223: $52\req_d[3:0]
    90/223: $51\req_d[3:0]
    91/223: $50\req_d[3:0]
    92/223: $49\req_d[3:0]
    93/223: $48\req_d[3:0]
    94/223: $47\req_d[3:0]
    95/223: $46\req_d[3:0]
    96/223: $45\req_d[3:0]
    97/223: $44\req_d[3:0]
    98/223: $43\req_d[3:0]
    99/223: $42\req_d[3:0]
   100/223: $41\req_d[3:0]
   101/223: $40\req_d[3:0]
   102/223: $39\req_d[3:0]
   103/223: $38\req_d[3:0]
   104/223: $37\req_d[3:0]
   105/223: $36\req_d[3:0]
   106/223: $35\req_d[3:0]
   107/223: $34\req_d[3:0]
   108/223: $33\req_d[3:0]
   109/223: $32\req_d[3:0]
   110/223: $31\req_d[3:0]
   111/223: $30\req_d[3:0]
   112/223: $29\req_d[3:0]
   113/223: $28\req_d[3:0]
   114/223: $8\dev_state_d[1:0]
   115/223: $27\req_d[3:0]
   116/223: $7\dev_state_d[1:0]
   117/223: $26\req_d[3:0]
   118/223: $7\addr_d[6:0]
   119/223: $25\req_d[3:0]
   120/223: $24\req_d[3:0]
   121/223: $23\req_d[3:0]
   122/223: $22\req_d[3:0]
   123/223: $7\string_index_d[7:0]
   124/223: $21\req_d[3:0]
   125/223: $20\req_d[3:0]
   126/223: $19\req_d[3:0]
   127/223: $18\req_d[3:0]
   128/223: $6\dev_state_d[1:0]
   129/223: $6\string_index_d[7:0]
   130/223: $6\addr_d[6:0]
   131/223: $17\req_d[3:0]
   132/223: $16\req_d[3:0]
   133/223: $15\req_d[3:0]
   134/223: $14\req_d[3:0]
   135/223: $13\req_d[3:0]
   136/223: $12\req_d[3:0]
   137/223: $11\req_d[3:0]
   138/223: $10\req_d[3:0]
   139/223: $9\req_d[3:0]
   140/223: $8\req_d[3:0]
   141/223: $7\req_d[3:0]
   142/223: $6\req_d[3:0]
   143/223: $5\req_d[3:0]
   144/223: $5\rec_d[1:0]
   145/223: $5\class_d[0:0]
   146/223: $5\in_dir_d[0:0]
   147/223: $5\in_endp_d[0:0]
   148/223: $5\dev_state_d[1:0]
   149/223: $5\string_index_d[7:0]
   150/223: $5\max_length_d[6:0]
   151/223: $5\addr_d[6:0]
   152/223: $4\in_endp_d[0:0]
   153/223: $4\dev_state_d[1:0]
   154/223: $4\string_index_d[7:0]
   155/223: $4\req_d[3:0]
   156/223: $4\rec_d[1:0]
   157/223: $4\class_d[0:0]
   158/223: $4\in_dir_d[0:0]
   159/223: $4\max_length_d[6:0]
   160/223: $4\addr_d[6:0]
   161/223: $4\byte_cnt_d[6:0]
   162/223: $4\out_toggle_reset[0:0]
   163/223: $4\in_toggle_reset[0:0]
   164/223: $4\in_valid[0:0]
   165/223: $4\in_zlp[0:0]
   166/223: $4\addr_dd[6:0]
   167/223: $4\dev_state_dd[1:0]
   168/223: $5\state_d[1:0]
   169/223: $3\out_toggle_reset[0:0]
   170/223: $3\in_toggle_reset[0:0]
   171/223: $3\in_valid[0:0]
   172/223: $3\in_zlp[0:0]
   173/223: $3\in_data[7:0]
   174/223: $3\in_endp_d[0:0]
   175/223: $3\addr_dd[6:0]
   176/223: $3\dev_state_dd[1:0]
   177/223: $3\dev_state_d[1:0]
   178/223: $3\string_index_d[7:0]
   179/223: $3\req_d[3:0]
   180/223: $3\rec_d[1:0]
   181/223: $3\class_d[0:0]
   182/223: $3\in_dir_d[0:0]
   183/223: $3\max_length_d[6:0]
   184/223: $3\byte_cnt_d[6:0]
   185/223: $4\state_d[1:0]
   186/223: $3\addr_d[6:0]
   187/223: $3\state_d[1:0]
   188/223: $2\out_toggle_reset[0:0]
   189/223: $2\in_toggle_reset[0:0]
   190/223: $2\in_valid[0:0]
   191/223: $2\in_zlp[0:0]
   192/223: $2\in_data[7:0]
   193/223: $2\in_endp_d[0:0]
   194/223: $2\addr_dd[6:0]
   195/223: $2\dev_state_dd[1:0]
   196/223: $2\dev_state_d[1:0]
   197/223: $2\string_index_d[7:0]
   198/223: $2\req_d[3:0]
   199/223: $2\rec_d[1:0]
   200/223: $2\class_d[0:0]
   201/223: $2\in_dir_d[0:0]
   202/223: $2\max_length_d[6:0]
   203/223: $2\byte_cnt_d[6:0]
   204/223: $2\addr_d[6:0]
   205/223: $2\state_d[1:0]
   206/223: $1\state_d[1:0]
   207/223: $1\out_toggle_reset[0:0]
   208/223: $1\in_toggle_reset[0:0]
   209/223: $1\in_valid[0:0]
   210/223: $1\in_zlp[0:0]
   211/223: $1\in_data[7:0]
   212/223: $1\in_endp_d[0:0]
   213/223: $1\addr_dd[6:0]
   214/223: $1\dev_state_dd[1:0]
   215/223: $1\dev_state_d[1:0]
   216/223: $1\string_index_d[7:0]
   217/223: $1\req_d[3:0]
   218/223: $1\rec_d[1:0]
   219/223: $1\class_d[0:0]
   220/223: $1\in_dir_d[0:0]
   221/223: $1\max_length_d[6:0]
   222/223: $1\byte_cnt_d[6:0]
   223/223: $1\addr_d[6:0]
Creating decoders for process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2589'.
     1/12: $0\in_endp_q[0:0]
     2/12: $0\addr_qq[6:0]
     3/12: $0\dev_state_q[1:0]
     4/12: $0\string_index_q[7:0]
     5/12: $0\req_q[3:0]
     6/12: $0\rec_q[1:0]
     7/12: $0\class_q[0:0]
     8/12: $0\in_dir_q[0:0]
     9/12: $0\max_length_q[6:0]
    10/12: $0\byte_cnt_q[6:0]
    11/12: $0\state_q[1:0]
    12/12: $0\addr_q[6:0]
Creating decoders for process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:367$2580'.
     1/3: $0\usb_reset_q[0:0]
     2/3: $0\in_req_q[0:0]
     3/3: $0\dev_state_qq[1:0]
Creating decoders for process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2566'.
     1/1: $0\u_async_app_rstn.app_rstn_sq[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1577'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
     1/9: $0\rx_en_q[0:0]
     2/9: $0\dp_pu_q[0:0]
     3/9: $0\cnt_q[17:0]
     4/9: $0\rx_valid_fq[0:0]
     5/9: $0\rx_valid_rq[0:0]
     6/9: $0\rx_state_q[2:0]
     7/9: $0\nrzi_q[3:0]
     8/9: $0\stuffing_cnt_q[2:0]
     9/9: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1532'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1522'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1520'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1492'.
     1/1: $0\clk_cnt_q[1:0]

11.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.\in_data' from process `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2547'.
No latch inferred for signal `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.\in_valid' from process `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2547'.
No latch inferred for signal `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.\out_nak' from process `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2547'.
No latch inferred for signal `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.\u_mux.j' from process `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2547'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\data_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\phy_state_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\pid_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\addr_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\endp_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\frame_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_toggle_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_toggle_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_byte_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_valid' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_err' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_eop' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_data_ack' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\tx_data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\tx_valid' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_ready' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_req' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:421$2009' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:421$2010' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:421$2011' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:456$2012.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:456$2012.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:456$2012.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:456$2013.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:456$2013.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:456$2013.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:484$2014.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:484$2014.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:484$2014.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:484$2014.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:490$2015.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:490$2015.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:490$2015.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:490$2015.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:493$2016' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:493$2017' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:493$2018' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:503$2019' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:503$2020' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:503$2021' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:514$2022.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:514$2022.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:514$2022.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:514$2022.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:571$2023.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:571$2023.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:571$2023.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:571$2023.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:577$2024.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:577$2024.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:577$2024.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:582$2025.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:582$2025.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:582$2025.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_state_d' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2826'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_fifo_d' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2826'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_last_d' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2826'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_last_dd' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2826'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_nak_d' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2826'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2821' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2826'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2822' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2826'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$bitselwrite$sel$../../../usb_cdc/out_fifo.v:122$2823' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2826'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\addr_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\state_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\byte_cnt_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\max_length_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_dir_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\class_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\rec_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\req_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\string_index_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\dev_state_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\dev_state_dd' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\addr_dd' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_endp_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_data' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_zlp' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_valid' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_toggle_reset' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\out_toggle_reset' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1577'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1577'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1577'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1577'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1577'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1522'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.

11.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1340'.
  created $adff cell `$procdff$13106' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1333'.
  created $dff cell `$procdff$13107' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1329'.
  created $adff cell `$procdff$13108' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1322'.
  created $dff cell `$procdff$13109' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1319'.
  created $adff cell `$procdff$13110' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1316'.
  created $dff cell `$procdff$13111' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1313'.
  created $adff cell `$procdff$13112' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1310'.
  created $dff cell `$procdff$13113' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1308'.
  created $dff cell `$procdff$13114' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1306'.
  created $dff cell `$procdff$13115' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1302'.
  created $adff cell `$procdff$13116' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1295'.
  created $dff cell `$procdff$13117' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1291'.
  created $adff cell `$procdff$13118' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1284'.
  created $dff cell `$procdff$13119' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1281'.
  created $adff cell `$procdff$13120' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1278'.
  created $dff cell `$procdff$13121' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1275'.
  created $adff cell `$procdff$13122' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1272'.
  created $dff cell `$procdff$13123' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1270'.
  created $dff cell `$procdff$13124' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1268'.
  created $dff cell `$procdff$13125' with positive edge clock.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$1094'.
  created $adff cell `$procdff$13126' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.\rstn_sq' using process `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:60$2541'.
  created $adff cell `$procdff$13127' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\data_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$13128' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\phy_state_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$13129' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\pid_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$13130' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\addr_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$13131' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\endp_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$13132' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\frame_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$13133' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$13134' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_toggle_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$13135' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_toggle_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$13136' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_byte_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$13137' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\delay_cnt_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:281$2037'.
  created $adff cell `$procdff$13138' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_err_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:281$2037'.
  created $adff cell `$procdff$13139' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_eop_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:281$2037'.
  created $adff cell `$procdff$13140' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_data_ack_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:281$2037'.
  created $adff cell `$procdff$13141' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\genblk1.u_ltx4_async_data.in_iready_mask_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2976'.
  created $adff cell `$procdff$13142' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\genblk1.u_ltx4_async_data.in_data_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2976'.
  created $adff cell `$procdff$13143' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\genblk1.u_ltx4_async_data.in_iready_sq' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2976'.
  created $adff cell `$procdff$13144' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_fifo_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2932'.
  created $adff cell `$procdff$13145' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_last_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2932'.
  created $adff cell `$procdff$13146' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\delay_in_cnt_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2932'.
  created $adff cell `$procdff$13147' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\genblk1.u_ltx4_async_data.in_ovalid_sq' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2932'.
  created $adff cell `$procdff$13148' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\genblk1.u_ltx4_async_data.in_ovalid_mask_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2932'.
  created $adff cell `$procdff$13149' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2891' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2932'.
  created $adff cell `$procdff$13150' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2892' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2932'.
  created $adff cell `$procdff$13151' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$bitselwrite$sel$../../../usb_cdc/in_fifo.v:235$2893' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2932'.
  created $adff cell `$procdff$13152' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$lookahead\in_fifo_q$2931' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2932'.
  created $adff cell `$procdff$13153' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_first_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2915'.
  created $adff cell `$procdff$13154' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_first_qq' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2915'.
  created $adff cell `$procdff$13155' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_req_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2897'.
  created $adff cell `$procdff$13156' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_state_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2897'.
  created $adff cell `$procdff$13157' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_valid_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2897'.
  created $adff cell `$procdff$13158' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\genblk1.u_ltx4_async_data.out_ovalid_mask_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2882'.
  created $adff cell `$procdff$13159' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\genblk1.u_ltx4_async_data.out_ovalid_sq' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2882'.
  created $adff cell `$procdff$13160' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_first_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2861'.
  created $adff cell `$procdff$13161' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_full_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2861'.
  created $adff cell `$procdff$13162' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\delay_out_cnt_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2861'.
  created $adff cell `$procdff$13163' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\genblk1.u_ltx4_async_data.out_iready_sq' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2861'.
  created $adff cell `$procdff$13164' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\genblk1.u_ltx4_async_data.out_iready_mask_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2861'.
  created $adff cell `$procdff$13165' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\genblk1.u_ltx4_async_data.out_data_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2861'.
  created $adff cell `$procdff$13166' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_state_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2824'.
  created $adff cell `$procdff$13167' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_fifo_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2824'.
  created $adff cell `$procdff$13168' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_last_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2824'.
  created $adff cell `$procdff$13169' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_last_qq' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2824'.
  created $adff cell `$procdff$13170' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_nak_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2824'.
  created $adff cell `$procdff$13171' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\addr_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2589'.
  created $adff cell `$procdff$13172' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\state_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2589'.
  created $adff cell `$procdff$13173' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\byte_cnt_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2589'.
  created $adff cell `$procdff$13174' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\max_length_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2589'.
  created $adff cell `$procdff$13175' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_dir_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2589'.
  created $adff cell `$procdff$13176' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\class_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2589'.
  created $adff cell `$procdff$13177' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\rec_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2589'.
  created $adff cell `$procdff$13178' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\req_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2589'.
  created $adff cell `$procdff$13179' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\string_index_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2589'.
  created $adff cell `$procdff$13180' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\dev_state_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2589'.
  created $adff cell `$procdff$13181' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\addr_qq' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2589'.
  created $adff cell `$procdff$13182' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_endp_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2589'.
  created $adff cell `$procdff$13183' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\dev_state_qq' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:367$2580'.
  created $adff cell `$procdff$13184' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_req_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:367$2580'.
  created $adff cell `$procdff$13185' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\usb_reset_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:367$2580'.
  created $adff cell `$procdff$13186' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\u_async_app_rstn.app_rstn_sq' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2566'.
  created $adff cell `$procdff$13187' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$13188' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$13189' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$13190' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$13191' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$13192' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$13193' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$13194' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$13195' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$13196' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1532'.
  created $adff cell `$procdff$13197' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1520'.
  created $adff cell `$procdff$13198' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1520'.
  created $adff cell `$procdff$13199' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
  created $adff cell `$procdff$13200' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
  created $adff cell `$procdff$13201' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
  created $adff cell `$procdff$13202' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
  created $adff cell `$procdff$13203' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
  created $adff cell `$procdff$13204' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
  created $adff cell `$procdff$13205' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1492'.
  created $adff cell `$procdff$13206' with positive edge clock and negative level reset.

11.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1343'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1340'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1340'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1339'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1333'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1333'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1332'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1329'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1329'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1328'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1322'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1322'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1321'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1319'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1318'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1316'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1316'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1315'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1313'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1312'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1310'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1310'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1309'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1308'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1308'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1307'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1306'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1305'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1302'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1302'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1301'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1295'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1295'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1294'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1291'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1291'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1290'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1284'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1284'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1283'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1281'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1280'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1278'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1278'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1277'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1275'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1274'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1272'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1272'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1271'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1270'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1270'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1269'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1268'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$1094'.
Found and cleaned up 1 empty switch in `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2547'.
Removing empty process `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2547'.
Removing empty process `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:60$2541'.
Found and cleaned up 79 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
Found and cleaned up 1 empty switch in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
Found and cleaned up 3 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:281$2037'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:281$2037'.
Found and cleaned up 2 empty switches in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2976'.
Removing empty process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2976'.
Found and cleaned up 4 empty switches in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2932'.
Removing empty process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2932'.
Found and cleaned up 5 empty switches in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2915'.
Removing empty process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2915'.
Found and cleaned up 6 empty switches in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2897'.
Removing empty process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2897'.
Found and cleaned up 2 empty switches in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2882'.
Removing empty process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2882'.
Found and cleaned up 4 empty switches in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2861'.
Removing empty process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2861'.
Found and cleaned up 5 empty switches in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2826'.
Removing empty process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2826'.
Found and cleaned up 1 empty switch in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2824'.
Removing empty process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2824'.
Found and cleaned up 90 empty switches in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
Removing empty process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2591'.
Found and cleaned up 1 empty switch in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2589'.
Removing empty process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2589'.
Found and cleaned up 2 empty switches in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:367$2580'.
Removing empty process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:367$2580'.
Removing empty process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2566'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1577'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1577'.
Found and cleaned up 11 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1532'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1532'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1522'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1522'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1520'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1492'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1492'.
Cleaned up 267 empty switches.

11.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
Optimizing module prescaler.
Optimizing module $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.
<suppressed ~6 debug messages>
Optimizing module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
<suppressed ~181 debug messages>
Optimizing module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
<suppressed ~30 debug messages>
Optimizing module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
<suppressed ~28 debug messages>
Optimizing module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
<suppressed ~135 debug messages>
Optimizing module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~24 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>

11.4. Executing FLATTEN pass (flatten design).
Deleting now unused module prescaler.
Deleting now unused module $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.
Deleting now unused module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Deleting now unused module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
Deleting now unused module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
Deleting now unused module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Deleting now unused module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~9 debug messages>

11.5. Executing TRIBUF pass.

11.6. Executing DEMINOUT pass (demote inout ports to input or output).

11.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~41 debug messages>

11.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 573 unused cells and 3690 unused wires.
<suppressed ~598 debug messages>

11.9. Executing CHECK pass (checking for obvious problems).
Checking module loopback...
Found and reported 0 problems.

11.10. Executing OPT pass (performing simple optimizations).

11.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~2745 debug messages>
Removed a total of 915 cells.

11.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$7560: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$7563: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664: \u_usb_cdc.u_sie.u_phy_rx.cnt_q -> { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11627.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11630.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11639.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11645.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11652.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11655.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11665.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11555.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11682.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11692.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11695.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11558.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11702.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11561.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11712.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11715.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11725.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11567.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11732.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11755.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11570.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11573.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11772.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11782.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11785.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11795.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11802.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11812.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11825.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11831.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11861.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11867.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11873.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11879.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11897.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11903.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11909.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11915.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11921.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11939.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7795.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7797.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7800.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7803.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7812.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7814.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7817.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7820.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7831.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7847.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7852.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7857.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7878.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7880.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7883.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7886.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7890.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7893.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7911.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7918.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7921.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7939.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7946.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7949.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7975.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7987.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7990.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8007.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8010.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8012.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8014.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8017.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8020.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8028.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8037.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8040.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8043.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8053.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8060.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8063.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8070.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8077.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8080.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8091.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8094.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8106.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8108.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11594.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8114.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8123.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8128.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8165.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8203.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8220.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8225.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8239.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8242.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8257.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8260.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8263.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8265.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8268.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8270.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8289.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8291.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8294.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8297.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8302.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8304.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8307.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8310.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8324.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8334.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8342.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8368.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8387.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8389.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8408.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8420.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8449.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8451.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8462.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8464.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8467.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8470.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8494.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8505.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8511.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8513.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8521.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8538.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8540.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8543.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8567.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8570.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8572.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8592.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8594.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8599.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8605.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8613.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8623.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8640.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8645.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8647.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8669.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8671.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8674.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8677.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8690.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8695.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8698.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8709.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8712.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8733.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8743.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8749.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8781.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8791.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8794.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8797.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8807.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8810.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8812.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8836.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8839.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8847.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8868.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8873.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8875.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8878.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8881.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8894.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8899.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8902.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8910.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8912.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8917.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8920.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8931.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8933.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8941.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8952.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8954.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8957.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8977.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10003.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8980.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8983.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8990.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8993.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8995.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8998.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9008.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9016.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9019.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10024.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9034.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9037.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9044.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9049.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9052.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9062.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9070.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9080.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9083.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9088.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9098.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9103.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10028.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9106.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9109.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9118.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9133.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9136.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9146.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9148.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10033.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9151.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9154.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10036.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9166.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9169.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9176.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9191.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10055.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9196.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9199.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9206.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9211.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9223.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9226.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9229.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9240.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9242.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9247.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9250.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9260.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9264.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9266.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10067.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9269.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9285.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9289.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9292.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9295.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9307.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9309.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9311.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9313.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9316.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9360.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9362.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9364.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10088.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9367.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9370.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9385.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9389.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9391.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10094.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10111.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10113.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9420.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10116.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10119.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9432.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9442.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10137.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10139.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9487.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9501.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9503.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10160.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9511.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9530.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9533.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9550.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9552.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9556.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10172.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9579.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10188.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9581.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9583.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9605.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10190.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9611.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9617.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10194.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10197.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10200.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10223.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9635.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9638.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9641.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11603.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10227.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10229.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9658.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9677.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9679.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9681.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9699.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10257.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9733.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9752.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9754.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9756.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10264.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9778.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10267.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10284.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9787.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9811.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9813.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9816.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9837.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10290.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9839.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9841.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10314.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11606.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10316.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$7433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9867.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9869.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10323.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9887.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9891.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10345.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9899.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9912.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$7436.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9918.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9921.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10351.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$7469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9965.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10354.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9969.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9977.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10375.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10404.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10435.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10459.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10461.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10463.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10466.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10469.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10483.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10485.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10487.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11615.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3045.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3155.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10516.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3251.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10537.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10539.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3278.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3281.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3284.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3286.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3289.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3302.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3305.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3307.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3320.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3323.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3328.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10541.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10543.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3362.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3364.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3367.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3380.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3398.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3400.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3413.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3428.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3460.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10567.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3472.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10569.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3487.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3511.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3520.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3523.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10577.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10594.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10596.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10598.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10600.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3669.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3689.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10606.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3776.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3778.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3781.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3853.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10627.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3873.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3876.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3878.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3881.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3893.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3901.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3993.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10631.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4066.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10633.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4069.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4081.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4086.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4098.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4100.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4103.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10639.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10687.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4188.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10689.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10691.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10693.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10696.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10699.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4335.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4517.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4531.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4534.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10724.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4557.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10752.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4674.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4677.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4687.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4695.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4698.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4717.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10756.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4729.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4751.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4753.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4755.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4779.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4781.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4783.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4785.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4788.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4804.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4811.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4813.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4839.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4867.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4869.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4890.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4892.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4897.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4915.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4940.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4965.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4987.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4994.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5031.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10781.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5038.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5053.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5079.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10783.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10785.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5126.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5140.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10791.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5178.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5197.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5199.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5216.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5218.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10804.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5221.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5237.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5256.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10806.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10814.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10857.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10859.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5500.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5513.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10881.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5532.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10883.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5577.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5679.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10887.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5691.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5798.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10892.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5801.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5818.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5835.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5835.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5839.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5844.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5871.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5918.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10918.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5920.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10920.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6119.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10925.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6143.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10928.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6167.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6174.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10948.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6197.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6199.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6202.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6220.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10952.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6227.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6250.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6253.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10983.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6378.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6381.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6474.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6507.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6510.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6543.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6585.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11017.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11019.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11023.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11025.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6649.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11033.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7015.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11054.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7024.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11058.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11060.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11062.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11067.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7044.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11070.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7051.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11094.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11098.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11100.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7103.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7106.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7114.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11105.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7117.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11108.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11133.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7129.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11137.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7155.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7168.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11139.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11141.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7195.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7197.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11144.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7200.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11175.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11177.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11200.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11202.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11210.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7614.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7617.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12034.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12041.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12053.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12070.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12073.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12076.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12079.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12090.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12093.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11249.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12110.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12130.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11251.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12144.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12150.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12155.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12175.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7620.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12190.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12209.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12221.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12227.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12238.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12241.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12258.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12260.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12269.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12283.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12302.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12314.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12319.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12329.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12348.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12351.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12353.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12362.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12376.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12379.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12381.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12390.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12393.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12395.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7638.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12404.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12406.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11278.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12415.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11281.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12437.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11295.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11297.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7671.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12471.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12496.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11303.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12516.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7674.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12538.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12550.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12552.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11319.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12573.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11325.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12591.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12610.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11339.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7683.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11344.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7689.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11362.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11377.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7698.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11413.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11415.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12724.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12727.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12732.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12735.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12740.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12755.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12764.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12767.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12774.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12779.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12786.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12788.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12800.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12806.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12850.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12853.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11447.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12873.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12875.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7713.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12878.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12886.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12891.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12899.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12901.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12911.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12931.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12941.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12951.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11483.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12983.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12986.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13005.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13008.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11498.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13016.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11501.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11507.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7743.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13024.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11522.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11531.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7749.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11537.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11543.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13062.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13068.
Removed 1556 multiplexer ports.
<suppressed ~158 debug messages>

11.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11707: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP $auto$opt_reduce.cc:134:opt_pmux$13210 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11717: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP $auto$opt_reduce.cc:134:opt_pmux$13212 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11647: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP $auto$opt_reduce.cc:134:opt_pmux$13214 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11727: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP $auto$opt_reduce.cc:134:opt_pmux$13216 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5760: $auto$opt_reduce.cc:134:opt_pmux$13218
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11747: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP $auto$opt_reduce.cc:134:opt_pmux$13220 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11757: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP $auto$opt_reduce.cc:134:opt_pmux$13222 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7027: { $flatten\u_usb_cdc.\u_sie.$procmux$3287_CMP $auto$opt_reduce.cc:134:opt_pmux$13224 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7122: { $flatten\u_usb_cdc.\u_sie.$procmux$3545_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:289$2042_Y $auto$opt_reduce.cc:134:opt_pmux$13226 $flatten\u_usb_cdc.\u_sie.$procmux$3164_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11767: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP $auto$opt_reduce.cc:134:opt_pmux$13228 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11777: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP $auto$opt_reduce.cc:134:opt_pmux$13230 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11787: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP $auto$opt_reduce.cc:134:opt_pmux$13232 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11687: { $auto$opt_reduce.cc:134:opt_pmux$13234 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$3543: $auto$opt_reduce.cc:134:opt_pmux$13236
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12620: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12062_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1547_Y $auto$opt_reduce.cc:134:opt_pmux$13238 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11817: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP $auto$opt_reduce.cc:134:opt_pmux$13240 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11697: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP $auto$opt_reduce.cc:134:opt_pmux$13242 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11657: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP $auto$opt_reduce.cc:134:opt_pmux$13244 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13010: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12838_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12753_CMP $auto$opt_reduce.cc:134:opt_pmux$13246 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13050: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12838_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12753_CMP $auto$opt_reduce.cc:134:opt_pmux$13248 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13209: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2575_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13211: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2575_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13213: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2575_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13215: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2575_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13219: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2575_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13221: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2575_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13227: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2575_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13229: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2575_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13231: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2575_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13233: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2575_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13239: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2575_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13241: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2575_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13243: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2575_Y }
  Optimizing cells in module \loopback.
Performed a total of 33 changes.

11.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~198 debug messages>
Removed a total of 66 cells.

11.10.6. Executing OPT_DFF pass (perform DFF optimizations).

11.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 2504 unused wires.
<suppressed ~1 debug messages>

11.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.10.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~168 debug messages>

11.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10076: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10056_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10080_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10079_CMP $auto$opt_reduce.cc:134:opt_pmux$13250 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10367: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10224_CMP $auto$opt_reduce.cc:134:opt_pmux$13252 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10773: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10056_CMP $auto$opt_reduce.cc:134:opt_pmux$13254 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10078_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10077_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9403: $auto$opt_reduce.cc:134:opt_pmux$13256
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9624: { $auto$opt_reduce.cc:134:opt_pmux$13260 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10079_CMP $auto$opt_reduce.cc:134:opt_pmux$13258 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9857: $auto$opt_reduce.cc:134:opt_pmux$13262
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6267: { $flatten\u_usb_cdc.\u_sie.$procmux$5838_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5837_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13034: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:601$2535_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12753_CMP $auto$opt_reduce.cc:134:opt_pmux$13264 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13050: { $auto$opt_reduce.cc:134:opt_pmux$13266 $auto$opt_reduce.cc:134:opt_pmux$13246 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13249: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10078_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10077_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10025_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:802$2782_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:801$2778_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13261: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10080_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10079_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10078_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10077_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10056_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10025_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:802$2782_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:801$2778_Y }
  Optimizing cells in module \loopback.
Performed a total of 11 changes.

11.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.10.13. Executing OPT_DFF pass (perform DFF optimizations).

11.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

11.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.10.16. Rerunning OPT passes. (Maybe there is more to do..)

11.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~168 debug messages>

11.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.10.20. Executing OPT_DFF pass (perform DFF optimizations).

11.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.10.23. Finished OPT passes. (There is nothing left to do.)

11.11. Executing FSM pass (extract and optimize FSM).

11.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register loopback.u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q.
Not marking loopback.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register loopback.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register loopback.u_usb_cdc.u_ctrl_endp.state_q.
Not marking loopback.u_usb_cdc.u_ctrl_endp.string_index_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register loopback.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register loopback.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register loopback.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

11.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13167
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2841_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2840_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2841_Y \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.out_ready_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2840_Y }
  transition:       2'00 4'---0 ->       2'00 3'000
  transition:       2'00 4'00-1 ->       2'00 3'000
  transition:       2'00 4'0101 ->       2'01 3'010
  transition:       2'00 4'0111 ->       2'10 3'100
  transition:       2'00 4'1--1 ->       2'00 3'000
  transition:       2'10 4'---0 ->       2'10 3'101
  transition:       2'10 4'00-1 ->       2'00 3'001
  transition:       2'10 4'0101 ->       2'01 3'011
  transition:       2'10 4'0111 ->       2'10 3'101
  transition:       2'10 4'1--1 ->       2'00 3'001
  transition:       2'01 4'---0 ->       2'01 3'010
  transition:       2'01 4'00-1 ->       2'00 3'000
  transition:       2'01 4'0101 ->       2'01 3'010
  transition:       2'01 4'0111 ->       2'10 3'100
  transition:       2'01 4'1--1 ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13179
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13210
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11265_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11266_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11267_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10027_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10110_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10405_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10886_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11250_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13252
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:521$2647_Y
  found state code: 4'1100
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13258
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10079_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13260
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:697$2748_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:685$2743_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13262
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13250
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10080_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10056_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:621$2721_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:617$2699_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$2691_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10224_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:567$2666_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:569$2670_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10077_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10078_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13254
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:545$2657_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:547$2658_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:517$2644_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:470$2603_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10913_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10947_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11018_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11055_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11093_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:498$2631_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:494$2626_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:490$2623_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:486$2620_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:478$2610_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:478$2612_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:474$2607_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:505$2640_Y
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:463$2602_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:470$2603_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:753$2769_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:801$2778_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:802$2782_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7959_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10025_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10056_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10077_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10078_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10079_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10080_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10224_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$13250 $auto$opt_reduce.cc:134:opt_pmux$13254 $auto$opt_reduce.cc:134:opt_pmux$13210 $auto$opt_reduce.cc:134:opt_pmux$13260 $auto$opt_reduce.cc:134:opt_pmux$13258 $auto$opt_reduce.cc:134:opt_pmux$13252 \u_usb_cdc.setup $auto$opt_reduce.cc:134:opt_pmux$13262 \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11267_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11266_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11265_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11250_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11093_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11055_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11018_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10947_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10913_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10886_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10405_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10110_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10027_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:697$2748_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:685$2743_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:621$2721_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:617$2699_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$2691_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:569$2670_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:567$2666_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:547$2658_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:545$2657_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:521$2647_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:517$2644_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:505$2640_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:498$2631_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:494$2626_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:490$2623_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:486$2620_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:478$2612_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:478$2610_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:474$2607_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:463$2602_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10224_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10080_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10079_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10078_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10077_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10056_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10025_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7959_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:802$2782_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:801$2778_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:753$2769_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:470$2603_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 47'--------------------------------------------0-- ->     4'0000 16'0000000000010000
  transition:     4'0000 47'--0---0-0--------------0--------------------1-- -> INVALID_STATE(4'x) 16'000000000001xxxx  <ignored invalid transition!>
  transition:     4'0000 47'------0-0--------------1--------------------1-0 ->     4'0000 16'0000000000010000
  transition:     4'0000 47'------0-0-0000-----00001--------------------1-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 47'------0-0----1---------1-------------------01-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 47'------0-0----1---------1-------------------11-1 ->     4'1100 16'0000000000011100
  transition:     4'0000 47'------0-0-----000001---1-------00-----------101 ->     4'1100 16'0000000000011100
  transition:     4'0000 47'------0-0----------1---1-------1----------0-101 ->     4'1100 16'0000000000011100
  transition:     4'0000 47'------0-0----------1---1-------1----------1-101 ->     4'0001 16'0000000000010001
  transition:     4'0000 47'------0-0-----1----1---1----------------0---101 ->     4'1100 16'0000000000011100
  transition:     4'0000 47'------0-0-----1----1---1----------------1---101 ->     4'0010 16'0000000000010010
  transition:     4'0000 47'------0-0------1---1---1-----------------0--101 ->     4'1100 16'0000000000011100
  transition:     4'0000 47'------0-0------1---1---1-----------------1--101 ->     4'0011 16'0000000000010011
  transition:     4'0000 47'------0-0-------1--1---1---------------0----101 ->     4'1100 16'0000000000011100
  transition:     4'0000 47'------0-0-------1--1---1---------------1----101 ->     4'0111 16'0000000000010111
  transition:     4'0000 47'------0-0----------1---1--------1-----0-----101 ->     4'1100 16'0000000000011100
  transition:     4'0000 47'------0-0----------1---1--------1-----1-----101 ->     4'1000 16'0000000000011000
  transition:     4'0000 47'------0-0--------1-1---1-------------0------101 ->     4'1100 16'0000000000011100
  transition:     4'0000 47'------0-0--------1-1---1-------------1------101 ->     4'1001 16'0000000000011001
  transition:     4'0000 47'------0-0---------11---1------------0-------101 ->     4'1100 16'0000000000011100
  transition:     4'0000 47'------0-0---------11---1------------1-------101 ->     4'1010 16'0000000000011010
  transition:     4'0000 47'------0-0----------1---1-----------0--------111 ->     4'1100 16'0000000000011100
  transition:     4'0000 47'------0-0----------1---1-----------1--------111 ->     4'1011 16'0000000000011011
  transition:     4'0000 47'------0-0-----------1--1--------------------1-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 47'------0-0------------1-1--------------------1-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 47'------0-0-------------11--------------------1-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 47'------0-0-1------------1--------------------1-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 47'------0-0--1-----------1--------------------1-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 47'------0-0---1----------1--------------------1-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 47'--1---0-0-----------------------------------1-- ->     4'0000 16'0000000000010000
  transition:     4'0000 47'------1-0-----------------------------------1-- ->     4'0000 16'0000000000010000
  transition:     4'0000 47'--------1-----------------------------------1-- ->     4'0000 16'0000000000010000
  transition:     4'1000 47'--------------------------------------------0-- ->     4'1000 16'0010000000001000
  transition:     4'1000 47'--0---0-0--------------0--------------------1-- -> INVALID_STATE(4'x) 16'001000000000xxxx  <ignored invalid transition!>
  transition:     4'1000 47'------0-0--------------1--------------------1-0 ->     4'1000 16'0010000000001000
  transition:     4'1000 47'------0-0-0000-----00001--------------------1-1 ->     4'1000 16'0010000000001000
  transition:     4'1000 47'------0-0----1---------1-------------------01-1 ->     4'0000 16'0010000000000000
  transition:     4'1000 47'------0-0----1---------1-------------------11-1 ->     4'1100 16'0010000000001100
  transition:     4'1000 47'------0-0----------1---1--------------------1-1 ->     4'1100 16'0010000000001100
  transition:     4'1000 47'------0-0-----------1--1---------0----------1-1 ->     4'1000 16'0010000000001000
  transition:     4'1000 47'------0-0-----------1--1---------1----------1-1 ->     4'1100 16'0010000000001100
  transition:     4'1000 47'------0-0------------1-1---------0----------1-1 ->     4'1000 16'0010000000001000
  transition:     4'1000 47'------0-0------------1-1---------1----------1-1 ->     4'1100 16'0010000000001100
  transition:     4'1000 47'------0-0-------------11--0-----------------1-1 ->     4'1100 16'0010000000001100
  transition:     4'1000 47'------0-0-------------11--1-----------------1-1 ->     4'1000 16'0010000000001000
  transition:     4'1000 47'------0-0-1------------1---------0----------1-1 ->     4'1000 16'0010000000001000
  transition:     4'1000 47'------0-0-1------------1---------1----------1-1 ->     4'1100 16'0010000000001100
  transition:     4'1000 47'------0-0--1-----------10-------------------1-1 ->     4'1000 16'0010000000001000
  transition:     4'1000 47'------0-0--1-----------11-------------------1-1 ->     4'1100 16'0010000000001100
  transition:     4'1000 47'------0-0---1----------1---------0----------1-1 ->     4'1000 16'0010000000001000
  transition:     4'1000 47'------0-0---1----------1---------1----------1-1 ->     4'1100 16'0010000000001100
  transition:     4'1000 47'--1---0-0-----------------------------------1-- ->     4'1000 16'0010000000001000
  transition:     4'1000 47'------1-0-----------------------------------1-- ->     4'1000 16'0010000000001000
  transition:     4'1000 47'--------1-----------------------------------1-- ->     4'1000 16'0010000000001000
  transition:     4'0100 47'--------------------------------------------0-- ->     4'0100 16'0000000001000100
  transition:     4'0100 47'--0---0-0--------------0--------------------1-- -> INVALID_STATE(4'x) 16'000000000100xxxx  <ignored invalid transition!>
  transition:     4'0100 47'------0-0--------------1--------------------1-0 ->     4'0100 16'0000000001000100
  transition:     4'0100 47'------0-0-0000-----00001--------------------1-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 47'------0-0----1---------1-------------------01-1 ->     4'0000 16'0000000001000000
  transition:     4'0100 47'------0-0----1---------1-------------------11-1 ->     4'1100 16'0000000001001100
  transition:     4'0100 47'------0-0----------1---1--------------------1-1 ->     4'1100 16'0000000001001100
  transition:     4'0100 47'------0-0-----------1--1--------------------1-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 47'------0-0------------1-1--------------------1-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 47'------0-0-------------11---------0----------1-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 47'------0-0-------------11---------1----------1-1 ->     4'1100 16'0000000001001100
  transition:     4'0100 47'------0-0-1------------1---------0----------1-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 47'------0-0-1------------1---------1----------1-1 ->     4'1100 16'0000000001001100
  transition:     4'0100 47'------0-0--1-----------1--------------------1-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 47'------0-0---1----------1--------------------1-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 47'--1---0-0-----------------------------------1-- ->     4'0100 16'0000000001000100
  transition:     4'0100 47'------1-0-----------------------------------1-- ->     4'0100 16'0000000001000100
  transition:     4'0100 47'--------1-----------------------------------1-- ->     4'0100 16'0000000001000100
  transition:     4'1100 47'--------------------------------------------0-- ->     4'1100 16'0000000000101100
  transition:     4'1100 47'--0---0-0--------------0--------------------1-- -> INVALID_STATE(4'x) 16'000000000010xxxx  <ignored invalid transition!>
  transition:     4'1100 47'------0-0--------------1--------------------1-0 ->     4'1100 16'0000000000101100
  transition:     4'1100 47'------0-0-0000-----00001--------------------1-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 47'------0-0----1---------1-------------------01-1 ->     4'0000 16'0000000000100000
  transition:     4'1100 47'------0-0----1---------1-------------------11-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 47'------0-0----------1---1--------------------1-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 47'------0-0-----------1--1--------------------1-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 47'------0-0------------1-1--------------------1-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 47'------0-0-------------11--------------------1-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 47'------0-0-1------------1--------------------1-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 47'------0-0--1-----------1--------------------1-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 47'------0-0---1----------1--------------------1-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 47'--1---0-0-----------------------------------1-- ->     4'1100 16'0000000000101100
  transition:     4'1100 47'------1-0-----------------------------------1-- ->     4'1100 16'0000000000101100
  transition:     4'1100 47'--------1-----------------------------------1-- ->     4'1100 16'0000000000101100
  transition:     4'0010 47'--------------------------------------------0-- ->     4'0010 16'0000001000000010
  transition:     4'0010 47'--0---0-0--------------0--------------------1-- -> INVALID_STATE(4'x) 16'000000100000xxxx  <ignored invalid transition!>
  transition:     4'0010 47'------0-0--------------1--------------------1-0 ->     4'0010 16'0000001000000010
  transition:     4'0010 47'------0-0-0000-----00001--------------------1-1 ->     4'0010 16'0000001000000010
  transition:     4'0010 47'------0-0----1---------1-------------------01-1 ->     4'0000 16'0000001000000000
  transition:     4'0010 47'------0-0----1---------1-------------------11-1 ->     4'1100 16'0000001000001100
  transition:     4'0010 47'------0-0----------1---1--------------------1-1 ->     4'1100 16'0000001000001100
  transition:     4'0010 47'------0-0-----------1--1---------0----------1-1 ->     4'0010 16'0000001000000010
  transition:     4'0010 47'------0-0-----------1--1---------1----------1-1 ->     4'1100 16'0000001000001100
  transition:     4'0010 47'------0-0------------1-1---------0----------1-1 ->     4'0010 16'0000001000000010
  transition:     4'0010 47'------0-0------------1-1---------1----------1-1 ->     4'1100 16'0000001000001100
  transition:     4'0010 47'------0-0-------------11---------0----------1-1 ->     4'0010 16'0000001000000010
  transition:     4'0010 47'------0-0-------------11---------1----------1-1 ->     4'1100 16'0000001000001100
  transition:     4'0010 47'------0-0-1------------1---------0----------1-1 ->     4'0010 16'0000001000000010
  transition:     4'0010 47'------0-0-1------------1---------1----------1-1 ->     4'1100 16'0000001000001100
  transition:     4'0010 47'------0-0--1-----------1-0------------------1-1 ->     4'0010 16'0000001000000010
  transition:     4'0010 47'------0-0--1-----------1-1------------------1-1 ->     4'1100 16'0000001000001100
  transition:     4'0010 47'------0-0---1----------1---------0----------1-1 ->     4'0010 16'0000001000000010
  transition:     4'0010 47'------0-0---1----------1---------1----------1-1 ->     4'1100 16'0000001000001100
  transition:     4'0010 47'--1---0-0-----------------------------------1-- ->     4'0010 16'0000001000000010
  transition:     4'0010 47'------1-0-----------------------------------1-- ->     4'0010 16'0000001000000010
  transition:     4'0010 47'--------1-----------------------------------1-- ->     4'0010 16'0000001000000010
  transition:     4'1010 47'--------------------------------------------0-- ->     4'1010 16'0000100000001010
  transition:     4'1010 47'--0---0-0--------------0--------------------1-- -> INVALID_STATE(4'x) 16'000010000000xxxx  <ignored invalid transition!>
  transition:     4'1010 47'------0-0--------------1--------------------1-0 ->     4'1010 16'0000100000001010
  transition:     4'1010 47'------0-0-0000-----00001--------------------1-1 ->     4'1010 16'0000100000001010
  transition:     4'1010 47'------0-0----1---------1-------------------01-1 ->     4'0000 16'0000100000000000
  transition:     4'1010 47'------0-0----1---------1-------------------11-1 ->     4'1100 16'0000100000001100
  transition:     4'1010 47'------0-0----------1---1--------------------1-1 ->     4'1100 16'0000100000001100
  transition:     4'1010 47'------0-0-----------1--1-------00-----------1-1 ->     4'1100 16'0000100000001100
  transition:     4'1010 47'------0-0-----------1--1-------1------------1-1 ->     4'1010 16'0000100000001010
  transition:     4'1010 47'------0-0-----------1--1--------1-----------1-1 ->     4'1010 16'0000100000001010
  transition:     4'1010 47'------0-0------------1-1---------0----------1-1 ->     4'1010 16'0000100000001010
  transition:     4'1010 47'------0-0------------1-1---------1----------1-1 ->     4'1100 16'0000100000001100
  transition:     4'1010 47'------0-0-------------11---------0----------1-1 ->     4'1010 16'0000100000001010
  transition:     4'1010 47'------0-0-------------11---------1----------1-1 ->     4'1100 16'0000100000001100
  transition:     4'1010 47'------0-0-1------------1---------0----------1-1 ->     4'1010 16'0000100000001010
  transition:     4'1010 47'------0-0-1------------1---------1----------1-1 ->     4'1100 16'0000100000001100
  transition:     4'1010 47'---0--0-0--1-----------1---------0----------1-1 ->     4'1010 16'0000100000001010
  transition:     4'1010 47'---0--0-0--1-----------1---------1----------1-1 ->     4'1100 16'0000100000001100
  transition:     4'1010 47'------0-0---1----------1---------0----------1-1 ->     4'1010 16'0000100000001010
  transition:     4'1010 47'------0-0---1----------1---------1----------1-1 ->     4'1100 16'0000100000001100
  transition:     4'1010 47'--1---0-0-----------------------------------1-- ->     4'1010 16'0000100000001010
  transition:     4'1010 47'------1-0-----------------------------------1-- ->     4'1010 16'0000100000001010
  transition:     4'1010 47'--------1-----------------------------------1-- ->     4'1010 16'0000100000001010
  transition:     4'0001 47'--------------------------------------------0-- ->     4'0001 16'0000010000000001
  transition:     4'0001 47'--0---0-0--------------0--------------------1-- -> INVALID_STATE(4'x) 16'000001000000xxxx  <ignored invalid transition!>
  transition:     4'0001 47'------0-0--------------1--------------------1-0 ->     4'0001 16'0000010000000001
  transition:     4'0001 47'------0-0-0000-----00001--------------------1-1 ->     4'0001 16'0000010000000001
  transition:     4'0001 47'------0-0----1---------1-------------------01-1 ->     4'0000 16'0000010000000000
  transition:     4'0001 47'------0-0----1---------1-------------------11-1 ->     4'1100 16'0000010000001100
  transition:     4'0001 47'------0-0----------1---1--------------------1-1 ->     4'1100 16'0000010000001100
  transition:     4'0001 47'------0-0-----------1--1----------0---------1-1 ->     4'1100 16'0000010000001100
  transition:     4'0001 47'------0-0-----------1--1----------1---------1-1 ->     4'0001 16'0000010000000001
  transition:     4'0001 47'------0-0------------1-1---------0----------1-1 ->     4'0001 16'0000010000000001
  transition:     4'0001 47'------0-0------------1-1---------1----------1-1 ->     4'1100 16'0000010000001100
  transition:     4'0001 47'------0-0-------------11----0---------------1-1 ->     4'1100 16'0000010000001100
  transition:     4'0001 47'------0-0-------------11----1---------------1-1 ->     4'0001 16'0000010000000001
  transition:     4'0001 47'------0-0-1------------1---------0----------1-1 ->     4'0001 16'0000010000000001
  transition:     4'0001 47'------0-0-1------------1---------1----------1-1 ->     4'1100 16'0000010000001100
  transition:     4'0001 47'---0--0-0--1-----------1---------0----------1-1 ->     4'0001 16'0000010000000001
  transition:     4'0001 47'---0--0-0--1-----------1---------1----------1-1 ->     4'1100 16'0000010000001100
  transition:     4'0001 47'------0-0---1----------1---------0----------1-1 ->     4'0001 16'0000010000000001
  transition:     4'0001 47'------0-0---1----------1---------1----------1-1 ->     4'1100 16'0000010000001100
  transition:     4'0001 47'--1---0-0-----------------------------------1-- ->     4'0001 16'0000010000000001
  transition:     4'0001 47'------1-0-----------------------------------1-- ->     4'0001 16'0000010000000001
  transition:     4'0001 47'--------1-----------------------------------1-- ->     4'0001 16'0000010000000001
  transition:     4'1001 47'--------------------------------------------0-- ->     4'1001 16'0001000000001001
  transition:     4'1001 47'--0---0-0--------------0--------------------1-- -> INVALID_STATE(4'x) 16'000100000000xxxx  <ignored invalid transition!>
  transition:     4'1001 47'------0-0--------------1--------------------1-0 ->     4'1001 16'0001000000001001
  transition:     4'1001 47'------0-0-0000-----00001--------------------1-1 ->     4'1001 16'0001000000001001
  transition:     4'1001 47'------0-0----1---------1-------------------01-1 ->     4'0000 16'0001000000000000
  transition:     4'1001 47'------0-0----1---------1-------------------11-1 ->     4'1100 16'0001000000001100
  transition:     4'1001 47'------0-0----------1---1--------------------1-1 ->     4'1100 16'0001000000001100
  transition:     4'1001 47'------0-00----------1--1--------------------1-1 ->     4'1001 16'0001000000001001
  transition:     4'1001 47'------0-01----------1--1--------------------1-1 ->     4'1100 16'0001000000001100
  transition:     4'1001 47'------0-0------------1-1---------0----------1-1 ->     4'1001 16'0001000000001001
  transition:     4'1001 47'------0-0------------1-1---------1----------1-1 ->     4'1100 16'0001000000001100
  transition:     4'1001 47'------0-0-------------11---------0----------1-1 ->     4'1001 16'0001000000001001
  transition:     4'1001 47'------0-0-------------11---------1----------1-1 ->     4'1100 16'0001000000001100
  transition:     4'1001 47'------0-0-1------------1---------0----------1-1 ->     4'1001 16'0001000000001001
  transition:     4'1001 47'------0-0-1------------1---------1----------1-1 ->     4'1100 16'0001000000001100
  transition:     4'1001 47'---0--0-0--1-----------1---------0----------1-1 ->     4'1001 16'0001000000001001
  transition:     4'1001 47'---0--0-0--1-----------1---------1----------1-1 ->     4'1100 16'0001000000001100
  transition:     4'1001 47'------0-0---1----------1---------0----------1-1 ->     4'1001 16'0001000000001001
  transition:     4'1001 47'------0-0---1----------1---------1----------1-1 ->     4'1100 16'0001000000001100
  transition:     4'1001 47'--1---0-0-----------------------------------1-- ->     4'1001 16'0001000000001001
  transition:     4'1001 47'------1-0-----------------------------------1-- ->     4'1001 16'0001000000001001
  transition:     4'1001 47'--------1-----------------------------------1-- ->     4'1001 16'0001000000001001
  transition:     4'0101 47'--------------------------------------------0-- ->     4'0101 16'0000000010000101
  transition:     4'0101 47'--0---0-0--------------0--------------------1-- -> INVALID_STATE(4'x) 16'000000001000xxxx  <ignored invalid transition!>
  transition:     4'0101 47'------0-0--------------1--------------------1-0 ->     4'0101 16'0000000010000101
  transition:     4'0101 47'------0-0-0000-----00001--------------------1-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 47'------0-0----1---------1-------------------01-1 ->     4'0000 16'0000000010000000
  transition:     4'0101 47'------0-0----1---------1-------------------11-1 ->     4'1100 16'0000000010001100
  transition:     4'0101 47'------0-0----------1---1--------------------1-1 ->     4'1100 16'0000000010001100
  transition:     4'0101 47'------0-0-----------1--1--------------------1-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 47'------0-0------------1-1--------------------1-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 47'------0-0-------------11---------0----------1-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 47'------0-0-------------11---------1----------1-1 ->     4'1100 16'0000000010001100
  transition:     4'0101 47'------0-0-1------------1---------0----------1-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 47'------0-0-1------------1---------1----------1-1 ->     4'1100 16'0000000010001100
  transition:     4'0101 47'------0-0--1-----------1--------------------1-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 47'------0-0---1----------1--------------------1-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 47'--1---0-0-----------------------------------1-- ->     4'0101 16'0000000010000101
  transition:     4'0101 47'------1-0-----------------------------------1-- ->     4'0101 16'0000000010000101
  transition:     4'0101 47'--------1-----------------------------------1-- ->     4'0101 16'0000000010000101
  transition:     4'0011 47'--------------------------------------------0-- ->     4'0011 16'1000000000000011
  transition:     4'0011 47'--0---0-0--------------0--------------------1-- -> INVALID_STATE(4'x) 16'100000000000xxxx  <ignored invalid transition!>
  transition:     4'0011 47'------0-0--------------1--------------------1-0 ->     4'0011 16'1000000000000011
  transition:     4'0011 47'------0-0-0000-----00001--------------------1-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 47'------0-0----1---------1-------------------01-1 ->     4'0000 16'1000000000000000
  transition:     4'0011 47'------0-0----1---------1-------------------11-1 ->     4'1100 16'1000000000001100
  transition:     4'0011 47'------0-0----------1---1--------------------1-1 ->     4'1100 16'1000000000001100
  transition:     4'0011 47'------0-0-----------1--1---------0----------1-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 47'------0-0-----------1--1---------1----------1-1 ->     4'1100 16'1000000000001100
  transition:     4'0011 47'------0-0------------1-1-----00-------------1-1 ->     4'1100 16'1000000000001100
  transition:     4'0011 47'------0-0------------1-1-----10-------------1-1 ->     4'0101 16'1000000000000101
  transition:     4'0011 47'------0-0------------1-1------1-------------1-1 ->     4'0100 16'1000000000000100
  transition:     4'0011 47'------0-0-------------11--------------------1-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 47'------0-0-1------------1--------------------1-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 47'------0-0--1-----------1--------------------1-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 47'------0-0---1----------1--------------------1-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 47'--1---0-0-----------------------------------1-- ->     4'0011 16'1000000000000011
  transition:     4'0011 47'------1-0-----------------------------------1-- ->     4'0011 16'1000000000000011
  transition:     4'0011 47'--------1-----------------------------------1-- ->     4'0011 16'1000000000000011
  transition:     4'1011 47'--------------------------------------------0-- ->     4'1011 16'0000000000001011
  transition:     4'1011 47'--0---0-0--------------0--------------------1-- -> INVALID_STATE(4'x) 16'000000000000xxxx  <ignored invalid transition!>
  transition:     4'1011 47'------0-0--------------1--------------------1-0 ->     4'1011 16'0000000000001011
  transition:     4'1011 47'------0-0-0000-----00001--------------------1-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 47'------0-0----1---------1-------------------01-1 ->     4'0000 16'0000000000000000
  transition:     4'1011 47'------0-0----1---------1-------------------11-1 ->     4'1100 16'0000000000001100
  transition:     4'1011 47'------0-0----------1---1--------------------1-1 ->     4'1100 16'0000000000001100
  transition:     4'1011 47'------0-0-----------1--1--------------------1-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 47'------0-0------------1-1--------------------1-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 47'------0-0-------------11--------------------1-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 47'------0-0-1------------1--------------------1-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 47'------0-0--1-----------1--------------------1-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 47'------0-0---1----------1--------------------1-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 47'--1---0-0-----------------------------------1-- ->     4'1011 16'0000000000001011
  transition:     4'1011 47'------1-0-----------------------------------1-- ->     4'1011 16'0000000000001011
  transition:     4'1011 47'--------1-----------------------------------1-- ->     4'1011 16'0000000000001011
  transition:     4'0111 47'--------------------------------------------0-- ->     4'0111 16'0100000000000111
  transition:     4'0111 47'--0---0-0--------------0--------------------1-- -> INVALID_STATE(4'x) 16'010000000000xxxx  <ignored invalid transition!>
  transition:     4'0111 47'------0-0--------------1--------------------1-0 ->     4'0111 16'0100000000000111
  transition:     4'0111 47'------0-0-0000-----00001--------------------1-1 ->     4'0111 16'0100000000000111
  transition:     4'0111 47'------0-0----1---------1-------------------01-1 ->     4'0000 16'0100000000000000
  transition:     4'0111 47'------0-0----1---------1-------------------11-1 ->     4'1100 16'0100000000001100
  transition:     4'0111 47'------0-0----------1---1--------------------1-1 ->     4'1100 16'0100000000001100
  transition:     4'0111 47'------0-0-----------1--1---------0----------1-1 ->     4'0111 16'0100000000000111
  transition:     4'0111 47'------0-0-----------1--1---------1----------1-1 ->     4'1100 16'0100000000001100
  transition:     4'0111 47'------0-0------------1-1---------0----------1-1 ->     4'0111 16'0100000000000111
  transition:     4'0111 47'------0-0------------1-1---------1----------1-1 ->     4'1100 16'0100000000001100
  transition:     4'0111 47'------0-0-------------11---0----------------1-1 ->     4'1100 16'0100000000001100
  transition:     4'0111 47'------0-0-------------11---1----------------1-1 ->     4'0111 16'0100000000000111
  transition:     4'0111 47'------0-0-1------------1---------0----------1-1 ->     4'0111 16'0100000000000111
  transition:     4'0111 47'------0-0-1------------1---------1----------1-1 ->     4'1100 16'0100000000001100
  transition:     4'0111 47'------0-0--1-----------1-0------------------1-1 ->     4'0111 16'0100000000000111
  transition:     4'0111 47'------0-0--1-----------1-1------------------1-1 ->     4'1100 16'0100000000001100
  transition:     4'0111 47'------0-0---1----------1---------0----------1-1 ->     4'0111 16'0100000000000111
  transition:     4'0111 47'------0-0---1----------1---------1----------1-1 ->     4'1100 16'0100000000001100
  transition:     4'0111 47'--1---0-0-----------------------------------1-- ->     4'0111 16'0100000000000111
  transition:     4'0111 47'------1-0-----------------------------------1-- ->     4'0111 16'0100000000000111
  transition:     4'0111 47'--------1-----------------------------------1-- ->     4'0111 16'0100000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13173
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_q
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: \u_usb_cdc.u_sie.in_data_ack_q
  found state code: 2'01
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:800$2784_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:752$2768_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:753$2769_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:758$2771_Y
  found state code: 2'11
  found state code: 2'10
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:447$2593_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2575_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:447$2593_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CMP [0]
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.in_data_ack_q \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:800$2784_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:758$2771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:753$2769_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:752$2768_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_req_q \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:447$2593_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[1:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2575_Y }
  transition:       2'00 12'--------0--- ->       2'00 7'1001000
  transition:       2'00 12'0-0-----1--- ->       2'00 7'1001000
  transition:       2'00 12'1-0-----1--- ->       2'10 7'1001100
  transition:       2'00 12'--1-----1--- ->       2'00 7'1001000
  transition:       2'10 12'--------0--- ->       2'10 7'0011100
  transition:       2'10 12'0-0----01--0 ->       2'01 7'0011010
  transition:       2'10 12'0-0--0011-00 ->       2'11 7'0011110
  transition:       2'10 12'000--1011-00 ->       2'10 7'0011100
  transition:       2'10 12'010--1011-00 ->       2'00 7'0011000
  transition:       2'10 12'0-0---011-10 ->       2'11 7'0011110
  transition:       2'10 12'0-0---111--0 ->       2'01 7'0011010
  transition:       2'10 12'0-0-----1--1 ->       2'10 7'0011100
  transition:       2'10 12'1-0-----1--- ->       2'10 7'0011100
  transition:       2'10 12'--1-----1--- ->       2'00 7'0011000
  transition:       2'01 12'--------0--- ->       2'01 7'0000011
  transition:       2'01 12'0-0-----1--- ->       2'01 7'0000011
  transition:       2'01 12'1-0-----1--- ->       2'10 7'0000101
  transition:       2'01 12'--1-----1--- ->       2'01 7'0000011
  transition:       2'11 12'--------0--- ->       2'11 7'0101110
  transition:       2'11 12'000-----1000 ->       2'11 7'0101110
  transition:       2'11 12'010-----1000 ->       2'00 7'0101000
  transition:       2'11 12'0-0-----1001 ->       2'11 7'0101110
  transition:       2'11 12'0-0-----110- ->       2'01 7'0101010
  transition:       2'11 12'0-0-0---1-10 ->       2'11 7'0101110
  transition:       2'11 12'000-1---1010 ->       2'00 7'0101000
  transition:       2'11 12'010-1---1010 ->       2'11 7'0101110
  transition:       2'11 12'0-0-1---1110 ->       2'01 7'0101010
  transition:       2'11 12'0-0-----1-11 ->       2'01 7'0101010
  transition:       2'11 12'1-0-----1--- ->       2'10 7'0101100
  transition:       2'11 12'--1-----1--- ->       2'00 7'0101000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$13129
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6590_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3164_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3287_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:289$2042_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3545_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:288$2040_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3546_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:288$2039_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6563_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6583_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:561$2497_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:420$2208_Y
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:531$2472_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:548$2477_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:490$2363_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:407$2198_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:456$2282_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:457$2283_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:462$2284_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:463$2285_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:393$2179_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5837_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5838_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:405$2199_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:288$2039_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:288$2040_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:289$2042_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3046_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3164_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3287_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3545_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3546_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6563_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6583_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6590_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$7032_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$5838_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5837_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:561$2497_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:548$2477_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:531$2472_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:490$2363_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:463$2285_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:462$2284_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:457$2283_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:456$2282_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:420$2208_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:405$2199_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:407$2198_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:393$2179_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$7032_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6590_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6583_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6563_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3546_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3545_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3287_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3164_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3046_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:289$2042_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:288$2040_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:288$2039_Y }
  transition:     4'0000 18'----------------0- ->     4'0000 16'0001000000000000
  transition:     4'0000 18'-0--------------10 ->     4'0000 16'0001000000000000
  transition:     4'0000 18'-0--------------11 ->     4'0001 16'0001000000001000
  transition:     4'0000 18'-1--------------1- ->     4'0000 16'0001000000000000
  transition:     4'1000 18'----------------0- ->     4'1000 16'0000001001000000
  transition:     4'1000 18'-0----------0---1- ->     4'1000 16'0000001001000000
  transition:     4'1000 18'00---00-----1---1- ->     4'1001 16'0000001001001000
  transition:     4'1000 18'00---10-----1---1- ->     4'1010 16'0000001001010000
  transition:     4'1000 18'00----1-----1---1- ->     4'0000 16'0000001000000000
  transition:     4'1000 18'10----------1---1- ->     4'0000 16'0000001000000000
  transition:     4'1000 18'-1--------------1- ->     4'0000 16'0000001000000000
  transition:     4'0100 18'----------------0- ->     4'0100 16'0000010000100000
  transition:     4'0100 18'-0--------------10 ->     4'0000 16'0000010000000000
  transition:     4'0100 18'-0--------------11 ->     4'0101 16'0000010000101000
  transition:     4'0100 18'-1--------------1- ->     4'0000 16'0000010000000000
  transition:     4'0010 18'----------------0- ->     4'0010 16'0000100000010000
  transition:     4'0010 18'-0--------------10 ->     4'0000 16'0000100000000000
  transition:     4'0010 18'-0--------------11 ->     4'0011 16'0000100000011000
  transition:     4'0010 18'-1--------------1- ->     4'0000 16'0000100000000000
  transition:     4'1010 18'----------------0- ->     4'1010 16'0100000001010000
  transition:     4'1010 18'-0--------------1- ->     4'1011 16'0100000001011000
  transition:     4'1010 18'-1--------------1- ->     4'0000 16'0100000000000000
  transition:     4'0110 18'----------------0- ->     4'0110 16'0010000000110000
  transition:     4'0110 18'-0--------------10 ->     4'0000 16'0010000000000000
  transition:     4'0110 18'-0--------------11 ->     4'0110 16'0010000000110000
  transition:     4'0110 18'-1--------------1- ->     4'0000 16'0010000000000000
  transition:     4'0001 18'----------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 18'-0-------------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 18'-0-------------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 18'-000-----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 18'-000-----------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 18'-01------------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 18'-01------------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 18'-0-1-----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 18'-0-1---------0-111 ->     4'0110 16'0000000000110001
  transition:     4'0001 18'-0-1---------1-111 ->     4'0100 16'0000000000100001
  transition:     4'0001 18'-1--------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 18'----------------0- ->     4'1001 16'0000000101001000
  transition:     4'1001 18'-0--0-----------1- ->     4'1001 16'0000000101001000
  transition:     4'1001 18'-0--1-----------1- ->     4'1010 16'0000000101010000
  transition:     4'1001 18'-1--------------1- ->     4'0000 16'0000000100000000
  transition:     4'0101 18'----------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 18'-0-----0--------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 18'-0-----1------0-10 ->     4'0101 16'0000000000101100
  transition:     4'0101 18'-0-----1------1-10 ->     4'0111 16'0000000000111100
  transition:     4'0101 18'-0--------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 18'-1--------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 18'----------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 18'-0---------0----10 ->     4'0000 16'0000000000000010
  transition:     4'0011 18'-0-------001----10 ->     4'0000 16'0000000000000010
  transition:     4'0011 18'-0------0101----10 ->     4'0000 16'0000000000000010
  transition:     4'0011 18'-0------1101----10 ->     4'1000 16'0000000001000010
  transition:     4'0011 18'-0--------11----10 ->     4'0000 16'0000000000000010
  transition:     4'0011 18'-0--------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 18'-1--------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 18'----------------0- ->     4'1011 16'0000000011011000
  transition:     4'1011 18'-0--------------1- ->     4'0000 16'0000000010000000
  transition:     4'1011 18'-1--------------1- ->     4'0000 16'0000000010000000
  transition:     4'0111 18'----------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 18'-0--------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 18'-1--------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13191
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1563_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1545_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1547_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12062_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12487_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12611_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1548_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1581_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1575_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1596_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1597_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1584_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1592_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1543_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1583_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1587_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1580_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12611_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12487_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12062_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1547_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1545_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1543_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1548_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1563_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1575_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1580_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1581_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1583_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1584_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1587_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1592_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1596_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1597_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1545_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1547_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12062_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12487_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12611_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000001
  transition:      3'000 13'1--0--------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-0------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-1------- ->      3'001 8'00001001
  transition:      3'100 13'0------------ ->      3'100 8'10100000
  transition:      3'100 13'1--0--------- ->      3'000 8'10000000
  transition:      3'100 13'1--1--------- ->      3'000 8'10000000
  transition:      3'010 13'0------------ ->      3'010 8'00010100
  transition:      3'010 13'1--0--------- ->      3'000 8'00000100
  transition:      3'010 13'1--10-0----00 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-0--01 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-1--01 ->      3'100 8'00100100
  transition:      3'010 13'1--10-0----1- ->      3'100 8'00100100
  transition:      3'010 13'10-11-0---0-- ->      3'100 8'00100100
  transition:      3'010 13'11-11-0---0-- ->      3'010 8'00010100
  transition:      3'010 13'1--11-0---1-- ->      3'011 8'00011100
  transition:      3'010 13'1--1--1------ ->      3'100 8'00100100
  transition:      3'001 13'0------------ ->      3'001 8'00001010
  transition:      3'001 13'1--0--------- ->      3'000 8'00000010
  transition:      3'001 13'1--1---00---- ->      3'001 8'00001010
  transition:      3'001 13'1--1---010--- ->      3'000 8'00000010
  transition:      3'001 13'1--1---011--- ->      3'010 8'00010010
  transition:      3'001 13'1--1---1----- ->      3'000 8'00000010
  transition:      3'011 13'0------------ ->      3'011 8'01011000
  transition:      3'011 13'1--0--------- ->      3'000 8'01000000
  transition:      3'011 13'1-01--------- ->      3'100 8'01100000
  transition:      3'011 13'1-11--------- ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13200
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1505_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1483_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12753_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12838_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:601$2535_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1513_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:601$2535_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12838_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12753_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1483_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1505_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1513_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1483_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12753_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12838_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:601$2535_Y }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'010- ->       2'00 6'000001
  transition:       2'00 4'110- ->       2'01 6'001001
  transition:       2'00 4'-11- ->       2'00 6'000001
  transition:       2'10 4'-0-- ->       2'10 6'010100
  transition:       2'10 4'-100 ->       2'10 6'010100
  transition:       2'10 4'0101 ->       2'11 6'011100
  transition:       2'10 4'1101 ->       2'10 6'010100
  transition:       2'10 4'-11- ->       2'10 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'001010
  transition:       2'01 4'-100 ->       2'01 6'001010
  transition:       2'01 4'0101 ->       2'00 6'000010
  transition:       2'01 4'1101 ->       2'10 6'010010
  transition:       2'01 4'-11- ->       2'01 6'001010
  transition:       2'11 4'-0-- ->       2'11 6'111000
  transition:       2'11 4'-100 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'100000
  transition:       2'11 4'-11- ->       2'11 6'111000

11.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13312' from module `\loopback'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13305' from module `\loopback'.
  Merging pattern 13'1--0--------- and 13'1--1--------- from group (1 0 8'10000000).
  Merging pattern 13'1--1--------- and 13'1--0--------- from group (1 0 8'10000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13291' from module `\loopback'.
  Merging pattern 18'-0--------------1- and 18'-1--------------1- from group (10 0 16'0000000010000000).
  Merging pattern 18'-1--------------1- and 18'-0--------------1- from group (10 0 16'0000000010000000).
  Merging pattern 18'-0--------------1- and 18'-1--------------1- from group (11 0 16'1000000000000000).
  Merging pattern 18'-1--------------1- and 18'-0--------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13284' from module `\loopback'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13270' from module `\loopback'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13250.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13254.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13258.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13252.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13262.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q$13267' from module `\loopback'.

11.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 158 unused cells and 158 unused wires.
<suppressed ~165 debug messages>

11.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q$13267' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13270' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:470$2603_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10079_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10224_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13284' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[1:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:447$2593_Y.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13291' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$6563_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$6583_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13305' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13312' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

11.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q$13267' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13270' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  1100 -> --------1---
  0010 -> -------1----
  1010 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13284' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13291' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13305' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13312' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

11.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q$13267' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q$13267 (\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.out_ready_i
    1: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2841_Y
    2: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2840_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 1'0
      1:     0 4'00-1   ->     0 1'0
      2:     0 4'1--1   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0101   ->     2 1'0
      5:     1 4'00-1   ->     0 1'1
      6:     1 4'1--1   ->     0 1'1
      7:     1 4'---0   ->     1 1'1
      8:     1 4'0111   ->     1 1'1
      9:     1 4'0101   ->     2 1'1
     10:     2 4'00-1   ->     0 1'0
     11:     2 4'1--1   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'---0   ->     2 1'0
     14:     2 4'0101   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13270' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$13270 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   42
  Number of output signals:   9
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.class_q
    2: \u_usb_cdc.u_ctrl_endp.clk_gate
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:463$2602_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:474$2607_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:478$2610_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:478$2612_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:486$2620_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:490$2623_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:494$2626_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:498$2631_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:505$2640_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:517$2644_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:521$2647_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:545$2657_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:547$2658_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:567$2666_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:569$2670_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$2691_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:617$2699_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:621$2721_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:685$2743_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:697$2748_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10027_CMP
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10110_CMP
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10405_CMP
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10886_CMP
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10913_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10947_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11018_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11055_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11093_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11250_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11265_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11266_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11267_CMP
   37: \u_usb_cdc.u_sie.data_q [15]
   38: \u_usb_cdc.u_sie.out_err_q
   39: \u_usb_cdc.setup
   40: $auto$opt_reduce.cc:134:opt_pmux$13260
   41: $auto$opt_reduce.cc:134:opt_pmux$13210

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:753$2769_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:801$2778_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:802$2782_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7959_CMP
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10025_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10056_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10077_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10078_CMP
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10080_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 42'--00--------------1--------------------1-0   ->     0 9'000000000
      1:     0 42'--00----1---------1-------------------01-1   ->     0 9'000000000
      2:     0 42'--00-0000-----00001--------------------1-1   ->     0 9'000000000
      3:     0 42'--00-------------11--------------------1-1   ->     0 9'000000000
      4:     0 42'--00------------1-1--------------------1-1   ->     0 9'000000000
      5:     0 42'--00-----------1--1--------------------1-1   ->     0 9'000000000
      6:     0 42'--00---1----------1--------------------1-1   ->     0 9'000000000
      7:     0 42'--00--1-----------1--------------------1-1   ->     0 9'000000000
      8:     0 42'--00-1------------1--------------------1-1   ->     0 9'000000000
      9:     0 42'---------------------------------------0--   ->     0 9'000000000
     10:     0 42'1-00-----------------------------------1--   ->     0 9'000000000
     11:     0 42'--10-----------------------------------1--   ->     0 9'000000000
     12:     0 42'---1-----------------------------------1--   ->     0 9'000000000
     13:     0 42'--00----------1---1--------1-----1-----101   ->     1 9'000000000
     14:     0 42'--00----------1---1-------1----------0-101   ->     3 9'000000000
     15:     0 42'--00------1---1---1-----------------0--101   ->     3 9'000000000
     16:     0 42'--00-----1----1---1----------------0---101   ->     3 9'000000000
     17:     0 42'--00-------1--1---1---------------0----101   ->     3 9'000000000
     18:     0 42'--00----------1---1--------1-----0-----101   ->     3 9'000000000
     19:     0 42'--00--------1-1---1-------------0------101   ->     3 9'000000000
     20:     0 42'--00---------11---1------------0-------101   ->     3 9'000000000
     21:     0 42'--00-----000001---1-------00-----------101   ->     3 9'000000000
     22:     0 42'--00----------1---1-----------0--------111   ->     3 9'000000000
     23:     0 42'--00----1---------1-------------------11-1   ->     3 9'000000000
     24:     0 42'--00-----1----1---1----------------1---101   ->     4 9'000000000
     25:     0 42'--00---------11---1------------1-------101   ->     5 9'000000000
     26:     0 42'--00----------1---1-------1----------1-101   ->     6 9'000000000
     27:     0 42'--00--------1-1---1-------------1------101   ->     7 9'000000000
     28:     0 42'--00------1---1---1-----------------1--101   ->     9 9'000000000
     29:     0 42'--00----------1---1-----------1--------111   ->    10 9'000000000
     30:     0 42'--00-------1--1---1---------------1----101   ->    11 9'000000000
     31:     1 42'--00----1---------1-------------------01-1   ->     0 9'000000000
     32:     1 42'--00--------------1--------------------1-0   ->     1 9'000000000
     33:     1 42'--00------------1-1---------0----------1-1   ->     1 9'000000000
     34:     1 42'--00-----------1--1---------0----------1-1   ->     1 9'000000000
     35:     1 42'--00---1----------1---------0----------1-1   ->     1 9'000000000
     36:     1 42'--00-1------------1---------0----------1-1   ->     1 9'000000000
     37:     1 42'--00-------------11--1-----------------1-1   ->     1 9'000000000
     38:     1 42'--00--1-----------10-------------------1-1   ->     1 9'000000000
     39:     1 42'--00-0000-----00001--------------------1-1   ->     1 9'000000000
     40:     1 42'---------------------------------------0--   ->     1 9'000000000
     41:     1 42'1-00-----------------------------------1--   ->     1 9'000000000
     42:     1 42'--10-----------------------------------1--   ->     1 9'000000000
     43:     1 42'---1-----------------------------------1--   ->     1 9'000000000
     44:     1 42'--00----1---------1-------------------11-1   ->     3 9'000000000
     45:     1 42'--00------------1-1---------1----------1-1   ->     3 9'000000000
     46:     1 42'--00-----------1--1---------1----------1-1   ->     3 9'000000000
     47:     1 42'--00---1----------1---------1----------1-1   ->     3 9'000000000
     48:     1 42'--00-1------------1---------1----------1-1   ->     3 9'000000000
     49:     1 42'--00-------------11--0-----------------1-1   ->     3 9'000000000
     50:     1 42'--00--1-----------11-------------------1-1   ->     3 9'000000000
     51:     1 42'--00----------1---1--------------------1-1   ->     3 9'000000000
     52:     2 42'--00----1---------1-------------------01-1   ->     0 9'000000010
     53:     2 42'--00--------------1--------------------1-0   ->     2 9'000000010
     54:     2 42'--00-------------11---------0----------1-1   ->     2 9'000000010
     55:     2 42'--00-1------------1---------0----------1-1   ->     2 9'000000010
     56:     2 42'--00-0000-----00001--------------------1-1   ->     2 9'000000010
     57:     2 42'--00------------1-1--------------------1-1   ->     2 9'000000010
     58:     2 42'--00-----------1--1--------------------1-1   ->     2 9'000000010
     59:     2 42'--00---1----------1--------------------1-1   ->     2 9'000000010
     60:     2 42'--00--1-----------1--------------------1-1   ->     2 9'000000010
     61:     2 42'---------------------------------------0--   ->     2 9'000000010
     62:     2 42'1-00-----------------------------------1--   ->     2 9'000000010
     63:     2 42'--10-----------------------------------1--   ->     2 9'000000010
     64:     2 42'---1-----------------------------------1--   ->     2 9'000000010
     65:     2 42'--00----1---------1-------------------11-1   ->     3 9'000000010
     66:     2 42'--00-------------11---------1----------1-1   ->     3 9'000000010
     67:     2 42'--00-1------------1---------1----------1-1   ->     3 9'000000010
     68:     2 42'--00----------1---1--------------------1-1   ->     3 9'000000010
     69:     3 42'--00----1---------1-------------------01-1   ->     0 9'000000001
     70:     3 42'--00--------------1--------------------1-0   ->     3 9'000000001
     71:     3 42'--00----1---------1-------------------11-1   ->     3 9'000000001
     72:     3 42'--00-0000-----00001--------------------1-1   ->     3 9'000000001
     73:     3 42'--00-------------11--------------------1-1   ->     3 9'000000001
     74:     3 42'--00------------1-1--------------------1-1   ->     3 9'000000001
     75:     3 42'--00-----------1--1--------------------1-1   ->     3 9'000000001
     76:     3 42'--00----------1---1--------------------1-1   ->     3 9'000000001
     77:     3 42'--00---1----------1--------------------1-1   ->     3 9'000000001
     78:     3 42'--00--1-----------1--------------------1-1   ->     3 9'000000001
     79:     3 42'--00-1------------1--------------------1-1   ->     3 9'000000001
     80:     3 42'---------------------------------------0--   ->     3 9'000000001
     81:     3 42'1-00-----------------------------------1--   ->     3 9'000000001
     82:     3 42'--10-----------------------------------1--   ->     3 9'000000001
     83:     3 42'---1-----------------------------------1--   ->     3 9'000000001
     84:     4 42'--00----1---------1-------------------01-1   ->     0 9'000010000
     85:     4 42'--00----1---------1-------------------11-1   ->     3 9'000010000
     86:     4 42'--00-------------11---------1----------1-1   ->     3 9'000010000
     87:     4 42'--00------------1-1---------1----------1-1   ->     3 9'000010000
     88:     4 42'--00-----------1--1---------1----------1-1   ->     3 9'000010000
     89:     4 42'--00---1----------1---------1----------1-1   ->     3 9'000010000
     90:     4 42'--00-1------------1---------1----------1-1   ->     3 9'000010000
     91:     4 42'--00--1-----------1-1------------------1-1   ->     3 9'000010000
     92:     4 42'--00----------1---1--------------------1-1   ->     3 9'000010000
     93:     4 42'--00--------------1--------------------1-0   ->     4 9'000010000
     94:     4 42'--00-------------11---------0----------1-1   ->     4 9'000010000
     95:     4 42'--00------------1-1---------0----------1-1   ->     4 9'000010000
     96:     4 42'--00-----------1--1---------0----------1-1   ->     4 9'000010000
     97:     4 42'--00---1----------1---------0----------1-1   ->     4 9'000010000
     98:     4 42'--00-1------------1---------0----------1-1   ->     4 9'000010000
     99:     4 42'--00--1-----------1-0------------------1-1   ->     4 9'000010000
    100:     4 42'--00-0000-----00001--------------------1-1   ->     4 9'000010000
    101:     4 42'---------------------------------------0--   ->     4 9'000010000
    102:     4 42'1-00-----------------------------------1--   ->     4 9'000010000
    103:     4 42'--10-----------------------------------1--   ->     4 9'000010000
    104:     4 42'---1-----------------------------------1--   ->     4 9'000010000
    105:     5 42'--00----1---------1-------------------01-1   ->     0 9'001000000
    106:     5 42'--00----1---------1-------------------11-1   ->     3 9'001000000
    107:     5 42'--00-------------11---------1----------1-1   ->     3 9'001000000
    108:     5 42'--00------------1-1---------1----------1-1   ->     3 9'001000000
    109:     5 42'--00---1----------1---------1----------1-1   ->     3 9'001000000
    110:     5 42'-000--1-----------1---------1----------1-1   ->     3 9'001000000
    111:     5 42'--00-1------------1---------1----------1-1   ->     3 9'001000000
    112:     5 42'--00-----------1--1-------00-----------1-1   ->     3 9'001000000
    113:     5 42'--00----------1---1--------------------1-1   ->     3 9'001000000
    114:     5 42'--00--------------1--------------------1-0   ->     5 9'001000000
    115:     5 42'--00-------------11---------0----------1-1   ->     5 9'001000000
    116:     5 42'--00------------1-1---------0----------1-1   ->     5 9'001000000
    117:     5 42'--00---1----------1---------0----------1-1   ->     5 9'001000000
    118:     5 42'-000--1-----------1---------0----------1-1   ->     5 9'001000000
    119:     5 42'--00-1------------1---------0----------1-1   ->     5 9'001000000
    120:     5 42'--00-----------1--1--------1-----------1-1   ->     5 9'001000000
    121:     5 42'--00-----------1--1-------1------------1-1   ->     5 9'001000000
    122:     5 42'--00-0000-----00001--------------------1-1   ->     5 9'001000000
    123:     5 42'---------------------------------------0--   ->     5 9'001000000
    124:     5 42'1-00-----------------------------------1--   ->     5 9'001000000
    125:     5 42'--10-----------------------------------1--   ->     5 9'001000000
    126:     5 42'---1-----------------------------------1--   ->     5 9'001000000
    127:     6 42'--00----1---------1-------------------01-1   ->     0 9'000100000
    128:     6 42'--00----1---------1-------------------11-1   ->     3 9'000100000
    129:     6 42'--00-----------1--1----------0---------1-1   ->     3 9'000100000
    130:     6 42'--00------------1-1---------1----------1-1   ->     3 9'000100000
    131:     6 42'--00---1----------1---------1----------1-1   ->     3 9'000100000
    132:     6 42'-000--1-----------1---------1----------1-1   ->     3 9'000100000
    133:     6 42'--00-1------------1---------1----------1-1   ->     3 9'000100000
    134:     6 42'--00-------------11----0---------------1-1   ->     3 9'000100000
    135:     6 42'--00----------1---1--------------------1-1   ->     3 9'000100000
    136:     6 42'--00--------------1--------------------1-0   ->     6 9'000100000
    137:     6 42'--00-----------1--1----------1---------1-1   ->     6 9'000100000
    138:     6 42'--00------------1-1---------0----------1-1   ->     6 9'000100000
    139:     6 42'--00---1----------1---------0----------1-1   ->     6 9'000100000
    140:     6 42'-000--1-----------1---------0----------1-1   ->     6 9'000100000
    141:     6 42'--00-1------------1---------0----------1-1   ->     6 9'000100000
    142:     6 42'--00-------------11----1---------------1-1   ->     6 9'000100000
    143:     6 42'--00-0000-----00001--------------------1-1   ->     6 9'000100000
    144:     6 42'---------------------------------------0--   ->     6 9'000100000
    145:     6 42'1-00-----------------------------------1--   ->     6 9'000100000
    146:     6 42'--10-----------------------------------1--   ->     6 9'000100000
    147:     6 42'---1-----------------------------------1--   ->     6 9'000100000
    148:     7 42'--00----1---------1-------------------01-1   ->     0 9'010000000
    149:     7 42'--00----1---------1-------------------11-1   ->     3 9'010000000
    150:     7 42'--00-------------11---------1----------1-1   ->     3 9'010000000
    151:     7 42'--00------------1-1---------1----------1-1   ->     3 9'010000000
    152:     7 42'--00---1----------1---------1----------1-1   ->     3 9'010000000
    153:     7 42'-000--1-----------1---------1----------1-1   ->     3 9'010000000
    154:     7 42'--00-1------------1---------1----------1-1   ->     3 9'010000000
    155:     7 42'--001----------1--1--------------------1-1   ->     3 9'010000000
    156:     7 42'--00----------1---1--------------------1-1   ->     3 9'010000000
    157:     7 42'--00--------------1--------------------1-0   ->     7 9'010000000
    158:     7 42'--00-------------11---------0----------1-1   ->     7 9'010000000
    159:     7 42'--00------------1-1---------0----------1-1   ->     7 9'010000000
    160:     7 42'--00---1----------1---------0----------1-1   ->     7 9'010000000
    161:     7 42'-000--1-----------1---------0----------1-1   ->     7 9'010000000
    162:     7 42'--00-1------------1---------0----------1-1   ->     7 9'010000000
    163:     7 42'--00-0000-----00001--------------------1-1   ->     7 9'010000000
    164:     7 42'--000----------1--1--------------------1-1   ->     7 9'010000000
    165:     7 42'---------------------------------------0--   ->     7 9'010000000
    166:     7 42'1-00-----------------------------------1--   ->     7 9'010000000
    167:     7 42'--10-----------------------------------1--   ->     7 9'010000000
    168:     7 42'---1-----------------------------------1--   ->     7 9'010000000
    169:     8 42'--00----1---------1-------------------01-1   ->     0 9'000000100
    170:     8 42'--00----1---------1-------------------11-1   ->     3 9'000000100
    171:     8 42'--00-------------11---------1----------1-1   ->     3 9'000000100
    172:     8 42'--00-1------------1---------1----------1-1   ->     3 9'000000100
    173:     8 42'--00----------1---1--------------------1-1   ->     3 9'000000100
    174:     8 42'--00--------------1--------------------1-0   ->     8 9'000000100
    175:     8 42'--00-------------11---------0----------1-1   ->     8 9'000000100
    176:     8 42'--00-1------------1---------0----------1-1   ->     8 9'000000100
    177:     8 42'--00-0000-----00001--------------------1-1   ->     8 9'000000100
    178:     8 42'--00------------1-1--------------------1-1   ->     8 9'000000100
    179:     8 42'--00-----------1--1--------------------1-1   ->     8 9'000000100
    180:     8 42'--00---1----------1--------------------1-1   ->     8 9'000000100
    181:     8 42'--00--1-----------1--------------------1-1   ->     8 9'000000100
    182:     8 42'---------------------------------------0--   ->     8 9'000000100
    183:     8 42'1-00-----------------------------------1--   ->     8 9'000000100
    184:     8 42'--10-----------------------------------1--   ->     8 9'000000100
    185:     8 42'---1-----------------------------------1--   ->     8 9'000000100
    186:     9 42'--00----1---------1-------------------01-1   ->     0 9'000000000
    187:     9 42'--00------------1-1------1-------------1-1   ->     2 9'000000000
    188:     9 42'--00----1---------1-------------------11-1   ->     3 9'000000000
    189:     9 42'--00-----------1--1---------1----------1-1   ->     3 9'000000000
    190:     9 42'--00------------1-1-----00-------------1-1   ->     3 9'000000000
    191:     9 42'--00----------1---1--------------------1-1   ->     3 9'000000000
    192:     9 42'--00------------1-1-----10-------------1-1   ->     8 9'000000000
    193:     9 42'--00--------------1--------------------1-0   ->     9 9'000000000
    194:     9 42'--00-----------1--1---------0----------1-1   ->     9 9'000000000
    195:     9 42'--00-0000-----00001--------------------1-1   ->     9 9'000000000
    196:     9 42'--00-------------11--------------------1-1   ->     9 9'000000000
    197:     9 42'--00---1----------1--------------------1-1   ->     9 9'000000000
    198:     9 42'--00--1-----------1--------------------1-1   ->     9 9'000000000
    199:     9 42'--00-1------------1--------------------1-1   ->     9 9'000000000
    200:     9 42'---------------------------------------0--   ->     9 9'000000000
    201:     9 42'1-00-----------------------------------1--   ->     9 9'000000000
    202:     9 42'--10-----------------------------------1--   ->     9 9'000000000
    203:     9 42'---1-----------------------------------1--   ->     9 9'000000000
    204:    10 42'--00----1---------1-------------------01-1   ->     0 9'000000000
    205:    10 42'--00----1---------1-------------------11-1   ->     3 9'000000000
    206:    10 42'--00----------1---1--------------------1-1   ->     3 9'000000000
    207:    10 42'--00--------------1--------------------1-0   ->    10 9'000000000
    208:    10 42'--00-0000-----00001--------------------1-1   ->    10 9'000000000
    209:    10 42'--00-------------11--------------------1-1   ->    10 9'000000000
    210:    10 42'--00------------1-1--------------------1-1   ->    10 9'000000000
    211:    10 42'--00-----------1--1--------------------1-1   ->    10 9'000000000
    212:    10 42'--00---1----------1--------------------1-1   ->    10 9'000000000
    213:    10 42'--00--1-----------1--------------------1-1   ->    10 9'000000000
    214:    10 42'--00-1------------1--------------------1-1   ->    10 9'000000000
    215:    10 42'---------------------------------------0--   ->    10 9'000000000
    216:    10 42'1-00-----------------------------------1--   ->    10 9'000000000
    217:    10 42'--10-----------------------------------1--   ->    10 9'000000000
    218:    10 42'---1-----------------------------------1--   ->    10 9'000000000
    219:    11 42'--00----1---------1-------------------01-1   ->     0 9'100000000
    220:    11 42'--00----1---------1-------------------11-1   ->     3 9'100000000
    221:    11 42'--00------------1-1---------1----------1-1   ->     3 9'100000000
    222:    11 42'--00-----------1--1---------1----------1-1   ->     3 9'100000000
    223:    11 42'--00---1----------1---------1----------1-1   ->     3 9'100000000
    224:    11 42'--00-1------------1---------1----------1-1   ->     3 9'100000000
    225:    11 42'--00-------------11---0----------------1-1   ->     3 9'100000000
    226:    11 42'--00--1-----------1-1------------------1-1   ->     3 9'100000000
    227:    11 42'--00----------1---1--------------------1-1   ->     3 9'100000000
    228:    11 42'--00--------------1--------------------1-0   ->    11 9'100000000
    229:    11 42'--00------------1-1---------0----------1-1   ->    11 9'100000000
    230:    11 42'--00-----------1--1---------0----------1-1   ->    11 9'100000000
    231:    11 42'--00---1----------1---------0----------1-1   ->    11 9'100000000
    232:    11 42'--00-1------------1---------0----------1-1   ->    11 9'100000000
    233:    11 42'--00-------------11---1----------------1-1   ->    11 9'100000000
    234:    11 42'--00--1-----------1-0------------------1-1   ->    11 9'100000000
    235:    11 42'--00-0000-----00001--------------------1-1   ->    11 9'100000000
    236:    11 42'---------------------------------------0--   ->    11 9'100000000
    237:    11 42'1-00-----------------------------------1--   ->    11 9'100000000
    238:    11 42'--10-----------------------------------1--   ->    11 9'100000000
    239:    11 42'---1-----------------------------------1--   ->    11 9'100000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13284' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$13284 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   11
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_dir_q
    2: \u_usb_cdc.u_ctrl_endp.in_req_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:752$2768_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:753$2769_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:758$2771_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:800$2784_Y
    8: \u_usb_cdc.u_sie.out_err_q
    9: \u_usb_cdc.u_sie.in_data_ack_q
   10: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2575_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648_CMP
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650_CMP [0]

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 11'-------0---   ->     0 4'1000
      1:     0 11'0-0----1---   ->     0 4'1000
      2:     0 11'--1----1---   ->     0 4'1000
      3:     0 11'1-0----1---   ->     1 4'1000
      4:     1 11'010-1011-00   ->     0 4'0010
      5:     1 11'--1----1---   ->     0 4'0010
      6:     1 11'000-1011-00   ->     1 4'0010
      7:     1 11'0-0----1--1   ->     1 4'0010
      8:     1 11'-------0---   ->     1 4'0010
      9:     1 11'1-0----1---   ->     1 4'0010
     10:     1 11'0-0---01--0   ->     2 4'0010
     11:     1 11'0-0--111--0   ->     2 4'0010
     12:     1 11'0-0-0011-00   ->     3 4'0010
     13:     1 11'0-0--011-10   ->     3 4'0010
     14:     2 11'1-0----1---   ->     1 4'0001
     15:     2 11'-------0---   ->     2 4'0001
     16:     2 11'0-0----1---   ->     2 4'0001
     17:     2 11'--1----1---   ->     2 4'0001
     18:     3 11'010----1000   ->     0 4'0100
     19:     3 11'0001---1010   ->     0 4'0100
     20:     3 11'--1----1---   ->     0 4'0100
     21:     3 11'1-0----1---   ->     1 4'0100
     22:     3 11'0-01---1110   ->     2 4'0100
     23:     3 11'0-0----1-11   ->     2 4'0100
     24:     3 11'0-0----110-   ->     2 4'0100
     25:     3 11'000----1000   ->     3 4'0100
     26:     3 11'0101---1010   ->     3 4'0100
     27:     3 11'0-00---1-10   ->     3 4'0100
     28:     3 11'0-0----1001   ->     3 4'0100
     29:     3 11'-------0---   ->     3 4'0100

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13291' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$13291 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   18
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:393$2179_Y
    3: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:407$2198_Y
    4: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:405$2199_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:420$2208_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:456$2282_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:457$2283_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:462$2284_Y
    9: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:463$2285_Y
   10: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:490$2363_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:531$2472_Y
   12: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:548$2477_Y
   13: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:561$2497_Y
   14: $flatten\u_usb_cdc.\u_sie.$procmux$5837_CMP
   15: $flatten\u_usb_cdc.\u_sie.$procmux$5838_CMP
   16: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   17: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:288$2039_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:288$2040_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:289$2042_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$3046_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$3164_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$3287_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$3545_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$3546_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$6590_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$7032_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 18'-0--------------10   ->     0 10'0000000000
      1:     0 18'----------------0-   ->     0 10'0000000000
      2:     0 18'-1--------------1-   ->     0 10'0000000000
      3:     0 18'-0--------------11   ->     6 10'0000000000
      4:     1 18'00----1-----1---1-   ->     0 10'0000100000
      5:     1 18'10----------1---1-   ->     0 10'0000100000
      6:     1 18'-1--------------1-   ->     0 10'0000100000
      7:     1 18'----------------0-   ->     1 10'0000100000
      8:     1 18'-0----------0---1-   ->     1 10'0000100000
      9:     1 18'00---10-----1---1-   ->     4 10'0000100000
     10:     1 18'00---00-----1---1-   ->     7 10'0000100000
     11:     2 18'-0--------------10   ->     0 10'0001000000
     12:     2 18'-1--------------1-   ->     0 10'0001000000
     13:     2 18'----------------0-   ->     2 10'0001000000
     14:     2 18'-0--------------11   ->     8 10'0001000000
     15:     3 18'-0--------------10   ->     0 10'0010000000
     16:     3 18'-1--------------1-   ->     0 10'0010000000
     17:     3 18'----------------0-   ->     3 10'0010000000
     18:     3 18'-0--------------11   ->     9 10'0010000000
     19:     4 18'-1--------------1-   ->     0 10'0100000000
     20:     4 18'----------------0-   ->     4 10'0100000000
     21:     4 18'-0--------------1-   ->    10 10'0100000000
     22:     5 18'-0--------------10   ->     0 10'0000000000
     23:     5 18'-1--------------1-   ->     0 10'0000000000
     24:     5 18'-0--------------11   ->     5 10'0000000000
     25:     5 18'----------------0-   ->     5 10'0000000000
     26:     6 18'-0-------------010   ->     0 10'0000000001
     27:     6 18'-000-----------110   ->     0 10'0000000001
     28:     6 18'-0-1-----------110   ->     0 10'0000000001
     29:     6 18'-01------------110   ->     0 10'0000000001
     30:     6 18'-1--------------1-   ->     0 10'0000000001
     31:     6 18'-0-1---------1-111   ->     2 10'0000000001
     32:     6 18'-01------------111   ->     3 10'0000000001
     33:     6 18'-0-------------011   ->     5 10'0000000001
     34:     6 18'-0-1---------0-111   ->     5 10'0000000001
     35:     6 18'-000-----------111   ->     5 10'0000000001
     36:     6 18'----------------0-   ->     6 10'0000000001
     37:     7 18'-1--------------1-   ->     0 10'0000010000
     38:     7 18'-0--1-----------1-   ->     4 10'0000010000
     39:     7 18'----------------0-   ->     7 10'0000010000
     40:     7 18'-0--0-----------1-   ->     7 10'0000010000
     41:     8 18'-0-----0--------10   ->     0 10'0000000100
     42:     8 18'-1--------------1-   ->     0 10'0000000100
     43:     8 18'-0-----1------0-10   ->     8 10'0000000100
     44:     8 18'-0--------------11   ->     8 10'0000000100
     45:     8 18'----------------0-   ->     8 10'0000000100
     46:     8 18'-0-----1------1-10   ->    11 10'0000000100
     47:     9 18'-0---------0----10   ->     0 10'0000000010
     48:     9 18'-0-------001----10   ->     0 10'0000000010
     49:     9 18'-0------0101----10   ->     0 10'0000000010
     50:     9 18'-0--------11----10   ->     0 10'0000000010
     51:     9 18'-1--------------1-   ->     0 10'0000000010
     52:     9 18'-0------1101----10   ->     1 10'0000000010
     53:     9 18'-0--------------11   ->     5 10'0000000010
     54:     9 18'----------------0-   ->     9 10'0000000010
     55:    10 18'----------------1-   ->     0 10'0000001000
     56:    10 18'----------------0-   ->    10 10'0000001000
     57:    11 18'----------------1-   ->     0 10'1000000000
     58:    11 18'----------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13305' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13305 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1597_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1596_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1592_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1587_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1584_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1583_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1581_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1580_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1575_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1563_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1548_Y
   11: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1543_Y
   12: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12611_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12487_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12062_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1547_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1545_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1--1-0-------   ->     0 5'00001
      1:     0 13'1--0---------   ->     0 5'00001
      2:     0 13'0------------   ->     0 5'00001
      3:     0 13'1--1-1-------   ->     3 5'00001
      4:     1 13'1------------   ->     0 5'10000
      5:     1 13'0------------   ->     1 5'10000
      6:     2 13'1--0---------   ->     0 5'00100
      7:     2 13'1--10-0-1--01   ->     1 5'00100
      8:     2 13'1--10-0----1-   ->     1 5'00100
      9:     2 13'10-11-0---0--   ->     1 5'00100
     10:     2 13'1--1--1------   ->     1 5'00100
     11:     2 13'1--10-0----00   ->     2 5'00100
     12:     2 13'1--10-0-0--01   ->     2 5'00100
     13:     2 13'11-11-0---0--   ->     2 5'00100
     14:     2 13'0------------   ->     2 5'00100
     15:     2 13'1--11-0---1--   ->     4 5'00100
     16:     3 13'1--1---010---   ->     0 5'00010
     17:     3 13'1--1---1-----   ->     0 5'00010
     18:     3 13'1--0---------   ->     0 5'00010
     19:     3 13'1--1---011---   ->     2 5'00010
     20:     3 13'1--1---00----   ->     3 5'00010
     21:     3 13'0------------   ->     3 5'00010
     22:     4 13'1--0---------   ->     0 5'01000
     23:     4 13'1-11---------   ->     0 5'01000
     24:     4 13'1-01---------   ->     1 5'01000
     25:     4 13'0------------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13312' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13312 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1513_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1505_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:601$2535_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12838_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12753_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1483_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'0001
      1:     0 4'-11-   ->     0 4'0001
      2:     0 4'-0--   ->     0 4'0001
      3:     0 4'110-   ->     2 4'0001
      4:     1 4'-100   ->     1 4'0100
      5:     1 4'1101   ->     1 4'0100
      6:     1 4'-11-   ->     1 4'0100
      7:     1 4'-0--   ->     1 4'0100
      8:     1 4'0101   ->     3 4'0100
      9:     2 4'0101   ->     0 4'0010
     10:     2 4'1101   ->     1 4'0010
     11:     2 4'-100   ->     2 4'0010
     12:     2 4'-11-   ->     2 4'0010
     13:     2 4'-0--   ->     2 4'0010
     14:     3 4'-101   ->     0 4'1000
     15:     3 4'-100   ->     3 4'1000
     16:     3 4'-11-   ->     3 4'1000
     17:     3 4'-0--   ->     3 4'1000

-------------------------------------

11.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q$13267' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13270' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13284' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13291' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13305' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13312' from module `\loopback'.

11.12. Executing OPT pass (performing simple optimizations).

11.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~42 debug messages>

11.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~471 debug messages>
Removed a total of 157 cells.

11.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7958.
Removed 1 multiplexer ports.
<suppressed ~159 debug messages>

11.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New input vector for $reduce_or cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9333_ANY: { \u_usb_cdc.u_ctrl_endp.req_q [8] \u_usb_cdc.u_ctrl_endp.req_q [2] }
  Optimizing cells in module \loopback.
Performed a total of 1 changes.

11.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13205 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13204 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13203 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13202 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13201 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13196 ($adff) from module loopback (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13195 ($adff) from module loopback (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13194 ($adff) from module loopback (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12672_Y [5] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12672_Y [2] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [5] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [2] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13194 ($adff) from module loopback (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12672_Y [17:6] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12672_Y [4:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12672_Y [1:0] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13193 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12680_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13192 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:221$1588_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13190 ($adff) from module loopback (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13189 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13188 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13141 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\in_data_ack_q[0:0], Q = \u_usb_cdc.u_sie.in_data_ack_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13140 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13139 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13138 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13137 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13136 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:337$2060_Y, Q = \u_usb_cdc.u_sie.out_toggle_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13135 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:336$2059_Y, Q = \u_usb_cdc.u_sie.in_toggle_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13134 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13133 ($adff) from module loopback (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15:8] }, Q = \u_usb_cdc.u_sie.frame_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13132 ($adff) from module loopback (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13131 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [14:9], Q = \u_usb_cdc.u_sie.addr_q [6:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13131 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$3\addr_d[6:0] [0], Q = \u_usb_cdc.u_sie.addr_q [0]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13130 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13128 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13184 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12025_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13183 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\in_endp_d[0:0], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13182 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\addr_dd[6:0], Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13181 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13180 ($adff) from module loopback (D = 8'00000000, Q = \u_usb_cdc.u_ctrl_endp.string_index_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13178 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\rec_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13177 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\class_d[0:0], Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13176 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\in_dir_d[0:0], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13175 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13174 ($adff) from module loopback (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13172 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\addr_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13171 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13170 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13169 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13168 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$2856_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13166 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2877_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13165 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7583_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_iready_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13163 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13162 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2870_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13161 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7600_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13159 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13158 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13155 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$7538_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13154 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13149 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$7505_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13147 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13146 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$7521_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13145 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$or$../../../usb_cdc/in_fifo.v:0$2971_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13143 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13142 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14766 ($adffe) from module loopback.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$14766 ($adffe) from module loopback.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$14766 ($adffe) from module loopback.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$14766 ($adffe) from module loopback.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$14766 ($adffe) from module loopback.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$14766 ($adffe) from module loopback.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$14766 ($adffe) from module loopback.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$14766 ($adffe) from module loopback.

11.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 104 unused cells and 320 unused wires.
<suppressed ~124 debug messages>

11.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~22 debug messages>

11.12.9. Rerunning OPT passes. (Maybe there is more to do..)

11.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~143 debug messages>

11.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11697: \u_usb_cdc.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11707: \u_usb_cdc.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11717: \u_usb_cdc.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11727: \u_usb_cdc.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11757: \u_usb_cdc.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11767: \u_usb_cdc.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11777: \u_usb_cdc.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11787: \u_usb_cdc.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11817: \u_usb_cdc.u_ctrl_endp.state_q [1]
  Optimizing cells in module \loopback.
Performed a total of 9 changes.

11.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~171 debug messages>
Removed a total of 57 cells.

11.12.13. Executing OPT_DFF pass (perform DFF optimizations).

11.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 61 unused wires.
<suppressed ~1 debug messages>

11.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.12.16. Rerunning OPT passes. (Maybe there is more to do..)

11.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~144 debug messages>

11.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.12.20. Executing OPT_DFF pass (perform DFF optimizations).

11.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.12.23. Finished OPT passes. (There is nothing left to do.)

11.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1096 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1096 ($add).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13354 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13336 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13343 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13405 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13660 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13713 ($eq).
Removed top 5 bits (of 6) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$14589 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$14629 ($ne).
Removed top 4 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14335 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14339 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14344 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14359 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14372 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14377 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14497 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14550 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$14860 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13737 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13741 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13770 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13774 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13794 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13823 ($eq).
Removed top 3 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13839 ($eq).
Removed top 3 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13851 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$14680 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13876 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13884 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$14682 ($ne).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13929 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13978 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13986 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13990 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13994 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13998 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14002 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14006 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14027 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14031 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14035 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14039 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14043 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14047 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14051 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14055 ($eq).
Removed top 10 bits (of 13) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14059 ($eq).
Removed top 1 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14084 ($eq).
Removed top 1 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14088 ($eq).
Removed top 3 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14092 ($eq).
Removed top 3 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14111 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14115 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14126 ($eq).
Removed top 3 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14130 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14134 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14138 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14142 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14150 ($eq).
Removed top 3 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14159 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14163 ($eq).
Removed top 1 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14167 ($eq).
Removed top 3 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14171 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14175 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14179 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14192 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14196 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14200 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14204 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14208 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14212 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14216 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14220 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14224 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14228 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14238 ($eq).
Removed top 1 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14255 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14263 ($eq).
Removed top 1 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14268 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14277 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14290 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14294 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14299 ($eq).
Removed top 1 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14303 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$14307 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13425 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13429 ($eq).
Removed top 5 bits (of 7) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$14591 ($ne).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$14595 ($ne).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13327 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2973 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2973 ($add).
Removed top 64 bits (of 72) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$2965 ($and).
Removed top 25 bits (of 33) from port A of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$2963 ($neg).
Converting cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$2963 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$2963 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2947 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2947 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2923 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2923 ($add).
Removed top 24 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$2896 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2879 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2879 ($add).
Removed top 24 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2877 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2865 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2865 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2858 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2858 ($add).
Removed top 64 bits (of 72) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$2850 ($and).
Removed top 25 bits (of 33) from port A of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2848 ($neg).
Converting cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2848 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2848 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:457$2596 ($add).
Removed top 25 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:457$2596 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:474$2606 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:486$2617 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:506$2633 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2634 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:508$2636 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:509$2638 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13621 ($eq).
Removed top 7 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:547$2658 ($eq).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:569$2667 ($eq).
Removed top 7 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:685$2743 ($ne).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:697$2748 ($ne).
Removed top 3 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:752$2768 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:801$2777 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13613 ($eq).
Removed top 21 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2809 ($shiftx).
Removed top 21 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2812 ($shiftx).
Removed top 7 bits (of 8) from mux cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7875 ($mux).
Removed top 7 bits (of 8) from mux cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7934 ($mux).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13597 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13591 ($eq).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10027_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13587 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13466 ($eq).
Removed top 5 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10110_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13583 ($eq).
Removed top 5 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10405_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13579 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13575 ($eq).
Removed top 6 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10886_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10913_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13571 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10947_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11018_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11055_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11093_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13565 ($eq).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11265_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11266_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11267_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13559 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13553 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13547 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:296$2049 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:296$2049 ($add).
Removed top 13 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:336$2059 ($and).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:337$2060 ($and).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:406$2192 ($eq).
Removed top 27 bits (of 32) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2214 ($neg).
Converting cell loopback.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2214 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2214 ($neg).
Removed top 15 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:421$2218 ($not).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2244 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2248 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2252 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2256 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2260 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2264 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2268 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2272 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2276 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2280 ($xor).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:457$2283 ($eq).
Removed top 15 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:493$2386 ($not).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:562$2480 ($eq).
Removed top 1 bits (of 11) from FF cell loopback.$auto$ff.cc:266:slice$14646 ($adffe).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:573$2530 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:573$2530 ($add).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13541 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13535 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13531 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13529 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13527 ($eq).
Removed top 7 bits (of 14) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13525 ($eq).
Removed top 2 bits (of 5) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5461 ($mux).
Removed top 6 bits (of 7) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5559 ($mux).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13523 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5838_CMP0 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13521 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13519 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13517 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13515 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13513 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13511 ($eq).
Removed top 4 bits (of 6) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$14611 ($ne).
Removed top 1 bits (of 9) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12309 ($mux).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1589 ($add).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1589 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:210$1578 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1570 ($add).
Removed top 14 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1570 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1548 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:136$1539 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1538 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1538 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1510 ($add).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1510 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1507 ($sub).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1507 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1498 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1498 ($add).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:212$2558 ($eq).
Removed top 6 bits (of 7) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5233 ($mux).
Removed top 6 bits (of 7) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5095 ($mux).
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2923_Y.
Removed top 30 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2947_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2973_Y.
Removed top 64 bits (of 72) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$2965_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2858_Y.
Removed top 30 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2865_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2879_Y.
Removed top 64 bits (of 72) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$2850_Y.
Removed top 7 bits (of 8) from wire loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$8\in_data[7:0].
Removed top 7 bits (of 8) from wire loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$9\in_data[7:0].
Removed top 25 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:457$2596_Y.
Removed top 6 bits (of 7) from wire loopback.$flatten\u_usb_cdc.\u_sie.$3\addr_d[6:0].
Removed top 6 bits (of 7) from wire loopback.$flatten\u_usb_cdc.\u_sie.$4\addr_d[6:0].
Removed top 6 bits (of 7) from wire loopback.$flatten\u_usb_cdc.\u_sie.$5\addr_d[6:0].
Removed top 27 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:296$2049_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:573$2530_Y.
Removed top 15 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2408_Y.
Removed top 15 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:421$2217_Y.
Removed top 2 bits (of 5) from wire loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5461_Y.
Removed top 1 bits (of 9) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0].
Removed top 30 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1538_Y.
Removed top 14 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1570_Y.
Removed top 29 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1589_Y.
Removed top 29 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1510_Y.
Removed top 30 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1498_Y.
Removed top 29 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1507_Y.
Removed top 1 bits (of 11) from wire loopback.frame.

11.14. Executing PEEPOPT pass (run peephole optimizers).

11.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

11.16. Executing SHARE pass (SAT-based resource sharing).

11.17. Executing TECHMAP pass (map to technology primitives).

11.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

11.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

11.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module loopback:
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1096 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2923 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2947 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2973 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$2963 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2858 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2865 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2879 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2848 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:457$2596 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:296$2049 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:573$2530 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2214 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1538 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1570 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1589 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1510 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1498 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1507 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1507.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1498.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1510.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1589.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1570.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1538.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2214.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:573$2530.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:296$2049.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:457$2596.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2848.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2879.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2865.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2858.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$2963.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2973.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2947.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2923.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1096.
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1096: $auto$alumacc.cc:485:replace_alu$14978
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2923: $auto$alumacc.cc:485:replace_alu$14981
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2947: $auto$alumacc.cc:485:replace_alu$14984
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2973: $auto$alumacc.cc:485:replace_alu$14987
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$2963: $auto$alumacc.cc:485:replace_alu$14990
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927: $auto$alumacc.cc:485:replace_alu$14993
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2858: $auto$alumacc.cc:485:replace_alu$14996
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2865: $auto$alumacc.cc:485:replace_alu$14999
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2879: $auto$alumacc.cc:485:replace_alu$15002
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2848: $auto$alumacc.cc:485:replace_alu$15005
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867: $auto$alumacc.cc:485:replace_alu$15008
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:457$2596: $auto$alumacc.cc:485:replace_alu$15011
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:296$2049: $auto$alumacc.cc:485:replace_alu$15014
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:573$2530: $auto$alumacc.cc:485:replace_alu$15017
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2214: $auto$alumacc.cc:485:replace_alu$15020
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1538: $auto$alumacc.cc:485:replace_alu$15023
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1570: $auto$alumacc.cc:485:replace_alu$15026
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1589: $auto$alumacc.cc:485:replace_alu$15029
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1510: $auto$alumacc.cc:485:replace_alu$15032
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1498: $auto$alumacc.cc:485:replace_alu$15035
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1507: $auto$alumacc.cc:485:replace_alu$15038
  created 21 $alu and 0 $macc cells.

11.21. Executing OPT pass (performing simple optimizations).

11.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~144 debug messages>

11.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.21.6. Executing OPT_DFF pass (perform DFF optimizations).

11.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.21.9. Rerunning OPT passes. (Maybe there is more to do..)

11.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~144 debug messages>

11.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.21.13. Executing OPT_DFF pass (perform DFF optimizations).

11.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.21.16. Finished OPT passes. (There is nothing left to do.)

11.22. Executing MEMORY pass.

11.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

11.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

11.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

11.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

11.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).

11.25. Executing TECHMAP pass (map to technology primitives).

11.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

11.25.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

11.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.26. Executing ICE40_BRAMINIT pass.

11.27. Executing OPT pass (performing simple optimizations).

11.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~496 debug messages>

11.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~252 debug messages>
Removed a total of 84 cells.

11.27.3. Executing OPT_DFF pass (perform DFF optimizations).

11.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 3 unused cells and 433 unused wires.
<suppressed ~4 debug messages>

11.27.5. Finished fast OPT passes.

11.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

11.29. Executing OPT pass (performing simple optimizations).

11.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~100 debug messages>

11.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2927_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2928_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2867_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2868_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10455:
      Old ports: A=2'11, B=2'10, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$3\dev_state_d[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$3\dev_state_d[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_ctrl_endp.$3\dev_state_d[1:0] [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3161:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [14] $auto$opt_expr.cc:205:group_cell_inputs$15103 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [1] $auto$opt_expr.cc:205:group_cell_inputs$15103 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15103 [14] $auto$opt_expr.cc:205:group_cell_inputs$15103 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15103 [13] $auto$opt_expr.cc:205:group_cell_inputs$15103 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15110 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [1] $auto$opt_expr.cc:205:group_cell_inputs$15110 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15103 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [15] $auto$opt_expr.cc:205:group_cell_inputs$15110 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [14] $auto$opt_expr.cc:205:group_cell_inputs$15110 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15103 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3172:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [14] $auto$opt_expr.cc:205:group_cell_inputs$15096 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [1] $auto$opt_expr.cc:205:group_cell_inputs$15096 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15096 [14] $auto$opt_expr.cc:205:group_cell_inputs$15096 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15096 [13] $auto$opt_expr.cc:205:group_cell_inputs$15096 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15103 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [1] $auto$opt_expr.cc:205:group_cell_inputs$15103 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15096 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [15] $auto$opt_expr.cc:205:group_cell_inputs$15103 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [14] $auto$opt_expr.cc:205:group_cell_inputs$15103 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15096 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3183:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [14] $auto$opt_expr.cc:205:group_cell_inputs$15089 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [1] $auto$opt_expr.cc:205:group_cell_inputs$15089 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15089 [14] $auto$opt_expr.cc:205:group_cell_inputs$15089 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15089 [13] $auto$opt_expr.cc:205:group_cell_inputs$15089 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15096 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [1] $auto$opt_expr.cc:205:group_cell_inputs$15096 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15089 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [15] $auto$opt_expr.cc:205:group_cell_inputs$15096 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [14] $auto$opt_expr.cc:205:group_cell_inputs$15096 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15089 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3194:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [14] $auto$opt_expr.cc:205:group_cell_inputs$15082 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [1] $auto$opt_expr.cc:205:group_cell_inputs$15082 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15082 [14] $auto$opt_expr.cc:205:group_cell_inputs$15082 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15082 [13] $auto$opt_expr.cc:205:group_cell_inputs$15082 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15089 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [1] $auto$opt_expr.cc:205:group_cell_inputs$15089 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15082 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [15] $auto$opt_expr.cc:205:group_cell_inputs$15089 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [14] $auto$opt_expr.cc:205:group_cell_inputs$15089 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15082 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3205:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [14] $auto$opt_expr.cc:205:group_cell_inputs$15075 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [1] $auto$opt_expr.cc:205:group_cell_inputs$15075 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15075 [14] $auto$opt_expr.cc:205:group_cell_inputs$15075 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15075 [13] $auto$opt_expr.cc:205:group_cell_inputs$15075 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15082 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [1] $auto$opt_expr.cc:205:group_cell_inputs$15082 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15075 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [15] $auto$opt_expr.cc:205:group_cell_inputs$15082 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [14] $auto$opt_expr.cc:205:group_cell_inputs$15082 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15075 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3216:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [14] $auto$opt_expr.cc:205:group_cell_inputs$15068 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [1] $auto$opt_expr.cc:205:group_cell_inputs$15068 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15068 [14] $auto$opt_expr.cc:205:group_cell_inputs$15068 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15068 [13] $auto$opt_expr.cc:205:group_cell_inputs$15068 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15075 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [1] $auto$opt_expr.cc:205:group_cell_inputs$15075 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15068 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [15] $auto$opt_expr.cc:205:group_cell_inputs$15075 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [14] $auto$opt_expr.cc:205:group_cell_inputs$15075 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15068 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3296:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3317:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3656:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4197:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [14] $auto$opt_expr.cc:205:group_cell_inputs$15110 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [1] $auto$opt_expr.cc:205:group_cell_inputs$15110 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15110 [14] $auto$opt_expr.cc:205:group_cell_inputs$15110 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15110 [13] $auto$opt_expr.cc:205:group_cell_inputs$15110 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2318
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15110 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2318 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2318 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2318 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2318 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2318 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15110 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4316:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15061 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$15061 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15068 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [1] $auto$opt_expr.cc:205:group_cell_inputs$15068 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15061 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [15] $auto$opt_expr.cc:205:group_cell_inputs$15068 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [14] $auto$opt_expr.cc:205:group_cell_inputs$15068 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5271:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15164 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2275 [1] $auto$opt_expr.cc:205:group_cell_inputs$15164 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15164 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15164 [3] $auto$opt_expr.cc:205:group_cell_inputs$15164 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2279
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2275 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15164 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2279 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2279 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2279 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2279 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15164 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5290:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15159 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2271 [1] $auto$opt_expr.cc:205:group_cell_inputs$15159 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15159 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15159 [3] $auto$opt_expr.cc:205:group_cell_inputs$15159 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2275 [4] $auto$opt_expr.cc:205:group_cell_inputs$15164 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2275 [1] $auto$opt_expr.cc:205:group_cell_inputs$15164 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2271 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15159 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15164 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2275 [4] $auto$opt_expr.cc:205:group_cell_inputs$15164 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2275 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15159 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5309:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15154 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2267 [1] $auto$opt_expr.cc:205:group_cell_inputs$15154 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15154 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15154 [3] $auto$opt_expr.cc:205:group_cell_inputs$15154 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2271 [4] $auto$opt_expr.cc:205:group_cell_inputs$15159 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2271 [1] $auto$opt_expr.cc:205:group_cell_inputs$15159 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2267 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15154 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15159 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2271 [4] $auto$opt_expr.cc:205:group_cell_inputs$15159 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2271 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15154 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5328:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15149 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2263 [1] $auto$opt_expr.cc:205:group_cell_inputs$15149 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15149 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15149 [3] $auto$opt_expr.cc:205:group_cell_inputs$15149 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2267 [4] $auto$opt_expr.cc:205:group_cell_inputs$15154 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2267 [1] $auto$opt_expr.cc:205:group_cell_inputs$15154 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2263 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15149 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15154 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2267 [4] $auto$opt_expr.cc:205:group_cell_inputs$15154 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2267 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15149 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5347:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15144 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2259 [1] $auto$opt_expr.cc:205:group_cell_inputs$15144 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15144 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15144 [3] $auto$opt_expr.cc:205:group_cell_inputs$15144 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2263 [4] $auto$opt_expr.cc:205:group_cell_inputs$15149 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2263 [1] $auto$opt_expr.cc:205:group_cell_inputs$15149 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2259 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15144 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15149 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2263 [4] $auto$opt_expr.cc:205:group_cell_inputs$15149 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2263 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15144 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5366:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15139 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2255 [1] $auto$opt_expr.cc:205:group_cell_inputs$15139 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15139 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15139 [3] $auto$opt_expr.cc:205:group_cell_inputs$15139 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2259 [4] $auto$opt_expr.cc:205:group_cell_inputs$15144 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2259 [1] $auto$opt_expr.cc:205:group_cell_inputs$15144 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2255 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15139 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15144 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2259 [4] $auto$opt_expr.cc:205:group_cell_inputs$15144 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2259 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15139 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5385:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15134 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2251 [1] $auto$opt_expr.cc:205:group_cell_inputs$15134 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15134 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15134 [3] $auto$opt_expr.cc:205:group_cell_inputs$15134 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2255 [4] $auto$opt_expr.cc:205:group_cell_inputs$15139 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2255 [1] $auto$opt_expr.cc:205:group_cell_inputs$15139 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2251 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15134 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15139 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2255 [4] $auto$opt_expr.cc:205:group_cell_inputs$15139 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2255 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15134 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5404:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15129 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2247 [1] $auto$opt_expr.cc:205:group_cell_inputs$15129 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15129 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15129 [3] $auto$opt_expr.cc:205:group_cell_inputs$15129 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2251 [4] $auto$opt_expr.cc:205:group_cell_inputs$15134 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2251 [1] $auto$opt_expr.cc:205:group_cell_inputs$15134 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2247 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15129 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15134 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2251 [4] $auto$opt_expr.cc:205:group_cell_inputs$15134 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2251 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15129 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5423:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15124 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2243 [1] $auto$opt_expr.cc:205:group_cell_inputs$15124 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15124 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15124 [3] $auto$opt_expr.cc:205:group_cell_inputs$15124 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2247 [4] $auto$opt_expr.cc:205:group_cell_inputs$15129 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2247 [1] $auto$opt_expr.cc:205:group_cell_inputs$15129 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2243 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15124 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15129 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2247 [4] $auto$opt_expr.cc:205:group_cell_inputs$15129 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2247 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15124 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5442:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$15119 [1] $auto$opt_expr.cc:205:group_cell_inputs$15119 [2] $auto$opt_expr.cc:205:group_cell_inputs$15119 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$15119 [1] $auto$wreduce.cc:455:run$14968 [1] $auto$opt_expr.cc:205:group_cell_inputs$15119 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2243 [4] $auto$opt_expr.cc:205:group_cell_inputs$15124 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2243 [1] $auto$opt_expr.cc:205:group_cell_inputs$15124 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15119 [2] 1'1 }, B={ $auto$wreduce.cc:455:run$14968 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15124 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2243 [4] $auto$opt_expr.cc:205:group_cell_inputs$15124 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2243 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$15119 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5461:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$15119 [1] $auto$wreduce.cc:455:run$14968 [1] $auto$opt_expr.cc:205:group_cell_inputs$15119 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$15119 [1:0]
      New connections: $auto$wreduce.cc:455:run$14968 [1] = 1'1
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7122: $auto$opt_reduce.cc:134:opt_pmux$13226
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12309:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:455:run$14969 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$14969 [7]
      New connections: $auto$wreduce.cc:455:run$14969 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12388:
      Old ports: A={ 1'1 $auto$wreduce.cc:455:run$14969 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$auto$wreduce.cc:455:run$14969 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12620:
      Old ports: A=\u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq, B={ \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq }, Y=\u_usb_cdc.u_sie.u_phy_rx.rx_valid_fd
      New connections: \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fd = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664:
      Old ports: A=18'xxxxxxxxxxxx1xx1xx, B=18'000000000000000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y
      New ports: A=2'1x, B=2'00, Y={ $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [2] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [17:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [1] } = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [2] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12704:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12772:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3356:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3374:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3771:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12388:
      Old ports: A=$auto$wreduce.cc:455:run$14969 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:455:run$14969 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12680:
      Old ports: A=\u_usb_cdc.u_sie.u_phy_rx.rx_valid_fd, B=\u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12680_Y
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12680_Y = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3425:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3440:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3506:
      Old ports: A=8'00000000, B=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A=7'0000000, B={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:2] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] = 1'0
  Optimizing cells in module \loopback.
Performed a total of 40 changes.

11.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.29.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$14638 ($adffe) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$3\in_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.in_toggle_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$14637 ($adffe) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$3\out_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.out_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$15387 ($adffe) from module loopback.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$15387 ($adffe) from module loopback.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$15387 ($adffe) from module loopback.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$15387 ($adffe) from module loopback.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$15387 ($adffe) from module loopback.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$15387 ($adffe) from module loopback.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$15387 ($adffe) from module loopback.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$15387 ($adffe) from module loopback.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$15387 ($adffe) from module loopback.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$15387 ($adffe) from module loopback.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$15387 ($adffe) from module loopback.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$15387 ($adffe) from module loopback.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$15387 ($adffe) from module loopback.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$15387 ($adffe) from module loopback.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$15363 ($adffe) from module loopback.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$15363 ($adffe) from module loopback.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$15363 ($adffe) from module loopback.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$15363 ($adffe) from module loopback.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$15363 ($adffe) from module loopback.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$15363 ($adffe) from module loopback.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$15363 ($adffe) from module loopback.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$15363 ($adffe) from module loopback.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$15363 ($adffe) from module loopback.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$15363 ($adffe) from module loopback.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$15363 ($adffe) from module loopback.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$15363 ($adffe) from module loopback.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$15363 ($adffe) from module loopback.

11.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

11.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~7 debug messages>

11.29.9. Rerunning OPT passes. (Maybe there is more to do..)

11.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~101 debug messages>

11.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7368:
      Old ports: A={ 14'00000000000000 \u_usb_cdc.u_sie.out_toggle_q [1] }, B=15'000000000000000, Y=$flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1]
      New ports: A=\u_usb_cdc.u_sie.out_toggle_q [1], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1] [14:1] = 14'00000000000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7371:
      Old ports: A={ 13'0000000000000 \u_usb_cdc.u_sie.in_toggle_q [2:1] }, B=15'000000000000000, Y=$flatten\u_usb_cdc.\u_sie.$1\in_toggle_d[15:1]
      New ports: A=\u_usb_cdc.u_sie.in_toggle_q [2:1], B=2'00, Y=$flatten\u_usb_cdc.\u_sie.$1\in_toggle_d[15:1] [1:0]
      New connections: $flatten\u_usb_cdc.\u_sie.$1\in_toggle_d[15:1] [14:2] = 13'0000000000000
  Optimizing cells in module \loopback.
Performed a total of 2 changes.

11.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

11.29.13. Executing OPT_DFF pass (perform DFF optimizations).

11.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 1 unused cells and 11 unused wires.
<suppressed ~2 debug messages>

11.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~26 debug messages>

11.29.16. Rerunning OPT passes. (Maybe there is more to do..)

11.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~101 debug messages>

11.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.29.20. Executing OPT_DFF pass (perform DFF optimizations).

11.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

11.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.29.23. Rerunning OPT passes. (Maybe there is more to do..)

11.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~101 debug messages>

11.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.29.27. Executing OPT_DFF pass (perform DFF optimizations).

11.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.29.30. Finished OPT passes. (There is nothing left to do.)

11.30. Executing ICE40_WRAPCARRY pass (wrap carries).

11.31. Executing TECHMAP pass (map to technology primitives).

11.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

11.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$3e2546d640bb80c4407ce51aec1dbdbdc5bff143\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$constmap:7e3f5d4b684aa3ac379b62a08c2a9e6d6dc4bb29$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx'.

11.31.13. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$19601.
    dead port 2/2 on $mux $procmux$19595.
    dead port 2/2 on $mux $procmux$19589.
    dead port 2/2 on $mux $procmux$19583.
    dead port 2/2 on $mux $procmux$19577.
    dead port 2/2 on $mux $procmux$19571.
    dead port 2/2 on $mux $procmux$19565.
    dead port 2/2 on $mux $procmux$19559.
Removed 8 multiplexer ports.
<suppressed ~932 debug messages>

11.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx.
<suppressed ~26 debug messages>
Removed 0 unused cells and 13 unused wires.
Using template $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:2c72bde9d95a2c9332409704623f6aa83244f826$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:4e7e45ce6b7eb9978490bdc07e7e383bc38d7e34$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.50. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4e7e45ce6b7eb9978490bdc07e7e383bc38d7e34$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$21960.
    dead port 2/2 on $mux $procmux$21954.
    dead port 2/2 on $mux $procmux$21948.
    dead port 2/2 on $mux $procmux$21942.
Removed 4 multiplexer ports.
<suppressed ~1830 debug messages>

11.31.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4e7e45ce6b7eb9978490bdc07e7e383bc38d7e34$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:4e7e45ce6b7eb9978490bdc07e7e383bc38d7e34$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$5fb3cea3e36078ed44b85aadf768a6588af6651e\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:d7801926ab4ecd2bd3570493cb586bab22bf12ac$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$21960.
    dead port 2/2 on $mux $procmux$21954.
    dead port 2/2 on $mux $procmux$21948.
    dead port 2/2 on $mux $procmux$21942.
Removed 4 multiplexer ports.
<suppressed ~258 debug messages>

11.31.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx'.

11.31.61. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$22032.
    dead port 2/2 on $mux $procmux$22026.
    dead port 2/2 on $mux $procmux$22020.
    dead port 2/2 on $mux $procmux$22014.
    dead port 2/2 on $mux $procmux$22008.
Removed 5 multiplexer ports.
<suppressed ~12 debug messages>

11.31.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx.
<suppressed ~28 debug messages>
Removed 0 unused cells and 10 unused wires.
Using template $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Using extmapper simplemap for cells of type $xor.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$21960.
    dead port 2/2 on $mux $procmux$21954.
    dead port 2/2 on $mux $procmux$21948.
    dead port 2/2 on $mux $procmux$21942.
Removed 4 multiplexer ports.
<suppressed ~41 debug messages>

11.31.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.65. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$21960.
    dead port 2/2 on $mux $procmux$21954.
    dead port 2/2 on $mux $procmux$21948.
    dead port 2/2 on $mux $procmux$21942.
Removed 4 multiplexer ports.
<suppressed ~11 debug messages>

11.31.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$21960.
    dead port 2/2 on $mux $procmux$21954.
    dead port 2/2 on $mux $procmux$21948.
    dead port 2/2 on $mux $procmux$21942.
Removed 4 multiplexer ports.
<suppressed ~26 debug messages>

11.31.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.87. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$21960.
    dead port 2/2 on $mux $procmux$21954.
    dead port 2/2 on $mux $procmux$21948.
    dead port 2/2 on $mux $procmux$21942.
Removed 4 multiplexer ports.
<suppressed ~474 debug messages>

11.31.88. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~911 debug messages>

11.32. Executing OPT pass (performing simple optimizations).

11.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~25299 debug messages>

11.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~11610 debug messages>
Removed a total of 3870 cells.

11.32.3. Executing OPT_DFF pass (perform DFF optimizations).

11.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 5010 unused cells and 2832 unused wires.
<suppressed ~5015 debug messages>

11.32.5. Finished fast OPT passes.

11.33. Executing ICE40_OPT pass (performing simple optimizations).

11.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14978.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14981.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14987.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14993.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14993.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$14993.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14996.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15002.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$15005.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15008.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15008.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$15008.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15011.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15014.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15017.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$15020.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15026.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15029.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15032.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15038.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

11.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~153 debug messages>

11.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~564 debug messages>
Removed a total of 188 cells.

11.33.4. Executing OPT_DFF pass (perform DFF optimizations).

11.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 94 unused wires.
<suppressed ~1 debug messages>

11.33.6. Rerunning OPT passes. (Removed registers in this run.)

11.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$14996.X [0]

11.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~99 debug messages>

11.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.33.10. Executing OPT_DFF pass (perform DFF optimizations).

11.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 82 unused wires.
<suppressed ~1 debug messages>

11.33.12. Rerunning OPT passes. (Removed registers in this run.)

11.33.13. Running ICE40 specific optimizations.

11.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.33.16. Executing OPT_DFF pass (perform DFF optimizations).

11.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.33.18. Finished OPT passes. (There is nothing left to do.)

11.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.35. Executing TECHMAP pass (map to technology primitives).

11.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.35.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~443 debug messages>

11.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14978.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14981.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14987.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[2].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[3].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14990.slice[9].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14993.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14993.slice[4].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14996.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$15002.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[30].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$15005.slice[3].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$15008.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$15008.slice[4].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$15011.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$15014.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$15017.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$15020.slice[20].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$15026.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$15029.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$15032.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$15038.slice[0].carry ($lut).

11.38. Executing ICE40_OPT pass (performing simple optimizations).

11.38.1. Running ICE40 specific optimizations.

11.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~1641 debug messages>

11.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~2967 debug messages>
Removed a total of 989 cells.

11.38.4. Executing OPT_DFF pass (perform DFF optimizations).

11.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 3000 unused wires.
<suppressed ~1 debug messages>

11.38.6. Rerunning OPT passes. (Removed registers in this run.)

11.38.7. Running ICE40 specific optimizations.

11.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~80 debug messages>

11.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~222 debug messages>
Removed a total of 74 cells.

11.38.10. Executing OPT_DFF pass (perform DFF optimizations).

11.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.38.12. Rerunning OPT passes. (Removed registers in this run.)

11.38.13. Running ICE40 specific optimizations.

11.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.38.16. Executing OPT_DFF pass (perform DFF optimizations).

11.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.38.18. Finished OPT passes. (There is nothing left to do.)

11.39. Executing TECHMAP pass (map to technology primitives).

11.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

11.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.40. Executing ABC pass (technology mapping using ABC).

11.40.1. Extracting gate netlist of module `\loopback' to `<abc-temp-dir>/input.blif'..
Extracted 4319 gates and 4780 wires to a netlist network with 459 inputs and 414 outputs.

11.40.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =     693.
ABC: Participating nodes from both networks       =    1542.
ABC: Participating nodes from the first network   =     692. (  65.34 % of nodes)
ABC: Participating nodes from the second network  =     850. (  80.26 % of nodes)
ABC: Node pairs (any polarity)                    =     692. (  65.34 % of names can be moved)
ABC: Node pairs (same polarity)                   =     589. (  55.62 % of names can be moved)
ABC: Total runtime =     0.08 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

11.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1058
ABC RESULTS:        internal signals:     3907
ABC RESULTS:           input signals:      459
ABC RESULTS:          output signals:      414
Removing temp directory.

11.41. Executing ICE40_WRAPCARRY pass (wrap carries).

11.42. Executing TECHMAP pass (map to technology primitives).

11.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 18 unused cells and 2566 unused wires.

11.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1120
  1-LUT               22
  2-LUT              210
  3-LUT              299
  4-LUT              589
  with \SB_CARRY    (#0)   52
  with \SB_CARRY    (#1)   47

Eliminating LUTs.
Number of LUTs:     1120
  1-LUT               22
  2-LUT              210
  3-LUT              299
  4-LUT              589
  with \SB_CARRY    (#0)   52
  with \SB_CARRY    (#1)   47

Combining LUTs.
Number of LUTs:     1088
  1-LUT               22
  2-LUT              172
  3-LUT              279
  4-LUT              615
  with \SB_CARRY    (#0)   52
  with \SB_CARRY    (#1)   47

Eliminated 0 LUTs.
Combined 32 LUTs.
<suppressed ~5810 debug messages>

11.44. Executing TECHMAP pass (map to technology primitives).

11.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$e9ba0bc9a2ad1058e6d1287dbaf97e62b56821df\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$834c4e678d55a2d8d648671fa29a5046863df970\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$05c75dd2931d013725205b7011ba869e2513f5f3\$lut for cells of type $lut.
Using template $paramod$1ad90c7708cf1787e8b56dc4dd781ea6c66f33a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$61648d029c2b2207a8c764e290353ffee08c58af\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$4a51864395fae58ba30115ac09ca86f922da2001\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$e06ab2c5532ba6ec8a1fe73f4bc565e03b079c9d\$lut for cells of type $lut.
Using template $paramod$9d8fac92947d5a2f8e574b0864fde76f6ce05d14\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$dd14e67ccaef897e1542de006ca919d0d5eec0c8\$lut for cells of type $lut.
Using template $paramod$a20c6c1e16699890aacd2a27aa974a524fce88da\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$39a5229efed7befeabfd87b23596034ab3d10baa\$lut for cells of type $lut.
Using template $paramod$3d3394a2dba7636f2df80deb551dae557f28c000\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$038e0c6bb407d70fb3d4b03becb2402bb36ab4a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$5037893c2f0202cbda412b45a61ab57b51500aee\$lut for cells of type $lut.
Using template $paramod$71d60389770c4efcc68e86e1d5a8e56f68a9a589\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$b212ed9fff0ef04494d0a2749a793f265dd2e870\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$30234ddca80ec18fbcf4d45d8bd1821aad47e8fd\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$ffa2c3035f7f4404aac6cc2bdc1275876c9ed078\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$780375c9bd4a74671d040f17582de38f90afbb3c\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$4518c6efc338c838baccc1368addc699a6d5aa1d\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$bec5be7d552ede21c071ad538afdf64e0c15a37c\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$2f5933953e311dffe5861a53a77e08849a1c7767\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$da2f95476331ffa2143f8212db8aff730de806a0\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$4f69d4d033e11c2ad5507aac664c04ab2a1cdc76\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$97c4788112e3b4c17eee74207c1b599e28df835d\$lut for cells of type $lut.
Using template $paramod$8a688b470fbdc357e4a14f08dc23c872c147c340\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$3e21ec39be513128729b0f84646bd0152dff14c6\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$8e95f9dc64971621ace5893daac67ff0c4796562\$lut for cells of type $lut.
Using template $paramod$fd1e68d43235621014e35437b4508a97628b7e8f\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$4b3a5ffe92ea6d940d2286eea9eeca73331d551f\$lut for cells of type $lut.
Using template $paramod$b94e4d279c5d10aae652af475045f54fb73f76e4\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$8de075b78551be2f87c0462616ee7cb01d276e89\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$89add7395f09a7f1d31ba23a20843f5b8e155407\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$987ba47d9f22b1c8fde8a2d7a2abff4be5df6ab8\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3418 debug messages>
Removed 0 unused cells and 2402 unused wires.

11.45. Executing AUTONAME pass.
Renamed 29535 objects in module loopback (74 iterations).
<suppressed ~2338 debug messages>

11.46. Executing HIERARCHY pass (managing design hierarchy).

11.46.1. Analyzing design hierarchy..
Top module:  \loopback

11.46.2. Analyzing design hierarchy..
Top module:  \loopback
Removed 0 unused modules.

11.47. Printing statistics.

=== loopback ===

   Number of wires:               1040
   Number of wire bits:           3513
   Number of public wires:        1040
   Number of public wire bits:    3513
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1563
     SB_CARRY                       52
     SB_DFFER                      346
     SB_DFFES                        7
     SB_DFFR                        61
     SB_DFFS                         5
     SB_IO                           3
     SB_LUT4                      1088
     SB_PLL40_CORE                   1

11.48. Executing CHECK pass (checking for obvious problems).
Checking module loopback...
Found and reported 0 problems.

12. Executing JSON backend.

End of script. Logfile hash: 08873c0ebe, CPU: user 7.91s system 0.13s, MEM: 182.00 MB peak
Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 25% 50x opt_expr (2 sec), 11% 28x opt_clean (0 sec), ...
