#-------------------------------------------------------------------------------
#   project:       ZedBoard Bare-metal
#   variant:       zed
#
#   description:   
#-------------------------------------------------------------------------------

#-------------------------------------------------------------------------------
#-------------------------------------------------------------------------------
set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]

#-------------------------------------------------------------------------------
#    ps_clk
#-------------------------------------------------------------------------------


#set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33} [get_ports ps_clk]
set_switching_activity -deassert_resets

#-------------------------------------------------------------------------------
#    Timing
#-------------------------------------------------------------------------------

#create_clock -period $REF_CLK_PERIOD -name ref_clk -waveform "0.000 $REF_CLK_HALF_PERIOD" [get_ports ref_clk]

#-------------------------------------------------------------------------------
#    Pin locations
#-------------------------------------------------------------------------------

#-------------------------------------------------------------------------------
#    IO Standard for Banks
#-------------------------------------------------------------------------------
# Note that the bank voltage for IO Bank 33 is fixed to 3.3V on ZedBoard.
set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 33]];

# Set the bank voltage for IO Bank 34 to 1.8V by default.
# set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 34]];
# set_property IOSTANDARD LVCMOS25 [get_ports -of_objects [get_iobanks 34]];
set_property IOSTANDARD LVCMOS18 [get_ports -of_objects [get_iobanks 34]];

# Set the bank voltage for IO Bank 35 to 1.8V by default.
# set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 35]];
# set_property IOSTANDARD LVCMOS25 [get_ports -of_objects [get_iobanks 35]];
set_property IOSTANDARD LVCMOS18 [get_ports -of_objects [get_iobanks 35]];

# Note that the bank voltage for IO Bank 13 is fixed to 3.3V on ZedBoard.
set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 13]];
#-------------------------------------------------------------------------------

