\hypertarget{group___c_l_k_p_w_r___public___macros}{\section{\-C\-L\-K\-P\-W\-R \-Public \-Macros}
\label{group___c_l_k_p_w_r___public___macros}\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
}
\subsection*{\-Defines}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga336ff9ef63221ddb5d2306637434b988}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-W\-D\-T}~((uint32\-\_\-t)(0))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gab1acc813f04ade492704686390180d0e}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R0}~((uint32\-\_\-t)(2))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga6f40e91e37d638a7005abc64f0f339f7}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R1}~((uint32\-\_\-t)(4))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gab55e1cb2751a05bac54292939ce3937b}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T0}~((uint32\-\_\-t)(6))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga1e565a2eb1621b007b3f11725637474d}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T1}~((uint32\-\_\-t)(8))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga2ce2c973644d4ddfcc6651d4d2665492}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-P\-W\-M1}~((uint32\-\_\-t)(12))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga43fd50253c56be7a7fd2f93cd2684078}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C0}~((uint32\-\_\-t)(14))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gab9cf1de13d64711004e44ed10356c9a6}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-P\-I}~((uint32\-\_\-t)(16))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga67471573e91ebf70da511d54d4a7c808}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-S\-P1}~((uint32\-\_\-t)(20))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gad78e9911438a7b9006e89a11ab747de5}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-D\-A\-C}~((uint32\-\_\-t)(22))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga842dc1922e983d1eaff58fced88f79f0}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-A\-D\-C}~((uint32\-\_\-t)(24))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga9965dea28c73dfce6c594edde50fe70c}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-A\-N1}~((uint32\-\_\-t)(26))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gabc314973cc2becbd8cfcf4f4813c6dd4}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-A\-N2}~((uint32\-\_\-t)(28))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gaf5e32f4e62e29f6ebc2c4f32fa3121ce}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-A\-C\-F}~((uint32\-\_\-t)(30))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gacdf0446e521b6cdec979ffece2ba73f5}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-Q\-E\-I}~((uint32\-\_\-t)(32))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gad35b3535118164485e75806a6ef1f6e6}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-P\-C\-B}~((uint32\-\_\-t)(36))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gab662479578bb2af89f683e17517b9a5e}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C1}~((uint32\-\_\-t)(38))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gada2d54badb0a1592f68643aba04cb4ba}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-S\-P0}~((uint32\-\_\-t)(42))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gafb146ae5ab7a0fbc2c95924f3a50456d}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R2}~((uint32\-\_\-t)(44))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga0df581997c3365eee4a5a0503e513066}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R3}~((uint32\-\_\-t)(46))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga2b7eb179fdd09c99ddadac8c4d144142}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T2}~((uint32\-\_\-t)(48))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga47e9c387422d28ed7d667b7a4abd9096}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T3}~((uint32\-\_\-t)(50))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gafbf149f2011d8691c7e1b9c3fe1383f4}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C2}~((uint32\-\_\-t)(52))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gabaeef97fdbabc0fee54c07786ee6e1ba}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-S}~((uint32\-\_\-t)(54))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga7017b827f2ec5d3b822371ab3eb43bd9}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-R\-I\-T}~((uint32\-\_\-t)(58))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga5e87768ef5afcdeb8e4c2a9085fa381e}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-Y\-S\-C\-O\-N}~((uint32\-\_\-t)(60))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga6f1c261af43582c0e9b2bc3ac5e603d1}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-M\-C}~((uint32\-\_\-t)(62))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gaf7b612823ab87d3d6358df977364b547}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-4}~((uint32\-\_\-t)(0))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga9aaf02f3090e8a9208d261c0f984c165}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-1}~((uint32\-\_\-t)(1))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga07e1e67993eb7f67f2b9bca8e7a1d8c8}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-2}~((uint32\-\_\-t)(2))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga8fcd9a64da1ce162e567fd58f93361e9}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M0}~((uint32\-\_\-t)(1$<$$<$1))
\item 
\hypertarget{group___c_l_k_p_w_r___public___macros_gabb4fde316626be32ef910804a4f1e89f}{\#define {\bfseries \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M1}~((uint32\-\_\-t)(1$<$$<$2))}\label{group___c_l_k_p_w_r___public___macros_gabb4fde316626be32ef910804a4f1e89f}

\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga25e8807a1107e45cb604e0cdf82da4dd}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T0}~((uint32\-\_\-t)(1$<$$<$3))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gaa4d6d3d86ee08058a5879fc8a3eeab25}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T1}~((uint32\-\_\-t)(1$<$$<$4))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga0f01e679f3b6eec995d0fd1ad43dc2d7}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-P\-W\-M1}~((uint32\-\_\-t)(1$<$$<$6))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gaca155b41f55c089a8480ec160135ffe8}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C0}~((uint32\-\_\-t)(1$<$$<$7))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gae299e815a1e4239a3e6bb5ca4a24b14f}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-P\-I}~((uint32\-\_\-t)(1$<$$<$8))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga6fdc3d2935f1bf706c91320c455ba839}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-R\-T\-C}~((uint32\-\_\-t)(1$<$$<$9))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga77f74b342abfbb8ede495727a588ee1b}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-S\-P1}~((uint32\-\_\-t)(1$<$$<$10))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gacf0b90f108501745297500318d00dbaa}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-D}~((uint32\-\_\-t)(1$<$$<$12))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga73d78caa1e5f33ff4f878a4a4188d4f1}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-N1}~((uint32\-\_\-t)(1$<$$<$13))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga0359c82f11514929d6981bd3b2c97633}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-N2}~((uint32\-\_\-t)(1$<$$<$14))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga8f0ed88b2c85cc248595d7071a2df815}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-G\-P\-I\-O}~((uint32\-\_\-t)(1$<$$<$15))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gaaa16c9b9d220721a6ca8cacf74c77a2c}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-R\-I\-T}~((uint32\-\_\-t)(1$<$$<$16))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga5a8749edeb4ea582cd48f5f35f2088e6}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-M\-C}~((uint32\-\_\-t)(1$<$$<$17))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga0f0ae9eef9bdd20cbeb8789430f6c3ee}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-Q\-E\-I}~((uint32\-\_\-t)(1$<$$<$18))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga533db7f7c151a115b487585d29889199}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C1}~((uint32\-\_\-t)(1$<$$<$19))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga4e542d17bed4b5833d41985770a6b44b}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-S\-P0}~((uint32\-\_\-t)(1$<$$<$21))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga5ad76b83dd27e58d257f43dc400fa4eb}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M2}~((uint32\-\_\-t)(1$<$$<$22))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga6d8a03a7e3535a783b132bb8755ca554}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M3}~((uint32\-\_\-t)(1$<$$<$23))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gac87ef2376877891f6694a6c033d299db}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T2}~((uint32\-\_\-t)(1$<$$<$24))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gab3c180bc0be3f8ddb32d526262ef0da6}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T3}~((uint32\-\_\-t)(1$<$$<$25))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga4882ffb6a89fe73a1fa8817e1a5b54e0}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C2}~((uint32\-\_\-t)(1$<$$<$26))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gac20f68e14f2d54ccfef205d5ad7373e0}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-S}~((uint32\-\_\-t)(1$<$$<$27))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga84bfe568fbcc02ffc13cccfc0226eff9}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-G\-P\-D\-M\-A}~((uint32\-\_\-t)(1$<$$<$29))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gaf5641763b6a54ad0b80c97ed1c70f838}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-E\-N\-E\-T}~((uint32\-\_\-t)(1$<$$<$30))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga05926f84706fa15dfc9228650d62ce26}{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-S\-B}~((uint32\-\_\-t)(1$<$$<$31))
\end{DoxyCompactItemize}


\subsection{\-Define \-Documentation}
\hypertarget{group___c_l_k_p_w_r___public___macros_gaf5e32f4e62e29f6ebc2c4f32fa3121ce}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-A\-C\-F@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-A\-C\-F}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-A\-C\-F@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-A\-C\-F}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-A\-C\-F}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-A\-C\-F}~((uint32\-\_\-t)(30))}}\label{group___c_l_k_p_w_r___public___macros_gaf5e32f4e62e29f6ebc2c4f32fa3121ce}
\-Peripheral clock divider bit position for \-A\-C\-F 

\-Definition at line 74 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga842dc1922e983d1eaff58fced88f79f0}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-A\-D\-C@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-A\-D\-C}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-A\-D\-C@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-A\-D\-C}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-A\-D\-C}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-A\-D\-C}~((uint32\-\_\-t)(24))}}\label{group___c_l_k_p_w_r___public___macros_ga842dc1922e983d1eaff58fced88f79f0}
\-Peripheral clock divider bit position for \-A\-D\-C 

\-Definition at line 68 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga9965dea28c73dfce6c594edde50fe70c}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-A\-N1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-A\-N1}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-A\-N1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-A\-N1}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-A\-N1}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-A\-N1}~((uint32\-\_\-t)(26))}}\label{group___c_l_k_p_w_r___public___macros_ga9965dea28c73dfce6c594edde50fe70c}
\-Peripheral clock divider bit position for \-C\-A\-N1 

\-Definition at line 70 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gabc314973cc2becbd8cfcf4f4813c6dd4}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-A\-N2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-A\-N2}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-A\-N2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-A\-N2}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-A\-N2}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-A\-N2}~((uint32\-\_\-t)(28))}}\label{group___c_l_k_p_w_r___public___macros_gabc314973cc2becbd8cfcf4f4813c6dd4}
\-Peripheral clock divider bit position for \-C\-A\-N2 

\-Definition at line 72 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga9aaf02f3090e8a9208d261c0f984c165}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-1}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-1}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-1}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-1}~((uint32\-\_\-t)(1))}}\label{group___c_l_k_p_w_r___public___macros_ga9aaf02f3090e8a9208d261c0f984c165}
\-Peripheral clock divider is the same with \-C\-C\-L\-K 

\-Definition at line 109 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga07e1e67993eb7f67f2b9bca8e7a1d8c8}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-2}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-2}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-2}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-2}~((uint32\-\_\-t)(2))}}\label{group___c_l_k_p_w_r___public___macros_ga07e1e67993eb7f67f2b9bca8e7a1d8c8}
\-Peripheral clock divider is set to 2 from \-C\-C\-L\-K 

\-Definition at line 111 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gaf7b612823ab87d3d6358df977364b547}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-4@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-4}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-4@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-4}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-4}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-4}~((uint32\-\_\-t)(0))}}\label{group___c_l_k_p_w_r___public___macros_gaf7b612823ab87d3d6358df977364b547}
\-Macro for \-Peripheral \-Clock \-Selection register bit values \-Note\-: \-When \-C\-C\-L\-K\-\_\-\-D\-I\-V\-\_\-8, \-Peripheral’s clock is selected to \-P\-C\-L\-K\-\_\-xyz = \-C\-C\-L\-K/8 except for \-C\-A\-N1, \-C\-A\-N2, and \-C\-A\-N filtering when ’11’selects \-P\-C\-L\-K\-\_\-xyz = \-C\-C\-L\-K/6 

\-Definition at line 107 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gad78e9911438a7b9006e89a11ab747de5}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-D\-A\-C@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-D\-A\-C}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-D\-A\-C@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-D\-A\-C}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-D\-A\-C}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-D\-A\-C}~((uint32\-\_\-t)(22))}}\label{group___c_l_k_p_w_r___public___macros_gad78e9911438a7b9006e89a11ab747de5}
\-Peripheral clock divider bit position for \-D\-A\-C 

\-Definition at line 66 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga43fd50253c56be7a7fd2f93cd2684078}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C0@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C0}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C0@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C0}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C0}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C0}~((uint32\-\_\-t)(14))}}\label{group___c_l_k_p_w_r___public___macros_ga43fd50253c56be7a7fd2f93cd2684078}
\-Peripheral clock divider bit position for \-I2\-C0 

\-Definition at line 60 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gab662479578bb2af89f683e17517b9a5e}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C1}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C1}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C1}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C1}~((uint32\-\_\-t)(38))}}\label{group___c_l_k_p_w_r___public___macros_gab662479578bb2af89f683e17517b9a5e}
\-Peripheral clock divider bit position for \-I2\-C1 

\-Definition at line 80 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gafbf149f2011d8691c7e1b9c3fe1383f4}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C2}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C2}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C2}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-C2}~((uint32\-\_\-t)(52))}}\label{group___c_l_k_p_w_r___public___macros_gafbf149f2011d8691c7e1b9c3fe1383f4}
\-Peripheral clock divider bit position for \-I2\-C2 

\-Definition at line 92 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gabaeef97fdbabc0fee54c07786ee6e1ba}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-S@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-S}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-S@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-S}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-S}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-I2\-S}~((uint32\-\_\-t)(54))}}\label{group___c_l_k_p_w_r___public___macros_gabaeef97fdbabc0fee54c07786ee6e1ba}
\-Peripheral clock divider bit position for \-I2\-S 

\-Definition at line 94 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga6f1c261af43582c0e9b2bc3ac5e603d1}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-M\-C@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-M\-C}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-M\-C@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-M\-C}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-M\-C}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-M\-C}~((uint32\-\_\-t)(62))}}\label{group___c_l_k_p_w_r___public___macros_ga6f1c261af43582c0e9b2bc3ac5e603d1}
\-Peripheral clock divider bit position for \-M\-C 

\-Definition at line 100 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gad35b3535118164485e75806a6ef1f6e6}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-P\-C\-B@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-P\-C\-B}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-P\-C\-B@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-P\-C\-B}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-P\-C\-B}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-P\-C\-B}~((uint32\-\_\-t)(36))}}\label{group___c_l_k_p_w_r___public___macros_gad35b3535118164485e75806a6ef1f6e6}
\-Peripheral clock divider bit position for \-P\-C\-B 

\-Definition at line 78 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga2ce2c973644d4ddfcc6651d4d2665492}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-P\-W\-M1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-P\-W\-M1}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-P\-W\-M1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-P\-W\-M1}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-P\-W\-M1}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-P\-W\-M1}~((uint32\-\_\-t)(12))}}\label{group___c_l_k_p_w_r___public___macros_ga2ce2c973644d4ddfcc6651d4d2665492}
\-Peripheral clock divider bit position for \-P\-W\-M1 

\-Definition at line 58 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gacdf0446e521b6cdec979ffece2ba73f5}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-Q\-E\-I@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-Q\-E\-I}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-Q\-E\-I@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-Q\-E\-I}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-Q\-E\-I}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-Q\-E\-I}~((uint32\-\_\-t)(32))}}\label{group___c_l_k_p_w_r___public___macros_gacdf0446e521b6cdec979ffece2ba73f5}
\-Peripheral clock divider bit position for \-Q\-E\-I 

\-Definition at line 76 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga7017b827f2ec5d3b822371ab3eb43bd9}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-R\-I\-T@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-R\-I\-T}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-R\-I\-T@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-R\-I\-T}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-R\-I\-T}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-R\-I\-T}~((uint32\-\_\-t)(58))}}\label{group___c_l_k_p_w_r___public___macros_ga7017b827f2ec5d3b822371ab3eb43bd9}
\-Peripheral clock divider bit position for \-R\-I\-T 

\-Definition at line 96 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gab9cf1de13d64711004e44ed10356c9a6}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-P\-I@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-P\-I}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-P\-I@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-P\-I}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-P\-I}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-P\-I}~((uint32\-\_\-t)(16))}}\label{group___c_l_k_p_w_r___public___macros_gab9cf1de13d64711004e44ed10356c9a6}
\-Peripheral clock divider bit position for \-S\-P\-I 

\-Definition at line 62 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gada2d54badb0a1592f68643aba04cb4ba}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-S\-P0@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-S\-P0}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-S\-P0@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-S\-P0}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-S\-P0}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-S\-P0}~((uint32\-\_\-t)(42))}}\label{group___c_l_k_p_w_r___public___macros_gada2d54badb0a1592f68643aba04cb4ba}
\-Peripheral clock divider bit position for \-S\-S\-P0 

\-Definition at line 82 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga67471573e91ebf70da511d54d4a7c808}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-S\-P1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-S\-P1}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-S\-P1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-S\-P1}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-S\-P1}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-S\-P1}~((uint32\-\_\-t)(20))}}\label{group___c_l_k_p_w_r___public___macros_ga67471573e91ebf70da511d54d4a7c808}
\-Peripheral clock divider bit position for \-S\-S\-P1 

\-Definition at line 64 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga5e87768ef5afcdeb8e4c2a9085fa381e}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-Y\-S\-C\-O\-N@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-Y\-S\-C\-O\-N}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-Y\-S\-C\-O\-N@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-Y\-S\-C\-O\-N}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-Y\-S\-C\-O\-N}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-S\-Y\-S\-C\-O\-N}~((uint32\-\_\-t)(60))}}\label{group___c_l_k_p_w_r___public___macros_ga5e87768ef5afcdeb8e4c2a9085fa381e}
\-Peripheral clock divider bit position for \-S\-Y\-S\-C\-O\-N 

\-Definition at line 98 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gab1acc813f04ade492704686390180d0e}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R0@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R0}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R0@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R0}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R0}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R0}~((uint32\-\_\-t)(2))}}\label{group___c_l_k_p_w_r___public___macros_gab1acc813f04ade492704686390180d0e}
\-Peripheral clock divider bit position for \-T\-I\-M\-E\-R0 

\-Definition at line 50 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga6f40e91e37d638a7005abc64f0f339f7}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R1}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R1}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R1}~((uint32\-\_\-t)(4))}}\label{group___c_l_k_p_w_r___public___macros_ga6f40e91e37d638a7005abc64f0f339f7}
\-Peripheral clock divider bit position for \-T\-I\-M\-E\-R1 

\-Definition at line 52 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gafb146ae5ab7a0fbc2c95924f3a50456d}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R2}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R2}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R2}~((uint32\-\_\-t)(44))}}\label{group___c_l_k_p_w_r___public___macros_gafb146ae5ab7a0fbc2c95924f3a50456d}
\-Peripheral clock divider bit position for \-T\-I\-M\-E\-R2 

\-Definition at line 84 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga0df581997c3365eee4a5a0503e513066}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R3@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R3}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R3@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R3}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R3}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-T\-I\-M\-E\-R3}~((uint32\-\_\-t)(46))}}\label{group___c_l_k_p_w_r___public___macros_ga0df581997c3365eee4a5a0503e513066}
\-Peripheral clock divider bit position for \-T\-I\-M\-E\-R3 

\-Definition at line 86 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gab55e1cb2751a05bac54292939ce3937b}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T0@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T0}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T0@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T0}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T0}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T0}~((uint32\-\_\-t)(6))}}\label{group___c_l_k_p_w_r___public___macros_gab55e1cb2751a05bac54292939ce3937b}
\-Peripheral clock divider bit position for \-U\-A\-R\-T0 

\-Definition at line 54 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga1e565a2eb1621b007b3f11725637474d}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T1}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T1}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T1}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T1}~((uint32\-\_\-t)(8))}}\label{group___c_l_k_p_w_r___public___macros_ga1e565a2eb1621b007b3f11725637474d}
\-Peripheral clock divider bit position for \-U\-A\-R\-T1 

\-Definition at line 56 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga2b7eb179fdd09c99ddadac8c4d144142}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T2}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T2}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T2}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T2}~((uint32\-\_\-t)(48))}}\label{group___c_l_k_p_w_r___public___macros_ga2b7eb179fdd09c99ddadac8c4d144142}
\-Peripheral clock divider bit position for \-U\-A\-R\-T2 

\-Definition at line 88 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga47e9c387422d28ed7d667b7a4abd9096}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T3@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T3}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T3@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T3}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T3}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-U\-A\-R\-T3}~((uint32\-\_\-t)(50))}}\label{group___c_l_k_p_w_r___public___macros_ga47e9c387422d28ed7d667b7a4abd9096}
\-Peripheral clock divider bit position for \-U\-A\-R\-T3 

\-Definition at line 90 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga336ff9ef63221ddb5d2306637434b988}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-W\-D\-T@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-W\-D\-T}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-W\-D\-T@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-W\-D\-T}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-W\-D\-T}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-L\-K\-S\-E\-L\-\_\-\-W\-D\-T}~((uint32\-\_\-t)(0))}}\label{group___c_l_k_p_w_r___public___macros_ga336ff9ef63221ddb5d2306637434b988}
\-Peripheral clock divider bit position for \-W\-D\-T 

\-Definition at line 48 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gacf0b90f108501745297500318d00dbaa}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-D@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-D}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-D@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-D}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-D}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-D}~((uint32\-\_\-t)(1$<$$<$12))}}\label{group___c_l_k_p_w_r___public___macros_gacf0b90f108501745297500318d00dbaa}
\-A/\-D converter 0 (\-A\-D\-C0) power/clock control bit 

\-Definition at line 136 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga73d78caa1e5f33ff4f878a4a4188d4f1}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-N1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-N1}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-N1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-N1}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-N1}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-N1}~((uint32\-\_\-t)(1$<$$<$13))}}\label{group___c_l_k_p_w_r___public___macros_ga73d78caa1e5f33ff4f878a4a4188d4f1}
\-C\-A\-N \-Controller 1 power/clock control bit 

\-Definition at line 138 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga0359c82f11514929d6981bd3b2c97633}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-N2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-N2}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-N2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-N2}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-N2}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-A\-N2}~((uint32\-\_\-t)(1$<$$<$14))}}\label{group___c_l_k_p_w_r___public___macros_ga0359c82f11514929d6981bd3b2c97633}
\-C\-A\-N \-Controller 2 power/clock control bit 

\-Definition at line 140 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gaf5641763b6a54ad0b80c97ed1c70f838}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-E\-N\-E\-T@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-E\-N\-E\-T}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-E\-N\-E\-T@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-E\-N\-E\-T}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-E\-N\-E\-T}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-E\-N\-E\-T}~((uint32\-\_\-t)(1$<$$<$30))}}\label{group___c_l_k_p_w_r___public___macros_gaf5641763b6a54ad0b80c97ed1c70f838}
\-Ethernet block power/clock control bit 

\-Definition at line 168 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga84bfe568fbcc02ffc13cccfc0226eff9}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-G\-P\-D\-M\-A@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-G\-P\-D\-M\-A}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-G\-P\-D\-M\-A@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-G\-P\-D\-M\-A}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-G\-P\-D\-M\-A}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-G\-P\-D\-M\-A}~((uint32\-\_\-t)(1$<$$<$29))}}\label{group___c_l_k_p_w_r___public___macros_ga84bfe568fbcc02ffc13cccfc0226eff9}
\-G\-P \-D\-M\-A function power/clock control bit 

\-Definition at line 166 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga8f0ed88b2c85cc248595d7071a2df815}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-G\-P\-I\-O@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-G\-P\-I\-O}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-G\-P\-I\-O@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-G\-P\-I\-O}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-G\-P\-I\-O}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-G\-P\-I\-O}~((uint32\-\_\-t)(1$<$$<$15))}}\label{group___c_l_k_p_w_r___public___macros_ga8f0ed88b2c85cc248595d7071a2df815}
\-G\-P\-I\-O power/clock control bit 

\-Definition at line 142 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gaca155b41f55c089a8480ec160135ffe8}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C0@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C0}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C0@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C0}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C0}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C0}~((uint32\-\_\-t)(1$<$$<$7))}}\label{group___c_l_k_p_w_r___public___macros_gaca155b41f55c089a8480ec160135ffe8}
\-The \-I2\-C0 interface power/clock control bit 

\-Definition at line 128 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga533db7f7c151a115b487585d29889199}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C1}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C1}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C1}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C1}~((uint32\-\_\-t)(1$<$$<$19))}}\label{group___c_l_k_p_w_r___public___macros_ga533db7f7c151a115b487585d29889199}
\-The \-I2\-C1 interface power/clock control bit 

\-Definition at line 150 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga4882ffb6a89fe73a1fa8817e1a5b54e0}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C2}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C2}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C2}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-C2}~((uint32\-\_\-t)(1$<$$<$26))}}\label{group___c_l_k_p_w_r___public___macros_ga4882ffb6a89fe73a1fa8817e1a5b54e0}
\-I2\-C interface 2 power/clock control bit 

\-Definition at line 162 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gac20f68e14f2d54ccfef205d5ad7373e0}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-S@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-S}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-S@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-S}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-S}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-I2\-S}~((uint32\-\_\-t)(1$<$$<$27))}}\label{group___c_l_k_p_w_r___public___macros_gac20f68e14f2d54ccfef205d5ad7373e0}
\-I2\-S interface power/clock control bit 

\-Definition at line 164 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga5a8749edeb4ea582cd48f5f35f2088e6}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-M\-C@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-M\-C}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-M\-C@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-M\-C}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-M\-C}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-M\-C}~((uint32\-\_\-t)(1$<$$<$17))}}\label{group___c_l_k_p_w_r___public___macros_ga5a8749edeb4ea582cd48f5f35f2088e6}
\-Motor \-Control \-P\-W\-M 

\-Definition at line 146 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga0f01e679f3b6eec995d0fd1ad43dc2d7}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-P\-W\-M1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-P\-W\-M1}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-P\-W\-M1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-P\-W\-M1}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-P\-W\-M1}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-P\-W\-M1}~((uint32\-\_\-t)(1$<$$<$6))}}\label{group___c_l_k_p_w_r___public___macros_ga0f01e679f3b6eec995d0fd1ad43dc2d7}
\-P\-W\-M1 power/clock control bit 

\-Definition at line 126 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga0f0ae9eef9bdd20cbeb8789430f6c3ee}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-Q\-E\-I@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-Q\-E\-I}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-Q\-E\-I@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-Q\-E\-I}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-Q\-E\-I}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-Q\-E\-I}~((uint32\-\_\-t)(1$<$$<$18))}}\label{group___c_l_k_p_w_r___public___macros_ga0f0ae9eef9bdd20cbeb8789430f6c3ee}
\-Quadrature \-Encoder \-Interface power/clock control bit 

\-Definition at line 148 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gaaa16c9b9d220721a6ca8cacf74c77a2c}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-R\-I\-T@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-R\-I\-T}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-R\-I\-T@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-R\-I\-T}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-R\-I\-T}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-R\-I\-T}~((uint32\-\_\-t)(1$<$$<$16))}}\label{group___c_l_k_p_w_r___public___macros_gaaa16c9b9d220721a6ca8cacf74c77a2c}
\-Repetitive \-Interrupt \-Timer power/clock control bit 

\-Definition at line 144 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga6fdc3d2935f1bf706c91320c455ba839}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-R\-T\-C@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-R\-T\-C}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-R\-T\-C@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-R\-T\-C}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-R\-T\-C}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-R\-T\-C}~((uint32\-\_\-t)(1$<$$<$9))}}\label{group___c_l_k_p_w_r___public___macros_ga6fdc3d2935f1bf706c91320c455ba839}
\-The \-R\-T\-C power/clock control bit 

\-Definition at line 132 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gae299e815a1e4239a3e6bb5ca4a24b14f}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-P\-I@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-P\-I}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-P\-I@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-P\-I}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-P\-I}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-P\-I}~((uint32\-\_\-t)(1$<$$<$8))}}\label{group___c_l_k_p_w_r___public___macros_gae299e815a1e4239a3e6bb5ca4a24b14f}
\-The \-S\-P\-I interface power/clock control bit 

\-Definition at line 130 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga4e542d17bed4b5833d41985770a6b44b}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-S\-P0@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-S\-P0}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-S\-P0@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-S\-P0}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-S\-P0}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-S\-P0}~((uint32\-\_\-t)(1$<$$<$21))}}\label{group___c_l_k_p_w_r___public___macros_ga4e542d17bed4b5833d41985770a6b44b}
\-The \-S\-S\-P0 interface power/clock control bit 

\-Definition at line 152 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga77f74b342abfbb8ede495727a588ee1b}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-S\-P1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-S\-P1}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-S\-P1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-S\-P1}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-S\-P1}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-S\-S\-P1}~((uint32\-\_\-t)(1$<$$<$10))}}\label{group___c_l_k_p_w_r___public___macros_ga77f74b342abfbb8ede495727a588ee1b}
\-The \-S\-S\-P1 interface power/clock control bit 

\-Definition at line 134 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga8fcd9a64da1ce162e567fd58f93361e9}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M0@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M0}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M0@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M0}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M0}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M0}~((uint32\-\_\-t)(1$<$$<$1))}}\label{group___c_l_k_p_w_r___public___macros_ga8fcd9a64da1ce162e567fd58f93361e9}
\-Timer/\-Counter 0 power/clock control bit 

\-Definition at line 118 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga5ad76b83dd27e58d257f43dc400fa4eb}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M2}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M2}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M2}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M2}~((uint32\-\_\-t)(1$<$$<$22))}}\label{group___c_l_k_p_w_r___public___macros_ga5ad76b83dd27e58d257f43dc400fa4eb}
\-Timer 2 power/clock control bit 

\-Definition at line 154 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga6d8a03a7e3535a783b132bb8755ca554}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M3@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M3}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M3@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M3}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M3}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-T\-I\-M3}~((uint32\-\_\-t)(1$<$$<$23))}}\label{group___c_l_k_p_w_r___public___macros_ga6d8a03a7e3535a783b132bb8755ca554}
\-Timer 3 power/clock control bit 

\-Definition at line 156 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga25e8807a1107e45cb604e0cdf82da4dd}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T0@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T0}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T0@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T0}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T0}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T0}~((uint32\-\_\-t)(1$<$$<$3))}}\label{group___c_l_k_p_w_r___public___macros_ga25e8807a1107e45cb604e0cdf82da4dd}
\-U\-A\-R\-T0 power/clock control bit 

\-Definition at line 122 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gaa4d6d3d86ee08058a5879fc8a3eeab25}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T1}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T1@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T1}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T1}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T1}~((uint32\-\_\-t)(1$<$$<$4))}}\label{group___c_l_k_p_w_r___public___macros_gaa4d6d3d86ee08058a5879fc8a3eeab25}
\-U\-A\-R\-T1 power/clock control bit 

\-Definition at line 124 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gac87ef2376877891f6694a6c033d299db}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T2}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T2@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T2}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T2}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T2}~((uint32\-\_\-t)(1$<$$<$24))}}\label{group___c_l_k_p_w_r___public___macros_gac87ef2376877891f6694a6c033d299db}
\-U\-A\-R\-T 2 power/clock control bit 

\-Definition at line 158 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_gab3c180bc0be3f8ddb32d526262ef0da6}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T3@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T3}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T3@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T3}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T3}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-A\-R\-T3}~((uint32\-\_\-t)(1$<$$<$25))}}\label{group___c_l_k_p_w_r___public___macros_gab3c180bc0be3f8ddb32d526262ef0da6}
\-U\-A\-R\-T 3 power/clock control bit 

\-Definition at line 160 of file lpc17xx\-\_\-clkpwr.\-h.

\hypertarget{group___c_l_k_p_w_r___public___macros_ga05926f84706fa15dfc9228650d62ce26}{\index{\-C\-L\-K\-P\-W\-R Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}!\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-S\-B@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-S\-B}}
\index{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-S\-B@{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-S\-B}!CLKPWR Public Macros@{\-C\-L\-K\-P\-W\-R Public Macros}}
\subsubsection[{\-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-S\-B}]{\setlength{\rightskip}{0pt plus 5cm}\#define {\bf \-C\-L\-K\-P\-W\-R\-\_\-\-P\-C\-O\-N\-P\-\_\-\-P\-C\-U\-S\-B}~((uint32\-\_\-t)(1$<$$<$31))}}\label{group___c_l_k_p_w_r___public___macros_ga05926f84706fa15dfc9228650d62ce26}
\-U\-S\-B interface power/clock control bit 

\-Definition at line 170 of file lpc17xx\-\_\-clkpwr.\-h.

