High-performance FPGA-based JPEG codec accelerator
- The accelerator was fully tested on an Altera Stratix III FPGA development kit. At 100 MHz, the accelerator could compress as high as 300 640x480 24-bit RGB image per second.
