```verilog
module top_module( 
    input a, b,
    output cout, sum );

    // Sum is the XOR of the two inputs
    assign sum = a ^ b;
    // Cout is the AND of the two inputs
    assign cout = a & b;

endmodule
```