Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f78655dca00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dcc00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dd600,124
launching memcpy command : MemcpyHtoD,0x00007f78655dd800,124
launching memcpy command : MemcpyHtoD,0x00007f786da00810,520
launching memcpy command : MemcpyHtoD,0x00007f786da00a18,8160
launching memcpy command : MemcpyHtoD,0x00007f7865400000,1952256
launching memcpy command : MemcpyHtoD,0x00007f786da00800,16
Processing kernel ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 51
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f7894000000
-local mem base_addr = 0x00007f7892000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
launching kernel name: _Z6kernelv uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6kernelv'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6kernelv'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6kernelv'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6kernelv'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6kernelv'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6kernelv'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6kernelv'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6kernelv'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6kernelv'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6kernelv'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6kernelv'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6kernelv'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6kernelv'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6kernelv'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6kernelv'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6kernelv'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6kernelv'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6kernelv'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6kernelv'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6kernelv'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6kernelv'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6kernelv'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6kernelv'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6kernelv'
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 12194
gpu_sim_insn = 6559671
gpu_ipc =     537.9425
gpu_tot_sim_cycle = 12194
gpu_tot_sim_insn = 6559671
gpu_tot_ipc =     537.9425
gpu_tot_issued_cta = 51
gpu_occupancy = 39.4036% 
gpu_tot_occupancy = 39.4036% 
max_total_param_size = 0
gpu_stall_dramfull = 846
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.2263
partiton_level_parallism_total  =       3.2263
partiton_level_parallism_util =       7.2185
partiton_level_parallism_util_total  =       7.2185
L2_BW  =     123.8883 GB/Sec
L2_BW_total  =     123.8883 GB/Sec
gpu_total_sim_rate=1311934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1993, Miss = 1516, Miss_rate = 0.761, Pending_hits = 168, Reservation_fails = 135
	L1D_cache_core[1]: Access = 2072, Miss = 1597, Miss_rate = 0.771, Pending_hits = 155, Reservation_fails = 129
	L1D_cache_core[2]: Access = 2022, Miss = 1546, Miss_rate = 0.765, Pending_hits = 158, Reservation_fails = 42
	L1D_cache_core[3]: Access = 2024, Miss = 1546, Miss_rate = 0.764, Pending_hits = 164, Reservation_fails = 70
	L1D_cache_core[4]: Access = 2074, Miss = 1597, Miss_rate = 0.770, Pending_hits = 159, Reservation_fails = 93
	L1D_cache_core[5]: Access = 2022, Miss = 1541, Miss_rate = 0.762, Pending_hits = 150, Reservation_fails = 54
	L1D_cache_core[6]: Access = 1944, Miss = 1465, Miss_rate = 0.754, Pending_hits = 161, Reservation_fails = 37
	L1D_cache_core[7]: Access = 2066, Miss = 1592, Miss_rate = 0.771, Pending_hits = 161, Reservation_fails = 59
	L1D_cache_core[8]: Access = 1990, Miss = 1516, Miss_rate = 0.762, Pending_hits = 157, Reservation_fails = 73
	L1D_cache_core[9]: Access = 2024, Miss = 1546, Miss_rate = 0.764, Pending_hits = 169, Reservation_fails = 44
	L1D_cache_core[10]: Access = 2074, Miss = 1597, Miss_rate = 0.770, Pending_hits = 169, Reservation_fails = 67
	L1D_cache_core[11]: Access = 2022, Miss = 1546, Miss_rate = 0.765, Pending_hits = 170, Reservation_fails = 18
	L1D_cache_core[12]: Access = 2075, Miss = 1597, Miss_rate = 0.770, Pending_hits = 162, Reservation_fails = 39
	L1D_cache_core[13]: Access = 1014, Miss = 773, Miss_rate = 0.762, Pending_hits = 83, Reservation_fails = 58
	L1D_cache_core[14]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 78, Reservation_fails = 49
	L1D_cache_core[15]: Access = 1006, Miss = 768, Miss_rate = 0.763, Pending_hits = 81, Reservation_fails = 47
	L1D_cache_core[16]: Access = 930, Miss = 692, Miss_rate = 0.744, Pending_hits = 84, Reservation_fails = 49
	L1D_cache_core[17]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 86, Reservation_fails = 48
	L1D_cache_core[18]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 82, Reservation_fails = 55
	L1D_cache_core[19]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 75, Reservation_fails = 49
	L1D_cache_core[20]: Access = 933, Miss = 692, Miss_rate = 0.742, Pending_hits = 93, Reservation_fails = 47
	L1D_cache_core[21]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 91, Reservation_fails = 75
	L1D_cache_core[22]: Access = 1061, Miss = 824, Miss_rate = 0.777, Pending_hits = 87, Reservation_fails = 75
	L1D_cache_core[23]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 75, Reservation_fails = 51
	L1D_cache_core[24]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 90, Reservation_fails = 56
	L1D_cache_core[25]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 82, Reservation_fails = 50
	L1D_cache_core[26]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 84, Reservation_fails = 72
	L1D_cache_core[27]: Access = 1009, Miss = 768, Miss_rate = 0.761, Pending_hits = 84, Reservation_fails = 50
	L1D_cache_core[28]: Access = 931, Miss = 692, Miss_rate = 0.743, Pending_hits = 87, Reservation_fails = 51
	L1D_cache_core[29]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 83, Reservation_fails = 54
	L1D_cache_core[30]: Access = 1061, Miss = 824, Miss_rate = 0.777, Pending_hits = 80, Reservation_fails = 71
	L1D_cache_core[31]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 82, Reservation_fails = 64
	L1D_cache_core[32]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 89, Reservation_fails = 50
	L1D_cache_core[33]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 85, Reservation_fails = 52
	L1D_cache_core[34]: Access = 1014, Miss = 773, Miss_rate = 0.762, Pending_hits = 81, Reservation_fails = 50
	L1D_cache_core[35]: Access = 1009, Miss = 768, Miss_rate = 0.761, Pending_hits = 95, Reservation_fails = 98
	L1D_cache_core[36]: Access = 980, Miss = 743, Miss_rate = 0.758, Pending_hits = 84, Reservation_fails = 96
	L1D_cache_core[37]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 91, Reservation_fails = 62
	L1D_total_cache_accesses = 51509
	L1D_total_cache_misses = 39341
	L1D_total_cache_miss_rate = 0.7638
	L1D_total_cache_pending_hits = 4215
	L1D_total_cache_reservation_fails = 2339
	L1D_cache_data_port_util = 0.033
	L1D_cache_fill_port_util = 0.078
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4215
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2109
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 230
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 
gpgpu_n_tot_thrd_icount = 7812384
gpgpu_n_tot_w_icount = 244137
gpgpu_n_stall_shd_mem = 7786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18819
gpgpu_n_mem_write_global = 20522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2173
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5613
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:109575	W0_Idle:84597	W0_Scoreboard:559959	W1:5763	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2703	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:102	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:201501
single_issue_nums: WS0:62475	WS1:62526	WS2:59568	WS3:59568	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 150552 {8:18819,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820880 {40:20522,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 752760 {40:18819,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164176 {8:20522,}
maxmflatency = 1735 
max_icnt2mem_latency = 444 
maxmrqlatency = 113 
max_icnt2sh_latency = 49 
averagemflatency = 361 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 3 
mrq_lat_table:6864 	165 	226 	445 	894 	1514 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27001 	1276 	10860 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	38144 	1103 	43 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30781 	5833 	1804 	761 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	12 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10         7        11        19         9        13        11        14         9        11        11         9         7         8         7         6 
dram[1]:         8        17        11        14        13        13        16        21         7         7        15        19         7        17        20        16 
dram[2]:         5         7        14        11        12        14        13         8        22        21        14        12        14        16        12        10 
dram[3]:        14        11        12        13         9        11         8         9         9        11        18        20         9         9         3        10 
dram[4]:         9         9        11        12         9        10        10        14        12         8        22        19         8        10        10         9 
dram[5]:        11         9         9        15        10        13         9         9        11        11        21        22         0         0         6         9 
dram[6]:        10         7        12        11        18        12        16        11        14        11        14        15        11        10        12         6 
dram[7]:         9         4        15        18        22        12         9         9         7        12        12        10        11        16        11         9 
dram[8]:         4        12         9        14        11         9        14        13        25        27        12         8        13        13        16        12 
dram[9]:         7        10        11        16         9        11        12         8        10        16        15        17         7        10         4        12 
dram[10]:        10         6         7        13        16        19         7        12        16         6        22        18         5         7        14         8 
dram[11]:         6        10        12        23         9        14        18        17        10        12        14        12         9        16         9         9 
dram[12]:         8         6        10         9        13        10        14        15        11        11         9        14        10        12         6         7 
dram[13]:        11         6        15        13        20        18         9         7        11        11        11         9        10        20        13        14 
dram[14]:         7         8        16        12        12        10        11        12        10         8         0        21        10         9        20        11 
dram[15]:        10        12        22        13        14         9        14        13        11        22        20        20         0         0         6         7 
maximum service time to same row:
dram[0]:      5968      5967      6040      6048      5975      5972      6004      5995      6413      6084      5977      6009      6369      6015      6381      6380 
dram[1]:      6049      6402      6022      6030      6015      6009      6280      6044      6300      6896      5219      6028      5988      5990      6711      6011 
dram[2]:      6038      6408      6009      6047      6299      6296      5970      6004      6259      6022      6256      6069      6373      6372      6046      5969 
dram[3]:      5997      5994      5967      5965      6016      6019      5989      5980      6017      6373      6063      6067      6412      6299      6008      6009 
dram[4]:      5983      5983      6043      5982      6247      5978      5982      5999      6303      6297      6045      6854      5984      6018      6008      5984 
dram[5]:      6039      6016      5981      5999      6002      5994      5979      5973      6040      6035      6017      6030      6003      6011      6068      6367 
dram[6]:      6384      6071      5969      5985      5993      6259      5972      5987      6047      6070      6267      6260      6390      6388      6022      6025 
dram[7]:      6392      7318      6328      5973      6323      6267      6254      5976      6029      6028      6270      7218      6369      6397      6396      5997 
dram[8]:      6070      6006      6008      5993      5977      5976      5998      5971      6030      6078      6378      7159      5994      5993      5980      6007 
dram[9]:      6012      6035      6000      6025      6320      5983      5968      5966      6084      6055      6042      6059      6018      6368      6054      5982 
dram[10]:      5973      5972      6047      5974      6280      6294      6001      5992      6045      6287      6027      5976      6019      6813      6671      6676 
dram[11]:      5971      5978      6040      6048      6300      5984      6026      7014      6284      6263      5293      6015      6024      6016      6388      6385 
dram[12]:      6051      5976      6270      6268      6010      5987      5972      5970      6008      6024      5976      6766      6298      6393      5986      5999 
dram[13]:      6677      6044      6001      6000      6012      6261      5986      6004      6312      6013      5176      6284      6381      6376      5995      5973 
dram[14]:      6023      6020      5999      6010      6781      6280      6011      7061      6280      6278      6014      6054      6009      6053      6039      5978 
dram[15]:      5997      5987      6037      6547      6005      6276      5974      5995      6257      6050      5293      6511      6948      6520      6405      6577 
average row accesses per activate:
dram[0]:  3.600000  3.000000  4.083333  5.875000  4.133333  4.461538  4.363636  5.777778  4.600000  4.555555  6.833333  5.000000 10.500000  3.800000  4.285714  4.000000 
dram[1]:  5.625000  9.800000  6.000000  6.625000  5.090909  3.625000  6.666667  5.500000  2.785714  3.777778  8.333333 15.000000  4.000000  6.000000  5.500000  7.500000 
dram[2]:  4.000000  3.888889  5.444445  5.500000  4.454545  7.833333  4.090909  3.538461  7.250000  5.500000  6.200000  6.500000 10.500000  5.000000  5.833333  5.111111 
dram[3]:  6.000000  5.200000  3.066667  4.666667  4.066667  2.789474  3.250000  4.583333  3.800000  3.545455  8.250000 17.000000  6.000000  4.000000  7.000000  7.666667 
dram[4]:  4.200000  3.800000  5.250000  5.375000  5.000000  4.181818  3.538461  2.764706  4.777778  3.833333 12.500000 11.500000  9.666667  6.000000  4.166667  5.750000 
dram[5]:  4.750000  4.500000  4.222222  3.000000  4.333333  4.727273  3.600000  3.923077  4.833333  4.153846 14.000000 10.333333 18.000000 20.000000  2.066667 10.333333 
dram[6]:  4.111111  4.100000  3.800000  3.272727  4.900000  5.200000  5.636364  4.500000  4.181818  5.500000  8.500000  9.333333  6.750000  5.250000  5.500000  3.750000 
dram[7]:  3.125000  4.333333  4.000000  6.142857  5.500000  5.250000  4.142857  4.666667  4.875000  7.000000 12.000000  5.250000  3.625000  6.000000  5.111111  4.200000 
dram[8]:  3.625000  7.500000  4.000000  5.111111  4.818182  3.923077  3.461539  4.181818  9.333333 18.500000  9.333333  4.500000  7.600000  5.428571  4.111111  3.909091 
dram[9]:  6.000000  2.750000  5.100000  3.583333  5.600000  4.250000  6.111111  3.466667  4.125000  4.222222  4.900000  7.666667  4.800000  5.500000  7.000000  4.600000 
dram[10]:  5.625000  2.666667  3.538461  4.200000  4.846154  3.933333  4.700000  4.636364  4.777778  3.000000 16.000000  4.250000  4.600000  5.000000  5.166667  7.750000 
dram[11]:  3.900000  4.111111  5.333333  6.833333  3.437500  6.666667  9.750000  4.100000  4.875000  4.181818  5.000000  4.666667  3.555556  6.600000  3.909091  6.142857 
dram[12]:  3.600000  2.666667  3.750000  4.333333  5.111111  4.153846  4.846154  4.916667  5.111111  5.750000  7.750000  5.800000  5.000000  7.666667  2.818182  3.875000 
dram[13]:  4.000000  4.375000  7.500000  5.000000  7.800000  5.500000  5.454545  2.947368  5.500000  6.200000  5.142857  5.166667  8.500000 15.500000  9.500000  3.750000 
dram[14]:  3.357143  6.375000  7.166667  3.285714  4.666667  4.300000  3.769231  5.111111  3.909091  4.875000 21.000000 11.000000  6.000000  4.222222  5.777778  3.538461 
dram[15]:  3.615385  4.000000  5.125000  4.500000  4.818182  3.928571  4.307693  3.785714  5.500000  5.600000  9.333333  6.750000 18.000000 18.000000  2.833333  3.857143 
average row locality = 10226/2156 = 4.743042
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        39        49        47        62        58        48        52        46        41        41        40        21        19        30        28 
dram[1]:        45        49        48        53        56        58        40        44        39        34        25        30        36        42        44        45 
dram[2]:        32        35        49        44        49        47        45        46        29        33        31        26        42        40        35        46 
dram[3]:        30        26        46        42        61        53        52        55        38        39        33        34        24        20        21        23 
dram[4]:        42        38        42        43        45        46        46        47        43        46        25        23        29        30        50        46 
dram[5]:        57        54        38        39        52        52        54        51        58        54        28        31        18        20        31        31 
dram[6]:        37        41        38        36        49        52        62        63        46        44        34        28        27        21        33        30 
dram[7]:        25        26        36        43        44        42        58        56        39        35        24        21        29        36        46        42 
dram[8]:        29        30        44        46        53        51        45        46        28        37        28        27        38        38        37        43 
dram[9]:        30        33        51        43        56        51        55        52        33        38        49        46        24        22        21        23 
dram[10]:        45        32        46        42        63        59        47        51        43        42        32        34        23        20        31        31 
dram[11]:        39        37        48        41        55        60        39        41        39        46        25        28        32        33        43        43 
dram[12]:        36        32        30        39        46        54        63        59        46        46        31        29        25        23        31        31 
dram[13]:        32        35        45        45        39        44        60        56        33        31        36        31        34        31        38        45 
dram[14]:        47        51        43        46        42        43        49        46        43        39        21        22        30        38        52        46 
dram[15]:        47        48        41        36        53        55        56        53        55        56        28        27        18        18        34        27 
total dram reads = 10226
bank skew: 63/18 = 3.50
chip skew: 688/597 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1441      1401      1284      1278      1289      1264      1230      1196      1279      1418      1277      1286      1718      1944      1658      1675
dram[1]:       1344      1349      1553      1566      1320      1329      1299      1539      1447      1437      3144      1587      1568      1374      1538      1429
dram[2]:       1601      1447      1268      1321      1246      1318      1410      1387      1513      1436      1532      1590      1296      1373      1406      1251
dram[3]:       1518      1727      1279      1391      1193      1231      1287      1311      1310      1268      1556      1503      1737      1881      1702      1729
dram[4]:       1356      1387      1446      1321      1312      1384      1304      1357      1295      1294      1666      1697      1510      1507      1332      1322
dram[5]:       1259      1272      1335      1369      1288      1300      1275      1284      1219      1215      1547      1541      1939      1904      1496      1470
dram[6]:       1420      1327      1381      1361      1326      1224      1319      1227      1280      1284      1378      1584      1672      1826      1401      1550
dram[7]:       1876      1695      1453      1277      1267      1344      1223      1288      1238      1326      1786      2002      1615      1414      1252      1397
dram[8]:       1532      1521      1277      1376      1239      1283      1312      1374      1543      1306      1568      1562      1387      1341      1384      1338
dram[9]:       1478      1420      1196      1336      1221      1286      1303      1318      1371      1375      1299      1177      1774      1760      1802      1592
dram[10]:       1211      1504      1292      1413      1210      1243      1330      1289      1333      1304      1440      1385      1742      1854      1570      1615
dram[11]:       1354      1448      1340      1394      1249      1228      1324      1325      1413      1315      2034      1578      1430      1509      1388      1349
dram[12]:       1429      1485      1458      1331      1325      1267      1190      1199      1209      1257      1467      1581      1686      1933      1534      1478
dram[13]:       1500      1487      1344      1225      1335      1255      1259      1346      1365      1506      1894      1461      1412      1443      1392      1294
dram[14]:       1336      1283      1325      1244      1300      1352      1265      1391      1319      1371      1758      1746      1509      1340      1265      1357
dram[15]:       1340      1358      1380      1503      1279      1250      1416      1293      1319      1237      2406      1685      2023      2059      1467      1570
maximum mf latency per bank:
dram[0]:        702       693       716       709       710       712       715       689       695       707       684       674       678       694       729       730
dram[1]:        970      1484      1489      1475      1520      1275       752      1454      1515       700      1735      1472      1526      1170      1548      1484
dram[2]:        719       716       696       701       703       712       731       720       672       712       677       689       700       723       687       715
dram[3]:        696       721       714       693       692       725       692       713       683       678       679       670       688       694       692       694
dram[4]:        698       705       706       714       709       707       717       746       696       709       677       670       690       694       749       686
dram[5]:        712       698       684       744       721       706       716       711       673       710       686       694       685       701       700       684
dram[6]:        688       720       693       710       718       731       740       707       721       696       688       673       698       672       680       695
dram[7]:        693       728       705       702       732       683       726       684       727       673       672       671       683       685       688       688
dram[8]:        691       703       699       706       688       731       728       721       687       690       670       669       697       698       731       741
dram[9]:        686       708       691       686       730       705       704       705       706       692       714       692       690       692       684       685
dram[10]:        722       713       704       703       700       724       698       719       671       715       670       710       693       701       675       694
dram[11]:        695       713       707       709       731       723       692       735       673       676       719       680       739       712       690       692
dram[12]:        718       722       671       695       741       708       731       720       699       690       674       683       689       678       702       713
dram[13]:        685       706       704       717       704       717       748       736       691       684      1402       728       678       686       697       725
dram[14]:        721       728       698       745       678       741       697       680       735       692       688       703       686       734       724       698
dram[15]:       1216      1162       724      1187       950      1227      1217      1208      1153       944      1443      1189       655      1186       852       844
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71136 n_nop=70211 n_act=145 n_pre=129 n_ref_event=0 n_req=657 n_rd=657 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009236
n_activity=24799 dram_eff=0.02649
bk0: 36a 68649i bk1: 39a 68245i bk2: 49a 68202i bk3: 47a 69278i bk4: 62a 67160i bk5: 58a 67919i bk6: 48a 68338i bk7: 52a 69142i bk8: 46a 68771i bk9: 41a 69059i bk10: 41a 69633i bk11: 40a 69384i bk12: 21a 70625i bk13: 19a 70019i bk14: 30a 69473i bk15: 28a 69444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779300
Row_Buffer_Locality_read = 0.779300
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.039887
Bank_Level_Parallism_Col = 1.619418
Bank_Level_Parallism_Ready = 1.063927
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477919 

BW Util details:
bwutil = 0.009236 
total_CMD = 71136 
util_bw = 657 
Wasted_Col = 11611 
Wasted_Row = 5131 
Idle = 53737 

BW Util Bottlenecks: 
RCDc_limit = 13872 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5975 
rwq = 0 
CCDLc_limit_alone = 5975 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71136 
n_nop = 70211 
Read = 657 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 145 
n_pre = 129 
n_ref = 0 
n_req = 657 
total_req = 657 

Dual Bus Interface Util: 
issued_total_row = 274 
issued_total_col = 657 
Row_Bus_Util =  0.003852 
CoL_Bus_Util = 0.009236 
Either_Row_CoL_Bus_Util = 0.013003 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.006486 
queue_avg = 0.492395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.492395
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71136 n_nop=70223 n_act=128 n_pre=112 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009672
n_activity=23424 dram_eff=0.02937
bk0: 45a 69343i bk1: 49a 69950i bk2: 48a 69184i bk3: 53a 68628i bk4: 56a 68302i bk5: 58a 67376i bk6: 40a 69730i bk7: 44a 69197i bk8: 39a 67798i bk9: 34a 68789i bk10: 25a 70370i bk11: 30a 70639i bk12: 36a 68967i bk13: 42a 69249i bk14: 44a 68906i bk15: 45a 69641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813953
Row_Buffer_Locality_read = 0.813953
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.055726
Bank_Level_Parallism_Col = 1.655496
Bank_Level_Parallism_Ready = 1.106105
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.396809 

BW Util details:
bwutil = 0.009672 
total_CMD = 71136 
util_bw = 688 
Wasted_Col = 10642 
Wasted_Row = 4623 
Idle = 55183 

BW Util Bottlenecks: 
RCDc_limit = 12151 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6498 
rwq = 0 
CCDLc_limit_alone = 6498 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71136 
n_nop = 70223 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 688 
Row_Bus_Util =  0.003374 
CoL_Bus_Util = 0.009672 
Either_Row_CoL_Bus_Util = 0.012835 
Issued_on_Two_Bus_Simul_Util = 0.000211 
issued_two_Eff = 0.016429 
queue_avg = 0.492803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.492803
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71136 n_nop=70285 n_act=121 n_pre=105 n_ref_event=0 n_req=629 n_rd=629 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008842
n_activity=22875 dram_eff=0.0275
bk0: 32a 69365i bk1: 35a 69038i bk2: 49a 68945i bk3: 44a 69402i bk4: 49a 68625i bk5: 47a 69641i bk6: 45a 68378i bk7: 46a 68068i bk8: 29a 70260i bk9: 33a 69732i bk10: 31a 70074i bk11: 26a 70278i bk12: 42a 70077i bk13: 40a 69183i bk14: 35a 69747i bk15: 46a 69069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807631
Row_Buffer_Locality_read = 0.807631
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.889281
Bank_Level_Parallism_Col = 1.533573
Bank_Level_Parallism_Ready = 1.060413
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.415032 

BW Util details:
bwutil = 0.008842 
total_CMD = 71136 
util_bw = 629 
Wasted_Col = 10538 
Wasted_Row = 4142 
Idle = 55827 

BW Util Bottlenecks: 
RCDc_limit = 11556 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5348 
rwq = 0 
CCDLc_limit_alone = 5348 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71136 
n_nop = 70285 
Read = 629 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 121 
n_pre = 105 
n_ref = 0 
n_req = 629 
total_req = 629 

Dual Bus Interface Util: 
issued_total_row = 226 
issued_total_col = 629 
Row_Bus_Util =  0.003177 
CoL_Bus_Util = 0.008842 
Either_Row_CoL_Bus_Util = 0.011963 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.004700 
queue_avg = 0.425101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.425101
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71136 n_nop=70285 n_act=138 n_pre=122 n_ref_event=0 n_req=597 n_rd=597 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008392
n_activity=23901 dram_eff=0.02498
bk0: 30a 69847i bk1: 26a 69939i bk2: 46a 67325i bk3: 42a 69239i bk4: 61a 67659i bk5: 53a 66510i bk6: 52a 67384i bk7: 55a 68213i bk8: 38a 68867i bk9: 39a 68721i bk10: 33a 70197i bk11: 34a 70618i bk12: 24a 70286i bk13: 20a 70063i bk14: 21a 70438i bk15: 23a 70366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768844
Row_Buffer_Locality_read = 0.768844
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.870430
Bank_Level_Parallism_Col = 1.480551
Bank_Level_Parallism_Ready = 1.056951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.356159 

BW Util details:
bwutil = 0.008392 
total_CMD = 71136 
util_bw = 597 
Wasted_Col = 11804 
Wasted_Row = 5296 
Idle = 53439 

BW Util Bottlenecks: 
RCDc_limit = 13223 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5120 
rwq = 0 
CCDLc_limit_alone = 5120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71136 
n_nop = 70285 
Read = 597 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 597 
total_req = 597 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 597 
Row_Bus_Util =  0.003655 
CoL_Bus_Util = 0.008392 
Either_Row_CoL_Bus_Util = 0.011963 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.007051 
queue_avg = 0.431104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.431104
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71136 n_nop=70239 n_act=139 n_pre=123 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009011
n_activity=23545 dram_eff=0.02722
bk0: 42a 68708i bk1: 38a 68846i bk2: 42a 69197i bk3: 43a 69040i bk4: 45a 68803i bk5: 46a 68553i bk6: 46a 68164i bk7: 47a 66661i bk8: 43a 68845i bk9: 46a 68374i bk10: 25a 70671i bk11: 23a 70726i bk12: 29a 70409i bk13: 30a 69998i bk14: 50a 67965i bk15: 46a 69199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783151
Row_Buffer_Locality_read = 0.783151
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.160050
Bank_Level_Parallism_Col = 1.631193
Bank_Level_Parallism_Ready = 1.082683
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432917 

BW Util details:
bwutil = 0.009011 
total_CMD = 71136 
util_bw = 641 
Wasted_Col = 11017 
Wasted_Row = 4387 
Idle = 55091 

BW Util Bottlenecks: 
RCDc_limit = 13274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5797 
rwq = 0 
CCDLc_limit_alone = 5797 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71136 
n_nop = 70239 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 641 
Row_Bus_Util =  0.003683 
CoL_Bus_Util = 0.009011 
Either_Row_CoL_Bus_Util = 0.012610 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.006689 
queue_avg = 0.506930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.50693
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71136 n_nop=70199 n_act=147 n_pre=131 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00939
n_activity=23021 dram_eff=0.02902
bk0: 57a 68277i bk1: 54a 68383i bk2: 38a 69227i bk3: 39a 67855i bk4: 52a 68314i bk5: 52a 68571i bk6: 54a 67706i bk7: 51a 68292i bk8: 58a 68381i bk9: 54a 68250i bk10: 28a 70615i bk11: 31a 70435i bk12: 18a 70862i bk13: 20a 70943i bk14: 31a 67990i bk15: 31a 70363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779940
Row_Buffer_Locality_read = 0.779940
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.969862
Bank_Level_Parallism_Col = 1.525479
Bank_Level_Parallism_Ready = 1.041916
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.412681 

BW Util details:
bwutil = 0.009390 
total_CMD = 71136 
util_bw = 668 
Wasted_Col = 12163 
Wasted_Row = 4622 
Idle = 53683 

BW Util Bottlenecks: 
RCDc_limit = 14025 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5341 
rwq = 0 
CCDLc_limit_alone = 5341 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71136 
n_nop = 70199 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 147 
n_pre = 131 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 278 
issued_total_col = 668 
Row_Bus_Util =  0.003908 
CoL_Bus_Util = 0.009390 
Either_Row_CoL_Bus_Util = 0.013172 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.009605 
queue_avg = 0.398279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.398279
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71136 n_nop=70254 n_act=133 n_pre=117 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009011
n_activity=23386 dram_eff=0.02741
bk0: 37a 69033i bk1: 41a 68838i bk2: 38a 68878i bk3: 36a 68706i bk4: 49a 68733i bk5: 52a 68790i bk6: 62a 68127i bk7: 63a 67453i bk8: 46a 68611i bk9: 44a 69265i bk10: 34a 70186i bk11: 28a 70411i bk12: 27a 70178i bk13: 21a 70293i bk14: 33a 69690i bk15: 30a 69315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792512
Row_Buffer_Locality_read = 0.792512
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.954865
Bank_Level_Parallism_Col = 1.568894
Bank_Level_Parallism_Ready = 1.081123
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.438963 

BW Util details:
bwutil = 0.009011 
total_CMD = 71136 
util_bw = 641 
Wasted_Col = 11255 
Wasted_Row = 4632 
Idle = 54608 

BW Util Bottlenecks: 
RCDc_limit = 12736 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5625 
rwq = 0 
CCDLc_limit_alone = 5625 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71136 
n_nop = 70254 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 133 
n_pre = 117 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 250 
issued_total_col = 641 
Row_Bus_Util =  0.003514 
CoL_Bus_Util = 0.009011 
Either_Row_CoL_Bus_Util = 0.012399 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.010204 
queue_avg = 0.514086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.514086
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71136 n_nop=70309 n_act=124 n_pre=108 n_ref_event=0 n_req=602 n_rd=602 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008463
n_activity=23839 dram_eff=0.02525
bk0: 25a 69302i bk1: 26a 69494i bk2: 36a 69093i bk3: 43a 69401i bk4: 44a 69176i bk5: 42a 69398i bk6: 58a 67776i bk7: 56a 68307i bk8: 39a 69102i bk9: 35a 70061i bk10: 24a 70675i bk11: 21a 70356i bk12: 29a 69468i bk13: 36a 69792i bk14: 46a 69056i bk15: 42a 68839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794020
Row_Buffer_Locality_read = 0.794020
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.817745
Bank_Level_Parallism_Col = 1.444923
Bank_Level_Parallism_Ready = 1.038206
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.344694 

BW Util details:
bwutil = 0.008463 
total_CMD = 71136 
util_bw = 602 
Wasted_Col = 10838 
Wasted_Row = 4779 
Idle = 54917 

BW Util Bottlenecks: 
RCDc_limit = 11925 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4368 
rwq = 0 
CCDLc_limit_alone = 4368 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71136 
n_nop = 70309 
Read = 602 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 124 
n_pre = 108 
n_ref = 0 
n_req = 602 
total_req = 602 

Dual Bus Interface Util: 
issued_total_row = 232 
issued_total_col = 602 
Row_Bus_Util =  0.003261 
CoL_Bus_Util = 0.008463 
Either_Row_CoL_Bus_Util = 0.011626 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.008464 
queue_avg = 0.402609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.402609
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71136 n_nop=70292 n_act=126 n_pre=110 n_ref_event=0 n_req=620 n_rd=620 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008716
n_activity=22581 dram_eff=0.02746
bk0: 29a 69456i bk1: 30a 70167i bk2: 44a 68475i bk3: 46a 68987i bk4: 53a 68509i bk5: 51a 68115i bk6: 45a 67722i bk7: 46a 68375i bk8: 28a 70329i bk9: 37a 70633i bk10: 28a 70487i bk11: 27a 69885i bk12: 38a 69858i bk13: 38a 69450i bk14: 37a 69055i bk15: 43a 68364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796774
Row_Buffer_Locality_read = 0.796774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.105876
Bank_Level_Parallism_Col = 1.649178
Bank_Level_Parallism_Ready = 1.070968
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.481843 

BW Util details:
bwutil = 0.008716 
total_CMD = 71136 
util_bw = 620 
Wasted_Col = 9890 
Wasted_Row = 4177 
Idle = 56449 

BW Util Bottlenecks: 
RCDc_limit = 11969 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5233 
rwq = 0 
CCDLc_limit_alone = 5233 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71136 
n_nop = 70292 
Read = 620 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 126 
n_pre = 110 
n_ref = 0 
n_req = 620 
total_req = 620 

Dual Bus Interface Util: 
issued_total_row = 236 
issued_total_col = 620 
Row_Bus_Util =  0.003318 
CoL_Bus_Util = 0.008716 
Either_Row_CoL_Bus_Util = 0.011865 
Issued_on_Two_Bus_Simul_Util = 0.000169 
issued_two_Eff = 0.014218 
queue_avg = 0.439398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.439398
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71136 n_nop=70262 n_act=135 n_pre=119 n_ref_event=0 n_req=627 n_rd=627 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008814
n_activity=23913 dram_eff=0.02622
bk0: 30a 69822i bk1: 33a 68311i bk2: 51a 68669i bk3: 43a 68467i bk4: 56a 68562i bk5: 51a 68132i bk6: 55a 68803i bk7: 52a 67664i bk8: 33a 69121i bk9: 38a 69061i bk10: 49a 68686i bk11: 46a 69689i bk12: 24a 69996i bk13: 22a 70096i bk14: 21a 70507i bk15: 23a 70045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784689
Row_Buffer_Locality_read = 0.784689
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.915021
Bank_Level_Parallism_Col = 1.567073
Bank_Level_Parallism_Ready = 1.081340
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.421066 

BW Util details:
bwutil = 0.008814 
total_CMD = 71136 
util_bw = 627 
Wasted_Col = 11406 
Wasted_Row = 5289 
Idle = 53814 

BW Util Bottlenecks: 
RCDc_limit = 12953 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5778 
rwq = 0 
CCDLc_limit_alone = 5778 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71136 
n_nop = 70262 
Read = 627 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 135 
n_pre = 119 
n_ref = 0 
n_req = 627 
total_req = 627 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 627 
Row_Bus_Util =  0.003571 
CoL_Bus_Util = 0.008814 
Either_Row_CoL_Bus_Util = 0.012286 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.008009 
queue_avg = 0.492156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.492156
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71136 n_nop=70233 n_act=144 n_pre=128 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009011
n_activity=22479 dram_eff=0.02852
bk0: 45a 69128i bk1: 32a 68336i bk2: 46a 68162i bk3: 42a 68697i bk4: 63a 68008i bk5: 59a 67640i bk6: 47a 68846i bk7: 51a 68378i bk8: 43a 69236i bk9: 42a 67862i bk10: 32a 70674i bk11: 34a 69233i bk12: 23a 70020i bk13: 20a 70160i bk14: 31a 69865i bk15: 31a 70115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775351
Row_Buffer_Locality_read = 0.775351
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.046626
Bank_Level_Parallism_Col = 1.540037
Bank_Level_Parallism_Ready = 1.065523
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381985 

BW Util details:
bwutil = 0.009011 
total_CMD = 71136 
util_bw = 641 
Wasted_Col = 11819 
Wasted_Row = 4376 
Idle = 54300 

BW Util Bottlenecks: 
RCDc_limit = 13807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5627 
rwq = 0 
CCDLc_limit_alone = 5627 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71136 
n_nop = 70233 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 641 
Row_Bus_Util =  0.003824 
CoL_Bus_Util = 0.009011 
Either_Row_CoL_Bus_Util = 0.012694 
Issued_on_Two_Bus_Simul_Util = 0.000141 
issued_two_Eff = 0.011074 
queue_avg = 0.448521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.448521
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71136 n_nop=70237 n_act=135 n_pre=119 n_ref_event=0 n_req=649 n_rd=649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009123
n_activity=24534 dram_eff=0.02645
bk0: 39a 68823i bk1: 37a 69017i bk2: 48a 69003i bk3: 41a 69854i bk4: 55a 67347i bk5: 60a 68788i bk6: 39a 70113i bk7: 41a 68491i bk8: 39a 69397i bk9: 46a 68602i bk10: 25a 69954i bk11: 28a 69736i bk12: 32a 68733i bk13: 33a 69955i bk14: 43a 68374i bk15: 43a 69419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791988
Row_Buffer_Locality_read = 0.791988
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.871387
Bank_Level_Parallism_Col = 1.516847
Bank_Level_Parallism_Ready = 1.058552
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.402916 

BW Util details:
bwutil = 0.009123 
total_CMD = 71136 
util_bw = 649 
Wasted_Col = 11556 
Wasted_Row = 5546 
Idle = 53385 

BW Util Bottlenecks: 
RCDc_limit = 12939 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5260 
rwq = 0 
CCDLc_limit_alone = 5260 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71136 
n_nop = 70237 
Read = 649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 135 
n_pre = 119 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 649 
Row_Bus_Util =  0.003571 
CoL_Bus_Util = 0.009123 
Either_Row_CoL_Bus_Util = 0.012638 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.004449 
queue_avg = 0.516911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.516911
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71136 n_nop=70260 n_act=139 n_pre=123 n_ref_event=0 n_req=621 n_rd=621 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00873
n_activity=23028 dram_eff=0.02697
bk0: 36a 68611i bk1: 32a 68140i bk2: 30a 69413i bk3: 39a 69124i bk4: 46a 68632i bk5: 54a 67998i bk6: 63a 67860i bk7: 59a 67845i bk8: 46a 68984i bk9: 46a 69115i bk10: 31a 70264i bk11: 29a 70104i bk12: 25a 69926i bk13: 23a 70493i bk14: 31a 68605i bk15: 31a 69166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776167
Row_Buffer_Locality_read = 0.776167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.104952
Bank_Level_Parallism_Col = 1.621390
Bank_Level_Parallism_Ready = 1.066023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.446398 

BW Util details:
bwutil = 0.008730 
total_CMD = 71136 
util_bw = 621 
Wasted_Col = 11207 
Wasted_Row = 4570 
Idle = 54738 

BW Util Bottlenecks: 
RCDc_limit = 13274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5696 
rwq = 0 
CCDLc_limit_alone = 5696 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71136 
n_nop = 70260 
Read = 621 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 621 
total_req = 621 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 621 
Row_Bus_Util =  0.003683 
CoL_Bus_Util = 0.008730 
Either_Row_CoL_Bus_Util = 0.012314 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.007991 
queue_avg = 0.554417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.554417
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71136 n_nop=70285 n_act=120 n_pre=104 n_ref_event=0 n_req=635 n_rd=635 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008927
n_activity=22958 dram_eff=0.02766
bk0: 32a 69308i bk1: 35a 69291i bk2: 45a 69320i bk3: 45a 68952i bk4: 39a 69867i bk5: 44a 69216i bk6: 60a 68149i bk7: 56a 66398i bk8: 33a 69837i bk9: 31a 70095i bk10: 36a 69598i bk11: 31a 69618i bk12: 34a 70200i bk13: 31a 70696i bk14: 38a 69996i bk15: 45a 68350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811024
Row_Buffer_Locality_read = 0.811024
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.965447
Bank_Level_Parallism_Col = 1.566795
Bank_Level_Parallism_Ready = 1.105512
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.370587 

BW Util details:
bwutil = 0.008927 
total_CMD = 71136 
util_bw = 635 
Wasted_Col = 10547 
Wasted_Row = 4041 
Idle = 55913 

BW Util Bottlenecks: 
RCDc_limit = 11462 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5906 
rwq = 0 
CCDLc_limit_alone = 5906 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71136 
n_nop = 70285 
Read = 635 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 635 
total_req = 635 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 635 
Row_Bus_Util =  0.003149 
CoL_Bus_Util = 0.008927 
Either_Row_CoL_Bus_Util = 0.011963 
Issued_on_Two_Bus_Simul_Util = 0.000112 
issued_two_Eff = 0.009401 
queue_avg = 0.469664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.469664
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71136 n_nop=70219 n_act=141 n_pre=125 n_ref_event=0 n_req=658 n_rd=658 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00925
n_activity=23221 dram_eff=0.02834
bk0: 47a 67627i bk1: 51a 69171i bk2: 43a 69512i bk3: 46a 67608i bk4: 42a 69146i bk5: 43a 68497i bk6: 49a 68089i bk7: 46a 69208i bk8: 43a 68518i bk9: 39a 69114i bk10: 21a 70815i bk11: 22a 70684i bk12: 30a 69933i bk13: 38a 68896i bk14: 52a 68909i bk15: 46a 68326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785714
Row_Buffer_Locality_read = 0.785714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.003976
Bank_Level_Parallism_Col = 1.618564
Bank_Level_Parallism_Ready = 1.057751
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.421324 

BW Util details:
bwutil = 0.009250 
total_CMD = 71136 
util_bw = 658 
Wasted_Col = 11206 
Wasted_Row = 5492 
Idle = 53780 

BW Util Bottlenecks: 
RCDc_limit = 13472 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6145 
rwq = 0 
CCDLc_limit_alone = 6145 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71136 
n_nop = 70219 
Read = 658 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 658 
total_req = 658 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 658 
Row_Bus_Util =  0.003739 
CoL_Bus_Util = 0.009250 
Either_Row_CoL_Bus_Util = 0.012891 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.007634 
queue_avg = 0.501153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.501153
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71136 n_nop=70231 n_act=141 n_pre=125 n_ref_event=0 n_req=652 n_rd=652 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009166
n_activity=24808 dram_eff=0.02628
bk0: 47a 68055i bk1: 48a 68540i bk2: 41a 69103i bk3: 36a 69407i bk4: 53a 68240i bk5: 55a 67982i bk6: 56a 67983i bk7: 53a 67626i bk8: 55a 68685i bk9: 56a 68555i bk10: 28a 70558i bk11: 27a 70236i bk12: 18a 70973i bk13: 18a 70927i bk14: 34a 68522i bk15: 27a 69498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783742
Row_Buffer_Locality_read = 0.783742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855854
Bank_Level_Parallism_Col = 1.470382
Bank_Level_Parallism_Ready = 1.041411
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.379380 

BW Util details:
bwutil = 0.009166 
total_CMD = 71136 
util_bw = 652 
Wasted_Col = 12220 
Wasted_Row = 5415 
Idle = 52849 

BW Util Bottlenecks: 
RCDc_limit = 13503 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5291 
rwq = 0 
CCDLc_limit_alone = 5291 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71136 
n_nop = 70231 
Read = 652 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 652 
total_req = 652 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 652 
Row_Bus_Util =  0.003739 
CoL_Bus_Util = 0.009166 
Either_Row_CoL_Bus_Util = 0.012722 
Issued_on_Two_Bus_Simul_Util = 0.000183 
issued_two_Eff = 0.014365 
queue_avg = 0.534961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.534961

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1256, Miss = 851, Miss_rate = 0.678, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[1]: Access = 1228, Miss = 845, Miss_rate = 0.688, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[2]: Access = 1297, Miss = 861, Miss_rate = 0.664, Pending_hits = 51, Reservation_fails = 1577
L2_cache_bank[3]: Access = 1247, Miss = 864, Miss_rate = 0.693, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[4]: Access = 1171, Miss = 831, Miss_rate = 0.710, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[5]: Access = 1262, Miss = 838, Miss_rate = 0.664, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[6]: Access = 1215, Miss = 837, Miss_rate = 0.689, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 1171, Miss = 807, Miss_rate = 0.689, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[8]: Access = 1259, Miss = 853, Miss_rate = 0.678, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[9]: Access = 1215, Miss = 840, Miss_rate = 0.691, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[10]: Access = 1282, Miss = 861, Miss_rate = 0.672, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[11]: Access = 1253, Miss = 861, Miss_rate = 0.687, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[12]: Access = 1219, Miss = 831, Miss_rate = 0.682, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[13]: Access = 1244, Miss = 856, Miss_rate = 0.688, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[14]: Access = 1198, Miss = 837, Miss_rate = 0.699, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[15]: Access = 1195, Miss = 819, Miss_rate = 0.685, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[16]: Access = 1188, Miss = 823, Miss_rate = 0.693, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[17]: Access = 1247, Miss = 835, Miss_rate = 0.670, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[18]: Access = 1199, Miss = 838, Miss_rate = 0.699, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 1205, Miss = 833, Miss_rate = 0.691, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[20]: Access = 1245, Miss = 835, Miss_rate = 0.671, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[21]: Access = 1225, Miss = 844, Miss_rate = 0.689, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[22]: Access = 1271, Miss = 841, Miss_rate = 0.662, Pending_hits = 42, Reservation_fails = 390
L2_cache_bank[23]: Access = 1232, Miss = 847, Miss_rate = 0.688, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[24]: Access = 1203, Miss = 830, Miss_rate = 0.690, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[25]: Access = 1204, Miss = 829, Miss_rate = 0.689, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[26]: Access = 1223, Miss = 844, Miss_rate = 0.690, Pending_hits = 51, Reservation_fails = 797
L2_cache_bank[27]: Access = 1210, Miss = 830, Miss_rate = 0.686, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[28]: Access = 1262, Miss = 850, Miss_rate = 0.674, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[29]: Access = 1214, Miss = 848, Miss_rate = 0.699, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[30]: Access = 1269, Miss = 842, Miss_rate = 0.664, Pending_hits = 55, Reservation_fails = 1186
L2_cache_bank[31]: Access = 1232, Miss = 849, Miss_rate = 0.689, Pending_hits = 29, Reservation_fails = 0
L2_total_cache_accesses = 39341
L2_total_cache_misses = 26910
L2_total_cache_miss_rate = 0.6840
L2_total_cache_pending_hits = 1282
L2_total_cache_reservation_fails = 3950
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3950
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1282
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3950
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=39341
icnt_total_pkts_simt_to_mem=39341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39341
Req_Network_cycles = 12194
Req_Network_injected_packets_per_cycle =       3.2263 
Req_Network_conflicts_per_cycle =       0.8795
Req_Network_conflicts_per_cycle_util =       1.9679
Req_Bank_Level_Parallism =       7.2185
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1315
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1663

Reply_Network_injected_packets_num = 39341
Reply_Network_cycles = 12194
Reply_Network_injected_packets_per_cycle =        3.2263
Reply_Network_conflicts_per_cycle =        1.2792
Reply_Network_conflicts_per_cycle_util =       2.9380
Reply_Bank_Level_Parallism =       7.4102
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1508
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0849
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 1311934 (inst/sec)
gpgpu_simulation_rate = 2438 (cycle/sec)
gpgpu_silicon_slowdown = 492206x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
