//
// Written by Synplify Pro 
// Product Version "N-2018.03M-SP1-1"
// Program "Synplify Pro", Mapper "mapact, Build 2461R"
// Sun Jan 26 01:38:45 2020
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_core.vhd "
// file 10 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_instruction_ram.vhd "
// file 11 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\nlconst.dat "
// file 12 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\designer\i2c_instruction_ram\synthesis.fdc "

`timescale 100 ps/100 ps
module I2C_Core (
  seq_state_cur_ns_0,
  mem_delay_cnt_5_iv_i_0,
  instr_bits_to_mem,
  data_bits_to_mem,
  data_to_mem_c,
  i2c_instruct_c,
  mem_delay_cnt_0,
  seq_state_cur,
  uSRAM_C_ADDR_sig_i_m2,
  adr_to_mem_c,
  seq_count_c,
  mem_to_bus_i_m2,
  uSRAM_A_DOUT_sig,
  uSRAM_B_DOUT_sig,
  mem_to_bus_c,
  status_sig_RNI3SH5_0,
  i2c_data_in_c,
  i2c_clk_div_in_c,
  i2c_status_out_c_0,
  i2c_data_out_c,
  N_74_i,
  N_73_i,
  seq_last_instr_4_iv_i,
  un1_seq_state_cur_4,
  N_131_i_1z,
  un1_mem_done_sig6_i_1z,
  uSRAM_C_BLK_sig,
  sequence_cnt_0_sqmuxa,
  un1_sequence_cnt_ac0_3_out,
  un1_seq_finished_sig_1_sqmuxa_0_a2_1z,
  i2c_write_d,
  mem_done_c,
  seq_write_0_sqmuxa,
  seq_state_cur_3_sqmuxa_0_a3_0_a2_1z,
  sequence_cnt_0_sqmuxa_0_a2_1_1z,
  seq_last_instr,
  N_207_i_1z,
  bus_active_c,
  bus_rw_instr_c,
  i2c_run,
  i2c_initiate_c,
  seq_enable,
  i2c_int_c,
  i2c_bus_busy_c,
  SDAI_c,
  SCLI_c,
  PCLK_c,
  RSTn_c,
  SCLO_sig_i,
  SDAO_sig_i
)
;
output seq_state_cur_ns_0 ;
output mem_delay_cnt_5_iv_i_0 ;
output [1:0] instr_bits_to_mem ;
output [7:0] data_bits_to_mem ;
input [7:0] data_to_mem_c ;
input [2:0] i2c_instruct_c ;
input mem_delay_cnt_0 ;
input [1:0] seq_state_cur ;
output [5:0] uSRAM_C_ADDR_sig_i_m2 ;
input [5:0] adr_to_mem_c ;
input [5:0] seq_count_c ;
output [1:0] mem_to_bus_i_m2 ;
input [9:0] uSRAM_A_DOUT_sig ;
input [9:0] uSRAM_B_DOUT_sig ;
output [7:2] mem_to_bus_c ;
output status_sig_RNI3SH5_0 ;
input [7:0] i2c_data_in_c ;
input [15:1] i2c_clk_div_in_c ;
output i2c_status_out_c_0 ;
output [7:0] i2c_data_out_c ;
output N_74_i ;
output N_73_i ;
output seq_last_instr_4_iv_i ;
output un1_seq_state_cur_4 ;
output N_131_i_1z ;
output un1_mem_done_sig6_i_1z ;
input uSRAM_C_BLK_sig ;
output sequence_cnt_0_sqmuxa ;
input un1_sequence_cnt_ac0_3_out ;
output un1_seq_finished_sig_1_sqmuxa_0_a2_1z ;
input i2c_write_d ;
input mem_done_c ;
output seq_write_0_sqmuxa ;
output seq_state_cur_3_sqmuxa_0_a3_0_a2_1z ;
output sequence_cnt_0_sqmuxa_0_a2_1_1z ;
input seq_last_instr ;
output N_207_i_1z ;
input bus_active_c ;
input bus_rw_instr_c ;
input i2c_run ;
input i2c_initiate_c ;
input seq_enable ;
output i2c_int_c ;
output i2c_bus_busy_c ;
input SDAI_c ;
input SCLI_c ;
input PCLK_c ;
input RSTn_c ;
output SCLO_sig_i ;
output SDAO_sig_i ;
wire seq_state_cur_ns_0 ;
wire mem_delay_cnt_5_iv_i_0 ;
wire mem_delay_cnt_0 ;
wire status_sig_RNI3SH5_0 ;
wire i2c_status_out_c_0 ;
wire N_74_i ;
wire N_73_i ;
wire seq_last_instr_4_iv_i ;
wire un1_seq_state_cur_4 ;
wire N_131_i_1z ;
wire un1_mem_done_sig6_i_1z ;
wire uSRAM_C_BLK_sig ;
wire sequence_cnt_0_sqmuxa ;
wire un1_sequence_cnt_ac0_3_out ;
wire un1_seq_finished_sig_1_sqmuxa_0_a2_1z ;
wire i2c_write_d ;
wire mem_done_c ;
wire seq_write_0_sqmuxa ;
wire seq_state_cur_3_sqmuxa_0_a3_0_a2_1z ;
wire sequence_cnt_0_sqmuxa_0_a2_1_1z ;
wire seq_last_instr ;
wire N_207_i_1z ;
wire bus_active_c ;
wire bus_rw_instr_c ;
wire i2c_run ;
wire i2c_initiate_c ;
wire seq_enable ;
wire i2c_int_c ;
wire i2c_bus_busy_c ;
wire SDAI_c ;
wire SCLI_c ;
wire PCLK_c ;
wire RSTn_c ;
wire SCLO_sig_i ;
wire SDAO_sig_i ;
wire [2:0] i2c_instr_reg_2_RNO;
wire [0:0] i2c_instruct_sig_iv_i_0;
wire [2:0] SDA_filt;
wire [1:0] SCLI_sig_history;
wire [1:0] SDAI_sig_history;
wire [2:0] bit_counter;
wire [1:1] bit_counter_7;
wire [2:0] SCL_filt;
wire [2:0] i2c_instr_reg;
wire [0:0] i2c_read_reg;
wire [0:0] i2c_read_reg_5;
wire [16:0] i2c_state_cur;
wire [1:1] status_sig_ns;
wire [13:0] i2c_state_cur_ns;
wire [15:0] i2c_clk_cnt;
wire [15:0] i2c_clk_cnt_s;
wire [13:1] un14_i2c_clk_cnt_a_4;
wire [14:1] un20_i2c_bus_ready_cnt_a_4;
wire [7:0] un14_i2c_clk_cnt_0_data_tmp;
wire [7:0] un20_i2c_bus_ready_cnt_0_data_tmp;
wire [14:0] i2c_clk_cnt_cry;
wire [14:0] i2c_clk_cnt_cry_Y;
wire [15:15] i2c_clk_cnt_s_FCO;
wire [15:15] i2c_clk_cnt_s_Y;
wire [5:5] i2c_state_cur_ns_i_i_a2_1_0;
wire [0:0] seq_state_cur_ns_0_0_0;
wire [0:0] status_sig_ns_i_0_a2_1_2;
wire [7:0] data_bits_to_mem_3_0_0;
wire [1:0] instr_bits_to_mem_3_0_0;
wire [1:1] seq_state_cur_ns_0_i_0;
wire [0:0] seq_state_cur_ns_0_0_1;
wire [0:0] status_sig_ns_i_0_0;
wire [1:1] status_sig_ns_0_0_0;
wire [0:0] i2c_state_cur_ns_0_0;
wire [13:13] i2c_state_cur_ns_0_1;
wire [0:0] status_sig_ns_i_0_1;
wire [5:5] i2c_state_cur_ns_i_i_0;
wire SDAO_sig_Z ;
wire SCLO_sig_Z ;
wire i2c_bus_ready_Z ;
wire i2c_bus_ready_i ;
wire state_handshake_Z ;
wire state_handshake_i_0 ;
wire N_384 ;
wire un40_i2c_state_cur_i_0 ;
wire N_385 ;
wire N_267 ;
wire N_268 ;
wire N_271 ;
wire GND ;
wire VCC ;
wire i2c_read_reg_299 ;
wire N_208 ;
wire N_209 ;
wire N_82 ;
wire N_191_i ;
wire un1_i2c_instr_reg_0_sqmuxa_0_a2_Z ;
wire N_219_i ;
wire N_92_i ;
wire i2c_clk_pulse_Z ;
wire un1_status_sig_2_0_0_Z ;
wire N_104 ;
wire N_98_i ;
wire i2c_bus_ready_1_sqmuxa_1_i_Z ;
wire SDAO_sig_6_iv_i ;
wire N_183_i ;
wire did_ack_Z ;
wire did_ack_4 ;
wire un1_i2c_state_cur_7_0_a3_0_a2_Z ;
wire un1_state_handshake_0_sqmuxa_0_0_Z ;
wire i2c_bus_ready_cnt_Z ;
wire N_94 ;
wire N_485_i ;
wire N_149_i ;
wire N_222_i ;
wire N_109 ;
wire N_111 ;
wire N_123 ;
wire initiate_last_Z ;
wire i2c_initiate_sig_i_m2_Z ;
wire SCL_mismatch_Z ;
wire SCL_mismatch_1 ;
wire i2c_clk_cnte ;
wire un14_i2c_clk_cnt_a_4_cry_0 ;
wire un14_i2c_clk_cnt_a_4_cry_0_S ;
wire un14_i2c_clk_cnt_a_4_cry_0_Y ;
wire un14_i2c_clk_cnt_a_4_cry_1 ;
wire un14_i2c_clk_cnt_a_4_cry_1_Y ;
wire un14_i2c_clk_cnt_a_4_cry_2 ;
wire un14_i2c_clk_cnt_a_4_cry_2_Y ;
wire un14_i2c_clk_cnt_a_4_cry_3 ;
wire un14_i2c_clk_cnt_a_4_cry_3_Y ;
wire un14_i2c_clk_cnt_a_4_cry_4 ;
wire un14_i2c_clk_cnt_a_4_cry_4_Y ;
wire un14_i2c_clk_cnt_a_4_cry_5 ;
wire un14_i2c_clk_cnt_a_4_cry_5_Y ;
wire un14_i2c_clk_cnt_a_4_cry_6 ;
wire un14_i2c_clk_cnt_a_4_cry_6_Y ;
wire un14_i2c_clk_cnt_a_4_cry_7 ;
wire un14_i2c_clk_cnt_a_4_cry_7_Y ;
wire un14_i2c_clk_cnt_a_4_cry_8 ;
wire un14_i2c_clk_cnt_a_4_cry_8_Y ;
wire un14_i2c_clk_cnt_a_4_cry_9 ;
wire un14_i2c_clk_cnt_a_4_cry_9_Y ;
wire un14_i2c_clk_cnt_a_4_cry_10 ;
wire un14_i2c_clk_cnt_a_4_cry_10_Y ;
wire un14_i2c_clk_cnt_a_4_cry_11 ;
wire un14_i2c_clk_cnt_a_4_cry_11_Y ;
wire un14_i2c_clk_cnt_a_4_cry_12 ;
wire un14_i2c_clk_cnt_a_4_cry_12_Y ;
wire un14_i2c_clk_cnt_a_4_cry_13 ;
wire un14_i2c_clk_cnt_a_4_cry_13_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_0 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_0_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_0_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_1 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_1_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_2 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_2_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_3 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_3_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_4 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_4_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_5 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_5_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_6 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_6_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_7 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_7_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_8 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_8_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_9 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_9_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_10 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_10_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_11 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_11_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_12 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_12_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_13 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_13_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_14 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_14_Y ;
wire un14_i2c_clk_cnt_a_4_cry_1_RNIVEGL_S ;
wire un14_i2c_clk_cnt_a_4_cry_1_RNIVEGL_Y ;
wire un14_i2c_clk_cnt_a_4_cry_2_RNIR5E21_S ;
wire un14_i2c_clk_cnt_a_4_cry_2_RNIR5E21_Y ;
wire un14_i2c_clk_cnt_a_4_cry_4_RNIV0CF1_S ;
wire un14_i2c_clk_cnt_a_4_cry_4_RNIV0CF1_Y ;
wire un14_i2c_clk_cnt_a_4_cry_6_RNIB0AS1_S ;
wire un14_i2c_clk_cnt_a_4_cry_6_RNIB0AS1_Y ;
wire un14_i2c_clk_cnt_a_4_cry_8_RNIV3892_S ;
wire un14_i2c_clk_cnt_a_4_cry_8_RNIV3892_Y ;
wire un14_i2c_clk_cnt_a_4_cry_10_RNINQMJ3_S ;
wire un14_i2c_clk_cnt_a_4_cry_10_RNINQMJ3_Y ;
wire un14_i2c_clk_cnt_a_4_cry_12_RNINL5U4_S ;
wire un14_i2c_clk_cnt_a_4_cry_12_RNINL5U4_Y ;
wire un14_i2c_clk_cnt_a_4_cry_13_RNILITP5_S ;
wire un14_i2c_clk_cnt_a_4_cry_13_RNILITP5_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_1_RNIV5QL_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_1_RNIV5QL_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_2_RNITCB31_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_2_RNITCB31_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_4_RNI3OSG1_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_4_RNI3OSG1_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_6_RNIH7EU1_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_6_RNIH7EU1_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_8_RNI7RVB2_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_8_RNI7RVB2_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_10_RNI14IA3_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_10_RNI14IA3_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_12_RNI3H494_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_12_RNI3H494_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_14_RNIC2N75_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_14_RNIC2N75_Y ;
wire i2c_clk_cnt_s_140_FCO ;
wire i2c_clk_cnt_s_140_S ;
wire i2c_clk_cnt_s_140_Y ;
wire un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z ;
wire un15_bit_to_sda_7_i_m2_0_1_0_co1 ;
wire un15_bit_to_sda_7_i_m2_0_1_wmux_0_S ;
wire N_249 ;
wire un15_bit_to_sda_7_i_m2_0_1_0_y0 ;
wire un15_bit_to_sda_7_i_m2_0_1_0_co0 ;
wire un15_bit_to_sda_7_i_m2_0_1_0_wmux_S ;
wire un15_bit_to_sda_7_i_m2_1_0_co1 ;
wire un15_bit_to_sda_7_i_m2_1_0_wmux_0_S ;
wire N_227 ;
wire un15_bit_to_sda_7_i_m2_1_0_y0 ;
wire un15_bit_to_sda_7_i_m2_1_0_co0 ;
wire un15_bit_to_sda_7_i_m2_1_0_wmux_S ;
wire un15_bit_to_sda_6_i_m2_2_1_wmux_3_FCO ;
wire un15_bit_to_sda_6_i_m2_2_1_wmux_3_S ;
wire N_272 ;
wire un15_bit_to_sda_6_i_m2_2_1_0_y1 ;
wire un15_bit_to_sda_6_i_m2_2_1_0_y3 ;
wire un15_bit_to_sda_6_i_m2_2_1_co1_0 ;
wire un15_bit_to_sda_6_i_m2_2_1_wmux_2_S ;
wire un15_bit_to_sda_6_i_m2_2_1_y0_0 ;
wire un15_bit_to_sda_6_i_m2_2_1_co0_0 ;
wire un15_bit_to_sda_6_i_m2_2_1_wmux_1_S ;
wire un15_bit_to_sda_6_i_m2_2_1_0_co1 ;
wire un15_bit_to_sda_6_i_m2_2_1_wmux_0_S ;
wire un15_bit_to_sda_6_i_m2_2_1_0_y0 ;
wire un15_bit_to_sda_6_i_m2_2_1_0_co0 ;
wire un15_bit_to_sda_6_i_m2_2_1_0_wmux_S ;
wire N_327_i ;
wire N_214 ;
wire N_200 ;
wire N_258_i ;
wire SDAO_sig_6_iv_i_1 ;
wire N_106_i ;
wire un2_bit_to_sda_i ;
wire N_242_i ;
wire un15_bit_to_sda_7_i_0_Z ;
wire status_sig_1_sqmuxa_i_o3_0_1_Z ;
wire N_203_i ;
wire un1_i2c_instr_reg_0_sqmuxa_0_a2_0 ;
wire un5_seq_enable_0_a2_1 ;
wire N_303_i ;
wire N_204 ;
wire N_192 ;
wire N_338 ;
wire N_191 ;
wire from_bus_Z ;
wire N_213 ;
wire N_335_1 ;
wire un1_i2c_state_cur_10_0_a3_0_0_a2_2_Z ;
wire N_257 ;
wire N_248 ;
wire N_321 ;
wire N_396 ;
wire N_259 ;
wire N_261 ;
wire N_86_i_Z ;
wire N_251 ;
wire N_230_i ;
wire un1_i2c_bus_ready_1_sqmuxa_1_i_0_Z ;
wire N_325 ;
wire N_351 ;
wire un5_seq_enable ;
wire N_362 ;
wire N_342 ;
wire N_355 ;
wire N_329 ;
wire N_360 ;
wire N_445 ;
wire N_223 ;
wire N_197 ;
wire N_340 ;
wire N_343_1 ;
wire N_353 ;
wire N_344 ;
wire N_309 ;
wire N_308 ;
wire N_307 ;
wire N_306 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
  CFG1 SDAO_sig_RNIC2C7 (
	.A(SDAO_sig_Z),
	.Y(SDAO_sig_i)
);
defparam SDAO_sig_RNIC2C7.INIT=2'h1;
  CFG1 SCLO_sig_RNIMJC4 (
	.A(SCLO_sig_Z),
	.Y(SCLO_sig_i)
);
defparam SCLO_sig_RNIMJC4.INIT=2'h1;
  CFG1 i2c_bus_ready_cnt_RNO (
	.A(i2c_bus_ready_Z),
	.Y(i2c_bus_ready_i)
);
defparam i2c_bus_ready_cnt_RNO.INIT=2'h1;
  CFG1 state_handshake_RNO (
	.A(state_handshake_Z),
	.Y(state_handshake_i_0)
);
defparam state_handshake_RNO.INIT=2'h1;
// @10:173
  CFG3 \i2c_instr_reg_2_RNO[2]  (
	.A(N_384),
	.B(un40_i2c_state_cur_i_0),
	.C(N_385),
	.Y(i2c_instr_reg_2_RNO[2])
);
defparam \i2c_instr_reg_2_RNO[2] .INIT=8'h01;
// @10:173
  CFG3 \i2c_instr_reg_2_RNO[1]  (
	.A(N_267),
	.B(un40_i2c_state_cur_i_0),
	.C(N_268),
	.Y(i2c_instr_reg_2_RNO[1])
);
defparam \i2c_instr_reg_2_RNO[1] .INIT=8'h32;
// @10:173
  CFG3 \i2c_instr_reg_2_RNO[0]  (
	.A(N_271),
	.B(i2c_instruct_sig_iv_i_0[0]),
	.C(un40_i2c_state_cur_i_0),
	.Y(i2c_instr_reg_2_RNO[0])
);
defparam \i2c_instr_reg_2_RNO[0] .INIT=8'h01;
// @9:136
  SLE \SDA_filt[1]  (
	.Q(SDA_filt[1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SDA_filt[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:136
  SLE \SDA_filt[2]  (
	.Q(SDA_filt[2]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SDA_filt[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_read_reg[5]  (
	.Q(i2c_data_out_c[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out_c[3]),
	.EN(i2c_read_reg_299),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_read_reg[6]  (
	.Q(i2c_data_out_c[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out_c[4]),
	.EN(i2c_read_reg_299),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_read_reg[7]  (
	.Q(i2c_data_out_c[6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out_c[5]),
	.EN(i2c_read_reg_299),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_read_reg[8]  (
	.Q(i2c_data_out_c[7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out_c[6]),
	.EN(i2c_read_reg_299),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:136
  SLE \SCLI_sig_history[0]  (
	.Q(SCLI_sig_history[0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_208),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:136
  SLE \SCLI_sig_history[1]  (
	.Q(SCLI_sig_history[1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SCLI_sig_history[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:136
  SLE \SDAI_sig_history[0]  (
	.Q(SDAI_sig_history[0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_209),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:136
  SLE \SDAI_sig_history[1]  (
	.Q(SDAI_sig_history[1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SDAI_sig_history[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \bit_counter[0]  (
	.Q(bit_counter[0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_82),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \bit_counter[1]  (
	.Q(bit_counter[1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(bit_counter_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \bit_counter[2]  (
	.Q(bit_counter[2]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_191_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:136
  SLE \SCL_filt[0]  (
	.Q(SCL_filt[0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SCLI_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:136
  SLE \SCL_filt[1]  (
	.Q(SCL_filt[1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SCL_filt[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:136
  SLE \SCL_filt[2]  (
	.Q(SCL_filt[2]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SCL_filt[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:136
  SLE \SDA_filt[0]  (
	.Q(SDA_filt[0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SDAI_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:173
  SLE \i2c_instr_reg_2[0]  (
	.Q(i2c_instr_reg[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(i2c_instr_reg_2_RNO[0]),
	.EN(un1_i2c_instr_reg_0_sqmuxa_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:173
  SLE \i2c_instr_reg_2[1]  (
	.Q(i2c_instr_reg[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(i2c_instr_reg_2_RNO[1]),
	.EN(un1_i2c_instr_reg_0_sqmuxa_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:173
  SLE \i2c_instr_reg_2[2]  (
	.Q(i2c_instr_reg[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(i2c_instr_reg_2_RNO[2]),
	.EN(un1_i2c_instr_reg_0_sqmuxa_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_read_reg[0]  (
	.Q(i2c_read_reg[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_read_reg_5[0]),
	.EN(N_219_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_read_reg[1]  (
	.Q(i2c_data_out_c[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_read_reg[0]),
	.EN(i2c_read_reg_299),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_read_reg[2]  (
	.Q(i2c_data_out_c[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out_c[0]),
	.EN(i2c_read_reg_299),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_read_reg[3]  (
	.Q(i2c_data_out_c[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out_c[1]),
	.EN(i2c_read_reg_299),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_read_reg[4]  (
	.Q(i2c_data_out_c[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out_c[2]),
	.EN(i2c_read_reg_299),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:179
  SLE i2c_bus_busy_sig (
	.Q(i2c_bus_busy_c),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SDAI_sig_history[1]),
	.EN(N_92_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE i2c_clk_pulse (
	.Q(i2c_clk_pulse_Z),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(un1_status_sig_2_0_0_Z),
	.EN(N_104),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE i2c_bus_ready (
	.Q(i2c_bus_ready_Z),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_98_i),
	.EN(i2c_bus_ready_1_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE SDAO_sig (
	.Q(SDAO_sig_Z),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SDAO_sig_6_iv_i),
	.EN(N_183_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE did_ack (
	.Q(did_ack_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(did_ack_4),
	.EN(i2c_state_cur[16]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE SCLO_sig (
	.Q(SCLO_sig_Z),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(un1_i2c_state_cur_7_0_a3_0_a2_Z),
	.EN(N_183_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE state_handshake (
	.Q(state_handshake_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(state_handshake_i_0),
	.EN(un1_state_handshake_0_sqmuxa_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:179
  SLE i2c_bus_ready_cnt (
	.Q(i2c_bus_ready_cnt_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_bus_ready_i),
	.EN(N_94),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \status_sig[0]  (
	.Q(i2c_status_out_c_0),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_485_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \status_sig[1]  (
	.Q(i2c_int_c),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(status_sig_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_state_cur[14]  (
	.Q(i2c_state_cur[14]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_149_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_state_cur[13]  (
	.Q(i2c_state_cur[13]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[14]),
	.EN(N_222_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_state_cur[12]  (
	.Q(i2c_state_cur[12]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[13]),
	.EN(N_222_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_state_cur[11]  (
	.Q(i2c_state_cur[11]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_109),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_state_cur[10]  (
	.Q(i2c_state_cur[10]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[11]),
	.EN(N_222_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_state_cur[9]  (
	.Q(i2c_state_cur[9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[10]),
	.EN(N_222_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_state_cur[8]  (
	.Q(i2c_state_cur[8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[9]),
	.EN(N_222_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_state_cur[7]  (
	.Q(i2c_state_cur[7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_111),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_state_cur[6]  (
	.Q(i2c_state_cur[6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[7]),
	.EN(N_222_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_state_cur[5]  (
	.Q(i2c_state_cur[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[6]),
	.EN(N_222_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_state_cur[4]  (
	.Q(i2c_state_cur[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[5]),
	.EN(N_222_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_state_cur[3]  (
	.Q(i2c_state_cur[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur_ns[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_state_cur[2]  (
	.Q(i2c_state_cur[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[3]),
	.EN(N_222_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_state_cur[1]  (
	.Q(i2c_state_cur[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[2]),
	.EN(N_222_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_state_cur[0]  (
	.Q(i2c_state_cur[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[1]),
	.EN(N_222_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_state_cur[16]  (
	.Q(i2c_state_cur[16]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE \i2c_state_cur[15]  (
	.Q(i2c_state_cur[15]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_123),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:287
  SLE initiate_last (
	.Q(initiate_last_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_initiate_sig_i_m2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE SCL_mismatch (
	.Q(SCL_mismatch_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SCL_mismatch_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE \i2c_clk_cnt[0]  (
	.Q(i2c_clk_cnt[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[0]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE \i2c_clk_cnt[1]  (
	.Q(i2c_clk_cnt[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[1]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE \i2c_clk_cnt[2]  (
	.Q(i2c_clk_cnt[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[2]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE \i2c_clk_cnt[3]  (
	.Q(i2c_clk_cnt[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[3]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE \i2c_clk_cnt[4]  (
	.Q(i2c_clk_cnt[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[4]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE \i2c_clk_cnt[5]  (
	.Q(i2c_clk_cnt[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[5]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE \i2c_clk_cnt[6]  (
	.Q(i2c_clk_cnt[6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[6]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE \i2c_clk_cnt[7]  (
	.Q(i2c_clk_cnt[7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[7]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE \i2c_clk_cnt[8]  (
	.Q(i2c_clk_cnt[8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[8]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE \i2c_clk_cnt[9]  (
	.Q(i2c_clk_cnt[9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[9]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE \i2c_clk_cnt[10]  (
	.Q(i2c_clk_cnt[10]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[10]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE \i2c_clk_cnt[11]  (
	.Q(i2c_clk_cnt[11]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[11]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE \i2c_clk_cnt[12]  (
	.Q(i2c_clk_cnt[12]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[12]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE \i2c_clk_cnt[13]  (
	.Q(i2c_clk_cnt[13]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[13]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE \i2c_clk_cnt[14]  (
	.Q(i2c_clk_cnt[14]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[14]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:242
  SLE \i2c_clk_cnt[15]  (
	.Q(i2c_clk_cnt[15]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[15]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_0  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_0),
	.S(un14_i2c_clk_cnt_a_4_cry_0_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_0_Y),
	.B(i2c_clk_div_in_c[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_0 .INIT=20'h65500;
// @9:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_1  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_1),
	.S(un14_i2c_clk_cnt_a_4[1]),
	.Y(un14_i2c_clk_cnt_a_4_cry_1_Y),
	.B(i2c_clk_div_in_c[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_0)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_1 .INIT=20'h65500;
// @9:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_2  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_2),
	.S(un14_i2c_clk_cnt_a_4[2]),
	.Y(un14_i2c_clk_cnt_a_4_cry_2_Y),
	.B(i2c_clk_div_in_c[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_1)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_2 .INIT=20'h65500;
// @9:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_3  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_3),
	.S(un14_i2c_clk_cnt_a_4[3]),
	.Y(un14_i2c_clk_cnt_a_4_cry_3_Y),
	.B(i2c_clk_div_in_c[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_2)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_3 .INIT=20'h65500;
// @9:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_4  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_4),
	.S(un14_i2c_clk_cnt_a_4[4]),
	.Y(un14_i2c_clk_cnt_a_4_cry_4_Y),
	.B(i2c_clk_div_in_c[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_3)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_4 .INIT=20'h65500;
// @9:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_5  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_5),
	.S(un14_i2c_clk_cnt_a_4[5]),
	.Y(un14_i2c_clk_cnt_a_4_cry_5_Y),
	.B(i2c_clk_div_in_c[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_4)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_5 .INIT=20'h65500;
// @9:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_6  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_6),
	.S(un14_i2c_clk_cnt_a_4[6]),
	.Y(un14_i2c_clk_cnt_a_4_cry_6_Y),
	.B(i2c_clk_div_in_c[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_5)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_6 .INIT=20'h65500;
// @9:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_7  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_7),
	.S(un14_i2c_clk_cnt_a_4[7]),
	.Y(un14_i2c_clk_cnt_a_4_cry_7_Y),
	.B(i2c_clk_div_in_c[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_6)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_7 .INIT=20'h65500;
// @9:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_8  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_8),
	.S(un14_i2c_clk_cnt_a_4[8]),
	.Y(un14_i2c_clk_cnt_a_4_cry_8_Y),
	.B(i2c_clk_div_in_c[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_7)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_8 .INIT=20'h65500;
// @9:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_9  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_9),
	.S(un14_i2c_clk_cnt_a_4[9]),
	.Y(un14_i2c_clk_cnt_a_4_cry_9_Y),
	.B(i2c_clk_div_in_c[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_8)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_9 .INIT=20'h65500;
// @9:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_10  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_10),
	.S(un14_i2c_clk_cnt_a_4[10]),
	.Y(un14_i2c_clk_cnt_a_4_cry_10_Y),
	.B(i2c_clk_div_in_c[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_9)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_10 .INIT=20'h65500;
// @9:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_11  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_11),
	.S(un14_i2c_clk_cnt_a_4[11]),
	.Y(un14_i2c_clk_cnt_a_4_cry_11_Y),
	.B(i2c_clk_div_in_c[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_10)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_11 .INIT=20'h65500;
// @9:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_12  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_12),
	.S(un14_i2c_clk_cnt_a_4[12]),
	.Y(un14_i2c_clk_cnt_a_4_cry_12_Y),
	.B(i2c_clk_div_in_c[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_11)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_12 .INIT=20'h65500;
// @9:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_13  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_13),
	.S(un14_i2c_clk_cnt_a_4[13]),
	.Y(un14_i2c_clk_cnt_a_4_cry_13_Y),
	.B(i2c_clk_div_in_c[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_12)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_13 .INIT=20'h65500;
// @9:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_0  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_0),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_0_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_0_Y),
	.B(i2c_clk_div_in_c[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_0 .INIT=20'h65500;
// @9:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_1  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_1),
	.S(un20_i2c_bus_ready_cnt_a_4[1]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_1_Y),
	.B(i2c_clk_div_in_c[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_0)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_1 .INIT=20'h65500;
// @9:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_2  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_2),
	.S(un20_i2c_bus_ready_cnt_a_4[2]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_2_Y),
	.B(i2c_clk_div_in_c[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_1)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_2 .INIT=20'h65500;
// @9:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_3  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_3),
	.S(un20_i2c_bus_ready_cnt_a_4[3]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_3_Y),
	.B(i2c_clk_div_in_c[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_2)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_3 .INIT=20'h65500;
// @9:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_4  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_4),
	.S(un20_i2c_bus_ready_cnt_a_4[4]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_4_Y),
	.B(i2c_clk_div_in_c[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_3)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_4 .INIT=20'h65500;
// @9:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_5  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_5),
	.S(un20_i2c_bus_ready_cnt_a_4[5]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_5_Y),
	.B(i2c_clk_div_in_c[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_4)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_5 .INIT=20'h65500;
// @9:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_6  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_6),
	.S(un20_i2c_bus_ready_cnt_a_4[6]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_6_Y),
	.B(i2c_clk_div_in_c[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_5)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_6 .INIT=20'h65500;
// @9:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_7  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_7),
	.S(un20_i2c_bus_ready_cnt_a_4[7]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_7_Y),
	.B(i2c_clk_div_in_c[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_6)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_7 .INIT=20'h65500;
// @9:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_8  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_8),
	.S(un20_i2c_bus_ready_cnt_a_4[8]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_8_Y),
	.B(i2c_clk_div_in_c[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_7)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_8 .INIT=20'h65500;
// @9:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_9  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_9),
	.S(un20_i2c_bus_ready_cnt_a_4[9]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_9_Y),
	.B(i2c_clk_div_in_c[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_8)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_9 .INIT=20'h65500;
// @9:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_10  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_10),
	.S(un20_i2c_bus_ready_cnt_a_4[10]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_10_Y),
	.B(i2c_clk_div_in_c[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_9)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_10 .INIT=20'h65500;
// @9:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_11  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_11),
	.S(un20_i2c_bus_ready_cnt_a_4[11]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_11_Y),
	.B(i2c_clk_div_in_c[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_10)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_11 .INIT=20'h65500;
// @9:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_12  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_12),
	.S(un20_i2c_bus_ready_cnt_a_4[12]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_12_Y),
	.B(i2c_clk_div_in_c[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_11)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_12 .INIT=20'h65500;
// @9:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_13  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_13),
	.S(un20_i2c_bus_ready_cnt_a_4[13]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_13_Y),
	.B(i2c_clk_div_in_c[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_12)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_13 .INIT=20'h65500;
// @9:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_14  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_14),
	.S(un20_i2c_bus_ready_cnt_a_4[14]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_14_Y),
	.B(i2c_clk_div_in_c[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_13)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_14 .INIT=20'h65500;
// @10:173
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_1_RNIVEGL  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[0]),
	.S(un14_i2c_clk_cnt_a_4_cry_1_RNIVEGL_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_1_RNIVEGL_Y),
	.B(i2c_clk_cnt[0]),
	.C(i2c_clk_cnt[1]),
	.D(un14_i2c_clk_cnt_a_4[1]),
	.A(i2c_clk_div_in_c[2]),
	.FCI(GND)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_1_RNIVEGL .INIT=20'h64182;
// @10:173
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_2_RNIR5E21  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[1]),
	.S(un14_i2c_clk_cnt_a_4_cry_2_RNIR5E21_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_2_RNIR5E21_Y),
	.B(i2c_clk_cnt[2]),
	.C(i2c_clk_cnt[3]),
	.D(un14_i2c_clk_cnt_a_4[2]),
	.A(un14_i2c_clk_cnt_a_4[3]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[0])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_2_RNIR5E21 .INIT=20'h68421;
// @10:173
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_4_RNIV0CF1  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[2]),
	.S(un14_i2c_clk_cnt_a_4_cry_4_RNIV0CF1_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_4_RNIV0CF1_Y),
	.B(i2c_clk_cnt[4]),
	.C(i2c_clk_cnt[5]),
	.D(un14_i2c_clk_cnt_a_4[4]),
	.A(un14_i2c_clk_cnt_a_4[5]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[1])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_4_RNIV0CF1 .INIT=20'h68421;
// @10:173
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_6_RNIB0AS1  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[3]),
	.S(un14_i2c_clk_cnt_a_4_cry_6_RNIB0AS1_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_6_RNIB0AS1_Y),
	.B(i2c_clk_cnt[6]),
	.C(i2c_clk_cnt[7]),
	.D(un14_i2c_clk_cnt_a_4[6]),
	.A(un14_i2c_clk_cnt_a_4[7]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[2])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_6_RNIB0AS1 .INIT=20'h68421;
// @10:173
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_8_RNIV3892  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[4]),
	.S(un14_i2c_clk_cnt_a_4_cry_8_RNIV3892_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_8_RNIV3892_Y),
	.B(i2c_clk_cnt[8]),
	.C(i2c_clk_cnt[9]),
	.D(un14_i2c_clk_cnt_a_4[8]),
	.A(un14_i2c_clk_cnt_a_4[9]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[3])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_8_RNIV3892 .INIT=20'h68421;
// @10:173
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_10_RNINQMJ3  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[5]),
	.S(un14_i2c_clk_cnt_a_4_cry_10_RNINQMJ3_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_10_RNINQMJ3_Y),
	.B(i2c_clk_cnt[10]),
	.C(i2c_clk_cnt[11]),
	.D(un14_i2c_clk_cnt_a_4[10]),
	.A(un14_i2c_clk_cnt_a_4[11]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[4])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_10_RNINQMJ3 .INIT=20'h68421;
// @10:173
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_12_RNINL5U4  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[6]),
	.S(un14_i2c_clk_cnt_a_4_cry_12_RNINL5U4_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_12_RNINL5U4_Y),
	.B(i2c_clk_cnt[12]),
	.C(i2c_clk_cnt[13]),
	.D(un14_i2c_clk_cnt_a_4[12]),
	.A(un14_i2c_clk_cnt_a_4[13]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[5])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_12_RNINL5U4 .INIT=20'h68421;
// @10:173
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_13_RNILITP5  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[7]),
	.S(un14_i2c_clk_cnt_a_4_cry_13_RNILITP5_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_13_RNILITP5_Y),
	.B(i2c_clk_cnt[14]),
	.C(i2c_clk_cnt[15]),
	.D(un14_i2c_clk_cnt_a_4_cry_13),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[6])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_13_RNILITP5 .INIT=20'h61800;
// @10:173
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_1_RNIV5QL  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[0]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_1_RNIV5QL_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_1_RNIV5QL_Y),
	.B(i2c_clk_cnt[0]),
	.C(i2c_clk_cnt[1]),
	.D(un20_i2c_bus_ready_cnt_a_4[1]),
	.A(i2c_clk_div_in_c[1]),
	.FCI(GND)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_1_RNIV5QL .INIT=20'h64182;
// @10:173
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_2_RNITCB31  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[1]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_2_RNITCB31_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_2_RNITCB31_Y),
	.B(i2c_clk_cnt[2]),
	.C(i2c_clk_cnt[3]),
	.D(un20_i2c_bus_ready_cnt_a_4[2]),
	.A(un20_i2c_bus_ready_cnt_a_4[3]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[0])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_2_RNITCB31 .INIT=20'h68421;
// @10:173
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_4_RNI3OSG1  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[2]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_4_RNI3OSG1_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_4_RNI3OSG1_Y),
	.B(i2c_clk_cnt[4]),
	.C(i2c_clk_cnt[5]),
	.D(un20_i2c_bus_ready_cnt_a_4[4]),
	.A(un20_i2c_bus_ready_cnt_a_4[5]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[1])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_4_RNI3OSG1 .INIT=20'h68421;
// @10:173
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_6_RNIH7EU1  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[3]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_6_RNIH7EU1_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_6_RNIH7EU1_Y),
	.B(i2c_clk_cnt[6]),
	.C(i2c_clk_cnt[7]),
	.D(un20_i2c_bus_ready_cnt_a_4[6]),
	.A(un20_i2c_bus_ready_cnt_a_4[7]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[2])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_6_RNIH7EU1 .INIT=20'h68421;
// @10:173
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_8_RNI7RVB2  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[4]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_8_RNI7RVB2_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_8_RNI7RVB2_Y),
	.B(i2c_clk_cnt[8]),
	.C(i2c_clk_cnt[9]),
	.D(un20_i2c_bus_ready_cnt_a_4[8]),
	.A(un20_i2c_bus_ready_cnt_a_4[9]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[3])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_8_RNI7RVB2 .INIT=20'h68421;
// @10:173
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_10_RNI14IA3  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[5]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_10_RNI14IA3_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_10_RNI14IA3_Y),
	.B(i2c_clk_cnt[10]),
	.C(i2c_clk_cnt[11]),
	.D(un20_i2c_bus_ready_cnt_a_4[10]),
	.A(un20_i2c_bus_ready_cnt_a_4[11]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[4])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_10_RNI14IA3 .INIT=20'h68421;
// @10:173
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_12_RNI3H494  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[6]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_12_RNI3H494_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_12_RNI3H494_Y),
	.B(i2c_clk_cnt[12]),
	.C(i2c_clk_cnt[13]),
	.D(un20_i2c_bus_ready_cnt_a_4[12]),
	.A(un20_i2c_bus_ready_cnt_a_4[13]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[5])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_12_RNI3H494 .INIT=20'h68421;
// @10:173
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_14_RNIC2N75  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[7]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_14_RNIC2N75_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_14_RNIC2N75_Y),
	.B(un20_i2c_bus_ready_cnt_a_4[14]),
	.C(i2c_clk_cnt[15]),
	.D(i2c_clk_cnt[14]),
	.A(un20_i2c_bus_ready_cnt_a_4_cry_14),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[6])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_14_RNIC2N75 .INIT=20'h62184;
// @9:242
  ARI1 i2c_clk_cnt_s_140 (
	.FCO(i2c_clk_cnt_s_140_FCO),
	.S(i2c_clk_cnt_s_140_S),
	.Y(i2c_clk_cnt_s_140_Y),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam i2c_clk_cnt_s_140.INIT=20'h4AA00;
// @9:242
  ARI1 \i2c_clk_cnt_cry[0]  (
	.FCO(i2c_clk_cnt_cry[0]),
	.S(i2c_clk_cnt_s[0]),
	.Y(i2c_clk_cnt_cry_Y[0]),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(i2c_clk_cnt[0]),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_s_140_FCO)
);
defparam \i2c_clk_cnt_cry[0] .INIT=20'h48800;
// @9:242
  ARI1 \i2c_clk_cnt_cry[1]  (
	.FCO(i2c_clk_cnt_cry[1]),
	.S(i2c_clk_cnt_s[1]),
	.Y(i2c_clk_cnt_cry_Y[1]),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(i2c_clk_cnt[1]),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[0])
);
defparam \i2c_clk_cnt_cry[1] .INIT=20'h48800;
// @9:242
  ARI1 \i2c_clk_cnt_cry[2]  (
	.FCO(i2c_clk_cnt_cry[2]),
	.S(i2c_clk_cnt_s[2]),
	.Y(i2c_clk_cnt_cry_Y[2]),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(i2c_clk_cnt[2]),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[1])
);
defparam \i2c_clk_cnt_cry[2] .INIT=20'h48800;
// @9:242
  ARI1 \i2c_clk_cnt_cry[3]  (
	.FCO(i2c_clk_cnt_cry[3]),
	.S(i2c_clk_cnt_s[3]),
	.Y(i2c_clk_cnt_cry_Y[3]),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(i2c_clk_cnt[3]),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[2])
);
defparam \i2c_clk_cnt_cry[3] .INIT=20'h48800;
// @9:242
  ARI1 \i2c_clk_cnt_cry[4]  (
	.FCO(i2c_clk_cnt_cry[4]),
	.S(i2c_clk_cnt_s[4]),
	.Y(i2c_clk_cnt_cry_Y[4]),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(i2c_clk_cnt[4]),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[3])
);
defparam \i2c_clk_cnt_cry[4] .INIT=20'h48800;
// @9:242
  ARI1 \i2c_clk_cnt_cry[5]  (
	.FCO(i2c_clk_cnt_cry[5]),
	.S(i2c_clk_cnt_s[5]),
	.Y(i2c_clk_cnt_cry_Y[5]),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(i2c_clk_cnt[5]),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[4])
);
defparam \i2c_clk_cnt_cry[5] .INIT=20'h48800;
// @9:242
  ARI1 \i2c_clk_cnt_cry[6]  (
	.FCO(i2c_clk_cnt_cry[6]),
	.S(i2c_clk_cnt_s[6]),
	.Y(i2c_clk_cnt_cry_Y[6]),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(i2c_clk_cnt[6]),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[5])
);
defparam \i2c_clk_cnt_cry[6] .INIT=20'h48800;
// @9:242
  ARI1 \i2c_clk_cnt_cry[7]  (
	.FCO(i2c_clk_cnt_cry[7]),
	.S(i2c_clk_cnt_s[7]),
	.Y(i2c_clk_cnt_cry_Y[7]),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(i2c_clk_cnt[7]),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[6])
);
defparam \i2c_clk_cnt_cry[7] .INIT=20'h48800;
// @9:242
  ARI1 \i2c_clk_cnt_cry[8]  (
	.FCO(i2c_clk_cnt_cry[8]),
	.S(i2c_clk_cnt_s[8]),
	.Y(i2c_clk_cnt_cry_Y[8]),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(i2c_clk_cnt[8]),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[7])
);
defparam \i2c_clk_cnt_cry[8] .INIT=20'h48800;
// @9:242
  ARI1 \i2c_clk_cnt_cry[9]  (
	.FCO(i2c_clk_cnt_cry[9]),
	.S(i2c_clk_cnt_s[9]),
	.Y(i2c_clk_cnt_cry_Y[9]),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(i2c_clk_cnt[9]),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[8])
);
defparam \i2c_clk_cnt_cry[9] .INIT=20'h48800;
// @9:242
  ARI1 \i2c_clk_cnt_cry[10]  (
	.FCO(i2c_clk_cnt_cry[10]),
	.S(i2c_clk_cnt_s[10]),
	.Y(i2c_clk_cnt_cry_Y[10]),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(i2c_clk_cnt[10]),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[9])
);
defparam \i2c_clk_cnt_cry[10] .INIT=20'h48800;
// @9:242
  ARI1 \i2c_clk_cnt_cry[11]  (
	.FCO(i2c_clk_cnt_cry[11]),
	.S(i2c_clk_cnt_s[11]),
	.Y(i2c_clk_cnt_cry_Y[11]),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(i2c_clk_cnt[11]),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[10])
);
defparam \i2c_clk_cnt_cry[11] .INIT=20'h48800;
// @9:242
  ARI1 \i2c_clk_cnt_cry[12]  (
	.FCO(i2c_clk_cnt_cry[12]),
	.S(i2c_clk_cnt_s[12]),
	.Y(i2c_clk_cnt_cry_Y[12]),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(i2c_clk_cnt[12]),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[11])
);
defparam \i2c_clk_cnt_cry[12] .INIT=20'h48800;
// @9:242
  ARI1 \i2c_clk_cnt_cry[13]  (
	.FCO(i2c_clk_cnt_cry[13]),
	.S(i2c_clk_cnt_s[13]),
	.Y(i2c_clk_cnt_cry_Y[13]),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(i2c_clk_cnt[13]),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[12])
);
defparam \i2c_clk_cnt_cry[13] .INIT=20'h48800;
// @9:242
  ARI1 \i2c_clk_cnt_s[15]  (
	.FCO(i2c_clk_cnt_s_FCO[15]),
	.S(i2c_clk_cnt_s[15]),
	.Y(i2c_clk_cnt_s_Y[15]),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(i2c_clk_cnt[15]),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[14])
);
defparam \i2c_clk_cnt_s[15] .INIT=20'h48800;
// @9:242
  ARI1 \i2c_clk_cnt_cry[14]  (
	.FCO(i2c_clk_cnt_cry[14]),
	.S(i2c_clk_cnt_s[14]),
	.Y(i2c_clk_cnt_cry_Y[14]),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(i2c_clk_cnt[14]),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[13])
);
defparam \i2c_clk_cnt_cry[14] .INIT=20'h48800;
// @9:455
  ARI1 un15_bit_to_sda_7_i_m2_0_1_wmux_0 (
	.FCO(un15_bit_to_sda_7_i_m2_0_1_0_co1),
	.S(un15_bit_to_sda_7_i_m2_0_1_wmux_0_S),
	.Y(N_249),
	.B(bit_counter[0]),
	.C(i2c_data_in_c[1]),
	.D(uSRAM_B_DOUT_sig[1]),
	.A(un15_bit_to_sda_7_i_m2_0_1_0_y0),
	.FCI(un15_bit_to_sda_7_i_m2_0_1_0_co0)
);
defparam un15_bit_to_sda_7_i_m2_0_1_wmux_0.INIT=20'h0F588;
// @9:455
  ARI1 un15_bit_to_sda_7_i_m2_0_1_0_wmux (
	.FCO(un15_bit_to_sda_7_i_m2_0_1_0_co0),
	.S(un15_bit_to_sda_7_i_m2_0_1_0_wmux_S),
	.Y(un15_bit_to_sda_7_i_m2_0_1_0_y0),
	.B(bit_counter[0]),
	.C(i2c_data_in_c[0]),
	.D(uSRAM_B_DOUT_sig[0]),
	.A(seq_enable),
	.FCI(VCC)
);
defparam un15_bit_to_sda_7_i_m2_0_1_0_wmux.INIT=20'h0FA44;
// @9:455
  ARI1 un15_bit_to_sda_7_i_m2_1_0_wmux_0 (
	.FCO(un15_bit_to_sda_7_i_m2_1_0_co1),
	.S(un15_bit_to_sda_7_i_m2_1_0_wmux_0_S),
	.Y(N_227),
	.B(bit_counter[0]),
	.C(i2c_data_in_c[3]),
	.D(uSRAM_B_DOUT_sig[3]),
	.A(un15_bit_to_sda_7_i_m2_1_0_y0),
	.FCI(un15_bit_to_sda_7_i_m2_1_0_co0)
);
defparam un15_bit_to_sda_7_i_m2_1_0_wmux_0.INIT=20'h0F588;
// @9:455
  ARI1 un15_bit_to_sda_7_i_m2_1_0_wmux (
	.FCO(un15_bit_to_sda_7_i_m2_1_0_co0),
	.S(un15_bit_to_sda_7_i_m2_1_0_wmux_S),
	.Y(un15_bit_to_sda_7_i_m2_1_0_y0),
	.B(bit_counter[0]),
	.C(i2c_data_in_c[2]),
	.D(uSRAM_B_DOUT_sig[2]),
	.A(seq_enable),
	.FCI(VCC)
);
defparam un15_bit_to_sda_7_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 un15_bit_to_sda_6_i_m2_2_1_wmux_3 (
	.FCO(un15_bit_to_sda_6_i_m2_2_1_wmux_3_FCO),
	.S(un15_bit_to_sda_6_i_m2_2_1_wmux_3_S),
	.Y(N_272),
	.B(un15_bit_to_sda_6_i_m2_2_1_0_y1),
	.C(bit_counter[0]),
	.D(VCC),
	.A(un15_bit_to_sda_6_i_m2_2_1_0_y3),
	.FCI(un15_bit_to_sda_6_i_m2_2_1_co1_0)
);
defparam un15_bit_to_sda_6_i_m2_2_1_wmux_3.INIT=20'h0EC2C;
  ARI1 un15_bit_to_sda_6_i_m2_2_1_wmux_2 (
	.FCO(un15_bit_to_sda_6_i_m2_2_1_co1_0),
	.S(un15_bit_to_sda_6_i_m2_2_1_wmux_2_S),
	.Y(un15_bit_to_sda_6_i_m2_2_1_0_y3),
	.B(bit_counter[1]),
	.C(i2c_data_in_c[7]),
	.D(uSRAM_B_DOUT_sig[7]),
	.A(un15_bit_to_sda_6_i_m2_2_1_y0_0),
	.FCI(un15_bit_to_sda_6_i_m2_2_1_co0_0)
);
defparam un15_bit_to_sda_6_i_m2_2_1_wmux_2.INIT=20'h0F588;
  ARI1 un15_bit_to_sda_6_i_m2_2_1_wmux_1 (
	.FCO(un15_bit_to_sda_6_i_m2_2_1_co0_0),
	.S(un15_bit_to_sda_6_i_m2_2_1_wmux_1_S),
	.Y(un15_bit_to_sda_6_i_m2_2_1_y0_0),
	.B(bit_counter[1]),
	.C(i2c_data_in_c[5]),
	.D(uSRAM_B_DOUT_sig[5]),
	.A(seq_enable),
	.FCI(un15_bit_to_sda_6_i_m2_2_1_0_co1)
);
defparam un15_bit_to_sda_6_i_m2_2_1_wmux_1.INIT=20'h0FA44;
  ARI1 un15_bit_to_sda_6_i_m2_2_1_wmux_0 (
	.FCO(un15_bit_to_sda_6_i_m2_2_1_0_co1),
	.S(un15_bit_to_sda_6_i_m2_2_1_wmux_0_S),
	.Y(un15_bit_to_sda_6_i_m2_2_1_0_y1),
	.B(bit_counter[1]),
	.C(i2c_data_in_c[6]),
	.D(uSRAM_B_DOUT_sig[6]),
	.A(un15_bit_to_sda_6_i_m2_2_1_0_y0),
	.FCI(un15_bit_to_sda_6_i_m2_2_1_0_co0)
);
defparam un15_bit_to_sda_6_i_m2_2_1_wmux_0.INIT=20'h0F588;
  ARI1 un15_bit_to_sda_6_i_m2_2_1_0_wmux (
	.FCO(un15_bit_to_sda_6_i_m2_2_1_0_co0),
	.S(un15_bit_to_sda_6_i_m2_2_1_0_wmux_S),
	.Y(un15_bit_to_sda_6_i_m2_2_1_0_y0),
	.B(bit_counter[1]),
	.C(i2c_data_in_c[4]),
	.D(uSRAM_B_DOUT_sig[4]),
	.A(seq_enable),
	.FCI(VCC)
);
defparam un15_bit_to_sda_6_i_m2_2_1_0_wmux.INIT=20'h0FA44;
// @9:287
  CFG4 did_ack_RNI02N7 (
	.A(bit_counter[2]),
	.B(did_ack_Z),
	.C(bit_counter[0]),
	.D(bit_counter[1]),
	.Y(N_327_i)
);
defparam did_ack_RNI02N7.INIT=16'hFFFB;
// @9:251
  CFG4 un1_i2c_bus_ready_1_sqmuxa_1_i_o2 (
	.A(i2c_bus_ready_Z),
	.B(i2c_bus_ready_cnt_Z),
	.C(N_214),
	.D(un14_i2c_clk_cnt_0_data_tmp[7]),
	.Y(N_200)
);
defparam un1_i2c_bus_ready_1_sqmuxa_1_i_o2.INIT=16'h0FBF;
// @9:179
  CFG4 i2c_bus_busy_sig_RNO (
	.A(SCLI_sig_history[1]),
	.B(SDAI_sig_history[1]),
	.C(SCLI_sig_history[0]),
	.D(SDAI_sig_history[0]),
	.Y(N_92_i)
);
defparam i2c_bus_busy_sig_RNO.INIT=16'h2080;
// @9:301
  CFG4 initiate_last_RNICLMS (
	.A(seq_enable),
	.B(i2c_initiate_c),
	.C(i2c_run),
	.D(initiate_last_Z),
	.Y(un40_i2c_state_cur_i_0)
);
defparam initiate_last_RNICLMS.INIT=16'hFF1B;
// @9:287
  CFG4 \p_i2c_data_state_machine.SDAO_sig_6_iv_i  (
	.A(N_258_i),
	.B(SDAO_sig_6_iv_i_1),
	.C(N_106_i),
	.D(un2_bit_to_sda_i),
	.Y(SDAO_sig_6_iv_i)
);
defparam \p_i2c_data_state_machine.SDAO_sig_6_iv_i .INIT=16'h0105;
// @9:287
  CFG4 \p_i2c_data_state_machine.SDAO_sig_6_iv_i_1  (
	.A(bit_counter[2]),
	.B(N_242_i),
	.C(N_272),
	.D(un15_bit_to_sda_7_i_0_Z),
	.Y(SDAO_sig_6_iv_i_1)
);
defparam \p_i2c_data_state_machine.SDAO_sig_6_iv_i_1 .INIT=16'h3302;
// @9:334
  CFG4 status_sig_1_sqmuxa_i_o3_0 (
	.A(uSRAM_B_DOUT_sig[1]),
	.B(uSRAM_B_DOUT_sig[0]),
	.C(N_384),
	.D(status_sig_1_sqmuxa_i_o3_0_1_Z),
	.Y(N_203_i)
);
defparam status_sig_1_sqmuxa_i_o3_0.INIT=16'h10FF;
// @9:334
  CFG4 status_sig_1_sqmuxa_i_o3_0_1 (
	.A(i2c_instruct_c[0]),
	.B(i2c_instruct_c[1]),
	.C(N_385),
	.D(un40_i2c_state_cur_i_0),
	.Y(status_sig_1_sqmuxa_i_o3_0_1_Z)
);
defparam status_sig_1_sqmuxa_i_o3_0_1.INIT=16'h00EF;
// @9:287
  CFG2 \i2c_state_cur_ns_i_i_a2_1_0[5]  (
	.A(uSRAM_B_DOUT_sig[0]),
	.B(uSRAM_B_DOUT_sig[1]),
	.Y(i2c_state_cur_ns_i_i_a2_1_0[5])
);
defparam \i2c_state_cur_ns_i_i_a2_1_0[5] .INIT=4'h4;
// @9:287
  CFG2 un1_i2c_instr_reg_0_sqmuxa_0_a2_0_0 (
	.A(i2c_state_cur[16]),
	.B(RSTn_c),
	.Y(un1_i2c_instr_reg_0_sqmuxa_0_a2_0)
);
defparam un1_i2c_instr_reg_0_sqmuxa_0_a2_0_0.INIT=4'h8;
// @10:347
  CFG2 \p_sequence_run.un5_seq_enable_0_a2_1  (
	.A(seq_count_c[3]),
	.B(seq_count_c[4]),
	.Y(un5_seq_enable_0_a2_1)
);
defparam \p_sequence_run.un5_seq_enable_0_a2_1 .INIT=4'h8;
// @9:368
  CFG2 un1_i2c_state_cur_1_i_a2 (
	.A(i2c_state_cur[7]),
	.B(i2c_state_cur[6]),
	.Y(N_303_i)
);
defparam un1_i2c_state_cur_1_i_a2.INIT=4'h1;
// @9:251
  CFG2 un1_status_sig_2_0_o2 (
	.A(i2c_int_c),
	.B(i2c_status_out_c_0),
	.Y(N_214)
);
defparam un1_status_sig_2_0_o2.INIT=4'hE;
// @9:300
  CFG2 \p_i2c_data_state_machine.bit_counter_7_i_i_o2_0[0]  (
	.A(bit_counter[1]),
	.B(bit_counter[2]),
	.Y(N_204)
);
defparam \p_i2c_data_state_machine.bit_counter_7_i_i_o2_0[0] .INIT=4'hE;
// @9:251
  CFG2 un1_i2c_bus_ready_cnt_i_o2 (
	.A(i2c_bus_ready_Z),
	.B(i2c_bus_ready_cnt_Z),
	.Y(N_192)
);
defparam un1_i2c_bus_ready_cnt_i_o2.INIT=4'hB;
// @9:287
  CFG2 i2c_clk_pulse_RNICRHO (
	.A(state_handshake_Z),
	.B(i2c_clk_pulse_Z),
	.Y(N_222_i)
);
defparam i2c_clk_pulse_RNICRHO.INIT=4'h4;
// @9:287
  CFG2 \i2c_state_cur_ns_i_0_a2[2]  (
	.A(i2c_bus_ready_Z),
	.B(i2c_state_cur[15]),
	.Y(N_338)
);
defparam \i2c_state_cur_ns_i_0_a2[2] .INIT=4'h4;
// @10:249
  CFG2 \mem_to_bus_0_a2[6]  (
	.A(bus_rw_instr_c),
	.B(uSRAM_A_DOUT_sig[6]),
	.Y(mem_to_bus_c[6])
);
defparam \mem_to_bus_0_a2[6] .INIT=4'h4;
// @10:249
  CFG2 \mem_to_bus_0_a2[5]  (
	.A(bus_rw_instr_c),
	.B(uSRAM_A_DOUT_sig[5]),
	.Y(mem_to_bus_c[5])
);
defparam \mem_to_bus_0_a2[5] .INIT=4'h4;
// @10:249
  CFG2 \mem_to_bus_0_a2[4]  (
	.A(bus_rw_instr_c),
	.B(uSRAM_A_DOUT_sig[4]),
	.Y(mem_to_bus_c[4])
);
defparam \mem_to_bus_0_a2[4] .INIT=4'h4;
// @10:249
  CFG2 \mem_to_bus_0_a2[3]  (
	.A(bus_rw_instr_c),
	.B(uSRAM_A_DOUT_sig[3]),
	.Y(mem_to_bus_c[3])
);
defparam \mem_to_bus_0_a2[3] .INIT=4'h4;
// @10:249
  CFG2 \mem_to_bus_0_a2[2]  (
	.A(bus_rw_instr_c),
	.B(uSRAM_A_DOUT_sig[2]),
	.Y(mem_to_bus_c[2])
);
defparam \mem_to_bus_0_a2[2] .INIT=4'h4;
// @9:301
  CFG2 \status_sig_RNI3SH5[0]  (
	.A(i2c_int_c),
	.B(i2c_status_out_c_0),
	.Y(status_sig_RNI3SH5_0)
);
defparam \status_sig_RNI3SH5[0] .INIT=4'hB;
// @9:301
  CFG2 \p_i2c_data_state_machine.did_ack_4_0_0_o2_0  (
	.A(i2c_instr_reg[1]),
	.B(i2c_instr_reg[2]),
	.Y(N_191)
);
defparam \p_i2c_data_state_machine.did_ack_4_0_0_o2_0 .INIT=4'hB;
// @10:293
  CFG2 from_bus (
	.A(bus_active_c),
	.B(seq_enable),
	.Y(from_bus_Z)
);
defparam from_bus.INIT=4'h2;
// @10:249
  CFG2 \mem_to_bus_0_a2[7]  (
	.A(bus_rw_instr_c),
	.B(uSRAM_A_DOUT_sig[7]),
	.Y(mem_to_bus_c[7])
);
defparam \mem_to_bus_0_a2[7] .INIT=4'h4;
// @10:330
  CFG2 \seq_state_cur_ns_0_i_o2[1]  (
	.A(uSRAM_B_DOUT_sig[8]),
	.B(uSRAM_B_DOUT_sig[9]),
	.Y(N_213)
);
defparam \seq_state_cur_ns_0_i_o2[1] .INIT=4'h7;
// @9:300
  CFG2 \p_i2c_data_state_machine.i2c_read_reg_5_0_a2[0]  (
	.A(i2c_state_cur[3]),
	.B(SDAI_sig_history[0]),
	.Y(i2c_read_reg_5[0])
);
defparam \p_i2c_data_state_machine.i2c_read_reg_5_0_a2[0] .INIT=4'h4;
// @9:198
  CFG2 i2c_bus_ready_cnt_0_sqmuxa_i_a2_1 (
	.A(SCLI_sig_history[0]),
	.B(SCLI_sig_history[1]),
	.Y(N_335_1)
);
defparam i2c_bus_ready_cnt_0_sqmuxa_i_a2_1.INIT=4'h8;
// @9:229
  CFG2 un1_SCLI_sig_history (
	.A(SCLI_sig_history[0]),
	.B(SCLO_sig_Z),
	.Y(SCL_mismatch_1)
);
defparam un1_SCLI_sig_history.INIT=4'h6;
// @10:249
  CFG3 \mem_to_bus_i_m2_cZ[1]  (
	.A(uSRAM_A_DOUT_sig[9]),
	.B(uSRAM_A_DOUT_sig[1]),
	.C(bus_rw_instr_c),
	.Y(mem_to_bus_i_m2[1])
);
defparam \mem_to_bus_i_m2_cZ[1] .INIT=8'hAC;
// @10:249
  CFG3 \mem_to_bus_i_m2_cZ[0]  (
	.A(uSRAM_A_DOUT_sig[8]),
	.B(uSRAM_A_DOUT_sig[0]),
	.C(bus_rw_instr_c),
	.Y(mem_to_bus_i_m2[0])
);
defparam \mem_to_bus_i_m2_cZ[0] .INIT=8'hAC;
// @10:319
  CFG3 \uSRAM_C_ADDR_sig_i_m2_cZ[4]  (
	.A(seq_count_c[4]),
	.B(seq_enable),
	.C(adr_to_mem_c[4]),
	.Y(uSRAM_C_ADDR_sig_i_m2[4])
);
defparam \uSRAM_C_ADDR_sig_i_m2_cZ[4] .INIT=8'hB8;
// @10:319
  CFG3 \uSRAM_C_ADDR_sig_i_m2_cZ[3]  (
	.A(seq_count_c[3]),
	.B(seq_enable),
	.C(adr_to_mem_c[3]),
	.Y(uSRAM_C_ADDR_sig_i_m2[3])
);
defparam \uSRAM_C_ADDR_sig_i_m2_cZ[3] .INIT=8'hB8;
// @10:319
  CFG3 \uSRAM_C_ADDR_sig_i_m2_cZ[2]  (
	.A(seq_count_c[2]),
	.B(seq_enable),
	.C(adr_to_mem_c[2]),
	.Y(uSRAM_C_ADDR_sig_i_m2[2])
);
defparam \uSRAM_C_ADDR_sig_i_m2_cZ[2] .INIT=8'hB8;
// @10:319
  CFG3 \uSRAM_C_ADDR_sig_i_m2_cZ[1]  (
	.A(seq_count_c[1]),
	.B(seq_enable),
	.C(adr_to_mem_c[1]),
	.Y(uSRAM_C_ADDR_sig_i_m2[1])
);
defparam \uSRAM_C_ADDR_sig_i_m2_cZ[1] .INIT=8'hB8;
// @10:319
  CFG3 \uSRAM_C_ADDR_sig_i_m2_cZ[0]  (
	.A(seq_count_c[0]),
	.B(seq_enable),
	.C(adr_to_mem_c[0]),
	.Y(uSRAM_C_ADDR_sig_i_m2[0])
);
defparam \uSRAM_C_ADDR_sig_i_m2_cZ[0] .INIT=8'hB8;
// @10:212
  CFG3 i2c_initiate_sig_i_m2 (
	.A(i2c_run),
	.B(seq_enable),
	.C(i2c_initiate_c),
	.Y(i2c_initiate_sig_i_m2_Z)
);
defparam i2c_initiate_sig_i_m2.INIT=8'hB8;
// @10:319
  CFG3 \uSRAM_C_ADDR_sig_i_m2_cZ[5]  (
	.A(seq_count_c[5]),
	.B(seq_enable),
	.C(adr_to_mem_c[5]),
	.Y(uSRAM_C_ADDR_sig_i_m2[5])
);
defparam \uSRAM_C_ADDR_sig_i_m2_cZ[5] .INIT=8'hB8;
// @10:330
  CFG2 N_207_i (
	.A(seq_state_cur[0]),
	.B(seq_state_cur[1]),
	.Y(N_207_i_1z)
);
defparam N_207_i.INIT=4'h1;
// @9:368
  CFG4 un1_i2c_state_cur_10_0_a3_0_0_a2_2 (
	.A(i2c_state_cur[2]),
	.B(i2c_state_cur[15]),
	.C(i2c_state_cur[3]),
	.D(i2c_state_cur[16]),
	.Y(un1_i2c_state_cur_10_0_a3_0_0_a2_2_Z)
);
defparam un1_i2c_state_cur_10_0_a3_0_0_a2_2.INIT=16'h0001;
// @10:330
  CFG4 \seq_state_cur_ns_0_i_o2_0[1]  (
	.A(seq_enable),
	.B(seq_last_instr),
	.C(seq_state_cur[0]),
	.D(status_sig_RNI3SH5_0),
	.Y(N_257)
);
defparam \seq_state_cur_ns_0_i_o2_0[1] .INIT=16'hFDFF;
// @9:455
  CFG3 un2_bit_to_sda_0_a2 (
	.A(did_ack_Z),
	.B(N_191),
	.C(i2c_instr_reg[0]),
	.Y(un2_bit_to_sda_i)
);
defparam un2_bit_to_sda_0_a2.INIT=8'h01;
// @10:364
  CFG4 sequence_cnt_0_sqmuxa_0_a2_1 (
	.A(seq_state_cur[1]),
	.B(seq_last_instr),
	.C(i2c_int_c),
	.D(i2c_status_out_c_0),
	.Y(sequence_cnt_0_sqmuxa_0_a2_1_1z)
);
defparam sequence_cnt_0_sqmuxa_0_a2_1.INIT=16'h0111;
// @9:368
  CFG3 un1_i2c_state_cur_7_0_a3_0_o2 (
	.A(i2c_state_cur[12]),
	.B(i2c_state_cur[4]),
	.C(i2c_state_cur[0]),
	.Y(N_248)
);
defparam un1_i2c_state_cur_7_0_a3_0_o2.INIT=8'hFE;
// @9:251
  CFG2 un1_status_sig_2_0_0 (
	.A(N_214),
	.B(un14_i2c_clk_cnt_0_data_tmp[7]),
	.Y(un1_status_sig_2_0_0_Z)
);
defparam un1_status_sig_2_0_0.INIT=4'h7;
// @9:287
  CFG2 i2c_read_reg_299_0_0_a2 (
	.A(N_222_i),
	.B(i2c_state_cur[3]),
	.Y(i2c_read_reg_299)
);
defparam i2c_read_reg_299_0_0_a2.INIT=4'h8;
// @10:424
  CFG3 seq_state_cur_3_sqmuxa_0_a3_0_a2 (
	.A(seq_state_cur[0]),
	.B(seq_enable),
	.C(seq_state_cur[1]),
	.Y(seq_state_cur_3_sqmuxa_0_a3_0_a2_1z)
);
defparam seq_state_cur_3_sqmuxa_0_a3_0_a2.INIT=8'h01;
// @10:406
  CFG3 seq_write_0_sqmuxa_0_a3_0_a2 (
	.A(seq_state_cur[0]),
	.B(status_sig_RNI3SH5_0),
	.C(seq_state_cur[1]),
	.Y(seq_write_0_sqmuxa)
);
defparam seq_write_0_sqmuxa_0_a3_0_a2.INIT=8'h80;
// @10:330
  CFG3 \seq_state_cur_ns_0_i_a2_1[1]  (
	.A(mem_done_c),
	.B(seq_state_cur[0]),
	.C(status_sig_RNI3SH5_0),
	.Y(N_321)
);
defparam \seq_state_cur_ns_0_i_a2_1[1] .INIT=8'h80;
// @10:330
  CFG3 un1_seq_state_cur_3_i_0_a2 (
	.A(uSRAM_B_DOUT_sig[8]),
	.B(seq_state_cur[1]),
	.C(uSRAM_B_DOUT_sig[9]),
	.Y(N_396)
);
defparam un1_seq_state_cur_3_i_0_a2.INIT=8'h04;
// @10:330
  CFG3 un1_seq_finished_sig_1_sqmuxa_0_o2 (
	.A(seq_enable),
	.B(seq_last_instr),
	.C(status_sig_RNI3SH5_0),
	.Y(N_259)
);
defparam un1_seq_finished_sig_1_sqmuxa_0_o2.INIT=8'hD5;
// @10:330
  CFG4 \seq_state_cur_ns_0_0_o2[0]  (
	.A(seq_state_cur[0]),
	.B(uSRAM_B_DOUT_sig[9]),
	.C(uSRAM_B_DOUT_sig[8]),
	.D(status_sig_RNI3SH5_0),
	.Y(N_261)
);
defparam \seq_state_cur_ns_0_0_o2[0] .INIT=16'hABFF;
// @9:368
  CFG4 un1_i2c_state_cur_6_i_a3_0_a2 (
	.A(i2c_state_cur[0]),
	.B(i2c_state_cur[1]),
	.C(i2c_state_cur[3]),
	.D(i2c_state_cur[2]),
	.Y(N_242_i)
);
defparam un1_i2c_state_cur_6_i_a3_0_a2.INIT=16'h0001;
// @10:276
  CFG2 N_86_i (
	.A(mem_done_c),
	.B(mem_delay_cnt_0),
	.Y(N_86_i_Z)
);
defparam N_86_i.INIT=4'h4;
// @9:300
  CFG2 \p_i2c_data_state_machine.SDAO_sig_6_iv_i_RNO  (
	.A(i2c_bus_ready_Z),
	.B(i2c_state_cur[15]),
	.Y(N_106_i)
);
defparam \p_i2c_data_state_machine.SDAO_sig_6_iv_i_RNO .INIT=4'h8;
// @9:287
  CFG4 \i2c_state_cur_ns_0_m2[13]  (
	.A(i2c_instruct_c[2]),
	.B(seq_enable),
	.C(uSRAM_B_DOUT_sig[8]),
	.D(uSRAM_B_DOUT_sig[2]),
	.Y(N_251)
);
defparam \i2c_state_cur_ns_0_m2[13] .INIT=16'h15D5;
// @10:302
  CFG3 from_bus_RNIH819 (
	.A(bus_rw_instr_c),
	.B(i2c_write_d),
	.C(from_bus_Z),
	.Y(N_230_i)
);
defparam from_bus_RNIH819.INIT=8'h5C;
// @10:330
  CFG4 \seq_state_cur_ns_0_0_0[0]  (
	.A(mem_done_c),
	.B(seq_state_cur[1]),
	.C(status_sig_RNI3SH5_0),
	.D(seq_state_cur[0]),
	.Y(seq_state_cur_ns_0_0_0[0])
);
defparam \seq_state_cur_ns_0_0_0[0] .INIT=16'h4F00;
// @9:251
  CFG3 un1_i2c_bus_ready_1_sqmuxa_1_i_0 (
	.A(un20_i2c_bus_ready_cnt_0_data_tmp[7]),
	.B(SCL_mismatch_Z),
	.C(N_192),
	.Y(un1_i2c_bus_ready_1_sqmuxa_1_i_0_Z)
);
defparam un1_i2c_bus_ready_1_sqmuxa_1_i_0.INIT=8'hC5;
// @9:287
  CFG4 \status_sig_ns_i_0_a2_1_2[0]  (
	.A(i2c_instr_reg[0]),
	.B(N_222_i),
	.C(i2c_instr_reg[2]),
	.D(i2c_instr_reg[1]),
	.Y(status_sig_ns_i_0_a2_1_2[0])
);
defparam \status_sig_ns_i_0_a2_1_2[0] .INIT=16'h0400;
// @10:312
  CFG4 \data_bits_to_mem_3_0_0[2]  (
	.A(data_to_mem_c[2]),
	.B(from_bus_Z),
	.C(N_230_i),
	.D(uSRAM_A_DOUT_sig[2]),
	.Y(data_bits_to_mem_3_0_0[2])
);
defparam \data_bits_to_mem_3_0_0[2] .INIT=16'h8C80;
// @10:302
  CFG4 \instr_bits_to_mem_3_0_0[0]  (
	.A(data_to_mem_c[0]),
	.B(from_bus_Z),
	.C(N_230_i),
	.D(uSRAM_A_DOUT_sig[8]),
	.Y(instr_bits_to_mem_3_0_0[0])
);
defparam \instr_bits_to_mem_3_0_0[0] .INIT=16'hC808;
// @10:312
  CFG4 \data_bits_to_mem_3_0_0[0]  (
	.A(data_to_mem_c[0]),
	.B(from_bus_Z),
	.C(N_230_i),
	.D(uSRAM_A_DOUT_sig[0]),
	.Y(data_bits_to_mem_3_0_0[0])
);
defparam \data_bits_to_mem_3_0_0[0] .INIT=16'h8C80;
// @10:312
  CFG4 \data_bits_to_mem_3_0_0[3]  (
	.A(data_to_mem_c[3]),
	.B(from_bus_Z),
	.C(N_230_i),
	.D(uSRAM_A_DOUT_sig[3]),
	.Y(data_bits_to_mem_3_0_0[3])
);
defparam \data_bits_to_mem_3_0_0[3] .INIT=16'h8C80;
// @10:312
  CFG4 \data_bits_to_mem_3_0_0[7]  (
	.A(data_to_mem_c[7]),
	.B(from_bus_Z),
	.C(N_230_i),
	.D(uSRAM_A_DOUT_sig[7]),
	.Y(data_bits_to_mem_3_0_0[7])
);
defparam \data_bits_to_mem_3_0_0[7] .INIT=16'h8C80;
// @10:302
  CFG4 \instr_bits_to_mem_3_0_0[1]  (
	.A(data_to_mem_c[1]),
	.B(from_bus_Z),
	.C(N_230_i),
	.D(uSRAM_A_DOUT_sig[9]),
	.Y(instr_bits_to_mem_3_0_0[1])
);
defparam \instr_bits_to_mem_3_0_0[1] .INIT=16'hC808;
// @10:312
  CFG4 \data_bits_to_mem_3_0_0[4]  (
	.A(data_to_mem_c[4]),
	.B(from_bus_Z),
	.C(N_230_i),
	.D(uSRAM_A_DOUT_sig[4]),
	.Y(data_bits_to_mem_3_0_0[4])
);
defparam \data_bits_to_mem_3_0_0[4] .INIT=16'h8C80;
// @10:312
  CFG4 \data_bits_to_mem_3_0_0[1]  (
	.A(data_to_mem_c[1]),
	.B(from_bus_Z),
	.C(N_230_i),
	.D(uSRAM_A_DOUT_sig[1]),
	.Y(data_bits_to_mem_3_0_0[1])
);
defparam \data_bits_to_mem_3_0_0[1] .INIT=16'h8C80;
// @10:312
  CFG4 \data_bits_to_mem_3_0_0[5]  (
	.A(data_to_mem_c[5]),
	.B(from_bus_Z),
	.C(N_230_i),
	.D(uSRAM_A_DOUT_sig[5]),
	.Y(data_bits_to_mem_3_0_0[5])
);
defparam \data_bits_to_mem_3_0_0[5] .INIT=16'h8C80;
// @10:312
  CFG4 \data_bits_to_mem_3_0_0[6]  (
	.A(data_to_mem_c[6]),
	.B(from_bus_Z),
	.C(N_230_i),
	.D(uSRAM_A_DOUT_sig[6]),
	.Y(data_bits_to_mem_3_0_0[6])
);
defparam \data_bits_to_mem_3_0_0[6] .INIT=16'h8C80;
// @9:455
  CFG4 un15_bit_to_sda_7_i_0 (
	.A(bit_counter[1]),
	.B(bit_counter[2]),
	.C(N_249),
	.D(N_227),
	.Y(un15_bit_to_sda_7_i_0_Z)
);
defparam un15_bit_to_sda_7_i_0.INIT=16'h0123;
// @10:213
  CFG4 \i2c_instruct_sig_iv_i_0[0]  (
	.A(seq_enable),
	.B(i2c_instruct_c[0]),
	.C(uSRAM_B_DOUT_sig[9]),
	.D(uSRAM_B_DOUT_sig[8]),
	.Y(i2c_instruct_sig_iv_i_0[0])
);
defparam \i2c_instruct_sig_iv_i_0[0] .INIT=16'h11B3;
// @10:330
  CFG4 un1_seq_finished_sig_1_sqmuxa_0_a2 (
	.A(seq_state_cur[1]),
	.B(RSTn_c),
	.C(N_259),
	.D(seq_state_cur[0]),
	.Y(un1_seq_finished_sig_1_sqmuxa_0_a2_1z)
);
defparam un1_seq_finished_sig_1_sqmuxa_0_a2.INIT=16'h0040;
// @9:301
  CFG4 \p_i2c_data_state_machine.did_ack_4_0_0_a2_0  (
	.A(bit_counter[0]),
	.B(N_191),
	.C(N_204),
	.D(status_sig_RNI3SH5_0),
	.Y(N_325)
);
defparam \p_i2c_data_state_machine.did_ack_4_0_0_a2_0 .INIT=16'h0001;
// @9:287
  CFG4 \i2c_state_cur_ns_i_i_a2[1]  (
	.A(i2c_bus_ready_Z),
	.B(i2c_state_cur[15]),
	.C(N_222_i),
	.D(i2c_state_cur[16]),
	.Y(N_351)
);
defparam \i2c_state_cur_ns_i_i_a2[1] .INIT=16'h004C;
// @9:368
  CFG4 un1_i2c_state_cur_7_0_a3_0_a2 (
	.A(i2c_state_cur[3]),
	.B(N_248),
	.C(i2c_state_cur[11]),
	.D(i2c_state_cur[7]),
	.Y(un1_i2c_state_cur_7_0_a3_0_a2_Z)
);
defparam un1_i2c_state_cur_7_0_a3_0_a2.INIT=16'h0001;
// @9:368
  CFG4 un1_i2c_state_cur_10_0_a3_0_0_a2 (
	.A(N_303_i),
	.B(un1_i2c_state_cur_10_0_a3_0_0_a2_2_Z),
	.C(i2c_state_cur[1]),
	.D(i2c_state_cur[0]),
	.Y(N_258_i)
);
defparam un1_i2c_state_cur_10_0_a3_0_0_a2.INIT=16'h0008;
// @10:347
  CFG4 \p_sequence_run.un5_seq_enable_0_a2  (
	.A(un5_seq_enable_0_a2_1),
	.B(un1_sequence_cnt_ac0_3_out),
	.C(seq_count_c[5]),
	.D(seq_count_c[0]),
	.Y(un5_seq_enable)
);
defparam \p_sequence_run.un5_seq_enable_0_a2 .INIT=16'h8000;
// @10:364
  CFG3 sequence_cnt_0_sqmuxa_0_a2 (
	.A(sequence_cnt_0_sqmuxa_0_a2_1_1z),
	.B(status_sig_RNI3SH5_0),
	.C(seq_state_cur[0]),
	.Y(sequence_cnt_0_sqmuxa)
);
defparam sequence_cnt_0_sqmuxa_0_a2.INIT=8'h80;
// @9:163
  CFG3 \p_i2c_line_filters.SCLI_sig_history_5_f0_i_o2[0]  (
	.A(SCL_filt[2]),
	.B(SCL_filt[1]),
	.C(SCLI_sig_history[0]),
	.Y(N_208)
);
defparam \p_i2c_line_filters.SCLI_sig_history_5_f0_i_o2[0] .INIT=8'hE8;
// @9:154
  CFG3 \p_i2c_line_filters.SDAI_sig_history_6_f0_i_o2[0]  (
	.A(SDA_filt[2]),
	.B(SDA_filt[1]),
	.C(SDAI_sig_history[0]),
	.Y(N_209)
);
defparam \p_i2c_line_filters.SDAI_sig_history_6_f0_i_o2[0] .INIT=8'hE8;
// @9:251
  CFG3 un1_state_handshake_0_sqmuxa_0_0 (
	.A(i2c_state_cur[16]),
	.B(i2c_clk_pulse_Z),
	.C(state_handshake_Z),
	.Y(un1_state_handshake_0_sqmuxa_0_0_Z)
);
defparam un1_state_handshake_0_sqmuxa_0_0.INIT=8'h34;
// @9:287
  CFG4 \i2c_instruct_sig_0_iv_i_i_a2_0[2]  (
	.A(seq_enable),
	.B(i2c_instruct_c[2]),
	.C(uSRAM_B_DOUT_sig[9]),
	.D(uSRAM_B_DOUT_sig[8]),
	.Y(N_385)
);
defparam \i2c_instruct_sig_0_iv_i_i_a2_0[2] .INIT=16'h1113;
// @9:287
  CFG4 \i2c_instruct_sig_0_iv_i_i_a2[2]  (
	.A(uSRAM_B_DOUT_sig[2]),
	.B(seq_enable),
	.C(uSRAM_B_DOUT_sig[8]),
	.D(uSRAM_B_DOUT_sig[9]),
	.Y(N_384)
);
defparam \i2c_instruct_sig_0_iv_i_i_a2[2] .INIT=16'h0040;
// @9:287
  CFG4 \status_sig_ns_0_0_a2_0[1]  (
	.A(i2c_state_cur[4]),
	.B(i2c_state_cur[12]),
	.C(N_222_i),
	.D(i2c_state_cur[16]),
	.Y(N_362)
);
defparam \status_sig_ns_0_0_a2_0[1] .INIT=16'h00E0;
// @10:213
  CFG4 \i2c_instruct_sig_iv_i_a2_1[0]  (
	.A(uSRAM_B_DOUT_sig[0]),
	.B(seq_enable),
	.C(uSRAM_B_DOUT_sig[8]),
	.D(uSRAM_B_DOUT_sig[9]),
	.Y(N_271)
);
defparam \i2c_instruct_sig_iv_i_a2_1[0] .INIT=16'h0040;
// @10:213
  CFG4 \i2c_instruct_sig_0_iv_0_a2_0[1]  (
	.A(uSRAM_B_DOUT_sig[1]),
	.B(seq_enable),
	.C(uSRAM_B_DOUT_sig[8]),
	.D(uSRAM_B_DOUT_sig[9]),
	.Y(N_268)
);
defparam \i2c_instruct_sig_0_iv_0_a2_0[1] .INIT=16'h0080;
// @10:213
  CFG4 \i2c_instruct_sig_0_iv_0_a2[1]  (
	.A(seq_enable),
	.B(i2c_instruct_c[1]),
	.C(uSRAM_B_DOUT_sig[9]),
	.D(uSRAM_B_DOUT_sig[8]),
	.Y(N_267)
);
defparam \i2c_instruct_sig_0_iv_0_a2[1] .INIT=16'h444C;
// @9:287
  CFG3 \i2c_state_cur_ns_i_i_a2[9]  (
	.A(i2c_state_cur[7]),
	.B(i2c_state_cur[16]),
	.C(N_222_i),
	.Y(N_342)
);
defparam \i2c_state_cur_ns_i_i_a2[9] .INIT=8'h8A;
// @9:287
  CFG4 \i2c_state_cur_ns_0_a2_0[0]  (
	.A(N_327_i),
	.B(status_sig_RNI3SH5_0),
	.C(i2c_state_cur[16]),
	.D(N_191),
	.Y(N_355)
);
defparam \i2c_state_cur_ns_0_a2_0[0] .INIT=16'h3010;
// @9:198
  CFG4 i2c_bus_ready_cnt_0_sqmuxa_i_0 (
	.A(SDAI_sig_history[0]),
	.B(SDAI_sig_history[1]),
	.C(N_335_1),
	.D(i2c_bus_ready_Z),
	.Y(N_94)
);
defparam i2c_bus_ready_cnt_0_sqmuxa_i_0.INIT=16'hFF20;
// @10:272
  CFG3 un1_mem_done_sig6_i (
	.A(mem_done_c),
	.B(mem_delay_cnt_0),
	.C(uSRAM_C_BLK_sig),
	.Y(un1_mem_done_sig6_i_1z)
);
defparam un1_mem_done_sig6_i.INIT=8'hE0;
// @10:77
  CFG3 N_131_i (
	.A(N_86_i_Z),
	.B(RSTn_c),
	.C(uSRAM_C_BLK_sig),
	.Y(N_131_i_1z)
);
defparam N_131_i.INIT=8'h80;
// @9:287
  CFG3 \i2c_read_reg_RNO[0]  (
	.A(i2c_state_cur[2]),
	.B(i2c_state_cur[3]),
	.C(N_222_i),
	.Y(N_219_i)
);
defparam \i2c_read_reg_RNO[0] .INIT=8'hE0;
// @10:330
  CFG4 \seq_state_cur_ns_0_i_0[1]  (
	.A(N_213),
	.B(status_sig_RNI3SH5_0),
	.C(seq_state_cur[0]),
	.D(N_396),
	.Y(seq_state_cur_ns_0_i_0[1])
);
defparam \seq_state_cur_ns_0_i_0[1] .INIT=16'h0F02;
// @10:330
  CFG4 \seq_state_cur_ns_0_0_1[0]  (
	.A(status_sig_RNI3SH5_0),
	.B(seq_state_cur_ns_0_0_0[0]),
	.C(seq_state_cur[1]),
	.D(N_213),
	.Y(seq_state_cur_ns_0_0_1[0])
);
defparam \seq_state_cur_ns_0_0_1[0] .INIT=16'hCCDC;
// @10:312
  CFG4 \data_bits_to_mem_3_0[2]  (
	.A(N_230_i),
	.B(data_bits_to_mem_3_0_0[2]),
	.C(from_bus_Z),
	.D(i2c_data_out_c[2]),
	.Y(data_bits_to_mem[2])
);
defparam \data_bits_to_mem_3_0[2] .INIT=16'hCECC;
// @10:312
  CFG4 \data_bits_to_mem_3_0[3]  (
	.A(N_230_i),
	.B(data_bits_to_mem_3_0_0[3]),
	.C(from_bus_Z),
	.D(i2c_data_out_c[3]),
	.Y(data_bits_to_mem[3])
);
defparam \data_bits_to_mem_3_0[3] .INIT=16'hCECC;
// @10:312
  CFG4 \data_bits_to_mem_3_0[5]  (
	.A(N_230_i),
	.B(data_bits_to_mem_3_0_0[5]),
	.C(from_bus_Z),
	.D(i2c_data_out_c[5]),
	.Y(data_bits_to_mem[5])
);
defparam \data_bits_to_mem_3_0[5] .INIT=16'hCECC;
// @10:312
  CFG4 \data_bits_to_mem_3_0[6]  (
	.A(N_230_i),
	.B(data_bits_to_mem_3_0_0[6]),
	.C(from_bus_Z),
	.D(i2c_data_out_c[6]),
	.Y(data_bits_to_mem[6])
);
defparam \data_bits_to_mem_3_0[6] .INIT=16'hCECC;
// @10:312
  CFG4 \data_bits_to_mem_3_0[1]  (
	.A(N_230_i),
	.B(data_bits_to_mem_3_0_0[1]),
	.C(from_bus_Z),
	.D(i2c_data_out_c[1]),
	.Y(data_bits_to_mem[1])
);
defparam \data_bits_to_mem_3_0[1] .INIT=16'hCECC;
// @10:312
  CFG4 \data_bits_to_mem_3_0[7]  (
	.A(N_230_i),
	.B(data_bits_to_mem_3_0_0[7]),
	.C(from_bus_Z),
	.D(i2c_data_out_c[7]),
	.Y(data_bits_to_mem[7])
);
defparam \data_bits_to_mem_3_0[7] .INIT=16'hCECC;
// @10:312
  CFG4 \data_bits_to_mem_3_0[4]  (
	.A(N_230_i),
	.B(data_bits_to_mem_3_0_0[4]),
	.C(from_bus_Z),
	.D(i2c_data_out_c[4]),
	.Y(data_bits_to_mem[4])
);
defparam \data_bits_to_mem_3_0[4] .INIT=16'hCECC;
// @10:312
  CFG4 \data_bits_to_mem_3_0[0]  (
	.A(N_230_i),
	.B(data_bits_to_mem_3_0_0[0]),
	.C(from_bus_Z),
	.D(i2c_data_out_c[0]),
	.Y(data_bits_to_mem[0])
);
defparam \data_bits_to_mem_3_0[0] .INIT=16'hCECC;
// @10:302
  CFG4 \instr_bits_to_mem_3_0[1]  (
	.A(N_230_i),
	.B(instr_bits_to_mem_3_0_0[1]),
	.C(from_bus_Z),
	.D(uSRAM_B_DOUT_sig[9]),
	.Y(instr_bits_to_mem[1])
);
defparam \instr_bits_to_mem_3_0[1] .INIT=16'hCECC;
// @10:302
  CFG4 \instr_bits_to_mem_3_0[0]  (
	.A(N_230_i),
	.B(instr_bits_to_mem_3_0_0[0]),
	.C(from_bus_Z),
	.D(uSRAM_B_DOUT_sig[8]),
	.Y(instr_bits_to_mem[0])
);
defparam \instr_bits_to_mem_3_0[0] .INIT=16'hCECC;
// @9:251
  CFG4 un1_i2c_bus_ready_cnt_i_0 (
	.A(SCL_mismatch_Z),
	.B(state_handshake_Z),
	.C(N_192),
	.D(N_200),
	.Y(N_104)
);
defparam un1_i2c_bus_ready_cnt_i_0.INIT=16'hFF40;
// @9:300
  CFG4 \p_i2c_data_state_machine.bit_counter_7_i_i_a2_0[0]  (
	.A(bit_counter[0]),
	.B(i2c_state_cur[16]),
	.C(N_191),
	.D(status_sig_RNI3SH5_0),
	.Y(N_329)
);
defparam \p_i2c_data_state_machine.bit_counter_7_i_i_a2_0[0] .INIT=16'hAAA2;
// @9:287
  CFG4 \i2c_state_cur_ns_0_a2_2[13]  (
	.A(N_327_i),
	.B(status_sig_RNI3SH5_0),
	.C(i2c_state_cur[16]),
	.D(N_191),
	.Y(N_360)
);
defparam \i2c_state_cur_ns_0_a2_2[13] .INIT=16'h0020;
// @9:287
  CFG4 \status_sig_ns_0_0_a2_1[1]  (
	.A(N_327_i),
	.B(status_sig_RNI3SH5_0),
	.C(i2c_state_cur[16]),
	.D(N_191),
	.Y(N_445)
);
defparam \status_sig_ns_0_0_a2_1[1] .INIT=16'h0010;
// @9:300
  CFG4 \p_i2c_data_state_machine.bit_counter_7_0_o2[1]  (
	.A(bit_counter[0]),
	.B(i2c_state_cur[16]),
	.C(N_191),
	.D(status_sig_RNI3SH5_0),
	.Y(N_223)
);
defparam \p_i2c_data_state_machine.bit_counter_7_0_o2[1] .INIT=16'hFFFB;
// @10:330
  CFG4 un1_seq_state_cur_4_0 (
	.A(seq_state_cur[1]),
	.B(i2c_write_d),
	.C(N_213),
	.D(seq_state_cur[0]),
	.Y(un1_seq_state_cur_4)
);
defparam un1_seq_state_cur_4_0.INIT=16'hCC8A;
// @10:272
  CFG4 \mem_delay_cnt_5_iv_i[0]  (
	.A(mem_done_c),
	.B(N_86_i_Z),
	.C(mem_delay_cnt_0),
	.D(uSRAM_C_BLK_sig),
	.Y(mem_delay_cnt_5_iv_i_0)
);
defparam \mem_delay_cnt_5_iv_i[0] .INIT=16'hFD00;
// @10:330
  CFG4 \p_sequence_run.seq_last_instr_4_iv_i  (
	.A(un5_seq_enable),
	.B(status_sig_RNI3SH5_0),
	.C(seq_enable),
	.D(seq_last_instr),
	.Y(seq_last_instr_4_iv_i)
);
defparam \p_sequence_run.seq_last_instr_4_iv_i .INIT=16'hF080;
// @10:330
  CFG2 un1_seq_state_cur_3_i_0_a2_RNITV8H (
	.A(N_396),
	.B(seq_state_cur[0]),
	.Y(N_73_i)
);
defparam un1_seq_state_cur_3_i_0_a2_RNITV8H.INIT=4'h1;
// @9:242
  CFG3 i2c_bus_ready_RNO (
	.A(un20_i2c_bus_ready_cnt_0_data_tmp[7]),
	.B(N_214),
	.C(N_192),
	.Y(N_98_i)
);
defparam i2c_bus_ready_RNO.INIT=8'h04;
// @9:300
  CFG3 \p_i2c_data_state_machine.bit_counter_7_i_0_o2[2]  (
	.A(i2c_state_cur[16]),
	.B(un40_i2c_state_cur_i_0),
	.C(status_sig_RNI3SH5_0),
	.Y(N_197)
);
defparam \p_i2c_data_state_machine.bit_counter_7_i_0_o2[2] .INIT=8'hDF;
// @9:287
  CFG4 \i2c_state_cur_RNO[14]  (
	.A(i2c_state_cur[15]),
	.B(i2c_state_cur[14]),
	.C(N_222_i),
	.D(N_338),
	.Y(N_149_i)
);
defparam \i2c_state_cur_RNO[14] .INIT=16'h00AC;
// @9:287
  CFG4 \i2c_state_cur_ns_i_0_a2_RNIEBG91[2]  (
	.A(N_222_i),
	.B(N_214),
	.C(i2c_state_cur[16]),
	.D(N_338),
	.Y(N_183_i)
);
defparam \i2c_state_cur_ns_i_0_a2_RNIEBG91[2] .INIT=16'h003A;
// @9:287
  CFG4 \status_sig_ns_i_0_0[0]  (
	.A(i2c_state_cur[16]),
	.B(status_sig_ns_i_0_a2_1_2[0]),
	.C(status_sig_RNI3SH5_0),
	.D(N_362),
	.Y(status_sig_ns_i_0_0[0])
);
defparam \status_sig_ns_i_0_0[0] .INIT=16'hFF08;
// @9:287
  CFG2 \status_sig_ns_0_0_0[1]  (
	.A(N_445),
	.B(N_362),
	.Y(status_sig_ns_0_0_0[1])
);
defparam \status_sig_ns_0_0_0[1] .INIT=4'hE;
// @9:287
  CFG4 \i2c_state_cur_ns_0_0[0]  (
	.A(i2c_state_cur[8]),
	.B(N_248),
	.C(N_222_i),
	.D(N_355),
	.Y(i2c_state_cur_ns_0_0[0])
);
defparam \i2c_state_cur_ns_0_0[0] .INIT=16'hFFE0;
// @10:330
  CFG4 \seq_state_cur_ns_0_0[0]  (
	.A(seq_state_cur[1]),
	.B(seq_last_instr),
	.C(seq_state_cur_ns_0_0_1[0]),
	.D(N_261),
	.Y(seq_state_cur_ns_0)
);
defparam \seq_state_cur_ns_0_0[0] .INIT=16'hF2F0;
// @10:173
  CFG3 un1_i2c_bus_ready_1_sqmuxa_1_i_0_RNITKAP5 (
	.A(N_200),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z),
	.C(un1_i2c_bus_ready_1_sqmuxa_1_i_0_Z),
	.Y(i2c_clk_cnte)
);
defparam un1_i2c_bus_ready_1_sqmuxa_1_i_0_RNITKAP5.INIT=8'h37;
// @9:242
  CFG4 i2c_bus_ready_1_sqmuxa_1_i (
	.A(N_192),
	.B(i2c_bus_busy_c),
	.C(N_214),
	.D(un20_i2c_bus_ready_cnt_0_data_tmp[7]),
	.Y(i2c_bus_ready_1_sqmuxa_1_i_Z)
);
defparam i2c_bus_ready_1_sqmuxa_1_i.INIT=16'hCCDC;
// @10:173
  CFG3 un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5 (
	.A(un20_i2c_bus_ready_cnt_0_data_tmp[7]),
	.B(N_200),
	.C(N_192),
	.Y(un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z)
);
defparam un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5.INIT=8'h32;
// @9:287
  CFG4 un1_i2c_instr_reg_0_sqmuxa_0_a2 (
	.A(un1_i2c_instr_reg_0_sqmuxa_0_a2_0),
	.B(i2c_int_c),
	.C(N_214),
	.D(un40_i2c_state_cur_i_0),
	.Y(un1_i2c_instr_reg_0_sqmuxa_0_a2_Z)
);
defparam un1_i2c_instr_reg_0_sqmuxa_0_a2.INIT=16'h0A8A;
// @9:287
  CFG4 \i2c_state_cur_ns_0_1[13]  (
	.A(uSRAM_B_DOUT_sig[9]),
	.B(seq_enable),
	.C(N_197),
	.D(N_251),
	.Y(i2c_state_cur_ns_0_1[13])
);
defparam \i2c_state_cur_ns_0_1[13] .INIT=16'h080F;
// @9:301
  CFG4 \p_i2c_data_state_machine.did_ack_4_0_0_0  (
	.A(did_ack_Z),
	.B(un40_i2c_state_cur_i_0),
	.C(status_sig_RNI3SH5_0),
	.D(N_325),
	.Y(did_ack_4)
);
defparam \p_i2c_data_state_machine.did_ack_4_0_0_0 .INIT=16'hFF8A;
// @9:287
  CFG4 \status_sig_ns_i_0_1[0]  (
	.A(i2c_read_reg[0]),
	.B(i2c_instr_reg[0]),
	.C(N_445),
	.D(status_sig_ns_i_0_0[0]),
	.Y(status_sig_ns_i_0_1[0])
);
defparam \status_sig_ns_i_0_1[0] .INIT=16'hFFD0;
// @9:287
  CFG4 \i2c_state_cur_ns_0[0]  (
	.A(status_sig_RNI3SH5_0),
	.B(i2c_state_cur[16]),
	.C(N_203_i),
	.D(i2c_state_cur_ns_0_0[0]),
	.Y(i2c_state_cur_ns[0])
);
defparam \i2c_state_cur_ns_0[0] .INIT=16'hFF80;
// @9:287
  CFG4 \status_sig_ns_0_0[1]  (
	.A(i2c_int_c),
	.B(i2c_state_cur[16]),
	.C(status_sig_ns_0_0_0[1]),
	.D(N_203_i),
	.Y(status_sig_ns[1])
);
defparam \status_sig_ns_0_0[1] .INIT=16'hFAF2;
// @9:300
  CFG4 \p_i2c_data_state_machine.bit_counter_7_i_i[0]  (
	.A(N_329),
	.B(N_204),
	.C(N_197),
	.D(N_223),
	.Y(N_82)
);
defparam \p_i2c_data_state_machine.bit_counter_7_i_i[0] .INIT=16'hAFEF;
// @9:287
  CFG4 \i2c_state_cur_ns_i_i_a2_0[5]  (
	.A(i2c_instruct_c[1]),
	.B(i2c_instruct_c[0]),
	.C(N_385),
	.D(N_197),
	.Y(N_340)
);
defparam \i2c_state_cur_ns_i_i_a2_0[5] .INIT=16'h0020;
// @9:287
  CFG4 \i2c_state_cur_ns_0[13]  (
	.A(N_222_i),
	.B(i2c_state_cur[3]),
	.C(i2c_state_cur_ns_0_1[13]),
	.D(N_360),
	.Y(i2c_state_cur_ns[13])
);
defparam \i2c_state_cur_ns_0[13] .INIT=16'hFFF4;
// @9:287
  CFG3 \i2c_state_cur_ns_i_i_a2_0_1[9]  (
	.A(i2c_instruct_c[0]),
	.B(N_385),
	.C(N_197),
	.Y(N_343_1)
);
defparam \i2c_state_cur_ns_i_i_a2_0_1[9] .INIT=8'h08;
// @9:300
  CFG4 \p_i2c_data_state_machine.bit_counter_7_0[1]  (
	.A(bit_counter[2]),
	.B(bit_counter[1]),
	.C(N_223),
	.D(N_197),
	.Y(bit_counter_7[1])
);
defparam \p_i2c_data_state_machine.bit_counter_7_0[1] .INIT=16'hC2FF;
// @10:330
  CFG4 \seq_state_cur_ns_0_i_o2_0_RNIQTSO[1]  (
	.A(N_321),
	.B(N_257),
	.C(seq_state_cur[1]),
	.D(seq_state_cur_ns_0_i_0[1]),
	.Y(N_74_i)
);
defparam \seq_state_cur_ns_0_i_o2_0_RNIQTSO[1] .INIT=16'h0051;
// @9:287
  CFG4 \i2c_state_cur_ns_i_i_0[5]  (
	.A(i2c_state_cur[11]),
	.B(i2c_state_cur[16]),
	.C(N_222_i),
	.D(N_340),
	.Y(i2c_state_cur_ns_i_i_0[5])
);
defparam \i2c_state_cur_ns_i_i_0[5] .INIT=16'hFF8A;
// @9:287
  CFG4 \i2c_state_cur_ns_i_i_a2_1[1]  (
	.A(uSRAM_B_DOUT_sig[1]),
	.B(uSRAM_B_DOUT_sig[0]),
	.C(N_384),
	.D(N_197),
	.Y(N_353)
);
defparam \i2c_state_cur_ns_i_i_a2_1[1] .INIT=16'h0040;
// @9:287
  CFG4 \i2c_state_cur_ns_i_i_a2_1[9]  (
	.A(uSRAM_B_DOUT_sig[1]),
	.B(uSRAM_B_DOUT_sig[0]),
	.C(N_384),
	.D(N_197),
	.Y(N_344)
);
defparam \i2c_state_cur_ns_i_i_a2_1[9] .INIT=16'h0080;
// @9:287
  CFG4 \bit_counter_RNO[2]  (
	.A(bit_counter[2]),
	.B(bit_counter[1]),
	.C(N_223),
	.D(N_197),
	.Y(N_191_i)
);
defparam \bit_counter_RNO[2] .INIT=16'hA8FC;
// @9:287
  CFG4 \status_sig_RNO[0]  (
	.A(i2c_status_out_c_0),
	.B(i2c_state_cur[16]),
	.C(status_sig_ns_i_0_1[0]),
	.D(N_203_i),
	.Y(N_485_i)
);
defparam \status_sig_RNO[0] .INIT=16'h0A0E;
// @9:287
  CFG4 \i2c_state_cur_ns_i_i[5]  (
	.A(N_384),
	.B(i2c_state_cur_ns_i_i_a2_1_0[5]),
	.C(i2c_state_cur_ns_i_i_0[5]),
	.D(N_197),
	.Y(N_109)
);
defparam \i2c_state_cur_ns_i_i[5] .INIT=16'hF0F8;
// @9:287
  CFG4 \i2c_state_cur_ns_i_i[9]  (
	.A(N_344),
	.B(N_343_1),
	.C(i2c_instruct_c[1]),
	.D(N_342),
	.Y(N_111)
);
defparam \i2c_state_cur_ns_i_i[9] .INIT=16'hFFEA;
// @9:287
  CFG4 \i2c_state_cur_ns_i_i[1]  (
	.A(i2c_instruct_c[1]),
	.B(N_351),
	.C(N_353),
	.D(N_343_1),
	.Y(N_123)
);
defparam \i2c_state_cur_ns_i_i[1] .INIT=16'hFDFC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_Core */

module I2C_Instruction_RAM (
  PCLK,
  RSTn,
  adr_to_mem,
  data_to_mem,
  bus_active,
  bus_rw_instr,
  bus_w_en,
  mem_to_bus,
  mem_done,
  seq_enable,
  seq_finished,
  seq_count,
  i2c_initiate,
  i2c_instruct,
  i2c_clk_div_in,
  i2c_bus_busy,
  i2c_int,
  i2c_status_out,
  i2c_data_in,
  i2c_data_out,
  SDAI,
  SDAO,
  SDAE,
  SCLI,
  SCLO,
  SCLE
)
;

/*  Synopsys
.origName=I2C_Instruction_RAM
.langParams="g_auto_reg_max g_filter_length"
g_auto_reg_max=64
g_filter_length=3
 */
input PCLK ;
input RSTn ;
input [5:0] adr_to_mem ;
input [7:0] data_to_mem ;
input bus_active ;
input bus_rw_instr ;
input bus_w_en ;
output [7:0] mem_to_bus ;
output mem_done ;
input seq_enable ;
output seq_finished ;
output [5:0] seq_count ;
input i2c_initiate ;
input [2:0] i2c_instruct ;
input [15:0] i2c_clk_div_in ;
output i2c_bus_busy ;
output i2c_int ;
output [1:0] i2c_status_out ;
input [7:0] i2c_data_in ;
output [7:0] i2c_data_out ;
input SDAI ;
output SDAO ;
output SDAE ;
input SCLI ;
output SCLO ;
output SCLE ;
wire PCLK ;
wire RSTn ;
wire bus_active ;
wire bus_rw_instr ;
wire bus_w_en ;
wire mem_done ;
wire seq_enable ;
wire seq_finished ;
wire i2c_initiate ;
wire i2c_bus_busy ;
wire i2c_int ;
wire SDAI ;
wire SDAO ;
wire SDAE ;
wire SCLI ;
wire SCLO ;
wire SCLE ;
wire [0:0] mem_delay_cnt;
wire [9:0] uSRAM_B_DOUT_sig;
wire [9:0] uSRAM_A_DOUT_sig;
wire [1:0] instr_bits_to_mem;
wire [7:0] data_bits_to_mem;
wire [5:0] \p_sequence_run.sequence_cnt_6 ;
wire [1:0] seq_state_cur;
wire [0:0] seq_state_cur_ns;
wire [0:0] i2c_status_out_c;
wire [0:0] status_sig_RNI3SH5;
wire [5:0] uSRAM_C_ADDR_sig_i_m2;
wire [1:0] mem_to_bus_i_m2;
wire [5:0] adr_to_mem_c;
wire [7:0] data_to_mem_c;
wire [2:0] i2c_instruct_c;
wire [15:1] i2c_clk_div_in_c;
wire [7:0] i2c_data_in_c;
wire [7:2] mem_to_bus_c;
wire [5:0] seq_count_c;
wire [7:0] i2c_data_out_c;
wire [0:0] mem_delay_cnt_5_iv_i;
wire un1_seq_finished_sig_1_sqmuxa_0_a2 ;
wire VCC ;
wire GND ;
wire i2c_run_Z ;
wire seq_write_Z ;
wire i2c_write_d_Z ;
wire sequence_cnt_0_sqmuxa ;
wire N_13 ;
wire N_14 ;
wire N_15 ;
wire N_16 ;
wire seq_write_0_sqmuxa ;
wire seq_state_cur_3_sqmuxa_0_a3_0_a2 ;
wire seq_last_instr_Z ;
wire mem_done_c ;
wire i2c_int_c ;
wire uSRAM_C_BLK_sig_Z ;
wire PCLK_c ;
wire RSTn_c ;
wire bus_active_c ;
wire bus_rw_instr_c ;
wire bus_w_en_c ;
wire NN_1 ;
wire i2c_initiate_c ;
wire SDAI_c ;
wire SCLI_c ;
wire seq_finished_c ;
wire i2c_bus_busy_c ;
wire un1_seq_state_cur_4 ;
wire un1_sequence_cnt_c1 ;
wire un1_sequence_cnt_c4 ;
wire \I2C_Core_0.sequence_cnt_0_sqmuxa_0_a2_1  ;
wire un1_sequence_cnt_ac0_3_out ;
wire N_207_i ;
wire \I2C_Core_0.SCLO_sig_i  ;
wire \I2C_Core_0.SDAO_sig_i  ;
wire un1_mem_done_sig6_i ;
wire N_74_i ;
wire \p_sequence_run.seq_last_instr_4_iv_i  ;
wire N_73_i ;
wire N_131_i ;
wire PCLK_ibuf_Z ;
wire RSTn_ibuf_Z ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
  CLKINT RSTn_ibuf_RNICUT3 (
	.Y(RSTn_c),
	.A(RSTn_ibuf_Z)
);
  CLKINT PCLK_ibuf_RNIFTKA (
	.Y(PCLK_c),
	.A(PCLK_ibuf_Z)
);
// @10:330
  SLE \sequence_cnt[0]  (
	.Q(seq_count_c[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_sequence_run.sequence_cnt_6 [0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:330
  SLE \sequence_cnt[1]  (
	.Q(seq_count_c[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_sequence_run.sequence_cnt_6 [1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:330
  SLE \sequence_cnt[2]  (
	.Q(seq_count_c[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_sequence_run.sequence_cnt_6 [2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:330
  SLE \sequence_cnt[3]  (
	.Q(seq_count_c[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_sequence_run.sequence_cnt_6 [3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:330
  SLE \sequence_cnt[4]  (
	.Q(seq_count_c[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_sequence_run.sequence_cnt_6 [4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:330
  SLE \sequence_cnt[5]  (
	.Q(seq_count_c[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_sequence_run.sequence_cnt_6 [5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:330
  SLE i2c_write_d (
	.Q(i2c_write_d_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(un1_seq_state_cur_4),
	.EN(RSTn_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:330
  SLE seq_finished_sig (
	.Q(seq_finished_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(NN_1),
	.EN(un1_seq_finished_sig_1_sqmuxa_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:330
  SLE i2c_run (
	.Q(i2c_run_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(seq_state_cur[1]),
	.EN(N_73_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:330
  SLE seq_last_instr (
	.Q(seq_last_instr_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_sequence_run.seq_last_instr_4_iv_i ),
	.EN(N_207_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:330
  SLE \seq_state_cur[0]  (
	.Q(seq_state_cur[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(seq_state_cur_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:330
  SLE \seq_state_cur[1]  (
	.Q(seq_state_cur[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_74_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:272
  SLE \mem_delay_cnt[0]  (
	.Q(mem_delay_cnt[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(mem_delay_cnt_5_iv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:272
  SLE mem_done_sig (
	.Q(mem_done_c),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(un1_mem_done_sig6_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:330
  SLE seq_write (
	.Q(seq_write_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(seq_write_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:30
  INBUF PCLK_ibuf (
	.Y(PCLK_ibuf_Z),
	.PAD(PCLK)
);
// @10:31
  INBUF RSTn_ibuf (
	.Y(RSTn_ibuf_Z),
	.PAD(RSTn)
);
// @10:33
  INBUF \adr_to_mem_ibuf[0]  (
	.Y(adr_to_mem_c[0]),
	.PAD(adr_to_mem[0])
);
// @10:33
  INBUF \adr_to_mem_ibuf[1]  (
	.Y(adr_to_mem_c[1]),
	.PAD(adr_to_mem[1])
);
// @10:33
  INBUF \adr_to_mem_ibuf[2]  (
	.Y(adr_to_mem_c[2]),
	.PAD(adr_to_mem[2])
);
// @10:33
  INBUF \adr_to_mem_ibuf[3]  (
	.Y(adr_to_mem_c[3]),
	.PAD(adr_to_mem[3])
);
// @10:33
  INBUF \adr_to_mem_ibuf[4]  (
	.Y(adr_to_mem_c[4]),
	.PAD(adr_to_mem[4])
);
// @10:33
  INBUF \adr_to_mem_ibuf[5]  (
	.Y(adr_to_mem_c[5]),
	.PAD(adr_to_mem[5])
);
// @10:34
  INBUF \data_to_mem_ibuf[0]  (
	.Y(data_to_mem_c[0]),
	.PAD(data_to_mem[0])
);
// @10:34
  INBUF \data_to_mem_ibuf[1]  (
	.Y(data_to_mem_c[1]),
	.PAD(data_to_mem[1])
);
// @10:34
  INBUF \data_to_mem_ibuf[2]  (
	.Y(data_to_mem_c[2]),
	.PAD(data_to_mem[2])
);
// @10:34
  INBUF \data_to_mem_ibuf[3]  (
	.Y(data_to_mem_c[3]),
	.PAD(data_to_mem[3])
);
// @10:34
  INBUF \data_to_mem_ibuf[4]  (
	.Y(data_to_mem_c[4]),
	.PAD(data_to_mem[4])
);
// @10:34
  INBUF \data_to_mem_ibuf[5]  (
	.Y(data_to_mem_c[5]),
	.PAD(data_to_mem[5])
);
// @10:34
  INBUF \data_to_mem_ibuf[6]  (
	.Y(data_to_mem_c[6]),
	.PAD(data_to_mem[6])
);
// @10:34
  INBUF \data_to_mem_ibuf[7]  (
	.Y(data_to_mem_c[7]),
	.PAD(data_to_mem[7])
);
// @10:35
  INBUF bus_active_ibuf (
	.Y(bus_active_c),
	.PAD(bus_active)
);
// @10:36
  INBUF bus_rw_instr_ibuf (
	.Y(bus_rw_instr_c),
	.PAD(bus_rw_instr)
);
// @10:37
  INBUF bus_w_en_ibuf (
	.Y(bus_w_en_c),
	.PAD(bus_w_en)
);
// @10:42
  INBUF seq_enable_ibuf (
	.Y(NN_1),
	.PAD(seq_enable)
);
// @10:52
  INBUF i2c_initiate_ibuf (
	.Y(i2c_initiate_c),
	.PAD(i2c_initiate)
);
// @10:53
  INBUF \i2c_instruct_ibuf[0]  (
	.Y(i2c_instruct_c[0]),
	.PAD(i2c_instruct[0])
);
// @10:53
  INBUF \i2c_instruct_ibuf[1]  (
	.Y(i2c_instruct_c[1]),
	.PAD(i2c_instruct[1])
);
// @10:53
  INBUF \i2c_instruct_ibuf[2]  (
	.Y(i2c_instruct_c[2]),
	.PAD(i2c_instruct[2])
);
// @10:54
  INBUF \i2c_clk_div_in_ibuf[1]  (
	.Y(i2c_clk_div_in_c[1]),
	.PAD(i2c_clk_div_in[1])
);
// @10:54
  INBUF \i2c_clk_div_in_ibuf[2]  (
	.Y(i2c_clk_div_in_c[2]),
	.PAD(i2c_clk_div_in[2])
);
// @10:54
  INBUF \i2c_clk_div_in_ibuf[3]  (
	.Y(i2c_clk_div_in_c[3]),
	.PAD(i2c_clk_div_in[3])
);
// @10:54
  INBUF \i2c_clk_div_in_ibuf[4]  (
	.Y(i2c_clk_div_in_c[4]),
	.PAD(i2c_clk_div_in[4])
);
// @10:54
  INBUF \i2c_clk_div_in_ibuf[5]  (
	.Y(i2c_clk_div_in_c[5]),
	.PAD(i2c_clk_div_in[5])
);
// @10:54
  INBUF \i2c_clk_div_in_ibuf[6]  (
	.Y(i2c_clk_div_in_c[6]),
	.PAD(i2c_clk_div_in[6])
);
// @10:54
  INBUF \i2c_clk_div_in_ibuf[7]  (
	.Y(i2c_clk_div_in_c[7]),
	.PAD(i2c_clk_div_in[7])
);
// @10:54
  INBUF \i2c_clk_div_in_ibuf[8]  (
	.Y(i2c_clk_div_in_c[8]),
	.PAD(i2c_clk_div_in[8])
);
// @10:54
  INBUF \i2c_clk_div_in_ibuf[9]  (
	.Y(i2c_clk_div_in_c[9]),
	.PAD(i2c_clk_div_in[9])
);
// @10:54
  INBUF \i2c_clk_div_in_ibuf[10]  (
	.Y(i2c_clk_div_in_c[10]),
	.PAD(i2c_clk_div_in[10])
);
// @10:54
  INBUF \i2c_clk_div_in_ibuf[11]  (
	.Y(i2c_clk_div_in_c[11]),
	.PAD(i2c_clk_div_in[11])
);
// @10:54
  INBUF \i2c_clk_div_in_ibuf[12]  (
	.Y(i2c_clk_div_in_c[12]),
	.PAD(i2c_clk_div_in[12])
);
// @10:54
  INBUF \i2c_clk_div_in_ibuf[13]  (
	.Y(i2c_clk_div_in_c[13]),
	.PAD(i2c_clk_div_in[13])
);
// @10:54
  INBUF \i2c_clk_div_in_ibuf[14]  (
	.Y(i2c_clk_div_in_c[14]),
	.PAD(i2c_clk_div_in[14])
);
// @10:54
  INBUF \i2c_clk_div_in_ibuf[15]  (
	.Y(i2c_clk_div_in_c[15]),
	.PAD(i2c_clk_div_in[15])
);
// @10:58
  INBUF \i2c_data_in_ibuf[0]  (
	.Y(i2c_data_in_c[0]),
	.PAD(i2c_data_in[0])
);
// @10:58
  INBUF \i2c_data_in_ibuf[1]  (
	.Y(i2c_data_in_c[1]),
	.PAD(i2c_data_in[1])
);
// @10:58
  INBUF \i2c_data_in_ibuf[2]  (
	.Y(i2c_data_in_c[2]),
	.PAD(i2c_data_in[2])
);
// @10:58
  INBUF \i2c_data_in_ibuf[3]  (
	.Y(i2c_data_in_c[3]),
	.PAD(i2c_data_in[3])
);
// @10:58
  INBUF \i2c_data_in_ibuf[4]  (
	.Y(i2c_data_in_c[4]),
	.PAD(i2c_data_in[4])
);
// @10:58
  INBUF \i2c_data_in_ibuf[5]  (
	.Y(i2c_data_in_c[5]),
	.PAD(i2c_data_in[5])
);
// @10:58
  INBUF \i2c_data_in_ibuf[6]  (
	.Y(i2c_data_in_c[6]),
	.PAD(i2c_data_in[6])
);
// @10:58
  INBUF \i2c_data_in_ibuf[7]  (
	.Y(i2c_data_in_c[7]),
	.PAD(i2c_data_in[7])
);
// @10:63
  INBUF SDAI_ibuf (
	.Y(SDAI_c),
	.PAD(SDAI)
);
// @10:67
  INBUF SCLI_ibuf (
	.Y(SCLI_c),
	.PAD(SCLI)
);
// @10:39
  OUTBUF \mem_to_bus_obuf[0]  (
	.PAD(mem_to_bus[0]),
	.D(mem_to_bus_i_m2[0])
);
// @10:39
  OUTBUF \mem_to_bus_obuf[1]  (
	.PAD(mem_to_bus[1]),
	.D(mem_to_bus_i_m2[1])
);
// @10:39
  OUTBUF \mem_to_bus_obuf[2]  (
	.PAD(mem_to_bus[2]),
	.D(mem_to_bus_c[2])
);
// @10:39
  OUTBUF \mem_to_bus_obuf[3]  (
	.PAD(mem_to_bus[3]),
	.D(mem_to_bus_c[3])
);
// @10:39
  OUTBUF \mem_to_bus_obuf[4]  (
	.PAD(mem_to_bus[4]),
	.D(mem_to_bus_c[4])
);
// @10:39
  OUTBUF \mem_to_bus_obuf[5]  (
	.PAD(mem_to_bus[5]),
	.D(mem_to_bus_c[5])
);
// @10:39
  OUTBUF \mem_to_bus_obuf[6]  (
	.PAD(mem_to_bus[6]),
	.D(mem_to_bus_c[6])
);
// @10:39
  OUTBUF \mem_to_bus_obuf[7]  (
	.PAD(mem_to_bus[7]),
	.D(mem_to_bus_c[7])
);
// @10:40
  OUTBUF mem_done_obuf (
	.PAD(mem_done),
	.D(mem_done_c)
);
// @10:43
  OUTBUF seq_finished_obuf (
	.PAD(seq_finished),
	.D(seq_finished_c)
);
// @10:48
  OUTBUF \seq_count_obuf[0]  (
	.PAD(seq_count[0]),
	.D(seq_count_c[0])
);
// @10:48
  OUTBUF \seq_count_obuf[1]  (
	.PAD(seq_count[1]),
	.D(seq_count_c[1])
);
// @10:48
  OUTBUF \seq_count_obuf[2]  (
	.PAD(seq_count[2]),
	.D(seq_count_c[2])
);
// @10:48
  OUTBUF \seq_count_obuf[3]  (
	.PAD(seq_count[3]),
	.D(seq_count_c[3])
);
// @10:48
  OUTBUF \seq_count_obuf[4]  (
	.PAD(seq_count[4]),
	.D(seq_count_c[4])
);
// @10:48
  OUTBUF \seq_count_obuf[5]  (
	.PAD(seq_count[5]),
	.D(seq_count_c[5])
);
// @10:55
  OUTBUF i2c_bus_busy_obuf (
	.PAD(i2c_bus_busy),
	.D(i2c_bus_busy_c)
);
// @10:56
  OUTBUF i2c_int_obuf (
	.PAD(i2c_int),
	.D(i2c_int_c)
);
// @10:57
  OUTBUF \i2c_status_out_obuf[0]  (
	.PAD(i2c_status_out[0]),
	.D(i2c_status_out_c[0])
);
// @10:57
  OUTBUF \i2c_status_out_obuf[1]  (
	.PAD(i2c_status_out[1]),
	.D(i2c_int_c)
);
// @10:59
  OUTBUF \i2c_data_out_obuf[0]  (
	.PAD(i2c_data_out[0]),
	.D(i2c_data_out_c[0])
);
// @10:59
  OUTBUF \i2c_data_out_obuf[1]  (
	.PAD(i2c_data_out[1]),
	.D(i2c_data_out_c[1])
);
// @10:59
  OUTBUF \i2c_data_out_obuf[2]  (
	.PAD(i2c_data_out[2]),
	.D(i2c_data_out_c[2])
);
// @10:59
  OUTBUF \i2c_data_out_obuf[3]  (
	.PAD(i2c_data_out[3]),
	.D(i2c_data_out_c[3])
);
// @10:59
  OUTBUF \i2c_data_out_obuf[4]  (
	.PAD(i2c_data_out[4]),
	.D(i2c_data_out_c[4])
);
// @10:59
  OUTBUF \i2c_data_out_obuf[5]  (
	.PAD(i2c_data_out[5]),
	.D(i2c_data_out_c[5])
);
// @10:59
  OUTBUF \i2c_data_out_obuf[6]  (
	.PAD(i2c_data_out[6]),
	.D(i2c_data_out_c[6])
);
// @10:59
  OUTBUF \i2c_data_out_obuf[7]  (
	.PAD(i2c_data_out[7]),
	.D(i2c_data_out_c[7])
);
// @10:64
  OUTBUF SDAO_obuf (
	.PAD(SDAO),
	.D(GND)
);
// @10:65
  OUTBUF SDAE_obuf (
	.PAD(SDAE),
	.D(\I2C_Core_0.SDAO_sig_i )
);
// @10:68
  OUTBUF SCLO_obuf (
	.PAD(SCLO),
	.D(GND)
);
// @10:69
  OUTBUF SCLE_obuf (
	.PAD(SCLE),
	.D(\I2C_Core_0.SCLO_sig_i )
);
// @10:77
  RAM64x18 i2c_seq_regs_1_i2c_seq_regs_1_0_0 (
	.A_DOUT({NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, uSRAM_A_DOUT_sig[9:0]}),
	.B_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, uSRAM_B_DOUT_sig[9:0]}),
	.BUSY(NC16),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(PCLK_c),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(RSTn_c),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({adr_to_mem_c[5:0], GND, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(PCLK_c),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(RSTn_c),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({seq_count_c[5:0], GND, GND, GND, GND}),
	.C_CLK(PCLK_c),
	.C_ADDR({uSRAM_C_ADDR_sig_i_m2[5:0], GND, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, instr_bits_to_mem[1:0], data_bits_to_mem[7:0]}),
	.C_WEN(N_131_i),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({VCC, GND, GND}),
	.B_EN(VCC),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({VCC, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({VCC, GND, GND}),
	.SII_LOCK(GND)
);
defparam i2c_seq_regs_1_i2c_seq_regs_1_0_0.RAMINDEX="i2c_seq_regs_1[9:0]%64%10%SPEED%0%0";
// @10:367
  CFG4 un1_sequence_cnt_ac0_5 (
	.A(seq_count_c[1]),
	.B(seq_count_c[2]),
	.C(seq_count_c[3]),
	.D(un1_sequence_cnt_c1),
	.Y(un1_sequence_cnt_c4)
);
defparam un1_sequence_cnt_ac0_5.INIT=16'h8000;
// @10:367
  CFG2 un1_sequence_cnt_ac0_3_s (
	.A(seq_count_c[1]),
	.B(seq_count_c[2]),
	.Y(un1_sequence_cnt_ac0_3_out)
);
defparam un1_sequence_cnt_ac0_3_s.INIT=4'h8;
// @10:321
  CFG2 uSRAM_C_BLK_sig (
	.A(seq_write_Z),
	.B(bus_w_en_c),
	.Y(uSRAM_C_BLK_sig_Z)
);
defparam uSRAM_C_BLK_sig.INIT=4'hE;
// @10:367
  CFG4 un1_sequence_cnt_ac0 (
	.A(\I2C_Core_0.sequence_cnt_0_sqmuxa_0_a2_1 ),
	.B(status_sig_RNI3SH5[0]),
	.C(seq_count_c[0]),
	.D(seq_state_cur[0]),
	.Y(un1_sequence_cnt_c1)
);
defparam un1_sequence_cnt_ac0.INIT=16'h8000;
// @10:339
  CFG3 \p_sequence_run.sequence_cnt_6[0]  (
	.A(seq_state_cur_3_sqmuxa_0_a3_0_a2),
	.B(sequence_cnt_0_sqmuxa),
	.C(seq_count_c[0]),
	.Y(\p_sequence_run.sequence_cnt_6 [0])
);
defparam \p_sequence_run.sequence_cnt_6[0] .INIT=8'h14;
// @10:339
  CFG3 \p_sequence_run.sequence_cnt_6[1]  (
	.A(seq_state_cur_3_sqmuxa_0_a3_0_a2),
	.B(un1_sequence_cnt_c1),
	.C(seq_count_c[1]),
	.Y(\p_sequence_run.sequence_cnt_6 [1])
);
defparam \p_sequence_run.sequence_cnt_6[1] .INIT=8'h14;
// @10:339
  CFG4 \p_sequence_run.sequence_cnt_6[3]  (
	.A(seq_state_cur_3_sqmuxa_0_a3_0_a2),
	.B(un1_sequence_cnt_c1),
	.C(seq_count_c[3]),
	.D(un1_sequence_cnt_ac0_3_out),
	.Y(\p_sequence_run.sequence_cnt_6 [3])
);
defparam \p_sequence_run.sequence_cnt_6[3] .INIT=16'h1450;
// @10:339
  CFG4 \p_sequence_run.sequence_cnt_6[2]  (
	.A(seq_state_cur_3_sqmuxa_0_a3_0_a2),
	.B(un1_sequence_cnt_c1),
	.C(seq_count_c[2]),
	.D(seq_count_c[1]),
	.Y(\p_sequence_run.sequence_cnt_6 [2])
);
defparam \p_sequence_run.sequence_cnt_6[2] .INIT=16'h1450;
// @10:339
  CFG3 \p_sequence_run.sequence_cnt_6[4]  (
	.A(seq_state_cur_3_sqmuxa_0_a3_0_a2),
	.B(un1_sequence_cnt_c4),
	.C(seq_count_c[4]),
	.Y(\p_sequence_run.sequence_cnt_6 [4])
);
defparam \p_sequence_run.sequence_cnt_6[4] .INIT=8'h14;
// @10:339
  CFG4 \p_sequence_run.sequence_cnt_6[5]  (
	.A(seq_state_cur_3_sqmuxa_0_a3_0_a2),
	.B(un1_sequence_cnt_c4),
	.C(seq_count_c[5]),
	.D(seq_count_c[4]),
	.Y(\p_sequence_run.sequence_cnt_6 [5])
);
defparam \p_sequence_run.sequence_cnt_6[5] .INIT=16'h1450;
// @10:173
  I2C_Core I2C_Core_0 (
	.seq_state_cur_ns_0(seq_state_cur_ns[0]),
	.mem_delay_cnt_5_iv_i_0(mem_delay_cnt_5_iv_i[0]),
	.instr_bits_to_mem(instr_bits_to_mem[1:0]),
	.data_bits_to_mem(data_bits_to_mem[7:0]),
	.data_to_mem_c(data_to_mem_c[7:0]),
	.i2c_instruct_c(i2c_instruct_c[2:0]),
	.mem_delay_cnt_0(mem_delay_cnt[0]),
	.seq_state_cur(seq_state_cur[1:0]),
	.uSRAM_C_ADDR_sig_i_m2(uSRAM_C_ADDR_sig_i_m2[5:0]),
	.adr_to_mem_c(adr_to_mem_c[5:0]),
	.seq_count_c(seq_count_c[5:0]),
	.mem_to_bus_i_m2(mem_to_bus_i_m2[1:0]),
	.uSRAM_A_DOUT_sig(uSRAM_A_DOUT_sig[9:0]),
	.uSRAM_B_DOUT_sig(uSRAM_B_DOUT_sig[9:0]),
	.mem_to_bus_c(mem_to_bus_c[7:2]),
	.status_sig_RNI3SH5_0(status_sig_RNI3SH5[0]),
	.i2c_data_in_c(i2c_data_in_c[7:0]),
	.i2c_clk_div_in_c(i2c_clk_div_in_c[15:1]),
	.i2c_status_out_c_0(i2c_status_out_c[0]),
	.i2c_data_out_c(i2c_data_out_c[7:0]),
	.N_74_i(N_74_i),
	.N_73_i(N_73_i),
	.seq_last_instr_4_iv_i(\p_sequence_run.seq_last_instr_4_iv_i ),
	.un1_seq_state_cur_4(un1_seq_state_cur_4),
	.N_131_i_1z(N_131_i),
	.un1_mem_done_sig6_i_1z(un1_mem_done_sig6_i),
	.uSRAM_C_BLK_sig(uSRAM_C_BLK_sig_Z),
	.sequence_cnt_0_sqmuxa(sequence_cnt_0_sqmuxa),
	.un1_sequence_cnt_ac0_3_out(un1_sequence_cnt_ac0_3_out),
	.un1_seq_finished_sig_1_sqmuxa_0_a2_1z(un1_seq_finished_sig_1_sqmuxa_0_a2),
	.i2c_write_d(i2c_write_d_Z),
	.mem_done_c(mem_done_c),
	.seq_write_0_sqmuxa(seq_write_0_sqmuxa),
	.seq_state_cur_3_sqmuxa_0_a3_0_a2_1z(seq_state_cur_3_sqmuxa_0_a3_0_a2),
	.sequence_cnt_0_sqmuxa_0_a2_1_1z(\I2C_Core_0.sequence_cnt_0_sqmuxa_0_a2_1 ),
	.seq_last_instr(seq_last_instr_Z),
	.N_207_i_1z(N_207_i),
	.bus_active_c(bus_active_c),
	.bus_rw_instr_c(bus_rw_instr_c),
	.i2c_run(i2c_run_Z),
	.i2c_initiate_c(i2c_initiate_c),
	.seq_enable(NN_1),
	.i2c_int_c(i2c_int_c),
	.i2c_bus_busy_c(i2c_bus_busy_c),
	.SDAI_c(SDAI_c),
	.SCLI_c(SCLI_c),
	.PCLK_c(PCLK_c),
	.RSTn_c(RSTn_c),
	.SCLO_sig_i(\I2C_Core_0.SCLO_sig_i ),
	.SDAO_sig_i(\I2C_Core_0.SDAO_sig_i )
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_Instruction_RAM */

