Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr 30 14:37:54 2018
| Host         : WK142 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 281 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.408        0.000                      0                  812        0.012        0.000                      0                  812        3.000        0.000                       0                   277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0    {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0    {0.000 30.000}     60.000          16.667          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0_1  {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0_1  {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0         31.408        0.000                      0                  812        0.225        0.000                      0                  812       21.634        0.000                       0                   273  
  clkfbout_clk_wiz_0                                                                                                                                                     40.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0_1       31.416        0.000                      0                  812        0.225        0.000                      0                  812       21.634        0.000                       0                   273  
  clkfbout_clk_wiz_0_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axis_clk_clk_wiz_0_1  axis_clk_clk_wiz_0         31.408        0.000                      0                  812        0.012        0.000                      0                  812  
axis_clk_clk_wiz_0    axis_clk_clk_wiz_0_1       31.408        0.000                      0                  812        0.012        0.000                      0                  812  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.408ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.143ns  (logic 7.208ns (59.357%)  route 4.935ns (40.643%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.815 r  m_vc/unamedDSP_i_20/O[1]
                         net (fo=1, routed)           0.484    10.298    m_vc/unamedDSP_i_20_n_6
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.303    10.601 r  m_vc/unamedDSP_i_4/O
                         net (fo=2, routed)           0.719    11.321    m_vc/unamedDSP_i_4_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                 31.408    

Slack (MET) :             31.468ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.083ns  (logic 7.190ns (59.503%)  route 4.893ns (40.497%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.794 r  m_vc/unamedDSP_i_20/O[3]
                         net (fo=1, routed)           0.620    10.413    m_vc/unamedDSP_i_20_n_4
    SLICE_X11Y126        LUT4 (Prop_lut4_I3_O)        0.306    10.719 r  m_vc/unamedDSP_i_2/O
                         net (fo=2, routed)           0.542    11.261    m_vc/unamedDSP_i_2_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                 31.468    

Slack (MET) :             31.569ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.982ns  (logic 7.093ns (59.197%)  route 4.889ns (40.803%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.704 r  m_vc/unamedDSP_i_20/O[0]
                         net (fo=1, routed)           0.613    10.317    m_vc/unamedDSP_i_20_n_7
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.299    10.616 r  m_vc/unamedDSP_i_5/O
                         net (fo=2, routed)           0.544    11.160    m_vc/unamedDSP_i_5_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                 31.569    

Slack (MET) :             31.604ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.955ns  (logic 7.249ns (60.635%)  route 4.706ns (39.365%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 42.835 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.713    -0.828    m_vc/clk
    DSP48_X0Y46          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.181 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.161     4.342    m_vc/unamedDSP__7_n_58
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_C[41]_P[26])
                                                      1.820     6.162 r  m_vc/unamedDSP__8/P[26]
                         net (fo=2, routed)           1.464     7.627    m_vc/unamedDSP__8_n_79
    SLICE_X12Y126        LUT3 (Prop_lut3_I0_O)        0.150     7.777 r  m_vc/unamedDSP__4_i_22/O
                         net (fo=2, routed)           0.888     8.665    m_vc/unamedDSP__4_i_22_n_0
    SLICE_X12Y127        LUT4 (Prop_lut4_I3_O)        0.355     9.020 r  m_vc/unamedDSP__4_i_26/O
                         net (fo=1, routed)           0.000     9.020    m_vc/unamedDSP__4_i_26_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.628 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.588    10.215    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X11Y127        LUT4 (Prop_lut4_I3_O)        0.307    10.522 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.605    11.128    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X0Y51          DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.588    42.835    m_vc/clk
    DSP48_X0Y51          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.560    43.395    
                         clock uncertainty           -0.213    43.181    
    DSP48_X0Y51          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.731    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.731    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                 31.604    

Slack (MET) :             31.650ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 7.233ns (60.775%)  route 4.668ns (39.225%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.540     7.680    m_vc/unamedDSP__3_n_84
    SLICE_X13Y122        LUT3 (Prop_lut3_I0_O)        0.154     7.834 r  m_vc/unamedDSP_i_39/O
                         net (fo=2, routed)           0.422     8.256    m_vc/unamedDSP_i_39_n_0
    SLICE_X13Y122        LUT4 (Prop_lut4_I3_O)        0.327     8.583 r  m_vc/unamedDSP_i_43/O
                         net (fo=1, routed)           0.000     8.583    m_vc/unamedDSP_i_43_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.984 r  m_vc/unamedDSP_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.984    m_vc/unamedDSP_i_22_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.207 r  m_vc/unamedDSP_i_21/O[0]
                         net (fo=1, routed)           0.477     9.685    m_vc/unamedDSP_i_21_n_7
    SLICE_X15Y123        LUT4 (Prop_lut4_I3_O)        0.299     9.984 r  m_vc/unamedDSP_i_9/O
                         net (fo=2, routed)           1.095    11.079    m_vc/unamedDSP_i_9_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                 31.650    

Slack (MET) :             31.670ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.881ns  (logic 7.112ns (59.859%)  route 4.769ns (40.141%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.720 r  m_vc/unamedDSP_i_20/O[2]
                         net (fo=1, routed)           0.299    10.018    m_vc/unamedDSP_i_20_n_5
    SLICE_X14Y124        LUT4 (Prop_lut4_I3_O)        0.302    10.320 r  m_vc/unamedDSP_i_3/O
                         net (fo=2, routed)           0.739    11.059    m_vc/unamedDSP_i_3_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                 31.670    

Slack (MET) :             31.728ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.823ns  (logic 7.160ns (60.562%)  route 4.663ns (39.438%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[22])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[22]
                         net (fo=2, routed)           1.566     7.706    m_vc/unamedDSP__3_n_83
    SLICE_X13Y122        LUT3 (Prop_lut3_I0_O)        0.150     7.856 r  m_vc/unamedDSP_i_34/O
                         net (fo=2, routed)           0.645     8.502    m_vc/unamedDSP_i_34_n_0
    SLICE_X13Y123        LUT4 (Prop_lut4_I3_O)        0.332     8.834 r  m_vc/unamedDSP_i_38/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP_i_38_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.381 r  m_vc/unamedDSP_i_21/O[2]
                         net (fo=1, routed)           0.414     9.795    m_vc/unamedDSP_i_21_n_5
    SLICE_X14Y123        LUT4 (Prop_lut4_I3_O)        0.302    10.097 r  m_vc/unamedDSP_i_7/O
                         net (fo=2, routed)           0.903    11.000    m_vc/unamedDSP_i_7_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.000    
  -------------------------------------------------------------------
                         slack                                 31.728    

Slack (MET) :             31.740ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 7.435ns (62.805%)  route 4.403ns (37.195%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 42.835 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.710    -0.831    m_vc/clk
    DSP48_X0Y52          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.178 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.124     4.303    m_vc/unamedDSP__5_n_58
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_C[41]_P[4])
                                                      1.820     6.123 r  m_vc/unamedDSP__6/P[4]
                         net (fo=2, routed)           1.491     7.614    m_vc/unamedDSP__6_n_101
    SLICE_X12Y125        LUT3 (Prop_lut3_I1_O)        0.153     7.767 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     8.475    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X12Y125        LUT4 (Prop_lut4_I3_O)        0.331     8.806 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.806    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.182 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.182    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.299 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.299    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.622 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.554    10.176    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X11Y127        LUT4 (Prop_lut4_I3_O)        0.306    10.482 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.526    11.008    m_vc/unamedDSP__4_i_4_n_0
    DSP48_X0Y51          DSP48E1                                      r  m_vc/unamedDSP__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.588    42.835    m_vc/clk
    DSP48_X0Y51          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.576    43.411    
                         clock uncertainty           -0.213    43.197    
    DSP48_X0Y51          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.747    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.747    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 31.740    

Slack (MET) :             31.745ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][46]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.110ns  (logic 7.112ns (58.731%)  route 4.998ns (41.269%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 42.743 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.720 r  m_vc/unamedDSP_i_20/O[2]
                         net (fo=1, routed)           0.299    10.018    m_vc/unamedDSP_i_20_n_5
    SLICE_X14Y124        LUT4 (Prop_lut4_I3_O)        0.302    10.320 r  m_vc/unamedDSP_i_3/O
                         net (fo=2, routed)           0.967    11.287    m_vc/unamedDSP_i_3_n_0
    SLICE_X11Y127        FDRE                                         r  m_vc/data_reg[0][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.497    42.743    m_vc/clk
    SLICE_X11Y127        FDRE                                         r  m_vc/data_reg[0][46]/C
                         clock pessimism              0.560    43.303    
                         clock uncertainty           -0.213    43.090    
    SLICE_X11Y127        FDRE (Setup_fdre_C_D)       -0.058    43.032    m_vc/data_reg[0][46]
  -------------------------------------------------------------------
                         required time                         43.032    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                 31.745    

Slack (MET) :             31.767ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.784ns  (logic 7.223ns (61.296%)  route 4.561ns (38.704%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[22])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[22]
                         net (fo=2, routed)           1.566     7.706    m_vc/unamedDSP__3_n_83
    SLICE_X13Y122        LUT3 (Prop_lut3_I0_O)        0.150     7.856 r  m_vc/unamedDSP_i_34/O
                         net (fo=2, routed)           0.645     8.502    m_vc/unamedDSP_i_34_n_0
    SLICE_X13Y123        LUT4 (Prop_lut4_I3_O)        0.332     8.834 r  m_vc/unamedDSP_i_38/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP_i_38_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.440 r  m_vc/unamedDSP_i_21/O[3]
                         net (fo=1, routed)           0.295     9.735    m_vc/unamedDSP_i_21_n_4
    SLICE_X14Y123        LUT4 (Prop_lut4_I3_O)        0.306    10.041 r  m_vc/unamedDSP_i_6/O
                         net (fo=2, routed)           0.920    10.961    m_vc/unamedDSP_i_6_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                 31.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X10Y128        FDRE                                         r  m_i2s2/tx_data_l_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  m_i2s2/tx_data_l_reg[19]/Q
                         net (fo=1, routed)           0.135    -0.306    m_i2s2/tx_data_l_reg_n_0_[19]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.046    -0.260 r  m_i2s2/tx_data_l_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    m_i2s2/tx_data_l_shift[19]_i_1_n_0
    SLICE_X11Y128        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.828    -0.845    m_i2s2/axis_clk
    SLICE_X11Y128        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[19]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X11Y128        FDRE (Hold_fdre_C_D)         0.107    -0.485    m_i2s2/tx_data_l_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.556    -0.608    m_i2s2/axis_clk
    SLICE_X14Y124        FDRE                                         r  m_i2s2/tx_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  m_i2s2/tx_data_r_reg[7]/Q
                         net (fo=1, routed)           0.135    -0.309    m_i2s2/tx_data_r_reg_n_0_[7]
    SLICE_X15Y124        LUT3 (Prop_lut3_I0_O)        0.046    -0.263 r  m_i2s2/tx_data_r_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    m_i2s2/tx_data_r_shift[7]_i_1_n_0
    SLICE_X15Y124        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.824    -0.849    m_i2s2/axis_clk
    SLICE_X15Y124        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X15Y124        FDRE (Hold_fdre_C_D)         0.107    -0.488    m_i2s2/tx_data_r_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.483%)  route 0.142ns (40.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X10Y127        FDRE                                         r  m_i2s2/tx_data_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  m_i2s2/tx_data_l_reg[1]/Q
                         net (fo=1, routed)           0.142    -0.299    m_i2s2/tx_data_l_reg_n_0_[1]
    SLICE_X9Y126         LUT3 (Prop_lut3_I0_O)        0.045    -0.254 r  m_i2s2/tx_data_l_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    m_i2s2/tx_data_l_shift[1]_i_1_n_0
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.825    -0.848    m_i2s2/axis_clk
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[1]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.092    -0.481    m_i2s2/tx_data_l_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m_i2s2/tx_data_l_shift_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.308    m_i2s2/tx_data_l_shift_reg_n_0_[10]
    SLICE_X13Y127        LUT3 (Prop_lut3_I2_O)        0.042    -0.266 r  m_i2s2/tx_data_l_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    m_i2s2/tx_data_l_shift[11]_i_1_n_0
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.827    -0.846    m_i2s2/axis_clk
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.107    -0.498    m_i2s2/tx_data_l_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X9Y127         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m_i2s2/tx_data_l_shift_reg[20]/Q
                         net (fo=1, routed)           0.156    -0.308    m_i2s2/tx_data_l_shift_reg_n_0_[20]
    SLICE_X9Y127         LUT3 (Prop_lut3_I2_O)        0.042    -0.266 r  m_i2s2/tx_data_l_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    m_i2s2/tx_data_l_shift[21]_i_1_n_0
    SLICE_X9Y127         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.827    -0.846    m_i2s2/axis_clk
    SLICE_X9Y127         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X9Y127         FDRE (Hold_fdre_C_D)         0.107    -0.498    m_i2s2/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.557    -0.607    m_i2s2/axis_clk
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  m_i2s2/tx_data_l_shift_reg[2]/Q
                         net (fo=1, routed)           0.156    -0.310    m_i2s2/tx_data_l_shift_reg_n_0_[2]
    SLICE_X9Y126         LUT3 (Prop_lut3_I2_O)        0.042    -0.268 r  m_i2s2/tx_data_l_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    m_i2s2/tx_data_l_shift[3]_i_1_n_0
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.825    -0.848    m_i2s2/axis_clk
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.107    -0.500    m_i2s2/tx_data_l_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X15Y128        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m_i2s2/tx_data_r_shift_reg[14]/Q
                         net (fo=1, routed)           0.156    -0.308    m_i2s2/tx_data_r_shift_reg_n_0_[14]
    SLICE_X15Y128        LUT3 (Prop_lut3_I2_O)        0.042    -0.266 r  m_i2s2/tx_data_r_shift[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    m_i2s2/tx_data_r_shift[15]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.828    -0.845    m_i2s2/axis_clk
    SLICE_X15Y128        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[15]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X15Y128        FDRE (Hold_fdre_C_D)         0.107    -0.498    m_i2s2/tx_data_r_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.560    -0.604    m_i2s2/axis_clk
    SLICE_X9Y129         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  m_i2s2/tx_data_r_shift_reg[18]/Q
                         net (fo=1, routed)           0.156    -0.307    m_i2s2/tx_data_r_shift_reg_n_0_[18]
    SLICE_X9Y129         LUT3 (Prop_lut3_I2_O)        0.042    -0.265 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X9Y129         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.829    -0.844    m_i2s2/axis_clk
    SLICE_X9Y129         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X9Y129         FDRE (Hold_fdre_C_D)         0.107    -0.497    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][46]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.226ns (61.111%)  route 0.144ns (38.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.557    -0.607    m_vc/clk
    SLICE_X11Y126        FDRE                                         r  m_vc/data_reg[1][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  m_vc/data_reg[1][46]/Q
                         net (fo=1, routed)           0.144    -0.335    m_vc/data_reg_n_0_[1][46]
    SLICE_X10Y127        LUT4 (Prop_lut4_I3_O)        0.098    -0.237 r  m_vc/m_axis_data[22]_INST_0/O
                         net (fo=2, routed)           0.000    -0.237    m_i2s2/tx_axis_s_data[22]
    SLICE_X10Y127        FDRE                                         r  m_i2s2/tx_data_l_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.827    -0.846    m_i2s2/axis_clk
    SLICE_X10Y127        FDRE                                         r  m_i2s2/tx_data_l_reg[22]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X10Y127        FDRE (Hold_fdre_C_D)         0.121    -0.471    m_i2s2/tx_data_l_reg[22]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m_i2s2/tx_data_l_shift_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.306    m_i2s2/tx_data_l_shift_reg_n_0_[8]
    SLICE_X13Y127        LUT3 (Prop_lut3_I2_O)        0.042    -0.264 r  m_i2s2/tx_data_l_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    m_i2s2/tx_data_l_shift[9]_i_1_n_0
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.827    -0.846    m_i2s2/axis_clk
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[9]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.107    -0.498    m_i2s2/tx_data_l_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.267      43.018     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X9Y125     m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X8Y124     m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X6Y123     m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X6Y124     m_i2s2/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X6Y124     m_i2s2/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X6Y125     m_i2s2/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X7Y124     m_i2s2/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X6Y124     m_i2s2/count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/rx_data_l_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/rx_data_l_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/rx_data_l_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/rx_data_l_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y119     m_i2s2/rx_data_l_shift_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y119     m_i2s2/rx_data_l_shift_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y119     m_i2s2/rx_data_l_shift_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y119     m_i2s2/rx_data_l_shift_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/rx_data_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/rx_data_r_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y125     m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X8Y124     m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y123     m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y124     m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y124     m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y125     m_i2s2/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y124     m_i2s2/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y124     m_i2s2/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y124     m_i2s2/count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X0Y115     m_i2s2/din_sync_shift_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.416ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.143ns  (logic 7.208ns (59.357%)  route 4.935ns (40.643%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.815 r  m_vc/unamedDSP_i_20/O[1]
                         net (fo=1, routed)           0.484    10.298    m_vc/unamedDSP_i_20_n_6
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.303    10.601 r  m_vc/unamedDSP_i_4/O
                         net (fo=2, routed)           0.719    11.321    m_vc/unamedDSP_i_4_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.205    43.187    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.737    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.737    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                 31.416    

Slack (MET) :             31.476ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.083ns  (logic 7.190ns (59.503%)  route 4.893ns (40.497%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.794 r  m_vc/unamedDSP_i_20/O[3]
                         net (fo=1, routed)           0.620    10.413    m_vc/unamedDSP_i_20_n_4
    SLICE_X11Y126        LUT4 (Prop_lut4_I3_O)        0.306    10.719 r  m_vc/unamedDSP_i_2/O
                         net (fo=2, routed)           0.542    11.261    m_vc/unamedDSP_i_2_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.205    43.187    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.737    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.737    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                 31.476    

Slack (MET) :             31.577ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.982ns  (logic 7.093ns (59.197%)  route 4.889ns (40.803%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.704 r  m_vc/unamedDSP_i_20/O[0]
                         net (fo=1, routed)           0.613    10.317    m_vc/unamedDSP_i_20_n_7
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.299    10.616 r  m_vc/unamedDSP_i_5/O
                         net (fo=2, routed)           0.544    11.160    m_vc/unamedDSP_i_5_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.205    43.187    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    42.737    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.737    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                 31.577    

Slack (MET) :             31.612ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.955ns  (logic 7.249ns (60.635%)  route 4.706ns (39.365%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 42.835 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.713    -0.828    m_vc/clk
    DSP48_X0Y46          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.181 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.161     4.342    m_vc/unamedDSP__7_n_58
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_C[41]_P[26])
                                                      1.820     6.162 r  m_vc/unamedDSP__8/P[26]
                         net (fo=2, routed)           1.464     7.627    m_vc/unamedDSP__8_n_79
    SLICE_X12Y126        LUT3 (Prop_lut3_I0_O)        0.150     7.777 r  m_vc/unamedDSP__4_i_22/O
                         net (fo=2, routed)           0.888     8.665    m_vc/unamedDSP__4_i_22_n_0
    SLICE_X12Y127        LUT4 (Prop_lut4_I3_O)        0.355     9.020 r  m_vc/unamedDSP__4_i_26/O
                         net (fo=1, routed)           0.000     9.020    m_vc/unamedDSP__4_i_26_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.628 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.588    10.215    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X11Y127        LUT4 (Prop_lut4_I3_O)        0.307    10.522 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.605    11.128    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X0Y51          DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.588    42.835    m_vc/clk
    DSP48_X0Y51          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.560    43.395    
                         clock uncertainty           -0.205    43.190    
    DSP48_X0Y51          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.740    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.740    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                 31.612    

Slack (MET) :             31.658ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 7.233ns (60.775%)  route 4.668ns (39.225%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.540     7.680    m_vc/unamedDSP__3_n_84
    SLICE_X13Y122        LUT3 (Prop_lut3_I0_O)        0.154     7.834 r  m_vc/unamedDSP_i_39/O
                         net (fo=2, routed)           0.422     8.256    m_vc/unamedDSP_i_39_n_0
    SLICE_X13Y122        LUT4 (Prop_lut4_I3_O)        0.327     8.583 r  m_vc/unamedDSP_i_43/O
                         net (fo=1, routed)           0.000     8.583    m_vc/unamedDSP_i_43_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.984 r  m_vc/unamedDSP_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.984    m_vc/unamedDSP_i_22_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.207 r  m_vc/unamedDSP_i_21/O[0]
                         net (fo=1, routed)           0.477     9.685    m_vc/unamedDSP_i_21_n_7
    SLICE_X15Y123        LUT4 (Prop_lut4_I3_O)        0.299     9.984 r  m_vc/unamedDSP_i_9/O
                         net (fo=2, routed)           1.095    11.079    m_vc/unamedDSP_i_9_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.205    43.187    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.737    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.737    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                 31.658    

Slack (MET) :             31.678ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.881ns  (logic 7.112ns (59.859%)  route 4.769ns (40.141%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.720 r  m_vc/unamedDSP_i_20/O[2]
                         net (fo=1, routed)           0.299    10.018    m_vc/unamedDSP_i_20_n_5
    SLICE_X14Y124        LUT4 (Prop_lut4_I3_O)        0.302    10.320 r  m_vc/unamedDSP_i_3/O
                         net (fo=2, routed)           0.739    11.059    m_vc/unamedDSP_i_3_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.205    43.187    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.737    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.737    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                 31.678    

Slack (MET) :             31.737ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.823ns  (logic 7.160ns (60.562%)  route 4.663ns (39.438%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[22])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[22]
                         net (fo=2, routed)           1.566     7.706    m_vc/unamedDSP__3_n_83
    SLICE_X13Y122        LUT3 (Prop_lut3_I0_O)        0.150     7.856 r  m_vc/unamedDSP_i_34/O
                         net (fo=2, routed)           0.645     8.502    m_vc/unamedDSP_i_34_n_0
    SLICE_X13Y123        LUT4 (Prop_lut4_I3_O)        0.332     8.834 r  m_vc/unamedDSP_i_38/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP_i_38_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.381 r  m_vc/unamedDSP_i_21/O[2]
                         net (fo=1, routed)           0.414     9.795    m_vc/unamedDSP_i_21_n_5
    SLICE_X14Y123        LUT4 (Prop_lut4_I3_O)        0.302    10.097 r  m_vc/unamedDSP_i_7/O
                         net (fo=2, routed)           0.903    11.000    m_vc/unamedDSP_i_7_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.205    43.187    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    42.737    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.737    
                         arrival time                         -11.000    
  -------------------------------------------------------------------
                         slack                                 31.737    

Slack (MET) :             31.748ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 7.435ns (62.805%)  route 4.403ns (37.195%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 42.835 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.710    -0.831    m_vc/clk
    DSP48_X0Y52          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.178 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.124     4.303    m_vc/unamedDSP__5_n_58
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_C[41]_P[4])
                                                      1.820     6.123 r  m_vc/unamedDSP__6/P[4]
                         net (fo=2, routed)           1.491     7.614    m_vc/unamedDSP__6_n_101
    SLICE_X12Y125        LUT3 (Prop_lut3_I1_O)        0.153     7.767 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     8.475    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X12Y125        LUT4 (Prop_lut4_I3_O)        0.331     8.806 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.806    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.182 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.182    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.299 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.299    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.622 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.554    10.176    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X11Y127        LUT4 (Prop_lut4_I3_O)        0.306    10.482 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.526    11.008    m_vc/unamedDSP__4_i_4_n_0
    DSP48_X0Y51          DSP48E1                                      r  m_vc/unamedDSP__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.588    42.835    m_vc/clk
    DSP48_X0Y51          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.576    43.411    
                         clock uncertainty           -0.205    43.206    
    DSP48_X0Y51          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.756    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.756    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 31.748    

Slack (MET) :             31.753ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][46]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.110ns  (logic 7.112ns (58.731%)  route 4.998ns (41.269%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 42.743 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.720 r  m_vc/unamedDSP_i_20/O[2]
                         net (fo=1, routed)           0.299    10.018    m_vc/unamedDSP_i_20_n_5
    SLICE_X14Y124        LUT4 (Prop_lut4_I3_O)        0.302    10.320 r  m_vc/unamedDSP_i_3/O
                         net (fo=2, routed)           0.967    11.287    m_vc/unamedDSP_i_3_n_0
    SLICE_X11Y127        FDRE                                         r  m_vc/data_reg[0][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.497    42.743    m_vc/clk
    SLICE_X11Y127        FDRE                                         r  m_vc/data_reg[0][46]/C
                         clock pessimism              0.560    43.303    
                         clock uncertainty           -0.205    43.098    
    SLICE_X11Y127        FDRE (Setup_fdre_C_D)       -0.058    43.040    m_vc/data_reg[0][46]
  -------------------------------------------------------------------
                         required time                         43.040    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                 31.753    

Slack (MET) :             31.775ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.784ns  (logic 7.223ns (61.296%)  route 4.561ns (38.704%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[22])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[22]
                         net (fo=2, routed)           1.566     7.706    m_vc/unamedDSP__3_n_83
    SLICE_X13Y122        LUT3 (Prop_lut3_I0_O)        0.150     7.856 r  m_vc/unamedDSP_i_34/O
                         net (fo=2, routed)           0.645     8.502    m_vc/unamedDSP_i_34_n_0
    SLICE_X13Y123        LUT4 (Prop_lut4_I3_O)        0.332     8.834 r  m_vc/unamedDSP_i_38/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP_i_38_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.440 r  m_vc/unamedDSP_i_21/O[3]
                         net (fo=1, routed)           0.295     9.735    m_vc/unamedDSP_i_21_n_4
    SLICE_X14Y123        LUT4 (Prop_lut4_I3_O)        0.306    10.041 r  m_vc/unamedDSP_i_6/O
                         net (fo=2, routed)           0.920    10.961    m_vc/unamedDSP_i_6_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.205    43.187    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.737    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.737    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                 31.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X10Y128        FDRE                                         r  m_i2s2/tx_data_l_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  m_i2s2/tx_data_l_reg[19]/Q
                         net (fo=1, routed)           0.135    -0.306    m_i2s2/tx_data_l_reg_n_0_[19]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.046    -0.260 r  m_i2s2/tx_data_l_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    m_i2s2/tx_data_l_shift[19]_i_1_n_0
    SLICE_X11Y128        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.828    -0.845    m_i2s2/axis_clk
    SLICE_X11Y128        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[19]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X11Y128        FDRE (Hold_fdre_C_D)         0.107    -0.485    m_i2s2/tx_data_l_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.556    -0.608    m_i2s2/axis_clk
    SLICE_X14Y124        FDRE                                         r  m_i2s2/tx_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  m_i2s2/tx_data_r_reg[7]/Q
                         net (fo=1, routed)           0.135    -0.309    m_i2s2/tx_data_r_reg_n_0_[7]
    SLICE_X15Y124        LUT3 (Prop_lut3_I0_O)        0.046    -0.263 r  m_i2s2/tx_data_r_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    m_i2s2/tx_data_r_shift[7]_i_1_n_0
    SLICE_X15Y124        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.824    -0.849    m_i2s2/axis_clk
    SLICE_X15Y124        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X15Y124        FDRE (Hold_fdre_C_D)         0.107    -0.488    m_i2s2/tx_data_r_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.483%)  route 0.142ns (40.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X10Y127        FDRE                                         r  m_i2s2/tx_data_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  m_i2s2/tx_data_l_reg[1]/Q
                         net (fo=1, routed)           0.142    -0.299    m_i2s2/tx_data_l_reg_n_0_[1]
    SLICE_X9Y126         LUT3 (Prop_lut3_I0_O)        0.045    -0.254 r  m_i2s2/tx_data_l_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    m_i2s2/tx_data_l_shift[1]_i_1_n_0
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.825    -0.848    m_i2s2/axis_clk
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[1]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.092    -0.481    m_i2s2/tx_data_l_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m_i2s2/tx_data_l_shift_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.308    m_i2s2/tx_data_l_shift_reg_n_0_[10]
    SLICE_X13Y127        LUT3 (Prop_lut3_I2_O)        0.042    -0.266 r  m_i2s2/tx_data_l_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    m_i2s2/tx_data_l_shift[11]_i_1_n_0
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.827    -0.846    m_i2s2/axis_clk
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.107    -0.498    m_i2s2/tx_data_l_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X9Y127         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m_i2s2/tx_data_l_shift_reg[20]/Q
                         net (fo=1, routed)           0.156    -0.308    m_i2s2/tx_data_l_shift_reg_n_0_[20]
    SLICE_X9Y127         LUT3 (Prop_lut3_I2_O)        0.042    -0.266 r  m_i2s2/tx_data_l_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    m_i2s2/tx_data_l_shift[21]_i_1_n_0
    SLICE_X9Y127         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.827    -0.846    m_i2s2/axis_clk
    SLICE_X9Y127         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X9Y127         FDRE (Hold_fdre_C_D)         0.107    -0.498    m_i2s2/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.557    -0.607    m_i2s2/axis_clk
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  m_i2s2/tx_data_l_shift_reg[2]/Q
                         net (fo=1, routed)           0.156    -0.310    m_i2s2/tx_data_l_shift_reg_n_0_[2]
    SLICE_X9Y126         LUT3 (Prop_lut3_I2_O)        0.042    -0.268 r  m_i2s2/tx_data_l_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    m_i2s2/tx_data_l_shift[3]_i_1_n_0
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.825    -0.848    m_i2s2/axis_clk
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.107    -0.500    m_i2s2/tx_data_l_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X15Y128        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m_i2s2/tx_data_r_shift_reg[14]/Q
                         net (fo=1, routed)           0.156    -0.308    m_i2s2/tx_data_r_shift_reg_n_0_[14]
    SLICE_X15Y128        LUT3 (Prop_lut3_I2_O)        0.042    -0.266 r  m_i2s2/tx_data_r_shift[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    m_i2s2/tx_data_r_shift[15]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.828    -0.845    m_i2s2/axis_clk
    SLICE_X15Y128        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[15]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X15Y128        FDRE (Hold_fdre_C_D)         0.107    -0.498    m_i2s2/tx_data_r_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.560    -0.604    m_i2s2/axis_clk
    SLICE_X9Y129         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  m_i2s2/tx_data_r_shift_reg[18]/Q
                         net (fo=1, routed)           0.156    -0.307    m_i2s2/tx_data_r_shift_reg_n_0_[18]
    SLICE_X9Y129         LUT3 (Prop_lut3_I2_O)        0.042    -0.265 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X9Y129         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.829    -0.844    m_i2s2/axis_clk
    SLICE_X9Y129         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X9Y129         FDRE (Hold_fdre_C_D)         0.107    -0.497    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][46]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.226ns (61.111%)  route 0.144ns (38.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.557    -0.607    m_vc/clk
    SLICE_X11Y126        FDRE                                         r  m_vc/data_reg[1][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  m_vc/data_reg[1][46]/Q
                         net (fo=1, routed)           0.144    -0.335    m_vc/data_reg_n_0_[1][46]
    SLICE_X10Y127        LUT4 (Prop_lut4_I3_O)        0.098    -0.237 r  m_vc/m_axis_data[22]_INST_0/O
                         net (fo=2, routed)           0.000    -0.237    m_i2s2/tx_axis_s_data[22]
    SLICE_X10Y127        FDRE                                         r  m_i2s2/tx_data_l_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.827    -0.846    m_i2s2/axis_clk
    SLICE_X10Y127        FDRE                                         r  m_i2s2/tx_data_l_reg[22]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X10Y127        FDRE (Hold_fdre_C_D)         0.121    -0.471    m_i2s2/tx_data_l_reg[22]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m_i2s2/tx_data_l_shift_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.306    m_i2s2/tx_data_l_shift_reg_n_0_[8]
    SLICE_X13Y127        LUT3 (Prop_lut3_I2_O)        0.042    -0.264 r  m_i2s2/tx_data_l_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    m_i2s2/tx_data_l_shift[9]_i_1_n_0
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.827    -0.846    m_i2s2/axis_clk
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[9]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.107    -0.498    m_i2s2/tx_data_l_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.267      43.018     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X9Y125     m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X8Y124     m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X6Y123     m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X6Y124     m_i2s2/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X6Y124     m_i2s2/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X6Y125     m_i2s2/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X7Y124     m_i2s2/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X6Y124     m_i2s2/count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/rx_data_l_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/rx_data_l_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/rx_data_l_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/rx_data_l_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y119     m_i2s2/rx_data_l_shift_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y119     m_i2s2/rx_data_l_shift_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y119     m_i2s2/rx_data_l_shift_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y119     m_i2s2/rx_data_l_shift_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/rx_data_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/rx_data_r_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y125     m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X8Y124     m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y123     m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y124     m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y124     m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y125     m_i2s2/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y124     m_i2s2/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y124     m_i2s2/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y124     m_i2s2/count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X0Y115     m_i2s2/din_sync_shift_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.408ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.143ns  (logic 7.208ns (59.357%)  route 4.935ns (40.643%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.815 r  m_vc/unamedDSP_i_20/O[1]
                         net (fo=1, routed)           0.484    10.298    m_vc/unamedDSP_i_20_n_6
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.303    10.601 r  m_vc/unamedDSP_i_4/O
                         net (fo=2, routed)           0.719    11.321    m_vc/unamedDSP_i_4_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                 31.408    

Slack (MET) :             31.468ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.083ns  (logic 7.190ns (59.503%)  route 4.893ns (40.497%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.794 r  m_vc/unamedDSP_i_20/O[3]
                         net (fo=1, routed)           0.620    10.413    m_vc/unamedDSP_i_20_n_4
    SLICE_X11Y126        LUT4 (Prop_lut4_I3_O)        0.306    10.719 r  m_vc/unamedDSP_i_2/O
                         net (fo=2, routed)           0.542    11.261    m_vc/unamedDSP_i_2_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                 31.468    

Slack (MET) :             31.569ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.982ns  (logic 7.093ns (59.197%)  route 4.889ns (40.803%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.704 r  m_vc/unamedDSP_i_20/O[0]
                         net (fo=1, routed)           0.613    10.317    m_vc/unamedDSP_i_20_n_7
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.299    10.616 r  m_vc/unamedDSP_i_5/O
                         net (fo=2, routed)           0.544    11.160    m_vc/unamedDSP_i_5_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                 31.569    

Slack (MET) :             31.604ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.955ns  (logic 7.249ns (60.635%)  route 4.706ns (39.365%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 42.835 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.713    -0.828    m_vc/clk
    DSP48_X0Y46          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.181 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.161     4.342    m_vc/unamedDSP__7_n_58
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_C[41]_P[26])
                                                      1.820     6.162 r  m_vc/unamedDSP__8/P[26]
                         net (fo=2, routed)           1.464     7.627    m_vc/unamedDSP__8_n_79
    SLICE_X12Y126        LUT3 (Prop_lut3_I0_O)        0.150     7.777 r  m_vc/unamedDSP__4_i_22/O
                         net (fo=2, routed)           0.888     8.665    m_vc/unamedDSP__4_i_22_n_0
    SLICE_X12Y127        LUT4 (Prop_lut4_I3_O)        0.355     9.020 r  m_vc/unamedDSP__4_i_26/O
                         net (fo=1, routed)           0.000     9.020    m_vc/unamedDSP__4_i_26_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.628 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.588    10.215    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X11Y127        LUT4 (Prop_lut4_I3_O)        0.307    10.522 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.605    11.128    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X0Y51          DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.588    42.835    m_vc/clk
    DSP48_X0Y51          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.560    43.395    
                         clock uncertainty           -0.213    43.181    
    DSP48_X0Y51          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.731    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.731    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                 31.604    

Slack (MET) :             31.650ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 7.233ns (60.775%)  route 4.668ns (39.225%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.540     7.680    m_vc/unamedDSP__3_n_84
    SLICE_X13Y122        LUT3 (Prop_lut3_I0_O)        0.154     7.834 r  m_vc/unamedDSP_i_39/O
                         net (fo=2, routed)           0.422     8.256    m_vc/unamedDSP_i_39_n_0
    SLICE_X13Y122        LUT4 (Prop_lut4_I3_O)        0.327     8.583 r  m_vc/unamedDSP_i_43/O
                         net (fo=1, routed)           0.000     8.583    m_vc/unamedDSP_i_43_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.984 r  m_vc/unamedDSP_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.984    m_vc/unamedDSP_i_22_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.207 r  m_vc/unamedDSP_i_21/O[0]
                         net (fo=1, routed)           0.477     9.685    m_vc/unamedDSP_i_21_n_7
    SLICE_X15Y123        LUT4 (Prop_lut4_I3_O)        0.299     9.984 r  m_vc/unamedDSP_i_9/O
                         net (fo=2, routed)           1.095    11.079    m_vc/unamedDSP_i_9_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                 31.650    

Slack (MET) :             31.670ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.881ns  (logic 7.112ns (59.859%)  route 4.769ns (40.141%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.720 r  m_vc/unamedDSP_i_20/O[2]
                         net (fo=1, routed)           0.299    10.018    m_vc/unamedDSP_i_20_n_5
    SLICE_X14Y124        LUT4 (Prop_lut4_I3_O)        0.302    10.320 r  m_vc/unamedDSP_i_3/O
                         net (fo=2, routed)           0.739    11.059    m_vc/unamedDSP_i_3_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                 31.670    

Slack (MET) :             31.728ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.823ns  (logic 7.160ns (60.562%)  route 4.663ns (39.438%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[22])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[22]
                         net (fo=2, routed)           1.566     7.706    m_vc/unamedDSP__3_n_83
    SLICE_X13Y122        LUT3 (Prop_lut3_I0_O)        0.150     7.856 r  m_vc/unamedDSP_i_34/O
                         net (fo=2, routed)           0.645     8.502    m_vc/unamedDSP_i_34_n_0
    SLICE_X13Y123        LUT4 (Prop_lut4_I3_O)        0.332     8.834 r  m_vc/unamedDSP_i_38/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP_i_38_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.381 r  m_vc/unamedDSP_i_21/O[2]
                         net (fo=1, routed)           0.414     9.795    m_vc/unamedDSP_i_21_n_5
    SLICE_X14Y123        LUT4 (Prop_lut4_I3_O)        0.302    10.097 r  m_vc/unamedDSP_i_7/O
                         net (fo=2, routed)           0.903    11.000    m_vc/unamedDSP_i_7_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.000    
  -------------------------------------------------------------------
                         slack                                 31.728    

Slack (MET) :             31.740ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 7.435ns (62.805%)  route 4.403ns (37.195%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 42.835 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.710    -0.831    m_vc/clk
    DSP48_X0Y52          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.178 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.124     4.303    m_vc/unamedDSP__5_n_58
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_C[41]_P[4])
                                                      1.820     6.123 r  m_vc/unamedDSP__6/P[4]
                         net (fo=2, routed)           1.491     7.614    m_vc/unamedDSP__6_n_101
    SLICE_X12Y125        LUT3 (Prop_lut3_I1_O)        0.153     7.767 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     8.475    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X12Y125        LUT4 (Prop_lut4_I3_O)        0.331     8.806 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.806    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.182 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.182    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.299 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.299    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.622 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.554    10.176    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X11Y127        LUT4 (Prop_lut4_I3_O)        0.306    10.482 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.526    11.008    m_vc/unamedDSP__4_i_4_n_0
    DSP48_X0Y51          DSP48E1                                      r  m_vc/unamedDSP__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.588    42.835    m_vc/clk
    DSP48_X0Y51          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.576    43.411    
                         clock uncertainty           -0.213    43.197    
    DSP48_X0Y51          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.747    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.747    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 31.740    

Slack (MET) :             31.745ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][46]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.110ns  (logic 7.112ns (58.731%)  route 4.998ns (41.269%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 42.743 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.720 r  m_vc/unamedDSP_i_20/O[2]
                         net (fo=1, routed)           0.299    10.018    m_vc/unamedDSP_i_20_n_5
    SLICE_X14Y124        LUT4 (Prop_lut4_I3_O)        0.302    10.320 r  m_vc/unamedDSP_i_3/O
                         net (fo=2, routed)           0.967    11.287    m_vc/unamedDSP_i_3_n_0
    SLICE_X11Y127        FDRE                                         r  m_vc/data_reg[0][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.497    42.743    m_vc/clk
    SLICE_X11Y127        FDRE                                         r  m_vc/data_reg[0][46]/C
                         clock pessimism              0.560    43.303    
                         clock uncertainty           -0.213    43.090    
    SLICE_X11Y127        FDRE (Setup_fdre_C_D)       -0.058    43.032    m_vc/data_reg[0][46]
  -------------------------------------------------------------------
                         required time                         43.032    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                 31.745    

Slack (MET) :             31.767ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.784ns  (logic 7.223ns (61.296%)  route 4.561ns (38.704%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[22])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[22]
                         net (fo=2, routed)           1.566     7.706    m_vc/unamedDSP__3_n_83
    SLICE_X13Y122        LUT3 (Prop_lut3_I0_O)        0.150     7.856 r  m_vc/unamedDSP_i_34/O
                         net (fo=2, routed)           0.645     8.502    m_vc/unamedDSP_i_34_n_0
    SLICE_X13Y123        LUT4 (Prop_lut4_I3_O)        0.332     8.834 r  m_vc/unamedDSP_i_38/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP_i_38_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.440 r  m_vc/unamedDSP_i_21/O[3]
                         net (fo=1, routed)           0.295     9.735    m_vc/unamedDSP_i_21_n_4
    SLICE_X14Y123        LUT4 (Prop_lut4_I3_O)        0.306    10.041 r  m_vc/unamedDSP_i_6/O
                         net (fo=2, routed)           0.920    10.961    m_vc/unamedDSP_i_6_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                 31.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X10Y128        FDRE                                         r  m_i2s2/tx_data_l_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  m_i2s2/tx_data_l_reg[19]/Q
                         net (fo=1, routed)           0.135    -0.306    m_i2s2/tx_data_l_reg_n_0_[19]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.046    -0.260 r  m_i2s2/tx_data_l_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    m_i2s2/tx_data_l_shift[19]_i_1_n_0
    SLICE_X11Y128        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.828    -0.845    m_i2s2/axis_clk
    SLICE_X11Y128        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[19]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.213    -0.379    
    SLICE_X11Y128        FDRE (Hold_fdre_C_D)         0.107    -0.272    m_i2s2/tx_data_l_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.556    -0.608    m_i2s2/axis_clk
    SLICE_X14Y124        FDRE                                         r  m_i2s2/tx_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  m_i2s2/tx_data_r_reg[7]/Q
                         net (fo=1, routed)           0.135    -0.309    m_i2s2/tx_data_r_reg_n_0_[7]
    SLICE_X15Y124        LUT3 (Prop_lut3_I0_O)        0.046    -0.263 r  m_i2s2/tx_data_r_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    m_i2s2/tx_data_r_shift[7]_i_1_n_0
    SLICE_X15Y124        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.824    -0.849    m_i2s2/axis_clk
    SLICE_X15Y124        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.213    -0.382    
    SLICE_X15Y124        FDRE (Hold_fdre_C_D)         0.107    -0.275    m_i2s2/tx_data_r_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.483%)  route 0.142ns (40.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X10Y127        FDRE                                         r  m_i2s2/tx_data_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  m_i2s2/tx_data_l_reg[1]/Q
                         net (fo=1, routed)           0.142    -0.299    m_i2s2/tx_data_l_reg_n_0_[1]
    SLICE_X9Y126         LUT3 (Prop_lut3_I0_O)        0.045    -0.254 r  m_i2s2/tx_data_l_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    m_i2s2/tx_data_l_shift[1]_i_1_n_0
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.825    -0.848    m_i2s2/axis_clk
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[1]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.213    -0.360    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.092    -0.268    m_i2s2/tx_data_l_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m_i2s2/tx_data_l_shift_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.308    m_i2s2/tx_data_l_shift_reg_n_0_[10]
    SLICE_X13Y127        LUT3 (Prop_lut3_I2_O)        0.042    -0.266 r  m_i2s2/tx_data_l_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    m_i2s2/tx_data_l_shift[11]_i_1_n_0
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.827    -0.846    m_i2s2/axis_clk
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.213    -0.392    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.107    -0.285    m_i2s2/tx_data_l_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X9Y127         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m_i2s2/tx_data_l_shift_reg[20]/Q
                         net (fo=1, routed)           0.156    -0.308    m_i2s2/tx_data_l_shift_reg_n_0_[20]
    SLICE_X9Y127         LUT3 (Prop_lut3_I2_O)        0.042    -0.266 r  m_i2s2/tx_data_l_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    m_i2s2/tx_data_l_shift[21]_i_1_n_0
    SLICE_X9Y127         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.827    -0.846    m_i2s2/axis_clk
    SLICE_X9Y127         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.213    -0.392    
    SLICE_X9Y127         FDRE (Hold_fdre_C_D)         0.107    -0.285    m_i2s2/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.557    -0.607    m_i2s2/axis_clk
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  m_i2s2/tx_data_l_shift_reg[2]/Q
                         net (fo=1, routed)           0.156    -0.310    m_i2s2/tx_data_l_shift_reg_n_0_[2]
    SLICE_X9Y126         LUT3 (Prop_lut3_I2_O)        0.042    -0.268 r  m_i2s2/tx_data_l_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    m_i2s2/tx_data_l_shift[3]_i_1_n_0
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.825    -0.848    m_i2s2/axis_clk
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.213    -0.394    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.107    -0.287    m_i2s2/tx_data_l_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X15Y128        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m_i2s2/tx_data_r_shift_reg[14]/Q
                         net (fo=1, routed)           0.156    -0.308    m_i2s2/tx_data_r_shift_reg_n_0_[14]
    SLICE_X15Y128        LUT3 (Prop_lut3_I2_O)        0.042    -0.266 r  m_i2s2/tx_data_r_shift[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    m_i2s2/tx_data_r_shift[15]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.828    -0.845    m_i2s2/axis_clk
    SLICE_X15Y128        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[15]/C
                         clock pessimism              0.240    -0.605    
                         clock uncertainty            0.213    -0.392    
    SLICE_X15Y128        FDRE (Hold_fdre_C_D)         0.107    -0.285    m_i2s2/tx_data_r_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.560    -0.604    m_i2s2/axis_clk
    SLICE_X9Y129         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  m_i2s2/tx_data_r_shift_reg[18]/Q
                         net (fo=1, routed)           0.156    -0.307    m_i2s2/tx_data_r_shift_reg_n_0_[18]
    SLICE_X9Y129         LUT3 (Prop_lut3_I2_O)        0.042    -0.265 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X9Y129         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.829    -0.844    m_i2s2/axis_clk
    SLICE_X9Y129         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.213    -0.391    
    SLICE_X9Y129         FDRE (Hold_fdre_C_D)         0.107    -0.284    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][46]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.226ns (61.111%)  route 0.144ns (38.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.557    -0.607    m_vc/clk
    SLICE_X11Y126        FDRE                                         r  m_vc/data_reg[1][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  m_vc/data_reg[1][46]/Q
                         net (fo=1, routed)           0.144    -0.335    m_vc/data_reg_n_0_[1][46]
    SLICE_X10Y127        LUT4 (Prop_lut4_I3_O)        0.098    -0.237 r  m_vc/m_axis_data[22]_INST_0/O
                         net (fo=2, routed)           0.000    -0.237    m_i2s2/tx_axis_s_data[22]
    SLICE_X10Y127        FDRE                                         r  m_i2s2/tx_data_l_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.827    -0.846    m_i2s2/axis_clk
    SLICE_X10Y127        FDRE                                         r  m_i2s2/tx_data_l_reg[22]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.213    -0.379    
    SLICE_X10Y127        FDRE (Hold_fdre_C_D)         0.121    -0.258    m_i2s2/tx_data_l_reg[22]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m_i2s2/tx_data_l_shift_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.306    m_i2s2/tx_data_l_shift_reg_n_0_[8]
    SLICE_X13Y127        LUT3 (Prop_lut3_I2_O)        0.042    -0.264 r  m_i2s2/tx_data_l_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    m_i2s2/tx_data_l_shift[9]_i_1_n_0
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.827    -0.846    m_i2s2/axis_clk
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[9]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.213    -0.392    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.107    -0.285    m_i2s2/tx_data_l_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.021    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.408ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.143ns  (logic 7.208ns (59.357%)  route 4.935ns (40.643%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.815 r  m_vc/unamedDSP_i_20/O[1]
                         net (fo=1, routed)           0.484    10.298    m_vc/unamedDSP_i_20_n_6
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.303    10.601 r  m_vc/unamedDSP_i_4/O
                         net (fo=2, routed)           0.719    11.321    m_vc/unamedDSP_i_4_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                 31.408    

Slack (MET) :             31.468ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.083ns  (logic 7.190ns (59.503%)  route 4.893ns (40.497%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.794 r  m_vc/unamedDSP_i_20/O[3]
                         net (fo=1, routed)           0.620    10.413    m_vc/unamedDSP_i_20_n_4
    SLICE_X11Y126        LUT4 (Prop_lut4_I3_O)        0.306    10.719 r  m_vc/unamedDSP_i_2/O
                         net (fo=2, routed)           0.542    11.261    m_vc/unamedDSP_i_2_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                 31.468    

Slack (MET) :             31.569ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.982ns  (logic 7.093ns (59.197%)  route 4.889ns (40.803%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.704 r  m_vc/unamedDSP_i_20/O[0]
                         net (fo=1, routed)           0.613    10.317    m_vc/unamedDSP_i_20_n_7
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.299    10.616 r  m_vc/unamedDSP_i_5/O
                         net (fo=2, routed)           0.544    11.160    m_vc/unamedDSP_i_5_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                 31.569    

Slack (MET) :             31.604ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.955ns  (logic 7.249ns (60.635%)  route 4.706ns (39.365%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 42.835 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.713    -0.828    m_vc/clk
    DSP48_X0Y46          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.181 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.161     4.342    m_vc/unamedDSP__7_n_58
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_C[41]_P[26])
                                                      1.820     6.162 r  m_vc/unamedDSP__8/P[26]
                         net (fo=2, routed)           1.464     7.627    m_vc/unamedDSP__8_n_79
    SLICE_X12Y126        LUT3 (Prop_lut3_I0_O)        0.150     7.777 r  m_vc/unamedDSP__4_i_22/O
                         net (fo=2, routed)           0.888     8.665    m_vc/unamedDSP__4_i_22_n_0
    SLICE_X12Y127        LUT4 (Prop_lut4_I3_O)        0.355     9.020 r  m_vc/unamedDSP__4_i_26/O
                         net (fo=1, routed)           0.000     9.020    m_vc/unamedDSP__4_i_26_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.628 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.588    10.215    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X11Y127        LUT4 (Prop_lut4_I3_O)        0.307    10.522 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.605    11.128    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X0Y51          DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.588    42.835    m_vc/clk
    DSP48_X0Y51          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.560    43.395    
                         clock uncertainty           -0.213    43.181    
    DSP48_X0Y51          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.731    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.731    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                 31.604    

Slack (MET) :             31.650ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 7.233ns (60.775%)  route 4.668ns (39.225%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.540     7.680    m_vc/unamedDSP__3_n_84
    SLICE_X13Y122        LUT3 (Prop_lut3_I0_O)        0.154     7.834 r  m_vc/unamedDSP_i_39/O
                         net (fo=2, routed)           0.422     8.256    m_vc/unamedDSP_i_39_n_0
    SLICE_X13Y122        LUT4 (Prop_lut4_I3_O)        0.327     8.583 r  m_vc/unamedDSP_i_43/O
                         net (fo=1, routed)           0.000     8.583    m_vc/unamedDSP_i_43_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.984 r  m_vc/unamedDSP_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.984    m_vc/unamedDSP_i_22_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.207 r  m_vc/unamedDSP_i_21/O[0]
                         net (fo=1, routed)           0.477     9.685    m_vc/unamedDSP_i_21_n_7
    SLICE_X15Y123        LUT4 (Prop_lut4_I3_O)        0.299     9.984 r  m_vc/unamedDSP_i_9/O
                         net (fo=2, routed)           1.095    11.079    m_vc/unamedDSP_i_9_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                 31.650    

Slack (MET) :             31.670ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.881ns  (logic 7.112ns (59.859%)  route 4.769ns (40.141%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.720 r  m_vc/unamedDSP_i_20/O[2]
                         net (fo=1, routed)           0.299    10.018    m_vc/unamedDSP_i_20_n_5
    SLICE_X14Y124        LUT4 (Prop_lut4_I3_O)        0.302    10.320 r  m_vc/unamedDSP_i_3/O
                         net (fo=2, routed)           0.739    11.059    m_vc/unamedDSP_i_3_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                 31.670    

Slack (MET) :             31.728ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.823ns  (logic 7.160ns (60.562%)  route 4.663ns (39.438%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[22])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[22]
                         net (fo=2, routed)           1.566     7.706    m_vc/unamedDSP__3_n_83
    SLICE_X13Y122        LUT3 (Prop_lut3_I0_O)        0.150     7.856 r  m_vc/unamedDSP_i_34/O
                         net (fo=2, routed)           0.645     8.502    m_vc/unamedDSP_i_34_n_0
    SLICE_X13Y123        LUT4 (Prop_lut4_I3_O)        0.332     8.834 r  m_vc/unamedDSP_i_38/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP_i_38_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.381 r  m_vc/unamedDSP_i_21/O[2]
                         net (fo=1, routed)           0.414     9.795    m_vc/unamedDSP_i_21_n_5
    SLICE_X14Y123        LUT4 (Prop_lut4_I3_O)        0.302    10.097 r  m_vc/unamedDSP_i_7/O
                         net (fo=2, routed)           0.903    11.000    m_vc/unamedDSP_i_7_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -11.000    
  -------------------------------------------------------------------
                         slack                                 31.728    

Slack (MET) :             31.740ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 7.435ns (62.805%)  route 4.403ns (37.195%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 42.835 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.710    -0.831    m_vc/clk
    DSP48_X0Y52          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.178 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.124     4.303    m_vc/unamedDSP__5_n_58
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_C[41]_P[4])
                                                      1.820     6.123 r  m_vc/unamedDSP__6/P[4]
                         net (fo=2, routed)           1.491     7.614    m_vc/unamedDSP__6_n_101
    SLICE_X12Y125        LUT3 (Prop_lut3_I1_O)        0.153     7.767 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     8.475    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X12Y125        LUT4 (Prop_lut4_I3_O)        0.331     8.806 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.806    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.182 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.182    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.299 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.299    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.622 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.554    10.176    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X11Y127        LUT4 (Prop_lut4_I3_O)        0.306    10.482 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.526    11.008    m_vc/unamedDSP__4_i_4_n_0
    DSP48_X0Y51          DSP48E1                                      r  m_vc/unamedDSP__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.588    42.835    m_vc/clk
    DSP48_X0Y51          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.576    43.411    
                         clock uncertainty           -0.213    43.197    
    DSP48_X0Y51          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.747    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.747    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 31.740    

Slack (MET) :             31.745ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][46]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.110ns  (logic 7.112ns (58.731%)  route 4.998ns (41.269%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 42.743 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[25])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[25]
                         net (fo=2, routed)           1.747     7.888    m_vc/unamedDSP__3_n_80
    SLICE_X13Y123        LUT3 (Prop_lut3_I0_O)        0.154     8.042 r  m_vc/unamedDSP_i_31/O
                         net (fo=2, routed)           0.851     8.893    m_vc/unamedDSP_i_31_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     9.481 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.481    m_vc/unamedDSP_i_21_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.720 r  m_vc/unamedDSP_i_20/O[2]
                         net (fo=1, routed)           0.299    10.018    m_vc/unamedDSP_i_20_n_5
    SLICE_X14Y124        LUT4 (Prop_lut4_I3_O)        0.302    10.320 r  m_vc/unamedDSP_i_3/O
                         net (fo=2, routed)           0.967    11.287    m_vc/unamedDSP_i_3_n_0
    SLICE_X11Y127        FDRE                                         r  m_vc/data_reg[0][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.497    42.743    m_vc/clk
    SLICE_X11Y127        FDRE                                         r  m_vc/data_reg[0][46]/C
                         clock pessimism              0.560    43.303    
                         clock uncertainty           -0.213    43.090    
    SLICE_X11Y127        FDRE (Setup_fdre_C_D)       -0.058    43.032    m_vc/data_reg[0][46]
  -------------------------------------------------------------------
                         required time                         43.032    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                 31.745    

Slack (MET) :             31.767ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.784ns  (logic 7.223ns (61.296%)  route 4.561ns (38.704%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.718    -0.823    m_vc/clk
    DSP48_X0Y44          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.186 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.134     4.321    m_vc/unamedDSP__2_n_58
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[41]_P[22])
                                                      1.820     6.141 r  m_vc/unamedDSP__3/P[22]
                         net (fo=2, routed)           1.566     7.706    m_vc/unamedDSP__3_n_83
    SLICE_X13Y122        LUT3 (Prop_lut3_I0_O)        0.150     7.856 r  m_vc/unamedDSP_i_34/O
                         net (fo=2, routed)           0.645     8.502    m_vc/unamedDSP_i_34_n_0
    SLICE_X13Y123        LUT4 (Prop_lut4_I3_O)        0.332     8.834 r  m_vc/unamedDSP_i_38/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP_i_38_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.440 r  m_vc/unamedDSP_i_21/O[3]
                         net (fo=1, routed)           0.295     9.735    m_vc/unamedDSP_i_21_n_4
    SLICE_X14Y123        LUT4 (Prop_lut4_I3_O)        0.306    10.041 r  m_vc/unamedDSP_i_6/O
                         net (fo=2, routed)           0.920    10.961    m_vc/unamedDSP_i_6_n_0
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/clk
    DSP48_X0Y50          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.728    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                 31.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X10Y128        FDRE                                         r  m_i2s2/tx_data_l_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  m_i2s2/tx_data_l_reg[19]/Q
                         net (fo=1, routed)           0.135    -0.306    m_i2s2/tx_data_l_reg_n_0_[19]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.046    -0.260 r  m_i2s2/tx_data_l_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    m_i2s2/tx_data_l_shift[19]_i_1_n_0
    SLICE_X11Y128        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.828    -0.845    m_i2s2/axis_clk
    SLICE_X11Y128        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[19]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.213    -0.379    
    SLICE_X11Y128        FDRE (Hold_fdre_C_D)         0.107    -0.272    m_i2s2/tx_data_l_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.556    -0.608    m_i2s2/axis_clk
    SLICE_X14Y124        FDRE                                         r  m_i2s2/tx_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  m_i2s2/tx_data_r_reg[7]/Q
                         net (fo=1, routed)           0.135    -0.309    m_i2s2/tx_data_r_reg_n_0_[7]
    SLICE_X15Y124        LUT3 (Prop_lut3_I0_O)        0.046    -0.263 r  m_i2s2/tx_data_r_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    m_i2s2/tx_data_r_shift[7]_i_1_n_0
    SLICE_X15Y124        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.824    -0.849    m_i2s2/axis_clk
    SLICE_X15Y124        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.213    -0.382    
    SLICE_X15Y124        FDRE (Hold_fdre_C_D)         0.107    -0.275    m_i2s2/tx_data_r_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.483%)  route 0.142ns (40.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X10Y127        FDRE                                         r  m_i2s2/tx_data_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  m_i2s2/tx_data_l_reg[1]/Q
                         net (fo=1, routed)           0.142    -0.299    m_i2s2/tx_data_l_reg_n_0_[1]
    SLICE_X9Y126         LUT3 (Prop_lut3_I0_O)        0.045    -0.254 r  m_i2s2/tx_data_l_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    m_i2s2/tx_data_l_shift[1]_i_1_n_0
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.825    -0.848    m_i2s2/axis_clk
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[1]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.213    -0.360    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.092    -0.268    m_i2s2/tx_data_l_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m_i2s2/tx_data_l_shift_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.308    m_i2s2/tx_data_l_shift_reg_n_0_[10]
    SLICE_X13Y127        LUT3 (Prop_lut3_I2_O)        0.042    -0.266 r  m_i2s2/tx_data_l_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    m_i2s2/tx_data_l_shift[11]_i_1_n_0
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.827    -0.846    m_i2s2/axis_clk
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.213    -0.392    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.107    -0.285    m_i2s2/tx_data_l_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X9Y127         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m_i2s2/tx_data_l_shift_reg[20]/Q
                         net (fo=1, routed)           0.156    -0.308    m_i2s2/tx_data_l_shift_reg_n_0_[20]
    SLICE_X9Y127         LUT3 (Prop_lut3_I2_O)        0.042    -0.266 r  m_i2s2/tx_data_l_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    m_i2s2/tx_data_l_shift[21]_i_1_n_0
    SLICE_X9Y127         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.827    -0.846    m_i2s2/axis_clk
    SLICE_X9Y127         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.213    -0.392    
    SLICE_X9Y127         FDRE (Hold_fdre_C_D)         0.107    -0.285    m_i2s2/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.557    -0.607    m_i2s2/axis_clk
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  m_i2s2/tx_data_l_shift_reg[2]/Q
                         net (fo=1, routed)           0.156    -0.310    m_i2s2/tx_data_l_shift_reg_n_0_[2]
    SLICE_X9Y126         LUT3 (Prop_lut3_I2_O)        0.042    -0.268 r  m_i2s2/tx_data_l_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    m_i2s2/tx_data_l_shift[3]_i_1_n_0
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.825    -0.848    m_i2s2/axis_clk
    SLICE_X9Y126         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.213    -0.394    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.107    -0.287    m_i2s2/tx_data_l_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X15Y128        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m_i2s2/tx_data_r_shift_reg[14]/Q
                         net (fo=1, routed)           0.156    -0.308    m_i2s2/tx_data_r_shift_reg_n_0_[14]
    SLICE_X15Y128        LUT3 (Prop_lut3_I2_O)        0.042    -0.266 r  m_i2s2/tx_data_r_shift[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    m_i2s2/tx_data_r_shift[15]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.828    -0.845    m_i2s2/axis_clk
    SLICE_X15Y128        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[15]/C
                         clock pessimism              0.240    -0.605    
                         clock uncertainty            0.213    -0.392    
    SLICE_X15Y128        FDRE (Hold_fdre_C_D)         0.107    -0.285    m_i2s2/tx_data_r_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.560    -0.604    m_i2s2/axis_clk
    SLICE_X9Y129         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  m_i2s2/tx_data_r_shift_reg[18]/Q
                         net (fo=1, routed)           0.156    -0.307    m_i2s2/tx_data_r_shift_reg_n_0_[18]
    SLICE_X9Y129         LUT3 (Prop_lut3_I2_O)        0.042    -0.265 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X9Y129         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.829    -0.844    m_i2s2/axis_clk
    SLICE_X9Y129         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.213    -0.391    
    SLICE_X9Y129         FDRE (Hold_fdre_C_D)         0.107    -0.284    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][46]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.226ns (61.111%)  route 0.144ns (38.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.557    -0.607    m_vc/clk
    SLICE_X11Y126        FDRE                                         r  m_vc/data_reg[1][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  m_vc/data_reg[1][46]/Q
                         net (fo=1, routed)           0.144    -0.335    m_vc/data_reg_n_0_[1][46]
    SLICE_X10Y127        LUT4 (Prop_lut4_I3_O)        0.098    -0.237 r  m_vc/m_axis_data[22]_INST_0/O
                         net (fo=2, routed)           0.000    -0.237    m_i2s2/tx_axis_s_data[22]
    SLICE_X10Y127        FDRE                                         r  m_i2s2/tx_data_l_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.827    -0.846    m_i2s2/axis_clk
    SLICE_X10Y127        FDRE                                         r  m_i2s2/tx_data_l_reg[22]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.213    -0.379    
    SLICE_X10Y127        FDRE (Hold_fdre_C_D)         0.121    -0.258    m_i2s2/tx_data_l_reg[22]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.605    m_i2s2/axis_clk
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m_i2s2/tx_data_l_shift_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.306    m_i2s2/tx_data_l_shift_reg_n_0_[8]
    SLICE_X13Y127        LUT3 (Prop_lut3_I2_O)        0.042    -0.264 r  m_i2s2/tx_data_l_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    m_i2s2/tx_data_l_shift[9]_i_1_n_0
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.827    -0.846    m_i2s2/axis_clk
    SLICE_X13Y127        FDRE                                         r  m_i2s2/tx_data_l_shift_reg[9]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.213    -0.392    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.107    -0.285    m_i2s2/tx_data_l_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.021    





