INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/FPGA_game/FPGA_game/FPGA_game.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/FPGA_game/FPGA_game/FPGA_game.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/FPGA_game/FPGA_game/FPGA_game.srcs/sources_1/new/I2C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/FPGA_game/FPGA_game/FPGA_game.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/FPGA_game/FPGA_game/FPGA_game.srcs/sources_1/new/key_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/FPGA_game/FPGA_game/FPGA_game.srcs/sources_1/new/scanseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/FPGA_game/FPGA_game/FPGA_game.srcs/sources_1/new/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/FPGA_game/FPGA_game/FPGA_game.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
