module half_adder_behave (input a,
 input b,
 output sum, 
 output carry);
reg sum, carry;
always @ (a or b)
begin
sum = a ^ b;
carry = a & b;
end
endmodule