//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Aug  1 04:29:38 2014 (1406860178)
// Cuda compilation tools, release 6.5, V6.5.14
//

.version 4.1
.target sm_35
.address_size 64


.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaDeviceGetAttribute(
	.param .b64 cudaDeviceGetAttribute_param_0,
	.param .b32 cudaDeviceGetAttribute_param_1,
	.param .b32 cudaDeviceGetAttribute_param_2
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaGetDevice(
	.param .b64 cudaGetDevice_param_0
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.visible .func  (.param .b32 func_retval0) _Z8inv_MsatPffi(
	.param .b64 _Z8inv_MsatPffi_param_0,
	.param .b32 _Z8inv_MsatPffi_param_1,
	.param .b32 _Z8inv_MsatPffi_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .s32 	%r<2>;
	.reg .f32 	%f<10>;
	.reg .s64 	%rd<4>;


	ld.param.u64 	%rd1, [_Z8inv_MsatPffi_param_0];
	ld.param.f32 	%f8, [_Z8inv_MsatPffi_param_1];
	ld.param.u32 	%r1, [_Z8inv_MsatPffi_param_2];
	setp.eq.s64	%p1, %rd1, 0;
	@%p1 bra 	BB5_2;

	mul.wide.s32 	%rd2, %r1, 4;
	add.s64 	%rd3, %rd1, %rd2;
	ld.f32 	%f6, [%rd3];
	mul.f32 	%f8, %f6, %f8;

BB5_2:
	setp.neu.f32	%p2, %f8, 0f00000000;
	@%p2 bra 	BB5_4;

	mov.f32 	%f9, 0f00000000;
	bra.uni 	BB5_5;

BB5_4:
	rcp.rn.f32 	%f9, %f8;

BB5_5:
	st.param.f32	[func_retval0+0], %f9;
	ret;
}

.visible .entry adddmi(
	.param .u64 adddmi_param_0,
	.param .u64 adddmi_param_1,
	.param .u64 adddmi_param_2,
	.param .u64 adddmi_param_3,
	.param .u64 adddmi_param_4,
	.param .u64 adddmi_param_5,
	.param .u64 adddmi_param_6,
	.param .f32 adddmi_param_7,
	.param .u64 adddmi_param_8,
	.param .u64 adddmi_param_9,
	.param .u64 adddmi_param_10,
	.param .f32 adddmi_param_11,
	.param .f32 adddmi_param_12,
	.param .f32 adddmi_param_13,
	.param .u32 adddmi_param_14,
	.param .u32 adddmi_param_15,
	.param .u32 adddmi_param_16,
	.param .u8 adddmi_param_17
)
{
	.reg .pred 	%p<48>;
	.reg .s16 	%rs<22>;
	.reg .s32 	%r<243>;
	.reg .f32 	%f<244>;
	.reg .s64 	%rd<89>;


	ld.param.u64 	%rd14, [adddmi_param_0];
	ld.param.u64 	%rd15, [adddmi_param_1];
	ld.param.u64 	%rd16, [adddmi_param_2];
	ld.param.u64 	%rd18, [adddmi_param_3];
	ld.param.u64 	%rd19, [adddmi_param_4];
	ld.param.u64 	%rd20, [adddmi_param_5];
	ld.param.u64 	%rd17, [adddmi_param_6];
	ld.param.f32 	%f242, [adddmi_param_7];
	ld.param.u64 	%rd21, [adddmi_param_8];
	ld.param.u64 	%rd22, [adddmi_param_9];
	ld.param.u64 	%rd23, [adddmi_param_10];
	ld.param.f32 	%f107, [adddmi_param_11];
	ld.param.f32 	%f108, [adddmi_param_12];
	ld.param.f32 	%f109, [adddmi_param_13];
	ld.param.u32 	%r75, [adddmi_param_14];
	ld.param.u32 	%r76, [adddmi_param_15];
	ld.param.u32 	%r77, [adddmi_param_16];
	ld.param.u8 	%rs5, [adddmi_param_17];
	cvta.to.global.u64 	%rd1, %rd22;
	cvta.to.global.u64 	%rd2, %rd21;
	cvta.to.global.u64 	%rd3, %rd23;
	cvta.to.global.u64 	%rd4, %rd20;
	cvta.to.global.u64 	%rd5, %rd19;
	cvta.to.global.u64 	%rd6, %rd18;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %ctaid.x;
	mov.u32 	%r80, %tid.x;
	mad.lo.s32 	%r1, %r78, %r79, %r80;
	mov.u32 	%r81, %ntid.y;
	mov.u32 	%r82, %ctaid.y;
	mov.u32 	%r83, %tid.y;
	mad.lo.s32 	%r2, %r81, %r82, %r83;
	mov.u32 	%r84, %ntid.z;
	mov.u32 	%r85, %ctaid.z;
	mov.u32 	%r86, %tid.z;
	mad.lo.s32 	%r3, %r84, %r85, %r86;
	setp.ge.s32	%p1, %r2, %r76;
	setp.ge.s32	%p2, %r1, %r75;
	or.pred  	%p3, %p2, %p1;
	setp.ge.s32	%p4, %r3, %r77;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB6_90;

	mul.lo.s32 	%r4, %r3, %r76;
	add.s32 	%r87, %r4, %r2;
	mul.lo.s32 	%r5, %r87, %r75;
	add.s32 	%r88, %r5, %r1;
	cvt.s64.s32	%rd7, %r88;
	mul.wide.s32 	%rd24, %r88, 4;
	add.s64 	%rd25, %rd6, %rd24;
	add.s64 	%rd26, %rd5, %rd24;
	add.s64 	%rd27, %rd4, %rd24;
	add.s64 	%rd28, %rd3, %rd7;
	ld.global.nc.u8 	%rs1, [%rd28];
	cvt.u32.u16	%r89, %rs1;
	and.b32  	%r6, %r89, 255;
	ld.global.nc.f32 	%f1, [%rd25];
	ld.global.nc.f32 	%f2, [%rd26];
	mul.f32 	%f110, %f2, %f2;
	fma.rn.f32 	%f111, %f1, %f1, %f110;
	ld.global.nc.f32 	%f3, [%rd27];
	fma.rn.f32 	%f112, %f3, %f3, %f111;
	setp.eq.f32	%p6, %f112, 0f00000000;
	@%p6 bra 	BB6_90;

	cvta.to.global.u64 	%rd8, %rd16;
	cvta.to.global.u64 	%rd9, %rd15;
	cvta.to.global.u64 	%rd10, %rd14;
	cvta.to.global.u64 	%rd11, %rd17;
	add.s32 	%r7, %r1, -1;
	and.b16  	%rs2, %rs5, 1;
	setp.eq.b16	%p7, %rs2, 1;
	@!%p7 bra 	BB6_4;
	bra.uni 	BB6_3;

BB6_3:
	rem.s32 	%r90, %r7, %r75;
	add.s32 	%r91, %r90, %r75;
	rem.s32 	%r220, %r91, %r75;
	bra.uni 	BB6_5;

BB6_4:
	mov.u32 	%r92, 0;
	max.s32 	%r220, %r7, %r92;

BB6_5:
	add.s32 	%r11, %r220, %r5;
	and.b16  	%rs6, %rs2, 1;
	setp.eq.b16	%p8, %rs6, 1;
	setp.gt.s32	%p9, %r1, 0;
	or.pred  	%p10, %p9, %p8;
	@%p10 bra 	BB6_7;

	mov.f32 	%f212, 0f00000000;
	mov.f32 	%f219, %f212;
	mov.f32 	%f211, %f212;
	bra.uni 	BB6_8;

BB6_7:
	mul.wide.s32 	%rd29, %r11, 4;
	add.s64 	%rd30, %rd6, %rd29;
	ld.global.nc.f32 	%f211, [%rd30];
	add.s64 	%rd31, %rd5, %rd29;
	ld.global.nc.f32 	%f219, [%rd31];
	add.s64 	%rd32, %rd4, %rd29;
	ld.global.nc.f32 	%f212, [%rd32];

BB6_8:
	mov.f32 	%f218, %f219;
	mul.f32 	%f116, %f218, %f218;
	fma.rn.f32 	%f117, %f211, %f211, %f116;
	fma.rn.f32 	%f10, %f212, %f212, %f117;
	setp.eq.f32	%p11, %f10, 0f00000000;
	mov.u32 	%r236, %r6;
	@%p11 bra 	BB6_10;

	cvt.s64.s32	%rd33, %r11;
	add.s64 	%rd34, %rd3, %rd33;
	ld.global.nc.u8 	%rs7, [%rd34];
	cvt.u32.u16	%r93, %rs7;
	and.b32  	%r12, %r93, 255;
	mov.u32 	%r236, %r12;

BB6_10:
	mov.u32 	%r13, %r236;
	setp.gt.u32	%p12, %r13, %r6;
	@%p12 bra 	BB6_12;

	add.s32 	%r94, %r6, 1;
	mul.lo.s32 	%r95, %r94, %r6;
	shr.u32 	%r96, %r95, 31;
	add.s32 	%r97, %r95, %r96;
	shr.s32 	%r98, %r97, 1;
	add.s32 	%r221, %r98, %r13;
	bra.uni 	BB6_13;

BB6_12:
	add.s32 	%r99, %r13, 1;
	mul.lo.s32 	%r100, %r99, %r13;
	shr.u32 	%r101, %r100, 31;
	add.s32 	%r102, %r100, %r101;
	shr.s32 	%r103, %r102, 1;
	add.s32 	%r221, %r103, %r6;

BB6_13:
	mul.wide.s32 	%rd35, %r221, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f11, [%rd36];
	@%p12 bra 	BB6_15;

	add.s32 	%r104, %r6, 1;
	mul.lo.s32 	%r105, %r104, %r6;
	shr.u32 	%r106, %r105, 31;
	add.s32 	%r107, %r105, %r106;
	shr.s32 	%r108, %r107, 1;
	add.s32 	%r222, %r108, %r13;
	bra.uni 	BB6_16;

BB6_15:
	add.s32 	%r109, %r13, 1;
	mul.lo.s32 	%r110, %r109, %r13;
	shr.u32 	%r111, %r110, 31;
	add.s32 	%r112, %r110, %r111;
	shr.s32 	%r113, %r112, 1;
	add.s32 	%r222, %r113, %r6;

BB6_16:
	mul.wide.s32 	%rd37, %r222, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f12, [%rd38];
	setp.neu.f32	%p14, %f10, 0f00000000;
	@%p14 bra 	BB6_18;

	mul.f32 	%f118, %f12, 0fBF000000;
	div.rn.f32 	%f119, %f118, %f11;
	mul.f32 	%f120, %f119, %f107;
	mul.f32 	%f121, %f120, %f3;
	sub.f32 	%f211, %f1, %f121;
	fma.rn.f32 	%f212, %f120, %f1, %f3;
	mov.f32 	%f218, %f2;

BB6_18:
	mul.f32 	%f18, %f107, %f107;
	add.f32 	%f122, %f11, %f11;
	div.rn.f32 	%f123, %f122, %f18;
	sub.f32 	%f124, %f211, %f1;
	sub.f32 	%f125, %f218, %f2;
	sub.f32 	%f126, %f212, %f3;
	fma.rn.f32 	%f127, %f123, %f124, 0f00000000;
	fma.rn.f32 	%f19, %f123, %f125, 0f00000000;
	fma.rn.f32 	%f128, %f123, %f126, 0f00000000;
	div.rn.f32 	%f129, %f12, %f107;
	mul.f32 	%f130, %f129, %f212;
	sub.f32 	%f20, %f127, %f130;
	fma.rn.f32 	%f21, %f129, %f211, %f128;
	add.s32 	%r20, %r1, 1;
	setp.eq.s16	%p15, %rs2, 0;
	@%p15 bra 	BB6_20;

	rem.s32 	%r114, %r20, %r75;
	add.s32 	%r115, %r114, %r75;
	rem.s32 	%r223, %r115, %r75;
	bra.uni 	BB6_21;

BB6_20:
	add.s32 	%r116, %r75, -1;
	min.s32 	%r223, %r20, %r116;

BB6_21:
	add.s32 	%r24, %r223, %r5;
	setp.lt.s32	%p16, %r20, %r75;
	or.pred  	%p18, %p16, %p8;
	@%p18 bra 	BB6_23;

	mov.f32 	%f221, 0f00000000;
	mov.f32 	%f220, %f221;
	mov.f32 	%f213, %f221;
	bra.uni 	BB6_24;

BB6_23:
	mul.wide.s32 	%rd39, %r24, 4;
	add.s64 	%rd40, %rd6, %rd39;
	ld.global.nc.f32 	%f213, [%rd40];
	add.s64 	%rd41, %rd5, %rd39;
	ld.global.nc.f32 	%f220, [%rd41];
	add.s64 	%rd42, %rd4, %rd39;
	ld.global.nc.f32 	%f221, [%rd42];

BB6_24:
	mov.f32 	%f26, %f220;
	mul.f32 	%f134, %f26, %f26;
	fma.rn.f32 	%f135, %f213, %f213, %f134;
	fma.rn.f32 	%f28, %f221, %f221, %f135;
	setp.eq.f32	%p19, %f28, 0f00000000;
	mov.u32 	%r235, %r6;
	@%p19 bra 	BB6_26;

	cvt.s64.s32	%rd43, %r24;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.u8 	%rs9, [%rd44];
	cvt.u32.u16	%r117, %rs9;
	and.b32  	%r235, %r117, 255;

BB6_26:
	setp.gt.u32	%p20, %r235, %r6;
	@%p20 bra 	BB6_28;

	add.s32 	%r118, %r6, 1;
	mul.lo.s32 	%r119, %r118, %r6;
	shr.u32 	%r120, %r119, 31;
	add.s32 	%r121, %r119, %r120;
	shr.s32 	%r122, %r121, 1;
	add.s32 	%r224, %r122, %r235;
	bra.uni 	BB6_29;

BB6_28:
	add.s32 	%r123, %r235, 1;
	mul.lo.s32 	%r124, %r123, %r235;
	shr.u32 	%r125, %r124, 31;
	add.s32 	%r126, %r124, %r125;
	shr.s32 	%r127, %r126, 1;
	add.s32 	%r224, %r127, %r6;

BB6_29:
	mul.wide.s32 	%rd45, %r224, 4;
	add.s64 	%rd46, %rd2, %rd45;
	ld.global.nc.f32 	%f29, [%rd46];
	@%p20 bra 	BB6_31;

	add.s32 	%r128, %r6, 1;
	mul.lo.s32 	%r129, %r128, %r6;
	shr.u32 	%r130, %r129, 31;
	add.s32 	%r131, %r129, %r130;
	shr.s32 	%r132, %r131, 1;
	add.s32 	%r225, %r132, %r235;
	bra.uni 	BB6_32;

BB6_31:
	add.s32 	%r133, %r235, 1;
	mul.lo.s32 	%r134, %r133, %r235;
	shr.u32 	%r135, %r134, 31;
	add.s32 	%r136, %r134, %r135;
	shr.s32 	%r137, %r136, 1;
	add.s32 	%r225, %r137, %r6;

BB6_32:
	mul.wide.s32 	%rd47, %r225, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.nc.f32 	%f30, [%rd48];
	setp.neu.f32	%p22, %f28, 0f00000000;
	mov.f32 	%f217, %f26;
	@%p22 bra 	BB6_34;

	mul.f32 	%f136, %f30, 0f3F000000;
	div.rn.f32 	%f137, %f136, %f29;
	mul.f32 	%f138, %f137, %f107;
	mul.f32 	%f139, %f138, %f3;
	sub.f32 	%f213, %f1, %f139;
	fma.rn.f32 	%f221, %f138, %f1, %f3;
	mov.f32 	%f217, %f2;

BB6_34:
	mov.f32 	%f34, %f217;
	add.f32 	%f140, %f29, %f29;
	div.rn.f32 	%f141, %f140, %f18;
	sub.f32 	%f142, %f213, %f1;
	sub.f32 	%f143, %f34, %f2;
	sub.f32 	%f144, %f221, %f3;
	fma.rn.f32 	%f145, %f141, %f142, %f20;
	fma.rn.f32 	%f36, %f141, %f143, %f19;
	fma.rn.f32 	%f146, %f141, %f144, %f21;
	div.rn.f32 	%f147, %f30, %f107;
	fma.rn.f32 	%f37, %f147, %f221, %f145;
	mul.f32 	%f148, %f147, %f213;
	sub.f32 	%f38, %f146, %f148;
	and.b16  	%rs3, %rs5, 2;
	setp.eq.s16	%p23, %rs3, 0;
	add.s32 	%r33, %r2, -1;
	@%p23 bra 	BB6_36;

	rem.s32 	%r138, %r33, %r76;
	add.s32 	%r139, %r138, %r76;
	rem.s32 	%r226, %r139, %r76;
	bra.uni 	BB6_37;

BB6_36:
	mov.u32 	%r140, 0;
	max.s32 	%r226, %r33, %r140;

BB6_37:
	add.s32 	%r141, %r226, %r4;
	mad.lo.s32 	%r37, %r141, %r75, %r1;
	and.b16  	%rs10, %rs3, 255;
	setp.ne.s16	%p24, %rs10, 0;
	setp.gt.s32	%p25, %r2, 0;
	or.pred  	%p26, %p25, %p24;
	@%p26 bra 	BB6_39;

	mov.f32 	%f223, 0f00000000;
	mov.f32 	%f222, %f223;
	mov.f32 	%f229, %f223;
	bra.uni 	BB6_40;

BB6_39:
	mul.wide.s32 	%rd49, %r37, 4;
	add.s64 	%rd50, %rd6, %rd49;
	ld.global.nc.f32 	%f229, [%rd50];
	add.s64 	%rd51, %rd5, %rd49;
	ld.global.nc.f32 	%f222, [%rd51];
	add.s64 	%rd52, %rd4, %rd49;
	ld.global.nc.f32 	%f223, [%rd52];

BB6_40:
	mov.f32 	%f228, %f229;
	mul.f32 	%f152, %f222, %f222;
	fma.rn.f32 	%f153, %f228, %f228, %f152;
	fma.rn.f32 	%f45, %f223, %f223, %f153;
	setp.eq.f32	%p27, %f45, 0f00000000;
	mov.u32 	%r234, %r6;
	@%p27 bra 	BB6_42;

	cvt.s64.s32	%rd53, %r37;
	add.s64 	%rd54, %rd3, %rd53;
	ld.global.nc.u8 	%rs11, [%rd54];
	cvt.u32.u16	%r142, %rs11;
	and.b32  	%r234, %r142, 255;

BB6_42:
	setp.gt.u32	%p28, %r234, %r6;
	@%p28 bra 	BB6_44;

	add.s32 	%r143, %r6, 1;
	mul.lo.s32 	%r144, %r143, %r6;
	shr.u32 	%r145, %r144, 31;
	add.s32 	%r146, %r144, %r145;
	shr.s32 	%r147, %r146, 1;
	add.s32 	%r227, %r147, %r234;
	bra.uni 	BB6_45;

BB6_44:
	add.s32 	%r148, %r234, 1;
	mul.lo.s32 	%r149, %r148, %r234;
	shr.u32 	%r150, %r149, 31;
	add.s32 	%r151, %r149, %r150;
	shr.s32 	%r152, %r151, 1;
	add.s32 	%r227, %r152, %r6;

BB6_45:
	mul.wide.s32 	%rd55, %r227, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f46, [%rd56];
	@%p28 bra 	BB6_47;

	add.s32 	%r153, %r6, 1;
	mul.lo.s32 	%r154, %r153, %r6;
	shr.u32 	%r155, %r154, 31;
	add.s32 	%r156, %r154, %r155;
	shr.s32 	%r157, %r156, 1;
	add.s32 	%r228, %r157, %r234;
	bra.uni 	BB6_48;

BB6_47:
	add.s32 	%r158, %r234, 1;
	mul.lo.s32 	%r159, %r158, %r234;
	shr.u32 	%r160, %r159, 31;
	add.s32 	%r161, %r159, %r160;
	shr.s32 	%r162, %r161, 1;
	add.s32 	%r228, %r162, %r6;

BB6_48:
	mul.wide.s32 	%rd57, %r228, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f47, [%rd58];
	setp.neu.f32	%p30, %f45, 0f00000000;
	@%p30 bra 	BB6_50;

	mul.f32 	%f154, %f47, 0fBF000000;
	div.rn.f32 	%f155, %f154, %f46;
	mul.f32 	%f156, %f155, %f108;
	mul.f32 	%f157, %f156, %f3;
	sub.f32 	%f222, %f2, %f157;
	fma.rn.f32 	%f223, %f156, %f2, %f3;
	mov.f32 	%f228, %f1;

BB6_50:
	mul.f32 	%f53, %f108, %f108;
	add.f32 	%f158, %f46, %f46;
	div.rn.f32 	%f159, %f158, %f53;
	sub.f32 	%f160, %f228, %f1;
	sub.f32 	%f161, %f222, %f2;
	sub.f32 	%f162, %f223, %f3;
	fma.rn.f32 	%f54, %f159, %f160, %f37;
	fma.rn.f32 	%f163, %f159, %f161, %f36;
	fma.rn.f32 	%f164, %f159, %f162, %f38;
	div.rn.f32 	%f165, %f47, %f108;
	mul.f32 	%f166, %f165, %f223;
	sub.f32 	%f55, %f163, %f166;
	fma.rn.f32 	%f56, %f165, %f222, %f164;
	add.s32 	%r46, %r2, 1;
	setp.eq.s16	%p31, %rs10, 0;
	@%p31 bra 	BB6_52;

	rem.s32 	%r163, %r46, %r76;
	add.s32 	%r164, %r163, %r76;
	rem.s32 	%r229, %r164, %r76;
	bra.uni 	BB6_53;

BB6_52:
	add.s32 	%r165, %r76, -1;
	min.s32 	%r229, %r46, %r165;

BB6_53:
	add.s32 	%r166, %r229, %r4;
	mad.lo.s32 	%r50, %r166, %r75, %r1;
	setp.lt.s32	%p32, %r46, %r76;
	or.pred  	%p34, %p32, %p24;
	@%p34 bra 	BB6_55;

	mov.f32 	%f232, 0f00000000;
	mov.f32 	%f231, %f232;
	mov.f32 	%f230, %f232;
	bra.uni 	BB6_56;

BB6_55:
	mul.wide.s32 	%rd59, %r50, 4;
	add.s64 	%rd60, %rd6, %rd59;
	ld.global.nc.f32 	%f230, [%rd60];
	add.s64 	%rd61, %rd5, %rd59;
	ld.global.nc.f32 	%f231, [%rd61];
	add.s64 	%rd62, %rd4, %rd59;
	ld.global.nc.f32 	%f232, [%rd62];

BB6_56:
	mov.f32 	%f60, %f230;
	mul.f32 	%f170, %f231, %f231;
	fma.rn.f32 	%f171, %f60, %f60, %f170;
	fma.rn.f32 	%f63, %f232, %f232, %f171;
	setp.eq.f32	%p35, %f63, 0f00000000;
	mov.u32 	%r233, %r6;
	@%p35 bra 	BB6_58;

	cvt.s64.s32	%rd63, %r50;
	add.s64 	%rd64, %rd3, %rd63;
	ld.global.nc.u8 	%rs14, [%rd64];
	cvt.u32.u16	%r167, %rs14;
	and.b32  	%r233, %r167, 255;

BB6_58:
	setp.gt.u32	%p36, %r233, %r6;
	@%p36 bra 	BB6_60;

	add.s32 	%r168, %r6, 1;
	mul.lo.s32 	%r169, %r168, %r6;
	shr.u32 	%r170, %r169, 31;
	add.s32 	%r171, %r169, %r170;
	shr.s32 	%r172, %r171, 1;
	add.s32 	%r237, %r172, %r233;
	bra.uni 	BB6_61;

BB6_60:
	add.s32 	%r173, %r233, 1;
	mul.lo.s32 	%r174, %r173, %r233;
	shr.u32 	%r175, %r174, 31;
	add.s32 	%r176, %r174, %r175;
	shr.s32 	%r177, %r176, 1;
	add.s32 	%r237, %r177, %r6;

BB6_61:
	mul.wide.s32 	%rd65, %r237, 4;
	add.s64 	%rd66, %rd2, %rd65;
	ld.global.nc.f32 	%f64, [%rd66];
	@%p36 bra 	BB6_63;

	add.s32 	%r178, %r6, 1;
	mul.lo.s32 	%r179, %r178, %r6;
	shr.u32 	%r180, %r179, 31;
	add.s32 	%r181, %r179, %r180;
	shr.s32 	%r182, %r181, 1;
	add.s32 	%r238, %r182, %r233;
	bra.uni 	BB6_64;

BB6_63:
	add.s32 	%r183, %r233, 1;
	mul.lo.s32 	%r184, %r183, %r233;
	shr.u32 	%r185, %r184, 31;
	add.s32 	%r186, %r184, %r185;
	shr.s32 	%r187, %r186, 1;
	add.s32 	%r238, %r187, %r6;

BB6_64:
	mul.wide.s32 	%rd67, %r238, 4;
	add.s64 	%rd68, %rd1, %rd67;
	ld.global.nc.f32 	%f65, [%rd68];
	setp.neu.f32	%p38, %f63, 0f00000000;
	mov.f32 	%f227, %f60;
	@%p38 bra 	BB6_66;

	mul.f32 	%f172, %f65, 0f3F000000;
	div.rn.f32 	%f173, %f172, %f64;
	mul.f32 	%f174, %f173, %f108;
	mul.f32 	%f175, %f174, %f3;
	sub.f32 	%f231, %f2, %f175;
	fma.rn.f32 	%f232, %f174, %f2, %f3;
	mov.f32 	%f227, %f1;

BB6_66:
	mov.f32 	%f68, %f227;
	add.f32 	%f176, %f64, %f64;
	div.rn.f32 	%f177, %f176, %f53;
	sub.f32 	%f178, %f68, %f1;
	sub.f32 	%f179, %f231, %f2;
	sub.f32 	%f180, %f232, %f3;
	fma.rn.f32 	%f241, %f177, %f178, %f54;
	fma.rn.f32 	%f181, %f177, %f179, %f55;
	fma.rn.f32 	%f182, %f177, %f180, %f56;
	div.rn.f32 	%f183, %f65, %f108;
	fma.rn.f32 	%f240, %f183, %f232, %f181;
	mul.f32 	%f184, %f183, %f231;
	sub.f32 	%f239, %f182, %f184;
	setp.eq.s32	%p39, %r77, 1;
	@%p39 bra 	BB6_84;

	and.b16  	%rs4, %rs5, 4;
	setp.eq.s16	%p40, %rs4, 0;
	add.s32 	%r59, %r3, -1;
	@%p40 bra 	BB6_69;

	rem.s32 	%r188, %r59, %r77;
	add.s32 	%r189, %r188, %r77;
	rem.s32 	%r239, %r189, %r77;
	bra.uni 	BB6_70;

BB6_69:
	mov.u32 	%r190, 0;
	max.s32 	%r239, %r59, %r190;

BB6_70:
	mad.lo.s32 	%r191, %r239, %r76, %r2;
	mad.lo.s32 	%r192, %r191, %r75, %r1;
	cvt.s64.s32	%rd12, %r192;
	mul.wide.s32 	%rd69, %r192, 4;
	add.s64 	%rd70, %rd6, %rd69;
	add.s64 	%rd71, %rd5, %rd69;
	add.s64 	%rd72, %rd4, %rd69;
	ld.global.nc.f32 	%f233, [%rd70];
	ld.global.nc.f32 	%f234, [%rd71];
	ld.global.nc.f32 	%f235, [%rd72];
	mul.f32 	%f185, %f234, %f234;
	fma.rn.f32 	%f186, %f233, %f233, %f185;
	fma.rn.f32 	%f187, %f235, %f235, %f186;
	setp.neu.f32	%p41, %f187, 0f00000000;
	@%p41 bra 	BB6_72;

	mov.f32 	%f235, %f3;
	mov.f32 	%f234, %f2;
	mov.f32 	%f233, %f1;

BB6_72:
	add.s64 	%rd73, %rd3, %rd12;
	ld.global.nc.u8 	%rs15, [%rd73];
	and.b16  	%rs16, %rs15, 255;
	and.b16  	%rs17, %rs1, 255;
	setp.gt.u16	%p42, %rs16, %rs17;
	cvt.u32.u16	%r193, %rs15;
	and.b32  	%r63, %r193, 255;
	@%p42 bra 	BB6_74;

	add.s32 	%r194, %r6, 1;
	mul.lo.s32 	%r195, %r194, %r6;
	shr.u32 	%r196, %r195, 31;
	add.s32 	%r197, %r195, %r196;
	shr.s32 	%r198, %r197, 1;
	add.s32 	%r240, %r198, %r63;
	bra.uni 	BB6_75;

BB6_74:
	add.s32 	%r199, %r63, 1;
	mul.lo.s32 	%r200, %r199, %r63;
	shr.u32 	%r201, %r200, 31;
	add.s32 	%r202, %r200, %r201;
	shr.s32 	%r203, %r202, 1;
	add.s32 	%r240, %r203, %r6;

BB6_75:
	mul.wide.s32 	%rd74, %r240, 4;
	add.s64 	%rd75, %rd2, %rd74;
	ld.global.nc.f32 	%f188, [%rd75];
	add.f32 	%f189, %f188, %f188;
	mul.f32 	%f83, %f109, %f109;
	div.rn.f32 	%f190, %f189, %f83;
	sub.f32 	%f191, %f233, %f1;
	sub.f32 	%f192, %f234, %f2;
	sub.f32 	%f193, %f235, %f3;
	fma.rn.f32 	%f84, %f190, %f191, %f241;
	fma.rn.f32 	%f85, %f190, %f192, %f240;
	fma.rn.f32 	%f86, %f190, %f193, %f239;
	add.s32 	%r67, %r3, 1;
	and.b16  	%rs18, %rs4, 255;
	setp.eq.s16	%p43, %rs18, 0;
	@%p43 bra 	BB6_77;

	rem.s32 	%r204, %r67, %r77;
	add.s32 	%r205, %r204, %r77;
	rem.s32 	%r241, %r205, %r77;
	bra.uni 	BB6_78;

BB6_77:
	add.s32 	%r206, %r77, -1;
	min.s32 	%r241, %r67, %r206;

BB6_78:
	mad.lo.s32 	%r207, %r241, %r76, %r2;
	mad.lo.s32 	%r208, %r207, %r75, %r1;
	cvt.s64.s32	%rd13, %r208;
	mul.wide.s32 	%rd76, %r208, 4;
	add.s64 	%rd77, %rd6, %rd76;
	add.s64 	%rd78, %rd5, %rd76;
	add.s64 	%rd79, %rd4, %rd76;
	ld.global.nc.f32 	%f236, [%rd77];
	ld.global.nc.f32 	%f237, [%rd78];
	ld.global.nc.f32 	%f238, [%rd79];
	mul.f32 	%f194, %f237, %f237;
	fma.rn.f32 	%f195, %f236, %f236, %f194;
	fma.rn.f32 	%f196, %f238, %f238, %f195;
	setp.neu.f32	%p44, %f196, 0f00000000;
	@%p44 bra 	BB6_80;

	mov.f32 	%f238, %f3;
	mov.f32 	%f237, %f2;
	mov.f32 	%f236, %f1;

BB6_80:
	add.s64 	%rd80, %rd3, %rd13;
	ld.global.nc.u8 	%rs19, [%rd80];
	and.b16  	%rs20, %rs19, 255;
	setp.gt.u16	%p45, %rs20, %rs17;
	cvt.u32.u16	%r209, %rs19;
	and.b32  	%r71, %r209, 255;
	@%p45 bra 	BB6_82;

	add.s32 	%r210, %r6, 1;
	mul.lo.s32 	%r211, %r210, %r6;
	shr.u32 	%r212, %r211, 31;
	add.s32 	%r213, %r211, %r212;
	shr.s32 	%r214, %r213, 1;
	add.s32 	%r242, %r214, %r71;
	bra.uni 	BB6_83;

BB6_82:
	add.s32 	%r215, %r71, 1;
	mul.lo.s32 	%r216, %r215, %r71;
	shr.u32 	%r217, %r216, 31;
	add.s32 	%r218, %r216, %r217;
	shr.s32 	%r219, %r218, 1;
	add.s32 	%r242, %r219, %r6;

BB6_83:
	mul.wide.s32 	%rd81, %r242, 4;
	add.s64 	%rd82, %rd2, %rd81;
	ld.global.nc.f32 	%f197, [%rd82];
	add.f32 	%f198, %f197, %f197;
	div.rn.f32 	%f199, %f198, %f83;
	sub.f32 	%f200, %f236, %f1;
	sub.f32 	%f201, %f237, %f2;
	sub.f32 	%f202, %f238, %f3;
	fma.rn.f32 	%f241, %f199, %f200, %f84;
	fma.rn.f32 	%f240, %f199, %f201, %f85;
	fma.rn.f32 	%f239, %f199, %f202, %f86;

BB6_84:
	setp.eq.s64	%p46, %rd17, 0;
	@%p46 bra 	BB6_86;

	shl.b64 	%rd83, %rd7, 2;
	add.s64 	%rd84, %rd11, %rd83;
	ld.global.nc.f32 	%f203, [%rd84];
	mul.f32 	%f242, %f203, %f242;

BB6_86:
	setp.neu.f32	%p47, %f242, 0f00000000;
	@%p47 bra 	BB6_88;

	mov.f32 	%f243, 0f00000000;
	bra.uni 	BB6_89;

BB6_88:
	rcp.rn.f32 	%f243, %f242;

BB6_89:
	shl.b64 	%rd85, %rd7, 2;
	add.s64 	%rd86, %rd10, %rd85;
	ld.global.f32 	%f205, [%rd86];
	fma.rn.f32 	%f206, %f241, %f243, %f205;
	st.global.f32 	[%rd86], %f206;
	add.s64 	%rd87, %rd9, %rd85;
	ld.global.f32 	%f207, [%rd87];
	fma.rn.f32 	%f208, %f240, %f243, %f207;
	st.global.f32 	[%rd87], %f208;
	add.s64 	%rd88, %rd8, %rd85;
	ld.global.f32 	%f209, [%rd88];
	fma.rn.f32 	%f210, %f239, %f243, %f209;
	st.global.f32 	[%rd88], %f210;

BB6_90:
	ret;
}


