
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 7.06

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
   1.58 source latency v_rf_ctrl.stage_rf_wr_data.internal_data[335]$_DFFE_PN_/CK ^
  -1.20 target latency v_rf.regs[3407]$_DFF_P_/CK ^
   0.00 CRPR
--------------
   0.38 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_csr_ctrl.stage_vsstatus.internal_data[16]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    6.59    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input260/A (BUF_X8)
     1   56.85    0.01    0.02    3.02 v input260/Z (BUF_X8)
                                         net260 (net)
                  0.02    0.01    3.03 v _30491_/A (INV_X32)
   121  285.66    0.01    0.02    3.05 ^ _30491_/ZN (INV_X32)
                                         _00269_ (net)
                  0.13    0.11    3.16 ^ v_csr_ctrl.stage_vsstatus.internal_data[16]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.16   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   63.64    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.05    0.04    0.04 ^ wire4/A (BUF_X16)
     1   58.82    0.01    0.03    0.07 ^ wire4/Z (BUF_X16)
                                         net3295 (net)
                  0.05    0.04    0.12 ^ wire3/A (BUF_X16)
     1   85.15    0.01    0.03    0.14 ^ wire3/Z (BUF_X16)
                                         net3294 (net)
                  0.10    0.08    0.23 ^ wire2/A (BUF_X32)
     1   85.17    0.01    0.03    0.26 ^ wire2/Z (BUF_X32)
                                         net3293 (net)
                  0.10    0.08    0.34 ^ wire1/A (BUF_X32)
     1   59.96    0.01    0.03    0.36 ^ wire1/Z (BUF_X32)
                                         net3292 (net)
                  0.06    0.05    0.41 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   36.84    0.03    0.07    0.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01    0.49 ^ clkbuf_1_1_0_clk/A (CLKBUF_X3)
     1   22.84    0.02    0.05    0.54 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk (net)
                  0.02    0.01    0.55 ^ clkbuf_1_1_1_clk/A (CLKBUF_X3)
     1   26.84    0.02    0.05    0.60 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
                                         clknet_1_1_1_clk (net)
                  0.02    0.01    0.61 ^ clkbuf_1_1_2_clk/A (CLKBUF_X3)
     1   27.09    0.02    0.05    0.66 ^ clkbuf_1_1_2_clk/Z (CLKBUF_X3)
                                         clknet_1_1_2_clk (net)
                  0.02    0.01    0.67 ^ clkbuf_1_1_3_clk/A (CLKBUF_X3)
     2   31.65    0.03    0.06    0.73 ^ clkbuf_1_1_3_clk/Z (CLKBUF_X3)
                                         clknet_1_1_3_clk (net)
                  0.03    0.01    0.73 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
     1   24.25    0.02    0.05    0.78 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.02    0.01    0.79 ^ clkbuf_2_2_1_clk/A (CLKBUF_X3)
     2   32.91    0.03    0.06    0.85 ^ clkbuf_2_2_1_clk/Z (CLKBUF_X3)
                                         clknet_2_2_1_clk (net)
                  0.03    0.01    0.85 ^ clkbuf_3_5_0_clk/A (CLKBUF_X3)
     1   23.94    0.02    0.05    0.91 ^ clkbuf_3_5_0_clk/Z (CLKBUF_X3)
                                         clknet_3_5_0_clk (net)
                  0.02    0.01    0.91 ^ clkbuf_3_5_1_clk/A (CLKBUF_X3)
     2   20.82    0.02    0.05    0.96 ^ clkbuf_3_5_1_clk/Z (CLKBUF_X3)
                                         clknet_3_5_1_clk (net)
                  0.02    0.00    0.97 ^ clkbuf_4_10_0_clk/A (CLKBUF_X3)
     1   22.98    0.02    0.05    1.01 ^ clkbuf_4_10_0_clk/Z (CLKBUF_X3)
                                         clknet_4_10_0_clk (net)
                  0.02    0.01    1.02 ^ clkbuf_4_10_1_clk/A (CLKBUF_X3)
     2   35.27    0.03    0.06    1.08 ^ clkbuf_4_10_1_clk/Z (CLKBUF_X3)
                                         clknet_4_10_1_clk (net)
                  0.03    0.01    1.09 ^ clkbuf_5_21_0_clk/A (CLKBUF_X3)
     2   22.16    0.02    0.05    1.14 ^ clkbuf_5_21_0_clk/Z (CLKBUF_X3)
                                         clknet_5_21_0_clk (net)
                  0.02    0.01    1.15 ^ clkbuf_6_43_0_clk/A (CLKBUF_X3)
    17   64.83    0.04    0.07    1.22 ^ clkbuf_6_43_0_clk/Z (CLKBUF_X3)
                                         clknet_6_43_0_clk (net)
                  0.05    0.02    1.24 ^ clkbuf_leaf_28_clk/A (CLKBUF_X3)
    10   12.33    0.01    0.05    1.29 ^ clkbuf_leaf_28_clk/Z (CLKBUF_X3)
                                         clknet_leaf_28_clk (net)
                  0.01    0.00    1.29 ^ v_csr_ctrl.stage_vsstatus.internal_data[16]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00    1.29   clock reconvergence pessimism
                          0.35    1.64   library removal time
                                  1.64   data required time
-----------------------------------------------------------------------------
                                  1.64   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  1.51   slack (MET)


Startpoint: v_rf_ctrl.stage_rf_wr_data.internal_data[242]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_data.internal_data[370]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   63.64    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.05    0.04    0.04 ^ wire4/A (BUF_X16)
     1   58.82    0.01    0.03    0.07 ^ wire4/Z (BUF_X16)
                                         net3295 (net)
                  0.05    0.04    0.12 ^ wire3/A (BUF_X16)
     1   85.15    0.01    0.03    0.14 ^ wire3/Z (BUF_X16)
                                         net3294 (net)
                  0.10    0.08    0.23 ^ wire2/A (BUF_X32)
     1   85.17    0.01    0.03    0.26 ^ wire2/Z (BUF_X32)
                                         net3293 (net)
                  0.10    0.08    0.34 ^ wire1/A (BUF_X32)
     1   59.96    0.01    0.03    0.36 ^ wire1/Z (BUF_X32)
                                         net3292 (net)
                  0.06    0.05    0.41 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   36.84    0.03    0.07    0.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.49 ^ clkbuf_1_0_0_clk/A (CLKBUF_X3)
     1   27.01    0.02    0.06    0.54 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk (net)
                  0.02    0.01    0.55 ^ clkbuf_1_0_1_clk/A (CLKBUF_X3)
     1   27.23    0.02    0.05    0.60 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
                                         clknet_1_0_1_clk (net)
                  0.02    0.01    0.61 ^ clkbuf_1_0_2_clk/A (CLKBUF_X3)
     1   26.91    0.02    0.05    0.66 ^ clkbuf_1_0_2_clk/Z (CLKBUF_X3)
                                         clknet_1_0_2_clk (net)
                  0.02    0.01    0.67 ^ clkbuf_1_0_3_clk/A (CLKBUF_X3)
     2   27.42    0.02    0.05    0.72 ^ clkbuf_1_0_3_clk/Z (CLKBUF_X3)
                                         clknet_1_0_3_clk (net)
                  0.02    0.00    0.72 ^ clkbuf_2_0_0_clk/A (CLKBUF_X3)
     1   27.44    0.02    0.05    0.78 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk (net)
                  0.02    0.01    0.78 ^ clkbuf_2_0_1_clk/A (CLKBUF_X3)
     2   25.92    0.02    0.05    0.83 ^ clkbuf_2_0_1_clk/Z (CLKBUF_X3)
                                         clknet_2_0_1_clk (net)
                  0.02    0.00    0.84 ^ clkbuf_3_1_0_clk/A (CLKBUF_X3)
     1   27.22    0.02    0.05    0.89 ^ clkbuf_3_1_0_clk/Z (CLKBUF_X3)
                                         clknet_3_1_0_clk (net)
                  0.02    0.01    0.90 ^ clkbuf_3_1_1_clk/A (CLKBUF_X3)
     2   23.72    0.02    0.05    0.95 ^ clkbuf_3_1_1_clk/Z (CLKBUF_X3)
                                         clknet_3_1_1_clk (net)
                  0.02    0.00    0.95 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     1   27.18    0.02    0.05    1.01 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.02    0.01    1.01 ^ clkbuf_4_3_1_clk/A (CLKBUF_X3)
     2   23.84    0.02    0.05    1.06 ^ clkbuf_4_3_1_clk/Z (CLKBUF_X3)
                                         clknet_4_3_1_clk (net)
                  0.02    0.00    1.07 ^ clkbuf_5_7_0_clk/A (CLKBUF_X3)
     2   23.13    0.02    0.05    1.12 ^ clkbuf_5_7_0_clk/Z (CLKBUF_X3)
                                         clknet_5_7_0_clk (net)
                  0.02    0.00    1.12 ^ clkbuf_6_15_0_clk/A (CLKBUF_X3)
     6   54.13    0.04    0.07    1.19 ^ clkbuf_6_15_0_clk/Z (CLKBUF_X3)
                                         clknet_6_15_0_clk (net)
                  0.05    0.02    1.21 ^ clkbuf_leaf_20_clk/A (CLKBUF_X3)
     9   11.88    0.01    0.05    1.26 ^ clkbuf_leaf_20_clk/Z (CLKBUF_X3)
                                         clknet_leaf_20_clk (net)
                  0.01    0.00    1.26 ^ v_rf_ctrl.stage_rf_wr_data.internal_data[242]$_DFFE_PN_/CK (DFF_X1)
     3    3.53    0.01    0.09    1.35 ^ v_rf_ctrl.stage_rf_wr_data.internal_data[242]$_DFFE_PN_/Q (DFF_X1)
                                         net697 (net)
                  0.01    0.00    1.35 ^ _41378_/A (MUX2_X1)
     1    1.42    0.01    0.04    1.39 ^ _41378_/Z (MUX2_X1)
                                         _01000_ (net)
                  0.01    0.00    1.39 ^ v_rf_ctrl.stage_rf_wr_data.internal_data[370]$_DFFE_PN_/D (DFF_X2)
                                  1.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   63.64    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.05    0.04    0.04 ^ wire4/A (BUF_X16)
     1   58.82    0.01    0.03    0.07 ^ wire4/Z (BUF_X16)
                                         net3295 (net)
                  0.05    0.04    0.12 ^ wire3/A (BUF_X16)
     1   85.15    0.01    0.03    0.14 ^ wire3/Z (BUF_X16)
                                         net3294 (net)
                  0.10    0.08    0.23 ^ wire2/A (BUF_X32)
     1   85.17    0.01    0.03    0.26 ^ wire2/Z (BUF_X32)
                                         net3293 (net)
                  0.10    0.08    0.34 ^ wire1/A (BUF_X32)
     1   59.96    0.01    0.03    0.36 ^ wire1/Z (BUF_X32)
                                         net3292 (net)
                  0.06    0.05    0.41 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   36.84    0.03    0.07    0.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01    0.49 ^ clkbuf_1_1_0_clk/A (CLKBUF_X3)
     1   22.84    0.02    0.05    0.54 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk (net)
                  0.02    0.01    0.55 ^ clkbuf_1_1_1_clk/A (CLKBUF_X3)
     1   26.84    0.02    0.05    0.60 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
                                         clknet_1_1_1_clk (net)
                  0.02    0.01    0.61 ^ clkbuf_1_1_2_clk/A (CLKBUF_X3)
     1   27.09    0.02    0.05    0.66 ^ clkbuf_1_1_2_clk/Z (CLKBUF_X3)
                                         clknet_1_1_2_clk (net)
                  0.02    0.01    0.67 ^ clkbuf_1_1_3_clk/A (CLKBUF_X3)
     2   31.65    0.03    0.06    0.73 ^ clkbuf_1_1_3_clk/Z (CLKBUF_X3)
                                         clknet_1_1_3_clk (net)
                  0.03    0.01    0.73 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
     1   23.29    0.02    0.05    0.78 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.02    0.01    0.79 ^ clkbuf_2_3_1_clk/A (CLKBUF_X3)
     2   27.96    0.02    0.05    0.85 ^ clkbuf_2_3_1_clk/Z (CLKBUF_X3)
                                         clknet_2_3_1_clk (net)
                  0.02    0.01    0.85 ^ clkbuf_3_6_0_clk/A (CLKBUF_X3)
     1   26.99    0.02    0.05    0.90 ^ clkbuf_3_6_0_clk/Z (CLKBUF_X3)
                                         clknet_3_6_0_clk (net)
                  0.02    0.01    0.91 ^ clkbuf_3_6_1_clk/A (CLKBUF_X3)
     2   23.00    0.02    0.05    0.96 ^ clkbuf_3_6_1_clk/Z (CLKBUF_X3)
                                         clknet_3_6_1_clk (net)
                  0.02    0.00    0.96 ^ clkbuf_4_13_0_clk/A (CLKBUF_X3)
     1   26.83    0.02    0.05    1.02 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
                                         clknet_4_13_0_clk (net)
                  0.02    0.01    1.02 ^ clkbuf_4_13_1_clk/A (CLKBUF_X3)
     2   42.10    0.03    0.07    1.09 ^ clkbuf_4_13_1_clk/Z (CLKBUF_X3)
                                         clknet_4_13_1_clk (net)
                  0.03    0.00    1.09 ^ clkbuf_5_27_0_clk/A (CLKBUF_X3)
     2   30.36    0.03    0.06    1.15 ^ clkbuf_5_27_0_clk/Z (CLKBUF_X3)
                                         clknet_5_27_0_clk (net)
                  0.03    0.00    1.16 ^ clkbuf_6_55_0_clk/A (CLKBUF_X3)
     2   54.59    0.04    0.07    1.23 ^ clkbuf_6_55_0_clk/Z (CLKBUF_X3)
                                         clknet_6_55_0_clk (net)
                  0.05    0.02    1.25 ^ wire14/A (BUF_X8)
     4   52.48    0.01    0.03    1.28 ^ wire14/Z (BUF_X8)
                                         net3305 (net)
                  0.03    0.02    1.30 ^ clkbuf_leaf_21_clk/A (CLKBUF_X3)
    10   12.15    0.01    0.04    1.34 ^ clkbuf_leaf_21_clk/Z (CLKBUF_X3)
                                         clknet_leaf_21_clk (net)
                  0.01    0.00    1.34 ^ v_rf_ctrl.stage_rf_wr_data.internal_data[370]$_DFFE_PN_/CK (DFF_X2)
                          0.00    1.34   clock reconvergence pessimism
                          0.01    1.35   library hold time
                                  1.35   data required time
-----------------------------------------------------------------------------
                                  1.35   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_en.internal_data[41]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    6.59    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input260/A (BUF_X8)
     1   56.85    0.01    0.02    3.02 v input260/Z (BUF_X8)
                                         net260 (net)
                  0.02    0.01    3.03 v _30491_/A (INV_X32)
   121  285.66    0.01    0.02    3.05 ^ _30491_/ZN (INV_X32)
                                         _00269_ (net)
                  0.07    0.06    3.11 ^ max_length3051/A (BUF_X32)
    13   75.84    0.01    0.03    3.14 ^ max_length3051/Z (BUF_X32)
                                         net3051 (net)
                  0.05    0.04    3.18 ^ wire3050/A (BUF_X16)
     1   60.53    0.01    0.03    3.21 ^ wire3050/Z (BUF_X16)
                                         net3050 (net)
                  0.06    0.04    3.25 ^ wire3049/A (BUF_X32)
    32  143.22    0.01    0.03    3.28 ^ wire3049/Z (BUF_X32)
                                         net3049 (net)
                  0.13    0.11    3.39 ^ max_length3048/A (BUF_X8)
     2   78.46    0.02    0.05    3.44 ^ max_length3048/Z (BUF_X8)
                                         net3048 (net)
                  0.03    0.01    3.45 ^ wire3047/A (BUF_X16)
     9   87.25    0.01    0.03    3.47 ^ wire3047/Z (BUF_X16)
                                         net3047 (net)
                  0.06    0.04    3.52 ^ wire3046/A (BUF_X8)
     1   36.99    0.01    0.03    3.55 ^ wire3046/Z (BUF_X8)
                                         net3046 (net)
                  0.03    0.03    3.57 ^ wire3045/A (BUF_X16)
     1   68.16    0.01    0.03    3.60 ^ wire3045/Z (BUF_X16)
                                         net3045 (net)
                  0.09    0.08    3.68 ^ wire3044/A (BUF_X32)
    18   88.02    0.01    0.03    3.70 ^ wire3044/Z (BUF_X32)
                                         net3044 (net)
                  0.12    0.10    3.80 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[41]$_DFFE_PP0P_/RN (DFFR_X2)
                                  3.80   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock source latency
     1   63.64    0.00    0.00   15.00 ^ clk (in)
                                         clk (net)
                  0.05    0.04   15.04 ^ wire4/A (BUF_X16)
     1   58.82    0.01    0.03   15.07 ^ wire4/Z (BUF_X16)
                                         net3295 (net)
                  0.05    0.04   15.12 ^ wire3/A (BUF_X16)
     1   85.15    0.01    0.03   15.14 ^ wire3/Z (BUF_X16)
                                         net3294 (net)
                  0.10    0.08   15.23 ^ wire2/A (BUF_X32)
     1   85.17    0.01    0.03   15.26 ^ wire2/Z (BUF_X32)
                                         net3293 (net)
                  0.10    0.08   15.34 ^ wire1/A (BUF_X32)
     1   59.96    0.01    0.03   15.36 ^ wire1/Z (BUF_X32)
                                         net3292 (net)
                  0.06    0.05   15.41 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   36.84    0.03    0.07   15.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00   15.49 ^ clkbuf_1_0_0_clk/A (CLKBUF_X3)
     1   27.01    0.02    0.06   15.54 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk (net)
                  0.02    0.01   15.55 ^ clkbuf_1_0_1_clk/A (CLKBUF_X3)
     1   27.23    0.02    0.05   15.60 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
                                         clknet_1_0_1_clk (net)
                  0.02    0.01   15.61 ^ clkbuf_1_0_2_clk/A (CLKBUF_X3)
     1   26.91    0.02    0.05   15.66 ^ clkbuf_1_0_2_clk/Z (CLKBUF_X3)
                                         clknet_1_0_2_clk (net)
                  0.02    0.01   15.67 ^ clkbuf_1_0_3_clk/A (CLKBUF_X3)
     2   27.42    0.02    0.05   15.72 ^ clkbuf_1_0_3_clk/Z (CLKBUF_X3)
                                         clknet_1_0_3_clk (net)
                  0.02    0.00   15.72 ^ clkbuf_2_0_0_clk/A (CLKBUF_X3)
     1   27.44    0.02    0.05   15.78 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk (net)
                  0.02    0.01   15.78 ^ clkbuf_2_0_1_clk/A (CLKBUF_X3)
     2   25.92    0.02    0.05   15.83 ^ clkbuf_2_0_1_clk/Z (CLKBUF_X3)
                                         clknet_2_0_1_clk (net)
                  0.02    0.00   15.84 ^ clkbuf_3_1_0_clk/A (CLKBUF_X3)
     1   27.22    0.02    0.05   15.89 ^ clkbuf_3_1_0_clk/Z (CLKBUF_X3)
                                         clknet_3_1_0_clk (net)
                  0.02    0.01   15.90 ^ clkbuf_3_1_1_clk/A (CLKBUF_X3)
     2   23.72    0.02    0.05   15.95 ^ clkbuf_3_1_1_clk/Z (CLKBUF_X3)
                                         clknet_3_1_1_clk (net)
                  0.02    0.00   15.95 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     1   27.18    0.02    0.05   16.01 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.02    0.01   16.01 ^ clkbuf_4_3_1_clk/A (CLKBUF_X3)
     2   23.84    0.02    0.05   16.06 ^ clkbuf_4_3_1_clk/Z (CLKBUF_X3)
                                         clknet_4_3_1_clk (net)
                  0.02    0.00   16.07 ^ clkbuf_5_7_0_clk/A (CLKBUF_X3)
     2   23.13    0.02    0.05   16.12 ^ clkbuf_5_7_0_clk/Z (CLKBUF_X3)
                                         clknet_5_7_0_clk (net)
                  0.02    0.00   16.12 ^ clkbuf_6_14_0_clk/A (CLKBUF_X3)
     6   52.59    0.04    0.07   16.19 ^ clkbuf_6_14_0_clk/Z (CLKBUF_X3)
                                         clknet_6_14_0_clk (net)
                  0.04    0.02   16.21 ^ clkbuf_leaf_18_clk/A (CLKBUF_X3)
     9   10.53    0.01    0.05   16.25 ^ clkbuf_leaf_18_clk/Z (CLKBUF_X3)
                                         clknet_leaf_18_clk (net)
                  0.01    0.00   16.25 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[41]$_DFFE_PP0P_/CK (DFFR_X2)
                          0.00   16.25   clock reconvergence pessimism
                          0.06   16.32   library recovery time
                                 16.32   data required time
-----------------------------------------------------------------------------
                                 16.32   data required time
                                 -3.80   data arrival time
-----------------------------------------------------------------------------
                                 12.51   slack (MET)


Startpoint: syn_addr[1] (input port clocked by clk)
Endpoint: syn_data[110] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1   24.80    0.00    0.00    3.00 v syn_addr[1] (in)
                                         syn_addr[1] (net)
                  0.00    0.00    3.00 v input262/A (BUF_X32)
     1   60.41    0.00    0.02    3.02 v input262/Z (BUF_X32)
                                         net262 (net)
                  0.06    0.05    3.07 v wire3120/A (BUF_X16)
     1   68.02    0.01    0.05    3.12 v wire3120/Z (BUF_X16)
                                         net3120 (net)
                  0.07    0.06    3.18 v wire3119/A (BUF_X32)
   145  371.90    0.01    0.05    3.23 v wire3119/Z (BUF_X32)
                                         net3119 (net)
                  0.09    0.07    3.30 v max_length3118/A (BUF_X32)
    81  231.93    0.01    0.06    3.35 v max_length3118/Z (BUF_X32)
                                         net3118 (net)
                  0.10    0.08    3.44 v wire3117/A (BUF_X32)
    52  197.02    0.01    0.05    3.49 v wire3117/Z (BUF_X32)
                                         net3117 (net)
                  0.18    0.15    3.64 v max_length3116/A (BUF_X32)
    95  240.30    0.01    0.07    3.71 v max_length3116/Z (BUF_X32)
                                         net3116 (net)
                  0.10    0.08    3.79 v max_length3115/A (BUF_X32)
   129  355.36    0.01    0.06    3.85 v max_length3115/Z (BUF_X32)
                                         net3115 (net)
                  0.15    0.12    3.97 v max_length3112/A (BUF_X32)
   172  376.36    0.01    0.07    4.04 v max_length3112/Z (BUF_X32)
                                         net3112 (net)
                  0.15    0.12    4.16 v _41889_/S (MUX2_X1)
     1    1.40    0.01    0.10    4.26 v _41889_/Z (MUX2_X1)
                                         _11618_ (net)
                  0.01    0.00    4.26 v _41891_/A (MUX2_X1)
     1    1.74    0.02    0.06    4.32 v _41891_/Z (MUX2_X1)
                                         _11620_ (net)
                  0.02    0.00    4.32 v _41892_/B (MUX2_X1)
     1    1.33    0.01    0.06    4.38 v _41892_/Z (MUX2_X1)
                                         _11621_ (net)
                  0.01    0.00    4.38 v _41893_/B (MUX2_X1)
     1    1.96    0.01    0.06    4.44 v _41893_/Z (MUX2_X1)
                                         _11622_ (net)
                  0.01    0.00    4.44 v _41894_/B (MUX2_X2)
     1   55.04    0.03    0.08    4.52 v _41894_/Z (MUX2_X2)
                                         net982 (net)
                  0.07    0.05    4.57 v wire1362/A (BUF_X16)
     1   52.50    0.01    0.05    4.62 v wire1362/Z (BUF_X16)
                                         net1362 (net)
                  0.05    0.04    4.66 v wire1361/A (BUF_X16)
     1   75.37    0.01    0.04    4.70 v wire1361/Z (BUF_X16)
                                         net1361 (net)
                  0.09    0.08    4.78 v wire1360/A (BUF_X32)
     1   54.83    0.01    0.05    4.83 v wire1360/Z (BUF_X32)
                                         net1360 (net)
                  0.05    0.04    4.88 v output982/A (BUF_X2)
     1   22.27    0.01    0.06    4.93 v output982/Z (BUF_X2)
                                         syn_data[110] (net)
                  0.02    0.00    4.94 v syn_data[110] (out)
                                  4.94   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (propagated)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.94   data arrival time
-----------------------------------------------------------------------------
                                  7.06   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_en.internal_data[41]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    6.59    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input260/A (BUF_X8)
     1   56.85    0.01    0.02    3.02 v input260/Z (BUF_X8)
                                         net260 (net)
                  0.02    0.01    3.03 v _30491_/A (INV_X32)
   121  285.66    0.01    0.02    3.05 ^ _30491_/ZN (INV_X32)
                                         _00269_ (net)
                  0.07    0.06    3.11 ^ max_length3051/A (BUF_X32)
    13   75.84    0.01    0.03    3.14 ^ max_length3051/Z (BUF_X32)
                                         net3051 (net)
                  0.05    0.04    3.18 ^ wire3050/A (BUF_X16)
     1   60.53    0.01    0.03    3.21 ^ wire3050/Z (BUF_X16)
                                         net3050 (net)
                  0.06    0.04    3.25 ^ wire3049/A (BUF_X32)
    32  143.22    0.01    0.03    3.28 ^ wire3049/Z (BUF_X32)
                                         net3049 (net)
                  0.13    0.11    3.39 ^ max_length3048/A (BUF_X8)
     2   78.46    0.02    0.05    3.44 ^ max_length3048/Z (BUF_X8)
                                         net3048 (net)
                  0.03    0.01    3.45 ^ wire3047/A (BUF_X16)
     9   87.25    0.01    0.03    3.47 ^ wire3047/Z (BUF_X16)
                                         net3047 (net)
                  0.06    0.04    3.52 ^ wire3046/A (BUF_X8)
     1   36.99    0.01    0.03    3.55 ^ wire3046/Z (BUF_X8)
                                         net3046 (net)
                  0.03    0.03    3.57 ^ wire3045/A (BUF_X16)
     1   68.16    0.01    0.03    3.60 ^ wire3045/Z (BUF_X16)
                                         net3045 (net)
                  0.09    0.08    3.68 ^ wire3044/A (BUF_X32)
    18   88.02    0.01    0.03    3.70 ^ wire3044/Z (BUF_X32)
                                         net3044 (net)
                  0.12    0.10    3.80 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[41]$_DFFE_PP0P_/RN (DFFR_X2)
                                  3.80   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock source latency
     1   63.64    0.00    0.00   15.00 ^ clk (in)
                                         clk (net)
                  0.05    0.04   15.04 ^ wire4/A (BUF_X16)
     1   58.82    0.01    0.03   15.07 ^ wire4/Z (BUF_X16)
                                         net3295 (net)
                  0.05    0.04   15.12 ^ wire3/A (BUF_X16)
     1   85.15    0.01    0.03   15.14 ^ wire3/Z (BUF_X16)
                                         net3294 (net)
                  0.10    0.08   15.23 ^ wire2/A (BUF_X32)
     1   85.17    0.01    0.03   15.26 ^ wire2/Z (BUF_X32)
                                         net3293 (net)
                  0.10    0.08   15.34 ^ wire1/A (BUF_X32)
     1   59.96    0.01    0.03   15.36 ^ wire1/Z (BUF_X32)
                                         net3292 (net)
                  0.06    0.05   15.41 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   36.84    0.03    0.07   15.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00   15.49 ^ clkbuf_1_0_0_clk/A (CLKBUF_X3)
     1   27.01    0.02    0.06   15.54 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk (net)
                  0.02    0.01   15.55 ^ clkbuf_1_0_1_clk/A (CLKBUF_X3)
     1   27.23    0.02    0.05   15.60 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
                                         clknet_1_0_1_clk (net)
                  0.02    0.01   15.61 ^ clkbuf_1_0_2_clk/A (CLKBUF_X3)
     1   26.91    0.02    0.05   15.66 ^ clkbuf_1_0_2_clk/Z (CLKBUF_X3)
                                         clknet_1_0_2_clk (net)
                  0.02    0.01   15.67 ^ clkbuf_1_0_3_clk/A (CLKBUF_X3)
     2   27.42    0.02    0.05   15.72 ^ clkbuf_1_0_3_clk/Z (CLKBUF_X3)
                                         clknet_1_0_3_clk (net)
                  0.02    0.00   15.72 ^ clkbuf_2_0_0_clk/A (CLKBUF_X3)
     1   27.44    0.02    0.05   15.78 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk (net)
                  0.02    0.01   15.78 ^ clkbuf_2_0_1_clk/A (CLKBUF_X3)
     2   25.92    0.02    0.05   15.83 ^ clkbuf_2_0_1_clk/Z (CLKBUF_X3)
                                         clknet_2_0_1_clk (net)
                  0.02    0.00   15.84 ^ clkbuf_3_1_0_clk/A (CLKBUF_X3)
     1   27.22    0.02    0.05   15.89 ^ clkbuf_3_1_0_clk/Z (CLKBUF_X3)
                                         clknet_3_1_0_clk (net)
                  0.02    0.01   15.90 ^ clkbuf_3_1_1_clk/A (CLKBUF_X3)
     2   23.72    0.02    0.05   15.95 ^ clkbuf_3_1_1_clk/Z (CLKBUF_X3)
                                         clknet_3_1_1_clk (net)
                  0.02    0.00   15.95 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     1   27.18    0.02    0.05   16.01 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.02    0.01   16.01 ^ clkbuf_4_3_1_clk/A (CLKBUF_X3)
     2   23.84    0.02    0.05   16.06 ^ clkbuf_4_3_1_clk/Z (CLKBUF_X3)
                                         clknet_4_3_1_clk (net)
                  0.02    0.00   16.07 ^ clkbuf_5_7_0_clk/A (CLKBUF_X3)
     2   23.13    0.02    0.05   16.12 ^ clkbuf_5_7_0_clk/Z (CLKBUF_X3)
                                         clknet_5_7_0_clk (net)
                  0.02    0.00   16.12 ^ clkbuf_6_14_0_clk/A (CLKBUF_X3)
     6   52.59    0.04    0.07   16.19 ^ clkbuf_6_14_0_clk/Z (CLKBUF_X3)
                                         clknet_6_14_0_clk (net)
                  0.04    0.02   16.21 ^ clkbuf_leaf_18_clk/A (CLKBUF_X3)
     9   10.53    0.01    0.05   16.25 ^ clkbuf_leaf_18_clk/Z (CLKBUF_X3)
                                         clknet_leaf_18_clk (net)
                  0.01    0.00   16.25 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[41]$_DFFE_PP0P_/CK (DFFR_X2)
                          0.00   16.25   clock reconvergence pessimism
                          0.06   16.32   library recovery time
                                 16.32   data required time
-----------------------------------------------------------------------------
                                 16.32   data required time
                                 -3.80   data arrival time
-----------------------------------------------------------------------------
                                 12.51   slack (MET)


Startpoint: syn_addr[1] (input port clocked by clk)
Endpoint: syn_data[110] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1   24.80    0.00    0.00    3.00 v syn_addr[1] (in)
                                         syn_addr[1] (net)
                  0.00    0.00    3.00 v input262/A (BUF_X32)
     1   60.41    0.00    0.02    3.02 v input262/Z (BUF_X32)
                                         net262 (net)
                  0.06    0.05    3.07 v wire3120/A (BUF_X16)
     1   68.02    0.01    0.05    3.12 v wire3120/Z (BUF_X16)
                                         net3120 (net)
                  0.07    0.06    3.18 v wire3119/A (BUF_X32)
   145  371.90    0.01    0.05    3.23 v wire3119/Z (BUF_X32)
                                         net3119 (net)
                  0.09    0.07    3.30 v max_length3118/A (BUF_X32)
    81  231.93    0.01    0.06    3.35 v max_length3118/Z (BUF_X32)
                                         net3118 (net)
                  0.10    0.08    3.44 v wire3117/A (BUF_X32)
    52  197.02    0.01    0.05    3.49 v wire3117/Z (BUF_X32)
                                         net3117 (net)
                  0.18    0.15    3.64 v max_length3116/A (BUF_X32)
    95  240.30    0.01    0.07    3.71 v max_length3116/Z (BUF_X32)
                                         net3116 (net)
                  0.10    0.08    3.79 v max_length3115/A (BUF_X32)
   129  355.36    0.01    0.06    3.85 v max_length3115/Z (BUF_X32)
                                         net3115 (net)
                  0.15    0.12    3.97 v max_length3112/A (BUF_X32)
   172  376.36    0.01    0.07    4.04 v max_length3112/Z (BUF_X32)
                                         net3112 (net)
                  0.15    0.12    4.16 v _41889_/S (MUX2_X1)
     1    1.40    0.01    0.10    4.26 v _41889_/Z (MUX2_X1)
                                         _11618_ (net)
                  0.01    0.00    4.26 v _41891_/A (MUX2_X1)
     1    1.74    0.02    0.06    4.32 v _41891_/Z (MUX2_X1)
                                         _11620_ (net)
                  0.02    0.00    4.32 v _41892_/B (MUX2_X1)
     1    1.33    0.01    0.06    4.38 v _41892_/Z (MUX2_X1)
                                         _11621_ (net)
                  0.01    0.00    4.38 v _41893_/B (MUX2_X1)
     1    1.96    0.01    0.06    4.44 v _41893_/Z (MUX2_X1)
                                         _11622_ (net)
                  0.01    0.00    4.44 v _41894_/B (MUX2_X2)
     1   55.04    0.03    0.08    4.52 v _41894_/Z (MUX2_X2)
                                         net982 (net)
                  0.07    0.05    4.57 v wire1362/A (BUF_X16)
     1   52.50    0.01    0.05    4.62 v wire1362/Z (BUF_X16)
                                         net1362 (net)
                  0.05    0.04    4.66 v wire1361/A (BUF_X16)
     1   75.37    0.01    0.04    4.70 v wire1361/Z (BUF_X16)
                                         net1361 (net)
                  0.09    0.08    4.78 v wire1360/A (BUF_X32)
     1   54.83    0.01    0.05    4.83 v wire1360/Z (BUF_X32)
                                         net1360 (net)
                  0.05    0.04    4.88 v output982/A (BUF_X2)
     1   22.27    0.01    0.06    4.93 v output982/Z (BUF_X2)
                                         syn_data[110] (net)
                  0.02    0.00    4.94 v syn_data[110] (out)
                                  4.94   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (propagated)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.94   data arrival time
-----------------------------------------------------------------------------
                                  7.06   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_32591_/ZN                             41.50   45.35   -3.84 (VIOLATED)


==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.06770206987857819

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3410

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
-3.841477394104004

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
41.50389862060547

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0926

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: v_rf_ctrl.stage_rf_wr_addr.internal_data[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf.regs[1378]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ wire4/Z (BUF_X16)
   0.07    0.14 ^ wire3/Z (BUF_X16)
   0.11    0.26 ^ wire2/Z (BUF_X32)
   0.11    0.36 ^ wire1/Z (BUF_X32)
   0.12    0.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.54 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.06    0.60 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
   0.06    0.66 ^ clkbuf_1_1_2_clk/Z (CLKBUF_X3)
   0.06    0.73 ^ clkbuf_1_1_3_clk/Z (CLKBUF_X3)
   0.06    0.78 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.06    0.85 ^ clkbuf_2_3_1_clk/Z (CLKBUF_X3)
   0.05    0.90 ^ clkbuf_3_7_0_clk/Z (CLKBUF_X3)
   0.06    0.96 ^ clkbuf_3_7_1_clk/Z (CLKBUF_X3)
   0.05    1.01 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
   0.07    1.08 ^ clkbuf_4_14_1_clk/Z (CLKBUF_X3)
   0.06    1.14 ^ clkbuf_5_29_0_clk/Z (CLKBUF_X3)
   0.08    1.23 ^ clkbuf_6_59_0_clk/Z (CLKBUF_X3)
   0.06    1.28 ^ clkbuf_leaf_78_clk/Z (CLKBUF_X3)
   0.00    1.28 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[15]$_DFFE_PN_/CK (DFF_X2)
   0.21    1.49 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[15]$_DFFE_PN_/Q (DFF_X2)
   0.07    1.56 ^ wire2482/Z (BUF_X8)
   0.04    1.60 ^ max_cap2481/Z (BUF_X16)
   0.03    1.63 ^ max_cap2480/Z (BUF_X32)
   0.03    1.66 ^ max_cap2479/Z (BUF_X16)
   0.10    1.76 ^ max_cap2474/Z (BUF_X16)
   0.05    1.81 ^ wire2473/Z (BUF_X16)
   0.05    1.87 v _46045_/ZN (NAND2_X4)
   0.04    1.90 v max_length1805/Z (BUF_X16)
   0.04    1.95 v wire1804/Z (BUF_X16)
   0.11    2.06 v wire1803/Z (BUF_X16)
   0.13    2.19 v max_length1802/Z (BUF_X16)
   0.17    2.36 v _50070_/ZN (OR4_X2)
   0.07    2.44 ^ _50071_/ZN (NAND2_X4)
   0.07    2.50 v _50518_/ZN (NAND2_X4)
   0.04    2.55 v max_length1408/Z (BUF_X16)
   0.05    2.60 v wire1405/Z (BUF_X16)
   0.13    2.73 v max_length1404/Z (BUF_X16)
   0.06    2.79 v wire1403/Z (BUF_X16)
   0.07    2.86 ^ _50811_/ZN (NAND2_X1)
   0.02    2.88 v _50812_/ZN (OAI21_X1)
   0.00    2.88 v v_rf.regs[1378]$_DFF_P_/D (DFF_X1)
           2.88   data arrival time

  15.00   15.00   clock clk (rise edge)
   0.00   15.00   clock source latency
   0.00   15.00 ^ clk (in)
   0.07   15.07 ^ wire4/Z (BUF_X16)
   0.07   15.14 ^ wire3/Z (BUF_X16)
   0.11   15.26 ^ wire2/Z (BUF_X32)
   0.11   15.36 ^ wire1/Z (BUF_X32)
   0.12   15.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06   15.54 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
   0.06   15.60 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
   0.06   15.66 ^ clkbuf_1_0_2_clk/Z (CLKBUF_X3)
   0.06   15.72 ^ clkbuf_1_0_3_clk/Z (CLKBUF_X3)
   0.05   15.78 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X3)
   0.06   15.83 ^ clkbuf_2_0_1_clk/Z (CLKBUF_X3)
   0.06   15.89 ^ clkbuf_3_0_0_clk/Z (CLKBUF_X3)
   0.06   15.95 ^ clkbuf_3_0_1_clk/Z (CLKBUF_X3)
   0.06   16.00 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
   0.06   16.06 ^ clkbuf_4_1_1_clk/Z (CLKBUF_X3)
   0.05   16.11 ^ clkbuf_5_2_0_clk/Z (CLKBUF_X3)
   0.05   16.16 ^ clkbuf_6_4_0_clk/Z (CLKBUF_X3)
   0.04   16.20 ^ clkbuf_leaf_516_clk/Z (CLKBUF_X3)
   0.00   16.20 ^ v_rf.regs[1378]$_DFF_P_/CK (DFF_X1)
   0.00   16.20   clock reconvergence pessimism
  -0.04   16.16   library setup time
          16.16   data required time
---------------------------------------------------------
          16.16   data required time
          -2.88   data arrival time
---------------------------------------------------------
          13.28   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: v_rf_ctrl.stage_rf_wr_data.internal_data[242]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_data.internal_data[370]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ wire4/Z (BUF_X16)
   0.07    0.14 ^ wire3/Z (BUF_X16)
   0.11    0.26 ^ wire2/Z (BUF_X32)
   0.11    0.36 ^ wire1/Z (BUF_X32)
   0.12    0.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.54 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
   0.06    0.60 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
   0.06    0.66 ^ clkbuf_1_0_2_clk/Z (CLKBUF_X3)
   0.06    0.72 ^ clkbuf_1_0_3_clk/Z (CLKBUF_X3)
   0.05    0.78 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X3)
   0.06    0.83 ^ clkbuf_2_0_1_clk/Z (CLKBUF_X3)
   0.06    0.89 ^ clkbuf_3_1_0_clk/Z (CLKBUF_X3)
   0.06    0.95 ^ clkbuf_3_1_1_clk/Z (CLKBUF_X3)
   0.06    1.01 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
   0.06    1.06 ^ clkbuf_4_3_1_clk/Z (CLKBUF_X3)
   0.05    1.12 ^ clkbuf_5_7_0_clk/Z (CLKBUF_X3)
   0.07    1.19 ^ clkbuf_6_15_0_clk/Z (CLKBUF_X3)
   0.07    1.26 ^ clkbuf_leaf_20_clk/Z (CLKBUF_X3)
   0.00    1.26 ^ v_rf_ctrl.stage_rf_wr_data.internal_data[242]$_DFFE_PN_/CK (DFF_X1)
   0.09    1.35 ^ v_rf_ctrl.stage_rf_wr_data.internal_data[242]$_DFFE_PN_/Q (DFF_X1)
   0.04    1.39 ^ _41378_/Z (MUX2_X1)
   0.00    1.39 ^ v_rf_ctrl.stage_rf_wr_data.internal_data[370]$_DFFE_PN_/D (DFF_X2)
           1.39   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ wire4/Z (BUF_X16)
   0.07    0.14 ^ wire3/Z (BUF_X16)
   0.11    0.26 ^ wire2/Z (BUF_X32)
   0.11    0.36 ^ wire1/Z (BUF_X32)
   0.12    0.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.54 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.06    0.60 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
   0.06    0.66 ^ clkbuf_1_1_2_clk/Z (CLKBUF_X3)
   0.06    0.73 ^ clkbuf_1_1_3_clk/Z (CLKBUF_X3)
   0.06    0.78 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.06    0.85 ^ clkbuf_2_3_1_clk/Z (CLKBUF_X3)
   0.06    0.90 ^ clkbuf_3_6_0_clk/Z (CLKBUF_X3)
   0.06    0.96 ^ clkbuf_3_6_1_clk/Z (CLKBUF_X3)
   0.06    1.02 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
   0.07    1.09 ^ clkbuf_4_13_1_clk/Z (CLKBUF_X3)
   0.06    1.15 ^ clkbuf_5_27_0_clk/Z (CLKBUF_X3)
   0.07    1.23 ^ clkbuf_6_55_0_clk/Z (CLKBUF_X3)
   0.05    1.28 ^ wire14/Z (BUF_X8)
   0.06    1.34 ^ clkbuf_leaf_21_clk/Z (CLKBUF_X3)
   0.00    1.34 ^ v_rf_ctrl.stage_rf_wr_data.internal_data[370]$_DFFE_PN_/CK (DFF_X2)
   0.00    1.34   clock reconvergence pessimism
   0.01    1.35   library hold time
           1.35   data required time
---------------------------------------------------------
           1.35   data required time
          -1.39   data arrival time
---------------------------------------------------------
           0.04   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
1.2547

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
1.2934

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
4.9379

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
7.0621

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
143.018287

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.26e-03   1.87e-03   4.08e-04   6.54e-03  28.9%
Combinational          7.19e-03   5.34e-03   1.69e-03   1.42e-02  62.8%
Clock                  7.82e-04   1.08e-03   3.97e-05   1.90e-03   8.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.22e-02   8.29e-03   2.14e-03   2.27e-02 100.0%
                          54.0%      36.6%       9.4%
