Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 28710083a03d4f628366303f2eca7e54 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_top_tb_behav xil_defaultlib.i2c_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port prescale_i [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:63]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port count_bit_o [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:84]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c/i2c.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_generator
Compiling module xil_defaultlib.i2c_master_fsm
Compiling module xil_defaultlib.data_path_i2c_to_core(DATA_SIZE=...
Compiling module xil_defaultlib.i2c_top
Compiling module xil_defaultlib.i2c_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_top_tb_behav
