/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for CSTCU
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_CSTCU.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for CSTCU
 *
 * CMSIS Peripheral Access Layer for CSTCU
 */

#if !defined(PERI_CSTCU_H_)
#define PERI_CSTCU_H_                            /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- CSTCU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CSTCU_Peripheral_Access_Layer CSTCU Peripheral Access Layer
 * @{
 */

/** CSTCU - Size of Registers Arrays */
#define CSTCU_LRFSTAT_COUNT                       1u
#define CSTCU_LUFSTAT_COUNT                       1u
#define CSTCU_BYPLSTCU_COUNT                      1u
#define CSTCU_LSTCU_MBSCH_COUNT                   5u

/** CSTCU - Register Layout Typedef */
typedef struct {
  __IO uint32_t RUNSWREG;                          /**< Run Software, offset: 0x0 */
  __IO uint32_t LSCHLVLD;                          /**< LSTCU Scheduler List Valid, offset: 0x4 */
       uint8_t RESERVED_0[8];
  __IO uint32_t IE;                                /**< Interrupt Enable, offset: 0x10 */
  __IO uint32_t IF;                                /**< Interrupt Flag, offset: 0x14 */
       uint8_t RESERVED_1[8];
  __IO uint32_t ERR_STAT;                          /**< Error Status, offset: 0x20 */
       uint8_t RESERVED_2[4];
  __IO uint32_t ERR_FM;                            /**< Error Fault Mapping, offset: 0x28 */
       uint8_t RESERVED_3[4];
  __I  uint32_t LRFSTAT[CSTCU_LRFSTAT_COUNT];      /**< LSTCU Recoverable Fault Status, array offset: 0x30, array step: 0x4 */
       uint8_t RESERVED_4[12];
  __I  uint32_t LUFSTAT[CSTCU_LUFSTAT_COUNT];      /**< LSTCU Unrecoverable Fault Status, array offset: 0x40, array step: 0x4 */
       uint8_t RESERVED_5[12];
  __IO uint32_t RDEN;                              /**< Reset Domain Self-Test Enable, offset: 0x50 */
  __I  uint32_t RDENSTAT;                          /**< Reset Domain Enable Status, offset: 0x54 */
  __I  uint32_t LASTRDEN;                          /**< Last Run Reset Domain Enable, offset: 0x58 */
       uint8_t RESERVED_6[4];
  __IO uint32_t BYPLSTCU[CSTCU_BYPLSTCU_COUNT];    /**< Bypass LSTCU, array offset: 0x60, array step: 0x4 */
       uint8_t RESERVED_7[12];
  __IO uint32_t STAG;                              /**< Stagger, offset: 0x70 */
       uint8_t RESERVED_8[396];
  __IO uint32_t LMBPTR[CSTCU_LSTCU_MBSCH_COUNT];   /**< LSTCU MBIST Run Phase Scheduler Pointer, array offset: 0x200, array step: 0x4 */
} CSTCU_Type;

/* ----------------------------------------------------------------------------
   -- CSTCU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CSTCU_Register_Masks CSTCU Register Masks
 * @{
 */

/*! @name RUNSWREG - Run Software */
/*! @{ */

#define CSTCU_RUNSWREG_RUNSW_MASK                (0x1U)
#define CSTCU_RUNSWREG_RUNSW_SHIFT               (0U)
/*! RUNSW - Run Software
 *  0b0..No effect
 *  0b0..No self-test run in progress
 *  0b1..Self-test in progress
 *  0b1..Starts self-test
 */
#define CSTCU_RUNSWREG_RUNSW(x)                  (((uint32_t)(((uint32_t)(x)) << CSTCU_RUNSWREG_RUNSW_SHIFT)) & CSTCU_RUNSWREG_RUNSW_MASK)

#define CSTCU_RUNSWREG_SW_ABORT_MASK             (0x10U)
#define CSTCU_RUNSWREG_SW_ABORT_SHIFT            (4U)
/*! SW_ABORT - Software Abort
 *  0b0..No effect
 *  0b0..No self-test abort request
 *  0b1..Aborts self-test
 */
#define CSTCU_RUNSWREG_SW_ABORT(x)               (((uint32_t)(((uint32_t)(x)) << CSTCU_RUNSWREG_SW_ABORT_SHIFT)) & CSTCU_RUNSWREG_SW_ABORT_MASK)
/*! @} */

/*! @name LSCHLVLD - LSTCU Scheduler List Valid */
/*! @{ */

#define CSTCU_LSCHLVLD_MBPLVLD_MASK              (0x100U)
#define CSTCU_LSCHLVLD_MBPLVLD_SHIFT             (8U)
/*! MBPLVLD - LSTCU MBIST Pointer List Valid
 *  0b0..Invalid
 *  0b1..Valid
 */
#define CSTCU_LSCHLVLD_MBPLVLD(x)                (((uint32_t)(((uint32_t)(x)) << CSTCU_LSCHLVLD_MBPLVLD_SHIFT)) & CSTCU_LSCHLVLD_MBPLVLD_MASK)
/*! @} */

/*! @name IE - Interrupt Enable */
/*! @{ */

#define CSTCU_IE_STEND_IE_MASK                   (0x1U)
#define CSTCU_IE_STEND_IE_SHIFT                  (0U)
/*! STEND_IE - Self-Test End Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CSTCU_IE_STEND_IE(x)                     (((uint32_t)(((uint32_t)(x)) << CSTCU_IE_STEND_IE_SHIFT)) & CSTCU_IE_STEND_IE_MASK)
/*! @} */

/*! @name IF - Interrupt Flag */
/*! @{ */

#define CSTCU_IF_STEND_IF_MASK                   (0x1U)
#define CSTCU_IF_STEND_IF_SHIFT                  (0U)
/*! STEND_IF - Self-Test End Interrupt Flag
 *  0b0..No effect
 *  0b0..No pending interrupt
 *  0b1..Clear the flag
 *  0b1..Pending interrupt
 */
#define CSTCU_IF_STEND_IF(x)                     (((uint32_t)(((uint32_t)(x)) << CSTCU_IF_STEND_IF_SHIFT)) & CSTCU_IF_STEND_IF_MASK)
/*! @} */

/*! @name ERR_STAT - Error Status */
/*! @{ */

#define CSTCU_ERR_STAT_INVP_MB_MASK              (0x2U)
#define CSTCU_ERR_STAT_INVP_MB_SHIFT             (1U)
/*! INVP_MB - Invalid LSTCU Pointer During MBIST Scheduling
 *  0b0..No invalid LSTCU pointer
 *  0b1..Invalid LSTCU pointer
 */
#define CSTCU_ERR_STAT_INVP_MB(x)                (((uint32_t)(((uint32_t)(x)) << CSTCU_ERR_STAT_INVP_MB_SHIFT)) & CSTCU_ERR_STAT_INVP_MB_MASK)

#define CSTCU_ERR_STAT_ABORTSW_MASK              (0x200U)
#define CSTCU_ERR_STAT_ABORTSW_SHIFT             (9U)
/*! ABORTSW - Software Abort Flag
 *  0b0..No abort detected
 *  0b1..Abort detected
 */
#define CSTCU_ERR_STAT_ABORTSW(x)                (((uint32_t)(((uint32_t)(x)) << CSTCU_ERR_STAT_ABORTSW_SHIFT)) & CSTCU_ERR_STAT_ABORTSW_MASK)

#define CSTCU_ERR_STAT_UFSF_MASK                 (0x10000U)
#define CSTCU_ERR_STAT_UFSF_SHIFT                (16U)
/*! UFSF - Unrecoverable Fault Status Flag
 *  0b0..No unrecoverable fault occurred
 *  0b1..Unrecoverable fault occurred
 */
#define CSTCU_ERR_STAT_UFSF(x)                   (((uint32_t)(((uint32_t)(x)) << CSTCU_ERR_STAT_UFSF_SHIFT)) & CSTCU_ERR_STAT_UFSF_MASK)

#define CSTCU_ERR_STAT_RFSF_MASK                 (0x20000U)
#define CSTCU_ERR_STAT_RFSF_SHIFT                (17U)
/*! RFSF - Recoverable Fault Status Flag
 *  0b0..No recoverable fault occurred
 *  0b1..Recoverable fault occurred
 */
#define CSTCU_ERR_STAT_RFSF(x)                   (((uint32_t)(((uint32_t)(x)) << CSTCU_ERR_STAT_RFSF_SHIFT)) & CSTCU_ERR_STAT_RFSF_MASK)
/*! @} */

/*! @name ERR_FM - Error Fault Mapping */
/*! @{ */

#define CSTCU_ERR_FM_INVPFMMB_MASK               (0x2U)
#define CSTCU_ERR_FM_INVPFMMB_SHIFT              (1U)
/*! INVPFMMB - MBIST Fault Mapping
 *  0b0..Recoverable fault
 *  0b1..Unrecoverable fault
 */
#define CSTCU_ERR_FM_INVPFMMB(x)                 (((uint32_t)(((uint32_t)(x)) << CSTCU_ERR_FM_INVPFMMB_SHIFT)) & CSTCU_ERR_FM_INVPFMMB_MASK)
/*! @} */

/*! @name LRFSTAT - LSTCU Recoverable Fault Status */
/*! @{ */

#define CSTCU_LRFSTAT_RFSLSTCU0_MASK             (0x1U)
#define CSTCU_LRFSTAT_RFSLSTCU0_SHIFT            (0U)
/*! RFSLSTCU0 - Recoverable Fault Occurrence Status from LSTCU0
 *  0b0..Not occurred
 *  0b1..Occurred
 */
#define CSTCU_LRFSTAT_RFSLSTCU0(x)               (((uint32_t)(((uint32_t)(x)) << CSTCU_LRFSTAT_RFSLSTCU0_SHIFT)) & CSTCU_LRFSTAT_RFSLSTCU0_MASK)

#define CSTCU_LRFSTAT_RFSLSTCU1_MASK             (0x2U)
#define CSTCU_LRFSTAT_RFSLSTCU1_SHIFT            (1U)
/*! RFSLSTCU1 - Recoverable Fault Occurrence Status from LSTCU1
 *  0b0..Not occurred
 *  0b1..Occurred
 */
#define CSTCU_LRFSTAT_RFSLSTCU1(x)               (((uint32_t)(((uint32_t)(x)) << CSTCU_LRFSTAT_RFSLSTCU1_SHIFT)) & CSTCU_LRFSTAT_RFSLSTCU1_MASK)

#define CSTCU_LRFSTAT_RFSLSTCU2_MASK             (0x4U)
#define CSTCU_LRFSTAT_RFSLSTCU2_SHIFT            (2U)
/*! RFSLSTCU2 - Recoverable Fault Occurrence Status from LSTCU2
 *  0b0..Not occurred
 *  0b1..Occurred
 */
#define CSTCU_LRFSTAT_RFSLSTCU2(x)               (((uint32_t)(((uint32_t)(x)) << CSTCU_LRFSTAT_RFSLSTCU2_SHIFT)) & CSTCU_LRFSTAT_RFSLSTCU2_MASK)

#define CSTCU_LRFSTAT_RFSLSTCU3_MASK             (0x8U)
#define CSTCU_LRFSTAT_RFSLSTCU3_SHIFT            (3U)
/*! RFSLSTCU3 - Recoverable Fault Occurrence Status from LSTCU3
 *  0b0..Not occurred
 *  0b1..Occurred
 */
#define CSTCU_LRFSTAT_RFSLSTCU3(x)               (((uint32_t)(((uint32_t)(x)) << CSTCU_LRFSTAT_RFSLSTCU3_SHIFT)) & CSTCU_LRFSTAT_RFSLSTCU3_MASK)

#define CSTCU_LRFSTAT_RFSLSTCU4_MASK             (0x10U)
#define CSTCU_LRFSTAT_RFSLSTCU4_SHIFT            (4U)
/*! RFSLSTCU4 - Recoverable Fault Occurrence Status from LSTCU4
 *  0b0..Not occurred
 *  0b1..Occurred
 */
#define CSTCU_LRFSTAT_RFSLSTCU4(x)               (((uint32_t)(((uint32_t)(x)) << CSTCU_LRFSTAT_RFSLSTCU4_SHIFT)) & CSTCU_LRFSTAT_RFSLSTCU4_MASK)
/*! @} */

/*! @name LUFSTAT - LSTCU Unrecoverable Fault Status */
/*! @{ */

#define CSTCU_LUFSTAT_UFSLSTCU0_MASK             (0x1U)
#define CSTCU_LUFSTAT_UFSLSTCU0_SHIFT            (0U)
/*! UFSLSTCU0 - Unrecoverable Fault Occurrence Status from LSTCU0
 *  0b0..Not occurred
 *  0b1..Occurred
 */
#define CSTCU_LUFSTAT_UFSLSTCU0(x)               (((uint32_t)(((uint32_t)(x)) << CSTCU_LUFSTAT_UFSLSTCU0_SHIFT)) & CSTCU_LUFSTAT_UFSLSTCU0_MASK)

#define CSTCU_LUFSTAT_UFSLSTCU1_MASK             (0x2U)
#define CSTCU_LUFSTAT_UFSLSTCU1_SHIFT            (1U)
/*! UFSLSTCU1 - Unrecoverable Fault Occurrence Status from LSTCU1
 *  0b0..Not occurred
 *  0b1..Occurred
 */
#define CSTCU_LUFSTAT_UFSLSTCU1(x)               (((uint32_t)(((uint32_t)(x)) << CSTCU_LUFSTAT_UFSLSTCU1_SHIFT)) & CSTCU_LUFSTAT_UFSLSTCU1_MASK)

#define CSTCU_LUFSTAT_UFSLSTCU2_MASK             (0x4U)
#define CSTCU_LUFSTAT_UFSLSTCU2_SHIFT            (2U)
/*! UFSLSTCU2 - Unrecoverable Fault Occurrence Status from LSTCU2
 *  0b0..Not occurred
 *  0b1..Occurred
 */
#define CSTCU_LUFSTAT_UFSLSTCU2(x)               (((uint32_t)(((uint32_t)(x)) << CSTCU_LUFSTAT_UFSLSTCU2_SHIFT)) & CSTCU_LUFSTAT_UFSLSTCU2_MASK)

#define CSTCU_LUFSTAT_UFSLSTCU3_MASK             (0x8U)
#define CSTCU_LUFSTAT_UFSLSTCU3_SHIFT            (3U)
/*! UFSLSTCU3 - Unrecoverable Fault Occurrence Status from LSTCU3
 *  0b0..Not occurred
 *  0b1..Occurred
 */
#define CSTCU_LUFSTAT_UFSLSTCU3(x)               (((uint32_t)(((uint32_t)(x)) << CSTCU_LUFSTAT_UFSLSTCU3_SHIFT)) & CSTCU_LUFSTAT_UFSLSTCU3_MASK)

#define CSTCU_LUFSTAT_UFSLSTCU4_MASK             (0x10U)
#define CSTCU_LUFSTAT_UFSLSTCU4_SHIFT            (4U)
/*! UFSLSTCU4 - Unrecoverable Fault Occurrence Status from LSTCU4
 *  0b0..Not occurred
 *  0b1..Occurred
 */
#define CSTCU_LUFSTAT_UFSLSTCU4(x)               (((uint32_t)(((uint32_t)(x)) << CSTCU_LUFSTAT_UFSLSTCU4_SHIFT)) & CSTCU_LUFSTAT_UFSLSTCU4_MASK)
/*! @} */

/*! @name RDEN - Reset Domain Self-Test Enable */
/*! @{ */

#define CSTCU_RDEN_SERD0_MASK                    (0x1U)
#define CSTCU_RDEN_SERD0_SHIFT                   (0U)
/*! SERD0 - Enable Self-Test in Reset Domain 0
 *  0b0..Disable
 *  0b1..Enable
 */
#define CSTCU_RDEN_SERD0(x)                      (((uint32_t)(((uint32_t)(x)) << CSTCU_RDEN_SERD0_SHIFT)) & CSTCU_RDEN_SERD0_MASK)

#define CSTCU_RDEN_SERD1_MASK                    (0x2U)
#define CSTCU_RDEN_SERD1_SHIFT                   (1U)
/*! SERD1 - Enable Self-Test in Reset Domain 1
 *  0b0..Disable
 *  0b1..Enable
 */
#define CSTCU_RDEN_SERD1(x)                      (((uint32_t)(((uint32_t)(x)) << CSTCU_RDEN_SERD1_SHIFT)) & CSTCU_RDEN_SERD1_MASK)

#define CSTCU_RDEN_SERD2_MASK                    (0x4U)
#define CSTCU_RDEN_SERD2_SHIFT                   (2U)
/*! SERD2 - Enable Self-Test in Reset Domain 2
 *  0b0..Disable
 *  0b1..Enable
 */
#define CSTCU_RDEN_SERD2(x)                      (((uint32_t)(((uint32_t)(x)) << CSTCU_RDEN_SERD2_SHIFT)) & CSTCU_RDEN_SERD2_MASK)
/*! @} */

/*! @name RDENSTAT - Reset Domain Enable Status */
/*! @{ */

#define CSTCU_RDENSTAT_SESRD0_MASK               (0x1U)
#define CSTCU_RDENSTAT_SESRD0_SHIFT              (0U)
/*! SESRD0 - Self-Test Enable Status in Reset Domain 0
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define CSTCU_RDENSTAT_SESRD0(x)                 (((uint32_t)(((uint32_t)(x)) << CSTCU_RDENSTAT_SESRD0_SHIFT)) & CSTCU_RDENSTAT_SESRD0_MASK)

#define CSTCU_RDENSTAT_SESRD1_MASK               (0x2U)
#define CSTCU_RDENSTAT_SESRD1_SHIFT              (1U)
/*! SESRD1 - Self-Test Enable Status in Reset Domain 1
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define CSTCU_RDENSTAT_SESRD1(x)                 (((uint32_t)(((uint32_t)(x)) << CSTCU_RDENSTAT_SESRD1_SHIFT)) & CSTCU_RDENSTAT_SESRD1_MASK)

#define CSTCU_RDENSTAT_SESRD2_MASK               (0x4U)
#define CSTCU_RDENSTAT_SESRD2_SHIFT              (2U)
/*! SESRD2 - Self-Test Enable Status in Reset Domain 2
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define CSTCU_RDENSTAT_SESRD2(x)                 (((uint32_t)(((uint32_t)(x)) << CSTCU_RDENSTAT_SESRD2_SHIFT)) & CSTCU_RDENSTAT_SESRD2_MASK)
/*! @} */

/*! @name LASTRDEN - Last Run Reset Domain Enable */
/*! @{ */

#define CSTCU_LASTRDEN_LRSERD0_MASK              (0x1U)
#define CSTCU_LASTRDEN_LRSERD0_SHIFT             (0U)
/*! LRSERD0 - Last Run Self-Test Enable Status in Reset Domain 0
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define CSTCU_LASTRDEN_LRSERD0(x)                (((uint32_t)(((uint32_t)(x)) << CSTCU_LASTRDEN_LRSERD0_SHIFT)) & CSTCU_LASTRDEN_LRSERD0_MASK)

#define CSTCU_LASTRDEN_LRSERD1_MASK              (0x2U)
#define CSTCU_LASTRDEN_LRSERD1_SHIFT             (1U)
/*! LRSERD1 - Last Run Self-Test Enable Status in Reset Domain 1
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define CSTCU_LASTRDEN_LRSERD1(x)                (((uint32_t)(((uint32_t)(x)) << CSTCU_LASTRDEN_LRSERD1_SHIFT)) & CSTCU_LASTRDEN_LRSERD1_MASK)

#define CSTCU_LASTRDEN_LRSERD2_MASK              (0x4U)
#define CSTCU_LASTRDEN_LRSERD2_SHIFT             (2U)
/*! LRSERD2 - Last Run Self-Test Enable Status in Reset Domain 2
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define CSTCU_LASTRDEN_LRSERD2(x)                (((uint32_t)(((uint32_t)(x)) << CSTCU_LASTRDEN_LRSERD2_SHIFT)) & CSTCU_LASTRDEN_LRSERD2_MASK)
/*! @} */

/*! @name BYPLSTCU - Bypass LSTCU */
/*! @{ */

#define CSTCU_BYPLSTCU_BYP_L0_MASK               (0x1U)
#define CSTCU_BYPLSTCU_BYP_L0_SHIFT              (0U)
/*! BYP_L0 - Bypass LSTCU 0
 *  0b0..No bypass
 *  0b1..Bypass
 */
#define CSTCU_BYPLSTCU_BYP_L0(x)                 (((uint32_t)(((uint32_t)(x)) << CSTCU_BYPLSTCU_BYP_L0_SHIFT)) & CSTCU_BYPLSTCU_BYP_L0_MASK)

#define CSTCU_BYPLSTCU_BYP_L1_MASK               (0x2U)
#define CSTCU_BYPLSTCU_BYP_L1_SHIFT              (1U)
/*! BYP_L1 - Bypass LSTCU 1
 *  0b0..No bypass
 *  0b1..Bypass
 */
#define CSTCU_BYPLSTCU_BYP_L1(x)                 (((uint32_t)(((uint32_t)(x)) << CSTCU_BYPLSTCU_BYP_L1_SHIFT)) & CSTCU_BYPLSTCU_BYP_L1_MASK)

#define CSTCU_BYPLSTCU_BYP_L2_MASK               (0x4U)
#define CSTCU_BYPLSTCU_BYP_L2_SHIFT              (2U)
/*! BYP_L2 - Bypass LSTCU 2
 *  0b0..No bypass
 *  0b1..Bypass
 */
#define CSTCU_BYPLSTCU_BYP_L2(x)                 (((uint32_t)(((uint32_t)(x)) << CSTCU_BYPLSTCU_BYP_L2_SHIFT)) & CSTCU_BYPLSTCU_BYP_L2_MASK)

#define CSTCU_BYPLSTCU_BYP_L3_MASK               (0x8U)
#define CSTCU_BYPLSTCU_BYP_L3_SHIFT              (3U)
/*! BYP_L3 - Bypass LSTCU 3
 *  0b0..No bypass
 *  0b1..Bypass
 */
#define CSTCU_BYPLSTCU_BYP_L3(x)                 (((uint32_t)(((uint32_t)(x)) << CSTCU_BYPLSTCU_BYP_L3_SHIFT)) & CSTCU_BYPLSTCU_BYP_L3_MASK)

#define CSTCU_BYPLSTCU_BYP_L4_MASK               (0x10U)
#define CSTCU_BYPLSTCU_BYP_L4_SHIFT              (4U)
/*! BYP_L4 - Bypass LSTCU 4
 *  0b0..No bypass
 *  0b1..Bypass
 */
#define CSTCU_BYPLSTCU_BYP_L4(x)                 (((uint32_t)(((uint32_t)(x)) << CSTCU_BYPLSTCU_BYP_L4_SHIFT)) & CSTCU_BYPLSTCU_BYP_L4_MASK)
/*! @} */

/*! @name STAG - Stagger */
/*! @{ */

#define CSTCU_STAG_MB_DELAY_MASK                 (0xFF00U)
#define CSTCU_STAG_MB_DELAY_SHIFT                (8U)
/*! MB_DELAY - MBIST Delay */
#define CSTCU_STAG_MB_DELAY(x)                   (((uint32_t)(((uint32_t)(x)) << CSTCU_STAG_MB_DELAY_SHIFT)) & CSTCU_STAG_MB_DELAY_MASK)
/*! @} */

/*! @name LMBPTR - LSTCU MBIST Run Phase Scheduler Pointer */
/*! @{ */

#define CSTCU_LMBPTR_MBPTR_MASK                  (0xFFU)
#define CSTCU_LMBPTR_MBPTR_SHIFT                 (0U)
/*! MBPTR - LSTCU Pointer Scheduled During MBIST Run Phase */
#define CSTCU_LMBPTR_MBPTR(x)                    (((uint32_t)(((uint32_t)(x)) << CSTCU_LMBPTR_MBPTR_SHIFT)) & CSTCU_LMBPTR_MBPTR_MASK)

#define CSTCU_LMBPTR_MBCSM_MASK                  (0x100U)
#define CSTCU_LMBPTR_MBCSM_SHIFT                 (8U)
/*! MBCSM - MBIST Concurrent or Sequential Mode
 *  0b0..Sequential mode
 *  0b1..Concurrent mode
 */
#define CSTCU_LMBPTR_MBCSM(x)                    (((uint32_t)(((uint32_t)(x)) << CSTCU_LMBPTR_MBCSM_SHIFT)) & CSTCU_LMBPTR_MBCSM_MASK)

#define CSTCU_LMBPTR_MBEOL_MASK                  (0x80000000U)
#define CSTCU_LMBPTR_MBEOL_SHIFT                 (31U)
/*! MBEOL - MBIST End of List
 *  0b0..Not end of list
 *  0b1..End of list
 */
#define CSTCU_LMBPTR_MBEOL(x)                    (((uint32_t)(((uint32_t)(x)) << CSTCU_LMBPTR_MBEOL_SHIFT)) & CSTCU_LMBPTR_MBEOL_MASK)
/*! @} */

/* The count of CSTCU_LMBPTR */
#define CSTCU_LMBPTR_COUNT                       (5U)


/*!
 * @}
 */ /* end of group CSTCU_Register_Masks */


/*!
 * @}
 */ /* end of group CSTCU_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_CSTCU_H_ */

