<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `/home/runner/.cargo/registry/src/github.com-1ecc6299db9ec823/cranelift-codegen-0.66.0/src/machinst/lower.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>lower.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../cranelift_codegen/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><span class="help-button">?</span>
                <a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">   1</span>
<span id="2">   2</span>
<span id="3">   3</span>
<span id="4">   4</span>
<span id="5">   5</span>
<span id="6">   6</span>
<span id="7">   7</span>
<span id="8">   8</span>
<span id="9">   9</span>
<span id="10">  10</span>
<span id="11">  11</span>
<span id="12">  12</span>
<span id="13">  13</span>
<span id="14">  14</span>
<span id="15">  15</span>
<span id="16">  16</span>
<span id="17">  17</span>
<span id="18">  18</span>
<span id="19">  19</span>
<span id="20">  20</span>
<span id="21">  21</span>
<span id="22">  22</span>
<span id="23">  23</span>
<span id="24">  24</span>
<span id="25">  25</span>
<span id="26">  26</span>
<span id="27">  27</span>
<span id="28">  28</span>
<span id="29">  29</span>
<span id="30">  30</span>
<span id="31">  31</span>
<span id="32">  32</span>
<span id="33">  33</span>
<span id="34">  34</span>
<span id="35">  35</span>
<span id="36">  36</span>
<span id="37">  37</span>
<span id="38">  38</span>
<span id="39">  39</span>
<span id="40">  40</span>
<span id="41">  41</span>
<span id="42">  42</span>
<span id="43">  43</span>
<span id="44">  44</span>
<span id="45">  45</span>
<span id="46">  46</span>
<span id="47">  47</span>
<span id="48">  48</span>
<span id="49">  49</span>
<span id="50">  50</span>
<span id="51">  51</span>
<span id="52">  52</span>
<span id="53">  53</span>
<span id="54">  54</span>
<span id="55">  55</span>
<span id="56">  56</span>
<span id="57">  57</span>
<span id="58">  58</span>
<span id="59">  59</span>
<span id="60">  60</span>
<span id="61">  61</span>
<span id="62">  62</span>
<span id="63">  63</span>
<span id="64">  64</span>
<span id="65">  65</span>
<span id="66">  66</span>
<span id="67">  67</span>
<span id="68">  68</span>
<span id="69">  69</span>
<span id="70">  70</span>
<span id="71">  71</span>
<span id="72">  72</span>
<span id="73">  73</span>
<span id="74">  74</span>
<span id="75">  75</span>
<span id="76">  76</span>
<span id="77">  77</span>
<span id="78">  78</span>
<span id="79">  79</span>
<span id="80">  80</span>
<span id="81">  81</span>
<span id="82">  82</span>
<span id="83">  83</span>
<span id="84">  84</span>
<span id="85">  85</span>
<span id="86">  86</span>
<span id="87">  87</span>
<span id="88">  88</span>
<span id="89">  89</span>
<span id="90">  90</span>
<span id="91">  91</span>
<span id="92">  92</span>
<span id="93">  93</span>
<span id="94">  94</span>
<span id="95">  95</span>
<span id="96">  96</span>
<span id="97">  97</span>
<span id="98">  98</span>
<span id="99">  99</span>
<span id="100"> 100</span>
<span id="101"> 101</span>
<span id="102"> 102</span>
<span id="103"> 103</span>
<span id="104"> 104</span>
<span id="105"> 105</span>
<span id="106"> 106</span>
<span id="107"> 107</span>
<span id="108"> 108</span>
<span id="109"> 109</span>
<span id="110"> 110</span>
<span id="111"> 111</span>
<span id="112"> 112</span>
<span id="113"> 113</span>
<span id="114"> 114</span>
<span id="115"> 115</span>
<span id="116"> 116</span>
<span id="117"> 117</span>
<span id="118"> 118</span>
<span id="119"> 119</span>
<span id="120"> 120</span>
<span id="121"> 121</span>
<span id="122"> 122</span>
<span id="123"> 123</span>
<span id="124"> 124</span>
<span id="125"> 125</span>
<span id="126"> 126</span>
<span id="127"> 127</span>
<span id="128"> 128</span>
<span id="129"> 129</span>
<span id="130"> 130</span>
<span id="131"> 131</span>
<span id="132"> 132</span>
<span id="133"> 133</span>
<span id="134"> 134</span>
<span id="135"> 135</span>
<span id="136"> 136</span>
<span id="137"> 137</span>
<span id="138"> 138</span>
<span id="139"> 139</span>
<span id="140"> 140</span>
<span id="141"> 141</span>
<span id="142"> 142</span>
<span id="143"> 143</span>
<span id="144"> 144</span>
<span id="145"> 145</span>
<span id="146"> 146</span>
<span id="147"> 147</span>
<span id="148"> 148</span>
<span id="149"> 149</span>
<span id="150"> 150</span>
<span id="151"> 151</span>
<span id="152"> 152</span>
<span id="153"> 153</span>
<span id="154"> 154</span>
<span id="155"> 155</span>
<span id="156"> 156</span>
<span id="157"> 157</span>
<span id="158"> 158</span>
<span id="159"> 159</span>
<span id="160"> 160</span>
<span id="161"> 161</span>
<span id="162"> 162</span>
<span id="163"> 163</span>
<span id="164"> 164</span>
<span id="165"> 165</span>
<span id="166"> 166</span>
<span id="167"> 167</span>
<span id="168"> 168</span>
<span id="169"> 169</span>
<span id="170"> 170</span>
<span id="171"> 171</span>
<span id="172"> 172</span>
<span id="173"> 173</span>
<span id="174"> 174</span>
<span id="175"> 175</span>
<span id="176"> 176</span>
<span id="177"> 177</span>
<span id="178"> 178</span>
<span id="179"> 179</span>
<span id="180"> 180</span>
<span id="181"> 181</span>
<span id="182"> 182</span>
<span id="183"> 183</span>
<span id="184"> 184</span>
<span id="185"> 185</span>
<span id="186"> 186</span>
<span id="187"> 187</span>
<span id="188"> 188</span>
<span id="189"> 189</span>
<span id="190"> 190</span>
<span id="191"> 191</span>
<span id="192"> 192</span>
<span id="193"> 193</span>
<span id="194"> 194</span>
<span id="195"> 195</span>
<span id="196"> 196</span>
<span id="197"> 197</span>
<span id="198"> 198</span>
<span id="199"> 199</span>
<span id="200"> 200</span>
<span id="201"> 201</span>
<span id="202"> 202</span>
<span id="203"> 203</span>
<span id="204"> 204</span>
<span id="205"> 205</span>
<span id="206"> 206</span>
<span id="207"> 207</span>
<span id="208"> 208</span>
<span id="209"> 209</span>
<span id="210"> 210</span>
<span id="211"> 211</span>
<span id="212"> 212</span>
<span id="213"> 213</span>
<span id="214"> 214</span>
<span id="215"> 215</span>
<span id="216"> 216</span>
<span id="217"> 217</span>
<span id="218"> 218</span>
<span id="219"> 219</span>
<span id="220"> 220</span>
<span id="221"> 221</span>
<span id="222"> 222</span>
<span id="223"> 223</span>
<span id="224"> 224</span>
<span id="225"> 225</span>
<span id="226"> 226</span>
<span id="227"> 227</span>
<span id="228"> 228</span>
<span id="229"> 229</span>
<span id="230"> 230</span>
<span id="231"> 231</span>
<span id="232"> 232</span>
<span id="233"> 233</span>
<span id="234"> 234</span>
<span id="235"> 235</span>
<span id="236"> 236</span>
<span id="237"> 237</span>
<span id="238"> 238</span>
<span id="239"> 239</span>
<span id="240"> 240</span>
<span id="241"> 241</span>
<span id="242"> 242</span>
<span id="243"> 243</span>
<span id="244"> 244</span>
<span id="245"> 245</span>
<span id="246"> 246</span>
<span id="247"> 247</span>
<span id="248"> 248</span>
<span id="249"> 249</span>
<span id="250"> 250</span>
<span id="251"> 251</span>
<span id="252"> 252</span>
<span id="253"> 253</span>
<span id="254"> 254</span>
<span id="255"> 255</span>
<span id="256"> 256</span>
<span id="257"> 257</span>
<span id="258"> 258</span>
<span id="259"> 259</span>
<span id="260"> 260</span>
<span id="261"> 261</span>
<span id="262"> 262</span>
<span id="263"> 263</span>
<span id="264"> 264</span>
<span id="265"> 265</span>
<span id="266"> 266</span>
<span id="267"> 267</span>
<span id="268"> 268</span>
<span id="269"> 269</span>
<span id="270"> 270</span>
<span id="271"> 271</span>
<span id="272"> 272</span>
<span id="273"> 273</span>
<span id="274"> 274</span>
<span id="275"> 275</span>
<span id="276"> 276</span>
<span id="277"> 277</span>
<span id="278"> 278</span>
<span id="279"> 279</span>
<span id="280"> 280</span>
<span id="281"> 281</span>
<span id="282"> 282</span>
<span id="283"> 283</span>
<span id="284"> 284</span>
<span id="285"> 285</span>
<span id="286"> 286</span>
<span id="287"> 287</span>
<span id="288"> 288</span>
<span id="289"> 289</span>
<span id="290"> 290</span>
<span id="291"> 291</span>
<span id="292"> 292</span>
<span id="293"> 293</span>
<span id="294"> 294</span>
<span id="295"> 295</span>
<span id="296"> 296</span>
<span id="297"> 297</span>
<span id="298"> 298</span>
<span id="299"> 299</span>
<span id="300"> 300</span>
<span id="301"> 301</span>
<span id="302"> 302</span>
<span id="303"> 303</span>
<span id="304"> 304</span>
<span id="305"> 305</span>
<span id="306"> 306</span>
<span id="307"> 307</span>
<span id="308"> 308</span>
<span id="309"> 309</span>
<span id="310"> 310</span>
<span id="311"> 311</span>
<span id="312"> 312</span>
<span id="313"> 313</span>
<span id="314"> 314</span>
<span id="315"> 315</span>
<span id="316"> 316</span>
<span id="317"> 317</span>
<span id="318"> 318</span>
<span id="319"> 319</span>
<span id="320"> 320</span>
<span id="321"> 321</span>
<span id="322"> 322</span>
<span id="323"> 323</span>
<span id="324"> 324</span>
<span id="325"> 325</span>
<span id="326"> 326</span>
<span id="327"> 327</span>
<span id="328"> 328</span>
<span id="329"> 329</span>
<span id="330"> 330</span>
<span id="331"> 331</span>
<span id="332"> 332</span>
<span id="333"> 333</span>
<span id="334"> 334</span>
<span id="335"> 335</span>
<span id="336"> 336</span>
<span id="337"> 337</span>
<span id="338"> 338</span>
<span id="339"> 339</span>
<span id="340"> 340</span>
<span id="341"> 341</span>
<span id="342"> 342</span>
<span id="343"> 343</span>
<span id="344"> 344</span>
<span id="345"> 345</span>
<span id="346"> 346</span>
<span id="347"> 347</span>
<span id="348"> 348</span>
<span id="349"> 349</span>
<span id="350"> 350</span>
<span id="351"> 351</span>
<span id="352"> 352</span>
<span id="353"> 353</span>
<span id="354"> 354</span>
<span id="355"> 355</span>
<span id="356"> 356</span>
<span id="357"> 357</span>
<span id="358"> 358</span>
<span id="359"> 359</span>
<span id="360"> 360</span>
<span id="361"> 361</span>
<span id="362"> 362</span>
<span id="363"> 363</span>
<span id="364"> 364</span>
<span id="365"> 365</span>
<span id="366"> 366</span>
<span id="367"> 367</span>
<span id="368"> 368</span>
<span id="369"> 369</span>
<span id="370"> 370</span>
<span id="371"> 371</span>
<span id="372"> 372</span>
<span id="373"> 373</span>
<span id="374"> 374</span>
<span id="375"> 375</span>
<span id="376"> 376</span>
<span id="377"> 377</span>
<span id="378"> 378</span>
<span id="379"> 379</span>
<span id="380"> 380</span>
<span id="381"> 381</span>
<span id="382"> 382</span>
<span id="383"> 383</span>
<span id="384"> 384</span>
<span id="385"> 385</span>
<span id="386"> 386</span>
<span id="387"> 387</span>
<span id="388"> 388</span>
<span id="389"> 389</span>
<span id="390"> 390</span>
<span id="391"> 391</span>
<span id="392"> 392</span>
<span id="393"> 393</span>
<span id="394"> 394</span>
<span id="395"> 395</span>
<span id="396"> 396</span>
<span id="397"> 397</span>
<span id="398"> 398</span>
<span id="399"> 399</span>
<span id="400"> 400</span>
<span id="401"> 401</span>
<span id="402"> 402</span>
<span id="403"> 403</span>
<span id="404"> 404</span>
<span id="405"> 405</span>
<span id="406"> 406</span>
<span id="407"> 407</span>
<span id="408"> 408</span>
<span id="409"> 409</span>
<span id="410"> 410</span>
<span id="411"> 411</span>
<span id="412"> 412</span>
<span id="413"> 413</span>
<span id="414"> 414</span>
<span id="415"> 415</span>
<span id="416"> 416</span>
<span id="417"> 417</span>
<span id="418"> 418</span>
<span id="419"> 419</span>
<span id="420"> 420</span>
<span id="421"> 421</span>
<span id="422"> 422</span>
<span id="423"> 423</span>
<span id="424"> 424</span>
<span id="425"> 425</span>
<span id="426"> 426</span>
<span id="427"> 427</span>
<span id="428"> 428</span>
<span id="429"> 429</span>
<span id="430"> 430</span>
<span id="431"> 431</span>
<span id="432"> 432</span>
<span id="433"> 433</span>
<span id="434"> 434</span>
<span id="435"> 435</span>
<span id="436"> 436</span>
<span id="437"> 437</span>
<span id="438"> 438</span>
<span id="439"> 439</span>
<span id="440"> 440</span>
<span id="441"> 441</span>
<span id="442"> 442</span>
<span id="443"> 443</span>
<span id="444"> 444</span>
<span id="445"> 445</span>
<span id="446"> 446</span>
<span id="447"> 447</span>
<span id="448"> 448</span>
<span id="449"> 449</span>
<span id="450"> 450</span>
<span id="451"> 451</span>
<span id="452"> 452</span>
<span id="453"> 453</span>
<span id="454"> 454</span>
<span id="455"> 455</span>
<span id="456"> 456</span>
<span id="457"> 457</span>
<span id="458"> 458</span>
<span id="459"> 459</span>
<span id="460"> 460</span>
<span id="461"> 461</span>
<span id="462"> 462</span>
<span id="463"> 463</span>
<span id="464"> 464</span>
<span id="465"> 465</span>
<span id="466"> 466</span>
<span id="467"> 467</span>
<span id="468"> 468</span>
<span id="469"> 469</span>
<span id="470"> 470</span>
<span id="471"> 471</span>
<span id="472"> 472</span>
<span id="473"> 473</span>
<span id="474"> 474</span>
<span id="475"> 475</span>
<span id="476"> 476</span>
<span id="477"> 477</span>
<span id="478"> 478</span>
<span id="479"> 479</span>
<span id="480"> 480</span>
<span id="481"> 481</span>
<span id="482"> 482</span>
<span id="483"> 483</span>
<span id="484"> 484</span>
<span id="485"> 485</span>
<span id="486"> 486</span>
<span id="487"> 487</span>
<span id="488"> 488</span>
<span id="489"> 489</span>
<span id="490"> 490</span>
<span id="491"> 491</span>
<span id="492"> 492</span>
<span id="493"> 493</span>
<span id="494"> 494</span>
<span id="495"> 495</span>
<span id="496"> 496</span>
<span id="497"> 497</span>
<span id="498"> 498</span>
<span id="499"> 499</span>
<span id="500"> 500</span>
<span id="501"> 501</span>
<span id="502"> 502</span>
<span id="503"> 503</span>
<span id="504"> 504</span>
<span id="505"> 505</span>
<span id="506"> 506</span>
<span id="507"> 507</span>
<span id="508"> 508</span>
<span id="509"> 509</span>
<span id="510"> 510</span>
<span id="511"> 511</span>
<span id="512"> 512</span>
<span id="513"> 513</span>
<span id="514"> 514</span>
<span id="515"> 515</span>
<span id="516"> 516</span>
<span id="517"> 517</span>
<span id="518"> 518</span>
<span id="519"> 519</span>
<span id="520"> 520</span>
<span id="521"> 521</span>
<span id="522"> 522</span>
<span id="523"> 523</span>
<span id="524"> 524</span>
<span id="525"> 525</span>
<span id="526"> 526</span>
<span id="527"> 527</span>
<span id="528"> 528</span>
<span id="529"> 529</span>
<span id="530"> 530</span>
<span id="531"> 531</span>
<span id="532"> 532</span>
<span id="533"> 533</span>
<span id="534"> 534</span>
<span id="535"> 535</span>
<span id="536"> 536</span>
<span id="537"> 537</span>
<span id="538"> 538</span>
<span id="539"> 539</span>
<span id="540"> 540</span>
<span id="541"> 541</span>
<span id="542"> 542</span>
<span id="543"> 543</span>
<span id="544"> 544</span>
<span id="545"> 545</span>
<span id="546"> 546</span>
<span id="547"> 547</span>
<span id="548"> 548</span>
<span id="549"> 549</span>
<span id="550"> 550</span>
<span id="551"> 551</span>
<span id="552"> 552</span>
<span id="553"> 553</span>
<span id="554"> 554</span>
<span id="555"> 555</span>
<span id="556"> 556</span>
<span id="557"> 557</span>
<span id="558"> 558</span>
<span id="559"> 559</span>
<span id="560"> 560</span>
<span id="561"> 561</span>
<span id="562"> 562</span>
<span id="563"> 563</span>
<span id="564"> 564</span>
<span id="565"> 565</span>
<span id="566"> 566</span>
<span id="567"> 567</span>
<span id="568"> 568</span>
<span id="569"> 569</span>
<span id="570"> 570</span>
<span id="571"> 571</span>
<span id="572"> 572</span>
<span id="573"> 573</span>
<span id="574"> 574</span>
<span id="575"> 575</span>
<span id="576"> 576</span>
<span id="577"> 577</span>
<span id="578"> 578</span>
<span id="579"> 579</span>
<span id="580"> 580</span>
<span id="581"> 581</span>
<span id="582"> 582</span>
<span id="583"> 583</span>
<span id="584"> 584</span>
<span id="585"> 585</span>
<span id="586"> 586</span>
<span id="587"> 587</span>
<span id="588"> 588</span>
<span id="589"> 589</span>
<span id="590"> 590</span>
<span id="591"> 591</span>
<span id="592"> 592</span>
<span id="593"> 593</span>
<span id="594"> 594</span>
<span id="595"> 595</span>
<span id="596"> 596</span>
<span id="597"> 597</span>
<span id="598"> 598</span>
<span id="599"> 599</span>
<span id="600"> 600</span>
<span id="601"> 601</span>
<span id="602"> 602</span>
<span id="603"> 603</span>
<span id="604"> 604</span>
<span id="605"> 605</span>
<span id="606"> 606</span>
<span id="607"> 607</span>
<span id="608"> 608</span>
<span id="609"> 609</span>
<span id="610"> 610</span>
<span id="611"> 611</span>
<span id="612"> 612</span>
<span id="613"> 613</span>
<span id="614"> 614</span>
<span id="615"> 615</span>
<span id="616"> 616</span>
<span id="617"> 617</span>
<span id="618"> 618</span>
<span id="619"> 619</span>
<span id="620"> 620</span>
<span id="621"> 621</span>
<span id="622"> 622</span>
<span id="623"> 623</span>
<span id="624"> 624</span>
<span id="625"> 625</span>
<span id="626"> 626</span>
<span id="627"> 627</span>
<span id="628"> 628</span>
<span id="629"> 629</span>
<span id="630"> 630</span>
<span id="631"> 631</span>
<span id="632"> 632</span>
<span id="633"> 633</span>
<span id="634"> 634</span>
<span id="635"> 635</span>
<span id="636"> 636</span>
<span id="637"> 637</span>
<span id="638"> 638</span>
<span id="639"> 639</span>
<span id="640"> 640</span>
<span id="641"> 641</span>
<span id="642"> 642</span>
<span id="643"> 643</span>
<span id="644"> 644</span>
<span id="645"> 645</span>
<span id="646"> 646</span>
<span id="647"> 647</span>
<span id="648"> 648</span>
<span id="649"> 649</span>
<span id="650"> 650</span>
<span id="651"> 651</span>
<span id="652"> 652</span>
<span id="653"> 653</span>
<span id="654"> 654</span>
<span id="655"> 655</span>
<span id="656"> 656</span>
<span id="657"> 657</span>
<span id="658"> 658</span>
<span id="659"> 659</span>
<span id="660"> 660</span>
<span id="661"> 661</span>
<span id="662"> 662</span>
<span id="663"> 663</span>
<span id="664"> 664</span>
<span id="665"> 665</span>
<span id="666"> 666</span>
<span id="667"> 667</span>
<span id="668"> 668</span>
<span id="669"> 669</span>
<span id="670"> 670</span>
<span id="671"> 671</span>
<span id="672"> 672</span>
<span id="673"> 673</span>
<span id="674"> 674</span>
<span id="675"> 675</span>
<span id="676"> 676</span>
<span id="677"> 677</span>
<span id="678"> 678</span>
<span id="679"> 679</span>
<span id="680"> 680</span>
<span id="681"> 681</span>
<span id="682"> 682</span>
<span id="683"> 683</span>
<span id="684"> 684</span>
<span id="685"> 685</span>
<span id="686"> 686</span>
<span id="687"> 687</span>
<span id="688"> 688</span>
<span id="689"> 689</span>
<span id="690"> 690</span>
<span id="691"> 691</span>
<span id="692"> 692</span>
<span id="693"> 693</span>
<span id="694"> 694</span>
<span id="695"> 695</span>
<span id="696"> 696</span>
<span id="697"> 697</span>
<span id="698"> 698</span>
<span id="699"> 699</span>
<span id="700"> 700</span>
<span id="701"> 701</span>
<span id="702"> 702</span>
<span id="703"> 703</span>
<span id="704"> 704</span>
<span id="705"> 705</span>
<span id="706"> 706</span>
<span id="707"> 707</span>
<span id="708"> 708</span>
<span id="709"> 709</span>
<span id="710"> 710</span>
<span id="711"> 711</span>
<span id="712"> 712</span>
<span id="713"> 713</span>
<span id="714"> 714</span>
<span id="715"> 715</span>
<span id="716"> 716</span>
<span id="717"> 717</span>
<span id="718"> 718</span>
<span id="719"> 719</span>
<span id="720"> 720</span>
<span id="721"> 721</span>
<span id="722"> 722</span>
<span id="723"> 723</span>
<span id="724"> 724</span>
<span id="725"> 725</span>
<span id="726"> 726</span>
<span id="727"> 727</span>
<span id="728"> 728</span>
<span id="729"> 729</span>
<span id="730"> 730</span>
<span id="731"> 731</span>
<span id="732"> 732</span>
<span id="733"> 733</span>
<span id="734"> 734</span>
<span id="735"> 735</span>
<span id="736"> 736</span>
<span id="737"> 737</span>
<span id="738"> 738</span>
<span id="739"> 739</span>
<span id="740"> 740</span>
<span id="741"> 741</span>
<span id="742"> 742</span>
<span id="743"> 743</span>
<span id="744"> 744</span>
<span id="745"> 745</span>
<span id="746"> 746</span>
<span id="747"> 747</span>
<span id="748"> 748</span>
<span id="749"> 749</span>
<span id="750"> 750</span>
<span id="751"> 751</span>
<span id="752"> 752</span>
<span id="753"> 753</span>
<span id="754"> 754</span>
<span id="755"> 755</span>
<span id="756"> 756</span>
<span id="757"> 757</span>
<span id="758"> 758</span>
<span id="759"> 759</span>
<span id="760"> 760</span>
<span id="761"> 761</span>
<span id="762"> 762</span>
<span id="763"> 763</span>
<span id="764"> 764</span>
<span id="765"> 765</span>
<span id="766"> 766</span>
<span id="767"> 767</span>
<span id="768"> 768</span>
<span id="769"> 769</span>
<span id="770"> 770</span>
<span id="771"> 771</span>
<span id="772"> 772</span>
<span id="773"> 773</span>
<span id="774"> 774</span>
<span id="775"> 775</span>
<span id="776"> 776</span>
<span id="777"> 777</span>
<span id="778"> 778</span>
<span id="779"> 779</span>
<span id="780"> 780</span>
<span id="781"> 781</span>
<span id="782"> 782</span>
<span id="783"> 783</span>
<span id="784"> 784</span>
<span id="785"> 785</span>
<span id="786"> 786</span>
<span id="787"> 787</span>
<span id="788"> 788</span>
<span id="789"> 789</span>
<span id="790"> 790</span>
<span id="791"> 791</span>
<span id="792"> 792</span>
<span id="793"> 793</span>
<span id="794"> 794</span>
<span id="795"> 795</span>
<span id="796"> 796</span>
<span id="797"> 797</span>
<span id="798"> 798</span>
<span id="799"> 799</span>
<span id="800"> 800</span>
<span id="801"> 801</span>
<span id="802"> 802</span>
<span id="803"> 803</span>
<span id="804"> 804</span>
<span id="805"> 805</span>
<span id="806"> 806</span>
<span id="807"> 807</span>
<span id="808"> 808</span>
<span id="809"> 809</span>
<span id="810"> 810</span>
<span id="811"> 811</span>
<span id="812"> 812</span>
<span id="813"> 813</span>
<span id="814"> 814</span>
<span id="815"> 815</span>
<span id="816"> 816</span>
<span id="817"> 817</span>
<span id="818"> 818</span>
<span id="819"> 819</span>
<span id="820"> 820</span>
<span id="821"> 821</span>
<span id="822"> 822</span>
<span id="823"> 823</span>
<span id="824"> 824</span>
<span id="825"> 825</span>
<span id="826"> 826</span>
<span id="827"> 827</span>
<span id="828"> 828</span>
<span id="829"> 829</span>
<span id="830"> 830</span>
<span id="831"> 831</span>
<span id="832"> 832</span>
<span id="833"> 833</span>
<span id="834"> 834</span>
<span id="835"> 835</span>
<span id="836"> 836</span>
<span id="837"> 837</span>
<span id="838"> 838</span>
<span id="839"> 839</span>
<span id="840"> 840</span>
<span id="841"> 841</span>
<span id="842"> 842</span>
<span id="843"> 843</span>
<span id="844"> 844</span>
<span id="845"> 845</span>
<span id="846"> 846</span>
<span id="847"> 847</span>
<span id="848"> 848</span>
<span id="849"> 849</span>
<span id="850"> 850</span>
<span id="851"> 851</span>
<span id="852"> 852</span>
<span id="853"> 853</span>
<span id="854"> 854</span>
<span id="855"> 855</span>
<span id="856"> 856</span>
<span id="857"> 857</span>
<span id="858"> 858</span>
<span id="859"> 859</span>
<span id="860"> 860</span>
<span id="861"> 861</span>
<span id="862"> 862</span>
<span id="863"> 863</span>
<span id="864"> 864</span>
<span id="865"> 865</span>
<span id="866"> 866</span>
<span id="867"> 867</span>
<span id="868"> 868</span>
<span id="869"> 869</span>
<span id="870"> 870</span>
<span id="871"> 871</span>
<span id="872"> 872</span>
<span id="873"> 873</span>
<span id="874"> 874</span>
<span id="875"> 875</span>
<span id="876"> 876</span>
<span id="877"> 877</span>
<span id="878"> 878</span>
<span id="879"> 879</span>
<span id="880"> 880</span>
<span id="881"> 881</span>
<span id="882"> 882</span>
<span id="883"> 883</span>
<span id="884"> 884</span>
<span id="885"> 885</span>
<span id="886"> 886</span>
<span id="887"> 887</span>
<span id="888"> 888</span>
<span id="889"> 889</span>
<span id="890"> 890</span>
<span id="891"> 891</span>
<span id="892"> 892</span>
<span id="893"> 893</span>
<span id="894"> 894</span>
<span id="895"> 895</span>
<span id="896"> 896</span>
<span id="897"> 897</span>
<span id="898"> 898</span>
<span id="899"> 899</span>
<span id="900"> 900</span>
<span id="901"> 901</span>
<span id="902"> 902</span>
<span id="903"> 903</span>
<span id="904"> 904</span>
<span id="905"> 905</span>
<span id="906"> 906</span>
<span id="907"> 907</span>
<span id="908"> 908</span>
<span id="909"> 909</span>
<span id="910"> 910</span>
<span id="911"> 911</span>
<span id="912"> 912</span>
<span id="913"> 913</span>
<span id="914"> 914</span>
<span id="915"> 915</span>
<span id="916"> 916</span>
<span id="917"> 917</span>
<span id="918"> 918</span>
<span id="919"> 919</span>
<span id="920"> 920</span>
<span id="921"> 921</span>
<span id="922"> 922</span>
<span id="923"> 923</span>
<span id="924"> 924</span>
<span id="925"> 925</span>
<span id="926"> 926</span>
<span id="927"> 927</span>
<span id="928"> 928</span>
<span id="929"> 929</span>
<span id="930"> 930</span>
<span id="931"> 931</span>
<span id="932"> 932</span>
<span id="933"> 933</span>
<span id="934"> 934</span>
<span id="935"> 935</span>
<span id="936"> 936</span>
<span id="937"> 937</span>
<span id="938"> 938</span>
<span id="939"> 939</span>
<span id="940"> 940</span>
<span id="941"> 941</span>
<span id="942"> 942</span>
<span id="943"> 943</span>
<span id="944"> 944</span>
<span id="945"> 945</span>
<span id="946"> 946</span>
<span id="947"> 947</span>
<span id="948"> 948</span>
<span id="949"> 949</span>
<span id="950"> 950</span>
<span id="951"> 951</span>
<span id="952"> 952</span>
<span id="953"> 953</span>
<span id="954"> 954</span>
<span id="955"> 955</span>
<span id="956"> 956</span>
<span id="957"> 957</span>
<span id="958"> 958</span>
<span id="959"> 959</span>
<span id="960"> 960</span>
<span id="961"> 961</span>
<span id="962"> 962</span>
<span id="963"> 963</span>
<span id="964"> 964</span>
<span id="965"> 965</span>
<span id="966"> 966</span>
<span id="967"> 967</span>
<span id="968"> 968</span>
<span id="969"> 969</span>
<span id="970"> 970</span>
<span id="971"> 971</span>
<span id="972"> 972</span>
<span id="973"> 973</span>
<span id="974"> 974</span>
<span id="975"> 975</span>
<span id="976"> 976</span>
<span id="977"> 977</span>
<span id="978"> 978</span>
<span id="979"> 979</span>
<span id="980"> 980</span>
<span id="981"> 981</span>
<span id="982"> 982</span>
<span id="983"> 983</span>
<span id="984"> 984</span>
<span id="985"> 985</span>
<span id="986"> 986</span>
<span id="987"> 987</span>
<span id="988"> 988</span>
<span id="989"> 989</span>
<span id="990"> 990</span>
<span id="991"> 991</span>
<span id="992"> 992</span>
<span id="993"> 993</span>
<span id="994"> 994</span>
<span id="995"> 995</span>
<span id="996"> 996</span>
<span id="997"> 997</span>
<span id="998"> 998</span>
<span id="999"> 999</span>
<span id="1000">1000</span>
<span id="1001">1001</span>
<span id="1002">1002</span>
<span id="1003">1003</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="doccomment">//! This module implements lowering (instruction selection) from Cranelift IR</span>
<span class="doccomment">//! to machine instructions with virtual registers. This is *almost* the final</span>
<span class="doccomment">//! machine code, except for register allocation.</span>

<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">entity</span>::<span class="ident">SecondaryMap</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">fx</span>::{<span class="ident">FxHashMap</span>, <span class="ident">FxHashSet</span>};
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">inst_predicates</span>::{<span class="ident">has_side_effect_or_load</span>, <span class="ident">is_constant_64bit</span>};
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">ir</span>::<span class="ident">instructions</span>::<span class="ident">BranchInfo</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">ir</span>::<span class="ident">types</span>::<span class="ident">I64</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">ir</span>::{
    <span class="ident">ArgumentExtension</span>, <span class="ident">Block</span>, <span class="ident">Constant</span>, <span class="ident">ConstantData</span>, <span class="ident">ExternalName</span>, <span class="ident">Function</span>, <span class="ident">GlobalValueData</span>,
    <span class="ident">Inst</span>, <span class="ident">InstructionData</span>, <span class="ident">MemFlags</span>, <span class="ident">Opcode</span>, <span class="ident">Signature</span>, <span class="ident">SourceLoc</span>, <span class="ident">Type</span>, <span class="ident">Value</span>, <span class="ident">ValueDef</span>,
};
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">machinst</span>::{
    <span class="ident">ABIBody</span>, <span class="ident">BlockIndex</span>, <span class="ident">BlockLoweringOrder</span>, <span class="ident">LoweredBlock</span>, <span class="ident">MachLabel</span>, <span class="ident">VCode</span>, <span class="ident">VCodeBuilder</span>,
    <span class="ident">VCodeInst</span>,
};
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">CodegenResult</span>;

<span class="kw">use</span> <span class="ident">regalloc</span>::{<span class="ident">Reg</span>, <span class="ident">RegClass</span>, <span class="ident">StackmapRequestInfo</span>, <span class="ident">VirtualReg</span>, <span class="ident">Writable</span>};

<span class="kw">use</span> <span class="ident">alloc</span>::<span class="ident">boxed</span>::<span class="ident">Box</span>;
<span class="kw">use</span> <span class="ident">alloc</span>::<span class="ident">vec</span>::<span class="ident">Vec</span>;
<span class="kw">use</span> <span class="ident">log</span>::<span class="ident">debug</span>;
<span class="kw">use</span> <span class="ident">smallvec</span>::<span class="ident">SmallVec</span>;

<span class="doccomment">/// An &quot;instruction color&quot; partitions CLIF instructions by side-effecting ops.</span>
<span class="doccomment">/// All instructions with the same &quot;color&quot; are guaranteed not to be separated by</span>
<span class="doccomment">/// any side-effecting op (for this purpose, loads are also considered</span>
<span class="doccomment">/// side-effecting, to avoid subtle questions w.r.t. the memory model), and</span>
<span class="doccomment">/// furthermore, it is guaranteed that for any two instructions A and B such</span>
<span class="doccomment">/// that color(A) == color(B), either A dominates B and B postdominates A, or</span>
<span class="doccomment">/// vice-versa. (For now, in practice, only ops in the same basic block can ever</span>
<span class="doccomment">/// have the same color, trivially providing the second condition.) Intuitively,</span>
<span class="doccomment">/// this means that the ops of the same color must always execute &quot;together&quot;, as</span>
<span class="doccomment">/// part of one atomic contiguous section of the dynamic execution trace, and</span>
<span class="doccomment">/// they can be freely permuted (modulo true dataflow dependencies) without</span>
<span class="doccomment">/// affecting program behavior.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>, <span class="ident">Hash</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">InstColor</span>(<span class="ident">u32</span>);
<span class="kw">impl</span> <span class="ident">InstColor</span> {
    <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">n</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">InstColor</span> {
        <span class="ident">InstColor</span>(<span class="ident">n</span>)
    }

    <span class="doccomment">/// Get an arbitrary index representing this color. The index is unique</span>
    <span class="doccomment">/// *within a single function compilation*, but indices may be reused across</span>
    <span class="doccomment">/// functions.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">get</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u32</span> {
        <span class="self">self</span>.<span class="number">0</span>
    }
}

<span class="doccomment">/// A context that machine-specific lowering code can use to emit lowered</span>
<span class="doccomment">/// instructions. This is the view of the machine-independent per-function</span>
<span class="doccomment">/// lowering context that is seen by the machine backend.</span>
<span class="kw">pub</span> <span class="kw">trait</span> <span class="ident">LowerCtx</span> {
    <span class="doccomment">/// The instruction type for which this lowering framework is instantiated.</span>
    <span class="kw">type</span> <span class="ident">I</span>: <span class="ident">VCodeInst</span>;

    <span class="comment">// Function-level queries:</span>

    <span class="doccomment">/// Get the `ABIBody`.</span>
    <span class="kw">fn</span> <span class="ident">abi</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="ident">dyn</span> <span class="ident">ABIBody</span><span class="op">&lt;</span><span class="ident">I</span> <span class="op">=</span> <span class="self">Self</span>::<span class="ident">I</span><span class="op">&gt;</span>;
    <span class="doccomment">/// Get the (virtual) register that receives the return value. A return</span>
    <span class="doccomment">/// instruction should lower into a sequence that fills this register. (Why</span>
    <span class="doccomment">/// not allow the backend to specify its own result register for the return?</span>
    <span class="doccomment">/// Because there may be multiple return points.)</span>
    <span class="kw">fn</span> <span class="ident">retval</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">idx</span>: <span class="ident">usize</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>;

    <span class="comment">// General instruction queries:</span>

    <span class="doccomment">/// Get the instdata for a given IR instruction.</span>
    <span class="kw">fn</span> <span class="ident">data</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="ident">InstructionData</span>;
    <span class="doccomment">/// Get the controlling type for a polymorphic IR instruction.</span>
    <span class="kw">fn</span> <span class="ident">ty</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Type</span>;
    <span class="doccomment">/// Get the target for a call instruction, as an `ExternalName`. Returns a tuple</span>
    <span class="doccomment">/// providing this name and the &quot;relocation distance&quot;, i.e., whether the backend</span>
    <span class="doccomment">/// can assume the target will be &quot;nearby&quot; (within some small offset) or an</span>
    <span class="doccomment">/// arbitrary address. (This comes from the `colocated` bit in the CLIF.)</span>
    <span class="kw">fn</span> <span class="ident">call_target</span><span class="op">&lt;</span><span class="lifetime">&#39;b</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="lifetime">&#39;b</span> <span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span>(<span class="kw-2">&amp;</span><span class="lifetime">&#39;b</span> <span class="ident">ExternalName</span>, <span class="ident">RelocDistance</span>)<span class="op">&gt;</span>;
    <span class="doccomment">/// Get the signature for a call or call-indirect instruction.</span>
    <span class="kw">fn</span> <span class="ident">call_sig</span><span class="op">&lt;</span><span class="lifetime">&#39;b</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="lifetime">&#39;b</span> <span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="kw-2">&amp;</span><span class="lifetime">&#39;b</span> <span class="ident">Signature</span><span class="op">&gt;</span>;
    <span class="doccomment">/// Get the symbol name, relocation distance estimate, and offset for a</span>
    <span class="doccomment">/// symbol_value instruction.</span>
    <span class="kw">fn</span> <span class="ident">symbol_value</span><span class="op">&lt;</span><span class="lifetime">&#39;b</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="lifetime">&#39;b</span> <span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span>(<span class="kw-2">&amp;</span><span class="lifetime">&#39;b</span> <span class="ident">ExternalName</span>, <span class="ident">RelocDistance</span>, <span class="ident">i64</span>)<span class="op">&gt;</span>;
    <span class="doccomment">/// Returns the memory flags of a given memory access.</span>
    <span class="kw">fn</span> <span class="ident">memflags</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">MemFlags</span><span class="op">&gt;</span>;
    <span class="doccomment">/// Get the source location for a given instruction.</span>
    <span class="kw">fn</span> <span class="ident">srcloc</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">SourceLoc</span>;
    <span class="doccomment">/// Get the side-effect color of the given instruction (specifically, at the</span>
    <span class="doccomment">/// program point just prior to the instruction). The &quot;color&quot; changes at</span>
    <span class="doccomment">/// every side-effecting op; the backend should not try to merge across</span>
    <span class="doccomment">/// side-effect colors unless the op being merged is known to be pure.</span>
    <span class="kw">fn</span> <span class="ident">inst_color</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">InstColor</span>;

    <span class="comment">// Instruction input/output queries:</span>

    <span class="doccomment">/// Get the number of inputs to the given IR instruction.</span>
    <span class="kw">fn</span> <span class="ident">num_inputs</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">usize</span>;
    <span class="doccomment">/// Get the number of outputs to the given IR instruction.</span>
    <span class="kw">fn</span> <span class="ident">num_outputs</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">usize</span>;
    <span class="doccomment">/// Get the type for an instruction&#39;s input.</span>
    <span class="kw">fn</span> <span class="ident">input_ty</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>, <span class="ident">idx</span>: <span class="ident">usize</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Type</span>;
    <span class="doccomment">/// Get the type for an instruction&#39;s output.</span>
    <span class="kw">fn</span> <span class="ident">output_ty</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>, <span class="ident">idx</span>: <span class="ident">usize</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Type</span>;
    <span class="doccomment">/// Get the value of a constant instruction (`iconst`, etc.) as a 64-bit</span>
    <span class="doccomment">/// value, if possible.</span>
    <span class="kw">fn</span> <span class="ident">get_constant</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span>;
    <span class="doccomment">/// Get the input in any combination of three forms:</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - An instruction, if the same color as this instruction or if the</span>
    <span class="doccomment">///   producing instruction has no side effects (thus in both cases</span>
    <span class="doccomment">///   mergeable);</span>
    <span class="doccomment">/// - A constant, if the value is a constant;</span>
    <span class="doccomment">/// - A register.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The instruction input may be available in some or all of these</span>
    <span class="doccomment">/// forms. More than one is possible: e.g., it may be produced by an</span>
    <span class="doccomment">/// instruction in the same block, but may also have been forced into a</span>
    <span class="doccomment">/// register already by an earlier op. It will *always* be available</span>
    <span class="doccomment">/// in a register, at least.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// If the backend uses the register, rather than one of the other</span>
    <span class="doccomment">/// forms (constant or merging of the producing op), it must call</span>
    <span class="doccomment">/// `use_input_reg()` to ensure the producing inst is actually lowered</span>
    <span class="doccomment">/// as well. Failing to do so may result in the instruction that generates</span>
    <span class="doccomment">/// this value never being generated, thus resulting in incorrect execution.</span>
    <span class="doccomment">/// For correctness, backends should thus wrap `get_input()` and</span>
    <span class="doccomment">/// `use_input_regs()` with helpers that return a register only after</span>
    <span class="doccomment">/// ensuring it is marked as used.</span>
    <span class="kw">fn</span> <span class="ident">get_input</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>, <span class="ident">idx</span>: <span class="ident">usize</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">LowerInput</span>;
    <span class="doccomment">/// Get the `idx`th output register of the given IR instruction. When</span>
    <span class="doccomment">/// `backend.lower_inst_to_regs(ctx, inst)` is called, it is expected that</span>
    <span class="doccomment">/// the backend will write results to these output register(s).  This</span>
    <span class="doccomment">/// register will always be &quot;fresh&quot;; it is guaranteed not to overlap with</span>
    <span class="doccomment">/// any of the inputs, and can be freely used as a scratch register within</span>
    <span class="doccomment">/// the lowered instruction sequence, as long as its final value is the</span>
    <span class="doccomment">/// result of the computation.</span>
    <span class="kw">fn</span> <span class="ident">get_output</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>, <span class="ident">idx</span>: <span class="ident">usize</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>;

    <span class="comment">// Codegen primitives: allocate temps, emit instructions, set result registers,</span>
    <span class="comment">// ask for an input to be gen&#39;d into a register.</span>

    <span class="doccomment">/// Get a new temp.</span>
    <span class="kw">fn</span> <span class="ident">alloc_tmp</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">rc</span>: <span class="ident">RegClass</span>, <span class="ident">ty</span>: <span class="ident">Type</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>;
    <span class="doccomment">/// Emit a machine instruction.</span>
    <span class="kw">fn</span> <span class="ident">emit</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">mach_inst</span>: <span class="self">Self</span>::<span class="ident">I</span>);
    <span class="doccomment">/// Emit a machine instruction that is a safepoint.</span>
    <span class="kw">fn</span> <span class="ident">emit_safepoint</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">mach_inst</span>: <span class="self">Self</span>::<span class="ident">I</span>);
    <span class="doccomment">/// Indicate that the given input uses the register returned by</span>
    <span class="doccomment">/// `get_input()`. Codegen may not happen otherwise for the producing</span>
    <span class="doccomment">/// instruction if it has no side effects and no uses.</span>
    <span class="kw">fn</span> <span class="ident">use_input_reg</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">input</span>: <span class="ident">LowerInput</span>);
    <span class="doccomment">/// Is the given register output needed after the given instruction? Allows</span>
    <span class="doccomment">/// instructions with multiple outputs to make fine-grained decisions on</span>
    <span class="doccomment">/// which outputs to actually generate.</span>
    <span class="kw">fn</span> <span class="ident">is_reg_needed</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>, <span class="ident">reg</span>: <span class="ident">Reg</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span>;
    <span class="doccomment">/// Retrieve constant data given a handle.</span>
    <span class="kw">fn</span> <span class="ident">get_constant_data</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">constant_handle</span>: <span class="ident">Constant</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="ident">ConstantData</span>;
}

<span class="doccomment">/// A representation of all of the ways in which an instruction input is</span>
<span class="doccomment">/// available: as a producing instruction (in the same color-partition), as a</span>
<span class="doccomment">/// constant, and/or in an existing register. See [LowerCtx::get_input] for more</span>
<span class="doccomment">/// details.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">LowerInput</span> {
    <span class="doccomment">/// The value is live in a register. This option is always available. Call</span>
    <span class="doccomment">/// [LowerCtx::use_input_reg()] if the register is used.</span>
    <span class="kw">pub</span> <span class="ident">reg</span>: <span class="ident">Reg</span>,
    <span class="doccomment">/// An instruction produces this value; the instruction&#39;s result index that</span>
    <span class="doccomment">/// produces this value is given.</span>
    <span class="kw">pub</span> <span class="ident">inst</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span>(<span class="ident">Inst</span>, <span class="ident">usize</span>)<span class="op">&gt;</span>,
    <span class="doccomment">/// The value is a known constant.</span>
    <span class="kw">pub</span> <span class="ident">constant</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span>,
}

<span class="doccomment">/// A machine backend.</span>
<span class="kw">pub</span> <span class="kw">trait</span> <span class="ident">LowerBackend</span> {
    <span class="doccomment">/// The machine instruction type.</span>
    <span class="kw">type</span> <span class="ident">MInst</span>: <span class="ident">VCodeInst</span>;

    <span class="doccomment">/// Lower a single instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// For a branch, this function should not generate the actual branch</span>
    <span class="doccomment">/// instruction. However, it must force any values it needs for the branch</span>
    <span class="doccomment">/// edge (block-param actuals) into registers, because the actual branch</span>
    <span class="doccomment">/// generation (`lower_branch_group()`) happens *after* any possible merged</span>
    <span class="doccomment">/// out-edge.</span>
    <span class="kw">fn</span> <span class="ident">lower</span><span class="op">&lt;</span><span class="ident">C</span>: <span class="ident">LowerCtx</span><span class="op">&lt;</span><span class="ident">I</span> <span class="op">=</span> <span class="self">Self</span>::<span class="ident">MInst</span><span class="op">&gt;</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ctx</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">C</span>, <span class="ident">inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">CodegenResult</span><span class="op">&lt;</span>()<span class="op">&gt;</span>;

    <span class="doccomment">/// Lower a block-terminating group of branches (which together can be seen</span>
    <span class="doccomment">/// as one N-way branch), given a vcode MachLabel for each target.</span>
    <span class="kw">fn</span> <span class="ident">lower_branch_group</span><span class="op">&lt;</span><span class="ident">C</span>: <span class="ident">LowerCtx</span><span class="op">&lt;</span><span class="ident">I</span> <span class="op">=</span> <span class="self">Self</span>::<span class="ident">MInst</span><span class="op">&gt;</span><span class="op">&gt;</span>(
        <span class="kw-2">&amp;</span><span class="self">self</span>,
        <span class="ident">ctx</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">C</span>,
        <span class="ident">insts</span>: <span class="kw-2">&amp;</span>[<span class="ident">Inst</span>],
        <span class="ident">targets</span>: <span class="kw-2">&amp;</span>[<span class="ident">MachLabel</span>],
        <span class="ident">fallthrough</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">MachLabel</span><span class="op">&gt;</span>,
    ) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">CodegenResult</span><span class="op">&lt;</span>()<span class="op">&gt;</span>;

    <span class="doccomment">/// A bit of a hack: give a fixed register that always holds the result of a</span>
    <span class="doccomment">/// `get_pinned_reg` instruction, if known.  This allows elision of moves</span>
    <span class="doccomment">/// into the associated vreg, instead using the real reg directly.</span>
    <span class="kw">fn</span> <span class="ident">maybe_pinned_reg</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span> {
        <span class="prelude-val">None</span>
    }
}

<span class="doccomment">/// A pending instruction to insert and auxiliary information about it: its source location and</span>
<span class="doccomment">/// whether it is a safepoint.</span>
<span class="kw">struct</span> <span class="ident">InstTuple</span><span class="op">&lt;</span><span class="ident">I</span>: <span class="ident">VCodeInst</span><span class="op">&gt;</span> {
    <span class="ident">loc</span>: <span class="ident">SourceLoc</span>,
    <span class="ident">is_safepoint</span>: <span class="ident">bool</span>,
    <span class="ident">inst</span>: <span class="ident">I</span>,
}

<span class="doccomment">/// Machine-independent lowering driver / machine-instruction container. Maintains a correspondence</span>
<span class="doccomment">/// from original Inst to MachInsts.</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="lifetime">&#39;func</span>, <span class="ident">I</span>: <span class="ident">VCodeInst</span><span class="op">&gt;</span> {
    <span class="doccomment">/// The function to lower.</span>
    <span class="ident">f</span>: <span class="kw-2">&amp;</span><span class="lifetime">&#39;func</span> <span class="ident">Function</span>,

    <span class="doccomment">/// Lowered machine instructions.</span>
    <span class="ident">vcode</span>: <span class="ident">VCodeBuilder</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Mapping from `Value` (SSA value in IR) to virtual register.</span>
    <span class="ident">value_regs</span>: <span class="ident">SecondaryMap</span><span class="op">&lt;</span><span class="ident">Value</span>, <span class="ident">Reg</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Return-value vregs.</span>
    <span class="ident">retval_regs</span>: <span class="ident">Vec</span><span class="op">&lt;</span>(<span class="ident">Reg</span>, <span class="ident">ArgumentExtension</span>)<span class="op">&gt;</span>,

    <span class="doccomment">/// Instruction colors.</span>
    <span class="ident">inst_colors</span>: <span class="ident">SecondaryMap</span><span class="op">&lt;</span><span class="ident">Inst</span>, <span class="ident">InstColor</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Instruction constant values, if known.</span>
    <span class="ident">inst_constants</span>: <span class="ident">FxHashMap</span><span class="op">&lt;</span><span class="ident">Inst</span>, <span class="ident">u64</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Instruction has a side-effect and must be codegen&#39;d.</span>
    <span class="ident">inst_needed</span>: <span class="ident">SecondaryMap</span><span class="op">&lt;</span><span class="ident">Inst</span>, <span class="ident">bool</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Value (vreg) is needed and producer must be codegen&#39;d.</span>
    <span class="ident">vreg_needed</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">bool</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Next virtual register number to allocate.</span>
    <span class="ident">next_vreg</span>: <span class="ident">u32</span>,

    <span class="doccomment">/// Insts in reverse block order, before final copy to vcode.</span>
    <span class="ident">block_insts</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">InstTuple</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Ranges in `block_insts` constituting BBs.</span>
    <span class="ident">block_ranges</span>: <span class="ident">Vec</span><span class="op">&lt;</span>(<span class="ident">usize</span>, <span class="ident">usize</span>)<span class="op">&gt;</span>,

    <span class="doccomment">/// Instructions collected for the BB in progress, in reverse order, with</span>
    <span class="doccomment">/// source-locs attached.</span>
    <span class="ident">bb_insts</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">InstTuple</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Instructions collected for the CLIF inst in progress, in forward order.</span>
    <span class="ident">ir_insts</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">InstTuple</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span><span class="op">&gt;</span>,

    <span class="doccomment">/// The register to use for GetPinnedReg, if any, on this architecture.</span>
    <span class="ident">pinned_reg</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>,
}

<span class="doccomment">/// Notion of &quot;relocation distance&quot;. This gives an estimate of how far away a symbol will be from a</span>
<span class="doccomment">/// reference.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">RelocDistance</span> {
    <span class="doccomment">/// Target of relocation is &quot;nearby&quot;. The threshold for this is fuzzy but should be interpreted</span>
    <span class="doccomment">/// as approximately &quot;within the compiled output of one module&quot;; e.g., within AArch64&#39;s +/-</span>
    <span class="doccomment">/// 128MB offset. If unsure, use `Far` instead.</span>
    <span class="ident">Near</span>,
    <span class="doccomment">/// Target of relocation could be anywhere in the address space.</span>
    <span class="ident">Far</span>,
}

<span class="kw">fn</span> <span class="ident">alloc_vreg</span>(
    <span class="ident">value_regs</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">SecondaryMap</span><span class="op">&lt;</span><span class="ident">Value</span>, <span class="ident">Reg</span><span class="op">&gt;</span>,
    <span class="ident">regclass</span>: <span class="ident">RegClass</span>,
    <span class="ident">value</span>: <span class="ident">Value</span>,
    <span class="ident">next_vreg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">u32</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">VirtualReg</span> {
    <span class="kw">if</span> <span class="ident">value_regs</span>[<span class="ident">value</span>].<span class="ident">is_invalid</span>() {
        <span class="comment">// default value in map.</span>
        <span class="kw">let</span> <span class="ident">v</span> <span class="op">=</span> <span class="kw-2">*</span><span class="ident">next_vreg</span>;
        <span class="kw-2">*</span><span class="ident">next_vreg</span> <span class="op">+</span><span class="op">=</span> <span class="number">1</span>;
        <span class="ident">value_regs</span>[<span class="ident">value</span>] <span class="op">=</span> <span class="ident">Reg</span>::<span class="ident">new_virtual</span>(<span class="ident">regclass</span>, <span class="ident">v</span>);
        <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;value {} gets vreg {:?}&quot;</span>, <span class="ident">value</span>, <span class="ident">v</span>);
    }
    <span class="ident">value_regs</span>[<span class="ident">value</span>].<span class="ident">as_virtual_reg</span>().<span class="ident">unwrap</span>()
}

<span class="kw">enum</span> <span class="ident">GenerateReturn</span> {
    <span class="ident">Yes</span>,
    <span class="ident">No</span>,
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="lifetime">&#39;func</span>, <span class="ident">I</span>: <span class="ident">VCodeInst</span><span class="op">&gt;</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="lifetime">&#39;func</span>, <span class="ident">I</span><span class="op">&gt;</span> {
    <span class="doccomment">/// Prepare a new lowering context for the given IR function.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">new</span>(
        <span class="ident">f</span>: <span class="kw-2">&amp;</span><span class="lifetime">&#39;func</span> <span class="ident">Function</span>,
        <span class="ident">abi</span>: <span class="ident">Box</span><span class="op">&lt;</span><span class="ident">dyn</span> <span class="ident">ABIBody</span><span class="op">&lt;</span><span class="ident">I</span> <span class="op">=</span> <span class="ident">I</span><span class="op">&gt;</span><span class="op">&gt;</span>,
        <span class="ident">block_order</span>: <span class="ident">BlockLoweringOrder</span>,
    ) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">CodegenResult</span><span class="op">&lt;</span><span class="ident">Lower</span><span class="op">&lt;</span><span class="lifetime">&#39;func</span>, <span class="ident">I</span><span class="op">&gt;</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">vcode</span> <span class="op">=</span> <span class="ident">VCodeBuilder</span>::<span class="ident">new</span>(<span class="ident">abi</span>, <span class="ident">block_order</span>);

        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">next_vreg</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0</span>;

        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">value_regs</span> <span class="op">=</span> <span class="ident">SecondaryMap</span>::<span class="ident">with_default</span>(<span class="ident">Reg</span>::<span class="ident">invalid</span>());

        <span class="comment">// Assign a vreg to each block param and each inst result.</span>
        <span class="kw">for</span> <span class="ident">bb</span> <span class="kw">in</span> <span class="ident">f</span>.<span class="ident">layout</span>.<span class="ident">blocks</span>() {
            <span class="kw">for</span> <span class="kw-2">&amp;</span><span class="ident">param</span> <span class="kw">in</span> <span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">block_params</span>(<span class="ident">bb</span>) {
                <span class="kw">let</span> <span class="ident">ty</span> <span class="op">=</span> <span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">param</span>);
                <span class="kw">let</span> <span class="ident">vreg</span> <span class="op">=</span> <span class="ident">alloc_vreg</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">value_regs</span>, <span class="ident">I</span>::<span class="ident">rc_for_type</span>(<span class="ident">ty</span>)<span class="question-mark">?</span>, <span class="ident">param</span>, <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">next_vreg</span>);
                <span class="ident">vcode</span>.<span class="ident">set_vreg_type</span>(<span class="ident">vreg</span>, <span class="ident">ty</span>);
                <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;bb {} param {}: vreg {:?}&quot;</span>, <span class="ident">bb</span>, <span class="ident">param</span>, <span class="ident">vreg</span>);
            }
            <span class="kw">for</span> <span class="ident">inst</span> <span class="kw">in</span> <span class="ident">f</span>.<span class="ident">layout</span>.<span class="ident">block_insts</span>(<span class="ident">bb</span>) {
                <span class="kw">for</span> <span class="kw-2">&amp;</span><span class="ident">result</span> <span class="kw">in</span> <span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">inst_results</span>(<span class="ident">inst</span>) {
                    <span class="kw">let</span> <span class="ident">ty</span> <span class="op">=</span> <span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">result</span>);
                    <span class="kw">let</span> <span class="ident">vreg</span> <span class="op">=</span>
                        <span class="ident">alloc_vreg</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">value_regs</span>, <span class="ident">I</span>::<span class="ident">rc_for_type</span>(<span class="ident">ty</span>)<span class="question-mark">?</span>, <span class="ident">result</span>, <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">next_vreg</span>);
                    <span class="ident">vcode</span>.<span class="ident">set_vreg_type</span>(<span class="ident">vreg</span>, <span class="ident">ty</span>);
                    <span class="macro">debug</span><span class="macro">!</span>(
                        <span class="string">&quot;bb {} inst {} ({:?}): result vreg {:?}&quot;</span>,
                        <span class="ident">bb</span>, <span class="ident">inst</span>, <span class="ident">f</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>], <span class="ident">vreg</span>
                    );
                }
            }
        }

        <span class="comment">// Assign a vreg to each return value.</span>
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">retval_regs</span> <span class="op">=</span> <span class="macro">vec</span><span class="macro">!</span>[];
        <span class="kw">for</span> <span class="ident">ret</span> <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="ident">f</span>.<span class="ident">signature</span>.<span class="ident">returns</span> {
            <span class="kw">let</span> <span class="ident">v</span> <span class="op">=</span> <span class="ident">next_vreg</span>;
            <span class="ident">next_vreg</span> <span class="op">+</span><span class="op">=</span> <span class="number">1</span>;
            <span class="kw">let</span> <span class="ident">regclass</span> <span class="op">=</span> <span class="ident">I</span>::<span class="ident">rc_for_type</span>(<span class="ident">ret</span>.<span class="ident">value_type</span>)<span class="question-mark">?</span>;
            <span class="kw">let</span> <span class="ident">vreg</span> <span class="op">=</span> <span class="ident">Reg</span>::<span class="ident">new_virtual</span>(<span class="ident">regclass</span>, <span class="ident">v</span>);
            <span class="ident">retval_regs</span>.<span class="ident">push</span>((<span class="ident">vreg</span>, <span class="ident">ret</span>.<span class="ident">extension</span>));
            <span class="ident">vcode</span>.<span class="ident">set_vreg_type</span>(<span class="ident">vreg</span>.<span class="ident">as_virtual_reg</span>().<span class="ident">unwrap</span>(), <span class="ident">ret</span>.<span class="ident">value_type</span>);
        }

        <span class="comment">// Compute instruction colors, find constant instructions, and find instructions with</span>
        <span class="comment">// side-effects, in one combined pass.</span>
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">cur_color</span> <span class="op">=</span> <span class="number">0</span>;
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">inst_colors</span> <span class="op">=</span> <span class="ident">SecondaryMap</span>::<span class="ident">with_default</span>(<span class="ident">InstColor</span>::<span class="ident">new</span>(<span class="number">0</span>));
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">inst_constants</span> <span class="op">=</span> <span class="ident">FxHashMap</span>::<span class="ident">default</span>();
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">inst_needed</span> <span class="op">=</span> <span class="ident">SecondaryMap</span>::<span class="ident">with_default</span>(<span class="bool-val">false</span>);
        <span class="kw">for</span> <span class="ident">bb</span> <span class="kw">in</span> <span class="ident">f</span>.<span class="ident">layout</span>.<span class="ident">blocks</span>() {
            <span class="ident">cur_color</span> <span class="op">+</span><span class="op">=</span> <span class="number">1</span>;
            <span class="kw">for</span> <span class="ident">inst</span> <span class="kw">in</span> <span class="ident">f</span>.<span class="ident">layout</span>.<span class="ident">block_insts</span>(<span class="ident">bb</span>) {
                <span class="kw">let</span> <span class="ident">side_effect</span> <span class="op">=</span> <span class="ident">has_side_effect_or_load</span>(<span class="ident">f</span>, <span class="ident">inst</span>);

                <span class="comment">// Assign colors. A new color is chosen *after* any side-effecting instruction.</span>
                <span class="ident">inst_colors</span>[<span class="ident">inst</span>] <span class="op">=</span> <span class="ident">InstColor</span>::<span class="ident">new</span>(<span class="ident">cur_color</span>);
                <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;bb {} inst {} has color {}&quot;</span>, <span class="ident">bb</span>, <span class="ident">inst</span>, <span class="ident">cur_color</span>);
                <span class="kw">if</span> <span class="ident">side_effect</span> {
                    <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot; -&gt; side-effecting&quot;</span>);
                    <span class="ident">inst_needed</span>[<span class="ident">inst</span>] <span class="op">=</span> <span class="bool-val">true</span>;
                    <span class="ident">cur_color</span> <span class="op">+</span><span class="op">=</span> <span class="number">1</span>;
                }

                <span class="comment">// Determine if this is a constant; if so, add to the table.</span>
                <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">c</span>) <span class="op">=</span> <span class="ident">is_constant_64bit</span>(<span class="ident">f</span>, <span class="ident">inst</span>) {
                    <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot; -&gt; constant: {}&quot;</span>, <span class="ident">c</span>);
                    <span class="ident">inst_constants</span>.<span class="ident">insert</span>(<span class="ident">inst</span>, <span class="ident">c</span>);
                }
            }
        }

        <span class="kw">let</span> <span class="ident">vreg_needed</span> <span class="op">=</span> <span class="ident">std</span>::<span class="ident">iter</span>::<span class="ident">repeat</span>(<span class="bool-val">false</span>).<span class="ident">take</span>(<span class="ident">next_vreg</span> <span class="kw">as</span> <span class="ident">usize</span>).<span class="ident">collect</span>();

        <span class="prelude-val">Ok</span>(<span class="ident">Lower</span> {
            <span class="ident">f</span>,
            <span class="ident">vcode</span>,
            <span class="ident">value_regs</span>,
            <span class="ident">retval_regs</span>,
            <span class="ident">inst_colors</span>,
            <span class="ident">inst_constants</span>,
            <span class="ident">inst_needed</span>,
            <span class="ident">vreg_needed</span>,
            <span class="ident">next_vreg</span>,
            <span class="ident">block_insts</span>: <span class="macro">vec</span><span class="macro">!</span>[],
            <span class="ident">block_ranges</span>: <span class="macro">vec</span><span class="macro">!</span>[],
            <span class="ident">bb_insts</span>: <span class="macro">vec</span><span class="macro">!</span>[],
            <span class="ident">ir_insts</span>: <span class="macro">vec</span><span class="macro">!</span>[],
            <span class="ident">pinned_reg</span>: <span class="prelude-val">None</span>,
        })
    }

    <span class="kw">fn</span> <span class="ident">gen_arg_setup</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) {
        <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">entry_bb</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">layout</span>.<span class="ident">entry_block</span>() {
            <span class="macro">debug</span><span class="macro">!</span>(
                <span class="string">&quot;gen_arg_setup: entry BB {} args are:\n{:?}&quot;</span>,
                <span class="ident">entry_bb</span>,
                <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">block_params</span>(<span class="ident">entry_bb</span>)
            );
            <span class="kw">for</span> (<span class="ident">i</span>, <span class="ident">param</span>) <span class="kw">in</span> <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">block_params</span>(<span class="ident">entry_bb</span>).<span class="ident">iter</span>().<span class="ident">enumerate</span>() {
                <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">Writable</span>::<span class="ident">from_reg</span>(<span class="self">self</span>.<span class="ident">value_regs</span>[<span class="kw-2">*</span><span class="ident">param</span>]);
                <span class="kw">let</span> <span class="ident">insn</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">abi</span>().<span class="ident">gen_copy_arg_to_reg</span>(<span class="ident">i</span>, <span class="ident">reg</span>);
                <span class="self">self</span>.<span class="ident">emit</span>(<span class="ident">insn</span>);
            }
            <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">insn</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">abi</span>().<span class="ident">gen_retval_area_setup</span>() {
                <span class="self">self</span>.<span class="ident">emit</span>(<span class="ident">insn</span>);
            }
        }
    }

    <span class="kw">fn</span> <span class="ident">gen_retval_setup</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">gen_ret_inst</span>: <span class="ident">GenerateReturn</span>) {
        <span class="kw">let</span> <span class="ident">retval_regs</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">retval_regs</span>.<span class="ident">clone</span>();
        <span class="kw">for</span> (<span class="ident">i</span>, (<span class="ident">reg</span>, <span class="ident">ext</span>)) <span class="kw">in</span> <span class="ident">retval_regs</span>.<span class="ident">into_iter</span>().<span class="ident">enumerate</span>() {
            <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">Writable</span>::<span class="ident">from_reg</span>(<span class="ident">reg</span>);
            <span class="kw">let</span> <span class="ident">insns</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">abi</span>().<span class="ident">gen_copy_reg_to_retval</span>(<span class="ident">i</span>, <span class="ident">reg</span>, <span class="ident">ext</span>);
            <span class="kw">for</span> <span class="ident">insn</span> <span class="kw">in</span> <span class="ident">insns</span> {
                <span class="self">self</span>.<span class="ident">emit</span>(<span class="ident">insn</span>);
            }
        }
        <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">gen_ret_inst</span> {
            <span class="ident">GenerateReturn</span>::<span class="ident">Yes</span> <span class="op">=</span><span class="op">&gt;</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">abi</span>().<span class="ident">gen_ret</span>(),
            <span class="ident">GenerateReturn</span>::<span class="ident">No</span> <span class="op">=</span><span class="op">&gt;</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">abi</span>().<span class="ident">gen_epilogue_placeholder</span>(),
        };
        <span class="self">self</span>.<span class="ident">emit</span>(<span class="ident">inst</span>);
    }

    <span class="kw">fn</span> <span class="ident">lower_edge</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">pred</span>: <span class="ident">Block</span>, <span class="ident">inst</span>: <span class="ident">Inst</span>, <span class="ident">succ</span>: <span class="ident">Block</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">CodegenResult</span><span class="op">&lt;</span>()<span class="op">&gt;</span> {
        <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;lower_edge: pred {} succ {}&quot;</span>, <span class="ident">pred</span>, <span class="ident">succ</span>);

        <span class="kw">let</span> <span class="ident">num_args</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">block_params</span>(<span class="ident">succ</span>).<span class="ident">len</span>();
        <span class="macro">debug_assert</span><span class="macro">!</span>(<span class="ident">num_args</span> <span class="op">=</span><span class="op">=</span> <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">inst_variable_args</span>(<span class="ident">inst</span>).<span class="ident">len</span>());

        <span class="comment">// Most blocks have no params, so skip all the hoop-jumping below and make an early exit.</span>
        <span class="kw">if</span> <span class="ident">num_args</span> <span class="op">=</span><span class="op">=</span> <span class="number">0</span> {
            <span class="kw">return</span> <span class="prelude-val">Ok</span>(());
        }

        <span class="comment">// Make up two vectors of info:</span>
        <span class="comment">//</span>
        <span class="comment">// * one for dsts which are to be assigned constants.  We&#39;ll deal with those second, so</span>
        <span class="comment">//   as to minimise live ranges.</span>
        <span class="comment">//</span>
        <span class="comment">// * one for dsts whose sources are non-constants.</span>

        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">const_bundles</span> <span class="op">=</span> <span class="ident">SmallVec</span>::<span class="op">&lt;</span>[(<span class="ident">Type</span>, <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>, <span class="ident">u64</span>); <span class="number">16</span>]<span class="op">&gt;</span>::<span class="ident">new</span>();
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">var_bundles</span> <span class="op">=</span> <span class="ident">SmallVec</span>::<span class="op">&lt;</span>[(<span class="ident">Type</span>, <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>, <span class="ident">Reg</span>); <span class="number">16</span>]<span class="op">&gt;</span>::<span class="ident">new</span>();

        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">i</span> <span class="op">=</span> <span class="number">0</span>;
        <span class="kw">for</span> (<span class="ident">dst_val</span>, <span class="ident">src_val</span>) <span class="kw">in</span> <span class="self">self</span>
            .<span class="ident">f</span>
            .<span class="ident">dfg</span>
            .<span class="ident">block_params</span>(<span class="ident">succ</span>)
            .<span class="ident">iter</span>()
            .<span class="ident">zip</span>(<span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">inst_variable_args</span>(<span class="ident">inst</span>).<span class="ident">iter</span>())
        {
            <span class="kw">let</span> <span class="ident">src_val</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">resolve_aliases</span>(<span class="kw-2">*</span><span class="ident">src_val</span>);
            <span class="kw">let</span> <span class="ident">ty</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">src_val</span>);

            <span class="macro">debug_assert</span><span class="macro">!</span>(<span class="ident">ty</span> <span class="op">=</span><span class="op">=</span> <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="kw-2">*</span><span class="ident">dst_val</span>));
            <span class="kw">let</span> <span class="ident">dst_reg</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">value_regs</span>[<span class="kw-2">*</span><span class="ident">dst_val</span>];

            <span class="kw">let</span> <span class="ident">input</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">get_input_for_val</span>(<span class="ident">inst</span>, <span class="ident">src_val</span>);
            <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;jump arg {} is {}, reg {:?}&quot;</span>, <span class="ident">i</span>, <span class="ident">src_val</span>, <span class="ident">input</span>.<span class="ident">reg</span>);
            <span class="ident">i</span> <span class="op">+</span><span class="op">=</span> <span class="number">1</span>;

            <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">c</span>) <span class="op">=</span> <span class="ident">input</span>.<span class="ident">constant</span> {
                <span class="ident">const_bundles</span>.<span class="ident">push</span>((<span class="ident">ty</span>, <span class="ident">Writable</span>::<span class="ident">from_reg</span>(<span class="ident">dst_reg</span>), <span class="ident">c</span>));
            } <span class="kw">else</span> {
                <span class="self">self</span>.<span class="ident">use_input_reg</span>(<span class="ident">input</span>);
                <span class="kw">let</span> <span class="ident">src_reg</span> <span class="op">=</span> <span class="ident">input</span>.<span class="ident">reg</span>;
                <span class="comment">// Skip self-assignments.  Not only are they pointless, they falsely trigger the</span>
                <span class="comment">// overlap-check below and hence can cause a lot of unnecessary copying through</span>
                <span class="comment">// temporaries.</span>
                <span class="kw">if</span> <span class="ident">dst_reg</span> <span class="op">!</span><span class="op">=</span> <span class="ident">src_reg</span> {
                    <span class="ident">var_bundles</span>.<span class="ident">push</span>((<span class="ident">ty</span>, <span class="ident">Writable</span>::<span class="ident">from_reg</span>(<span class="ident">dst_reg</span>), <span class="ident">src_reg</span>));
                }
            }
        }

        <span class="comment">// Deal first with the moves whose sources are variables.</span>

        <span class="comment">// FIXME: use regalloc.rs&#39; SparseSetU here.  This would avoid all heap allocation</span>
        <span class="comment">// for cases of up to circa 16 args.  Currently not possible because regalloc.rs</span>
        <span class="comment">// does not export it.</span>
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">src_reg_set</span> <span class="op">=</span> <span class="ident">FxHashSet</span>::<span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>::<span class="ident">default</span>();
        <span class="kw">for</span> (<span class="kw">_</span>, <span class="kw">_</span>, <span class="ident">src_reg</span>) <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="ident">var_bundles</span> {
            <span class="ident">src_reg_set</span>.<span class="ident">insert</span>(<span class="kw-2">*</span><span class="ident">src_reg</span>);
        }
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">overlaps</span> <span class="op">=</span> <span class="bool-val">false</span>;
        <span class="kw">for</span> (<span class="kw">_</span>, <span class="ident">dst_reg</span>, <span class="kw">_</span>) <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="ident">var_bundles</span> {
            <span class="kw">if</span> <span class="ident">src_reg_set</span>.<span class="ident">contains</span>(<span class="kw-2">&amp;</span><span class="ident">dst_reg</span>.<span class="ident">to_reg</span>()) {
                <span class="ident">overlaps</span> <span class="op">=</span> <span class="bool-val">true</span>;
                <span class="kw">break</span>;
            }
        }

        <span class="comment">// If, as is mostly the case, the source and destination register sets are non</span>
        <span class="comment">// overlapping, then we can copy directly, so as to save the register allocator work.</span>
        <span class="kw">if</span> <span class="op">!</span><span class="ident">overlaps</span> {
            <span class="kw">for</span> (<span class="ident">ty</span>, <span class="ident">dst_reg</span>, <span class="ident">src_reg</span>) <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="ident">var_bundles</span> {
                <span class="self">self</span>.<span class="ident">emit</span>(<span class="ident">I</span>::<span class="ident">gen_move</span>(<span class="kw-2">*</span><span class="ident">dst_reg</span>, <span class="kw-2">*</span><span class="ident">src_reg</span>, <span class="kw-2">*</span><span class="ident">ty</span>));
            }
        } <span class="kw">else</span> {
            <span class="comment">// There&#39;s some overlap, so play safe and copy via temps.</span>
            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">tmp_regs</span> <span class="op">=</span> <span class="ident">SmallVec</span>::<span class="op">&lt;</span>[<span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>; <span class="number">16</span>]<span class="op">&gt;</span>::<span class="ident">new</span>();
            <span class="kw">for</span> (<span class="ident">ty</span>, <span class="kw">_</span>, <span class="kw">_</span>) <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="ident">var_bundles</span> {
                <span class="ident">tmp_regs</span>.<span class="ident">push</span>(<span class="self">self</span>.<span class="ident">alloc_tmp</span>(<span class="ident">I</span>::<span class="ident">rc_for_type</span>(<span class="kw-2">*</span><span class="ident">ty</span>)<span class="question-mark">?</span>, <span class="kw-2">*</span><span class="ident">ty</span>));
            }
            <span class="kw">for</span> ((<span class="ident">ty</span>, <span class="kw">_</span>, <span class="ident">src_reg</span>), <span class="ident">tmp_reg</span>) <span class="kw">in</span> <span class="ident">var_bundles</span>.<span class="ident">iter</span>().<span class="ident">zip</span>(<span class="ident">tmp_regs</span>.<span class="ident">iter</span>()) {
                <span class="self">self</span>.<span class="ident">emit</span>(<span class="ident">I</span>::<span class="ident">gen_move</span>(<span class="kw-2">*</span><span class="ident">tmp_reg</span>, <span class="kw-2">*</span><span class="ident">src_reg</span>, <span class="kw-2">*</span><span class="ident">ty</span>));
            }
            <span class="kw">for</span> ((<span class="ident">ty</span>, <span class="ident">dst_reg</span>, <span class="kw">_</span>), <span class="ident">tmp_reg</span>) <span class="kw">in</span> <span class="ident">var_bundles</span>.<span class="ident">iter</span>().<span class="ident">zip</span>(<span class="ident">tmp_regs</span>.<span class="ident">iter</span>()) {
                <span class="self">self</span>.<span class="ident">emit</span>(<span class="ident">I</span>::<span class="ident">gen_move</span>(<span class="kw-2">*</span><span class="ident">dst_reg</span>, (<span class="kw-2">*</span><span class="ident">tmp_reg</span>).<span class="ident">to_reg</span>(), <span class="kw-2">*</span><span class="ident">ty</span>));
            }
        }

        <span class="comment">// Now, finally, deal with the moves whose sources are constants.</span>
        <span class="kw">for</span> (<span class="ident">ty</span>, <span class="ident">dst_reg</span>, <span class="ident">const_u64</span>) <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="ident">const_bundles</span> {
            <span class="kw">for</span> <span class="ident">inst</span> <span class="kw">in</span> <span class="ident">I</span>::<span class="ident">gen_constant</span>(<span class="kw-2">*</span><span class="ident">dst_reg</span>, <span class="kw-2">*</span><span class="ident">const_u64</span>, <span class="kw-2">*</span><span class="ident">ty</span>).<span class="ident">into_iter</span>() {
                <span class="self">self</span>.<span class="ident">emit</span>(<span class="ident">inst</span>);
            }
        }

        <span class="prelude-val">Ok</span>(())
    }

    <span class="kw">fn</span> <span class="ident">lower_clif_block</span><span class="op">&lt;</span><span class="ident">B</span>: <span class="ident">LowerBackend</span><span class="op">&lt;</span><span class="ident">MInst</span> <span class="op">=</span> <span class="ident">I</span><span class="op">&gt;</span><span class="op">&gt;</span>(
        <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>,
        <span class="ident">backend</span>: <span class="kw-2">&amp;</span><span class="ident">B</span>,
        <span class="ident">block</span>: <span class="ident">Block</span>,
    ) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">CodegenResult</span><span class="op">&lt;</span>()<span class="op">&gt;</span> {
        <span class="comment">// Lowering loop:</span>
        <span class="comment">// - For each non-branch instruction, in reverse order:</span>
        <span class="comment">//   - If side-effecting (load, store, branch/call/return, possible trap), or if</span>
        <span class="comment">//     used outside of this block, or if demanded by another inst, then lower.</span>
        <span class="comment">//</span>
        <span class="comment">// That&#39;s it! Lowering of side-effecting ops will force all *needed*</span>
        <span class="comment">// (live) non-side-effecting ops to be lowered at the right places, via</span>
        <span class="comment">// the `use_input_reg()` callback on the `LowerCtx` (that&#39;s us). That&#39;s</span>
        <span class="comment">// because `use_input_reg()` sets the eager/demand bit for any insts</span>
        <span class="comment">// whose result registers are used.</span>
        <span class="comment">//</span>
        <span class="comment">// We build up the BB in reverse instruction order in `bb_insts`.</span>
        <span class="comment">// Because the machine backend calls `ctx.emit()` in forward order, we</span>
        <span class="comment">// collect per-IR-inst lowered instructions in `ir_insts`, then reverse</span>
        <span class="comment">// these and append to `bb_insts` as we go backward through the block.</span>
        <span class="comment">// `bb_insts` are then reversed again and appended to the VCode at the</span>
        <span class="comment">// end of the BB (in the toplevel driver `lower()`).</span>
        <span class="kw">for</span> <span class="ident">inst</span> <span class="kw">in</span> <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">layout</span>.<span class="ident">block_insts</span>(<span class="ident">block</span>).<span class="ident">rev</span>() {
            <span class="kw">let</span> <span class="ident">data</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>];
            <span class="kw">let</span> <span class="ident">value_needed</span> <span class="op">=</span> <span class="self">self</span>
                .<span class="ident">f</span>
                .<span class="ident">dfg</span>
                .<span class="ident">inst_results</span>(<span class="ident">inst</span>)
                .<span class="ident">iter</span>()
                .<span class="ident">any</span>(<span class="op">|</span><span class="kw-2">&amp;</span><span class="ident">result</span><span class="op">|</span> <span class="self">self</span>.<span class="ident">vreg_needed</span>[<span class="self">self</span>.<span class="ident">value_regs</span>[<span class="ident">result</span>].<span class="ident">get_index</span>()]);
            <span class="macro">debug</span><span class="macro">!</span>(
                <span class="string">&quot;lower_clif_block: block {} inst {} ({:?}) is_branch {} inst_needed {} value_needed {}&quot;</span>,
                <span class="ident">block</span>,
                <span class="ident">inst</span>,
                <span class="ident">data</span>,
                <span class="ident">data</span>.<span class="ident">opcode</span>().<span class="ident">is_branch</span>(),
                <span class="self">self</span>.<span class="ident">inst_needed</span>[<span class="ident">inst</span>],
                <span class="ident">value_needed</span>,
            );
            <span class="kw">if</span> <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>].<span class="ident">opcode</span>().<span class="ident">is_branch</span>() {
                <span class="kw">continue</span>;
            }
            <span class="comment">// Normal instruction: codegen if eager bit is set. (Other instructions may also be</span>
            <span class="comment">// codegened if not eager when they are used by another instruction.)</span>
            <span class="kw">if</span> <span class="self">self</span>.<span class="ident">inst_needed</span>[<span class="ident">inst</span>] <span class="op">|</span><span class="op">|</span> <span class="ident">value_needed</span> {
                <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;lowering: inst {}: {:?}&quot;</span>, <span class="ident">inst</span>, <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>]);
                <span class="ident">backend</span>.<span class="ident">lower</span>(<span class="self">self</span>, <span class="ident">inst</span>)<span class="question-mark">?</span>;
            }
            <span class="kw">if</span> <span class="ident">data</span>.<span class="ident">opcode</span>().<span class="ident">is_return</span>() {
                <span class="comment">// Return: handle specially, using ABI-appropriate sequence.</span>
                <span class="kw">let</span> <span class="ident">gen_ret</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">data</span>.<span class="ident">opcode</span>() <span class="op">=</span><span class="op">=</span> <span class="ident">Opcode</span>::<span class="ident">Return</span> {
                    <span class="ident">GenerateReturn</span>::<span class="ident">Yes</span>
                } <span class="kw">else</span> {
                    <span class="macro">debug_assert</span><span class="macro">!</span>(<span class="ident">data</span>.<span class="ident">opcode</span>() <span class="op">=</span><span class="op">=</span> <span class="ident">Opcode</span>::<span class="ident">FallthroughReturn</span>);
                    <span class="ident">GenerateReturn</span>::<span class="ident">No</span>
                };
                <span class="self">self</span>.<span class="ident">gen_retval_setup</span>(<span class="ident">gen_ret</span>);
            }

            <span class="kw">let</span> <span class="ident">loc</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">srcloc</span>(<span class="ident">inst</span>);
            <span class="self">self</span>.<span class="ident">finish_ir_inst</span>(<span class="ident">loc</span>);
        }
        <span class="prelude-val">Ok</span>(())
    }

    <span class="kw">fn</span> <span class="ident">finish_ir_inst</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">loc</span>: <span class="ident">SourceLoc</span>) {
        <span class="comment">// `bb_insts` is kept in reverse order, so emit the instructions in</span>
        <span class="comment">// reverse order.</span>
        <span class="kw">for</span> <span class="kw-2">mut</span> <span class="ident">tuple</span> <span class="kw">in</span> <span class="self">self</span>.<span class="ident">ir_insts</span>.<span class="ident">drain</span>(..).<span class="ident">rev</span>() {
            <span class="ident">tuple</span>.<span class="ident">loc</span> <span class="op">=</span> <span class="ident">loc</span>;
            <span class="self">self</span>.<span class="ident">bb_insts</span>.<span class="ident">push</span>(<span class="ident">tuple</span>);
        }
    }

    <span class="kw">fn</span> <span class="ident">finish_bb</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) {
        <span class="kw">let</span> <span class="ident">start</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">block_insts</span>.<span class="ident">len</span>();
        <span class="kw">for</span> <span class="ident">tuple</span> <span class="kw">in</span> <span class="self">self</span>.<span class="ident">bb_insts</span>.<span class="ident">drain</span>(..).<span class="ident">rev</span>() {
            <span class="self">self</span>.<span class="ident">block_insts</span>.<span class="ident">push</span>(<span class="ident">tuple</span>);
        }
        <span class="kw">let</span> <span class="ident">end</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">block_insts</span>.<span class="ident">len</span>();
        <span class="self">self</span>.<span class="ident">block_ranges</span>.<span class="ident">push</span>((<span class="ident">start</span>, <span class="ident">end</span>));
    }

    <span class="kw">fn</span> <span class="ident">copy_bbs_to_vcode</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) {
        <span class="kw">for</span> <span class="kw-2">&amp;</span>(<span class="ident">start</span>, <span class="ident">end</span>) <span class="kw">in</span> <span class="self">self</span>.<span class="ident">block_ranges</span>.<span class="ident">iter</span>().<span class="ident">rev</span>() {
            <span class="kw">for</span> <span class="kw-2">&amp;</span><span class="ident">InstTuple</span> {
                <span class="ident">loc</span>,
                <span class="ident">is_safepoint</span>,
                <span class="kw-2">ref</span> <span class="ident">inst</span>,
            } <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">block_insts</span>[<span class="ident">start</span>..<span class="ident">end</span>]
            {
                <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">set_srcloc</span>(<span class="ident">loc</span>);
                <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">push</span>(<span class="ident">inst</span>.<span class="ident">clone</span>(), <span class="ident">is_safepoint</span>);
            }
            <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">end_bb</span>();
        }
    }

    <span class="kw">fn</span> <span class="ident">lower_clif_branches</span><span class="op">&lt;</span><span class="ident">B</span>: <span class="ident">LowerBackend</span><span class="op">&lt;</span><span class="ident">MInst</span> <span class="op">=</span> <span class="ident">I</span><span class="op">&gt;</span><span class="op">&gt;</span>(
        <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>,
        <span class="ident">backend</span>: <span class="kw-2">&amp;</span><span class="ident">B</span>,
        <span class="ident">block</span>: <span class="ident">Block</span>,
        <span class="ident">branches</span>: <span class="kw-2">&amp;</span><span class="ident">SmallVec</span><span class="op">&lt;</span>[<span class="ident">Inst</span>; <span class="number">2</span>]<span class="op">&gt;</span>,
        <span class="ident">targets</span>: <span class="kw-2">&amp;</span><span class="ident">SmallVec</span><span class="op">&lt;</span>[<span class="ident">MachLabel</span>; <span class="number">2</span>]<span class="op">&gt;</span>,
        <span class="ident">maybe_fallthrough</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">MachLabel</span><span class="op">&gt;</span>,
    ) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">CodegenResult</span><span class="op">&lt;</span>()<span class="op">&gt;</span> {
        <span class="macro">debug</span><span class="macro">!</span>(
            <span class="string">&quot;lower_clif_branches: block {} branches {:?} targets {:?} maybe_fallthrough {:?}&quot;</span>,
            <span class="ident">block</span>, <span class="ident">branches</span>, <span class="ident">targets</span>, <span class="ident">maybe_fallthrough</span>
        );
        <span class="ident">backend</span>.<span class="ident">lower_branch_group</span>(<span class="self">self</span>, <span class="ident">branches</span>, <span class="ident">targets</span>, <span class="ident">maybe_fallthrough</span>)<span class="question-mark">?</span>;
        <span class="kw">let</span> <span class="ident">loc</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">srcloc</span>(<span class="ident">branches</span>[<span class="number">0</span>]);
        <span class="self">self</span>.<span class="ident">finish_ir_inst</span>(<span class="ident">loc</span>);
        <span class="prelude-val">Ok</span>(())
    }

    <span class="kw">fn</span> <span class="ident">collect_branches_and_targets</span>(
        <span class="kw-2">&amp;</span><span class="self">self</span>,
        <span class="ident">bindex</span>: <span class="ident">BlockIndex</span>,
        <span class="ident">_bb</span>: <span class="ident">Block</span>,
        <span class="ident">branches</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">SmallVec</span><span class="op">&lt;</span>[<span class="ident">Inst</span>; <span class="number">2</span>]<span class="op">&gt;</span>,
        <span class="ident">targets</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">SmallVec</span><span class="op">&lt;</span>[<span class="ident">MachLabel</span>; <span class="number">2</span>]<span class="op">&gt;</span>,
    ) {
        <span class="ident">branches</span>.<span class="ident">clear</span>();
        <span class="ident">targets</span>.<span class="ident">clear</span>();
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">last_inst</span> <span class="op">=</span> <span class="prelude-val">None</span>;
        <span class="kw">for</span> <span class="kw-2">&amp;</span>(<span class="ident">inst</span>, <span class="ident">succ</span>) <span class="kw">in</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_order</span>().<span class="ident">succ_indices</span>(<span class="ident">bindex</span>) {
            <span class="comment">// Avoid duplicates: this ensures a br_table is only inserted once.</span>
            <span class="kw">if</span> <span class="ident">last_inst</span> <span class="op">!</span><span class="op">=</span> <span class="prelude-val">Some</span>(<span class="ident">inst</span>) {
                <span class="ident">branches</span>.<span class="ident">push</span>(<span class="ident">inst</span>);
            } <span class="kw">else</span> {
                <span class="macro">debug_assert</span><span class="macro">!</span>(<span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>].<span class="ident">opcode</span>() <span class="op">=</span><span class="op">=</span> <span class="ident">Opcode</span>::<span class="ident">BrTable</span>);
                <span class="macro">debug_assert</span><span class="macro">!</span>(<span class="ident">branches</span>.<span class="ident">len</span>() <span class="op">=</span><span class="op">=</span> <span class="number">1</span>);
            }
            <span class="ident">last_inst</span> <span class="op">=</span> <span class="prelude-val">Some</span>(<span class="ident">inst</span>);
            <span class="ident">targets</span>.<span class="ident">push</span>(<span class="ident">MachLabel</span>::<span class="ident">from_block</span>(<span class="ident">succ</span>));
        }
    }

    <span class="doccomment">/// Lower the function.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">lower</span><span class="op">&lt;</span><span class="ident">B</span>: <span class="ident">LowerBackend</span><span class="op">&lt;</span><span class="ident">MInst</span> <span class="op">=</span> <span class="ident">I</span><span class="op">&gt;</span><span class="op">&gt;</span>(
        <span class="kw-2">mut</span> <span class="self">self</span>,
        <span class="ident">backend</span>: <span class="kw-2">&amp;</span><span class="ident">B</span>,
    ) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">CodegenResult</span><span class="op">&lt;</span>(<span class="ident">VCode</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span>, <span class="ident">StackmapRequestInfo</span>)<span class="op">&gt;</span> {
        <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;about to lower function: {:?}&quot;</span>, <span class="self">self</span>.<span class="ident">f</span>);

        <span class="comment">// Initialize the ABI object, giving it a temp if requested.</span>
        <span class="kw">let</span> <span class="ident">maybe_tmp</span> <span class="op">=</span> <span class="kw">if</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">abi</span>().<span class="ident">temp_needed</span>() {
            <span class="prelude-val">Some</span>(<span class="self">self</span>.<span class="ident">alloc_tmp</span>(<span class="ident">RegClass</span>::<span class="ident">I64</span>, <span class="ident">I64</span>))
        } <span class="kw">else</span> {
            <span class="prelude-val">None</span>
        };
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">abi</span>().<span class="ident">init</span>(<span class="ident">maybe_tmp</span>);

        <span class="comment">// Get the pinned reg here (we only parameterize this function on `B`,</span>
        <span class="comment">// not the whole `Lower` impl).</span>
        <span class="self">self</span>.<span class="ident">pinned_reg</span> <span class="op">=</span> <span class="ident">backend</span>.<span class="ident">maybe_pinned_reg</span>();

        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">set_entry</span>(<span class="number">0</span>);

        <span class="comment">// Reused vectors for branch lowering.</span>
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">branches</span>: <span class="ident">SmallVec</span><span class="op">&lt;</span>[<span class="ident">Inst</span>; <span class="number">2</span>]<span class="op">&gt;</span> <span class="op">=</span> <span class="ident">SmallVec</span>::<span class="ident">new</span>();
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">targets</span>: <span class="ident">SmallVec</span><span class="op">&lt;</span>[<span class="ident">MachLabel</span>; <span class="number">2</span>]<span class="op">&gt;</span> <span class="op">=</span> <span class="ident">SmallVec</span>::<span class="ident">new</span>();

        <span class="comment">// get a copy of the lowered order; we hold this separately because we</span>
        <span class="comment">// need a mut ref to the vcode to mutate it below.</span>
        <span class="kw">let</span> <span class="ident">lowered_order</span>: <span class="ident">SmallVec</span><span class="op">&lt;</span>[<span class="ident">LoweredBlock</span>; <span class="number">64</span>]<span class="op">&gt;</span> <span class="op">=</span> <span class="self">self</span>
            .<span class="ident">vcode</span>
            .<span class="ident">block_order</span>()
            .<span class="ident">lowered_order</span>()
            .<span class="ident">iter</span>()
            .<span class="ident">cloned</span>()
            .<span class="ident">collect</span>();

        <span class="comment">// Main lowering loop over lowered blocks.</span>
        <span class="kw">for</span> (<span class="ident">bindex</span>, <span class="ident">lb</span>) <span class="kw">in</span> <span class="ident">lowered_order</span>.<span class="ident">iter</span>().<span class="ident">enumerate</span>().<span class="ident">rev</span>() {
            <span class="kw">let</span> <span class="ident">bindex</span> <span class="op">=</span> <span class="ident">bindex</span> <span class="kw">as</span> <span class="ident">BlockIndex</span>;

            <span class="comment">// Lower the block body in reverse order (see comment in</span>
            <span class="comment">// `lower_clif_block()` for rationale).</span>

            <span class="comment">// End branches.</span>
            <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">bb</span>) <span class="op">=</span> <span class="ident">lb</span>.<span class="ident">orig_block</span>() {
                <span class="self">self</span>.<span class="ident">collect_branches_and_targets</span>(<span class="ident">bindex</span>, <span class="ident">bb</span>, <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">branches</span>, <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">targets</span>);
                <span class="kw">if</span> <span class="ident">branches</span>.<span class="ident">len</span>() <span class="op">&gt;</span> <span class="number">0</span> {
                    <span class="kw">let</span> <span class="ident">maybe_fallthrough</span> <span class="op">=</span> <span class="kw">if</span> (<span class="ident">bindex</span> <span class="op">+</span> <span class="number">1</span>) <span class="op">&lt;</span> (<span class="ident">lowered_order</span>.<span class="ident">len</span>() <span class="kw">as</span> <span class="ident">BlockIndex</span>) {
                        <span class="prelude-val">Some</span>(<span class="ident">MachLabel</span>::<span class="ident">from_block</span>(<span class="ident">bindex</span> <span class="op">+</span> <span class="number">1</span>))
                    } <span class="kw">else</span> {
                        <span class="prelude-val">None</span>
                    };
                    <span class="self">self</span>.<span class="ident">lower_clif_branches</span>(<span class="ident">backend</span>, <span class="ident">bb</span>, <span class="kw-2">&amp;</span><span class="ident">branches</span>, <span class="kw-2">&amp;</span><span class="ident">targets</span>, <span class="ident">maybe_fallthrough</span>)<span class="question-mark">?</span>;
                    <span class="self">self</span>.<span class="ident">finish_ir_inst</span>(<span class="self">self</span>.<span class="ident">srcloc</span>(<span class="ident">branches</span>[<span class="number">0</span>]));
                }
            } <span class="kw">else</span> {
                <span class="comment">// If no orig block, this must be a pure edge block; get the successor and</span>
                <span class="comment">// emit a jump.</span>
                <span class="kw">let</span> (<span class="kw">_</span>, <span class="ident">succ</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_order</span>().<span class="ident">succ_indices</span>(<span class="ident">bindex</span>)[<span class="number">0</span>];
                <span class="self">self</span>.<span class="ident">emit</span>(<span class="ident">I</span>::<span class="ident">gen_jump</span>(<span class="ident">MachLabel</span>::<span class="ident">from_block</span>(<span class="ident">succ</span>)));
                <span class="self">self</span>.<span class="ident">finish_ir_inst</span>(<span class="ident">SourceLoc</span>::<span class="ident">default</span>());
            }

            <span class="comment">// Out-edge phi moves.</span>
            <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>((<span class="ident">pred</span>, <span class="ident">inst</span>, <span class="ident">succ</span>)) <span class="op">=</span> <span class="ident">lb</span>.<span class="ident">out_edge</span>() {
                <span class="self">self</span>.<span class="ident">lower_edge</span>(<span class="ident">pred</span>, <span class="ident">inst</span>, <span class="ident">succ</span>)<span class="question-mark">?</span>;
                <span class="self">self</span>.<span class="ident">finish_ir_inst</span>(<span class="ident">SourceLoc</span>::<span class="ident">default</span>());
            }
            <span class="comment">// Original block body.</span>
            <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">bb</span>) <span class="op">=</span> <span class="ident">lb</span>.<span class="ident">orig_block</span>() {
                <span class="self">self</span>.<span class="ident">lower_clif_block</span>(<span class="ident">backend</span>, <span class="ident">bb</span>)<span class="question-mark">?</span>;
            }
            <span class="comment">// In-edge phi moves.</span>
            <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>((<span class="ident">pred</span>, <span class="ident">inst</span>, <span class="ident">succ</span>)) <span class="op">=</span> <span class="ident">lb</span>.<span class="ident">in_edge</span>() {
                <span class="self">self</span>.<span class="ident">lower_edge</span>(<span class="ident">pred</span>, <span class="ident">inst</span>, <span class="ident">succ</span>)<span class="question-mark">?</span>;
                <span class="self">self</span>.<span class="ident">finish_ir_inst</span>(<span class="ident">SourceLoc</span>::<span class="ident">default</span>());
            }

            <span class="kw">if</span> <span class="ident">bindex</span> <span class="op">=</span><span class="op">=</span> <span class="number">0</span> {
                <span class="comment">// Set up the function with arg vreg inits.</span>
                <span class="self">self</span>.<span class="ident">gen_arg_setup</span>();
                <span class="self">self</span>.<span class="ident">finish_ir_inst</span>(<span class="ident">SourceLoc</span>::<span class="ident">default</span>());
            }

            <span class="self">self</span>.<span class="ident">finish_bb</span>();
        }

        <span class="self">self</span>.<span class="ident">copy_bbs_to_vcode</span>();

        <span class="comment">// Now that we&#39;ve emitted all instructions into the VCodeBuilder, let&#39;s build the VCode.</span>
        <span class="kw">let</span> (<span class="ident">vcode</span>, <span class="ident">stackmap_info</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">build</span>();
        <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;built vcode: {:?}&quot;</span>, <span class="ident">vcode</span>);

        <span class="prelude-val">Ok</span>((<span class="ident">vcode</span>, <span class="ident">stackmap_info</span>))
    }

    <span class="doccomment">/// Get the actual inputs for a value. This is the implementation for</span>
    <span class="doccomment">/// `get_input()` but starting from the SSA value, which is not exposed to</span>
    <span class="doccomment">/// the backend.</span>
    <span class="kw">fn</span> <span class="ident">get_input_for_val</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">at_inst</span>: <span class="ident">Inst</span>, <span class="ident">val</span>: <span class="ident">Value</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">LowerInput</span> {
        <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;get_input_for_val: val {} at inst {}&quot;</span>, <span class="ident">val</span>, <span class="ident">at_inst</span>);
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">reg</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">value_regs</span>[<span class="ident">val</span>];
        <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot; -&gt; reg {:?}&quot;</span>, <span class="ident">reg</span>);
        <span class="macro">assert</span><span class="macro">!</span>(<span class="ident">reg</span>.<span class="ident">is_valid</span>());
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">inst</span> <span class="op">=</span> <span class="kw">match</span> <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">value_def</span>(<span class="ident">val</span>) {
            <span class="comment">// OK to merge source instruction if (i) we have a source</span>
            <span class="comment">// instruction, and either (ii-a) it has no side effects, or (ii-b)</span>
            <span class="comment">// it has the same color as this instruction.</span>
            <span class="ident">ValueDef</span>::<span class="prelude-ty">Result</span>(<span class="ident">src_inst</span>, <span class="ident">result_idx</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot; -&gt; src inst {}&quot;</span>, <span class="ident">src_inst</span>);
                <span class="macro">debug</span><span class="macro">!</span>(
                    <span class="string">&quot; -&gt; has side effect: {}&quot;</span>,
                    <span class="ident">has_side_effect_or_load</span>(<span class="self">self</span>.<span class="ident">f</span>, <span class="ident">src_inst</span>)
                );
                <span class="macro">debug</span><span class="macro">!</span>(
                    <span class="string">&quot; -&gt; our color is {:?}, src inst is {:?}&quot;</span>,
                    <span class="self">self</span>.<span class="ident">inst_color</span>(<span class="ident">at_inst</span>),
                    <span class="self">self</span>.<span class="ident">inst_color</span>(<span class="ident">src_inst</span>)
                );
                <span class="kw">if</span> <span class="op">!</span><span class="ident">has_side_effect_or_load</span>(<span class="self">self</span>.<span class="ident">f</span>, <span class="ident">src_inst</span>)
                    <span class="op">|</span><span class="op">|</span> <span class="self">self</span>.<span class="ident">inst_color</span>(<span class="ident">at_inst</span>) <span class="op">=</span><span class="op">=</span> <span class="self">self</span>.<span class="ident">inst_color</span>(<span class="ident">src_inst</span>)
                {
                    <span class="prelude-val">Some</span>((<span class="ident">src_inst</span>, <span class="ident">result_idx</span>))
                } <span class="kw">else</span> {
                    <span class="prelude-val">None</span>
                }
            }
            <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="prelude-val">None</span>,
        };
        <span class="kw">let</span> <span class="ident">constant</span> <span class="op">=</span> <span class="ident">inst</span>.<span class="ident">and_then</span>(<span class="op">|</span>(<span class="ident">inst</span>, <span class="kw">_</span>)<span class="op">|</span> <span class="self">self</span>.<span class="ident">get_constant</span>(<span class="ident">inst</span>));

        <span class="comment">// Pinned-reg hack: if backend specifies a fixed pinned register, use it</span>
        <span class="comment">// directly when we encounter a GetPinnedReg op, rather than lowering</span>
        <span class="comment">// the actual op, and do not return the source inst to the caller; the</span>
        <span class="comment">// value comes &quot;out of the ether&quot; and we will not force generation of</span>
        <span class="comment">// the superfluous move.</span>
        <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>((<span class="ident">i</span>, <span class="kw">_</span>)) <span class="op">=</span> <span class="ident">inst</span> {
            <span class="kw">if</span> <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>[<span class="ident">i</span>].<span class="ident">opcode</span>() <span class="op">=</span><span class="op">=</span> <span class="ident">Opcode</span>::<span class="ident">GetPinnedReg</span> {
                <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">pr</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">pinned_reg</span> {
                    <span class="ident">reg</span> <span class="op">=</span> <span class="ident">pr</span>;
                }
                <span class="ident">inst</span> <span class="op">=</span> <span class="prelude-val">None</span>;
            }
        }

        <span class="ident">LowerInput</span> {
            <span class="ident">reg</span>,
            <span class="ident">inst</span>,
            <span class="ident">constant</span>,
        }
    }
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="lifetime">&#39;func</span>, <span class="ident">I</span>: <span class="ident">VCodeInst</span><span class="op">&gt;</span> <span class="ident">LowerCtx</span> <span class="kw">for</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="lifetime">&#39;func</span>, <span class="ident">I</span><span class="op">&gt;</span> {
    <span class="kw">type</span> <span class="ident">I</span> <span class="op">=</span> <span class="ident">I</span>;

    <span class="kw">fn</span> <span class="ident">abi</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="ident">dyn</span> <span class="ident">ABIBody</span><span class="op">&lt;</span><span class="ident">I</span> <span class="op">=</span> <span class="ident">I</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">abi</span>()
    }

    <span class="kw">fn</span> <span class="ident">retval</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">idx</span>: <span class="ident">usize</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span> {
        <span class="ident">Writable</span>::<span class="ident">from_reg</span>(<span class="self">self</span>.<span class="ident">retval_regs</span>[<span class="ident">idx</span>].<span class="number">0</span>)
    }

    <span class="kw">fn</span> <span class="ident">data</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="ident">InstructionData</span> {
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>[<span class="ident">ir_inst</span>]
    }

    <span class="kw">fn</span> <span class="ident">ty</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Type</span> {
        <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">ctrl_typevar</span>(<span class="ident">ir_inst</span>)
    }

    <span class="kw">fn</span> <span class="ident">call_target</span><span class="op">&lt;</span><span class="lifetime">&#39;b</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="lifetime">&#39;b</span> <span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span>(<span class="kw-2">&amp;</span><span class="lifetime">&#39;b</span> <span class="ident">ExternalName</span>, <span class="ident">RelocDistance</span>)<span class="op">&gt;</span> {
        <span class="kw">match</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>[<span class="ident">ir_inst</span>] {
            <span class="kw-2">&amp;</span><span class="ident">InstructionData</span>::<span class="ident">Call</span> { <span class="ident">func_ref</span>, .. }
            <span class="op">|</span> <span class="kw-2">&amp;</span><span class="ident">InstructionData</span>::<span class="ident">FuncAddr</span> { <span class="ident">func_ref</span>, .. } <span class="op">=</span><span class="op">&gt;</span> {
                <span class="kw">let</span> <span class="ident">funcdata</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">ext_funcs</span>[<span class="ident">func_ref</span>];
                <span class="kw">let</span> <span class="ident">dist</span> <span class="op">=</span> <span class="ident">funcdata</span>.<span class="ident">reloc_distance</span>();
                <span class="prelude-val">Some</span>((<span class="kw-2">&amp;</span><span class="ident">funcdata</span>.<span class="ident">name</span>, <span class="ident">dist</span>))
            }
            <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="prelude-val">None</span>,
        }
    }

    <span class="kw">fn</span> <span class="ident">call_sig</span><span class="op">&lt;</span><span class="lifetime">&#39;b</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="lifetime">&#39;b</span> <span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="kw-2">&amp;</span><span class="lifetime">&#39;b</span> <span class="ident">Signature</span><span class="op">&gt;</span> {
        <span class="kw">match</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>[<span class="ident">ir_inst</span>] {
            <span class="kw-2">&amp;</span><span class="ident">InstructionData</span>::<span class="ident">Call</span> { <span class="ident">func_ref</span>, .. } <span class="op">=</span><span class="op">&gt;</span> {
                <span class="kw">let</span> <span class="ident">funcdata</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">ext_funcs</span>[<span class="ident">func_ref</span>];
                <span class="prelude-val">Some</span>(<span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">signatures</span>[<span class="ident">funcdata</span>.<span class="ident">signature</span>])
            }
            <span class="kw-2">&amp;</span><span class="ident">InstructionData</span>::<span class="ident">CallIndirect</span> { <span class="ident">sig_ref</span>, .. } <span class="op">=</span><span class="op">&gt;</span> <span class="prelude-val">Some</span>(<span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">signatures</span>[<span class="ident">sig_ref</span>]),
            <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="prelude-val">None</span>,
        }
    }

    <span class="kw">fn</span> <span class="ident">symbol_value</span><span class="op">&lt;</span><span class="lifetime">&#39;b</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="lifetime">&#39;b</span> <span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span>(<span class="kw-2">&amp;</span><span class="lifetime">&#39;b</span> <span class="ident">ExternalName</span>, <span class="ident">RelocDistance</span>, <span class="ident">i64</span>)<span class="op">&gt;</span> {
        <span class="kw">match</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>[<span class="ident">ir_inst</span>] {
            <span class="kw-2">&amp;</span><span class="ident">InstructionData</span>::<span class="ident">UnaryGlobalValue</span> { <span class="ident">global_value</span>, .. } <span class="op">=</span><span class="op">&gt;</span> {
                <span class="kw">let</span> <span class="ident">gvdata</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">f</span>.<span class="ident">global_values</span>[<span class="ident">global_value</span>];
                <span class="kw">match</span> <span class="ident">gvdata</span> {
                    <span class="kw-2">&amp;</span><span class="ident">GlobalValueData</span>::<span class="ident">Symbol</span> {
                        <span class="kw-2">ref</span> <span class="ident">name</span>,
                        <span class="kw-2">ref</span> <span class="ident">offset</span>,
                        ..
                    } <span class="op">=</span><span class="op">&gt;</span> {
                        <span class="kw">let</span> <span class="ident">offset</span> <span class="op">=</span> <span class="ident">offset</span>.<span class="ident">bits</span>();
                        <span class="kw">let</span> <span class="ident">dist</span> <span class="op">=</span> <span class="ident">gvdata</span>.<span class="ident">maybe_reloc_distance</span>().<span class="ident">unwrap</span>();
                        <span class="prelude-val">Some</span>((<span class="ident">name</span>, <span class="ident">dist</span>, <span class="ident">offset</span>))
                    }
                    <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="prelude-val">None</span>,
                }
            }
            <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="prelude-val">None</span>,
        }
    }

    <span class="kw">fn</span> <span class="ident">memflags</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">MemFlags</span><span class="op">&gt;</span> {
        <span class="kw">match</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>[<span class="ident">ir_inst</span>] {
            <span class="kw-2">&amp;</span><span class="ident">InstructionData</span>::<span class="ident">Load</span> { <span class="ident">flags</span>, .. }
            <span class="op">|</span> <span class="kw-2">&amp;</span><span class="ident">InstructionData</span>::<span class="ident">LoadComplex</span> { <span class="ident">flags</span>, .. }
            <span class="op">|</span> <span class="kw-2">&amp;</span><span class="ident">InstructionData</span>::<span class="ident">Store</span> { <span class="ident">flags</span>, .. }
            <span class="op">|</span> <span class="kw-2">&amp;</span><span class="ident">InstructionData</span>::<span class="ident">StoreComplex</span> { <span class="ident">flags</span>, .. } <span class="op">=</span><span class="op">&gt;</span> <span class="prelude-val">Some</span>(<span class="ident">flags</span>),
            <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="prelude-val">None</span>,
        }
    }

    <span class="kw">fn</span> <span class="ident">srcloc</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">SourceLoc</span> {
        <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">srclocs</span>[<span class="ident">ir_inst</span>]
    }

    <span class="kw">fn</span> <span class="ident">inst_color</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">InstColor</span> {
        <span class="self">self</span>.<span class="ident">inst_colors</span>[<span class="ident">ir_inst</span>]
    }

    <span class="kw">fn</span> <span class="ident">num_inputs</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">usize</span> {
        <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">inst_args</span>(<span class="ident">ir_inst</span>).<span class="ident">len</span>()
    }

    <span class="kw">fn</span> <span class="ident">num_outputs</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">usize</span> {
        <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">inst_results</span>(<span class="ident">ir_inst</span>).<span class="ident">len</span>()
    }

    <span class="kw">fn</span> <span class="ident">input_ty</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>, <span class="ident">idx</span>: <span class="ident">usize</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Type</span> {
        <span class="kw">let</span> <span class="ident">val</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">inst_args</span>(<span class="ident">ir_inst</span>)[<span class="ident">idx</span>];
        <span class="kw">let</span> <span class="ident">val</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">resolve_aliases</span>(<span class="ident">val</span>);
        <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">val</span>)
    }

    <span class="kw">fn</span> <span class="ident">output_ty</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>, <span class="ident">idx</span>: <span class="ident">usize</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Type</span> {
        <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">inst_results</span>(<span class="ident">ir_inst</span>)[<span class="ident">idx</span>])
    }

    <span class="kw">fn</span> <span class="ident">get_constant</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">inst_constants</span>.<span class="ident">get</span>(<span class="kw-2">&amp;</span><span class="ident">ir_inst</span>).<span class="ident">cloned</span>()
    }

    <span class="kw">fn</span> <span class="ident">get_input</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>, <span class="ident">idx</span>: <span class="ident">usize</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">LowerInput</span> {
        <span class="kw">let</span> <span class="ident">val</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">inst_args</span>(<span class="ident">ir_inst</span>)[<span class="ident">idx</span>];
        <span class="kw">let</span> <span class="ident">val</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">resolve_aliases</span>(<span class="ident">val</span>);
        <span class="self">self</span>.<span class="ident">get_input_for_val</span>(<span class="ident">ir_inst</span>, <span class="ident">val</span>)
    }

    <span class="kw">fn</span> <span class="ident">get_output</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>, <span class="ident">idx</span>: <span class="ident">usize</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">val</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">inst_results</span>(<span class="ident">ir_inst</span>)[<span class="ident">idx</span>];
        <span class="ident">Writable</span>::<span class="ident">from_reg</span>(<span class="self">self</span>.<span class="ident">value_regs</span>[<span class="ident">val</span>])
    }

    <span class="kw">fn</span> <span class="ident">alloc_tmp</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">rc</span>: <span class="ident">RegClass</span>, <span class="ident">ty</span>: <span class="ident">Type</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">v</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">next_vreg</span>;
        <span class="self">self</span>.<span class="ident">next_vreg</span> <span class="op">+</span><span class="op">=</span> <span class="number">1</span>;
        <span class="kw">let</span> <span class="ident">vreg</span> <span class="op">=</span> <span class="ident">Reg</span>::<span class="ident">new_virtual</span>(<span class="ident">rc</span>, <span class="ident">v</span>);
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">set_vreg_type</span>(<span class="ident">vreg</span>.<span class="ident">as_virtual_reg</span>().<span class="ident">unwrap</span>(), <span class="ident">ty</span>);
        <span class="ident">Writable</span>::<span class="ident">from_reg</span>(<span class="ident">vreg</span>)
    }

    <span class="kw">fn</span> <span class="ident">emit</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">mach_inst</span>: <span class="ident">I</span>) {
        <span class="self">self</span>.<span class="ident">ir_insts</span>.<span class="ident">push</span>(<span class="ident">InstTuple</span> {
            <span class="ident">loc</span>: <span class="ident">SourceLoc</span>::<span class="ident">default</span>(),
            <span class="ident">is_safepoint</span>: <span class="bool-val">false</span>,
            <span class="ident">inst</span>: <span class="ident">mach_inst</span>,
        });
    }

    <span class="kw">fn</span> <span class="ident">emit_safepoint</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">mach_inst</span>: <span class="ident">I</span>) {
        <span class="self">self</span>.<span class="ident">ir_insts</span>.<span class="ident">push</span>(<span class="ident">InstTuple</span> {
            <span class="ident">loc</span>: <span class="ident">SourceLoc</span>::<span class="ident">default</span>(),
            <span class="ident">is_safepoint</span>: <span class="bool-val">true</span>,
            <span class="ident">inst</span>: <span class="ident">mach_inst</span>,
        });
    }

    <span class="kw">fn</span> <span class="ident">use_input_reg</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">input</span>: <span class="ident">LowerInput</span>) {
        <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;use_input_reg: vreg {:?} is needed&quot;</span>, <span class="ident">input</span>.<span class="ident">reg</span>);
        <span class="self">self</span>.<span class="ident">vreg_needed</span>[<span class="ident">input</span>.<span class="ident">reg</span>.<span class="ident">get_index</span>()] <span class="op">=</span> <span class="bool-val">true</span>;
    }

    <span class="kw">fn</span> <span class="ident">is_reg_needed</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ir_inst</span>: <span class="ident">Inst</span>, <span class="ident">reg</span>: <span class="ident">Reg</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
        <span class="self">self</span>.<span class="ident">inst_needed</span>[<span class="ident">ir_inst</span>] <span class="op">|</span><span class="op">|</span> <span class="self">self</span>.<span class="ident">vreg_needed</span>[<span class="ident">reg</span>.<span class="ident">get_index</span>()]
    }

    <span class="kw">fn</span> <span class="ident">get_constant_data</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">constant_handle</span>: <span class="ident">Constant</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="ident">ConstantData</span> {
        <span class="self">self</span>.<span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">constants</span>.<span class="ident">get</span>(<span class="ident">constant_handle</span>)
    }
}

<span class="doccomment">/// Visit all successors of a block with a given visitor closure.</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">visit_block_succs</span><span class="op">&lt;</span><span class="ident">F</span>: <span class="ident">FnMut</span>(<span class="ident">Inst</span>, <span class="ident">Block</span>)<span class="op">&gt;</span>(<span class="ident">f</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>, <span class="ident">block</span>: <span class="ident">Block</span>, <span class="kw-2">mut</span> <span class="ident">visit</span>: <span class="ident">F</span>) {
    <span class="kw">for</span> <span class="ident">inst</span> <span class="kw">in</span> <span class="ident">f</span>.<span class="ident">layout</span>.<span class="ident">block_likely_branches</span>(<span class="ident">block</span>) {
        <span class="kw">if</span> <span class="ident">f</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>].<span class="ident">opcode</span>().<span class="ident">is_branch</span>() {
            <span class="ident">visit_branch_targets</span>(<span class="ident">f</span>, <span class="ident">block</span>, <span class="ident">inst</span>, <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">visit</span>);
        }
    }
}

<span class="kw">fn</span> <span class="ident">visit_branch_targets</span><span class="op">&lt;</span><span class="ident">F</span>: <span class="ident">FnMut</span>(<span class="ident">Inst</span>, <span class="ident">Block</span>)<span class="op">&gt;</span>(
    <span class="ident">f</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
    <span class="ident">block</span>: <span class="ident">Block</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">visit</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">F</span>,
) {
    <span class="kw">if</span> <span class="ident">f</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>].<span class="ident">opcode</span>() <span class="op">=</span><span class="op">=</span> <span class="ident">Opcode</span>::<span class="ident">Fallthrough</span> {
        <span class="ident">visit</span>(<span class="ident">inst</span>, <span class="ident">f</span>.<span class="ident">layout</span>.<span class="ident">next_block</span>(<span class="ident">block</span>).<span class="ident">unwrap</span>());
    } <span class="kw">else</span> {
        <span class="kw">match</span> <span class="ident">f</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>].<span class="ident">analyze_branch</span>(<span class="kw-2">&amp;</span><span class="ident">f</span>.<span class="ident">dfg</span>.<span class="ident">value_lists</span>) {
            <span class="ident">BranchInfo</span>::<span class="ident">NotABranch</span> <span class="op">=</span><span class="op">&gt;</span> {}
            <span class="ident">BranchInfo</span>::<span class="ident">SingleDest</span>(<span class="ident">dest</span>, <span class="kw">_</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="ident">visit</span>(<span class="ident">inst</span>, <span class="ident">dest</span>);
            }
            <span class="ident">BranchInfo</span>::<span class="ident">Table</span>(<span class="ident">table</span>, <span class="ident">maybe_dest</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">dest</span>) <span class="op">=</span> <span class="ident">maybe_dest</span> {
                    <span class="ident">visit</span>(<span class="ident">inst</span>, <span class="ident">dest</span>);
                }
                <span class="kw">for</span> <span class="kw-2">&amp;</span><span class="ident">dest</span> <span class="kw">in</span> <span class="ident">f</span>.<span class="ident">jump_tables</span>[<span class="ident">table</span>].<span class="ident">as_slice</span>() {
                    <span class="ident">visit</span>(<span class="ident">inst</span>, <span class="ident">dest</span>);
                }
            }
        }
    }
}
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../";window.currentCrate = "cranelift_codegen";</script><script src="../../../main.js"></script><script src="../../../source-script.js"></script><script src="../../../source-files.js"></script><script defer src="../../../search-index.js"></script></body></html>