# MLK-L1-CZ06-DR1M90G-HDMI-Audio

## If this project is constructive, welcome to donate a drink to PayPal.

<img src="https://github.com/briansune/FPGA-Camera-MIPI-DVP-Verilog/assets/29487339/75ccc568-4f17-48a1-b2af-20211f98896c" style="height:20%; width:20%">

### Pure Verilog-Based HDMI Audio

#### TD Version - 5.9.1 DR1 2024.7 (Should be good for 2024.10)

#### FD Version - 2024.7 (Not Used)

Due to the Anlogic TD compiler is so bad on handling systemverilog.

This repository intended to make a workable HDMI audio output.

## Verilog Tree

![{860EDC87-58F2-4559-B65A-D17F29490266}](https://github.com/user-attachments/assets/bbbad7f8-2889-4602-afb2-b6e62cd324e1)

## Resources usage

![{16E0110E-F953-4BDC-B5E2-741851366BE4}](https://github.com/user-attachments/assets/4386a7a8-de65-4796-a8e2-46bb9958cd76)

