;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SLT 271, 60
	SLT 271, 60
	JMN @213, #90
	MOV #13, @12
	CMP <0, @2
	SUB @-127, 100
	SPL 100, 300
	CMP 20, @12
	JMN -1, @-20
	JMP -1, @20
	DJN -1, @20
	DJN -1, @20
	MOV -1, <-20
	ADD #270, <0
	JMP @12, #200
	CMP <0, @2
	SUB @21, 103
	ADD #213, @90
	MOV -1, <-20
	MOV -1, <-20
	SLT 271, 60
	MOV -1, <-20
	DJN -1, @80
	MOV -1, <-20
	DJN -1, @80
	SLT @27, @106
	SUB 821, 103
	ADD -1, <20
	CMP @-127, 100
	SUB @21, 103
	JMP <121, 106
	CMP @121, 103
	CMP @121, 103
	CMP @-127, 100
	CMP -207, <-120
	SUB @-127, 100
	SUB @-127, 100
	ADD -1, <-20
	ADD -1, <-20
	MOV -1, <-26
	CMP -207, <-120
	ADD 210, 31
	SUB #172, 210
	MOV -1, <-26
	CMP -207, <-120
	SUB @21, 103
	MOV -1, <-26
