<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='432' type='llvm::MCPhysReg llvm::SIMachineFunctionInfo::getNextUserSGPR() const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='194' u='c' c='_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='201' u='c' c='_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='208' u='c' c='_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='216' u='c' c='_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='223' u='c' c='_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='230' u='c' c='_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='237' u='c' c='_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='440' ll='443' type='llvm::MCPhysReg llvm::SIMachineFunctionInfo::getNextUserSGPR() const'/>
