// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module LLSSineReconstruction_scaled_fixed2ieee_29_1_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        prescale,
        ap_return
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [28:0] in_r;
input  [8:0] prescale;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [1:0] add_ln311_fu_234_p2;
reg   [1:0] add_ln311_reg_450;
wire    ap_CS_fsm_state2;
wire   [63:0] zext_ln311_fu_240_p1;
reg   [63:0] zext_ln311_reg_455;
wire   [0:0] icmp_ln311_fu_245_p2;
wire   [27:0] trunc_ln318_fu_275_p1;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln318_fu_279_p2;
reg   [0:0] icmp_ln318_reg_473;
wire   [1:0] add_ln318_fu_285_p2;
reg   [1:0] add_ln318_reg_477;
wire   [31:0] shift_2_fu_291_p2;
wire    ap_CS_fsm_state5;
wire   [28:0] r_V_fu_344_p1;
reg   [0:0] out_bits_V_address0;
reg    out_bits_V_ce0;
reg    out_bits_V_we0;
wire   [31:0] out_bits_V_d0;
wire   [31:0] out_bits_V_q0;
wire   [0:0] out_bits_V_address1;
reg    out_bits_V_ce1;
reg    out_bits_V_we1;
wire   [31:0] out_bits_V_d1;
reg   [0:0] c_address0;
reg    c_ce0;
reg    c_we0;
reg   [31:0] c_d0;
wire   [31:0] c_q0;
reg   [1:0] i_reg_139;
wire    ap_CS_fsm_state3;
reg   [1:0] i_3_reg_150;
wire   [0:0] icmp_ln321_fu_353_p2;
reg   [31:0] shift_reg_161;
reg   [28:0] in_shift_V_reg_173;
reg   [31:0] ap_phi_mux_add_lcssa_phi_fu_186_p4;
reg   [31:0] add_lcssa_reg_183;
reg   [27:0] ap_phi_mux_p_Result_38_phi_fu_196_p4;
reg   [27:0] p_Result_38_reg_193;
wire   [27:0] trunc_ln1252_fu_348_p1;
wire   [63:0] zext_ln318_fu_270_p1;
wire   [15:0] p_Result_s_fu_202_p4;
wire   [12:0] trunc_ln594_fu_221_p1;
reg   [31:0] p_Result_37_fu_251_p4;
wire   [0:0] isNeg_fu_298_p3;
wire   [31:0] sub_ln1311_fu_306_p2;
wire   [31:0] conv_i_i25_fu_320_p1;
wire   [31:0] ush_fu_312_p3;
wire   [31:0] lshr_ln1287_fu_324_p2;
wire   [31:0] shl_ln1253_fu_330_p2;
wire   [31:0] select_ln1312_fu_336_p3;
wire   [8:0] sub_ln329_fu_359_p2;
wire  signed [31:0] sext_ln329_fu_364_p1;
wire   [31:0] newexp_fu_368_p2;
wire   [0:0] tmp_19_fu_374_p3;
wire   [0:0] icmp_ln1452_fu_382_p2;
wire   [0:0] or_ln335_fu_387_p2;
wire   [22:0] tmp_s_fu_393_p4;
wire   [7:0] trunc_ln255_fu_411_p1;
wire   [7:0] out_exp_V_fu_415_p3;
wire   [22:0] significand_fu_403_p3;
wire   [30:0] p_Result_39_fu_423_p3;
wire   [31:0] zext_ln368_fu_431_p1;
wire   [31:0] bitcast_ln351_fu_435_p1;
reg   [31:0] ap_return_preg;
reg   [4:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_return_preg = 32'd0;
end

LLSSineReconstruction_sin_or_cos_float_s_out_bits_V #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
out_bits_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_bits_V_address0),
    .ce0(out_bits_V_ce0),
    .we0(out_bits_V_we0),
    .d0(out_bits_V_d0),
    .q0(out_bits_V_q0),
    .address1(out_bits_V_address1),
    .ce1(out_bits_V_ce1),
    .we1(out_bits_V_we1),
    .d1(out_bits_V_d1)
);

LLSSineReconstruction_sin_or_cos_float_s_c #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(c_address0),
    .ce0(c_ce0),
    .we0(c_we0),
    .d0(c_d0),
    .q0(c_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_preg[0] <= 1'b0;
        ap_return_preg[1] <= 1'b0;
        ap_return_preg[2] <= 1'b0;
        ap_return_preg[3] <= 1'b0;
        ap_return_preg[4] <= 1'b0;
        ap_return_preg[5] <= 1'b0;
        ap_return_preg[6] <= 1'b0;
        ap_return_preg[7] <= 1'b0;
        ap_return_preg[8] <= 1'b0;
        ap_return_preg[9] <= 1'b0;
        ap_return_preg[10] <= 1'b0;
        ap_return_preg[11] <= 1'b0;
        ap_return_preg[12] <= 1'b0;
        ap_return_preg[13] <= 1'b0;
        ap_return_preg[14] <= 1'b0;
        ap_return_preg[15] <= 1'b0;
        ap_return_preg[16] <= 1'b0;
        ap_return_preg[17] <= 1'b0;
        ap_return_preg[18] <= 1'b0;
        ap_return_preg[19] <= 1'b0;
        ap_return_preg[20] <= 1'b0;
        ap_return_preg[21] <= 1'b0;
        ap_return_preg[22] <= 1'b0;
        ap_return_preg[23] <= 1'b0;
        ap_return_preg[24] <= 1'b0;
        ap_return_preg[25] <= 1'b0;
        ap_return_preg[26] <= 1'b0;
        ap_return_preg[27] <= 1'b0;
        ap_return_preg[28] <= 1'b0;
        ap_return_preg[29] <= 1'b0;
        ap_return_preg[30] <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln318_reg_473 == 1'd1) | (icmp_ln321_fu_353_p2 == 1'd0)))) begin
                        ap_return_preg[30 : 0] <= bitcast_ln351_fu_435_p1[30 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln318_reg_473 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln321_fu_353_p2 == 1'd0))) begin
        add_lcssa_reg_183 <= shift_2_fu_291_p2;
    end else if (((icmp_ln318_fu_279_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        add_lcssa_reg_183 <= shift_reg_161;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln311_fu_245_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_3_reg_150 <= 2'd0;
    end else if (((icmp_ln318_reg_473 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln321_fu_353_p2 == 1'd1))) begin
        i_3_reg_150 <= add_ln318_reg_477;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_reg_139 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i_reg_139 <= add_ln311_reg_450;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln311_fu_245_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        in_shift_V_reg_173 <= in_r;
    end else if (((icmp_ln318_reg_473 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln321_fu_353_p2 == 1'd1))) begin
        in_shift_V_reg_173 <= r_V_fu_344_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln318_reg_473 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln321_fu_353_p2 == 1'd0))) begin
        p_Result_38_reg_193 <= trunc_ln1252_fu_348_p1;
    end else if (((icmp_ln318_fu_279_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_Result_38_reg_193 <= trunc_ln318_fu_275_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln311_fu_245_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        shift_reg_161 <= 32'd0;
    end else if (((icmp_ln318_reg_473 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln321_fu_353_p2 == 1'd1))) begin
        shift_reg_161 <= shift_2_fu_291_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln311_reg_450 <= add_ln311_fu_234_p2;
        zext_ln311_reg_455[1 : 0] <= zext_ln311_fu_240_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln318_reg_477 <= add_ln318_fu_285_p2;
        icmp_ln318_reg_473 <= icmp_ln318_fu_279_p2;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & ((icmp_ln318_reg_473 == 1'd1) | (icmp_ln321_fu_353_p2 == 1'd0))) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_473 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln321_fu_353_p2 == 1'd0))) begin
        ap_phi_mux_add_lcssa_phi_fu_186_p4 = shift_2_fu_291_p2;
    end else begin
        ap_phi_mux_add_lcssa_phi_fu_186_p4 = add_lcssa_reg_183;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_473 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln321_fu_353_p2 == 1'd0))) begin
        ap_phi_mux_p_Result_38_phi_fu_196_p4 = trunc_ln1252_fu_348_p1;
    end else begin
        ap_phi_mux_p_Result_38_phi_fu_196_p4 = p_Result_38_reg_193;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln318_reg_473 == 1'd1) | (icmp_ln321_fu_353_p2 == 1'd0)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln318_reg_473 == 1'd1) | (icmp_ln321_fu_353_p2 == 1'd0)))) begin
        ap_return = bitcast_ln351_fu_435_p1;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c_address0 = zext_ln318_fu_270_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        c_address0 = zext_ln311_reg_455;
    end else begin
        c_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        c_ce0 = 1'b1;
    end else begin
        c_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c_we0 = 1'b1;
    end else begin
        c_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        out_bits_V_address0 = zext_ln311_fu_240_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        out_bits_V_address0 = 64'd1;
    end else begin
        out_bits_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        out_bits_V_ce0 = 1'b1;
    end else begin
        out_bits_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        out_bits_V_ce1 = 1'b1;
    end else begin
        out_bits_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        out_bits_V_we0 = 1'b1;
    end else begin
        out_bits_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        out_bits_V_we1 = 1'b1;
    end else begin
        out_bits_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln311_fu_245_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln318_reg_473 == 1'd1) | (icmp_ln321_fu_353_p2 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln311_fu_234_p2 = (i_reg_139 + 2'd1);

assign add_ln318_fu_285_p2 = (i_3_reg_150 + 2'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign bitcast_ln351_fu_435_p1 = zext_ln368_fu_431_p1;


always @ (p_Result_37_fu_251_p4) begin
    if (p_Result_37_fu_251_p4[0] == 1'b1) begin
        c_d0 = 32'd0;
    end else if (p_Result_37_fu_251_p4[1] == 1'b1) begin
        c_d0 = 32'd1;
    end else if (p_Result_37_fu_251_p4[2] == 1'b1) begin
        c_d0 = 32'd2;
    end else if (p_Result_37_fu_251_p4[3] == 1'b1) begin
        c_d0 = 32'd3;
    end else if (p_Result_37_fu_251_p4[4] == 1'b1) begin
        c_d0 = 32'd4;
    end else if (p_Result_37_fu_251_p4[5] == 1'b1) begin
        c_d0 = 32'd5;
    end else if (p_Result_37_fu_251_p4[6] == 1'b1) begin
        c_d0 = 32'd6;
    end else if (p_Result_37_fu_251_p4[7] == 1'b1) begin
        c_d0 = 32'd7;
    end else if (p_Result_37_fu_251_p4[8] == 1'b1) begin
        c_d0 = 32'd8;
    end else if (p_Result_37_fu_251_p4[9] == 1'b1) begin
        c_d0 = 32'd9;
    end else if (p_Result_37_fu_251_p4[10] == 1'b1) begin
        c_d0 = 32'd10;
    end else if (p_Result_37_fu_251_p4[11] == 1'b1) begin
        c_d0 = 32'd11;
    end else if (p_Result_37_fu_251_p4[12] == 1'b1) begin
        c_d0 = 32'd12;
    end else if (p_Result_37_fu_251_p4[13] == 1'b1) begin
        c_d0 = 32'd13;
    end else if (p_Result_37_fu_251_p4[14] == 1'b1) begin
        c_d0 = 32'd14;
    end else if (p_Result_37_fu_251_p4[15] == 1'b1) begin
        c_d0 = 32'd15;
    end else if (p_Result_37_fu_251_p4[16] == 1'b1) begin
        c_d0 = 32'd16;
    end else if (p_Result_37_fu_251_p4[17] == 1'b1) begin
        c_d0 = 32'd17;
    end else if (p_Result_37_fu_251_p4[18] == 1'b1) begin
        c_d0 = 32'd18;
    end else if (p_Result_37_fu_251_p4[19] == 1'b1) begin
        c_d0 = 32'd19;
    end else if (p_Result_37_fu_251_p4[20] == 1'b1) begin
        c_d0 = 32'd20;
    end else if (p_Result_37_fu_251_p4[21] == 1'b1) begin
        c_d0 = 32'd21;
    end else if (p_Result_37_fu_251_p4[22] == 1'b1) begin
        c_d0 = 32'd22;
    end else if (p_Result_37_fu_251_p4[23] == 1'b1) begin
        c_d0 = 32'd23;
    end else if (p_Result_37_fu_251_p4[24] == 1'b1) begin
        c_d0 = 32'd24;
    end else if (p_Result_37_fu_251_p4[25] == 1'b1) begin
        c_d0 = 32'd25;
    end else if (p_Result_37_fu_251_p4[26] == 1'b1) begin
        c_d0 = 32'd26;
    end else if (p_Result_37_fu_251_p4[27] == 1'b1) begin
        c_d0 = 32'd27;
    end else if (p_Result_37_fu_251_p4[28] == 1'b1) begin
        c_d0 = 32'd28;
    end else if (p_Result_37_fu_251_p4[29] == 1'b1) begin
        c_d0 = 32'd29;
    end else if (p_Result_37_fu_251_p4[30] == 1'b1) begin
        c_d0 = 32'd30;
    end else if (p_Result_37_fu_251_p4[31] == 1'b1) begin
        c_d0 = 32'd31;
    end else begin
        c_d0 = 32'd32;
    end
end

assign conv_i_i25_fu_320_p1 = in_shift_V_reg_173;

assign icmp_ln1452_fu_382_p2 = ((in_r == 29'd0) ? 1'b1 : 1'b0);

assign icmp_ln311_fu_245_p2 = ((i_reg_139 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln318_fu_279_p2 = ((i_3_reg_150 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln321_fu_353_p2 = ((c_q0 == 32'd16) ? 1'b1 : 1'b0);

assign isNeg_fu_298_p3 = c_q0[32'd31];

assign lshr_ln1287_fu_324_p2 = conv_i_i25_fu_320_p1 >> ush_fu_312_p3;

assign newexp_fu_368_p2 = ($signed(sext_ln329_fu_364_p1) - $signed(ap_phi_mux_add_lcssa_phi_fu_186_p4));

assign or_ln335_fu_387_p2 = (tmp_19_fu_374_p3 | icmp_ln1452_fu_382_p2);

assign out_bits_V_address1 = 64'd0;

assign out_bits_V_d0 = {{trunc_ln594_fu_221_p1}, {19'd262144}};

assign out_bits_V_d1 = {{p_Result_s_fu_202_p4}, {16'd32768}};

assign out_exp_V_fu_415_p3 = ((or_ln335_fu_387_p2[0:0] == 1'b1) ? 8'd0 : trunc_ln255_fu_411_p1);

integer ap_tvar_int_0;

always @ (out_bits_V_q0) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_37_fu_251_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_37_fu_251_p4[ap_tvar_int_0] = out_bits_V_q0[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_39_fu_423_p3 = {{out_exp_V_fu_415_p3}, {significand_fu_403_p3}};

assign p_Result_s_fu_202_p4 = {{in_r[28:13]}};

assign r_V_fu_344_p1 = select_ln1312_fu_336_p3[28:0];

assign select_ln1312_fu_336_p3 = ((isNeg_fu_298_p3[0:0] == 1'b1) ? lshr_ln1287_fu_324_p2 : shl_ln1253_fu_330_p2);

assign sext_ln329_fu_364_p1 = $signed(sub_ln329_fu_359_p2);

assign shift_2_fu_291_p2 = (c_q0 + shift_reg_161);

assign shl_ln1253_fu_330_p2 = conv_i_i25_fu_320_p1 << ush_fu_312_p3;

assign significand_fu_403_p3 = ((or_ln335_fu_387_p2[0:0] == 1'b1) ? 23'd0 : tmp_s_fu_393_p4);

assign sub_ln1311_fu_306_p2 = (32'd0 - c_q0);

assign sub_ln329_fu_359_p2 = (9'd127 - prescale);

assign tmp_19_fu_374_p3 = newexp_fu_368_p2[32'd31];

assign tmp_s_fu_393_p4 = {{ap_phi_mux_p_Result_38_phi_fu_196_p4[27:5]}};

assign trunc_ln1252_fu_348_p1 = select_ln1312_fu_336_p3[27:0];

assign trunc_ln255_fu_411_p1 = newexp_fu_368_p2[7:0];

assign trunc_ln318_fu_275_p1 = in_shift_V_reg_173[27:0];

assign trunc_ln594_fu_221_p1 = in_r[12:0];

assign ush_fu_312_p3 = ((isNeg_fu_298_p3[0:0] == 1'b1) ? sub_ln1311_fu_306_p2 : c_q0);

assign zext_ln311_fu_240_p1 = i_reg_139;

assign zext_ln318_fu_270_p1 = i_3_reg_150;

assign zext_ln368_fu_431_p1 = p_Result_39_fu_423_p3;

always @ (posedge ap_clk) begin
    zext_ln311_reg_455[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    ap_return_preg[31] <= 1'b0;
end

endmodule //LLSSineReconstruction_scaled_fixed2ieee_29_1_s
