|top
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => SW[9].IN3
KEY[0] => start.IN1
KEY[1] => load_t.IN1
KEY[2] => load_a.IN1
KEY[3] => load_s.IN1
CLOCK_50 => CLOCK_50.IN3
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
HEX0[0] << seven_Segement_Decoder:h0.port0
HEX0[1] << seven_Segement_Decoder:h0.port0
HEX0[2] << seven_Segement_Decoder:h0.port0
HEX0[3] << seven_Segement_Decoder:h0.port0
HEX0[4] << seven_Segement_Decoder:h0.port0
HEX0[5] << seven_Segement_Decoder:h0.port0
HEX0[6] << seven_Segement_Decoder:h0.port0
HEX1[0] << seven_Segement_Decoder:h1.port0
HEX1[1] << seven_Segement_Decoder:h1.port0
HEX1[2] << seven_Segement_Decoder:h1.port0
HEX1[3] << seven_Segement_Decoder:h1.port0
HEX1[4] << seven_Segement_Decoder:h1.port0
HEX1[5] << seven_Segement_Decoder:h1.port0
HEX1[6] << seven_Segement_Decoder:h1.port0
HEX2[0] << seven_Segement_Decoder:h2.port0
HEX2[1] << seven_Segement_Decoder:h2.port0
HEX2[2] << seven_Segement_Decoder:h2.port0
HEX2[3] << seven_Segement_Decoder:h2.port0
HEX2[4] << seven_Segement_Decoder:h2.port0
HEX2[5] << seven_Segement_Decoder:h2.port0
HEX2[6] << seven_Segement_Decoder:h2.port0
HEX3[0] << seven_Segement_Decoder:h3.port0
HEX3[1] << seven_Segement_Decoder:h3.port0
HEX3[2] << seven_Segement_Decoder:h3.port0
HEX3[3] << seven_Segement_Decoder:h3.port0
HEX3[4] << seven_Segement_Decoder:h3.port0
HEX3[5] << seven_Segement_Decoder:h3.port0
HEX3[6] << seven_Segement_Decoder:h3.port0
HEX4[0] << seven_Segement_Decoder:h4.port0
HEX4[1] << seven_Segement_Decoder:h4.port0
HEX4[2] << seven_Segement_Decoder:h4.port0
HEX4[3] << seven_Segement_Decoder:h4.port0
HEX4[4] << seven_Segement_Decoder:h4.port0
HEX4[5] << seven_Segement_Decoder:h4.port0
HEX4[6] << seven_Segement_Decoder:h4.port0
HEX5[0] << seven_Segement_Decoder:h5.port0
HEX5[1] << seven_Segement_Decoder:h5.port0
HEX5[2] << seven_Segement_Decoder:h5.port0
HEX5[3] << seven_Segement_Decoder:h5.port0
HEX5[4] << seven_Segement_Decoder:h5.port0
HEX5[5] << seven_Segement_Decoder:h5.port0
HEX5[6] << seven_Segement_Decoder:h5.port0
VGA_CLK << vga_adapter:VGA.VGA_CLK
VGA_HS << vga_adapter:VGA.VGA_HS
VGA_VS << vga_adapter:VGA.VGA_VS
VGA_BLANK_N << vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N << vga_adapter:VGA.VGA_SYNC
VGA_R[0] << vga_adapter:VGA.VGA_R
VGA_R[1] << vga_adapter:VGA.VGA_R
VGA_R[2] << vga_adapter:VGA.VGA_R
VGA_R[3] << vga_adapter:VGA.VGA_R
VGA_R[4] << vga_adapter:VGA.VGA_R
VGA_R[5] << vga_adapter:VGA.VGA_R
VGA_R[6] << vga_adapter:VGA.VGA_R
VGA_R[7] << vga_adapter:VGA.VGA_R
VGA_R[8] << vga_adapter:VGA.VGA_R
VGA_R[9] << vga_adapter:VGA.VGA_R
VGA_G[0] << vga_adapter:VGA.VGA_G
VGA_G[1] << vga_adapter:VGA.VGA_G
VGA_G[2] << vga_adapter:VGA.VGA_G
VGA_G[3] << vga_adapter:VGA.VGA_G
VGA_G[4] << vga_adapter:VGA.VGA_G
VGA_G[5] << vga_adapter:VGA.VGA_G
VGA_G[6] << vga_adapter:VGA.VGA_G
VGA_G[7] << vga_adapter:VGA.VGA_G
VGA_G[8] << vga_adapter:VGA.VGA_G
VGA_G[9] << vga_adapter:VGA.VGA_G
VGA_B[0] << vga_adapter:VGA.VGA_B
VGA_B[1] << vga_adapter:VGA.VGA_B
VGA_B[2] << vga_adapter:VGA.VGA_B
VGA_B[3] << vga_adapter:VGA.VGA_B
VGA_B[4] << vga_adapter:VGA.VGA_B
VGA_B[5] << vga_adapter:VGA.VGA_B
VGA_B[6] << vga_adapter:VGA.VGA_B
VGA_B[7] << vga_adapter:VGA.VGA_B
VGA_B[8] << vga_adapter:VGA.VGA_B
VGA_B[9] << vga_adapter:VGA.VGA_B


|top|control:c0
clk => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
start => Selector0.IN3
start => Selector0.IN4
start => Selector0.IN5
start => next_state.S_RESET.DATAB
start => Selector7.IN1
start => Selector8.IN1
load_target => Selector1.IN3
load_target => Selector0.IN1
load_angle => Selector3.IN1
load_angle => Selector2.IN2
load_angle => Selector4.IN1
load_strength => Selector5.IN1
load_strength => Selector4.IN2
load_strength => Selector6.IN1
counter_square[0] => Equal0.IN6
counter_square[1] => Equal0.IN5
counter_square[2] => Equal0.IN4
counter_square[3] => Equal0.IN3
counter_square[4] => Equal0.IN2
counter_square[5] => Equal0.IN1
counter_square[6] => Equal0.IN0
win => next_state.OUTPUTSELECT
win => next_state.OUTPUTSELECT
win => Selector7.IN3
lose => next_state.DATAA
lose => next_state.DATAA
enable_delay <= <GND>
datapath_reset <= datapath_reset.DB_MAX_OUTPUT_PORT_TYPE
datapath_start <= datapath_start.DB_MAX_OUTPUT_PORT_TYPE
datapath_target <= datapath_target.DB_MAX_OUTPUT_PORT_TYPE
datapath_load_angle <= datapath_load_angle.DB_MAX_OUTPUT_PORT_TYPE
datapath_wait <= <GND>
datapath_load_strength <= datapath_load_strength.DB_MAX_OUTPUT_PORT_TYPE
datapath_draw <= datapath_draw.DB_MAX_OUTPUT_PORT_TYPE
datapath_win <= datapath_win.DB_MAX_OUTPUT_PORT_TYPE
datapath_lose <= datapath_lose.DB_MAX_OUTPUT_PORT_TYPE


|top|datapath:d0
clk => clk.IN8
resetn => display_angle.OUTPUTSELECT
resetn => display_angle.OUTPUTSELECT
resetn => display_angle.OUTPUTSELECT
resetn => display_angle.OUTPUTSELECT
resetn => display_angle.OUTPUTSELECT
resetn => display_angle.OUTPUTSELECT
resetn => display_angle.OUTPUTSELECT
resetn => display_angle.OUTPUTSELECT
resetn => display_strength.OUTPUTSELECT
resetn => display_strength.OUTPUTSELECT
resetn => display_strength.OUTPUTSELECT
resetn => display_strength.OUTPUTSELECT
resetn => display_strength.OUTPUTSELECT
resetn => display_strength.OUTPUTSELECT
resetn => display_strength.OUTPUTSELECT
resetn => display_strength.OUTPUTSELECT
resetn => display_score.OUTPUTSELECT
resetn => display_score.OUTPUTSELECT
resetn => display_score.OUTPUTSELECT
resetn => display_score.OUTPUTSELECT
resetn => display_score.OUTPUTSELECT
resetn => display_score.OUTPUTSELECT
resetn => display_score.OUTPUTSELECT
resetn => display_score.OUTPUTSELECT
resetn => angle_enable.OUTPUTSELECT
resetn => strength_enable.OUTPUTSELECT
resetn => draw_enable.OUTPUTSELECT
resetn => counter_square.OUTPUTSELECT
resetn => counter_square.OUTPUTSELECT
resetn => counter_square.OUTPUTSELECT
resetn => counter_square.OUTPUTSELECT
resetn => counter_square.OUTPUTSELECT
resetn => counter_square.OUTPUTSELECT
resetn => counter_square.OUTPUTSELECT
resetn => data_x.OUTPUTSELECT
resetn => data_x.OUTPUTSELECT
resetn => data_x.OUTPUTSELECT
resetn => data_x.OUTPUTSELECT
resetn => data_x.OUTPUTSELECT
resetn => data_x.OUTPUTSELECT
resetn => data_x.OUTPUTSELECT
resetn => data_x.OUTPUTSELECT
resetn => data_y.OUTPUTSELECT
resetn => data_y.OUTPUTSELECT
resetn => data_y.OUTPUTSELECT
resetn => data_y.OUTPUTSELECT
resetn => data_y.OUTPUTSELECT
resetn => data_y.OUTPUTSELECT
resetn => data_y.OUTPUTSELECT
resetn => writeEn.OUTPUTSELECT
resetn => win.OUTPUTSELECT
resetn => lose.OUTPUTSELECT
resetn => y[1]~reg0.ENA
resetn => y[0]~reg0.ENA
resetn => color[2]~reg0.ENA
resetn => color[1]~reg0.ENA
resetn => color[0]~reg0.ENA
resetn => y[2]~reg0.ENA
resetn => y[3]~reg0.ENA
resetn => y[4]~reg0.ENA
resetn => y[5]~reg0.ENA
resetn => y[6]~reg0.ENA
resetn => x[0]~reg0.ENA
resetn => x[1]~reg0.ENA
resetn => x[2]~reg0.ENA
resetn => x[3]~reg0.ENA
resetn => x[4]~reg0.ENA
resetn => x[5]~reg0.ENA
resetn => x[6]~reg0.ENA
resetn => x[7]~reg0.ENA
datapath_reset => display_angle.OUTPUTSELECT
datapath_reset => display_angle.OUTPUTSELECT
datapath_reset => display_angle.OUTPUTSELECT
datapath_reset => display_angle.OUTPUTSELECT
datapath_reset => display_angle.OUTPUTSELECT
datapath_reset => display_angle.OUTPUTSELECT
datapath_reset => display_angle.OUTPUTSELECT
datapath_reset => display_angle.OUTPUTSELECT
datapath_reset => display_strength.OUTPUTSELECT
datapath_reset => display_strength.OUTPUTSELECT
datapath_reset => display_strength.OUTPUTSELECT
datapath_reset => display_strength.OUTPUTSELECT
datapath_reset => display_strength.OUTPUTSELECT
datapath_reset => display_strength.OUTPUTSELECT
datapath_reset => display_strength.OUTPUTSELECT
datapath_reset => display_strength.OUTPUTSELECT
datapath_reset => display_score.OUTPUTSELECT
datapath_reset => display_score.OUTPUTSELECT
datapath_reset => display_score.OUTPUTSELECT
datapath_reset => display_score.OUTPUTSELECT
datapath_reset => display_score.OUTPUTSELECT
datapath_reset => display_score.OUTPUTSELECT
datapath_reset => display_score.OUTPUTSELECT
datapath_reset => display_score.OUTPUTSELECT
datapath_reset => angle_enable.OUTPUTSELECT
datapath_reset => strength_enable.OUTPUTSELECT
datapath_reset => draw_enable.OUTPUTSELECT
datapath_reset => counter_square.OUTPUTSELECT
datapath_reset => counter_square.OUTPUTSELECT
datapath_reset => counter_square.OUTPUTSELECT
datapath_reset => counter_square.OUTPUTSELECT
datapath_reset => counter_square.OUTPUTSELECT
datapath_reset => counter_square.OUTPUTSELECT
datapath_reset => counter_square.OUTPUTSELECT
datapath_reset => data_x.OUTPUTSELECT
datapath_reset => data_x.OUTPUTSELECT
datapath_reset => data_x.OUTPUTSELECT
datapath_reset => data_x.OUTPUTSELECT
datapath_reset => data_x.OUTPUTSELECT
datapath_reset => data_x.OUTPUTSELECT
datapath_reset => data_x.OUTPUTSELECT
datapath_reset => data_x.OUTPUTSELECT
datapath_reset => data_y.OUTPUTSELECT
datapath_reset => data_y.OUTPUTSELECT
datapath_reset => data_y.OUTPUTSELECT
datapath_reset => data_y.OUTPUTSELECT
datapath_reset => data_y.OUTPUTSELECT
datapath_reset => data_y.OUTPUTSELECT
datapath_reset => data_y.OUTPUTSELECT
datapath_reset => writeEn.OUTPUTSELECT
datapath_reset => win.OUTPUTSELECT
datapath_reset => lose.OUTPUTSELECT
datapath_reset => x.OUTPUTSELECT
datapath_reset => x.OUTPUTSELECT
datapath_reset => x.OUTPUTSELECT
datapath_reset => x.OUTPUTSELECT
datapath_reset => x.OUTPUTSELECT
datapath_reset => x.OUTPUTSELECT
datapath_reset => x.OUTPUTSELECT
datapath_reset => x.OUTPUTSELECT
datapath_reset => y.OUTPUTSELECT
datapath_reset => y.OUTPUTSELECT
datapath_reset => y.OUTPUTSELECT
datapath_reset => y.OUTPUTSELECT
datapath_reset => y.OUTPUTSELECT
datapath_reset => y.OUTPUTSELECT
datapath_reset => y.OUTPUTSELECT
datapath_reset => color.OUTPUTSELECT
datapath_reset => color.OUTPUTSELECT
datapath_reset => color.OUTPUTSELECT
datapath_start => datapath_start.IN1
datapath_target => data_x.OUTPUTSELECT
datapath_target => data_x.OUTPUTSELECT
datapath_target => data_x.OUTPUTSELECT
datapath_target => data_x.OUTPUTSELECT
datapath_target => data_x.OUTPUTSELECT
datapath_target => data_x.OUTPUTSELECT
datapath_target => data_x.OUTPUTSELECT
datapath_target => data_x.OUTPUTSELECT
datapath_target => data_y.OUTPUTSELECT
datapath_target => data_y.OUTPUTSELECT
datapath_target => data_y.OUTPUTSELECT
datapath_target => data_y.OUTPUTSELECT
datapath_target => data_y.OUTPUTSELECT
datapath_target => data_y.OUTPUTSELECT
datapath_target => data_y.OUTPUTSELECT
datapath_target => writeEn.OUTPUTSELECT
datapath_target => x.OUTPUTSELECT
datapath_target => x.OUTPUTSELECT
datapath_target => x.OUTPUTSELECT
datapath_target => x.OUTPUTSELECT
datapath_target => x.OUTPUTSELECT
datapath_target => x.OUTPUTSELECT
datapath_target => x.OUTPUTSELECT
datapath_target => x.OUTPUTSELECT
datapath_target => y.OUTPUTSELECT
datapath_target => y.OUTPUTSELECT
datapath_target => y.OUTPUTSELECT
datapath_target => y.OUTPUTSELECT
datapath_target => y.OUTPUTSELECT
datapath_target => y.OUTPUTSELECT
datapath_target => y.OUTPUTSELECT
datapath_target => color.OUTPUTSELECT
datapath_target => color.OUTPUTSELECT
datapath_target => color.OUTPUTSELECT
datapath_target => counter_square.OUTPUTSELECT
datapath_target => counter_square.OUTPUTSELECT
datapath_target => counter_square.OUTPUTSELECT
datapath_target => counter_square.OUTPUTSELECT
datapath_target => counter_square.OUTPUTSELECT
datapath_target => counter_square.OUTPUTSELECT
datapath_target => counter_square.OUTPUTSELECT
datapath_target => angle_enable.OUTPUTSELECT
datapath_target => display_angle.OUTPUTSELECT
datapath_target => display_angle.OUTPUTSELECT
datapath_target => display_angle.OUTPUTSELECT
datapath_target => display_angle.OUTPUTSELECT
datapath_target => display_angle.OUTPUTSELECT
datapath_target => display_angle.OUTPUTSELECT
datapath_target => display_angle.OUTPUTSELECT
datapath_target => display_angle.OUTPUTSELECT
datapath_target => strength_enable.OUTPUTSELECT
datapath_target => display_strength.OUTPUTSELECT
datapath_target => display_strength.OUTPUTSELECT
datapath_target => display_strength.OUTPUTSELECT
datapath_target => display_strength.OUTPUTSELECT
datapath_target => display_strength.OUTPUTSELECT
datapath_target => display_strength.OUTPUTSELECT
datapath_target => display_strength.OUTPUTSELECT
datapath_target => display_strength.OUTPUTSELECT
datapath_target => draw_enable.OUTPUTSELECT
datapath_target => lose.OUTPUTSELECT
datapath_target => win.OUTPUTSELECT
datapath_target => display_score.OUTPUTSELECT
datapath_target => display_score.OUTPUTSELECT
datapath_target => display_score.OUTPUTSELECT
datapath_target => display_score.OUTPUTSELECT
datapath_target => display_score.OUTPUTSELECT
datapath_target => display_score.OUTPUTSELECT
datapath_target => display_score.OUTPUTSELECT
datapath_target => display_score.OUTPUTSELECT
datapath_load_angle => counter_square.OUTPUTSELECT
datapath_load_angle => counter_square.OUTPUTSELECT
datapath_load_angle => counter_square.OUTPUTSELECT
datapath_load_angle => counter_square.OUTPUTSELECT
datapath_load_angle => counter_square.OUTPUTSELECT
datapath_load_angle => counter_square.OUTPUTSELECT
datapath_load_angle => counter_square.OUTPUTSELECT
datapath_load_angle => data_x.OUTPUTSELECT
datapath_load_angle => data_x.OUTPUTSELECT
datapath_load_angle => data_x.OUTPUTSELECT
datapath_load_angle => data_x.OUTPUTSELECT
datapath_load_angle => data_x.OUTPUTSELECT
datapath_load_angle => data_x.OUTPUTSELECT
datapath_load_angle => data_x.OUTPUTSELECT
datapath_load_angle => data_x.OUTPUTSELECT
datapath_load_angle => data_y.OUTPUTSELECT
datapath_load_angle => data_y.OUTPUTSELECT
datapath_load_angle => data_y.OUTPUTSELECT
datapath_load_angle => data_y.OUTPUTSELECT
datapath_load_angle => data_y.OUTPUTSELECT
datapath_load_angle => data_y.OUTPUTSELECT
datapath_load_angle => data_y.OUTPUTSELECT
datapath_load_angle => angle_enable.OUTPUTSELECT
datapath_load_angle => display_angle.OUTPUTSELECT
datapath_load_angle => display_angle.OUTPUTSELECT
datapath_load_angle => display_angle.OUTPUTSELECT
datapath_load_angle => display_angle.OUTPUTSELECT
datapath_load_angle => display_angle.OUTPUTSELECT
datapath_load_angle => display_angle.OUTPUTSELECT
datapath_load_angle => display_angle.OUTPUTSELECT
datapath_load_angle => display_angle.OUTPUTSELECT
datapath_load_angle => writeEn.OUTPUTSELECT
datapath_load_angle => x.OUTPUTSELECT
datapath_load_angle => x.OUTPUTSELECT
datapath_load_angle => x.OUTPUTSELECT
datapath_load_angle => x.OUTPUTSELECT
datapath_load_angle => x.OUTPUTSELECT
datapath_load_angle => x.OUTPUTSELECT
datapath_load_angle => x.OUTPUTSELECT
datapath_load_angle => x.OUTPUTSELECT
datapath_load_angle => y.OUTPUTSELECT
datapath_load_angle => y.OUTPUTSELECT
datapath_load_angle => y.OUTPUTSELECT
datapath_load_angle => y.OUTPUTSELECT
datapath_load_angle => y.OUTPUTSELECT
datapath_load_angle => y.OUTPUTSELECT
datapath_load_angle => y.OUTPUTSELECT
datapath_load_angle => color.OUTPUTSELECT
datapath_load_angle => color.OUTPUTSELECT
datapath_load_angle => color.OUTPUTSELECT
datapath_load_angle => strength_enable.OUTPUTSELECT
datapath_load_angle => display_strength.OUTPUTSELECT
datapath_load_angle => display_strength.OUTPUTSELECT
datapath_load_angle => display_strength.OUTPUTSELECT
datapath_load_angle => display_strength.OUTPUTSELECT
datapath_load_angle => display_strength.OUTPUTSELECT
datapath_load_angle => display_strength.OUTPUTSELECT
datapath_load_angle => display_strength.OUTPUTSELECT
datapath_load_angle => display_strength.OUTPUTSELECT
datapath_load_angle => draw_enable.OUTPUTSELECT
datapath_load_angle => lose.OUTPUTSELECT
datapath_load_angle => win.OUTPUTSELECT
datapath_load_angle => display_score.OUTPUTSELECT
datapath_load_angle => display_score.OUTPUTSELECT
datapath_load_angle => display_score.OUTPUTSELECT
datapath_load_angle => display_score.OUTPUTSELECT
datapath_load_angle => display_score.OUTPUTSELECT
datapath_load_angle => display_score.OUTPUTSELECT
datapath_load_angle => display_score.OUTPUTSELECT
datapath_load_angle => display_score.OUTPUTSELECT
datapath_wait => counter_square.OUTPUTSELECT
datapath_wait => counter_square.OUTPUTSELECT
datapath_wait => counter_square.OUTPUTSELECT
datapath_wait => counter_square.OUTPUTSELECT
datapath_wait => counter_square.OUTPUTSELECT
datapath_wait => counter_square.OUTPUTSELECT
datapath_wait => counter_square.OUTPUTSELECT
datapath_wait => angle_enable.OUTPUTSELECT
datapath_wait => writeEn.OUTPUTSELECT
datapath_wait => strength_enable.OUTPUTSELECT
datapath_wait => display_strength.OUTPUTSELECT
datapath_wait => display_strength.OUTPUTSELECT
datapath_wait => display_strength.OUTPUTSELECT
datapath_wait => display_strength.OUTPUTSELECT
datapath_wait => display_strength.OUTPUTSELECT
datapath_wait => display_strength.OUTPUTSELECT
datapath_wait => display_strength.OUTPUTSELECT
datapath_wait => display_strength.OUTPUTSELECT
datapath_wait => x.OUTPUTSELECT
datapath_wait => x.OUTPUTSELECT
datapath_wait => x.OUTPUTSELECT
datapath_wait => x.OUTPUTSELECT
datapath_wait => x.OUTPUTSELECT
datapath_wait => x.OUTPUTSELECT
datapath_wait => x.OUTPUTSELECT
datapath_wait => x.OUTPUTSELECT
datapath_wait => y.OUTPUTSELECT
datapath_wait => y.OUTPUTSELECT
datapath_wait => y.OUTPUTSELECT
datapath_wait => y.OUTPUTSELECT
datapath_wait => y.OUTPUTSELECT
datapath_wait => y.OUTPUTSELECT
datapath_wait => y.OUTPUTSELECT
datapath_wait => color.OUTPUTSELECT
datapath_wait => color.OUTPUTSELECT
datapath_wait => color.OUTPUTSELECT
datapath_wait => draw_enable.OUTPUTSELECT
datapath_wait => lose.OUTPUTSELECT
datapath_wait => win.OUTPUTSELECT
datapath_wait => display_score.OUTPUTSELECT
datapath_wait => display_score.OUTPUTSELECT
datapath_wait => display_score.OUTPUTSELECT
datapath_wait => display_score.OUTPUTSELECT
datapath_wait => display_score.OUTPUTSELECT
datapath_wait => display_score.OUTPUTSELECT
datapath_wait => display_score.OUTPUTSELECT
datapath_wait => display_score.OUTPUTSELECT
datapath_wait => data_x.OUTPUTSELECT
datapath_wait => data_x.OUTPUTSELECT
datapath_wait => data_x.OUTPUTSELECT
datapath_wait => data_x.OUTPUTSELECT
datapath_wait => data_x.OUTPUTSELECT
datapath_wait => data_x.OUTPUTSELECT
datapath_wait => data_x.OUTPUTSELECT
datapath_wait => data_x.OUTPUTSELECT
datapath_wait => data_y.OUTPUTSELECT
datapath_wait => data_y.OUTPUTSELECT
datapath_wait => data_y.OUTPUTSELECT
datapath_wait => data_y.OUTPUTSELECT
datapath_wait => data_y.OUTPUTSELECT
datapath_wait => data_y.OUTPUTSELECT
datapath_wait => data_y.OUTPUTSELECT
datapath_load_strength => strength_enable.OUTPUTSELECT
datapath_load_strength => display_strength.OUTPUTSELECT
datapath_load_strength => display_strength.OUTPUTSELECT
datapath_load_strength => display_strength.OUTPUTSELECT
datapath_load_strength => display_strength.OUTPUTSELECT
datapath_load_strength => display_strength.OUTPUTSELECT
datapath_load_strength => display_strength.OUTPUTSELECT
datapath_load_strength => display_strength.OUTPUTSELECT
datapath_load_strength => display_strength.OUTPUTSELECT
datapath_load_strength => writeEn.OUTPUTSELECT
datapath_load_strength => x.OUTPUTSELECT
datapath_load_strength => x.OUTPUTSELECT
datapath_load_strength => x.OUTPUTSELECT
datapath_load_strength => x.OUTPUTSELECT
datapath_load_strength => x.OUTPUTSELECT
datapath_load_strength => x.OUTPUTSELECT
datapath_load_strength => x.OUTPUTSELECT
datapath_load_strength => x.OUTPUTSELECT
datapath_load_strength => y.OUTPUTSELECT
datapath_load_strength => y.OUTPUTSELECT
datapath_load_strength => y.OUTPUTSELECT
datapath_load_strength => y.OUTPUTSELECT
datapath_load_strength => y.OUTPUTSELECT
datapath_load_strength => y.OUTPUTSELECT
datapath_load_strength => y.OUTPUTSELECT
datapath_load_strength => color.OUTPUTSELECT
datapath_load_strength => color.OUTPUTSELECT
datapath_load_strength => color.OUTPUTSELECT
datapath_load_strength => counter_square.OUTPUTSELECT
datapath_load_strength => counter_square.OUTPUTSELECT
datapath_load_strength => counter_square.OUTPUTSELECT
datapath_load_strength => counter_square.OUTPUTSELECT
datapath_load_strength => counter_square.OUTPUTSELECT
datapath_load_strength => counter_square.OUTPUTSELECT
datapath_load_strength => counter_square.OUTPUTSELECT
datapath_load_strength => draw_enable.OUTPUTSELECT
datapath_load_strength => lose.OUTPUTSELECT
datapath_load_strength => win.OUTPUTSELECT
datapath_load_strength => display_score.OUTPUTSELECT
datapath_load_strength => display_score.OUTPUTSELECT
datapath_load_strength => display_score.OUTPUTSELECT
datapath_load_strength => display_score.OUTPUTSELECT
datapath_load_strength => display_score.OUTPUTSELECT
datapath_load_strength => display_score.OUTPUTSELECT
datapath_load_strength => display_score.OUTPUTSELECT
datapath_load_strength => display_score.OUTPUTSELECT
datapath_load_strength => data_x.OUTPUTSELECT
datapath_load_strength => data_x.OUTPUTSELECT
datapath_load_strength => data_x.OUTPUTSELECT
datapath_load_strength => data_x.OUTPUTSELECT
datapath_load_strength => data_x.OUTPUTSELECT
datapath_load_strength => data_x.OUTPUTSELECT
datapath_load_strength => data_x.OUTPUTSELECT
datapath_load_strength => data_x.OUTPUTSELECT
datapath_load_strength => data_y.OUTPUTSELECT
datapath_load_strength => data_y.OUTPUTSELECT
datapath_load_strength => data_y.OUTPUTSELECT
datapath_load_strength => data_y.OUTPUTSELECT
datapath_load_strength => data_y.OUTPUTSELECT
datapath_load_strength => data_y.OUTPUTSELECT
datapath_load_strength => data_y.OUTPUTSELECT
datapath_draw => counter_square.OUTPUTSELECT
datapath_draw => counter_square.OUTPUTSELECT
datapath_draw => counter_square.OUTPUTSELECT
datapath_draw => counter_square.OUTPUTSELECT
datapath_draw => counter_square.OUTPUTSELECT
datapath_draw => counter_square.OUTPUTSELECT
datapath_draw => counter_square.OUTPUTSELECT
datapath_draw => strength_enable.OUTPUTSELECT
datapath_draw => draw_enable.OUTPUTSELECT
datapath_draw => writeEn.OUTPUTSELECT
datapath_draw => lose.OUTPUTSELECT
datapath_draw => win.OUTPUTSELECT
datapath_draw => display_score.OUTPUTSELECT
datapath_draw => display_score.OUTPUTSELECT
datapath_draw => display_score.OUTPUTSELECT
datapath_draw => display_score.OUTPUTSELECT
datapath_draw => display_score.OUTPUTSELECT
datapath_draw => display_score.OUTPUTSELECT
datapath_draw => display_score.OUTPUTSELECT
datapath_draw => display_score.OUTPUTSELECT
datapath_draw => x.OUTPUTSELECT
datapath_draw => x.OUTPUTSELECT
datapath_draw => x.OUTPUTSELECT
datapath_draw => x.OUTPUTSELECT
datapath_draw => x.OUTPUTSELECT
datapath_draw => x.OUTPUTSELECT
datapath_draw => x.OUTPUTSELECT
datapath_draw => x.OUTPUTSELECT
datapath_draw => y.OUTPUTSELECT
datapath_draw => y.OUTPUTSELECT
datapath_draw => y.OUTPUTSELECT
datapath_draw => y.OUTPUTSELECT
datapath_draw => y.OUTPUTSELECT
datapath_draw => y.OUTPUTSELECT
datapath_draw => y.OUTPUTSELECT
datapath_draw => color.OUTPUTSELECT
datapath_draw => color.OUTPUTSELECT
datapath_draw => color.OUTPUTSELECT
datapath_draw => data_x.OUTPUTSELECT
datapath_draw => data_x.OUTPUTSELECT
datapath_draw => data_x.OUTPUTSELECT
datapath_draw => data_x.OUTPUTSELECT
datapath_draw => data_x.OUTPUTSELECT
datapath_draw => data_x.OUTPUTSELECT
datapath_draw => data_x.OUTPUTSELECT
datapath_draw => data_x.OUTPUTSELECT
datapath_draw => data_y.OUTPUTSELECT
datapath_draw => data_y.OUTPUTSELECT
datapath_draw => data_y.OUTPUTSELECT
datapath_draw => data_y.OUTPUTSELECT
datapath_draw => data_y.OUTPUTSELECT
datapath_draw => data_y.OUTPUTSELECT
datapath_draw => data_y.OUTPUTSELECT
datapath_win => draw_enable.OUTPUTSELECT
datapath_win => data_x.OUTPUTSELECT
datapath_win => data_x.OUTPUTSELECT
datapath_win => data_x.OUTPUTSELECT
datapath_win => data_x.OUTPUTSELECT
datapath_win => data_x.OUTPUTSELECT
datapath_win => data_x.OUTPUTSELECT
datapath_win => data_x.OUTPUTSELECT
datapath_win => data_x.OUTPUTSELECT
datapath_win => data_y.OUTPUTSELECT
datapath_win => data_y.OUTPUTSELECT
datapath_win => data_y.OUTPUTSELECT
datapath_win => data_y.OUTPUTSELECT
datapath_win => data_y.OUTPUTSELECT
datapath_win => data_y.OUTPUTSELECT
datapath_win => data_y.OUTPUTSELECT
datapath_win => writeEn.OUTPUTSELECT
datapath_win => x.OUTPUTSELECT
datapath_win => x.OUTPUTSELECT
datapath_win => x.OUTPUTSELECT
datapath_win => x.OUTPUTSELECT
datapath_win => x.OUTPUTSELECT
datapath_win => x.OUTPUTSELECT
datapath_win => x.OUTPUTSELECT
datapath_win => x.OUTPUTSELECT
datapath_win => y.OUTPUTSELECT
datapath_win => y.OUTPUTSELECT
datapath_win => y.OUTPUTSELECT
datapath_win => y.OUTPUTSELECT
datapath_win => y.OUTPUTSELECT
datapath_win => y.OUTPUTSELECT
datapath_win => y.OUTPUTSELECT
datapath_win => color.OUTPUTSELECT
datapath_win => color.OUTPUTSELECT
datapath_win => color.OUTPUTSELECT
datapath_lose => draw_enable.OUTPUTSELECT
datapath_lose => data_x.OUTPUTSELECT
datapath_lose => data_x.OUTPUTSELECT
datapath_lose => data_x.OUTPUTSELECT
datapath_lose => data_x.OUTPUTSELECT
datapath_lose => data_x.OUTPUTSELECT
datapath_lose => data_x.OUTPUTSELECT
datapath_lose => data_x.OUTPUTSELECT
datapath_lose => data_x.OUTPUTSELECT
datapath_lose => data_y.OUTPUTSELECT
datapath_lose => data_y.OUTPUTSELECT
datapath_lose => data_y.OUTPUTSELECT
datapath_lose => data_y.OUTPUTSELECT
datapath_lose => data_y.OUTPUTSELECT
datapath_lose => data_y.OUTPUTSELECT
datapath_lose => data_y.OUTPUTSELECT
datapath_lose => writeEn.OUTPUTSELECT
datapath_lose => x.OUTPUTSELECT
datapath_lose => x.OUTPUTSELECT
datapath_lose => x.OUTPUTSELECT
datapath_lose => x.OUTPUTSELECT
datapath_lose => x.OUTPUTSELECT
datapath_lose => x.OUTPUTSELECT
datapath_lose => x.OUTPUTSELECT
datapath_lose => x.OUTPUTSELECT
datapath_lose => y.OUTPUTSELECT
datapath_lose => y.OUTPUTSELECT
datapath_lose => y.OUTPUTSELECT
datapath_lose => y.OUTPUTSELECT
datapath_lose => y.OUTPUTSELECT
datapath_lose => y.OUTPUTSELECT
datapath_lose => y.OUTPUTSELECT
datapath_lose => color.OUTPUTSELECT
datapath_lose => color.OUTPUTSELECT
datapath_lose => color.OUTPUTSELECT
counter_square[0] <= counter_square[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_square[1] <= counter_square[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_square[2] <= counter_square[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_square[3] <= counter_square[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_square[4] <= counter_square[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_square[5] <= counter_square[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_square[6] <= counter_square[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_angle[0] <= display_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_angle[1] <= display_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_angle[2] <= display_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_angle[3] <= display_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_angle[4] <= display_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_angle[5] <= display_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_angle[6] <= display_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_angle[7] <= display_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_strength[0] <= display_strength[0].DB_MAX_OUTPUT_PORT_TYPE
display_strength[1] <= display_strength[1].DB_MAX_OUTPUT_PORT_TYPE
display_strength[2] <= display_strength[2].DB_MAX_OUTPUT_PORT_TYPE
display_strength[3] <= display_strength[3].DB_MAX_OUTPUT_PORT_TYPE
display_strength[4] <= display_strength[4].DB_MAX_OUTPUT_PORT_TYPE
display_strength[5] <= display_strength[5].DB_MAX_OUTPUT_PORT_TYPE
display_strength[6] <= display_strength[6].DB_MAX_OUTPUT_PORT_TYPE
display_strength[7] <= display_strength[7].DB_MAX_OUTPUT_PORT_TYPE
display_score[0] <= display_score[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_score[1] <= display_score[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_score[2] <= display_score[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_score[3] <= display_score[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_score[4] <= display_score[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_score[5] <= display_score[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_score[6] <= display_score[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_score[7] <= display_score[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color[0] <= color[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color[1] <= color[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color[2] <= color[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeEn <= writeEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
win <= win~reg0.DB_MAX_OUTPUT_PORT_TYPE
lose <= lose~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|datapath:d0|load_frontPic:l0
clk => clk.IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
q[0] <= frontM:m0.q
q[1] <= frontM:m0.q
q[2] <= frontM:m0.q


|top|datapath:d0|load_frontPic:l0|frontM:m0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|datapath:d0|load_frontPic:l0|frontM:m0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_m6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_m6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_m6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_m6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_m6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_m6g1:auto_generated.address_a[6]
address_a[7] => altsyncram_m6g1:auto_generated.address_a[7]
address_a[8] => altsyncram_m6g1:auto_generated.address_a[8]
address_a[9] => altsyncram_m6g1:auto_generated.address_a[9]
address_a[10] => altsyncram_m6g1:auto_generated.address_a[10]
address_a[11] => altsyncram_m6g1:auto_generated.address_a[11]
address_a[12] => altsyncram_m6g1:auto_generated.address_a[12]
address_a[13] => altsyncram_m6g1:auto_generated.address_a[13]
address_a[14] => altsyncram_m6g1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m6g1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|datapath:d0|load_frontPic:l0|frontM:m0|altsyncram:altsyncram_component|altsyncram_m6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_ifb:mux2.result[0]
q_a[1] <= mux_ifb:mux2.result[1]
q_a[2] <= mux_ifb:mux2.result[2]


|top|datapath:d0|load_frontPic:l0|frontM:m0|altsyncram:altsyncram_component|altsyncram_m6g1:auto_generated|decode_01a:rden_decode
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|datapath:d0|load_frontPic:l0|frontM:m0|altsyncram:altsyncram_component|altsyncram_m6g1:auto_generated|mux_ifb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|top|datapath:d0|load_startPic:l1
clk => clk.IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
q[0] <= startM:m1.q
q[1] <= startM:m1.q
q[2] <= startM:m1.q


|top|datapath:d0|load_startPic:l1|startM:m1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|datapath:d0|load_startPic:l1|startM:m1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_r6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_r6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_r6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_r6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_r6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_r6g1:auto_generated.address_a[6]
address_a[7] => altsyncram_r6g1:auto_generated.address_a[7]
address_a[8] => altsyncram_r6g1:auto_generated.address_a[8]
address_a[9] => altsyncram_r6g1:auto_generated.address_a[9]
address_a[10] => altsyncram_r6g1:auto_generated.address_a[10]
address_a[11] => altsyncram_r6g1:auto_generated.address_a[11]
address_a[12] => altsyncram_r6g1:auto_generated.address_a[12]
address_a[13] => altsyncram_r6g1:auto_generated.address_a[13]
address_a[14] => altsyncram_r6g1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_r6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_r6g1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|datapath:d0|load_startPic:l1|startM:m1|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_ifb:mux2.result[0]
q_a[1] <= mux_ifb:mux2.result[1]
q_a[2] <= mux_ifb:mux2.result[2]


|top|datapath:d0|load_startPic:l1|startM:m1|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|decode_01a:rden_decode
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|datapath:d0|load_startPic:l1|startM:m1|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|mux_ifb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|top|datapath:d0|load_winPic:l2
clk => clk.IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
q[0] <= winM:m1.q
q[1] <= winM:m1.q
q[2] <= winM:m1.q


|top|datapath:d0|load_winPic:l2|winM:m1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|datapath:d0|load_winPic:l2|winM:m1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_64g1:auto_generated.address_a[0]
address_a[1] => altsyncram_64g1:auto_generated.address_a[1]
address_a[2] => altsyncram_64g1:auto_generated.address_a[2]
address_a[3] => altsyncram_64g1:auto_generated.address_a[3]
address_a[4] => altsyncram_64g1:auto_generated.address_a[4]
address_a[5] => altsyncram_64g1:auto_generated.address_a[5]
address_a[6] => altsyncram_64g1:auto_generated.address_a[6]
address_a[7] => altsyncram_64g1:auto_generated.address_a[7]
address_a[8] => altsyncram_64g1:auto_generated.address_a[8]
address_a[9] => altsyncram_64g1:auto_generated.address_a[9]
address_a[10] => altsyncram_64g1:auto_generated.address_a[10]
address_a[11] => altsyncram_64g1:auto_generated.address_a[11]
address_a[12] => altsyncram_64g1:auto_generated.address_a[12]
address_a[13] => altsyncram_64g1:auto_generated.address_a[13]
address_a[14] => altsyncram_64g1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_64g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_64g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_64g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_64g1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|datapath:d0|load_winPic:l2|winM:m1|altsyncram:altsyncram_component|altsyncram_64g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_ifb:mux2.result[0]
q_a[1] <= mux_ifb:mux2.result[1]
q_a[2] <= mux_ifb:mux2.result[2]


|top|datapath:d0|load_winPic:l2|winM:m1|altsyncram:altsyncram_component|altsyncram_64g1:auto_generated|decode_01a:rden_decode
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|datapath:d0|load_winPic:l2|winM:m1|altsyncram:altsyncram_component|altsyncram_64g1:auto_generated|mux_ifb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|top|datapath:d0|load_losePic:l3
clk => clk.IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
q[0] <= failedM:m1.q
q[1] <= failedM:m1.q
q[2] <= failedM:m1.q


|top|datapath:d0|load_losePic:l3|failedM:m1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|datapath:d0|load_losePic:l3|failedM:m1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tcg1:auto_generated.address_a[0]
address_a[1] => altsyncram_tcg1:auto_generated.address_a[1]
address_a[2] => altsyncram_tcg1:auto_generated.address_a[2]
address_a[3] => altsyncram_tcg1:auto_generated.address_a[3]
address_a[4] => altsyncram_tcg1:auto_generated.address_a[4]
address_a[5] => altsyncram_tcg1:auto_generated.address_a[5]
address_a[6] => altsyncram_tcg1:auto_generated.address_a[6]
address_a[7] => altsyncram_tcg1:auto_generated.address_a[7]
address_a[8] => altsyncram_tcg1:auto_generated.address_a[8]
address_a[9] => altsyncram_tcg1:auto_generated.address_a[9]
address_a[10] => altsyncram_tcg1:auto_generated.address_a[10]
address_a[11] => altsyncram_tcg1:auto_generated.address_a[11]
address_a[12] => altsyncram_tcg1:auto_generated.address_a[12]
address_a[13] => altsyncram_tcg1:auto_generated.address_a[13]
address_a[14] => altsyncram_tcg1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tcg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tcg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tcg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tcg1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|datapath:d0|load_losePic:l3|failedM:m1|altsyncram:altsyncram_component|altsyncram_tcg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_ifb:mux2.result[0]
q_a[1] <= mux_ifb:mux2.result[1]
q_a[2] <= mux_ifb:mux2.result[2]


|top|datapath:d0|load_losePic:l3|failedM:m1|altsyncram:altsyncram_component|altsyncram_tcg1:auto_generated|decode_01a:rden_decode
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|datapath:d0|load_losePic:l3|failedM:m1|altsyncram:altsyncram_component|altsyncram_tcg1:auto_generated|mux_ifb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|top|datapath:d0|load_targetPic:l4
clk => clk.IN1
counter[0] => counter[0].IN1
counter[1] => counter[1].IN1
counter[2] => counter[2].IN1
counter[3] => counter[3].IN1
counter[4] => counter[4].IN1
counter[5] => counter[5].IN1
q[0] <= targetM:m2.q
q[1] <= targetM:m2.q
q[2] <= targetM:m2.q


|top|datapath:d0|load_targetPic:l4|targetM:m2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|datapath:d0|load_targetPic:l4|targetM:m2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vtf1:auto_generated.address_a[0]
address_a[1] => altsyncram_vtf1:auto_generated.address_a[1]
address_a[2] => altsyncram_vtf1:auto_generated.address_a[2]
address_a[3] => altsyncram_vtf1:auto_generated.address_a[3]
address_a[4] => altsyncram_vtf1:auto_generated.address_a[4]
address_a[5] => altsyncram_vtf1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vtf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vtf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vtf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vtf1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|datapath:d0|load_targetPic:l4|targetM:m2|altsyncram:altsyncram_component|altsyncram_vtf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT


|top|datapath:d0|random:r0
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => y[7]~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|datapath:d0|getAngle:g0
enable => enable.IN1
clk => clk.IN1
angle[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
angle[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
angle[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
angle[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
angle[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
angle[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
angle[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
angle[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
x[0] <= xend[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= xend[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= xend[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= xend[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= xend[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= xend[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= xend[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= xend[7].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= yend[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= yend[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= yend[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= yend[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= yend[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= yend[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= yend[6].DB_MAX_OUTPUT_PORT_TYPE
color[0] <= ang_color[0].DB_MAX_OUTPUT_PORT_TYPE
color[1] <= ang_color[1].DB_MAX_OUTPUT_PORT_TYPE
color[2] <= ang_color[2].DB_MAX_OUTPUT_PORT_TYPE


|top|datapath:d0|getAngle:g0|counter:c0
clk => next~reg0.CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => delay[4].CLK
clk => delay[5].CLK
clk => delay[6].CLK
clk => delay[7].CLK
clk => delay[8].CLK
clk => delay[9].CLK
clk => delay[10].CLK
clk => delay[11].CLK
clk => delay[12].CLK
clk => delay[13].CLK
clk => delay[14].CLK
clk => delay[15].CLK
clk => delay[16].CLK
clk => delay[17].CLK
clk => delay[18].CLK
clk => delay[19].CLK
clk => delay[20].CLK
clk => delay[21].CLK
clk => delay[22].CLK
clk => delay[23].CLK
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => next.OUTPUTSELECT
next <= next~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|datapath:d0|getStrength:g1
enable => enable.IN1
clk => clk.IN1
strength[0] <= <GND>
strength[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
strength[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
strength[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
strength[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
strength[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
strength[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
strength[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
x[0] <= <VCC>
x[1] <= <GND>
x[2] <= <VCC>
x[3] <= x_start[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x_start[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x_start[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x_start[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x_start[7].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= <VCC>
y[1] <= <GND>
y[2] <= <GND>
y[3] <= <VCC>
y[4] <= <GND>
y[5] <= <GND>
y[6] <= <VCC>
color[0] <= color[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color[1] <= color[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color[2] <= color[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|datapath:d0|getStrength:g1|counter:c1
clk => next~reg0.CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => delay[4].CLK
clk => delay[5].CLK
clk => delay[6].CLK
clk => delay[7].CLK
clk => delay[8].CLK
clk => delay[9].CLK
clk => delay[10].CLK
clk => delay[11].CLK
clk => delay[12].CLK
clk => delay[13].CLK
clk => delay[14].CLK
clk => delay[15].CLK
clk => delay[16].CLK
clk => delay[17].CLK
clk => delay[18].CLK
clk => delay[19].CLK
clk => delay[20].CLK
clk => delay[21].CLK
clk => delay[22].CLK
clk => delay[23].CLK
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => next.OUTPUTSELECT
next <= next~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|datapath:d0|strength_wait:w0
enable => x_out.OUTPUTSELECT
enable => x_out.OUTPUTSELECT
enable => x_out.OUTPUTSELECT
enable => x_out.OUTPUTSELECT
enable => x_out.OUTPUTSELECT
enable => x_out.OUTPUTSELECT
enable => x_out.OUTPUTSELECT
enable => x_out.OUTPUTSELECT
enable => y_out.OUTPUTSELECT
enable => y_out.OUTPUTSELECT
enable => y_out.OUTPUTSELECT
enable => y_out.OUTPUTSELECT
enable => y_out.OUTPUTSELECT
enable => y_out.OUTPUTSELECT
enable => y_out.OUTPUTSELECT
enable => color_out.OUTPUTSELECT
enable => color_out.OUTPUTSELECT
enable => color_out.OUTPUTSELECT
x_in[0] => x_out.DATAA
x_in[1] => x_out.DATAA
x_in[2] => x_out.DATAA
x_in[3] => x_out.DATAA
x_in[4] => x_out.DATAA
x_in[5] => x_out.DATAA
x_in[6] => x_out.DATAA
x_in[7] => x_out.DATAA
y_in[0] => y_out.DATAA
y_in[1] => y_out.DATAA
y_in[2] => y_out.DATAA
y_in[3] => y_out.DATAA
y_in[4] => y_out.DATAA
y_in[5] => y_out.DATAA
y_in[6] => y_out.DATAA
color_in[0] => color_out.DATAA
color_in[1] => color_out.DATAA
color_in[2] => color_out.DATAA
x_out[0] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y_out.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y_out.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y_out.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y_out.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[0] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[1] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[2] <= color_out.DB_MAX_OUTPUT_PORT_TYPE


|top|datapath:d0|end_point:e0
enable => e_x.OUTPUTSELECT
enable => e_x.OUTPUTSELECT
enable => e_x.OUTPUTSELECT
enable => e_x.OUTPUTSELECT
enable => e_x.OUTPUTSELECT
enable => e_x.OUTPUTSELECT
enable => e_x.OUTPUTSELECT
enable => e_x.OUTPUTSELECT
enable => e_y.OUTPUTSELECT
enable => e_y.OUTPUTSELECT
enable => e_y.OUTPUTSELECT
enable => e_y.OUTPUTSELECT
enable => e_y.OUTPUTSELECT
enable => e_y.OUTPUTSELECT
enable => e_y.OUTPUTSELECT
strength[0] => Equal0.IN7
strength[0] => Equal1.IN7
strength[0] => Equal2.IN7
strength[0] => Equal3.IN7
strength[0] => Equal4.IN7
strength[0] => Equal5.IN7
strength[0] => Equal6.IN7
strength[0] => Equal7.IN7
strength[0] => Equal8.IN7
strength[0] => Equal9.IN7
strength[1] => Equal0.IN6
strength[1] => Equal1.IN1
strength[1] => Equal2.IN6
strength[1] => Equal3.IN3
strength[1] => Equal4.IN6
strength[1] => Equal5.IN2
strength[1] => Equal6.IN6
strength[1] => Equal7.IN2
strength[1] => Equal8.IN6
strength[1] => Equal9.IN3
strength[2] => Equal0.IN5
strength[2] => Equal1.IN6
strength[2] => Equal2.IN1
strength[2] => Equal3.IN2
strength[2] => Equal4.IN5
strength[2] => Equal5.IN6
strength[2] => Equal6.IN3
strength[2] => Equal7.IN1
strength[2] => Equal8.IN5
strength[2] => Equal9.IN6
strength[3] => Equal0.IN4
strength[3] => Equal1.IN0
strength[3] => Equal2.IN5
strength[3] => Equal3.IN1
strength[3] => Equal4.IN1
strength[3] => Equal5.IN5
strength[3] => Equal6.IN2
strength[3] => Equal7.IN6
strength[3] => Equal8.IN4
strength[3] => Equal9.IN2
strength[4] => Equal0.IN3
strength[4] => Equal1.IN5
strength[4] => Equal2.IN0
strength[4] => Equal3.IN0
strength[4] => Equal4.IN4
strength[4] => Equal5.IN1
strength[4] => Equal6.IN1
strength[4] => Equal7.IN5
strength[4] => Equal8.IN1
strength[4] => Equal9.IN1
strength[5] => Equal0.IN2
strength[5] => Equal1.IN4
strength[5] => Equal2.IN4
strength[5] => Equal3.IN6
strength[5] => Equal4.IN0
strength[5] => Equal5.IN0
strength[5] => Equal6.IN0
strength[5] => Equal7.IN4
strength[5] => Equal8.IN3
strength[5] => Equal9.IN5
strength[6] => Equal0.IN1
strength[6] => Equal1.IN3
strength[6] => Equal2.IN3
strength[6] => Equal3.IN5
strength[6] => Equal4.IN3
strength[6] => Equal5.IN4
strength[6] => Equal6.IN5
strength[6] => Equal7.IN0
strength[6] => Equal8.IN0
strength[6] => Equal9.IN0
strength[7] => Equal0.IN0
strength[7] => Equal1.IN2
strength[7] => Equal2.IN2
strength[7] => Equal3.IN4
strength[7] => Equal4.IN2
strength[7] => Equal5.IN3
strength[7] => Equal6.IN4
strength[7] => Equal7.IN3
strength[7] => Equal8.IN2
strength[7] => Equal9.IN4
c_x[0] => e_x.DATAA
c_x[1] => e_x.DATAA
c_x[2] => Add0.IN12
c_x[2] => Add4.IN12
c_x[2] => Add8.IN12
c_x[2] => Add12.IN12
c_x[2] => Add16.IN12
c_x[2] => e_x.DATAA
c_x[2] => e_x.DATAB
c_x[2] => e_x.DATAB
c_x[2] => e_x.DATAB
c_x[2] => e_x.DATAB
c_x[2] => e_x.DATAB
c_x[3] => Add0.IN11
c_x[3] => Add2.IN10
c_x[3] => Add4.IN11
c_x[3] => Add8.IN11
c_x[3] => Add10.IN10
c_x[3] => Add12.IN11
c_x[3] => Add16.IN11
c_x[3] => Add18.IN10
c_x[3] => e_x.DATAB
c_x[3] => e_x.DATAB
c_x[3] => e_x.DATAB
c_x[4] => Add0.IN10
c_x[4] => Add2.IN9
c_x[4] => Add4.IN10
c_x[4] => Add6.IN8
c_x[4] => Add8.IN10
c_x[4] => Add10.IN9
c_x[4] => Add12.IN10
c_x[4] => Add16.IN10
c_x[4] => Add18.IN9
c_x[4] => e_x.DATAB
c_x[4] => e_x.DATAB
c_x[5] => Add0.IN9
c_x[5] => Add2.IN8
c_x[5] => Add4.IN9
c_x[5] => Add6.IN7
c_x[5] => Add8.IN9
c_x[5] => Add10.IN8
c_x[5] => Add12.IN9
c_x[5] => Add14.IN6
c_x[5] => Add16.IN9
c_x[5] => Add18.IN8
c_x[5] => e_x.DATAB
c_x[6] => Add0.IN8
c_x[6] => Add2.IN7
c_x[6] => Add4.IN8
c_x[6] => Add6.IN6
c_x[6] => Add8.IN8
c_x[6] => Add10.IN7
c_x[6] => Add12.IN8
c_x[6] => Add14.IN5
c_x[6] => Add16.IN8
c_x[6] => Add18.IN7
c_x[6] => e_x.DATAB
c_x[7] => Add0.IN7
c_x[7] => Add2.IN6
c_x[7] => Add4.IN7
c_x[7] => Add6.IN5
c_x[7] => Add8.IN7
c_x[7] => Add10.IN6
c_x[7] => Add12.IN7
c_x[7] => Add14.IN4
c_x[7] => Add16.IN7
c_x[7] => Add18.IN6
c_x[7] => e_x.DATAB
c_y[0] => e_y.DATAA
c_y[1] => e_y.DATAA
c_y[2] => Add1.IN10
c_y[2] => Add5.IN10
c_y[2] => Add9.IN10
c_y[2] => Add13.IN10
c_y[2] => Add17.IN10
c_y[2] => e_y.DATAA
c_y[2] => e_y.DATAB
c_y[2] => e_y.DATAB
c_y[2] => e_y.DATAB
c_y[2] => e_y.DATAB
c_y[2] => e_y.DATAB
c_y[3] => Add1.IN9
c_y[3] => Add3.IN8
c_y[3] => Add5.IN9
c_y[3] => Add9.IN9
c_y[3] => Add11.IN8
c_y[3] => Add13.IN9
c_y[3] => Add17.IN9
c_y[3] => Add19.IN8
c_y[3] => e_y.DATAB
c_y[3] => e_y.DATAB
c_y[3] => e_y.DATAB
c_y[4] => Add1.IN8
c_y[4] => Add3.IN7
c_y[4] => Add5.IN8
c_y[4] => Add7.IN6
c_y[4] => Add9.IN8
c_y[4] => Add11.IN7
c_y[4] => Add13.IN8
c_y[4] => Add17.IN8
c_y[4] => Add19.IN7
c_y[4] => e_y.DATAB
c_y[4] => e_y.DATAB
c_y[5] => Add1.IN7
c_y[5] => Add3.IN6
c_y[5] => Add5.IN7
c_y[5] => Add7.IN5
c_y[5] => Add9.IN7
c_y[5] => Add11.IN6
c_y[5] => Add13.IN7
c_y[5] => Add15.IN4
c_y[5] => Add17.IN7
c_y[5] => Add19.IN6
c_y[5] => e_y.DATAB
c_y[6] => Add1.IN6
c_y[6] => Add3.IN5
c_y[6] => Add5.IN6
c_y[6] => Add7.IN4
c_y[6] => Add9.IN6
c_y[6] => Add11.IN5
c_y[6] => Add13.IN6
c_y[6] => Add15.IN3
c_y[6] => Add17.IN6
c_y[6] => Add19.IN5
c_y[6] => e_y.DATAB
e_x[0] <= e_x.DB_MAX_OUTPUT_PORT_TYPE
e_x[1] <= e_x.DB_MAX_OUTPUT_PORT_TYPE
e_x[2] <= e_x.DB_MAX_OUTPUT_PORT_TYPE
e_x[3] <= e_x.DB_MAX_OUTPUT_PORT_TYPE
e_x[4] <= e_x.DB_MAX_OUTPUT_PORT_TYPE
e_x[5] <= e_x.DB_MAX_OUTPUT_PORT_TYPE
e_x[6] <= e_x.DB_MAX_OUTPUT_PORT_TYPE
e_x[7] <= e_x.DB_MAX_OUTPUT_PORT_TYPE
e_y[0] <= e_y.DB_MAX_OUTPUT_PORT_TYPE
e_y[1] <= e_y.DB_MAX_OUTPUT_PORT_TYPE
e_y[2] <= e_y.DB_MAX_OUTPUT_PORT_TYPE
e_y[3] <= e_y.DB_MAX_OUTPUT_PORT_TYPE
e_y[4] <= e_y.DB_MAX_OUTPUT_PORT_TYPE
e_y[5] <= e_y.DB_MAX_OUTPUT_PORT_TYPE
e_y[6] <= e_y.DB_MAX_OUTPUT_PORT_TYPE


|top|datapath:d0|drawPath:d2
clk => clk.IN1
enable => enable.IN1
c_x[0] => Equal1.IN7
c_x[0] => draw_x.DATAB
c_x[1] => Equal1.IN6
c_x[1] => draw_x.DATAB
c_x[2] => Equal1.IN5
c_x[2] => draw_x.DATAB
c_x[3] => Equal1.IN4
c_x[3] => draw_x.DATAB
c_x[4] => Equal1.IN3
c_x[4] => draw_x.DATAB
c_x[5] => Equal1.IN2
c_x[5] => draw_x.DATAB
c_x[6] => Equal1.IN1
c_x[6] => draw_x.DATAB
c_x[7] => Equal1.IN0
c_x[7] => draw_x.DATAB
c_y[0] => Equal2.IN6
c_y[0] => draw_y.DATAB
c_y[1] => Equal2.IN5
c_y[1] => draw_y.DATAB
c_y[2] => Equal2.IN4
c_y[2] => draw_y.DATAB
c_y[3] => Equal2.IN3
c_y[3] => draw_y.DATAB
c_y[4] => Equal2.IN2
c_y[4] => draw_y.DATAB
c_y[5] => Equal2.IN1
c_y[5] => draw_y.DATAB
c_y[6] => Equal2.IN0
c_y[6] => draw_y.DATAB
e_x[0] => Equal1.IN15
e_x[0] => Equal3.IN15
e_x[1] => Equal1.IN14
e_x[1] => Equal3.IN14
e_x[2] => Equal1.IN13
e_x[2] => Equal3.IN13
e_x[3] => Equal1.IN12
e_x[3] => Equal3.IN12
e_x[4] => Equal1.IN11
e_x[4] => Equal3.IN11
e_x[5] => Equal1.IN10
e_x[5] => Equal3.IN10
e_x[6] => Equal1.IN9
e_x[6] => Equal3.IN9
e_x[7] => Equal1.IN8
e_x[7] => Equal3.IN8
e_y[0] => Equal2.IN13
e_y[0] => Equal4.IN13
e_y[1] => Equal2.IN12
e_y[1] => Equal4.IN12
e_y[2] => Equal2.IN11
e_y[2] => Equal4.IN11
e_y[3] => Equal2.IN10
e_y[3] => Equal4.IN10
e_y[4] => Equal2.IN9
e_y[4] => Equal4.IN9
e_y[5] => Equal2.IN8
e_y[5] => Equal4.IN8
e_y[6] => Equal2.IN7
e_y[6] => Equal4.IN7
x[0] <= draw_x[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= draw_x[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= draw_x[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= draw_x[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= draw_x[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= draw_x[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= draw_x[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= draw_x[7].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= draw_y[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= draw_y[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= draw_y[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= draw_y[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= draw_y[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= draw_y[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= draw_y[6].DB_MAX_OUTPUT_PORT_TYPE
color[0] <= <VCC>
color[1] <= <GND>
color[2] <= <VCC>


|top|datapath:d0|drawPath:d2|drawCounter:d0
clk => next~reg0.CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => delay[4].CLK
clk => delay[5].CLK
clk => delay[6].CLK
clk => delay[7].CLK
clk => delay[8].CLK
clk => delay[9].CLK
clk => delay[10].CLK
clk => delay[11].CLK
clk => delay[12].CLK
clk => delay[13].CLK
clk => delay[14].CLK
clk => delay[15].CLK
clk => delay[16].CLK
clk => delay[17].CLK
clk => delay[18].CLK
clk => delay[19].CLK
clk => delay[20].CLK
clk => delay[21].CLK
clk => delay[22].CLK
clk => delay[23].CLK
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => delay.OUTPUTSELECT
enable => next.OUTPUTSELECT
next <= next~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|seven_Segement_Decoder:h5
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[2] => out.IN0
in[2] => out.IN0
in[2] => out.IN0
in[2] => out.IN0
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1


|top|seven_Segement_Decoder:h4
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[2] => out.IN0
in[2] => out.IN0
in[2] => out.IN0
in[2] => out.IN0
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1


|top|seven_Segement_Decoder:h3
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[2] => out.IN0
in[2] => out.IN0
in[2] => out.IN0
in[2] => out.IN0
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1


|top|seven_Segement_Decoder:h2
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[2] => out.IN0
in[2] => out.IN0
in[2] => out.IN0
in[2] => out.IN0
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1


|top|seven_Segement_Decoder:h1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[2] => out.IN0
in[2] => out.IN0
in[2] => out.IN0
in[2] => out.IN0
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1


|top|seven_Segement_Decoder:h0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[2] => out.IN0
in[2] => out.IN0
in[2] => out.IN0
in[2] => out.IN0
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1


|top|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|top|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|top|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_m6m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m6m1:auto_generated.data_a[0]
data_a[1] => altsyncram_m6m1:auto_generated.data_a[1]
data_a[2] => altsyncram_m6m1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_m6m1:auto_generated.address_a[0]
address_a[1] => altsyncram_m6m1:auto_generated.address_a[1]
address_a[2] => altsyncram_m6m1:auto_generated.address_a[2]
address_a[3] => altsyncram_m6m1:auto_generated.address_a[3]
address_a[4] => altsyncram_m6m1:auto_generated.address_a[4]
address_a[5] => altsyncram_m6m1:auto_generated.address_a[5]
address_a[6] => altsyncram_m6m1:auto_generated.address_a[6]
address_a[7] => altsyncram_m6m1:auto_generated.address_a[7]
address_a[8] => altsyncram_m6m1:auto_generated.address_a[8]
address_a[9] => altsyncram_m6m1:auto_generated.address_a[9]
address_a[10] => altsyncram_m6m1:auto_generated.address_a[10]
address_a[11] => altsyncram_m6m1:auto_generated.address_a[11]
address_a[12] => altsyncram_m6m1:auto_generated.address_a[12]
address_a[13] => altsyncram_m6m1:auto_generated.address_a[13]
address_a[14] => altsyncram_m6m1:auto_generated.address_a[14]
address_b[0] => altsyncram_m6m1:auto_generated.address_b[0]
address_b[1] => altsyncram_m6m1:auto_generated.address_b[1]
address_b[2] => altsyncram_m6m1:auto_generated.address_b[2]
address_b[3] => altsyncram_m6m1:auto_generated.address_b[3]
address_b[4] => altsyncram_m6m1:auto_generated.address_b[4]
address_b[5] => altsyncram_m6m1:auto_generated.address_b[5]
address_b[6] => altsyncram_m6m1:auto_generated.address_b[6]
address_b[7] => altsyncram_m6m1:auto_generated.address_b[7]
address_b[8] => altsyncram_m6m1:auto_generated.address_b[8]
address_b[9] => altsyncram_m6m1:auto_generated.address_b[9]
address_b[10] => altsyncram_m6m1:auto_generated.address_b[10]
address_b[11] => altsyncram_m6m1:auto_generated.address_b[11]
address_b[12] => altsyncram_m6m1:auto_generated.address_b[12]
address_b[13] => altsyncram_m6m1:auto_generated.address_b[13]
address_b[14] => altsyncram_m6m1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m6m1:auto_generated.clock0
clock1 => altsyncram_m6m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_m6m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_m6m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_m6m1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_b[0] <= mux_ifb:mux3.result[0]
q_b[1] <= mux_ifb:mux3.result[1]
q_b[2] <= mux_ifb:mux3.result[2]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|top|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|top|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|top|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|top|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


