{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 17:09:36 2019 " "Info: Processing started: Wed Oct 09 17:09:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[0\]\$latch " "Warning: Node \"iordOut\[0\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[1\]\$latch " "Warning: Node \"iordOut\[1\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[2\]\$latch " "Warning: Node \"iordOut\[2\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[3\]\$latch " "Warning: Node \"iordOut\[3\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[4\]\$latch " "Warning: Node \"iordOut\[4\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[5\]\$latch " "Warning: Node \"iordOut\[5\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[6\]\$latch " "Warning: Node \"iordOut\[6\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[7\]\$latch " "Warning: Node \"iordOut\[7\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[8\]\$latch " "Warning: Node \"iordOut\[8\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[9\]\$latch " "Warning: Node \"iordOut\[9\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[10\]\$latch " "Warning: Node \"iordOut\[10\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[11\]\$latch " "Warning: Node \"iordOut\[11\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[12\]\$latch " "Warning: Node \"iordOut\[12\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[13\]\$latch " "Warning: Node \"iordOut\[13\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[14\]\$latch " "Warning: Node \"iordOut\[14\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[15\]\$latch " "Warning: Node \"iordOut\[15\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[16\]\$latch " "Warning: Node \"iordOut\[16\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[17\]\$latch " "Warning: Node \"iordOut\[17\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[18\]\$latch " "Warning: Node \"iordOut\[18\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[19\]\$latch " "Warning: Node \"iordOut\[19\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[20\]\$latch " "Warning: Node \"iordOut\[20\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[21\]\$latch " "Warning: Node \"iordOut\[21\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[22\]\$latch " "Warning: Node \"iordOut\[22\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[23\]\$latch " "Warning: Node \"iordOut\[23\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[24\]\$latch " "Warning: Node \"iordOut\[24\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[25\]\$latch " "Warning: Node \"iordOut\[25\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[26\]\$latch " "Warning: Node \"iordOut\[26\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[27\]\$latch " "Warning: Node \"iordOut\[27\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[28\]\$latch " "Warning: Node \"iordOut\[28\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[29\]\$latch " "Warning: Node \"iordOut\[29\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[30\]\$latch " "Warning: Node \"iordOut\[30\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iordOut\[31\]\$latch " "Warning: Node \"iordOut\[31\]\$latch\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "iordmux\[1\] " "Info: Assuming node \"iordmux\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "iordmux\[2\] " "Info: Assuming node \"iordmux\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux8~0 " "Info: Detected gated clock \"Mux8~0\" as buffer" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Mux8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "iordOut\[5\]\$latch iordmux\[0\] iordmux\[1\] 3.364 ns register " "Info: tsu for register \"iordOut\[5\]\$latch\" (data pin = \"iordmux\[0\]\", clock pin = \"iordmux\[1\]\") is 3.364 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.568 ns + Longest pin register " "Info: + Longest pin to register delay is 6.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns iordmux\[0\] 1 PIN PIN_R1 32 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R1; Fanout = 32; PIN Node = 'iordmux\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iordmux[0] } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.841 ns) + CELL(0.272 ns) 5.943 ns Mux5~0 2 COMB LCCOMB_X35_Y18_N2 1 " "Info: 2: + IC(4.841 ns) + CELL(0.272 ns) = 5.943 ns; Loc. = LCCOMB_X35_Y18_N2; Fanout = 1; COMB Node = 'Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.113 ns" { iordmux[0] Mux5~0 } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.366 ns) 6.568 ns iordOut\[5\]\$latch 3 REG LCCOMB_X35_Y18_N6 1 " "Info: 3: + IC(0.259 ns) + CELL(0.366 ns) = 6.568 ns; Loc. = LCCOMB_X35_Y18_N6; Fanout = 1; REG Node = 'iordOut\[5\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.625 ns" { Mux5~0 iordOut[5]$latch } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.468 ns ( 22.35 % ) " "Info: Total cell delay = 1.468 ns ( 22.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 77.65 % ) " "Info: Total interconnect delay = 5.100 ns ( 77.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.568 ns" { iordmux[0] Mux5~0 iordOut[5]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.568 ns" { iordmux[0] {} iordmux[0]~combout {} Mux5~0 {} iordOut[5]$latch {} } { 0.000ns 0.000ns 4.841ns 0.259ns } { 0.000ns 0.830ns 0.272ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.498 ns + " "Info: + Micro setup delay of destination is 0.498 ns" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iordmux\[1\] destination 3.702 ns - Shortest register " "Info: - Shortest clock path from clock \"iordmux\[1\]\" to destination register is 3.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns iordmux\[1\] 1 CLK PIN_K8 33 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_K8; Fanout = 33; CLK Node = 'iordmux\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iordmux[1] } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.053 ns) 1.403 ns Mux8~0 2 COMB LCCOMB_X39_Y18_N2 1 " "Info: 2: + IC(0.570 ns) + CELL(0.053 ns) = 1.403 ns; Loc. = LCCOMB_X39_Y18_N2; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.623 ns" { iordmux[1] Mux8~0 } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.000 ns) 2.690 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 32 " "Info: 3: + IC(1.287 ns) + CELL(0.000 ns) = 2.690 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'Mux8~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.287 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.053 ns) 3.702 ns iordOut\[5\]\$latch 4 REG LCCOMB_X35_Y18_N6 1 " "Info: 4: + IC(0.959 ns) + CELL(0.053 ns) = 3.702 ns; Loc. = LCCOMB_X35_Y18_N6; Fanout = 1; REG Node = 'iordOut\[5\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.012 ns" { Mux8~0clkctrl iordOut[5]$latch } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.886 ns ( 23.93 % ) " "Info: Total cell delay = 0.886 ns ( 23.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.816 ns ( 76.07 % ) " "Info: Total interconnect delay = 2.816 ns ( 76.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.702 ns" { iordmux[1] Mux8~0 Mux8~0clkctrl iordOut[5]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.702 ns" { iordmux[1] {} iordmux[1]~combout {} Mux8~0 {} Mux8~0clkctrl {} iordOut[5]$latch {} } { 0.000ns 0.000ns 0.570ns 1.287ns 0.959ns } { 0.000ns 0.780ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.568 ns" { iordmux[0] Mux5~0 iordOut[5]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.568 ns" { iordmux[0] {} iordmux[0]~combout {} Mux5~0 {} iordOut[5]$latch {} } { 0.000ns 0.000ns 4.841ns 0.259ns } { 0.000ns 0.830ns 0.272ns 0.366ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.702 ns" { iordmux[1] Mux8~0 Mux8~0clkctrl iordOut[5]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.702 ns" { iordmux[1] {} iordmux[1]~combout {} Mux8~0 {} Mux8~0clkctrl {} iordOut[5]$latch {} } { 0.000ns 0.000ns 0.570ns 1.287ns 0.959ns } { 0.000ns 0.780ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iordmux\[2\] iordOut\[19\] iordOut\[19\]\$latch 8.242 ns register " "Info: tco from clock \"iordmux\[2\]\" to destination pin \"iordOut\[19\]\" through register \"iordOut\[19\]\$latch\" is 8.242 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iordmux\[2\] source 3.879 ns + Longest register " "Info: + Longest clock path from clock \"iordmux\[2\]\" to source register is 3.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns iordmux\[2\] 1 CLK PIN_K7 33 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_K7; Fanout = 33; CLK Node = 'iordmux\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iordmux[2] } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.225 ns) 1.588 ns Mux8~0 2 COMB LCCOMB_X39_Y18_N2 1 " "Info: 2: + IC(0.583 ns) + CELL(0.225 ns) = 1.588 ns; Loc. = LCCOMB_X39_Y18_N2; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.808 ns" { iordmux[2] Mux8~0 } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.000 ns) 2.875 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 32 " "Info: 3: + IC(1.287 ns) + CELL(0.000 ns) = 2.875 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'Mux8~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.287 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.053 ns) 3.879 ns iordOut\[19\]\$latch 4 REG LCCOMB_X39_Y16_N22 1 " "Info: 4: + IC(0.951 ns) + CELL(0.053 ns) = 3.879 ns; Loc. = LCCOMB_X39_Y16_N22; Fanout = 1; REG Node = 'iordOut\[19\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.004 ns" { Mux8~0clkctrl iordOut[19]$latch } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.058 ns ( 27.28 % ) " "Info: Total cell delay = 1.058 ns ( 27.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.821 ns ( 72.72 % ) " "Info: Total interconnect delay = 2.821 ns ( 72.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.879 ns" { iordmux[2] Mux8~0 Mux8~0clkctrl iordOut[19]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.879 ns" { iordmux[2] {} iordmux[2]~combout {} Mux8~0 {} Mux8~0clkctrl {} iordOut[19]$latch {} } { 0.000ns 0.000ns 0.583ns 1.287ns 0.951ns } { 0.000ns 0.780ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.363 ns + Longest register pin " "Info: + Longest register to pin delay is 4.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iordOut\[19\]\$latch 1 REG LCCOMB_X39_Y16_N22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X39_Y16_N22; Fanout = 1; REG Node = 'iordOut\[19\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iordOut[19]$latch } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.431 ns) + CELL(1.932 ns) 4.363 ns iordOut\[19\] 2 PIN PIN_H11 0 " "Info: 2: + IC(2.431 ns) + CELL(1.932 ns) = 4.363 ns; Loc. = PIN_H11; Fanout = 0; PIN Node = 'iordOut\[19\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.363 ns" { iordOut[19]$latch iordOut[19] } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.932 ns ( 44.28 % ) " "Info: Total cell delay = 1.932 ns ( 44.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.431 ns ( 55.72 % ) " "Info: Total interconnect delay = 2.431 ns ( 55.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.363 ns" { iordOut[19]$latch iordOut[19] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.363 ns" { iordOut[19]$latch {} iordOut[19] {} } { 0.000ns 2.431ns } { 0.000ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.879 ns" { iordmux[2] Mux8~0 Mux8~0clkctrl iordOut[19]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.879 ns" { iordmux[2] {} iordmux[2]~combout {} Mux8~0 {} Mux8~0clkctrl {} iordOut[19]$latch {} } { 0.000ns 0.000ns 0.583ns 1.287ns 0.951ns } { 0.000ns 0.780ns 0.225ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.363 ns" { iordOut[19]$latch iordOut[19] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.363 ns" { iordOut[19]$latch {} iordOut[19] {} } { 0.000ns 2.431ns } { 0.000ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "iordOut\[2\]\$latch aluResult\[2\] iordmux\[2\] -0.883 ns register " "Info: th for register \"iordOut\[2\]\$latch\" (data pin = \"aluResult\[2\]\", clock pin = \"iordmux\[2\]\") is -0.883 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iordmux\[2\] destination 3.878 ns + Longest register " "Info: + Longest clock path from clock \"iordmux\[2\]\" to destination register is 3.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns iordmux\[2\] 1 CLK PIN_K7 33 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_K7; Fanout = 33; CLK Node = 'iordmux\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iordmux[2] } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.225 ns) 1.588 ns Mux8~0 2 COMB LCCOMB_X39_Y18_N2 1 " "Info: 2: + IC(0.583 ns) + CELL(0.225 ns) = 1.588 ns; Loc. = LCCOMB_X39_Y18_N2; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.808 ns" { iordmux[2] Mux8~0 } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.000 ns) 2.875 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 32 " "Info: 3: + IC(1.287 ns) + CELL(0.000 ns) = 2.875 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'Mux8~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.287 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.053 ns) 3.878 ns iordOut\[2\]\$latch 4 REG LCCOMB_X39_Y18_N4 1 " "Info: 4: + IC(0.950 ns) + CELL(0.053 ns) = 3.878 ns; Loc. = LCCOMB_X39_Y18_N4; Fanout = 1; REG Node = 'iordOut\[2\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.003 ns" { Mux8~0clkctrl iordOut[2]$latch } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.058 ns ( 27.28 % ) " "Info: Total cell delay = 1.058 ns ( 27.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.820 ns ( 72.72 % ) " "Info: Total interconnect delay = 2.820 ns ( 72.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.878 ns" { iordmux[2] Mux8~0 Mux8~0clkctrl iordOut[2]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.878 ns" { iordmux[2] {} iordmux[2]~combout {} Mux8~0 {} Mux8~0clkctrl {} iordOut[2]$latch {} } { 0.000ns 0.000ns 0.583ns 1.287ns 0.950ns } { 0.000ns 0.780ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.761 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns aluResult\[2\] 1 PIN PIN_K4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K4; Fanout = 1; PIN Node = 'aluResult\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluResult[2] } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.466 ns) + CELL(0.053 ns) 4.329 ns Mux2~0 2 COMB LCCOMB_X39_Y18_N24 1 " "Info: 2: + IC(3.466 ns) + CELL(0.053 ns) = 4.329 ns; Loc. = LCCOMB_X39_Y18_N24; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.519 ns" { aluResult[2] Mux2~0 } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.225 ns) 4.761 ns iordOut\[2\]\$latch 3 REG LCCOMB_X39_Y18_N4 1 " "Info: 3: + IC(0.207 ns) + CELL(0.225 ns) = 4.761 ns; Loc. = LCCOMB_X39_Y18_N4; Fanout = 1; REG Node = 'iordOut\[2\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.432 ns" { Mux2~0 iordOut[2]$latch } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.088 ns ( 22.85 % ) " "Info: Total cell delay = 1.088 ns ( 22.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.673 ns ( 77.15 % ) " "Info: Total interconnect delay = 3.673 ns ( 77.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.761 ns" { aluResult[2] Mux2~0 iordOut[2]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.761 ns" { aluResult[2] {} aluResult[2]~combout {} Mux2~0 {} iordOut[2]$latch {} } { 0.000ns 0.000ns 3.466ns 0.207ns } { 0.000ns 0.810ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.878 ns" { iordmux[2] Mux8~0 Mux8~0clkctrl iordOut[2]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.878 ns" { iordmux[2] {} iordmux[2]~combout {} Mux8~0 {} Mux8~0clkctrl {} iordOut[2]$latch {} } { 0.000ns 0.000ns 0.583ns 1.287ns 0.950ns } { 0.000ns 0.780ns 0.225ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.761 ns" { aluResult[2] Mux2~0 iordOut[2]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.761 ns" { aluResult[2] {} aluResult[2]~combout {} Mux2~0 {} iordOut[2]$latch {} } { 0.000ns 0.000ns 3.466ns 0.207ns } { 0.000ns 0.810ns 0.053ns 0.225ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 35 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4368 " "Info: Peak virtual memory: 4368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 17:09:36 2019 " "Info: Processing ended: Wed Oct 09 17:09:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
