
make file without automatic variables : { $@ , $^ ,$<}

output:operation.o program1.o
	@gcc operation.o program1.o -o output
operation.o:operation.c
	@gcc -c operation.c -o operation.o
program1.o:program1.c
	@gcc -c program1.c -o program1.o
.PHONY :clean
clean:
	rm -f *.o output

------------------------------------------------------------

make file with automatic variables:

output:operation.o program1.o
	@gcc $^ -o $@
operation.o:operation.c
	@gcc -c $< -o $@
program1.o:program1.c
	@gcc -c $< -o $@
	
.PHONY :clean
clean:
	@rm -f *.o output


---------------------------------------------------
DESCRIPTION FOR AUTOVARIABLE:


Common Automatic Variables:

	•	$@: The name of the target.
	•	$<: The first prerequisite (usually the input file).
	•	$^: All prerequisites.
	•	$?: All prerequisites that are newer than the target.

----------------------------------------------------------------

example program:

1.program1.c

	#include<stdio.h>
#include "operation.h"
int main(){
    int i=100;
    int x=10,y=5,z;
    z=add(x,y);
    printf("sum is: %d",z);
    return 0;
}

2.operation.h

 #ifndef OPERATION_H
#define OPERATION_H

int add(int a, int b);
int sub(int a, int b);

#endif

3.operation.c

#include  "operation.h"
int add(int x ,int y){ return x+y;}
int sub(int x, int y){return x-y;}

how to run these files?
have a look on make file you will get to know..

final makefile for the programs :

makefile
 prerequisites: store above example programs in a single folder 
 in terminal navigate to folder and run using "make" command 

terminal looks like ....

vaddikasulu@Vaddikasulu-MacBook-Air Thundersoft-work % cd file 
vaddikasulu@Vaddikasulu-MacBook-Air file % make
gcc -c operation.c -o operation.o
gcc -c program1.c -o program1.o
gcc operation.o program1.o -o output
vaddikasulu@Vaddikasulu-MacBook-Air file % ./ouput
zsh: no such file or directory: ./ouput
vaddikasulu@Vaddikasulu-MacBook-Air file % ./output 
sum is: 15                                                                                                



