# compile vhdl design source files
vhdl util_vector_logic_v2_0  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/1d19/hdl/util_vector_logic.vhd"
vhdl xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.vhd"
vhdl xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ip/design_1_xfft_0_0/sim/design_1_xfft_0_0.vhd"

# Do not sort compile order
nosort
