{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 442, "design__inferred_latch__count": 0, "design__instance__count": 1203, "design__instance__area": 9106.23, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0013189745368435979, "power__switching__total": 0.0010949961142614484, "power__leakage__total": 1.0710408560044016e-08, "power__total": 0.0024139813613146544, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.011076195829580316, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.011076195829580316, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.47460919870872176, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.660858386719334, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.017846502558675564, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.017846502558675564, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.064253826300496, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.8243859161988094, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -4.188331577885645, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.8243859161988094, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 9, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.008674033958836704, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.008674033958836704, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.26801042699289757, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.640401083622112, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 4, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.020185687026566194, "clock__skew__worst_setup": 0.007457951134420367, "timing__hold__ws": 0.2648876470920649, "timing__setup__ws": -1.0650716166035634, "timing__hold__tns": 0, "timing__setup__tns": -7.065068730023618, "timing__hold__wns": 0, "timing__setup__wns": -1.0650716166035634, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 28, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 118.56 129.28", "design__core__bbox": "5.52 10.88 112.7 116.96", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 147, "design__die__area": 15327.4, "design__core__area": 11369.7, "design__instance__count__stdcell": 1203, "design__instance__area__stdcell": 9106.23, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.800924, "design__instance__utilization__stdcell": 0.800924, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 145, "design__io__hpwl": 9147617, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 27235.9, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 63, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1103, "route__net__special": 2, "route__drc_errors__iter:1": 1308, "route__wirelength__iter:1": 31352, "route__drc_errors__iter:2": 855, "route__wirelength__iter:2": 30848, "route__drc_errors__iter:3": 530, "route__wirelength__iter:3": 30716, "route__drc_errors__iter:4": 345, "route__wirelength__iter:4": 30717, "route__drc_errors__iter:5": 311, "route__wirelength__iter:5": 30731, "route__drc_errors__iter:6": 160, "route__wirelength__iter:6": 30740, "route__drc_errors__iter:7": 38, "route__wirelength__iter:7": 30694, "route__drc_errors__iter:8": 38, "route__wirelength__iter:8": 30694, "route__drc_errors__iter:9": 38, "route__wirelength__iter:9": 30694, "route__drc_errors__iter:10": 0, "route__wirelength__iter:10": 30685, "route__drc_errors": 0, "route__wirelength": 30685, "route__vias": 8205, "route__vias__singlecut": 8205, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 306.33, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 14, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 14, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 14, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.00957212114443125, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.00957212114443125, "timing__hold__ws__corner:min_tt_025C_1v80": 0.4710948431360293, "timing__setup__ws__corner:min_tt_025C_1v80": 3.7838924176095143, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 14, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.01602901190481081, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.01602901190481081, "timing__hold__ws__corner:min_ss_100C_1v60": 1.0557337525239534, "timing__setup__ws__corner:min_ss_100C_1v60": -0.6067777563258012, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -2.1093127841407746, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -0.6067777563258012, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 7, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 14, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.007457951134420367, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.007457951134420367, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2648876470920649, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.682598441535488, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 14, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.013202606048783868, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.013202606048783868, "timing__hold__ws__corner:max_tt_025C_1v80": 0.47907784650922003, "timing__setup__ws__corner:max_tt_025C_1v80": 3.531104841804872, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 14, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.020185687026566194, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.020185687026566194, "timing__hold__ws__corner:max_ss_100C_1v60": 1.0750642902416168, "timing__setup__ws__corner:max_ss_100C_1v60": -1.0650716166035634, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -7.065068730023618, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -1.0650716166035634, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 12, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 14, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.010565965068607899, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.010565965068607899, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.27102507116807345, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.600241207061152, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 14, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 14, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79871, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79955, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00129237, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000982888, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000418897, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000982888, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000449, "ir__drop__worst": 0.00129, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 1, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}