{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1411388182478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1411388182479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 22 08:16:22 2014 " "Processing started: Mon Sep 22 08:16:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1411388182479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1411388182479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decoder2 -c Decoder2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decoder2 -c Decoder2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1411388182479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1411388182780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa-BHV " "Found design unit 1: fa-BHV" {  } { { "fa.vhd" "" { Text "C:/Users/Sean Thomas/Documents/EEL4712/Lab2/Part4/QuartusPart4/fa.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411388183286 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.vhd" "" { Text "C:/Users/Sean Thomas/Documents/EEL4712/Lab2/Part4/QuartusPart4/fa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411388183286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411388183286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-STR " "Found design unit 1: Decoder-STR" {  } { { "Decoder.vhd" "" { Text "C:/Users/Sean Thomas/Documents/EEL4712/Lab2/Part4/QuartusPart4/Decoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411388183289 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/Users/Sean Thomas/Documents/EEL4712/Lab2/Part4/QuartusPart4/Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411388183289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411388183289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder8-STR " "Found design unit 1: adder8-STR" {  } { { "adder8.vhd" "" { Text "C:/Users/Sean Thomas/Documents/EEL4712/Lab2/Part4/QuartusPart4/adder8.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411388183292 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder8 " "Found entity 1: adder8" {  } { { "adder8.vhd" "" { Text "C:/Users/Sean Thomas/Documents/EEL4712/Lab2/Part4/QuartusPart4/adder8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411388183292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411388183292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-STR " "Found design unit 1: adder-STR" {  } { { "adder.vhd" "" { Text "C:/Users/Sean Thomas/Documents/EEL4712/Lab2/Part4/QuartusPart4/adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411388183294 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/Sean Thomas/Documents/EEL4712/Lab2/Part4/QuartusPart4/adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411388183294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411388183294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2-STR " "Found design unit 1: decoder2-STR" {  } { { "Decoder2.vhd" "" { Text "C:/Users/Sean Thomas/Documents/EEL4712/Lab2/Part4/QuartusPart4/Decoder2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411388183297 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder2 " "Found entity 1: decoder2" {  } { { "Decoder2.vhd" "" { Text "C:/Users/Sean Thomas/Documents/EEL4712/Lab2/Part4/QuartusPart4/Decoder2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411388183297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411388183297 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "sum Decoder2.vhd(40) " "VHDL Interface Declaration error in Decoder2.vhd(40): interface object \"sum\" of mode out cannot be read. Change object mode to buffer." {  } { { "Decoder2.vhd" "" { Text "C:/Users/Sean Thomas/Documents/EEL4712/Lab2/Part4/QuartusPart4/Decoder2.vhd" 40 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Quartus II" 0 -1 1411388183298 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "I in sum out Decoder2.vhd(40) " "VHDL error at Decoder2.vhd(40): actual port \"sum\" of mode \"out\" cannot be associated with formal port \"I\" of mode \"in\"" {  } { { "Decoder2.vhd" "" { Text "C:/Users/Sean Thomas/Documents/EEL4712/Lab2/Part4/QuartusPart4/Decoder2.vhd" 40 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411388183299 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "sum Decoder2.vhd(40) " "VHDL error at Decoder2.vhd(40): can't read value of interface object \"sum\" of mode OUT" {  } { { "Decoder2.vhd" "" { Text "C:/Users/Sean Thomas/Documents/EEL4712/Lab2/Part4/QuartusPart4/Decoder2.vhd" 40 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Quartus II" 0 -1 1411388183309 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1411388183431 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 22 08:16:23 2014 " "Processing ended: Mon Sep 22 08:16:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1411388183431 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1411388183431 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1411388183431 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1411388183431 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1411388184031 ""}
