ResetHalt

; Set VBR to the beginning of what will be SRAM
; VBR is an absolute CPU register
writecontrolreg 0x0801 0x20000000

; Set RAMBAR1 (SRAM)
writecontrolreg 0x0C05 0x20000021

; Set FLASHBAR (Flash)
writecontrolreg 0x0C04 0x00000061

; Enable PST[3:0] signals
writemem.b 0x40100074 0x0F

;Start config for GPIO-n-MiniBus access to MRAM
;Do GPIO config first
; Enable CS1 pin function
writemem.b 0x4010006B 0x20

; Enable MB_A[7:0]
writemem.b 0x40100060 0xFF

; Enable MB_A[15:8]
writemem.b 0x40100061 0xFF

; Enable MB_A[19:16], CS, OE, RW
writemem.b 0x40100062 0xFF

; Enable MB_D[7:0]
writemem.w 0x40100090 0x5555

;Do MiniBus config seconf

; Config MCF_MB_CSAR
writemem.l 0x40000080 0x80000000

; Config MCF_MB_CSCR
writemem.l 0x40000088 0x00151140

; Config MCF_MB_CSMR
writemem.l 0x40000084 0x007F0001
;End config for GPIO-n-MiniBus access to MRAM
