// Seed: 403887861
module module_0;
  logic id_0;
  type_3(
      1, id_1, id_1, 1 & 1
  );
  assign id_0 = 1;
  assign id_1 = id_1;
endmodule
`timescale 1ps / 1ps
`define pp_0 0
