// Seed: 701181602
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire  id_11;
  wire  id_12;
  uwire id_13 = (1);
  genvar id_14;
  wire id_15, id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4, id_5, id_6;
  nor (id_2, id_4, id_5);
  module_0(
      id_4, id_6, id_3, id_2, id_1, id_4, id_5, id_5, id_3, id_6
  );
endmodule
