$date
	Sun Oct 23 07:59:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#449984
b10 !
1"
#449986
b10 &
b10 %
1$
#449987
0"
#449990
b1 &
1#
b1 %
#449994
b0 &
b0 %
0#
0$
#1463375
b10011 !
1"
#1463378
b10011 &
b10011 %
1$
#1463379
0"
#1463382
b111010 &
b111010 %
#1463386
b11101 &
b11101 %
#1463390
b1011000 &
b1011000 %
#1463394
b101100 &
b101100 %
#1463398
b10110 &
b10110 %
#1463402
b1011 &
b1011 %
#1463406
b100010 &
b100010 %
#1463410
b10001 &
b10001 %
#1463414
b110100 &
b110100 %
#1463418
b11010 &
b11010 %
#1463422
b1101 &
b1101 %
#1463426
b101000 &
b101000 %
#1463430
b10100 &
b10100 %
#1463434
b1010 &
b1010 %
#1463438
b101 &
b101 %
#1463442
b10000 &
b10000 %
#1463446
b1000 &
b1000 %
#1463450
b100 &
b100 %
#1463454
b10 &
b10 %
#1463458
b1 &
b1 %
1#
#1463462
b0 &
0#
b0 %
0$
#2458946
b1 &
b1 %
1$
b1 !
1"
#2458947
0"
#2458950
1#
#2458954
b0 &
b0 %
0#
0$
#4500012
