verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../vadd_2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../vadd_2.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" \
"../../../../vadd_2.gen/sources_1/bd/design_1/ipshared/d1d2/hdl/verilog/vadd_gen_s_axi.v" \
"../../../../vadd_2.gen/sources_1/bd/design_1/ipshared/d1d2/hdl/verilog/vadd.v" \
"../../../bd/design_1/ip/design_1_vadd_0_6/sim/design_1_vadd_0_6.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
