Coverage Report by instance with details

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/iRST
=== Design Unit: work.reset_synch
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iRST

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/reset_synch.sv
------------------------------------IF Branch------------------------------------
    12                                         4     Count coming in to IF
    12              1                          2     
    16              1                          2     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iRST --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/reset_synch.sv
    11              1                          4     
    13              1                          2     
    14              1                          2     
    17              1                          2     
    18              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iRST --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               FF1           0           1                               50.00 
                                               FF2           0           1                               50.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/iWRAP/iU_UWRP/iTX
=== Design Unit: work.UART_tx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        16        12    57.14%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iWRAP/iU_UWRP/iTX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
------------------------------------IF Branch------------------------------------
    33                                         3     Count coming in to IF
    33              1                          2     
    36              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    37                                         1     Count coming in to CASE
    39              1                    ***0***     
    41              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    51                                         3     Count coming in to IF
    51              1                          2     
    53              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    54                                         1     Count coming in to CASE
    56              1                    ***0***     
    58              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    68                                         3     Count coming in to IF
    68              1                          2     
    70              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    71                                         1     Count coming in to CASE
    73              1                    ***0***     
    75              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    83                                         3     Count coming in to IF
    83              1                          2     
    85              1                    ***0***     
    87              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    94                                         3     Count coming in to IF
    94              1                          2     
    96              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                        3     Count coming in to CASE
    108             1                          1     
    114             1                    ***0***     
                                               2     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    109                                        1     Count coming in to IF
    109             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    115                                  ***0***     Count coming in to IF
    115             1                    ***0***     
    118             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         0         1     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iWRAP/iU_UWRP/iTX --

  File ../src/UART_tx.sv
----------------Focused Condition View-------------------
Line       115 Item    1  (bit_cnt == 10)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (bit_cnt == 10)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (bit_cnt == 10)_0     -                             
  Row   2:    ***0***  (bit_cnt == 10)_1     -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        17        13    56.66%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iWRAP/iU_UWRP/iTX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
    28              1                          2     
    31              1                          3     
    35              1                          2     
    39              1                    ***0***     
    41              1                    ***0***     
    49              1                          3     
    52              1                          2     
    56              1                    ***0***     
    58              1                    ***0***     
    66              1                          3     
    69              1                          2     
    73              1                    ***0***     
    75              1                    ***0***     
    81              1                          3     
    84              1                          2     
    86              1                    ***0***     
    88              1                    ***0***     
    92              1                          3     
    95              1                          2     
    97              1                          1     
    100             1                          3     
    102             1                          3     
    103             1                          3     
    104             1                          3     
    105             1                          3     
    110             1                    ***0***     
    111             1                    ***0***     
    116             1                    ***0***     
    117             1                    ***0***     
    119             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         64         2        62     3.12%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iWRAP/iU_UWRP/iTX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                    baud_cnt[0-11]           0           0                                0.00 
                                      bit_cnt[0-3]           0           0                                0.00 
                                              init           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                                                  TRANSMIT           0        0.00 
                                          set_done           0           0                                0.00 
                                             shift           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                  TRANSMIT           0        0.00 
                                      transmitting           0           0                                0.00 
                                           tx_done           0           0                                0.00 
                                 tx_shift_reg[0-8]           0           0                                0.00 

Total Node Count     =         34 
Toggled Node Count   =          2 
Untoggled Node Count =         32 

Toggle Coverage      =       3.12% (2 of 64 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/iWRAP/iU_UWRP/iRX
=== Design Unit: work.UART_rx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        30        17        13    56.66%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iWRAP/iU_UWRP/iRX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
------------------------------------IF Branch------------------------------------
    27                                         3     Count coming in to IF
    27              1                          2     
    30              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                         3     Count coming in to IF
    46              1                          2     
    51              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    61                                         3     Count coming in to IF
    61              1                          2     
    63              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                         1     Count coming in to CASE
    67              1                    ***0***     
    69              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              2                    ***0***     
    67              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    79                                         3     Count coming in to IF
    79              1                          2     
    81              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    82                                         1     Count coming in to CASE
    84              1                    ***0***     
    86              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    94                                         3     Count coming in to IF
    94              1                          2     
    96              1                    ***0***     
    98              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    105                                        3     Count coming in to IF
    105             1                          2     
    107             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                        2     Count coming in to CASE
    119             1                          1     
    127             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    120                                        1     Count coming in to IF
    120             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    129                                  ***0***     Count coming in to IF
    129             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         0         3     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iWRAP/iU_UWRP/iRX --

  File ../src/UART_rx.sv
----------------Focused Condition View-------------------
Line       96 Item    1  (start | clr_rdy)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       start         N  '_1' not hit             Hit '_1'
     clr_rdy         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  start_0               ~clr_rdy                      
  Row   2:    ***0***  start_1               ~clr_rdy                      
  Row   3:          1  clr_rdy_0             ~start                        
  Row   4:    ***0***  clr_rdy_1             ~start                        

----------------Focused Condition View-------------------
Line       129 Item    1  (bit_cnt == 10)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (bit_cnt == 10)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (bit_cnt == 10)_0     -                             
  Row   2:    ***0***  (bit_cnt == 10)_1     -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        23        14    62.16%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iWRAP/iU_UWRP/iRX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
    25              1                          3     
    28              1                          2     
    29              1                          2     
    31              1                          1     
    32              1                          1     
    37              1                          2     
    41              1                          2     
    44              1                          3     
    48              1                          2     
    51              1                    ***0***     
    59              1                          3     
    62              1                          2     
    67              1                    ***0***     
    69              1                    ***0***     
    77              1                          3     
    80              1                          2     
    84              1                    ***0***     
    86              1                    ***0***     
    92              1                          3     
    95              1                          2     
    97              1                    ***0***     
    99              1                    ***0***     
    103             1                          3     
    106             1                          2     
    108             1                          1     
    111             1                          2     
    113             1                          2     
    114             1                          2     
    115             1                          2     
    116             1                          2     
    121             1                    ***0***     
    122             1                    ***0***     
    123             1                    ***0***     
    128             1                    ***0***     
    130             1                    ***0***     
    131             1                    ***0***     
    132             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68         2        66     2.94%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iWRAP/iU_UWRP/iRX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            RX_dff           0           0                                0.00 
                                        RX_mstable           0           0                                0.00 
                                    baud_cnt[0-11]           0           0                                0.00 
                                      bit_cnt[0-3]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                                                      RECV           0        0.00 
                                               rdy           0           0                                0.00 
                                         receiving           0           0                                0.00 
                                 rx_shift_reg[0-8]           0           0                                0.00 
                                           set_rdy           0           0                                0.00 
                                             shift           0           0                                0.00 
                                             start           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                      RECV           0        0.00 

Total Node Count     =         36 
Toggled Node Count   =          2 
Untoggled Node Count =         34 

Toggle Coverage      =       2.94% (2 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/iWRAP/iU_UWRP
=== Design Unit: work.UART
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         18         0        18     0.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iWRAP/iU_UWRP --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      rx_data[0-7]           0           0                                0.00 
                                            rx_rdy           0           0                                0.00 

Total Node Count     =          9 
Toggled Node Count   =          0 
Untoggled Node Count =          9 

Toggle Coverage      =       0.00% (0 of 18 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/iWRAP
=== Design Unit: work.UART_wrapper
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         9         7    56.25%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iWRAP

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_wrapper.sv
------------------------------------IF Branch------------------------------------
    38                                         3     Count coming in to IF
    38              1                          2     
    40              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    47                                         3     Count coming in to IF
    47              1                          2     
    49              1                    ***0***     
    51              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    58                                         3     Count coming in to IF
    58              1                          2     
    60              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    72                                         2     Count coming in to CASE
    73              1                          1     
    82              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    75                                         1     Count coming in to IF
    75              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    84                                   ***0***     Count coming in to IF
    84              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iWRAP --

  File ../src/UART_wrapper.sv
----------------Focused Condition View-------------------
Line       51 Item    1  (clr_cmd_rdy | rx_rdy)
Condition totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  clr_cmd_rdy         N  '_1' not hit             Hit '_1'
       rx_rdy         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  clr_cmd_rdy_0         ~rx_rdy                       
  Row   2:    ***0***  clr_cmd_rdy_1         ~rx_rdy                       
  Row   3:          1  rx_rdy_0              ~clr_cmd_rdy                  
  Row   4:    ***0***  rx_rdy_1              ~clr_cmd_rdy                  


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        13         9    59.09%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iWRAP --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_wrapper.sv
    33              1                          3     
    36              1                          3     
    39              1                          2     
    41              1                    ***0***     
    45              1                          3     
    48              1                          2     
    50              1                    ***0***     
    52              1                    ***0***     
    56              1                          3     
    59              1                          2     
    61              1                          1     
    65              1                          2     
    67              1                          2     
    68              1                          2     
    69              1                          2     
    70              1                          2     
    76              1                    ***0***     
    77              1                    ***0***     
    78              1                    ***0***     
    85              1                    ***0***     
    86              1                    ***0***     
    87              1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         46         2        44     4.34%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iWRAP --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        clr_rx_rdy           0           0                                0.00 
                                cmd_data_high[0-7]           0           0                                0.00 
                                       cmd_high_en           0           0                                0.00 
                                           cmd_rdy           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                                                       LSB           0        0.00 
                                      rx_data[0-7]           0           0                                0.00 
                                            rx_rdy           0           0                                0.00 
                                       set_cmd_rdy           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                       LSB           0        0.00 

Total Node Count     =         25 
Toggled Node Count   =          2 
Untoggled Node Count =         23 

Toggle Coverage      =       4.34% (2 of 46 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/iCMD
=== Design Unit: work.cmd_proc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        48        16        32    33.33%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iCMD

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/cmd_proc.sv
------------------------------------IF Branch------------------------------------
    47                                         3     Count coming in to IF
    47              1                          2     
    49              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                         3     Count coming in to IF
    56              1                          2     
    58              1                    ***0***     
    60              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    65                                         3     Count coming in to IF
    65              1                          2     
    67              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    93                                         3     Count coming in to IF
    93              1                          2     
    95              1                    ***0***     
    97              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    98                                   ***0***     Count coming in to IF
    98              1                    ***0***     
    100             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    113                                        1     Count coming in to IF
    113             1                    ***0***     
    114             1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    114                                        1     Count coming in to IF
    114             2                    ***0***     
    115             1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        3     Count coming in to IF
    125             1                          2     
    127             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    128                                  ***0***     Count coming in to IF
    128             1                    ***0***     
    130             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    146                                        3     Count coming in to IF
    146             1                          2     
    148             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    166                                        3     Count coming in to CASE
    169             1                          3     
    200             1                    ***0***     
    207             1                    ***0***     
    216             1                    ***0***     
    225             1                    ***0***     
    236             1                    ***0***     
Branch totals: 1 hit of 6 branches = 16.66%

------------------------------------IF Branch------------------------------------
    170                                        3     Count coming in to IF
    170             1                    ***0***     
                                               3     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    173                                  ***0***     Count coming in to CASE
    174             1                    ***0***     
    179             1                    ***0***     
    185             1                    ***0***     
    191             1                    ***0***     
    194             1                    ***0***     
Branch totals: 0 hits of 5 branches = 0.00%

------------------------------------IF Branch------------------------------------
    201                                  ***0***     Count coming in to IF
    201             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    209                                  ***0***     Count coming in to IF
    209             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    219                                  ***0***     Count coming in to IF
    219             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    228                                  ***0***     Count coming in to IF
    228             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         0         6     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iCMD --

  File ../src/cmd_proc.sv
----------------Focused Condition View-------------------
Line       98 Item    1  (inc_frwrd & ~&frwrd[9:8])
Condition totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
     inc_frwrd         N  No hits                  Hit '_0' and '_1'
  ~&frwrd[9:8]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  inc_frwrd_0           ~&frwrd[9:8]                  
  Row   2:    ***0***  inc_frwrd_1           ~&frwrd[9:8]                  
  Row   3:    ***0***  ~&frwrd[9:8]_0        inc_frwrd                     
  Row   4:    ***0***  ~&frwrd[9:8]_1        inc_frwrd                     

----------------Focused Condition View-------------------
Line       100 Item    1  (dec_frwrd & |frwrd)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   dec_frwrd         N  No hits                  Hit '_0' and '_1'
      |frwrd         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  dec_frwrd_0           |frwrd                        
  Row   2:    ***0***  dec_frwrd_1           |frwrd                        
  Row   3:    ***0***  |frwrd_0              dec_frwrd                     
  Row   4:    ***0***  |frwrd_1              dec_frwrd                     

----------------Focused Condition View-------------------
Line       209 Item    1  ((error > -48) && (error < 48))
Condition totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (error > -48)         N  No hits                  Hit '_0' and '_1'
   (error < 48)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (error > -48)_0       -                             
  Row   2:    ***0***  (error > -48)_1       (error < 48)                  
  Row   3:    ***0***  (error < 48)_0        (error > -48)                 
  Row   4:    ***0***  (error < 48)_1        (error > -48)                 


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      70        32        38    45.71%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iCMD --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/cmd_proc.sv
    36              1                          2     
    37              1                          2     
    38              1                          2     
    46              1                          3     
    48              1                          2     
    50              1                          1     
    55              1                          3     
    57              1                          2     
    59              1                    ***0***     
    61              1                    ***0***     
    64              1                          3     
    66              1                          2     
    68              1                    ***0***     
    71              1                          2     
    92              1                          3     
    94              1                          2     
    96              1                    ***0***     
    99              1                    ***0***     
    101             1                    ***0***     
    113             1                          2     
    124             1                          3     
    126             1                          2     
    129             1                    ***0***     
    131             1                    ***0***     
    134             1                          2     
    145             1                          3     
    147             1                          2     
    149             1                          1     
    152             1                          3     
    154             1                          3     
    155             1                          3     
    156             1                          3     
    157             1                          3     
    158             1                          3     
    159             1                          3     
    160             1                          3     
    161             1                          3     
    162             1                          3     
    163             1                          3     
    164             1                          3     
    171             1                    ***0***     
    175             1                    ***0***     
    176             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    182             1                    ***0***     
    186             1                    ***0***     
    187             1                    ***0***     
    188             1                    ***0***     
    192             1                    ***0***     
    195             1                    ***0***     
    202             1                    ***0***     
    203             1                    ***0***     
    208             1                    ***0***     
    210             1                    ***0***     
    211             1                    ***0***     
    212             1                    ***0***     
    217             1                    ***0***     
    218             1                    ***0***     
    220             1                    ***0***     
    221             1                    ***0***     
    226             1                    ***0***     
    227             1                    ***0***     
    229             1                    ***0***     
    230             1                    ***0***     
    231             1                    ***0***     
    232             1                    ***0***     
    237             1                    ***0***     
    238             1                    ***0***     
    239             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        194         2       192     1.03%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iCMD --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       clr_cmd_rdy           0           0                                0.00 
                                         clr_frwrd           0           0                                0.00 
                                    cntrIR_delayed           0           0                                0.00 
                                      cntrIR_rised           0           0                                0.00 
                                   dec_amount[0-9]           0           0                                0.00 
                                         dec_frwrd           0           0                                0.00 
                             desired_heading[0-11]           0           0                                0.00 
                                   err_nudge[0-11]           0           0                                0.00 
                                        fanfare_go           0           0                                0.00 
                                        frwrd[0-9]           0           0                                0.00 
                                   inc_amount[0-9]           0           0                                0.00 
                                         inc_frwrd           0           0                                0.00 
                                          move_cmd           0           0                                0.00 
                                         move_done           0           0                                0.00 
                                            moving           0           0                                0.00 
                                         nxt_state               ENUM type       Value       Count 
                                                                       CAL           0        0.00 
                                                                      MOVE           0        0.00 
                                                                   RAMP_UP           0        0.00 
                                                                 RAMP_DOWN           0        0.00 
                                                                      TOUR           0        0.00 
                                      op_code[0-3]           0           0                                0.00 
                                  raw_heading[0-7]           0           0                                0.00 
                                         send_resp           0           0                                0.00 
                                       sq_cmd[0-3]           0           0                                0.00 
                                     sq_count[0-3]           0           0                                0.00 
                              squares_to_move[0-3]           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                       CAL           0        0.00 
                                                                      MOVE           0        0.00 
                                                                   RAMP_UP           0        0.00 
                                                                 RAMP_DOWN           0        0.00 
                                                                      TOUR           0        0.00 
                                          strt_cal           0           0                                0.00 
                                           tour_go           0           0                                0.00 

Total Node Count     =        103 
Toggled Node Count   =          2 
Untoggled Node Count =        101 

Toggle Coverage      =       1.03% (2 of 194 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/iTL
=== Design Unit: work.TourLogic
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        71        19        52    26.76%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iTL

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourLogic.sv
------------------------------------IF Branch------------------------------------
    30                                         3     Count coming in to IF
    30              1                          2     
    40              1                    ***0***     
    48              1                    ***0***     
    52              1                    ***0***     
    56              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 6 branches = 33.33%

------------------------------------IF Branch------------------------------------
    65                                         3     Count coming in to IF
    65              1                          2     
    67              1                    ***0***     
    69              1                    ***0***     
    71              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    78                                         3     Count coming in to IF
    78              1                          2     
    80              1                    ***0***     
    82              1                    ***0***     
    84              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    91                                         3     Count coming in to IF
    91              1                          2     
    93              1                    ***0***     
    95              1                    ***0***     
    97              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    105                                        3     Count coming in to IF
    105             1                          2     
    107             1                    ***0***     
    109             1                          1     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    117                                        1     Count coming in to IF
    117             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        3     Count coming in to IF
    125             1                          2     
    127             1                    ***0***     
    129             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    136                                        1     Count coming in to IF
    136             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    147                                        3     Count coming in to IF
    147             1                          2     
    149             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    164                                        3     Count coming in to CASE
    166             1                          1     
    173             1                    ***0***     
    179             1                    ***0***     
    184             1                    ***0***     
    208             1                    ***0***     
    220             1                          2     
Branch totals: 2 hits of 6 branches = 33.33%

------------------------------------IF Branch------------------------------------
    167                                        1     Count coming in to IF
    167             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    187                                  ***0***     Count coming in to IF
    187             1                    ***0***     
    198             1                    ***0***     
    202             1                    ***0***     
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    189                                  ***0***     Count coming in to IF
    189             1                    ***0***     
    193             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    211                                  ***0***     Count coming in to IF
    211             1                    ***0***     
    215             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    238                                  ***0***     Count coming in to IF
    238             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    239                                  ***0***     Count coming in to IF
    239             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    261                                  ***0***     Count coming in to CASE
    262             1                    ***0***     
    265             1                    ***0***     
    268             1                    ***0***     
    271             1                    ***0***     
    274             1                    ***0***     
    277             1                    ***0***     
    280             1                    ***0***     
    283             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    301                                  ***0***     Count coming in to CASE
    302             1                    ***0***     
    305             1                    ***0***     
    308             1                    ***0***     
    311             1                    ***0***     
    314             1                    ***0***     
    317             1                    ***0***     
    320             1                    ***0***     
    323             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         0         5     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iTL --

  File ../src/TourLogic.sv
----------------Focused Condition View-------------------
Line       189 Item    1  (move_num == 23)
Condition totals: 0 of 1 input term covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (move_num == 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (move_num == 23)_0    -                             
  Row   2:    ***0***  (move_num == 23)_1    -                             

----------------Focused Condition View-------------------
Line       198 Item    1  (move_try != 128)
Condition totals: 0 of 1 input term covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (move_try != 128)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (move_try != 128)_0   -                             
  Row   2:    ***0***  (move_try != 128)_1   -                             

----------------Focused Condition View-------------------
Line       211 Item    1  (last_move[move_num-1] == 128)
Condition totals: 0 of 1 input term covered = 0.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
  (last_move[move_num-1] == 128)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:    ***0***  (last_move[move_num-1] == 128)_0  -                             
  Row   2:    ***0***  (last_move[move_num-1] == 128)_1  -                             

----------------Focused Condition View-------------------
Line       238 Item    1  (((xpos + off_x(try)) < 5) && ((ypos + off_y(try)) < 5))
Condition totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  ((xpos + off_x(try)) < 5)         N  No hits                  Hit '_0' and '_1'
  ((ypos + off_y(try)) < 5)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  ((xpos + off_x(try)) < 5)_0  -                             
  Row   2:    ***0***  ((xpos + off_x(try)) < 5)_1  ((ypos + off_y(try)) < 5)     
  Row   3:    ***0***  ((ypos + off_y(try)) < 5)_0  ((xpos + off_x(try)) < 5)     
  Row   4:    ***0***  ((ypos + off_y(try)) < 5)_1  ((xpos + off_x(try)) < 5)     


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      99        33        66    33.33%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iTL --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourLogic.sv
    28              1                          3     
    33              1                          2     
    33              2                         10     
    34              1                         10     
    34              2                         50     
    35              1                         50     
    42              1                    ***0***     
    42              2                    ***0***     
    43              1                    ***0***     
    43              2                    ***0***     
    44              1                    ***0***     
    50              1                    ***0***     
    54              1                    ***0***     
    57              1                    ***0***     
    63              1                          3     
    66              1                          2     
    68              1                    ***0***     
    70              1                    ***0***     
    72              1                    ***0***     
    76              1                          3     
    79              1                          2     
    81              1                    ***0***     
    83              1                    ***0***     
    85              1                    ***0***     
    89              1                          3     
    92              1                          2     
    94              1                    ***0***     
    96              1                    ***0***     
    98              1                    ***0***     
    103             1                          3     
    106             1                          2     
    108             1                    ***0***     
    110             1                          1     
    115             1                          1     
    118             1                    ***0***     
    123             1                          3     
    126             1                          2     
    128             1                    ***0***     
    130             1                    ***0***     
    134             1                          1     
    137             1                    ***0***     
    146             1                          3     
    148             1                          2     
    150             1                          1     
    154             1                          3     
    156             1                          3     
    157             1                          3     
    158             1                          3     
    159             1                          3     
    160             1                          3     
    161             1                          3     
    162             1                          3     
    163             1                          3     
    169             1                    ***0***     
    170             1                    ***0***     
    174             1                    ***0***     
    175             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    186             1                    ***0***     
    188             1                    ***0***     
    190             1                    ***0***     
    191             1                    ***0***     
    195             1                    ***0***     
    199             1                    ***0***     
    204             1                    ***0***     
    209             1                    ***0***     
    210             1                    ***0***     
    213             1                    ***0***     
    217             1                    ***0***     
    221             1                          2     
    225             1                          2     
    235             1                    ***0***     
    236             1                    ***0***     
    237             1                    ***0***     
    237             2                    ***0***     
    240             1                    ***0***     
    243             1                    ***0***     
    245             1                    ***0***     
    257             1                    ***0***     
    263             1                    ***0***     
    266             1                    ***0***     
    269             1                    ***0***     
    272             1                    ***0***     
    275             1                    ***0***     
    278             1                    ***0***     
    281             1                    ***0***     
    284             1                    ***0***     
    287             1                    ***0***     
    299             1                    ***0***     
    303             1                    ***0***     
    306             1                    ***0***     
    309             1                    ***0***     
    312             1                    ***0***     
    315             1                    ***0***     
    318             1                    ***0***     
    321             1                    ***0***     
    324             1                    ***0***     
    327             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        128         2       126     1.56%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iTL --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           back_up           0           0                                0.00 
                                              calc           0           0                                0.00 
                                              done           0           0                                0.00 
                                        init_board           0           0                                0.00 
                                       making_move           0           0                                0.00 
                                     move_num[0-4]           0           0                                0.00 
                                     move_try[0-7]           0           0                                0.00 
                                         nxt_state               ENUM type       Value       Count 
                                                                      INIT           0        0.00 
                                                                  POSSIBLE           0        0.00 
                                                                 MAKE_MOVE           0        0.00 
                                                                    BACKUP           0        0.00 
                                        shift_left           0           0                                0.00 
                                             start           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                      INIT           0        0.00 
                                                                  POSSIBLE           0        0.00 
                                                                 MAKE_MOVE           0        0.00 
                                                                    BACKUP           0        0.00 
                                   update_position           0           0                                0.00 
                                           x[0-31]           0           0                                0.00 
                                           xx[0-2]           0           0                                0.00 
                                           yy[0-2]           0           0                                0.00 

Total Node Count     =         69 
Toggled Node Count   =          2 
Untoggled Node Count =         67 

Toggle Coverage      =       1.56% (2 of 128 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/iTC
=== Design Unit: work.TourCmd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        39        10        29    25.64%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iTC

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourCmd.sv
------------------------------------IF Branch------------------------------------
    58                                         3     Count coming in to IF
    58              1                          2     
    60              1                    ***0***     
    62              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    71                                         2     Count coming in to IF
    71              1                          2     
    73              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    74                                   ***0***     Count coming in to IF
    74              1                    ***0***     
    76              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    86                                         1     Count coming in to CASE
    87              1                    ***0***     
    92              1                    ***0***     
    97              1                    ***0***     
    102             1                    ***0***     
    107             1                    ***0***     
    112             1                    ***0***     
    117             1                    ***0***     
    122             1                    ***0***     
    127             1                          1     
Branch totals: 1 hit of 9 branches = 11.11%

------------------------------------IF Branch------------------------------------
    135                                        1     Count coming in to IF
    135             1                    ***0***     
    135             2                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                        2     Count coming in to IF
    137             1                    ***0***     
    137             2                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    147                                        3     Count coming in to IF
    147             1                          2     
    149             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    162                                        4     Count coming in to CASE
    172             1                    ***0***     
    180             1                    ***0***     
    188             1                    ***0***     
    197             1                    ***0***     
    164             1                          4     
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------IF Branch------------------------------------
    165                                        4     Count coming in to IF
    165             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    175                                  ***0***     Count coming in to IF
    175             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    182                                  ***0***     Count coming in to IF
    182             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    192                                  ***0***     Count coming in to IF
    192             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    200                                  ***0***     Count coming in to IF
    200             1                    ***0***     
    202             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         0         5     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iTC --

  File ../src/TourCmd.sv
----------------Focused Condition View-------------------
Line       74 Item    1  (mv_indx == 23)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (mv_indx == 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (mv_indx == 23)_0     -                             
  Row   2:    ***0***  (mv_indx == 23)_1     -                             

----------------Focused Condition View-------------------
Line       200 Item    1  (send_resp & (mv_indx == 23))
Condition totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
        send_resp         N  No hits                  Hit '_0' and '_1'
  (mv_indx == 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  send_resp_0           (mv_indx == 23)               
  Row   2:    ***0***  send_resp_1           (mv_indx == 23)               
  Row   3:    ***0***  (mv_indx == 23)_0     send_resp                     
  Row   4:    ***0***  (mv_indx == 23)_1     send_resp                     

----------------Focused Condition View-------------------
Line       202 Item    1  (send_resp & (mv_indx < 23))
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
       send_resp         N  No hits                  Hit '_0' and '_1'
  (mv_indx < 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  send_resp_0           (mv_indx < 23)                
  Row   2:    ***0***  send_resp_1           (mv_indx < 23)                
  Row   3:    ***0***  (mv_indx < 23)_0      send_resp                     
  Row   4:    ***0***  (mv_indx < 23)_1      send_resp                     


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      58        20        38    34.48%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iTC --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourCmd.sv
    42              1                          1     
    56              1                          3     
    59              1                          2     
    61              1                    ***0***     
    63              1                    ***0***     
    70              1                          2     
    72              1                          2     
    75              1                    ***0***     
    77              1                    ***0***     
    85              1                          1     
    88              1                    ***0***     
    89              1                    ***0***     
    93              1                    ***0***     
    94              1                    ***0***     
    98              1                    ***0***     
    99              1                    ***0***     
    103             1                    ***0***     
    104             1                    ***0***     
    108             1                    ***0***     
    109             1                    ***0***     
    113             1                    ***0***     
    114             1                    ***0***     
    118             1                    ***0***     
    119             1                    ***0***     
    123             1                    ***0***     
    124             1                    ***0***     
    128             1                          1     
    129             1                          1     
    135             1                          2     
    137             1                          3     
    146             1                          3     
    148             1                          2     
    150             1                          1     
    153             1                          4     
    155             1                          4     
    156             1                          4     
    157             1                          4     
    158             1                          4     
    159             1                          4     
    160             1                          4     
    166             1                    ***0***     
    167             1                    ***0***     
    168             1                    ***0***     
    173             1                    ***0***     
    174             1                    ***0***     
    176             1                    ***0***     
    181             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
    189             1                    ***0***     
    190             1                    ***0***     
    191             1                    ***0***     
    193             1                    ***0***     
    198             1                    ***0***     
    199             1                    ***0***     
    201             1                    ***0***     
    203             1                    ***0***     
    204             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        150         2       148     1.33%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iTC --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       X_cmd[0-15]           0           0                                0.00 
                                       Y_cmd[0-15]           0           0                                0.00 
                                       clr_mv_indx           0           0                                0.00 
                                    cmd_TOUR[0-15]           0           0                                0.00 
                                      cmd_rdy_TOUR           0           0                                0.00 
                                      encoded_move               ENUM type       Value       Count 
                                                                      N2W1           0        0.00 
                                                                      N2E1           0        0.00 
                                                                      W2N1           0        0.00 
                                                                      W2S1           0        0.00 
                                                                      S2W1           0        0.00 
                                                                      S2E1           0        0.00 
                                                                      E2S1           0        0.00 
                                                                      E2N1           0        0.00 
                                            inc_mv           0           0                                0.00 
                                      mv_indx[0-4]           0           0                                0.00 
                                  mv_vert_or_horiz           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                                                    Y_MOVE           0        0.00 
                                                                    Y_HOLD           0        0.00 
                                                                    X_MOVE           0        0.00 
                                                                    X_HOLD           0        0.00 
                                         resp[0-7]           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                    Y_MOVE           0        0.00 
                                                                    Y_HOLD           0        0.00 
                                                                    X_MOVE           0        0.00 
                                                                    X_HOLD           0        0.00 
                                             usurp           0           0                                0.00 

Total Node Count     =         84 
Toggled Node Count   =          2 
Untoggled Node Count =         82 

Toggle Coverage      =       1.33% (2 of 150 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/iNEMO/iSPI
=== Design Unit: work.SPI_mnrch
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        35        35         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iNEMO/iSPI

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_mnrch.sv
------------------------------------IF Branch------------------------------------
    27                                        71     Count coming in to IF
    27              1                          2     
    29              1                          2     
    31              1                         32     
                                              35     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                     66582     Count coming in to IF
    40              1                          5     
    42              1                      65537     
    44              1                       1040     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                        83     Count coming in to IF
    56              1                         32     
                                              51     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                        85     Count coming in to IF
    62              1                          2     
    64              1                          2     
    66              1                         32     
                                              49     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                         9     Count coming in to IF
    76              1                          2     
    80              1                          2     
    84              1                          2     
                                               3     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    92                                        74     Count coming in to IF
    92              1                          2     
    94              1                         72     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                      140     Count coming in to CASE
    108             1                          4     
    112             1                         64     
    118             1                         62     
    128             1                          4     
    138             1                          6     
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                        4     Count coming in to IF
    109             1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                       64     Count coming in to IF
    113             1                         32     
                                              32     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    119                                       62     Count coming in to IF
    119             1                          2     
    123             1                         30     
                                              30     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    131                                        4     Count coming in to IF
    131             1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    140                                        6     Count coming in to IF
    140             1                          3     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        47         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iNEMO/iSPI --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_mnrch.sv
    26              1                         71     
    28              1                          2     
    30              1                          2     
    32              1                         32     
    39              1                      66582     
    41              1                          5     
    43              1                      65537     
    45              1                       1040     
    51              1                       1044     
    52              1                       1044     
    55              1                         83     
    57              1                         32     
    61              1                         85     
    63              1                          2     
    65              1                          2     
    67              1                         32     
    75              1                          9     
    77              1                          2     
    78              1                          2     
    81              1                          2     
    82              1                          2     
    85              1                          2     
    86              1                          2     
    91              1                         74     
    93              1                          2     
    95              1                         72     
    99              1                        140     
    100             1                        140     
    101             1                        140     
    102             1                        140     
    103             1                        140     
    104             1                        140     
    105             1                        140     
    110             1                          2     
    114             1                         32     
    115             1                         32     
    120             1                          2     
    121             1                          2     
    124             1                         30     
    125             1                         30     
    132             1                          2     
    133             1                          2     
    134             1                          2     
    139             1                          6     
    141             1                          3     
    142             1                          3     
    143             1                          3     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        114       114         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iNEMO/iSPI --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         62 
Toggled Node Count   =         62 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (114 of 114 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/iNEMO/iINT
=== Design Unit: work.inertial_integrator
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        34        18        16    52.94%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iNEMO/iINT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inertial_integrator.sv
------------------------------------IF Branch------------------------------------
    57                                         3     Count coming in to IF
    57              1                          2     
    59              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    76                                         3     Count coming in to CASE
    77              1                          1     
    85              1                    ***0***     
    94              1                          2     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    78                                         1     Count coming in to IF
    78              1                    ***0***     
    82              1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    87                                   ***0***     Count coming in to IF
    87              1                    ***0***     
    91              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                         2     Count coming in to IF
    96              1                    ***0***     
    100             1                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    112                                        1     Count coming in to IF
    112             1                    ***0***     
    112             2                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    121                                        2     Count coming in to IF
    121             1                    ***0***     
                                               2     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                  ***0***     Count coming in to IF
    122             1                    ***0***     
    122             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    130                                        3     Count coming in to IF
    130             1                          2     
    132             1                    ***0***     
    134             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    146                                        3     Count coming in to IF
    146             1                          2     
    150             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    156                                        2     Count coming in to IF
    156             1                    ***0***     
    157             1                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    157                                        2     Count coming in to IF
    157             2                    ***0***     
    158             1                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    165                                        3     Count coming in to IF
    165             1                          2     
    167             1                    ***0***     
    169             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    184                                        3     Count coming in to IF
    184             1                          2     
    186             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       9         0         9     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iNEMO/iINT --

  File ../src/inertial_integrator.sv
----------------Focused Condition View-------------------
Line       156 Item    1  ((~rghtIR & compensate_offset) & lftIR)
Condition totals: 0 of 3 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
             rghtIR         N  No hits                  Hit '_0' and '_1'
  compensate_offset         N  No hits                  Hit '_0' and '_1'
              lftIR         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  rghtIR_0              (lftIR && compensate_offset)  
  Row   2:    ***0***  rghtIR_1              (lftIR && compensate_offset)  
  Row   3:    ***0***  compensate_offset_0   (lftIR && ~rghtIR)            
  Row   4:    ***0***  compensate_offset_1   (lftIR && ~rghtIR)            
  Row   5:          1  lftIR_0               (~rghtIR & compensate_offset) 
  Row   6:    ***0***  lftIR_1               (~rghtIR & compensate_offset) 

----------------Focused Condition View-------------------
Line       157 Item    1  ((~lftIR & compensate_offset) & rghtIR)
Condition totals: 0 of 3 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
              lftIR         N  No hits                  Hit '_0' and '_1'
  compensate_offset         N  No hits                  Hit '_0' and '_1'
             rghtIR         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_0               (rghtIR && compensate_offset) 
  Row   2:    ***0***  lftIR_1               (rghtIR && compensate_offset) 
  Row   3:    ***0***  compensate_offset_0   (rghtIR && ~lftIR)            
  Row   4:    ***0***  compensate_offset_1   (rghtIR && ~lftIR)            
  Row   5:          1  rghtIR_0              (~lftIR & compensate_offset)  
  Row   6:    ***0***  rghtIR_1              (~lftIR & compensate_offset)  

----------------Focused Condition View-------------------
Line       169 Item    1  (vld_ff2 && (~compensate_offset || moving))
Condition totals: 0 of 3 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
            vld_ff2         N  '_1' not hit             Hit '_1'
  compensate_offset         N  No hits                  Hit '_0' and '_1'
             moving         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  vld_ff2_0             -                             
  Row   2:    ***0***  vld_ff2_1             (~compensate_offset || moving)
  Row   3:    ***0***  compensate_offset_0   vld_ff2                       
  Row   4:    ***0***  compensate_offset_1   (vld_ff2 && ~moving)          
  Row   5:    ***0***  moving_0              (vld_ff2 && compensate_offset)
  Row   6:    ***0***  moving_1              (vld_ff2 && compensate_offset)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      50        33        17    66.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iNEMO/iINT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inertial_integrator.sv
    56              1                          3     
    58              1                          2     
    60              1                          1     
    65              1                          3     
    69              1                          3     
    70              1                          3     
    71              1                          3     
    72              1                          3     
    73              1                          3     
    74              1                          3     
    79              1                    ***0***     
    80              1                    ***0***     
    81              1                    ***0***     
    83              1                          1     
    86              1                    ***0***     
    88              1                    ***0***     
    89              1                    ***0***     
    90              1                    ***0***     
    92              1                    ***0***     
    95              1                          2     
    97              1                    ***0***     
    98              1                    ***0***     
    99              1                    ***0***     
    101             1                          2     
    111             1                          1     
    112             1                          1     
    119             1                          2     
    120             1                          2     
    122             1                    ***0***     
    129             1                          3     
    131             1                          2     
    133             1                    ***0***     
    135             1                    ***0***     
    138             1                          2     
    145             1                          3     
    147             1                          2     
    148             1                          2     
    149             1                          2     
    151             1                          1     
    152             1                          1     
    153             1                          1     
    156             1                          4     
    164             1                          3     
    166             1                          2     
    168             1                    ***0***     
    176             1                    ***0***     
    183             1                          3     
    185             1                          2     
    193             1                    ***0***     
    202             1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        328         2       326     0.60%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iNEMO/iINT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                          cal_done           0           0                                0.00 
                                    clr_integrator           0           0                                0.00 
                                     clr_smpl_cntr           0           0                                0.00 
                                 compensate_offset           0           0                                0.00 
                                      en_smpl_cntr           0           0                                0.00 
                                      enough_smpls           0           0                                0.00 
                                            nstate               ENUM type       Value       Count 
                                                               CALIBRATING           0        0.00 
                                                                   RUNNING           0        0.00 
                                   prod_rate[0-23]           0           0                                0.00 
                                 raw_heading[0-12]           0           0                                0.00 
                                               rdy           0           0                                0.00 
                                   smpl_cntr[0-11]           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                               CALIBRATING           0        0.00 
                                                                   RUNNING           0        0.00 
                                           vld_ff1           0           0                                0.00 
                                           vld_ff2           0           0                                0.00 
                                    yaw_comp[0-18]           0           0                                0.00 
                                  yaw_fusion[0-18]           0           0                                0.00 
                                     yaw_int[0-26]           0           0                                0.00 
                                     yaw_off[0-18]           0           0                                0.00 
                                  yaw_scaled[0-18]           0           0                                0.00 

Total Node Count     =        167 
Toggled Node Count   =          2 
Untoggled Node Count =        165 

Toggle Coverage      =       0.60% (2 of 328 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/iNEMO
=== Design Unit: work.inert_intf
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        32        20        12    62.50%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iNEMO

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inert_intf.sv
------------------------------------IF Branch------------------------------------
    64                                         3     Count coming in to IF
    64              1                          2     
    67              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                     66582     Count coming in to IF
    75              1                          5     
    77              1                      66577     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                        37     Count coming in to IF
    83              1                          2     
    85              1                    ***0***     
                                              35     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    90                                        37     Count coming in to IF
    90              1                          2     
    92              1                    ***0***     
                                              35     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    104                                        7     Count coming in to IF
    104             1                          2     
    106             1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                    66584     Count coming in to CASE
    119             1                      65537     
    127             1                        523     
    135             1                        522     
    143             1                    ***0***     
    151             1                    ***0***     
    160             1                    ***0***     
    167             1                    ***0***     
                                               2     All False Count
Branch totals: 4 hits of 8 branches = 50.00%

------------------------------------IF Branch------------------------------------
    121                                    65537     Count coming in to IF
    121             1                          1     
                                           65536     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                      523     Count coming in to IF
    129             1                          2     
                                             521     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    137                                      522     Count coming in to IF
    137             1                          1     
                                             521     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    145                                  ***0***     Count coming in to IF
    145             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    153                                  ***0***     Count coming in to IF
    153             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    161                                  ***0***     Count coming in to IF
    161             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      45        32        13    71.11%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iNEMO --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inert_intf.sv
    63              1                          3     
    65              1                          2     
    66              1                          2     
    68              1                          1     
    69              1                          1     
    74              1                      66582     
    76              1                          5     
    78              1                      66577     
    82              1                         37     
    84              1                          2     
    86              1                    ***0***     
    89              1                         37     
    91              1                          2     
    93              1                    ***0***     
    96              1                          2     
    103             1                          7     
    105             1                          2     
    107             1                          5     
    110             1                      66584     
    111             1                      66584     
    112             1                      66584     
    113             1                      66584     
    114             1                      66584     
    115             1                      66584     
    116             1                      66584     
    120             1                      65537     
    122             1                          1     
    123             1                          1     
    128             1                        523     
    130             1                          2     
    131             1                          2     
    136             1                        522     
    138             1                          1     
    139             1                          1     
    144             1                    ***0***     
    146             1                    ***0***     
    147             1                    ***0***     
    152             1                    ***0***     
    154             1                    ***0***     
    155             1                    ***0***     
    156             1                    ***0***     
    162             1                    ***0***     
    163             1                    ***0***     
    168             1                    ***0***     
    169             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        188        83       105    44.14%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iNEMO --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             C_Y_H           0           0                                0.00 
                                             C_Y_L           0           0                                0.00 
                                            INT_FF           0           0                                0.00 
                                          INT_temp           0           0                                0.00 
                                         YawH[0-7]           0           0                                0.00 
                                         YawL[0-7]           0           0                                0.00 
                                            cmd[0]           0           0                                0.00 
                                            cmd[1]           1           0                               50.00 
                                          cmd[2-4]           0           0                                0.00 
                                            cmd[6]           0           1                               50.00 
                                            cmd[7]           0           0                                0.00 
                                            cmd[8]           1           0                               50.00 
                                            cmd[9]           0           0                                0.00 
                                           cmd[11]           1           0                               50.00 
                                           cmd[12]           0           1                               50.00 
                                        cmd[13-15]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                                                    GET_YL           0        0.00 
                                                                    GET_YH           0        0.00 
                                                                  ASRT_VLD           0        0.00 
                                                                  WAIT_INT           0        0.00 
                                             state               ENUM type       Value       Count 
                                                                    GET_YL           0        0.00 
                                                                    GET_YH           0        0.00 
                                                                  ASRT_VLD           0        0.00 
                                                                  WAIT_INT           0        0.00 
                                               vld           0           0                                0.00 
                                      yaw_rt[0-15]           0           0                                0.00 

Total Node Count     =        101 
Toggled Node Count   =         42 
Untoggled Node Count =         59 

Toggle Coverage      =      44.14% (83 of 188 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/iCNTRL
=== Design Unit: work.PID
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        34        23        11    67.64%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iCNTRL

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PID.sv
------------------------------------IF Branch------------------------------------
    36                                         1     Count coming in to IF
    36              1                    ***0***     
    37              1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    37                                         1     Count coming in to IF
    37              2                    ***0***     
    38              1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    47                                         3     Count coming in to IF
    47              1                          2     
    49              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    73                                         3     Count coming in to IF
    73              1                          2     
    75              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                         3     Count coming in to IF
    79              1                    ***0***     
    79              2                          3     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    96                                         3     Count coming in to IF
    96              1                          2     
    98              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    103                                        3     Count coming in to IF
    103             1                          2     
    106             1                    ***0***     
    108             1                          1     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    125                                        3     Count coming in to IF
    125             1                          2     
    129             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    142                                        3     Count coming in to IF
    142             1                          2     
    144             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    151                                        1     Count coming in to IF
    151             1                    ***0***     
    152             1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    152                                        1     Count coming in to IF
    152             2                    ***0***     
    153             1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    180                                        3     Count coming in to IF
    180             1                          2     
    185             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    212                                        1     Count coming in to IF
    212             1                    ***0***     
    212             2                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    218                                        2     Count coming in to IF
    218             1                    ***0***     
    218             2                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    224                                        2     Count coming in to IF
    224             1                    ***0***     
    224             2                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    225                                        2     Count coming in to IF
    225             1                    ***0***     
    225             2                          2     
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      14         0        14     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iCNTRL --

  File ../src/PID.sv
----------------Focused Condition View-------------------
Line       36 Item    1  (error[11] & ~&error[10:9])
Condition totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      error[11]         N  '_1' not hit             Hit '_1'
  ~&error[10:9]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  error[11]_0           ~&error[10:9]                 
  Row   2:    ***0***  error[11]_1           ~&error[10:9]                 
  Row   3:    ***0***  ~&error[10:9]_0       error[11]                     
  Row   4:    ***0***  ~&error[10:9]_1       error[11]                     

----------------Focused Condition View-------------------
Line       37 Item    1  (~error[11] & |error[10:9])
Condition totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
     error[11]         N  No hits                  Hit '_0' and '_1'
  |error[10:9]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  error[11]_0           |error[10:9]                  
  Row   2:    ***0***  error[11]_1           |error[10:9]                  
  Row   3:          1  |error[10:9]_0        ~error[11]                    
  Row   4:    ***0***  |error[10:9]_1        ~error[11]                    

----------------Focused Condition View-------------------
Line       79 Item    1  (err_vld_p & ~I_overflow)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   err_vld_p         N  '_1' not hit             Hit '_1'
  I_overflow         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  err_vld_p_0           ~I_overflow                   
  Row   2:    ***0***  err_vld_p_1           ~I_overflow                   
  Row   3:    ***0***  I_overflow_0          err_vld_p                     
  Row   4:    ***0***  I_overflow_1          err_vld_p                     

----------------Focused Condition View-------------------
Line       151 Item    1  (D_diff[9] & ~&D_diff[8:6])
Condition totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      D_diff[9]         N  '_1' not hit             Hit '_1'
  ~&D_diff[8:6]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  D_diff[9]_0           ~&D_diff[8:6]                 
  Row   2:    ***0***  D_diff[9]_1           ~&D_diff[8:6]                 
  Row   3:    ***0***  ~&D_diff[8:6]_0       D_diff[9]                     
  Row   4:    ***0***  ~&D_diff[8:6]_1       D_diff[9]                     

----------------Focused Condition View-------------------
Line       152 Item    1  (~D_diff[9] & |D_diff[8:6])
Condition totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
     D_diff[9]         N  No hits                  Hit '_0' and '_1'
  |D_diff[8:6]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  D_diff[9]_0           |D_diff[8:6]                  
  Row   2:    ***0***  D_diff[9]_1           |D_diff[8:6]                  
  Row   3:          1  |D_diff[8:6]_0        ~D_diff[9]                    
  Row   4:    ***0***  |D_diff[8:6]_1        ~D_diff[9]                    

----------------Focused Condition View-------------------
Line       212 Item    1  (~PID_term[13] & lft_spd_raw[10])
Condition totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
     PID_term[13]         N  No hits                  Hit '_0' and '_1'
  lft_spd_raw[10]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  PID_term[13]_0        lft_spd_raw[10]               
  Row   2:    ***0***  PID_term[13]_1        lft_spd_raw[10]               
  Row   3:          1  lft_spd_raw[10]_0     ~PID_term[13]                 
  Row   4:    ***0***  lft_spd_raw[10]_1     ~PID_term[13]                 

----------------Focused Condition View-------------------
Line       218 Item    1  (PID_term[13] & rght_spd_raw[10])
Condition totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
      PID_term[13]         N  No hits                  Hit '_0' and '_1'
  rght_spd_raw[10]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  PID_term[13]_0        rght_spd_raw[10]              
  Row   2:    ***0***  PID_term[13]_1        rght_spd_raw[10]              
  Row   3:    ***0***  rght_spd_raw[10]_0    PID_term[13]                  
  Row   4:    ***0***  rght_spd_raw[10]_1    PID_term[13]                  


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        44         3    93.61%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iCNTRL --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PID.sv
    36              1                          2     
    46              1                          3     
    48              1                          2     
    50              1                          1     
    52              1                          2     
    62              1                          2     
    64              1                          3     
    72              1                          3     
    74              1                          2     
    76              1                          1     
    79              1                          4     
    81              1                          2     
    95              1                          3     
    97              1                          2     
    99              1                          1     
    102             1                          3     
    104             1                          2     
    107             1                    ***0***     
    109             1                          1     
    123             1                          3     
    126             1                          2     
    127             1                          2     
    130             1                    ***0***     
    131             1                    ***0***     
    141             1                          3     
    143             1                          2     
    145             1                          1     
    148             1                          2     
    151             1                          2     
    156             1                          2     
    163             1                          2     
    164             1                          2     
    179             1                          3     
    181             1                          2     
    182             1                          2     
    183             1                          2     
    186             1                          1     
    187             1                          1     
    188             1                          1     
    192             1                          2     
    199             1                          2     
    209             1                          3     
    212             1                          3     
    215             1                          3     
    218             1                          3     
    224             1                          3     
    225             1                          3     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        706         3       703     0.42%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iCNTRL --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       D_diff[0-9]           0           0                                0.00 
                                   D_diff_sat[0-6]           0           0                                0.00 
                                    D_err_dff[0-9]           0           0                                0.00 
                                   D_prev_err[0-9]           0           0                                0.00 
                                 D_prev_err_p[0-9]           0           0                                0.00 
                                      D_term[0-12]           0           0                                0.00 
                                    D_term_p[0-13]           0           0                                0.00 
                              D_term_sign_ex[0-13]           0           0                                0.00 
                                        I_overflow           0           0                                0.00 
                                       I_sum[0-14]           0           0                                0.00 
                                       I_term[0-8]           0           0                                0.00 
                                    I_term_p[0-13]           0           0                                0.00 
                              I_term_sign_ex[0-13]           0           0                                0.00 
                                    PID_term[0-13]           0           0                                0.00 
                                      P_term[0-13]           0           0                                0.00 
                                    P_term_p[0-13]           0           0                                0.00 
                                      err_sat[0-9]           0           0                                0.00 
                                    err_sat_p[0-9]           0           0                                0.00 
                                           err_vld           0           0                                0.00 
                                         err_vld_p           0           0                                0.00 
                                       error[0-11]           0           0                                0.00 
                                        frwrd[0-9]           0           0                                0.00 
                                  frwrd_z_ex[0-10]           0           0                                0.00 
                                  integrator[0-14]           0           0                                0.00 
                                     lft_spd[0-10]           0           0                                0.00 
                                 lft_spd_raw[0-10]           0           0                                0.00 
                                 lft_spd_sat[0-10]           0           0                                0.00 
                                            moving           0           0                                0.00 
                                          moving_p           0           0                                0.00 
                                    rght_spd[0-10]           0           0                                0.00 
                                rght_spd_raw[0-10]           0           0                                0.00 
                                rght_spd_sat[0-10]           0           0                                0.00 
                                             rst_n           0           1                               50.00 
                                     sampled[0-14]           0           0                                0.00 
                             sign_ex_err_sat[0-14]           0           0                                0.00 

Total Node Count     =        353 
Toggled Node Count   =          1 
Untoggled Node Count =        352 

Toggle Coverage      =       0.42% (3 of 706 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/iMTR/LModulator
=== Design Unit: work.PWM11
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iMTR/LModulator

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
------------------------------------IF Branch------------------------------------
    17                                     66582     Count coming in to IF
    17              1                          5     
    19              1                      66577     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    34                                     66579     Count coming in to IF
    34              1                          2     
    36              1                      66577     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                     66577     Count coming in to IF
    37              1                      33792     
    39              1                      32785     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iMTR/LModulator --

  File ../src/PWM11.sv
----------------Focused Condition View-------------------
Line       37 Item    1  (cnt < duty)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iMTR/LModulator --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
    15              1                      66582     
    18              1                          5     
    20              1                      66577     
    32              1                      66579     
    35              1                          2     
    38              1                      33792     
    40              1                      32785     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         26        26         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iMTR/LModulator --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         13 
Toggled Node Count   =         13 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (26 of 26 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/iMTR/RModulator
=== Design Unit: work.PWM11
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iMTR/RModulator

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
------------------------------------IF Branch------------------------------------
    17                                     66582     Count coming in to IF
    17              1                          5     
    19              1                      66577     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    34                                     66579     Count coming in to IF
    34              1                          2     
    36              1                      66577     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                     66577     Count coming in to IF
    37              1                      33792     
    39              1                      32785     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iMTR/RModulator --

  File ../src/PWM11.sv
----------------Focused Condition View-------------------
Line       37 Item    1  (cnt < duty)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iMTR/RModulator --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
    15              1                      66582     
    18              1                          5     
    20              1                      66577     
    32              1                      66579     
    35              1                          2     
    38              1                      33792     
    40              1                      32785     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         26        26         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iMTR/RModulator --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         13 
Toggled Node Count   =         13 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (26 of 26 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/iMTR
=== Design Unit: work.MtrDrv
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iMTR --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/MtrDrv.sv
    15              1                          2     
    16              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44         0        44     0.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iMTR --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       Lduty[0-10]           0           0                                0.00 
                                       Rduty[0-10]           0           0                                0.00 

Total Node Count     =         22 
Toggled Node Count   =          0 
Untoggled Node Count =         22 

Toggle Coverage      =       0.00% (0 of 44 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/iIR/iDUTY
=== Design Unit: work.PWM3
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iIR/iDUTY

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
------------------------------------IF Branch------------------------------------
    142                                    66582     Count coming in to IF
    142             1                          5     
    144             1                      66577     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    154                                    17287     Count coming in to IF
    154             1                          2     
    156             1                      16005     
    158             1                        640     
                                             640     All False Count
Branch totals: 4 hits of 4 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iIR/iDUTY --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
    141             1                      66582     
    143             1                          5     
    145             1                      66577     
    148             1                      66590     
    153             1                      17287     
    155             1                          2     
    157             1                      16005     
    159             1                        640     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12        12         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iIR/iDUTY --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =          6 
Toggled Node Count   =          6 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (12 of 12 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/iIR
=== Design Unit: work.IR_intf
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        22        19         3    86.36%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iIR

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
------------------------------------IF Branch------------------------------------
    27                                     66582     Count coming in to IF
    27              1                          5     
    29              1                      66577     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    48                                        13     Count coming in to IF
    48              1                          2     
    50              1                         11     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                        13     Count coming in to IF
    57              1                          2     
    60              1                          5     
                                               6     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    69                                        13     Count coming in to IF
    69              1                          2     
    72              1                          5     
                                               6     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                     66579     Count coming in to IF
    82              1                          2     
    84              1                    ***0***     
    86              1                      66577     
                                         ***0***     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    93                                        13     Count coming in to IF
    93              1                          2     
    96              1                          5     
                                               6     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    106                                       13     Count coming in to IF
    106             1                          2     
    108             1                    ***0***     
                                              11     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    113                                       10     Count coming in to IF
    113             1                          5     
    113             2                          5     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iIR --

  File ../src/IR_intf.sv
----------------Focused Condition View-------------------
Line       108 Item    1  (smpl_IRs_FF1 && blankover)
Condition totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  smpl_IRs_FF1         N  '_1' not hit             Hit '_1'
     blankover         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  smpl_IRs_FF1_0        -                             
  Row   2:    ***0***  smpl_IRs_FF1_1        blankover                     
  Row   3:          1  blankover_0           smpl_IRs_FF1                  
  Row   4:    ***0***  blankover_1           smpl_IRs_FF1                  


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      32        30         2    93.75%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iIR --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
    26              1                      66582     
    28              1                          5     
    30              1                      66577     
    33              1                      66579     
    34              1                      66579     
    35              1                      66579     
    47              1                         13     
    49              1                          2     
    51              1                         11     
    56              1                         13     
    58              1                          2     
    59              1                          2     
    61              1                          5     
    62              1                          5     
    68              1                         13     
    70              1                          2     
    71              1                          2     
    73              1                          5     
    74              1                          5     
    81              1                      66579     
    83              1                          2     
    85              1                    ***0***     
    87              1                      66577     
    92              1                         13     
    94              1                          2     
    95              1                          2     
    97              1                          5     
    98              1                          5     
    105             1                         13     
    107             1                          2     
    109             1                    ***0***     
    113             1                         11     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        110        76        34    69.09%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/iIR --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                blanking_timer[16]           0           1                               50.00 
                             blanking_timer[17-22]           0           0                                0.00 
                                         blankover           0           0                                0.00 
                                            cntrIR           0           0                                0.00 
                                        cntrIR_FF1           0           0                                0.00 
                                        cntrIR_FF2           0           0                                0.00 
                                         cntr_rise           0           0                                0.00 
                                           duty[1]           0           0                                0.00 
                                             lftIR           0           0                                0.00 
                                         lftIR_FF1           0           0                                0.00 
                                            rghtIR           0           0                                0.00 
                                        rghtIR_FF1           0           0                                0.00 
                                      smpl_tmr[16]           0           1                               50.00 

Total Node Count     =         55 
Toggled Node Count   =         37 
Untoggled Node Count =         18 

Toggle Coverage      =      69.09% (76 of 110 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT/ICHRG
=== Design Unit: work.charge
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        39        11        28    28.20%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/ICHRG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/charge.sv
------------------------------------IF Branch------------------------------------
    37                                     66582     Count coming in to IF
    37              1                          5     
    39              1                      66577     
    41              1                    ***0***     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    60                                     66582     Count coming in to IF
    60              1                          5     
    62              1                      66577     
    64              1                    ***0***     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    78                                         3     Count coming in to IF
    78              1                          2     
    80              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    81                                         1     Count coming in to IF
    81              1                    ***0***     
    83              1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    90                                         3     Count coming in to IF
    90              1                          2     
    92              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    104                                        3     Count coming in to CASE
    107             1                          3     
    115             1                    ***0***     
    128             1                    ***0***     
    139             1                    ***0***     
    150             1                    ***0***     
    161             1                    ***0***     
    172             1                    ***0***     
Branch totals: 1 hit of 7 branches = 14.28%

------------------------------------IF Branch------------------------------------
    110                                        3     Count coming in to IF
    110             1                    ***0***     
                                               3     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    117                                  ***0***     Count coming in to IF
    117             1                    ***0***     
    122             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    130                                  ***0***     Count coming in to IF
    130             1                    ***0***     
    135             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141             1                    ***0***     
    146             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    152                                  ***0***     Count coming in to IF
    152             1                    ***0***     
    157             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    163                                  ***0***     Count coming in to IF
    163             1                    ***0***     
    168             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    174                                  ***0***     Count coming in to IF
    174             1                    ***0***     
    179             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      13         0        13     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/ICHRG --

  File ../src/charge.sv
----------------Focused Condition View-------------------
Line       81 Item    1  (freq_cnt < duty)
Condition totals: 0 of 1 input term covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (freq_cnt < duty)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (freq_cnt < duty)_0   -                             
  Row   2:    ***0***  (freq_cnt < duty)_1   -                             

----------------Focused Condition View-------------------
Line       117 Item    1  (clk_cntr >= 8388608)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (clk_cntr >= 8388608)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (clk_cntr >= 8388608)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 8388608)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1  (freq_cnt >= 31888)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 31888)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 31888)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 31888)_1  -                             

----------------Focused Condition View-------------------
Line       130 Item    1  (clk_cntr >= 8388608)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (clk_cntr >= 8388608)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (clk_cntr >= 8388608)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 8388608)_1  -                             

----------------Focused Condition View-------------------
Line       135 Item    1  (freq_cnt >= 23900)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 23900)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 23900)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 23900)_1  -                             

----------------Focused Condition View-------------------
Line       141 Item    1  (clk_cntr >= 8388608)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (clk_cntr >= 8388608)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (clk_cntr >= 8388608)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 8388608)_1  -                             

----------------Focused Condition View-------------------
Line       146 Item    1  (freq_cnt >= 18961)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 18961)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 18961)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 18961)_1  -                             

----------------Focused Condition View-------------------
Line       152 Item    1  (clk_cntr >= 12582912)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (clk_cntr >= 12582912)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (clk_cntr >= 12582912)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 12582912)_1  -                             

----------------Focused Condition View-------------------
Line       157 Item    1  (freq_cnt >= 15944)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 15944)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 15944)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 15944)_1  -                             

----------------Focused Condition View-------------------
Line       163 Item    1  (clk_cntr >= 4194304)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (clk_cntr >= 4194304)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (clk_cntr >= 4194304)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 4194304)_1  -                             

----------------Focused Condition View-------------------
Line       168 Item    1  (freq_cnt >= 18961)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 18961)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 18961)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 18961)_1  -                             

----------------Focused Condition View-------------------
Line       174 Item    1  (clk_cntr >= 12582912)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (clk_cntr >= 12582912)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (clk_cntr >= 12582912)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 12582912)_1  -                             

----------------Focused Condition View-------------------
Line       179 Item    1  (freq_cnt >= 15944)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 15944)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 15944)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 15944)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      53        19        34    35.84%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/ICHRG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/charge.sv
    36              1                      66582     
    38              1                          5     
    40              1                      66577     
    42              1                    ***0***     
    59              1                      66582     
    61              1                          5     
    63              1                      66577     
    65              1                    ***0***     
    77              1                          3     
    79              1                          2     
    82              1                    ***0***     
    84              1                          1     
    89              1                          3     
    91              1                          2     
    93              1                          1     
    96              1                          3     
    99              1                          3     
    100             1                          3     
    101             1                          3     
    102             1                          3     
    108             1                          3     
    109             1                          3     
    111             1                    ***0***     
    116             1                    ***0***     
    118             1                    ***0***     
    119             1                    ***0***     
    120             1                    ***0***     
    123             1                    ***0***     
    129             1                    ***0***     
    131             1                    ***0***     
    132             1                    ***0***     
    133             1                    ***0***     
    136             1                    ***0***     
    140             1                    ***0***     
    142             1                    ***0***     
    143             1                    ***0***     
    144             1                    ***0***     
    147             1                    ***0***     
    151             1                    ***0***     
    153             1                    ***0***     
    154             1                    ***0***     
    155             1                    ***0***     
    158             1                    ***0***     
    162             1                    ***0***     
    164             1                    ***0***     
    165             1                    ***0***     
    166             1                    ***0***     
    169             1                    ***0***     
    173             1                    ***0***     
    175             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    180             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        220         5       215     2.27%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT/ICHRG --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                    clk_cntr[0-31]           0           0                                0.00 
                                      clk_cntr_clr           0           0                                0.00 
                                        duty[0-31]           0           0                                0.00 
                                    freq_cnt[0-31]           0           0                                0.00 
                                     freq_cntr_clr           0           0                                0.00 
                                                go           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                                                   G6_note           0        0.00 
                                                                   C7_note           0        0.00 
                                                                 E7_note_1           0        0.00 
                                                                 G7_note_1           0        0.00 
                                                                 E7_note_2           0        0.00 
                                                                 G7_note_2           0        0.00 
                                             piezo           0           0                                0.00 
                                           piezo_n           0           0                                0.00 
                                             rst_n           0           1                               50.00 
                                             state               ENUM type       Value       Count 
                                                                   G6_note           0        0.00 
                                                                   C7_note           0        0.00 
                                                                 E7_note_1           0        0.00 
                                                                 G7_note_1           0        0.00 
                                                                 E7_note_2           0        0.00 
                                                                 G7_note_2           0        0.00 

Total Node Count     =        117 
Toggled Node Count   =          3 
Untoggled Node Count =        114 

Toggle Coverage      =       2.27% (5 of 220 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iDUT
=== Design Unit: work.KnightsTour
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        250         1       249     0.40%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iDUT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                          cal_done           0           0                                0.00 
                                       clr_cmd_rdy           0           0                                0.00 
                                         cmd[0-15]           0           0                                0.00 
                                    cmd_UART[0-15]           0           0                                0.00 
                                           cmd_rdy           0           0                                0.00 
                                      cmd_rdy_UART           0           0                                0.00 
                                            cntrIR           0           0                                0.00 
                                       error[0-11]           0           0                                0.00 
                                        fanfare_go           0           0                                0.00 
                                        frwrd[0-9]           0           0                                0.00 
                                     heading[0-11]           0           0                                0.00 
                                       heading_rdy           0           0                                0.00 
                                             lftIR           0           0                                0.00 
                                     lft_spd[0-10]           0           0                                0.00 
                                         move[0-7]           0           0                                0.00 
                                            moving           0           0                                0.00 
                                      mv_indx[0-4]           0           0                                0.00 
                                         resp[0-7]           0           0                                0.00 
                                         resp_sent           0           0                                0.00 
                                            rghtIR           0           0                                0.00 
                                    rght_spd[0-10]           0           0                                0.00 
                                             rst_n           0           1                               50.00 
                                         send_resp           0           0                                0.00 
                                        start_tour           0           0                                0.00 
                                          strt_cal           0           0                                0.00 
                                           tour_go           0           0                                0.00 

Total Node Count     =        125 
Toggled Node Count   =          0 
Untoggled Node Count =        125 

Toggle Coverage      =       0.40% (1 of 250 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iRMT/iU_RCOM/iTX
=== Design Unit: work.UART_tx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        16        12    57.14%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iRMT/iU_RCOM/iTX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
------------------------------------IF Branch------------------------------------
    33                                         3     Count coming in to IF
    33              1                          2     
    36              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    37                                         1     Count coming in to CASE
    39              1                    ***0***     
    41              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    51                                         3     Count coming in to IF
    51              1                          2     
    53              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    54                                         1     Count coming in to CASE
    56              1                    ***0***     
    58              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    68                                         3     Count coming in to IF
    68              1                          2     
    70              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    71                                         1     Count coming in to CASE
    73              1                    ***0***     
    75              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    83                                         3     Count coming in to IF
    83              1                          2     
    85              1                    ***0***     
    87              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    94                                         3     Count coming in to IF
    94              1                          2     
    96              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                        2     Count coming in to CASE
    108             1                          1     
    114             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    109                                        1     Count coming in to IF
    109             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    115                                  ***0***     Count coming in to IF
    115             1                    ***0***     
    118             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         0         1     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iRMT/iU_RCOM/iTX --

  File ../src/UART_tx.sv
----------------Focused Condition View-------------------
Line       115 Item    1  (bit_cnt == 10)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (bit_cnt == 10)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (bit_cnt == 10)_0     -                             
  Row   2:    ***0***  (bit_cnt == 10)_1     -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        17        13    56.66%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iRMT/iU_RCOM/iTX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
    28              1                          2     
    31              1                          3     
    35              1                          2     
    39              1                    ***0***     
    41              1                    ***0***     
    49              1                          3     
    52              1                          2     
    56              1                    ***0***     
    58              1                    ***0***     
    66              1                          3     
    69              1                          2     
    73              1                    ***0***     
    75              1                    ***0***     
    81              1                          3     
    84              1                          2     
    86              1                    ***0***     
    88              1                    ***0***     
    92              1                          3     
    95              1                          2     
    97              1                          1     
    100             1                          2     
    102             1                          2     
    103             1                          2     
    104             1                          2     
    105             1                          2     
    110             1                    ***0***     
    111             1                    ***0***     
    116             1                    ***0***     
    117             1                    ***0***     
    119             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         64         2        62     3.12%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iRMT/iU_RCOM/iTX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                    baud_cnt[0-11]           0           0                                0.00 
                                      bit_cnt[0-3]           0           0                                0.00 
                                              init           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                                                  TRANSMIT           0        0.00 
                                          set_done           0           0                                0.00 
                                             shift           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                  TRANSMIT           0        0.00 
                                      transmitting           0           0                                0.00 
                                           tx_done           0           0                                0.00 
                                 tx_shift_reg[0-8]           0           0                                0.00 

Total Node Count     =         34 
Toggled Node Count   =          2 
Untoggled Node Count =         32 

Toggle Coverage      =       3.12% (2 of 64 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iRMT/iU_RCOM/iRX
=== Design Unit: work.UART_rx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        30        17        13    56.66%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iRMT/iU_RCOM/iRX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
------------------------------------IF Branch------------------------------------
    27                                         3     Count coming in to IF
    27              1                          2     
    30              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                         3     Count coming in to IF
    46              1                          2     
    51              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    61                                         3     Count coming in to IF
    61              1                          2     
    63              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                         1     Count coming in to CASE
    67              1                    ***0***     
    69              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              2                    ***0***     
    67              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    79                                         3     Count coming in to IF
    79              1                          2     
    81              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    82                                         1     Count coming in to CASE
    84              1                    ***0***     
    86              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    94                                         3     Count coming in to IF
    94              1                          2     
    96              1                    ***0***     
    98              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    105                                        3     Count coming in to IF
    105             1                          2     
    107             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                        2     Count coming in to CASE
    119             1                          1     
    127             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    120                                        1     Count coming in to IF
    120             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    129                                  ***0***     Count coming in to IF
    129             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         0         3     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iRMT/iU_RCOM/iRX --

  File ../src/UART_rx.sv
----------------Focused Condition View-------------------
Line       96 Item    1  (start | clr_rdy)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       start         N  '_1' not hit             Hit '_1'
     clr_rdy         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  start_0               ~clr_rdy                      
  Row   2:    ***0***  start_1               ~clr_rdy                      
  Row   3:          1  clr_rdy_0             ~start                        
  Row   4:    ***0***  clr_rdy_1             ~start                        

----------------Focused Condition View-------------------
Line       129 Item    1  (bit_cnt == 10)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (bit_cnt == 10)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (bit_cnt == 10)_0     -                             
  Row   2:    ***0***  (bit_cnt == 10)_1     -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        23        14    62.16%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iRMT/iU_RCOM/iRX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
    25              1                          3     
    28              1                          2     
    29              1                          2     
    31              1                          1     
    32              1                          1     
    37              1                          2     
    41              1                          2     
    44              1                          3     
    48              1                          2     
    51              1                    ***0***     
    59              1                          3     
    62              1                          2     
    67              1                    ***0***     
    69              1                    ***0***     
    77              1                          3     
    80              1                          2     
    84              1                    ***0***     
    86              1                    ***0***     
    92              1                          3     
    95              1                          2     
    97              1                    ***0***     
    99              1                    ***0***     
    103             1                          3     
    106             1                          2     
    108             1                          1     
    111             1                          2     
    113             1                          2     
    114             1                          2     
    115             1                          2     
    116             1                          2     
    121             1                    ***0***     
    122             1                    ***0***     
    123             1                    ***0***     
    128             1                    ***0***     
    130             1                    ***0***     
    131             1                    ***0***     
    132             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68         2        66     2.94%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iRMT/iU_RCOM/iRX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            RX_dff           0           0                                0.00 
                                        RX_mstable           0           0                                0.00 
                                    baud_cnt[0-11]           0           0                                0.00 
                                      bit_cnt[0-3]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                                                      RECV           0        0.00 
                                               rdy           0           0                                0.00 
                                         receiving           0           0                                0.00 
                                 rx_shift_reg[0-8]           0           0                                0.00 
                                           set_rdy           0           0                                0.00 
                                             shift           0           0                                0.00 
                                             start           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                      RECV           0        0.00 

Total Node Count     =         36 
Toggled Node Count   =          2 
Untoggled Node Count =         34 

Toggle Coverage      =       2.94% (2 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iRMT/iU_RCOM
=== Design Unit: work.UART
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         0         2     0.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iRMT/iU_RCOM --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           tx_done           0           0                                0.00 

Total Node Count     =          1 
Toggled Node Count   =          0 
Untoggled Node Count =          1 

Toggle Coverage      =       0.00% (0 of 2 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iRMT
=== Design Unit: work.RemoteComm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12         5         7    41.66%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iRMT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/RemoteComm.sv
------------------------------------IF Branch------------------------------------
    37                                         3     Count coming in to IF
    37              1                          2     
    41              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    50                                         3     Count coming in to IF
    50              1                          2     
    52              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                         2     Count coming in to CASE
    66              1                    ***0***     
    73              1                    ***0***     
    81              1                          2     
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        11         7    61.11%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iRMT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/RemoteComm.sv
    35              1                          3     
    38              1                          2     
    42              1                    ***0***     
    46              1                          2     
    49              1                          3     
    51              1                          2     
    53              1                          1     
    56              1                          2     
    59              1                          2     
    60              1                          2     
    61              1                          2     
    62              1                          2     
    68              1                    ***0***     
    69              1                    ***0***     
    70              1                    ***0***     
    74              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         52         2        50     3.84%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iRMT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        clr_rx_rdy           0           0                                0.00 
                                           cmd_snt           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                                                       MSB           0        0.00 
                                                                       LSB           0        0.00 
                                         resp[0-7]           0           0                                0.00 
                                          resp_rdy           0           0                                0.00 
                                          sel_high           0           0                                0.00 
                                       set_cmd_snt           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                       MSB           0        0.00 
                                                                       LSB           0        0.00 
                                              trmt           0           0                                0.00 
                                      tx_data[0-7]           0           0                                0.00 
                                           tx_done           0           0                                0.00 

Total Node Count     =         29 
Toggled Node Count   =          2 
Untoggled Node Count =         27 

Toggle Coverage      =       3.84% (2 of 52 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iPHYS/iNEMO
=== Design Unit: work.SPI_iNEMO4
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        51        31        20    60.78%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS/iNEMO

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_iNEMO4.sv
------------------------------------IF Branch------------------------------------
    48                                         3     Count coming in to IF
    48              1                          2     
    50              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    56                                        21     Count coming in to IF
    56              1                          1     
    58              1                          2     
    60              1                          2     
    62              1                         16     
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    67                                        31     Count coming in to IF
    67              1                          2     
    69              1                         29     
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    73                                        33     Count coming in to IF
    73              1                          2     
    75              1                         31     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                         6     Count coming in to IF
    79              1                          1     
    81              1                          2     
    83              1                          1     
                                               2     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    91                                         3     Count coming in to IF
    91              1                          2     
                                               1     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    99                                         4     Count coming in to IF
    99              1                          2     
    101             1                    ***0***     
    103             1                    ***0***     
                                               2     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    109                                       34     Count coming in to IF
    109             1                          2     
    111             1                         32     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    129                                       72     Count coming in to CASE
    130             1                         41     
    136             1                         16     
    145             1                         14     
                                               1     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    131                                       41     Count coming in to IF
    131             1                          4     
                                              37     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    138                                       16     Count coming in to IF
    138             1                          2     
    142             1                         14     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    148                                       14     Count coming in to IF
    148             1                          2     
    151             1                         12     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    173                                        2     Count coming in to IF
    173             1                    ***0***     
    190             1                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    174                                  ***0***     Count coming in to CASE
    175             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    178             1                    ***0***     
    179             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    182             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
    185             1                    ***0***     
    186             1                    ***0***     
    187             1                    ***0***     
    188             1                    ***0***     
Branch totals: 0 hits of 14 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS/iNEMO --

  File ../src/SPI_iNEMO4.sv
----------------Focused Condition View-------------------
Line       138 Item    1  (bit_cnt == 7)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       148 Item    1  (bit_cnt == 14)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      83        52        31    62.65%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS/iNEMO --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_iNEMO4.sv
    47              1                          3     
    49              1                          2     
    51              1                    ***0***     
    55              1                         21     
    57              1                          1     
    59              1                          2     
    61              1                          2     
    63              1                         16     
    66              1                         31     
    68              1                          2     
    70              1                         29     
    72              1                         33     
    74              1                          2     
    76              1                         31     
    78              1                          6     
    80              1                          1     
    82              1                          2     
    84              1                          1     
    90              1                          3     
    92              1                          2     
    98              1                          4     
    100             1                          2     
    102             1                    ***0***     
    104             1                    ***0***     
    108             1                         34     
    110             1                          2     
    112             1                         32     
    117             1                         72     
    122             1                         72     
    123             1                         72     
    124             1                         72     
    125             1                         72     
    126             1                         72     
    127             1                         72     
    132             1                          4     
    133             1                          4     
    137             1                         16     
    139             1                          2     
    140             1                          2     
    141             1                          2     
    143             1                         14     
    146             1                         14     
    147             1                         14     
    149             1                          2     
    150             1                          2     
    152             1                         12     
    162             1                          1     
    163             1                          1     
    165             1                       4096     
    165             2                       4096     
    166             1                          1     
    170             1                      16646     
    170             2                      16645     
    175             1                    ***0***     
    175             2                    ***0***     
    176             1                    ***0***     
    176             2                    ***0***     
    177             1                    ***0***     
    177             2                    ***0***     
    178             1                    ***0***     
    178             2                    ***0***     
    179             1                    ***0***     
    179             2                    ***0***     
    180             1                    ***0***     
    180             2                    ***0***     
    181             1                    ***0***     
    181             2                    ***0***     
    182             1                    ***0***     
    182             2                    ***0***     
    183             1                    ***0***     
    183             2                    ***0***     
    184             1                    ***0***     
    184             2                    ***0***     
    185             1                    ***0***     
    185             2                    ***0***     
    186             1                    ***0***     
    186             2                    ***0***     
    187             1                    ***0***     
    187             2                    ***0***     
    188             1                    ***0***     
    188             2                    ***0***     
    191             1                          2     
    195             1                          3     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        136        82        54    60.29%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS/iNEMO --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               INT           0           0                                0.00 
                                        NEMO_setup           0           0                                0.00 
                                             POR_n           0           1                               50.00 
                                           clr_INT           0           0                                0.00 
                                            nstate               ENUM type       Value       Count 
                                                                      DATA           0        0.00 
                                  shft_reg_tx[0-7]           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                        tx_data[1]           0           0                                0.00 
                                      tx_data[3-4]           0           0                                0.00 
                                        tx_data[6]           0           0                                0.00 
                               update_period[0-10]           0           0                                0.00 

Total Node Count     =         71 
Toggled Node Count   =         43 
Untoggled Node Count =         28 

Toggle Coverage      =      60.29% (82 of 136 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iPHYS/iMTRL1
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS/iMTRL1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                    66581     Count coming in to IF
    272             1                          2     
    274             1                         32     
    276             1                      33792     
                                           32755     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                    66582     Count coming in to IF
    283             1                          3     
    285             1                      66579     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                    66581     Count coming in to IF
    292             1                          2     
    294             1                         32     
                                           66547     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                    66581     Count coming in to IF
    301             1                          2     
    303             1                      66579     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS/iMTRL1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                      66581     
    273             1                          2     
    275             1                         32     
    277             1                      33792     
    282             1                      66582     
    284             1                          3     
    286             1                      66579     
    291             1                      66581     
    293             1                          2     
    295             1                         32     
    300             1                      66581     
    302             1                          2     
    304             1                      66579     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        47        21    69.11%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS/iMTRL1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     duty_out[0-9]           0           0                                0.00 
                                      duty_out[10]           0           1                               50.00 

Total Node Count     =         34 
Toggled Node Count   =         23 
Untoggled Node Count =         11 

Toggle Coverage      =      69.11% (47 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iPHYS/iMTRL2
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS/iMTRL2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                    66581     Count coming in to IF
    272             1                          2     
    274             1                         32     
    276             1                      32755     
                                           33792     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                    66582     Count coming in to IF
    283             1                          3     
    285             1                      66579     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                    66581     Count coming in to IF
    292             1                          2     
    294             1                         32     
                                           66547     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                    66581     Count coming in to IF
    301             1                          2     
    303             1                      66579     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS/iMTRL2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                      66581     
    273             1                          2     
    275             1                         32     
    277             1                      32755     
    282             1                      66582     
    284             1                          3     
    286             1                      66579     
    291             1                      66581     
    293             1                          2     
    295             1                         32     
    300             1                      66581     
    302             1                          2     
    304             1                      66579     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        54        14    79.41%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS/iMTRL2 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     duty_out[0-9]           0           1                               50.00 
                                      duty_out[10]           0           0                                0.00 
                                       pwm_cnt[10]           0           0                                0.00 

Total Node Count     =         34 
Toggled Node Count   =         22 
Untoggled Node Count =         12 

Toggle Coverage      =      79.41% (54 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iPHYS/iMTRR1
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS/iMTRR1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                    66581     Count coming in to IF
    272             1                          2     
    274             1                         32     
    276             1                      33792     
                                           32755     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                    66582     Count coming in to IF
    283             1                          3     
    285             1                      66579     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                    66581     Count coming in to IF
    292             1                          2     
    294             1                         32     
                                           66547     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                    66581     Count coming in to IF
    301             1                          2     
    303             1                      66579     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS/iMTRR1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                      66581     
    273             1                          2     
    275             1                         32     
    277             1                      33792     
    282             1                      66582     
    284             1                          3     
    286             1                      66579     
    291             1                      66581     
    293             1                          2     
    295             1                         32     
    300             1                      66581     
    302             1                          2     
    304             1                      66579     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        47        21    69.11%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS/iMTRR1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     duty_out[0-9]           0           0                                0.00 
                                      duty_out[10]           0           1                               50.00 

Total Node Count     =         34 
Toggled Node Count   =         23 
Untoggled Node Count =         11 

Toggle Coverage      =      69.11% (47 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iPHYS/iMTRR2
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS/iMTRR2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                    66581     Count coming in to IF
    272             1                          2     
    274             1                         32     
    276             1                      32755     
                                           33792     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                    66582     Count coming in to IF
    283             1                          3     
    285             1                      66579     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                    66581     Count coming in to IF
    292             1                          2     
    294             1                         32     
                                           66547     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                    66581     Count coming in to IF
    301             1                          2     
    303             1                      66579     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS/iMTRR2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                      66581     
    273             1                          2     
    275             1                         32     
    277             1                      32755     
    282             1                      66582     
    284             1                          3     
    286             1                      66579     
    291             1                      66581     
    293             1                          2     
    295             1                         32     
    300             1                      66581     
    302             1                          2     
    304             1                      66579     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        54        14    79.41%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS/iMTRR2 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     duty_out[0-9]           0           1                               50.00 
                                      duty_out[10]           0           0                                0.00 
                                       pwm_cnt[10]           0           0                                0.00 

Total Node Count     =         34 
Toggled Node Count   =         22 
Untoggled Node Count =         12 

Toggle Coverage      =      79.41% (54 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check/iPHYS
=== Design Unit: work.KnightPhysics
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        97         8        89     8.24%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    71                                        32     Count coming in to IF
    71              1                    ***0***     
    167             1                         32     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    72                                   ***0***     Count coming in to CASE
    73              1                    ***0***     
    91              1                    ***0***     
    109             1                    ***0***     
    123             1                    ***0***     
    137             1                    ***0***     
    151             1                    ***0***     
    165             1                    ***0***     
Branch totals: 0 hits of 7 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
    79              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    77                                   ***0***     Count coming in to IF
    77              1                    ***0***     
    78              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    78                                   ***0***     Count coming in to IF
    78              2                    ***0***     
    78              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    80                                   ***0***     Count coming in to IF
    80              1                    ***0***     
    81              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    81                                   ***0***     Count coming in to IF
    81              2                    ***0***     
    81              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    82                                   ***0***     Count coming in to IF
    82              1                    ***0***     
    84              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    86                                   ***0***     Count coming in to IF
    86              1                    ***0***     
    88              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    93                                   ***0***     Count coming in to IF
    93              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              1                    ***0***     
    97              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95              1                    ***0***     
    96              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96              2                    ***0***     
    96              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    98                                   ***0***     Count coming in to IF
    98              1                    ***0***     
    99              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    99                                   ***0***     Count coming in to IF
    99              2                    ***0***     
    99              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    100                                  ***0***     Count coming in to IF
    100             1                    ***0***     
    102             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    104                                  ***0***     Count coming in to IF
    104             1                    ***0***     
    106             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    112                                  ***0***     Count coming in to IF
    112             1                    ***0***     
    113             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    113                                  ***0***     Count coming in to IF
    113             2                    ***0***     
    113             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    114                                  ***0***     Count coming in to IF
    114             1                    ***0***     
    116             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    118                                  ***0***     Count coming in to IF
    118             1                    ***0***     
    120             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    126                                  ***0***     Count coming in to IF
    126             1                    ***0***     
    127             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127             2                    ***0***     
    127             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                  ***0***     Count coming in to IF
    128             1                    ***0***     
    130             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    132                                  ***0***     Count coming in to IF
    132             1                    ***0***     
    134             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    139                                  ***0***     Count coming in to IF
    139             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    140                                  ***0***     Count coming in to IF
    140             1                    ***0***     
    141             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141             2                    ***0***     
    141             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    142                                  ***0***     Count coming in to IF
    142             1                    ***0***     
    144             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    146                                  ***0***     Count coming in to IF
    146             1                    ***0***     
    148             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    153                                  ***0***     Count coming in to IF
    153             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    154                                  ***0***     Count coming in to IF
    154             1                    ***0***     
    155             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155             2                    ***0***     
    155             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    156                                  ***0***     Count coming in to IF
    156             1                    ***0***     
    158             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160             1                    ***0***     
    162             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    174                                       32     Count coming in to IF
    174             1                    ***0***     
    176             1                    ***0***     
    178             1                         32     
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    205                                       64     Count coming in to IF
    205             1                         64     
    205             2                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    207                                       64     Count coming in to IF
    207             1                         64     
    207             2                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    209                                       64     Count coming in to IF
    209             1                    ***0***     
    210             1                         64     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    210                                       64     Count coming in to IF
    210             2                    ***0***     
    211             1                         64     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    220                                       64     Count coming in to IF
    220             1                         64     
    228             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    222                                       64     Count coming in to IF
    222             1                    ***0***     
    224             1                    ***0***     
    226             1                         64     
Branch totals: 1 hit of 3 branches = 33.33%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      68         0        68     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS --

  File ../src/KnightPhysics.sv
----------------Focused Condition View-------------------
Line       71 Item    1  ((omega_lft > 1000) && (omega_rght > 1000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
   (omega_lft > 1000)         N  '_1' not hit             Hit '_1'
  (omega_rght > 1000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (omega_lft > 1000)_0   -                             
  Row   2:    ***0***  (omega_lft > 1000)_1   (omega_rght > 1000)           
  Row   3:    ***0***  (omega_rght > 1000)_0  (omega_lft > 1000)            
  Row   4:    ***0***  (omega_rght > 1000)_1  (omega_lft > 1000)            

----------------Focused Condition View-------------------
Line       75 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       76 Item    1  (heading_robot[19:8] < 1023)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (heading_robot[19:8] < 1023)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:    ***0***  (heading_robot[19:8] < 1023)_0  -                             
  Row   2:    ***0***  (heading_robot[19:8] < 1023)_1  -                             

----------------Focused Condition View-------------------
Line       77 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       80 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       82 Item    1  ((yy[11:0] > 2240) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] > 2240)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] > 2240)_0    -                             
  Row   2:    ***0***  (yy[11:0] > 2240)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] > 2240)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] > 2240)             

----------------Focused Condition View-------------------
Line       86 Item    1  ((yy[11:0] < 1856) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] < 1856)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] < 1856)_0    -                             
  Row   2:    ***0***  (yy[11:0] < 1856)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] < 1856)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] < 1856)             

----------------Focused Condition View-------------------
Line       93 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1  (heading_robot[19:8] < 3071)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (heading_robot[19:8] < 3071)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:    ***0***  (heading_robot[19:8] < 3071)_0  -                             
  Row   2:    ***0***  (heading_robot[19:8] < 3071)_1  -                             

----------------Focused Condition View-------------------
Line       95 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       98 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       100 Item    1  ((yy[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (yy[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       104 Item    1  ((yy[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (yy[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       111 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       112 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       114 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       118 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       125 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       126 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       128 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       132 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       139 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       140 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       142 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       146 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       153 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       154 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       156 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       160 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       174 Item    1  (((xx[11:0] > 992) && (xx[11:0] < 1120)) || ((xx[11:0] > 2976) && (xx[11:0] < 3104)))
Condition totals: 0 of 4 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
   (xx[11:0] > 992)         N  No hits                  Hit '_0' and '_1'
  (xx[11:0] < 1120)         N  '_1' not hit             Hit '_1'
  (xx[11:0] > 2976)         N  '_1' not hit             Hit '_1'
  (xx[11:0] < 3104)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (xx[11:0] > 992)_0    ~((xx[11:0] > 2976) && (xx[11:0] < 3104))
  Row   2:    ***0***  (xx[11:0] > 992)_1    (xx[11:0] < 1120)             
  Row   3:          1  (xx[11:0] < 1120)_0   (~((xx[11:0] > 2976) && (xx[11:0] < 3104)) && (xx[11:0] > 992))
  Row   4:    ***0***  (xx[11:0] < 1120)_1   (xx[11:0] > 992)              
  Row   5:          1  (xx[11:0] > 2976)_0   ~((xx[11:0] > 992) && (xx[11:0] < 1120))
  Row   6:    ***0***  (xx[11:0] > 2976)_1   (~((xx[11:0] > 992) && (xx[11:0] < 1120)) && (xx[11:0] < 3104))
  Row   7:    ***0***  (xx[11:0] < 3104)_0   (~((xx[11:0] > 992) && (xx[11:0] < 1120)) && (xx[11:0] > 2976))
  Row   8:    ***0***  (xx[11:0] < 3104)_1   (~((xx[11:0] > 992) && (xx[11:0] < 1120)) && (xx[11:0] > 2976))

----------------Focused Condition View-------------------
Line       176 Item    1  (((yy[11:0] > 992) && (yy[11:0] < 1120)) || ((yy[11:0] > 2976) && (yy[11:0] < 3104)))
Condition totals: 0 of 4 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
   (yy[11:0] > 992)         N  No hits                  Hit '_0' and '_1'
  (yy[11:0] < 1120)         N  '_1' not hit             Hit '_1'
  (yy[11:0] > 2976)         N  '_1' not hit             Hit '_1'
  (yy[11:0] < 3104)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (yy[11:0] > 992)_0    ~((yy[11:0] > 2976) && (yy[11:0] < 3104))
  Row   2:    ***0***  (yy[11:0] > 992)_1    (yy[11:0] < 1120)             
  Row   3:          1  (yy[11:0] < 1120)_0   (~((yy[11:0] > 2976) && (yy[11:0] < 3104)) && (yy[11:0] > 992))
  Row   4:    ***0***  (yy[11:0] < 1120)_1   (yy[11:0] > 992)              
  Row   5:          1  (yy[11:0] > 2976)_0   ~((yy[11:0] > 992) && (yy[11:0] < 1120))
  Row   6:    ***0***  (yy[11:0] > 2976)_1   (~((yy[11:0] > 992) && (yy[11:0] < 1120)) && (yy[11:0] < 3104))
  Row   7:    ***0***  (yy[11:0] < 3104)_0   (~((yy[11:0] > 992) && (yy[11:0] < 1120)) && (yy[11:0] > 2976))
  Row   8:    ***0***  (yy[11:0] < 3104)_1   (~((yy[11:0] > 992) && (yy[11:0] < 1120)) && (yy[11:0] > 2976))

----------------Focused Condition View-------------------
Line       205 Item    1  (duty1 > duty2)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (duty1 > duty2)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (duty1 > duty2)_0     -                             
  Row   2:          1  (duty1 > duty2)_1     -                             

----------------Focused Condition View-------------------
Line       207 Item    1  (duty1 > duty2)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (duty1 > duty2)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (duty1 > duty2)_0     -                             
  Row   2:          1  (duty1 > duty2)_1     -                             

----------------Focused Condition View-------------------
Line       209 Item    1  (alpha14bit[13] & ~alpha14bit[12])
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  alpha14bit[13]         N  '_1' not hit             Hit '_1'
  alpha14bit[12]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  alpha14bit[13]_0      ~alpha14bit[12]               
  Row   2:    ***0***  alpha14bit[13]_1      ~alpha14bit[12]               
  Row   3:    ***0***  alpha14bit[12]_0      alpha14bit[13]                
  Row   4:    ***0***  alpha14bit[12]_1      alpha14bit[13]                

----------------Focused Condition View-------------------
Line       210 Item    1  (~alpha14bit[13] & alpha14bit[12])
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  alpha14bit[13]         N  No hits                  Hit '_0' and '_1'
  alpha14bit[12]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  alpha14bit[13]_0      alpha14bit[12]                
  Row   2:    ***0***  alpha14bit[13]_1      alpha14bit[12]                
  Row   3:          1  alpha14bit[12]_0      ~alpha14bit[13]               
  Row   4:    ***0***  alpha14bit[12]_1      ~alpha14bit[13]               

----------------Focused Condition View-------------------
Line       220 Item    1  ((torque > 32) || (torque < -32))
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
   (torque > 32)         N  '_0' not hit             Hit '_0'
  (torque < -32)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (torque > 32)_0       ~(torque < -32)               
  Row   2:          1  (torque > 32)_1       -                             
  Row   3:    ***0***  (torque < -32)_0      ~(torque > 32)                
  Row   4:    ***0***  (torque < -32)_1      ~(torque > 32)                

----------------Focused Condition View-------------------
Line       222 Item    1  (intermediate > 32700)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (intermediate > 32700)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  (intermediate > 32700)_0  -                             
  Row   2:    ***0***  (intermediate > 32700)_1  -                             

----------------Focused Condition View-------------------
Line       224 Item    1  (intermediate < -32700)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (intermediate < -32700)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (intermediate < -32700)_0  -                             
  Row   2:    ***0***  (intermediate < -32700)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      75        30        45    40.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    58              1                         32     
    59              1                         32     
    60              1                         32     
    61              1                         32     
    62              1                         32     
    63              1                         32     
    64              1                         32     
    65              1                         32     
    66              1                         32     
    67              1                         32     
    74              1                    ***0***     
    77              1                    ***0***     
    80              1                    ***0***     
    83              1                    ***0***     
    85              1                    ***0***     
    87              1                    ***0***     
    89              1                    ***0***     
    92              1                    ***0***     
    95              1                    ***0***     
    98              1                    ***0***     
    101             1                    ***0***     
    103             1                    ***0***     
    105             1                    ***0***     
    107             1                    ***0***     
    110             1                    ***0***     
    112             1                    ***0***     
    115             1                    ***0***     
    117             1                    ***0***     
    119             1                    ***0***     
    121             1                    ***0***     
    124             1                    ***0***     
    126             1                    ***0***     
    129             1                    ***0***     
    131             1                    ***0***     
    133             1                    ***0***     
    135             1                    ***0***     
    138             1                    ***0***     
    140             1                    ***0***     
    143             1                    ***0***     
    145             1                    ***0***     
    147             1                    ***0***     
    149             1                    ***0***     
    152             1                    ***0***     
    154             1                    ***0***     
    157             1                    ***0***     
    159             1                    ***0***     
    161             1                    ***0***     
    163             1                    ***0***     
    165             1                    ***0***     
    168             1                         32     
    169             1                         32     
    175             1                    ***0***     
    177             1                    ***0***     
    179             1                         32     
    184             1                          1     
    185             1                          1     
    186             1                          1     
    187             1                          1     
    188             1                          1     
    189             1                          1     
    190             1                          1     
    191             1                          1     
    205             1                         64     
    206             1                         64     
    207             1                         64     
    208             1                         64     
    209             1                         64     
    221             1                         64     
    223             1                    ***0***     
    225             1                    ***0***     
    227             1                         64     
    229             1                    ***0***     
    234             1                    ***0***     
    239             1                         32     
    245             1                         32     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        424       137       287    32.31%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check/iPHYS --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                    alpha_lft[4-5]           0           1                               50.00 
                                      alpha_lft[6]           1           0                               50.00 
                                   alpha_lft[7-12]           0           0                                0.00 
                                   alpha_rght[4-5]           0           1                               50.00 
                                     alpha_rght[6]           1           0                               50.00 
                                  alpha_rght[7-12]           0           0                                0.00 
                                          cntrIR_n           0           0                                0.00 
                               heading_robot[0-19]           0           0                                0.00 
                                   heading_v[0-15]           0           0                                0.00 
                                           lftIR_n           0           0                                0.00 
                                        mtrL1[0-9]           0           0                                0.00 
                                         mtrL1[10]           0           1                               50.00 
                                        mtrL2[0-9]           0           1                               50.00 
                                         mtrL2[10]           0           0                                0.00 
                                        mtrR1[0-9]           0           0                                0.00 
                                         mtrR1[10]           0           1                               50.00 
                                        mtrR2[0-9]           0           1                               50.00 
                                         mtrR2[10]           0           0                                0.00 
                                      omega_lft[7]           0           1                               50.00 
                                   omega_lft[8-15]           0           0                                0.00 
                                     omega_rght[7]           0           1                               50.00 
                                  omega_rght[8-15]           0           0                                0.00 
                                      omega_sum[0]           0           0                                0.00 
                                      omega_sum[8]           0           1                               50.00 
                                   omega_sum[9-16]           0           0                                0.00 
                                          rghtIR_n           0           0                                0.00 
                                          xx[0-14]           0           0                                0.00 
                                          yy[0-14]           0           0                                0.00 

Total Node Count     =        212 
Toggled Node Count   =         53 
Untoggled Node Count =        159 

Toggle Coverage      =      32.31% (137 of 424 bins)

=================================================================================
=== Instance: /KnightsTour_tb_PWM_NEMO_check
=== Design Unit: work.KnightsTour_tb_PWM_NEMO_check
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         2         2    50.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_PWM_NEMO_check

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../testbench/knight_tests/KnightsTour_tb_PWM_NEMO_check.sv
------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                          1     
    56              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    74                                         1     Count coming in to IF
    74              1                          1     
    79              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         0         6     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_PWM_NEMO_check --

  File ../testbench/knight_tests/KnightsTour_tb_PWM_NEMO_check.sv
----------------Focused Condition View-------------------
Line       74 Item    1  (((((lftPWM2 ~| rghtPWM2) & lftPWM1) & rghtPWM1) & (Lduty === 1024)) & (Rduty === 1024))
Condition totals: 0 of 6 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
           lftPWM2         N  '_1' not hit             Hit '_1'
          rghtPWM2         N  '_1' not hit             Hit '_1'
           lftPWM1         N  '_0' not hit             Hit '_0'
          rghtPWM1         N  '_0' not hit             Hit '_0'
  (Lduty === 1024)         N  '_0' not hit             Hit '_0'
  (Rduty === 1024)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  lftPWM2_0             ((Rduty === 1024) && (Lduty === 1024) && rghtPWM1 && lftPWM1 && ~rghtPWM2)
  Row   2:    ***0***  lftPWM2_1             ((Rduty === 1024) && (Lduty === 1024) && rghtPWM1 && lftPWM1 && ~rghtPWM2)
  Row   3:          1  rghtPWM2_0            ((Rduty === 1024) && (Lduty === 1024) && rghtPWM1 && lftPWM1 && ~lftPWM2)
  Row   4:    ***0***  rghtPWM2_1            ((Rduty === 1024) && (Lduty === 1024) && rghtPWM1 && lftPWM1 && ~lftPWM2)
  Row   5:    ***0***  lftPWM1_0             ((Rduty === 1024) && (Lduty === 1024) && rghtPWM1 && (lftPWM2 ~| rghtPWM2))
  Row   6:          1  lftPWM1_1             ((Rduty === 1024) && (Lduty === 1024) && rghtPWM1 && (lftPWM2 ~| rghtPWM2))
  Row   7:    ***0***  rghtPWM1_0            ((Rduty === 1024) && (Lduty === 1024) && ((lftPWM2 ~| rghtPWM2) & lftPWM1))
  Row   8:          1  rghtPWM1_1            ((Rduty === 1024) && (Lduty === 1024) && ((lftPWM2 ~| rghtPWM2) & lftPWM1))
  Row   9:    ***0***  (Lduty === 1024)_0    ((Rduty === 1024) && (((lftPWM2 ~| rghtPWM2) & lftPWM1) & rghtPWM1))
 Row   10:          1  (Lduty === 1024)_1    ((Rduty === 1024) && (((lftPWM2 ~| rghtPWM2) & lftPWM1) & rghtPWM1))
 Row   11:    ***0***  (Rduty === 1024)_0    ((((lftPWM2 ~| rghtPWM2) & lftPWM1) & rghtPWM1) & (Lduty === 1024))
 Row   12:          1  (Rduty === 1024)_1    ((((lftPWM2 ~| rghtPWM2) & lftPWM1) & rghtPWM1) & (Lduty === 1024))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      31        24         7    77.41%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_PWM_NEMO_check --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../testbench/knight_tests/KnightsTour_tb_PWM_NEMO_check.sv
    53              1                          1     
    55              1                          1     
    57              1                    ***0***     
    58              1                    ***0***     
    63              1                          1     
    64              1                          1     
    67              1                          1     
    68              1                          1     
    69              1                          1     
    70              1                          1     
    71              1                          1     
    72              1                          1     
    78              1                          1     
    80              1                    ***0***     
    81              1                    ***0***     
    83              1                          1     
    86              1                          1     
    87              1                          1     
    88              1                    ***0***     
    89              1                    ***0***     
    95              1                          1     
    96              1                          1     
    97              1                          1     
    98              1                          1     
    101             1                          1     
    102             1                          1     
    103             1                    ***0***     
    107             1                          1     
    108             1                          1     
    113             1                     133162     
    113             2                     133161     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        124        24       100    19.35%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_PWM_NEMO_check --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               INT           0           0                                0.00 
                                             RST_n           0           1                               50.00 
                                             RX_TX           0           0                                0.00 
                                             TX_RX           0           0                                0.00 
                                          cmd_sent           0           0                                0.00 
                                          cntrIR_n           0           0                                0.00 
                                           lftIR_n           0           0                                0.00 
                                  output_file[0-1]           0           1                               50.00 
                                 output_file[2-30]           0           0                                0.00 
                                   output_file[31]           0           1                               50.00 
                                             piezo           0           0                                0.00 
                                           piezo_n           0           0                                0.00 
                                         resp[0-7]           0           0                                0.00 
                                          resp_rdy           0           0                                0.00 
                                          rghtIR_n           0           0                                0.00 
                                         test_fail           0           0                                0.00 

Total Node Count     =         62 
Toggled Node Count   =         10 
Untoggled Node Count =         52 

Toggle Coverage      =      19.35% (24 of 124 bins)

=================================================================================
=== Instance: /test_package
=== Design Unit: work.test_package
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         5         5    50.00%

================================Branch Details================================

Branch Coverage for instance /test_package

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../testbench/test_package.sv
------------------------------------IF Branch------------------------------------
    33                                        41     Count coming in to IF
    33              1                         41     
    35              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    43                                         7     Count coming in to IF
    43              1                          7     
    51              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    44                                         7     Count coming in to IF
    44              1                          7     
    47              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                   ***0***     Count coming in to IF
    52              1                    ***0***     
    54              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    58                                         7     Count coming in to IF
    58              1                          6     
                                               1     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      26        19         7    73.07%

================================Statement Details================================

Statement Coverage for instance /test_package --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../testbench/test_package.sv
    4               1                          6     
    5               1                          6     
    7               1                         12     
    7               2                         12     
    8               1                          6     
    9               1                         12     
    9               2                         12     
    19              1                          9     
    20              1                          9     
    22              1                          9     
    23              1                          9     
    24              1                          9     
    28              1                   19530170     
    28              2                   19530190     
    29              1                    ***0***     
    34              1                         41     
    36              1                    ***0***     
    37              1                    ***0***     
    45              1                          7     
    46              1                          7     
    48              1                    ***0***     
    49              1                    ***0***     
    53              1                    ***0***     
    55              1                    ***0***     
    59              1                          6     
    60              1                          6     

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/iRST
=== Design Unit: work.reset_synch
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iDUT/iRST

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/reset_synch.sv
------------------------------------IF Branch------------------------------------
    12                                         4     Count coming in to IF
    12              1                          2     
    16              1                          2     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iDUT/iRST --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/reset_synch.sv
    11              1                          4     
    13              1                          2     
    14              1                          2     
    17              1                          2     
    18              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/iRST --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               FF1           0           1                               50.00 
                                               FF2           0           1                               50.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/iWRAP/iU_UWRP/iTX
=== Design Unit: work.UART_tx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        26         2    92.85%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iDUT/iWRAP/iU_UWRP/iTX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
------------------------------------IF Branch------------------------------------
    33                                        23     Count coming in to IF
    33              1                          2     
    36              1                         21     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    37                                        21     Count coming in to CASE
    39              1                          1     
    41              1                          9     
                                              11     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                     25757     Count coming in to IF
    51              1                          2     
    53              1                      25755     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    54                                     25755     Count coming in to CASE
    56              1                         10     
    58              1                      25744     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    68                                        23     Count coming in to IF
    68              1                          2     
    70              1                         21     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    71                                        21     Count coming in to CASE
    73              1                          1     
    75              1                          9     
                                              11     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                         5     Count coming in to IF
    83              1                          2     
    85              1                          1     
    87              1                    ***0***     
                                               2     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    94                                         4     Count coming in to IF
    94              1                          2     
    96              1                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                       15     Count coming in to CASE
    108             1                          2     
    114             1                         11     
                                               2     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                        2     Count coming in to IF
    109             1                          1     
                                               1     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    115                                       11     Count coming in to IF
    115             1                    ***0***     
    118             1                         11     
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         0         1     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_cal_check/iDUT/iWRAP/iU_UWRP/iTX --

  File ../src/UART_tx.sv
----------------Focused Condition View-------------------
Line       115 Item    1  (bit_cnt == 10)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (bit_cnt == 10)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (bit_cnt == 10)_0     -                             
  Row   2:    ***0***  (bit_cnt == 10)_1     -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        27         3    90.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iDUT/iWRAP/iU_UWRP/iTX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
    28              1                      25754     
    31              1                         23     
    35              1                          2     
    39              1                          1     
    41              1                          9     
    49              1                      25757     
    52              1                          2     
    56              1                         10     
    58              1                      25744     
    66              1                         23     
    69              1                          2     
    73              1                          1     
    75              1                          9     
    81              1                          5     
    84              1                          2     
    86              1                          1     
    88              1                    ***0***     
    92              1                          4     
    95              1                          2     
    97              1                          2     
    100             1                         15     
    102             1                         15     
    103             1                         15     
    104             1                         15     
    105             1                         15     
    110             1                          1     
    111             1                          1     
    116             1                    ***0***     
    117             1                    ***0***     
    119             1                         11     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         64        56         8    87.50%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/iWRAP/iU_UWRP/iTX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        bit_cnt[3]           0           1                               50.00 
                                           n_state               ENUM type       Value       Count 
                                          set_done           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                      transmitting           0           1                               50.00 
                                           tx_done           0           0                                0.00 
                                   tx_shift_reg[8]           0           0                                0.00 

Total Node Count     =         34 
Toggled Node Count   =         29 
Untoggled Node Count =          5 

Toggle Coverage      =      87.50% (56 of 64 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/iWRAP/iU_UWRP/iRX
=== Design Unit: work.UART_rx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        30        30         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iDUT/iWRAP/iU_UWRP/iRX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
------------------------------------IF Branch------------------------------------
    27                                        11     Count coming in to IF
    27              1                          2     
    30              1                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                        47     Count coming in to IF
    46              1                          2     
    51              1                         20     
                                              25     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                     49503     Count coming in to IF
    61              1                          2     
    63              1                      49501     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                     49501     Count coming in to CASE
    67              1                         22     
    69              1                      49476     
                                               3     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                        22     Count coming in to IF
    67              2                          2     
    67              3                         20     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                        47     Count coming in to IF
    79              1                          2     
    81              1                         45     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    82                                        45     Count coming in to CASE
    84              1                          2     
    86              1                         20     
                                              23     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                        13     Count coming in to IF
    94              1                          2     
    96              1                          4     
    98              1                          2     
                                               5     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                        7     Count coming in to IF
    105             1                          2     
    107             1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                       30     Count coming in to CASE
    119             1                          5     
    127             1                         24     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    120                                        5     Count coming in to IF
    120             1                          2     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                       24     Count coming in to IF
    129             1                          2     
                                              22     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         3         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_cal_check/iDUT/iWRAP/iU_UWRP/iRX --

  File ../src/UART_rx.sv
----------------Focused Condition View-------------------
Line       96 Item    1  (start | clr_rdy)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       129 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        37         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iDUT/iWRAP/iU_UWRP/iRX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
    25              1                         11     
    28              1                          2     
    29              1                          2     
    31              1                          9     
    32              1                          9     
    37              1                         22     
    41              1                      49499     
    44              1                         47     
    48              1                          2     
    51              1                         20     
    59              1                      49503     
    62              1                          2     
    67              1                         22     
    69              1                      49476     
    77              1                         47     
    80              1                          2     
    84              1                          2     
    86              1                         20     
    92              1                         13     
    95              1                          2     
    97              1                          4     
    99              1                          2     
    103             1                          7     
    106             1                          2     
    108             1                          5     
    111             1                         30     
    113             1                         30     
    114             1                         30     
    115             1                         30     
    116             1                         30     
    121             1                          2     
    122             1                          2     
    123             1                          2     
    128             1                         24     
    130             1                          2     
    131             1                          2     
    132             1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        68         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/iWRAP/iU_UWRP/iRX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (68 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/iWRAP/iU_UWRP
=== Design Unit: work.UART
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         18        18         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/iWRAP/iU_UWRP --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =          9 
Toggled Node Count   =          9 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (18 of 18 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/iWRAP
=== Design Unit: work.UART_wrapper
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        16         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iDUT/iWRAP

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_wrapper.sv
------------------------------------IF Branch------------------------------------
    38                                        22     Count coming in to IF
    38              1                          2     
    40              1                          1     
                                              19     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    47                                         8     Count coming in to IF
    47              1                          2     
    49              1                          1     
    51              1                          2     
                                               3     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                         5     Count coming in to IF
    58              1                          2     
    60              1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    72                                         6     Count coming in to CASE
    73              1                          3     
    82              1                          2     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                         3     Count coming in to IF
    75              1                          1     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                         2     Count coming in to IF
    84              1                          1     
                                               1     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_cal_check/iDUT/iWRAP --

  File ../src/UART_wrapper.sv
----------------Focused Condition View-------------------
Line       51 Item    1  (clr_cmd_rdy | rx_rdy)
Condition totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        22         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iDUT/iWRAP --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_wrapper.sv
    33              1                         20     
    36              1                         22     
    39              1                          2     
    41              1                          1     
    45              1                          8     
    48              1                          2     
    50              1                          1     
    52              1                          2     
    56              1                          5     
    59              1                          2     
    61              1                          3     
    65              1                          6     
    67              1                          6     
    68              1                          6     
    69              1                          6     
    70              1                          6     
    76              1                          1     
    77              1                          1     
    78              1                          1     
    85              1                          1     
    86              1                          1     
    87              1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         46        30        16    65.21%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/iWRAP --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                cmd_data_high[0-7]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         25 
Toggled Node Count   =         17 
Untoggled Node Count =          8 

Toggle Coverage      =      65.21% (30 of 46 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/iCMD
=== Design Unit: work.cmd_proc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        48        23        25    47.91%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iDUT/iCMD

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/cmd_proc.sv
------------------------------------IF Branch------------------------------------
    47                                         3     Count coming in to IF
    47              1                          2     
    49              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                         3     Count coming in to IF
    56              1                          2     
    58              1                    ***0***     
    60              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    65                                        12     Count coming in to IF
    65              1                          2     
    67              1                    ***0***     
                                              10     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    93                                        27     Count coming in to IF
    93              1                          2     
    95              1                    ***0***     
    97              1                         12     
                                              13     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    98                                        12     Count coming in to IF
    98              1                    ***0***     
    100             1                    ***0***     
                                              12     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    113                                        1     Count coming in to IF
    113             1                    ***0***     
    114             1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    114                                        1     Count coming in to IF
    114             2                    ***0***     
    115             1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                       20     Count coming in to IF
    125             1                          2     
    127             1                    ***0***     
                                              18     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    128                                  ***0***     Count coming in to IF
    128             1                    ***0***     
    130             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    146                                        5     Count coming in to IF
    146             1                          2     
    148             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    166                                       11     Count coming in to CASE
    169             1                          7     
    200             1                          4     
    207             1                    ***0***     
    216             1                    ***0***     
    225             1                    ***0***     
    236             1                    ***0***     
Branch totals: 2 hits of 6 branches = 33.33%

------------------------------------IF Branch------------------------------------
    170                                        7     Count coming in to IF
    170             1                          1     
                                               6     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    173                                        1     Count coming in to CASE
    174             1                          1     
    179             1                    ***0***     
    185             1                    ***0***     
    191             1                    ***0***     
    194             1                    ***0***     
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------IF Branch------------------------------------
    201                                        4     Count coming in to IF
    201             1                          1     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    209                                  ***0***     Count coming in to IF
    209             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    219                                  ***0***     Count coming in to IF
    219             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    228                                  ***0***     Count coming in to IF
    228             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         0         6     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_cal_check/iDUT/iCMD --

  File ../src/cmd_proc.sv
----------------Focused Condition View-------------------
Line       98 Item    1  (inc_frwrd & ~&frwrd[9:8])
Condition totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
     inc_frwrd         N  '_1' not hit             Hit '_1'
  ~&frwrd[9:8]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  inc_frwrd_0           ~&frwrd[9:8]                  
  Row   2:    ***0***  inc_frwrd_1           ~&frwrd[9:8]                  
  Row   3:    ***0***  ~&frwrd[9:8]_0        inc_frwrd                     
  Row   4:    ***0***  ~&frwrd[9:8]_1        inc_frwrd                     

----------------Focused Condition View-------------------
Line       100 Item    1  (dec_frwrd & |frwrd)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   dec_frwrd         N  No hits                  Hit '_0' and '_1'
      |frwrd         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  dec_frwrd_0           |frwrd                        
  Row   2:    ***0***  dec_frwrd_1           |frwrd                        
  Row   3:    ***0***  |frwrd_0              dec_frwrd                     
  Row   4:    ***0***  |frwrd_1              dec_frwrd                     

----------------Focused Condition View-------------------
Line       209 Item    1  ((error > -48) && (error < 48))
Condition totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (error > -48)         N  No hits                  Hit '_0' and '_1'
   (error < 48)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (error > -48)_0       -                             
  Row   2:    ***0***  (error > -48)_1       (error < 48)                  
  Row   3:    ***0***  (error < 48)_0        (error > -48)                 
  Row   4:    ***0***  (error < 48)_1        (error > -48)                 


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      70        37        33    52.85%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iDUT/iCMD --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/cmd_proc.sv
    36              1                         19     
    37              1                         19     
    38              1                         19     
    46              1                          3     
    48              1                          2     
    50              1                          1     
    55              1                          3     
    57              1                          2     
    59              1                    ***0***     
    61              1                    ***0***     
    64              1                         12     
    66              1                          2     
    68              1                    ***0***     
    71              1                          2     
    92              1                         27     
    94              1                          2     
    96              1                    ***0***     
    99              1                    ***0***     
    101             1                    ***0***     
    113             1                          2     
    124             1                         20     
    126             1                          2     
    129             1                    ***0***     
    131             1                    ***0***     
    134             1                          6     
    145             1                          5     
    147             1                          2     
    149             1                          3     
    152             1                         11     
    154             1                         11     
    155             1                         11     
    156             1                         11     
    157             1                         11     
    158             1                         11     
    159             1                         11     
    160             1                         11     
    161             1                         11     
    162             1                         11     
    163             1                         11     
    164             1                         11     
    171             1                          1     
    175             1                          1     
    176             1                          1     
    180             1                    ***0***     
    181             1                    ***0***     
    182             1                    ***0***     
    186             1                    ***0***     
    187             1                    ***0***     
    188             1                    ***0***     
    192             1                    ***0***     
    195             1                    ***0***     
    202             1                          1     
    203             1                          1     
    208             1                    ***0***     
    210             1                    ***0***     
    211             1                    ***0***     
    212             1                    ***0***     
    217             1                    ***0***     
    218             1                    ***0***     
    220             1                    ***0***     
    221             1                    ***0***     
    226             1                    ***0***     
    227             1                    ***0***     
    229             1                    ***0***     
    230             1                    ***0***     
    231             1                    ***0***     
    232             1                    ***0***     
    237             1                    ***0***     
    238             1                    ***0***     
    239             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        194        26       168    13.40%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/iCMD --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                         clr_frwrd           0           0                                0.00 
                                    cntrIR_delayed           0           0                                0.00 
                                      cntrIR_rised           0           0                                0.00 
                                   dec_amount[0-9]           0           0                                0.00 
                                         dec_frwrd           0           0                                0.00 
                             desired_heading[0-11]           0           0                                0.00 
                                   err_nudge[0-11]           0           0                                0.00 
                                        fanfare_go           0           0                                0.00 
                                        frwrd[0-9]           0           0                                0.00 
                                   inc_amount[0-9]           0           0                                0.00 
                                         inc_frwrd           0           0                                0.00 
                                          move_cmd           0           0                                0.00 
                                         move_done           0           0                                0.00 
                                            moving           0           0                                0.00 
                                         nxt_state               ENUM type       Value       Count 
                                                                      MOVE           0        0.00 
                                                                   RAMP_UP           0        0.00 
                                                                 RAMP_DOWN           0        0.00 
                                                                      TOUR           0        0.00 
                                      op_code[0-3]           0           0                                0.00 
                                  raw_heading[4-7]           0           0                                0.00 
                                       sq_cmd[0-3]           0           0                                0.00 
                                     sq_count[0-3]           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                      MOVE           0        0.00 
                                                                   RAMP_UP           0        0.00 
                                                                 RAMP_DOWN           0        0.00 
                                                                      TOUR           0        0.00 
                                           tour_go           0           0                                0.00 

Total Node Count     =        103 
Toggled Node Count   =         15 
Untoggled Node Count =         88 

Toggle Coverage      =      13.40% (26 of 194 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/iTL
=== Design Unit: work.TourLogic
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        71        19        52    26.76%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iDUT/iTL

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourLogic.sv
------------------------------------IF Branch------------------------------------
    30                                        20     Count coming in to IF
    30              1                          2     
    40              1                    ***0***     
    48              1                    ***0***     
    52              1                    ***0***     
    56              1                    ***0***     
                                              18     All False Count
Branch totals: 2 hits of 6 branches = 33.33%

------------------------------------IF Branch------------------------------------
    65                                        20     Count coming in to IF
    65              1                          2     
    67              1                    ***0***     
    69              1                    ***0***     
    71              1                    ***0***     
                                              18     All False Count
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    78                                        20     Count coming in to IF
    78              1                          2     
    80              1                    ***0***     
    82              1                    ***0***     
    84              1                    ***0***     
                                              18     All False Count
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    91                                         3     Count coming in to IF
    91              1                          2     
    93              1                    ***0***     
    95              1                    ***0***     
    97              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    105                                        3     Count coming in to IF
    105             1                          2     
    107             1                    ***0***     
    109             1                          1     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    117                                        1     Count coming in to IF
    117             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        3     Count coming in to IF
    125             1                          2     
    127             1                    ***0***     
    129             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    136                                        1     Count coming in to IF
    136             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    147                                        3     Count coming in to IF
    147             1                          2     
    149             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    164                                        3     Count coming in to CASE
    166             1                          1     
    173             1                    ***0***     
    179             1                    ***0***     
    184             1                    ***0***     
    208             1                    ***0***     
    220             1                          2     
Branch totals: 2 hits of 6 branches = 33.33%

------------------------------------IF Branch------------------------------------
    167                                        1     Count coming in to IF
    167             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    187                                  ***0***     Count coming in to IF
    187             1                    ***0***     
    198             1                    ***0***     
    202             1                    ***0***     
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    189                                  ***0***     Count coming in to IF
    189             1                    ***0***     
    193             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    211                                  ***0***     Count coming in to IF
    211             1                    ***0***     
    215             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    238                                  ***0***     Count coming in to IF
    238             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    239                                  ***0***     Count coming in to IF
    239             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    261                                  ***0***     Count coming in to CASE
    262             1                    ***0***     
    265             1                    ***0***     
    268             1                    ***0***     
    271             1                    ***0***     
    274             1                    ***0***     
    277             1                    ***0***     
    280             1                    ***0***     
    283             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    301                                  ***0***     Count coming in to CASE
    302             1                    ***0***     
    305             1                    ***0***     
    308             1                    ***0***     
    311             1                    ***0***     
    314             1                    ***0***     
    317             1                    ***0***     
    320             1                    ***0***     
    323             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         0         5     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_cal_check/iDUT/iTL --

  File ../src/TourLogic.sv
----------------Focused Condition View-------------------
Line       189 Item    1  (move_num == 23)
Condition totals: 0 of 1 input term covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (move_num == 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (move_num == 23)_0    -                             
  Row   2:    ***0***  (move_num == 23)_1    -                             

----------------Focused Condition View-------------------
Line       198 Item    1  (move_try != 128)
Condition totals: 0 of 1 input term covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (move_try != 128)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (move_try != 128)_0   -                             
  Row   2:    ***0***  (move_try != 128)_1   -                             

----------------Focused Condition View-------------------
Line       211 Item    1  (last_move[move_num-1] == 128)
Condition totals: 0 of 1 input term covered = 0.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
  (last_move[move_num-1] == 128)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:    ***0***  (last_move[move_num-1] == 128)_0  -                             
  Row   2:    ***0***  (last_move[move_num-1] == 128)_1  -                             

----------------Focused Condition View-------------------
Line       238 Item    1  (((xpos + off_x(try)) < 5) && ((ypos + off_y(try)) < 5))
Condition totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  ((xpos + off_x(try)) < 5)         N  No hits                  Hit '_0' and '_1'
  ((ypos + off_y(try)) < 5)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  ((xpos + off_x(try)) < 5)_0  -                             
  Row   2:    ***0***  ((xpos + off_x(try)) < 5)_1  ((ypos + off_y(try)) < 5)     
  Row   3:    ***0***  ((ypos + off_y(try)) < 5)_0  ((xpos + off_x(try)) < 5)     
  Row   4:    ***0***  ((ypos + off_y(try)) < 5)_1  ((xpos + off_x(try)) < 5)     


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      99        33        66    33.33%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iDUT/iTL --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourLogic.sv
    28              1                         20     
    33              1                          2     
    33              2                         10     
    34              1                         10     
    34              2                         50     
    35              1                         50     
    42              1                    ***0***     
    42              2                    ***0***     
    43              1                    ***0***     
    43              2                    ***0***     
    44              1                    ***0***     
    50              1                    ***0***     
    54              1                    ***0***     
    57              1                    ***0***     
    63              1                         20     
    66              1                          2     
    68              1                    ***0***     
    70              1                    ***0***     
    72              1                    ***0***     
    76              1                         20     
    79              1                          2     
    81              1                    ***0***     
    83              1                    ***0***     
    85              1                    ***0***     
    89              1                          3     
    92              1                          2     
    94              1                    ***0***     
    96              1                    ***0***     
    98              1                    ***0***     
    103             1                          3     
    106             1                          2     
    108             1                    ***0***     
    110             1                          1     
    115             1                          1     
    118             1                    ***0***     
    123             1                          3     
    126             1                          2     
    128             1                    ***0***     
    130             1                    ***0***     
    134             1                          1     
    137             1                    ***0***     
    146             1                          3     
    148             1                          2     
    150             1                          1     
    154             1                          3     
    156             1                          3     
    157             1                          3     
    158             1                          3     
    159             1                          3     
    160             1                          3     
    161             1                          3     
    162             1                          3     
    163             1                          3     
    169             1                    ***0***     
    170             1                    ***0***     
    174             1                    ***0***     
    175             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    186             1                    ***0***     
    188             1                    ***0***     
    190             1                    ***0***     
    191             1                    ***0***     
    195             1                    ***0***     
    199             1                    ***0***     
    204             1                    ***0***     
    209             1                    ***0***     
    210             1                    ***0***     
    213             1                    ***0***     
    217             1                    ***0***     
    221             1                          2     
    225             1                          2     
    235             1                    ***0***     
    236             1                    ***0***     
    237             1                    ***0***     
    237             2                    ***0***     
    240             1                    ***0***     
    243             1                    ***0***     
    245             1                    ***0***     
    257             1                    ***0***     
    263             1                    ***0***     
    266             1                    ***0***     
    269             1                    ***0***     
    272             1                    ***0***     
    275             1                    ***0***     
    278             1                    ***0***     
    281             1                    ***0***     
    284             1                    ***0***     
    287             1                    ***0***     
    299             1                    ***0***     
    303             1                    ***0***     
    306             1                    ***0***     
    309             1                    ***0***     
    312             1                    ***0***     
    315             1                    ***0***     
    318             1                    ***0***     
    321             1                    ***0***     
    324             1                    ***0***     
    327             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        128         2       126     1.56%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/iTL --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           back_up           0           0                                0.00 
                                              calc           0           0                                0.00 
                                              done           0           0                                0.00 
                                        init_board           0           0                                0.00 
                                       making_move           0           0                                0.00 
                                     move_num[0-4]           0           0                                0.00 
                                     move_try[0-7]           0           0                                0.00 
                                         nxt_state               ENUM type       Value       Count 
                                                                      INIT           0        0.00 
                                                                  POSSIBLE           0        0.00 
                                                                 MAKE_MOVE           0        0.00 
                                                                    BACKUP           0        0.00 
                                        shift_left           0           0                                0.00 
                                             start           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                      INIT           0        0.00 
                                                                  POSSIBLE           0        0.00 
                                                                 MAKE_MOVE           0        0.00 
                                                                    BACKUP           0        0.00 
                                   update_position           0           0                                0.00 
                                           x[0-31]           0           0                                0.00 
                                           xx[0-2]           0           0                                0.00 
                                           yy[0-2]           0           0                                0.00 

Total Node Count     =         69 
Toggled Node Count   =          2 
Untoggled Node Count =         67 

Toggle Coverage      =       1.56% (2 of 128 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/iTC
=== Design Unit: work.TourCmd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        39        10        29    25.64%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iDUT/iTC

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourCmd.sv
------------------------------------IF Branch------------------------------------
    58                                         3     Count coming in to IF
    58              1                          2     
    60              1                    ***0***     
    62              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    71                                         2     Count coming in to IF
    71              1                          2     
    73              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    74                                   ***0***     Count coming in to IF
    74              1                    ***0***     
    76              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    86                                         1     Count coming in to CASE
    87              1                    ***0***     
    92              1                    ***0***     
    97              1                    ***0***     
    102             1                    ***0***     
    107             1                    ***0***     
    112             1                    ***0***     
    117             1                    ***0***     
    122             1                    ***0***     
    127             1                          1     
Branch totals: 1 hit of 9 branches = 11.11%

------------------------------------IF Branch------------------------------------
    135                                        1     Count coming in to IF
    135             1                    ***0***     
    135             2                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                       19     Count coming in to IF
    137             1                    ***0***     
    137             2                         19     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    147                                        3     Count coming in to IF
    147             1                          2     
    149             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    162                                        8     Count coming in to CASE
    172             1                    ***0***     
    180             1                    ***0***     
    188             1                    ***0***     
    197             1                    ***0***     
    164             1                          8     
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------IF Branch------------------------------------
    165                                        8     Count coming in to IF
    165             1                    ***0***     
                                               8     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    175                                  ***0***     Count coming in to IF
    175             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    182                                  ***0***     Count coming in to IF
    182             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    192                                  ***0***     Count coming in to IF
    192             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    200                                  ***0***     Count coming in to IF
    200             1                    ***0***     
    202             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         0         5     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_cal_check/iDUT/iTC --

  File ../src/TourCmd.sv
----------------Focused Condition View-------------------
Line       74 Item    1  (mv_indx == 23)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (mv_indx == 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (mv_indx == 23)_0     -                             
  Row   2:    ***0***  (mv_indx == 23)_1     -                             

----------------Focused Condition View-------------------
Line       200 Item    1  (send_resp & (mv_indx == 23))
Condition totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
        send_resp         N  No hits                  Hit '_0' and '_1'
  (mv_indx == 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  send_resp_0           (mv_indx == 23)               
  Row   2:    ***0***  send_resp_1           (mv_indx == 23)               
  Row   3:    ***0***  (mv_indx == 23)_0     send_resp                     
  Row   4:    ***0***  (mv_indx == 23)_1     send_resp                     

----------------Focused Condition View-------------------
Line       202 Item    1  (send_resp & (mv_indx < 23))
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
       send_resp         N  No hits                  Hit '_0' and '_1'
  (mv_indx < 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  send_resp_0           (mv_indx < 23)                
  Row   2:    ***0***  send_resp_1           (mv_indx < 23)                
  Row   3:    ***0***  (mv_indx < 23)_0      send_resp                     
  Row   4:    ***0***  (mv_indx < 23)_1      send_resp                     


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      58        20        38    34.48%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iDUT/iTC --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourCmd.sv
    42              1                          1     
    56              1                          3     
    59              1                          2     
    61              1                    ***0***     
    63              1                    ***0***     
    70              1                          2     
    72              1                          2     
    75              1                    ***0***     
    77              1                    ***0***     
    85              1                          1     
    88              1                    ***0***     
    89              1                    ***0***     
    93              1                    ***0***     
    94              1                    ***0***     
    98              1                    ***0***     
    99              1                    ***0***     
    103             1                    ***0***     
    104             1                    ***0***     
    108             1                    ***0***     
    109             1                    ***0***     
    113             1                    ***0***     
    114             1                    ***0***     
    118             1                    ***0***     
    119             1                    ***0***     
    123             1                    ***0***     
    124             1                    ***0***     
    128             1                          1     
    129             1                          1     
    135             1                          2     
    137             1                         20     
    146             1                          3     
    148             1                          2     
    150             1                          1     
    153             1                          8     
    155             1                          8     
    156             1                          8     
    157             1                          8     
    158             1                          8     
    159             1                          8     
    160             1                          8     
    166             1                    ***0***     
    167             1                    ***0***     
    168             1                    ***0***     
    173             1                    ***0***     
    174             1                    ***0***     
    176             1                    ***0***     
    181             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
    189             1                    ***0***     
    190             1                    ***0***     
    191             1                    ***0***     
    193             1                    ***0***     
    198             1                    ***0***     
    199             1                    ***0***     
    201             1                    ***0***     
    203             1                    ***0***     
    204             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        150         2       148     1.33%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/iTC --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       X_cmd[0-15]           0           0                                0.00 
                                       Y_cmd[0-15]           0           0                                0.00 
                                       clr_mv_indx           0           0                                0.00 
                                    cmd_TOUR[0-15]           0           0                                0.00 
                                      cmd_rdy_TOUR           0           0                                0.00 
                                      encoded_move               ENUM type       Value       Count 
                                                                      N2W1           0        0.00 
                                                                      N2E1           0        0.00 
                                                                      W2N1           0        0.00 
                                                                      W2S1           0        0.00 
                                                                      S2W1           0        0.00 
                                                                      S2E1           0        0.00 
                                                                      E2S1           0        0.00 
                                                                      E2N1           0        0.00 
                                            inc_mv           0           0                                0.00 
                                      mv_indx[0-4]           0           0                                0.00 
                                  mv_vert_or_horiz           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                                                    Y_MOVE           0        0.00 
                                                                    Y_HOLD           0        0.00 
                                                                    X_MOVE           0        0.00 
                                                                    X_HOLD           0        0.00 
                                         resp[0-7]           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                    Y_MOVE           0        0.00 
                                                                    Y_HOLD           0        0.00 
                                                                    X_MOVE           0        0.00 
                                                                    X_HOLD           0        0.00 
                                             usurp           0           0                                0.00 

Total Node Count     =         84 
Toggled Node Count   =          2 
Untoggled Node Count =         82 

Toggle Coverage      =       1.33% (2 of 150 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/iNEMO/iSPI
=== Design Unit: work.SPI_mnrch
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        35        35         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iDUT/iNEMO/iSPI

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_mnrch.sv
------------------------------------IF Branch------------------------------------
    27                                       921     Count coming in to IF
    27              1                          2     
    29              1                         27     
    31              1                        432     
                                             460     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                    273606     Count coming in to IF
    40              1                          5     
    42              1                     259561     
    44              1                      14040     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                      1008     Count coming in to IF
    56              1                        432     
                                             576     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                      1013     Count coming in to IF
    62              1                          2     
    64              1                         27     
    66              1                        432     
                                             552     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                        97     Count coming in to IF
    76              1                          2     
    80              1                         27     
    84              1                         27     
                                              41     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    92                                       949     Count coming in to IF
    92              1                          2     
    94              1                        947     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                     1852     Count coming in to CASE
    108             1                         54     
    112             1                        864     
    118             1                        837     
    128             1                         54     
    138             1                         43     
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                       54     Count coming in to IF
    109             1                         27     
                                              27     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                      864     Count coming in to IF
    113             1                        432     
                                             432     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    119                                      837     Count coming in to IF
    119             1                         27     
    123             1                        405     
                                             405     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    131                                       54     Count coming in to IF
    131             1                         27     
                                              27     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    140                                       43     Count coming in to IF
    140             1                         27     
                                              16     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        47         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iDUT/iNEMO/iSPI --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_mnrch.sv
    26              1                        921     
    28              1                          2     
    30              1                         27     
    32              1                        432     
    39              1                     273606     
    41              1                          5     
    43              1                     259561     
    45              1                      14040     
    51              1                      14069     
    52              1                      14069     
    55              1                       1008     
    57              1                        432     
    61              1                       1013     
    63              1                          2     
    65              1                         27     
    67              1                        432     
    75              1                         97     
    77              1                          2     
    78              1                          2     
    81              1                         27     
    82              1                         27     
    85              1                         27     
    86              1                         27     
    91              1                        949     
    93              1                          2     
    95              1                        947     
    99              1                       1852     
    100             1                       1852     
    101             1                       1852     
    102             1                       1852     
    103             1                       1852     
    104             1                       1852     
    105             1                       1852     
    110             1                         27     
    114             1                        432     
    115             1                        432     
    120             1                         27     
    121             1                         27     
    124             1                        405     
    125             1                        405     
    132             1                         27     
    133             1                         27     
    134             1                         27     
    139             1                         43     
    141             1                         27     
    142             1                         27     
    143             1                         27     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        114       114         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/iNEMO/iSPI --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         62 
Toggled Node Count   =         62 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (114 of 114 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/iNEMO/iINT
=== Design Unit: work.inertial_integrator
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        34        31         3    91.17%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iDUT/iNEMO/iINT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inertial_integrator.sv
------------------------------------IF Branch------------------------------------
    57                                        24     Count coming in to IF
    57              1                          2     
    59              1                         22     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    76                                        31     Count coming in to CASE
    77              1                          8     
    85              1                         18     
    94              1                          5     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                         8     Count coming in to IF
    78              1                          1     
    82              1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    87                                        18     Count coming in to IF
    87              1                          1     
    91              1                         17     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                         5     Count coming in to IF
    96              1                    ***0***     
    100             1                          5     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    112                                       19     Count coming in to IF
    112             1                          2     
    112             2                         17     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    121                                       40     Count coming in to IF
    121             1                         12     
                                              28     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    122                                       12     Count coming in to IF
    122             1                          1     
    122             2                         11     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    130                                       21     Count coming in to IF
    130             1                          2     
    132             1                          1     
    134             1                          8     
                                              10     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    146                                       51     Count coming in to IF
    146             1                          2     
    150             1                         49     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    156                                        3     Count coming in to IF
    156             1                    ***0***     
    157             1                          3     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    157                                        3     Count coming in to IF
    157             2                    ***0***     
    158             1                          3     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    165                                       29     Count coming in to IF
    165             1                          2     
    167             1                          2     
    169             1                         10     
                                              15     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    184                                       16     Count coming in to IF
    184             1                          2     
    186             1                          1     
                                              13     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       9         2         7    22.22%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_cal_check/iDUT/iNEMO/iINT --

  File ../src/inertial_integrator.sv
----------------Focused Condition View-------------------
Line       156 Item    1  ((~rghtIR & compensate_offset) & lftIR)
Condition totals: 0 of 3 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
             rghtIR         N  No hits                  Hit '_0' and '_1'
  compensate_offset         N  No hits                  Hit '_0' and '_1'
              lftIR         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  rghtIR_0              (lftIR && compensate_offset)  
  Row   2:    ***0***  rghtIR_1              (lftIR && compensate_offset)  
  Row   3:    ***0***  compensate_offset_0   (lftIR && ~rghtIR)            
  Row   4:    ***0***  compensate_offset_1   (lftIR && ~rghtIR)            
  Row   5:          1  lftIR_0               (~rghtIR & compensate_offset) 
  Row   6:    ***0***  lftIR_1               (~rghtIR & compensate_offset) 

----------------Focused Condition View-------------------
Line       157 Item    1  ((~lftIR & compensate_offset) & rghtIR)
Condition totals: 0 of 3 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
              lftIR         N  No hits                  Hit '_0' and '_1'
  compensate_offset         N  No hits                  Hit '_0' and '_1'
             rghtIR         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_0               (rghtIR && compensate_offset) 
  Row   2:    ***0***  lftIR_1               (rghtIR && compensate_offset) 
  Row   3:    ***0***  compensate_offset_0   (rghtIR && ~lftIR)            
  Row   4:    ***0***  compensate_offset_1   (rghtIR && ~lftIR)            
  Row   5:          1  rghtIR_0              (~lftIR & compensate_offset)  
  Row   6:    ***0***  rghtIR_1              (~lftIR & compensate_offset)  

----------------Focused Condition View-------------------
Line       169 Item    1  (vld_ff2 && (~compensate_offset || moving))
Condition totals: 2 of 3 input terms covered = 66.66%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
            vld_ff2         Y
  compensate_offset         Y
             moving         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  vld_ff2_0             -                             
  Row   2:          1  vld_ff2_1             (~compensate_offset || moving)
  Row   3:          1  compensate_offset_0   vld_ff2                       
  Row   4:          1  compensate_offset_1   (vld_ff2 && ~moving)          
  Row   5:          1  moving_0              (vld_ff2 && compensate_offset)
  Row   6:    ***0***  moving_1              (vld_ff2 && compensate_offset)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      50        47         3    94.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iDUT/iNEMO/iINT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inertial_integrator.sv
    56              1                         24     
    58              1                          2     
    60              1                         22     
    65              1                         31     
    69              1                         31     
    70              1                         31     
    71              1                         31     
    72              1                         31     
    73              1                         31     
    74              1                         31     
    79              1                          1     
    80              1                          1     
    81              1                          1     
    83              1                          7     
    86              1                         18     
    88              1                          1     
    89              1                          1     
    90              1                          1     
    92              1                         17     
    95              1                          5     
    97              1                    ***0***     
    98              1                    ***0***     
    99              1                    ***0***     
    101             1                          5     
    111             1                         19     
    112             1                         19     
    119             1                         20     
    120             1                         40     
    122             1                         12     
    129             1                         21     
    131             1                          2     
    133             1                          1     
    135             1                          8     
    138             1                         10     
    145             1                         51     
    147             1                          2     
    148             1                          2     
    149             1                          2     
    151             1                         49     
    152             1                         49     
    153             1                         49     
    156             1                          5     
    164             1                         29     
    166             1                          2     
    168             1                          2     
    176             1                         10     
    183             1                         16     
    185             1                          2     
    193             1                          1     
    202             1                         14     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        328       209       119    63.71%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/iNEMO/iINT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                 compensate_offset           0           1                               50.00 
                                      enough_smpls           0           1                               50.00 
                                            nstate               ENUM type       Value       Count 
                                                                   RUNNING           0        0.00 
                                 raw_heading[0-12]           0           0                                0.00 
                                      smpl_cntr[3]           0           1                               50.00 
                                   smpl_cntr[4-11]           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                  yaw_fusion[0-18]           0           0                                0.00 
                                        yaw_off[0]           0           0                                0.00 
                                        yaw_off[1]           0           1                               50.00 
                                      yaw_off[2-3]           0           0                                0.00 
                                        yaw_off[4]           0           1                               50.00 
                                        yaw_off[5]           0           0                                0.00 
                                        yaw_off[6]           0           1                               50.00 
                                     yaw_off[7-18]           0           0                                0.00 

Total Node Count     =        167 
Toggled Node Count   =        104 
Untoggled Node Count =         63 

Toggle Coverage      =      63.71% (209 of 328 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/iNEMO
=== Design Unit: work.inert_intf
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        32        32         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iDUT/iNEMO

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inert_intf.sv
------------------------------------IF Branch------------------------------------
    64                                        51     Count coming in to IF
    64              1                          2     
    67              1                         49     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                    273606     Count coming in to IF
    75              1                          5     
    77              1                     273601     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                       408     Count coming in to IF
    83              1                          2     
    85              1                         12     
                                             394     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    90                                       396     Count coming in to IF
    90              1                          2     
    92              1                         12     
                                             382     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    104                                       93     Count coming in to IF
    104             1                          2     
    106             1                         91     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                   273705     Count coming in to CASE
    119             1                      65537     
    127             1                        523     
    135             1                        523     
    143             1                     194532     
    151             1                       6288     
    160             1                       6276     
    167             1                         24     
                                               2     All False Count
Branch totals: 8 hits of 8 branches = 100.00%

------------------------------------IF Branch------------------------------------
    121                                    65537     Count coming in to IF
    121             1                          1     
                                           65536     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                      523     Count coming in to IF
    129             1                          2     
                                             521     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    137                                      523     Count coming in to IF
    137             1                          2     
                                             521     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    145                                   194532     Count coming in to IF
    145             1                         24     
                                          194508     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    153                                     6288     Count coming in to IF
    153             1                         24     
                                            6264     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    161                                     6276     Count coming in to IF
    161             1                         24     
                                            6252     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      45        45         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iDUT/iNEMO --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inert_intf.sv
    63              1                         51     
    65              1                          2     
    66              1                          2     
    68              1                         49     
    69              1                         49     
    74              1                     273606     
    76              1                          5     
    78              1                     273601     
    82              1                        408     
    84              1                          2     
    86              1                         12     
    89              1                        396     
    91              1                          2     
    93              1                         12     
    96              1                         19     
    103             1                         93     
    105             1                          2     
    107             1                         91     
    110             1                     273705     
    111             1                     273705     
    112             1                     273705     
    113             1                     273705     
    114             1                     273705     
    115             1                     273705     
    116             1                     273705     
    120             1                      65537     
    122             1                          1     
    123             1                          1     
    128             1                        523     
    130             1                          2     
    131             1                          2     
    136             1                        523     
    138             1                          2     
    139             1                          2     
    144             1                     194532     
    146             1                         24     
    147             1                         24     
    152             1                       6288     
    154             1                         24     
    155             1                         24     
    156             1                         24     
    162             1                         24     
    163             1                         24     
    168             1                         24     
    169             1                         24     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        188       174        14    92.55%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/iNEMO --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            cmd[0]           0           0                                0.00 
                                            cmd[1]           1           0                               50.00 
                                          cmd[2-4]           0           0                                0.00 
                                            cmd[7]           0           0                                0.00 
                                           cmd[11]           1           0                               50.00 
                                           cmd[14]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =        101 
Toggled Node Count   =         93 
Untoggled Node Count =          8 

Toggle Coverage      =      92.55% (174 of 188 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/iCNTRL
=== Design Unit: work.PID
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        34        25         9    73.52%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iDUT/iCNTRL

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PID.sv
------------------------------------IF Branch------------------------------------
    36                                         5     Count coming in to IF
    36              1                    ***0***     
    37              1                          5     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    37                                         5     Count coming in to IF
    37              2                    ***0***     
    38              1                          5     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    47                                         7     Count coming in to IF
    47              1                          2     
    49              1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    73                                        27     Count coming in to IF
    73              1                          2     
    75              1                         25     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                        31     Count coming in to IF
    79              1                         15     
    79              2                         16     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                         3     Count coming in to IF
    96              1                          2     
    98              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    103                                       20     Count coming in to IF
    103             1                          2     
    106             1                    ***0***     
    108             1                         18     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    125                                       28     Count coming in to IF
    125             1                          2     
    129             1                         12     
                                              14     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    142                                        5     Count coming in to IF
    142             1                          2     
    144             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    151                                        7     Count coming in to IF
    151             1                    ***0***     
    152             1                          7     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    152                                        7     Count coming in to IF
    152             2                    ***0***     
    153             1                          7     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    180                                        9     Count coming in to IF
    180             1                          2     
    185             1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    212                                        7     Count coming in to IF
    212             1                    ***0***     
    212             2                          7     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    218                                        8     Count coming in to IF
    218             1                    ***0***     
    218             2                          8     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    224                                        8     Count coming in to IF
    224             1                    ***0***     
    224             2                          8     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    225                                        8     Count coming in to IF
    225             1                    ***0***     
    225             2                          8     
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      14         1        13     7.14%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_cal_check/iDUT/iCNTRL --

  File ../src/PID.sv
----------------Focused Condition View-------------------
Line       36 Item    1  (error[11] & ~&error[10:9])
Condition totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      error[11]         N  '_1' not hit             Hit '_1'
  ~&error[10:9]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  error[11]_0           ~&error[10:9]                 
  Row   2:    ***0***  error[11]_1           ~&error[10:9]                 
  Row   3:          1  ~&error[10:9]_0       error[11]                     
  Row   4:    ***0***  ~&error[10:9]_1       error[11]                     

----------------Focused Condition View-------------------
Line       37 Item    1  (~error[11] & |error[10:9])
Condition totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
     error[11]         N  '_0' not hit             Hit '_0'
  |error[10:9]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  error[11]_0           |error[10:9]                  
  Row   2:          1  error[11]_1           |error[10:9]                  
  Row   3:          1  |error[10:9]_0        ~error[11]                    
  Row   4:    ***0***  |error[10:9]_1        ~error[11]                    

----------------Focused Condition View-------------------
Line       79 Item    1  (err_vld_p & ~I_overflow)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   err_vld_p         Y
  I_overflow         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  err_vld_p_0           ~I_overflow                   
  Row   2:          1  err_vld_p_1           ~I_overflow                   
  Row   3:          1  I_overflow_0          err_vld_p                     
  Row   4:    ***0***  I_overflow_1          err_vld_p                     

----------------Focused Condition View-------------------
Line       151 Item    1  (D_diff[9] & ~&D_diff[8:6])
Condition totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      D_diff[9]         N  '_1' not hit             Hit '_1'
  ~&D_diff[8:6]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  D_diff[9]_0           ~&D_diff[8:6]                 
  Row   2:    ***0***  D_diff[9]_1           ~&D_diff[8:6]                 
  Row   3:          1  ~&D_diff[8:6]_0       D_diff[9]                     
  Row   4:    ***0***  ~&D_diff[8:6]_1       D_diff[9]                     

----------------Focused Condition View-------------------
Line       152 Item    1  (~D_diff[9] & |D_diff[8:6])
Condition totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
     D_diff[9]         N  '_0' not hit             Hit '_0'
  |D_diff[8:6]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  D_diff[9]_0           |D_diff[8:6]                  
  Row   2:          1  D_diff[9]_1           |D_diff[8:6]                  
  Row   3:          1  |D_diff[8:6]_0        ~D_diff[9]                    
  Row   4:    ***0***  |D_diff[8:6]_1        ~D_diff[9]                    

----------------Focused Condition View-------------------
Line       212 Item    1  (~PID_term[13] & lft_spd_raw[10])
Condition totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
     PID_term[13]         N  '_0' not hit             Hit '_0'
  lft_spd_raw[10]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  PID_term[13]_0        lft_spd_raw[10]               
  Row   2:          1  PID_term[13]_1        lft_spd_raw[10]               
  Row   3:          1  lft_spd_raw[10]_0     ~PID_term[13]                 
  Row   4:    ***0***  lft_spd_raw[10]_1     ~PID_term[13]                 

----------------Focused Condition View-------------------
Line       218 Item    1  (PID_term[13] & rght_spd_raw[10])
Condition totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
      PID_term[13]         N  '_1' not hit             Hit '_1'
  rght_spd_raw[10]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  PID_term[13]_0        rght_spd_raw[10]              
  Row   2:    ***0***  PID_term[13]_1        rght_spd_raw[10]              
  Row   3:          1  rght_spd_raw[10]_0    PID_term[13]                  
  Row   4:    ***0***  rght_spd_raw[10]_1    PID_term[13]                  


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        46         1    97.87%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iDUT/iCNTRL --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PID.sv
    36              1                          6     
    46              1                          7     
    48              1                          2     
    50              1                          5     
    52              1                          6     
    62              1                          6     
    64              1                          7     
    72              1                         27     
    74              1                          2     
    76              1                         25     
    79              1                         32     
    81              1                          2     
    95              1                          3     
    97              1                          2     
    99              1                          1     
    102             1                         20     
    104             1                          2     
    107             1                    ***0***     
    109             1                         18     
    123             1                         28     
    126             1                          2     
    127             1                          2     
    130             1                         12     
    131             1                         12     
    141             1                          5     
    143             1                          2     
    145             1                          3     
    148             1                          8     
    151             1                          8     
    156             1                          8     
    163             1                          2     
    164             1                          8     
    179             1                          9     
    181             1                          2     
    182             1                          2     
    183             1                          2     
    186             1                          7     
    187             1                          7     
    188             1                          7     
    192             1                          8     
    199             1                          2     
    209             1                          9     
    212             1                          9     
    215             1                          9     
    218             1                          9     
    224             1                          9     
    225             1                          9     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        706       497       209    70.39%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/iCNTRL --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        I_overflow           0           0                                0.00 
                                       I_term[0-8]           0           0                                0.00 
                                    I_term_p[0-13]           0           0                                0.00 
                              I_term_sign_ex[0-13]           0           0                                0.00 
                                       P_term[0-2]           0           0                                0.00 
                                     P_term_p[0-2]           0           0                                0.00 
                                        frwrd[0-9]           0           0                                0.00 
                                  frwrd_z_ex[0-10]           0           0                                0.00 
                                  integrator[0-14]           0           0                                0.00 
                                     lft_spd[0-10]           0           0                                0.00 
                                            moving           0           0                                0.00 
                                          moving_p           0           0                                0.00 
                                    rght_spd[0-10]           0           0                                0.00 
                                             rst_n           0           1                               50.00 

Total Node Count     =        353 
Toggled Node Count   =        248 
Untoggled Node Count =        105 

Toggle Coverage      =      70.39% (497 of 706 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/iMTR/LModulator
=== Design Unit: work.PWM11
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iDUT/iMTR/LModulator

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
------------------------------------IF Branch------------------------------------
    17                                    273606     Count coming in to IF
    17              1                          5     
    19              1                     273601     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    34                                    273603     Count coming in to IF
    34              1                          2     
    36              1                     273601     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                    273601     Count coming in to IF
    37              1                     137216     
    39              1                     136385     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_cal_check/iDUT/iMTR/LModulator --

  File ../src/PWM11.sv
----------------Focused Condition View-------------------
Line       37 Item    1  (cnt < duty)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iDUT/iMTR/LModulator --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
    15              1                     273606     
    18              1                          5     
    20              1                     273601     
    32              1                     273603     
    35              1                          2     
    38              1                     137216     
    40              1                     136385     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         26        26         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/iMTR/LModulator --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         13 
Toggled Node Count   =         13 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (26 of 26 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/iMTR/RModulator
=== Design Unit: work.PWM11
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iDUT/iMTR/RModulator

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
------------------------------------IF Branch------------------------------------
    17                                    273606     Count coming in to IF
    17              1                          5     
    19              1                     273601     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    34                                    273603     Count coming in to IF
    34              1                          2     
    36              1                     273601     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                    273601     Count coming in to IF
    37              1                     137216     
    39              1                     136385     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_cal_check/iDUT/iMTR/RModulator --

  File ../src/PWM11.sv
----------------Focused Condition View-------------------
Line       37 Item    1  (cnt < duty)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iDUT/iMTR/RModulator --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
    15              1                     273606     
    18              1                          5     
    20              1                     273601     
    32              1                     273603     
    35              1                          2     
    38              1                     137216     
    40              1                     136385     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         26        26         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/iMTR/RModulator --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         13 
Toggled Node Count   =         13 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (26 of 26 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/iMTR
=== Design Unit: work.MtrDrv
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iDUT/iMTR --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/MtrDrv.sv
    15              1                          2     
    16              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44         0        44     0.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/iMTR --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       Lduty[0-10]           0           0                                0.00 
                                       Rduty[0-10]           0           0                                0.00 

Total Node Count     =         22 
Toggled Node Count   =          0 
Untoggled Node Count =         22 

Toggle Coverage      =       0.00% (0 of 44 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/iIR/iDUTY
=== Design Unit: work.PWM3
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iDUT/iIR/iDUTY

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
------------------------------------IF Branch------------------------------------
    142                                   273606     Count coming in to IF
    142             1                          5     
    144             1                     273601     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    154                                    70579     Count coming in to IF
    154             1                          2     
    156             1                      66225     
    158             1                       2176     
                                            2176     All False Count
Branch totals: 4 hits of 4 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iDUT/iIR/iDUTY --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
    141             1                     273606     
    143             1                          5     
    145             1                     273601     
    148             1                     273637     
    153             1                      70579     
    155             1                          2     
    157             1                      66225     
    159             1                       2176     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12        12         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/iIR/iDUTY --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =          6 
Toggled Node Count   =          6 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (12 of 12 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/iIR
=== Design Unit: work.IR_intf
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        22        21         1    95.45%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iDUT/iIR

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
------------------------------------IF Branch------------------------------------
    27                                    273606     Count coming in to IF
    27              1                          5     
    29              1                     273601     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    48                                        37     Count coming in to IF
    48              1                          2     
    50              1                         35     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                        37     Count coming in to IF
    57              1                          2     
    60              1                         17     
                                              18     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    69                                        37     Count coming in to IF
    69              1                          2     
    72              1                         17     
                                              18     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                    131074     Count coming in to IF
    82              1                          2     
    84              1                    ***0***     
    86              1                     131071     
                                               1     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    93                                        37     Count coming in to IF
    93              1                          2     
    96              1                         17     
                                              18     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    106                                       38     Count coming in to IF
    106             1                          2     
    108             1                          9     
                                              27     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                       34     Count coming in to IF
    113             1                         17     
    113             2                         17     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_cal_check/iDUT/iIR --

  File ../src/IR_intf.sv
----------------Focused Condition View-------------------
Line       108 Item    1  (smpl_IRs_FF1 && blankover)
Condition totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      32        31         1    96.87%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iDUT/iIR --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
    26              1                     273606     
    28              1                          5     
    30              1                     273601     
    33              1                     273602     
    34              1                     273602     
    35              1                     131073     
    47              1                         37     
    49              1                          2     
    51              1                         35     
    56              1                         37     
    58              1                          2     
    59              1                          2     
    61              1                         17     
    62              1                         17     
    68              1                         37     
    70              1                          2     
    71              1                          2     
    73              1                         17     
    74              1                         17     
    81              1                     131074     
    83              1                          2     
    85              1                    ***0***     
    87              1                     131071     
    92              1                         37     
    94              1                          2     
    95              1                          2     
    97              1                         17     
    98              1                         17     
    105             1                         38     
    107             1                          2     
    109             1                          9     
    113             1                         35     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        110        78        32    70.90%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/iIR --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                blanking_timer[16]           0           1                               50.00 
                             blanking_timer[17-22]           0           0                                0.00 
                                         blankover           0           1                               50.00 
                                            cntrIR           0           0                                0.00 
                                        cntrIR_FF1           0           0                                0.00 
                                        cntrIR_FF2           0           0                                0.00 
                                         cntr_rise           0           0                                0.00 
                                           duty[1]           0           0                                0.00 
                                             lftIR           0           0                                0.00 
                                         lftIR_FF1           0           0                                0.00 
                                            rghtIR           0           0                                0.00 
                                        rghtIR_FF1           0           0                                0.00 

Total Node Count     =         55 
Toggled Node Count   =         38 
Untoggled Node Count =         17 

Toggle Coverage      =      70.90% (78 of 110 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT/ICHRG
=== Design Unit: work.charge
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        39        11        28    28.20%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iDUT/ICHRG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/charge.sv
------------------------------------IF Branch------------------------------------
    37                                    273606     Count coming in to IF
    37              1                          5     
    39              1                     273601     
    41              1                    ***0***     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    60                                    273606     Count coming in to IF
    60              1                          5     
    62              1                     273601     
    64              1                    ***0***     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    78                                         3     Count coming in to IF
    78              1                          2     
    80              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    81                                         1     Count coming in to IF
    81              1                    ***0***     
    83              1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    90                                         3     Count coming in to IF
    90              1                          2     
    92              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    104                                        3     Count coming in to CASE
    107             1                          3     
    115             1                    ***0***     
    128             1                    ***0***     
    139             1                    ***0***     
    150             1                    ***0***     
    161             1                    ***0***     
    172             1                    ***0***     
Branch totals: 1 hit of 7 branches = 14.28%

------------------------------------IF Branch------------------------------------
    110                                        3     Count coming in to IF
    110             1                    ***0***     
                                               3     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    117                                  ***0***     Count coming in to IF
    117             1                    ***0***     
    122             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    130                                  ***0***     Count coming in to IF
    130             1                    ***0***     
    135             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141             1                    ***0***     
    146             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    152                                  ***0***     Count coming in to IF
    152             1                    ***0***     
    157             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    163                                  ***0***     Count coming in to IF
    163             1                    ***0***     
    168             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    174                                  ***0***     Count coming in to IF
    174             1                    ***0***     
    179             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      13         0        13     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_cal_check/iDUT/ICHRG --

  File ../src/charge.sv
----------------Focused Condition View-------------------
Line       81 Item    1  (freq_cnt < duty)
Condition totals: 0 of 1 input term covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (freq_cnt < duty)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (freq_cnt < duty)_0   -                             
  Row   2:    ***0***  (freq_cnt < duty)_1   -                             

----------------Focused Condition View-------------------
Line       117 Item    1  (clk_cntr >= 8388608)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (clk_cntr >= 8388608)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (clk_cntr >= 8388608)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 8388608)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1  (freq_cnt >= 31888)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 31888)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 31888)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 31888)_1  -                             

----------------Focused Condition View-------------------
Line       130 Item    1  (clk_cntr >= 8388608)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (clk_cntr >= 8388608)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (clk_cntr >= 8388608)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 8388608)_1  -                             

----------------Focused Condition View-------------------
Line       135 Item    1  (freq_cnt >= 23900)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 23900)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 23900)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 23900)_1  -                             

----------------Focused Condition View-------------------
Line       141 Item    1  (clk_cntr >= 8388608)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (clk_cntr >= 8388608)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (clk_cntr >= 8388608)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 8388608)_1  -                             

----------------Focused Condition View-------------------
Line       146 Item    1  (freq_cnt >= 18961)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 18961)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 18961)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 18961)_1  -                             

----------------Focused Condition View-------------------
Line       152 Item    1  (clk_cntr >= 12582912)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (clk_cntr >= 12582912)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (clk_cntr >= 12582912)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 12582912)_1  -                             

----------------Focused Condition View-------------------
Line       157 Item    1  (freq_cnt >= 15944)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 15944)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 15944)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 15944)_1  -                             

----------------Focused Condition View-------------------
Line       163 Item    1  (clk_cntr >= 4194304)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (clk_cntr >= 4194304)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (clk_cntr >= 4194304)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 4194304)_1  -                             

----------------Focused Condition View-------------------
Line       168 Item    1  (freq_cnt >= 18961)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 18961)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 18961)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 18961)_1  -                             

----------------Focused Condition View-------------------
Line       174 Item    1  (clk_cntr >= 12582912)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (clk_cntr >= 12582912)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (clk_cntr >= 12582912)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 12582912)_1  -                             

----------------Focused Condition View-------------------
Line       179 Item    1  (freq_cnt >= 15944)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 15944)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 15944)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 15944)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      53        19        34    35.84%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iDUT/ICHRG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/charge.sv
    36              1                     273606     
    38              1                          5     
    40              1                     273601     
    42              1                    ***0***     
    59              1                     273606     
    61              1                          5     
    63              1                     273601     
    65              1                    ***0***     
    77              1                          3     
    79              1                          2     
    82              1                    ***0***     
    84              1                          1     
    89              1                          3     
    91              1                          2     
    93              1                          1     
    96              1                          3     
    99              1                          3     
    100             1                          3     
    101             1                          3     
    102             1                          3     
    108             1                          3     
    109             1                          3     
    111             1                    ***0***     
    116             1                    ***0***     
    118             1                    ***0***     
    119             1                    ***0***     
    120             1                    ***0***     
    123             1                    ***0***     
    129             1                    ***0***     
    131             1                    ***0***     
    132             1                    ***0***     
    133             1                    ***0***     
    136             1                    ***0***     
    140             1                    ***0***     
    142             1                    ***0***     
    143             1                    ***0***     
    144             1                    ***0***     
    147             1                    ***0***     
    151             1                    ***0***     
    153             1                    ***0***     
    154             1                    ***0***     
    155             1                    ***0***     
    158             1                    ***0***     
    162             1                    ***0***     
    164             1                    ***0***     
    165             1                    ***0***     
    166             1                    ***0***     
    169             1                    ***0***     
    173             1                    ***0***     
    175             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    180             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        220         5       215     2.27%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT/ICHRG --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                    clk_cntr[0-31]           0           0                                0.00 
                                      clk_cntr_clr           0           0                                0.00 
                                        duty[0-31]           0           0                                0.00 
                                    freq_cnt[0-31]           0           0                                0.00 
                                     freq_cntr_clr           0           0                                0.00 
                                                go           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                                                   G6_note           0        0.00 
                                                                   C7_note           0        0.00 
                                                                 E7_note_1           0        0.00 
                                                                 G7_note_1           0        0.00 
                                                                 E7_note_2           0        0.00 
                                                                 G7_note_2           0        0.00 
                                             piezo           0           0                                0.00 
                                           piezo_n           0           0                                0.00 
                                             rst_n           0           1                               50.00 
                                             state               ENUM type       Value       Count 
                                                                   G6_note           0        0.00 
                                                                   C7_note           0        0.00 
                                                                 E7_note_1           0        0.00 
                                                                 G7_note_1           0        0.00 
                                                                 E7_note_2           0        0.00 
                                                                 G7_note_2           0        0.00 

Total Node Count     =        117 
Toggled Node Count   =          3 
Untoggled Node Count =        114 

Toggle Coverage      =       2.27% (5 of 220 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iDUT
=== Design Unit: work.KnightsTour
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        250        95       155    38.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iDUT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                         cmd[8-15]           0           0                                0.00 
                                    cmd_UART[8-15]           0           0                                0.00 
                                            cntrIR           0           0                                0.00 
                                        fanfare_go           0           0                                0.00 
                                        frwrd[0-9]           0           0                                0.00 
                                             lftIR           0           0                                0.00 
                                     lft_spd[0-10]           0           0                                0.00 
                                         move[0-7]           0           0                                0.00 
                                            moving           0           0                                0.00 
                                      mv_indx[0-4]           0           0                                0.00 
                                         resp[0-7]           0           0                                0.00 
                                         resp_sent           0           0                                0.00 
                                            rghtIR           0           0                                0.00 
                                    rght_spd[0-10]           0           0                                0.00 
                                             rst_n           0           1                               50.00 
                                        start_tour           0           0                                0.00 
                                           tour_go           0           0                                0.00 

Total Node Count     =        125 
Toggled Node Count   =         47 
Untoggled Node Count =         78 

Toggle Coverage      =      38.00% (95 of 250 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iRMT/iU_RCOM/iTX
=== Design Unit: work.UART_tx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        28         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iRMT/iU_RCOM/iTX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
------------------------------------IF Branch------------------------------------
    33                                        47     Count coming in to IF
    33              1                          2     
    36              1                         45     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    37                                        45     Count coming in to CASE
    39              1                          2     
    41              1                         20     
                                              23     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                     52107     Count coming in to IF
    51              1                          2     
    53              1                      52105     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    54                                     52105     Count coming in to CASE
    56              1                         22     
    58              1                      52080     
                                               3     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    68                                        47     Count coming in to IF
    68              1                          2     
    70              1                         45     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    71                                        45     Count coming in to CASE
    73              1                          2     
    75              1                         20     
                                              23     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                        10     Count coming in to IF
    83              1                          2     
    85              1                          2     
    87              1                          2     
                                               4     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                         7     Count coming in to IF
    94              1                          2     
    96              1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                       27     Count coming in to CASE
    108             1                          4     
    114             1                         22     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                        4     Count coming in to IF
    109             1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    115                                       22     Count coming in to IF
    115             1                          2     
    118             1                         20     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_cal_check/iRMT/iU_RCOM/iTX --

  File ../src/UART_tx.sv
----------------Focused Condition View-------------------
Line       115 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        30         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iRMT/iU_RCOM/iTX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
    28              1                      52102     
    31              1                         47     
    35              1                          2     
    39              1                          2     
    41              1                         20     
    49              1                      52107     
    52              1                          2     
    56              1                         22     
    58              1                      52080     
    66              1                         47     
    69              1                          2     
    73              1                          2     
    75              1                         20     
    81              1                         10     
    84              1                          2     
    86              1                          2     
    88              1                          2     
    92              1                          7     
    95              1                          2     
    97              1                          5     
    100             1                         27     
    102             1                         27     
    103             1                         27     
    104             1                         27     
    105             1                         27     
    110             1                          2     
    111             1                          2     
    116             1                          2     
    117             1                          2     
    119             1                         20     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         64        64         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iRMT/iU_RCOM/iTX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         34 
Toggled Node Count   =         34 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (64 of 64 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iRMT/iU_RCOM/iRX
=== Design Unit: work.UART_rx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        30        30         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iRMT/iU_RCOM/iRX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
------------------------------------IF Branch------------------------------------
    27                                        19     Count coming in to IF
    27              1                          2     
    30              1                         17     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                        31     Count coming in to IF
    46              1                          2     
    51              1                         10     
                                              19     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                     24753     Count coming in to IF
    61              1                          2     
    63              1                      24751     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                     24751     Count coming in to CASE
    67              1                         11     
    69              1                      24738     
                                               2     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                        11     Count coming in to IF
    67              2                          1     
    67              3                         10     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                        25     Count coming in to IF
    79              1                          2     
    81              1                         23     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    82                                        23     Count coming in to CASE
    84              1                          1     
    86              1                         10     
                                              12     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                         8     Count coming in to IF
    94              1                          2     
    96              1                          2     
    98              1                          1     
                                               3     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                        5     Count coming in to IF
    105             1                          2     
    107             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                       22     Count coming in to CASE
    119             1                          3     
    127             1                         18     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    120                                        3     Count coming in to IF
    120             1                          1     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                       18     Count coming in to IF
    129             1                          1     
                                              17     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         3         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_cal_check/iRMT/iU_RCOM/iRX --

  File ../src/UART_rx.sv
----------------Focused Condition View-------------------
Line       96 Item    1  (start | clr_rdy)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       129 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        37         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iRMT/iU_RCOM/iRX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
    25              1                         19     
    28              1                          2     
    29              1                          2     
    31              1                         17     
    32              1                         17     
    37              1                         12     
    41              1                      24750     
    44              1                         31     
    48              1                          2     
    51              1                         10     
    59              1                      24753     
    62              1                          2     
    67              1                         11     
    69              1                      24738     
    77              1                         25     
    80              1                          2     
    84              1                          1     
    86              1                         10     
    92              1                          8     
    95              1                          2     
    97              1                          2     
    99              1                          1     
    103             1                          5     
    106             1                          2     
    108             1                          3     
    111             1                         22     
    113             1                         22     
    114             1                         22     
    115             1                         22     
    116             1                         22     
    121             1                          1     
    122             1                          1     
    123             1                          1     
    128             1                         18     
    130             1                          1     
    131             1                          1     
    132             1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        67         1    98.52%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iRMT/iU_RCOM/iRX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        bit_cnt[3]           0           1                               50.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         36 
Toggled Node Count   =         35 
Untoggled Node Count =          1 

Toggle Coverage      =      98.52% (67 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iRMT/iU_RCOM
=== Design Unit: work.UART
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iRMT/iU_RCOM --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iRMT
=== Design Unit: work.RemoteComm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        19         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iRMT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/RemoteComm.sv
------------------------------------IF Branch------------------------------------
    28                                         3     Count coming in to IF
    28              1                          1     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                         5     Count coming in to IF
    32              1                          4     
    32              2                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                         7     Count coming in to IF
    37              1                          2     
    39              1                          1     
    41              1                          1     
                                               3     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    50                                         6     Count coming in to IF
    50              1                          2     
    52              1                          4     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                         9     Count coming in to CASE
    66              1                          3     
    73              1                          2     
    81              1                          4     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                         3     Count coming in to IF
    67              1                          1     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                         2     Count coming in to IF
    75              1                          1     
                                               1     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                         4     Count coming in to IF
    82              1                          1     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        24         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iRMT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/RemoteComm.sv
    27              1                          3     
    28              1                          1     
    32              1                          6     
    35              1                          7     
    38              1                          2     
    40              1                          1     
    42              1                          1     
    46              1                         13     
    49              1                          6     
    51              1                          2     
    53              1                          4     
    56              1                          9     
    59              1                          9     
    60              1                          9     
    61              1                          9     
    62              1                          9     
    68              1                          1     
    69              1                          1     
    70              1                          1     
    74              1                          2     
    76              1                          1     
    77              1                          1     
    83              1                          1     
    84              1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        35        33    51.47%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iRMT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      cmd_low[0-7]           0           0                                0.00 
                                           cmd_snt           0           1                               50.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 
                                      tx_data[0-7]           0           0                                0.00 

Total Node Count     =         37 
Toggled Node Count   =         20 
Untoggled Node Count =         17 

Toggle Coverage      =      51.47% (35 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iPHYS/iNEMO
=== Design Unit: work.SPI_iNEMO4
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        51        37        14    72.54%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iPHYS/iNEMO

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_iNEMO4.sv
------------------------------------IF Branch------------------------------------
    48                                     25881     Count coming in to IF
    48              1                          2     
    50              1                      25878     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                       235     Count coming in to IF
    56              1                          1     
    58              1                         27     
    60              1                         27     
    62              1                        180     
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    67                                       431     Count coming in to IF
    67              1                          2     
    69              1                        429     
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    73                                       433     Count coming in to IF
    73              1                         27     
    75              1                        406     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                        11     Count coming in to IF
    79              1                          1     
    81              1                          3     
    83              1                          3     
                                               4     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    91                                        28     Count coming in to IF
    91              1                          3     
                                              25     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    99                                     25881     Count coming in to IF
    99              1                          2     
    101             1                         48     
    103             1                         12     
                                           25819     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                      434     Count coming in to IF
    109             1                          2     
    111             1                        432     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    129                                      624     Count coming in to CASE
    130             1                        206     
    136             1                        216     
    145             1                        201     
                                               1     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    131                                      206     Count coming in to IF
    131             1                         54     
                                             152     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    138                                      216     Count coming in to IF
    138             1                         27     
    142             1                        189     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    148                                      201     Count coming in to IF
    148             1                         39     
    151             1                        162     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    173                                       27     Count coming in to IF
    173             1                         24     
    190             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    174                                       24     Count coming in to CASE
    175             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    178             1                    ***0***     
    179             1                         12     
    180             1                         12     
    181             1                    ***0***     
    182             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
    185             1                    ***0***     
    186             1                    ***0***     
    187             1                    ***0***     
    188             1                    ***0***     
Branch totals: 2 hits of 14 branches = 14.28%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_cal_check/iPHYS/iNEMO --

  File ../src/SPI_iNEMO4.sv
----------------Focused Condition View-------------------
Line       138 Item    1  (bit_cnt == 7)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       148 Item    1  (bit_cnt == 14)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      83        59        24    71.08%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iPHYS/iNEMO --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_iNEMO4.sv
    47              1                      25881     
    49              1                          2     
    51              1                      25878     
    55              1                        235     
    57              1                          1     
    59              1                         27     
    61              1                         27     
    63              1                        180     
    66              1                        431     
    68              1                          2     
    70              1                        429     
    72              1                        433     
    74              1                         27     
    76              1                        406     
    78              1                         11     
    80              1                          1     
    82              1                          3     
    84              1                          3     
    90              1                         28     
    92              1                          3     
    98              1                      25881     
    100             1                          2     
    102             1                         48     
    104             1                         12     
    108             1                        434     
    110             1                          2     
    112             1                        432     
    117             1                        624     
    122             1                        624     
    123             1                        624     
    124             1                        624     
    125             1                        624     
    126             1                        624     
    127             1                        624     
    132             1                         54     
    133             1                         54     
    137             1                        216     
    139             1                         27     
    140             1                         27     
    141             1                         27     
    143             1                        189     
    146             1                        201     
    147             1                        201     
    149             1                         39     
    150             1                         39     
    152             1                        162     
    162             1                          1     
    163             1                          1     
    165             1                       4096     
    165             2                       4096     
    166             1                          1     
    170             1                      68402     
    170             2                      68401     
    175             1                    ***0***     
    175             2                    ***0***     
    176             1                    ***0***     
    176             2                    ***0***     
    177             1                    ***0***     
    177             2                    ***0***     
    178             1                    ***0***     
    178             2                    ***0***     
    179             1                         12     
    179             2                         12     
    180             1                         12     
    180             2                         12     
    181             1                    ***0***     
    181             2                    ***0***     
    182             1                    ***0***     
    182             2                    ***0***     
    183             1                    ***0***     
    183             2                    ***0***     
    184             1                    ***0***     
    184             2                    ***0***     
    185             1                    ***0***     
    185             2                    ***0***     
    186             1                    ***0***     
    186             2                    ***0***     
    187             1                    ***0***     
    187             2                    ***0***     
    188             1                    ***0***     
    188             2                    ***0***     
    191             1                          3     
    195             1                          4     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        136       116        20    85.29%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iPHYS/iNEMO --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        NEMO_setup           0           0                                0.00 
                                             POR_n           0           1                               50.00 
                                            nstate               ENUM type       Value       Count 
                                                                      DATA           0        0.00 
                                  shft_reg_tx[0-7]           0           0                                0.00 
                                             state               ENUM type       Value       Count 

Total Node Count     =         71 
Toggled Node Count   =         60 
Untoggled Node Count =         11 

Toggle Coverage      =      85.29% (116 of 136 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iPHYS/iMTRL1
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iPHYS/iMTRL1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                   273605     Count coming in to IF
    272             1                          2     
    274             1                        133     
    276             1                     137216     
                                          136254     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                   273606     Count coming in to IF
    283             1                          3     
    285             1                     273603     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                   273605     Count coming in to IF
    292             1                          2     
    294             1                        133     
                                          273470     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                   273605     Count coming in to IF
    301             1                          2     
    303             1                     273603     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iPHYS/iMTRL1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                     273605     
    273             1                          2     
    275             1                        133     
    277             1                     137216     
    282             1                     273606     
    284             1                          3     
    286             1                     273603     
    291             1                     273605     
    293             1                          2     
    295             1                        133     
    300             1                     273605     
    302             1                          2     
    304             1                     273603     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        47        21    69.11%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iPHYS/iMTRL1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     duty_out[0-9]           0           0                                0.00 
                                      duty_out[10]           0           1                               50.00 

Total Node Count     =         34 
Toggled Node Count   =         23 
Untoggled Node Count =         11 

Toggle Coverage      =      69.11% (47 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iPHYS/iMTRL2
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iPHYS/iMTRL2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                   273605     Count coming in to IF
    272             1                          2     
    274             1                        133     
    276             1                     136254     
                                          137216     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                   273606     Count coming in to IF
    283             1                          3     
    285             1                     273603     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                   273605     Count coming in to IF
    292             1                          2     
    294             1                        133     
                                          273470     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                   273605     Count coming in to IF
    301             1                          2     
    303             1                     273603     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iPHYS/iMTRL2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                     273605     
    273             1                          2     
    275             1                        133     
    277             1                     136254     
    282             1                     273606     
    284             1                          3     
    286             1                     273603     
    291             1                     273605     
    293             1                          2     
    295             1                        133     
    300             1                     273605     
    302             1                          2     
    304             1                     273603     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        54        14    79.41%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iPHYS/iMTRL2 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     duty_out[0-9]           0           1                               50.00 
                                      duty_out[10]           0           0                                0.00 
                                       pwm_cnt[10]           0           0                                0.00 

Total Node Count     =         34 
Toggled Node Count   =         22 
Untoggled Node Count =         12 

Toggle Coverage      =      79.41% (54 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iPHYS/iMTRR1
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iPHYS/iMTRR1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                   273605     Count coming in to IF
    272             1                          2     
    274             1                        133     
    276             1                     137216     
                                          136254     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                   273606     Count coming in to IF
    283             1                          3     
    285             1                     273603     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                   273605     Count coming in to IF
    292             1                          2     
    294             1                        133     
                                          273470     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                   273605     Count coming in to IF
    301             1                          2     
    303             1                     273603     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iPHYS/iMTRR1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                     273605     
    273             1                          2     
    275             1                        133     
    277             1                     137216     
    282             1                     273606     
    284             1                          3     
    286             1                     273603     
    291             1                     273605     
    293             1                          2     
    295             1                        133     
    300             1                     273605     
    302             1                          2     
    304             1                     273603     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        47        21    69.11%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iPHYS/iMTRR1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     duty_out[0-9]           0           0                                0.00 
                                      duty_out[10]           0           1                               50.00 

Total Node Count     =         34 
Toggled Node Count   =         23 
Untoggled Node Count =         11 

Toggle Coverage      =      69.11% (47 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iPHYS/iMTRR2
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iPHYS/iMTRR2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                   273605     Count coming in to IF
    272             1                          2     
    274             1                        133     
    276             1                     136254     
                                          137216     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                   273606     Count coming in to IF
    283             1                          3     
    285             1                     273603     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                   273605     Count coming in to IF
    292             1                          2     
    294             1                        133     
                                          273470     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                   273605     Count coming in to IF
    301             1                          2     
    303             1                     273603     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iPHYS/iMTRR2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                     273605     
    273             1                          2     
    275             1                        133     
    277             1                     136254     
    282             1                     273606     
    284             1                          3     
    286             1                     273603     
    291             1                     273605     
    293             1                          2     
    295             1                        133     
    300             1                     273605     
    302             1                          2     
    304             1                     273603     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        54        14    79.41%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iPHYS/iMTRR2 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     duty_out[0-9]           0           1                               50.00 
                                      duty_out[10]           0           0                                0.00 
                                       pwm_cnt[10]           0           0                                0.00 

Total Node Count     =         34 
Toggled Node Count   =         22 
Untoggled Node Count =         12 

Toggle Coverage      =      79.41% (54 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check/iPHYS
=== Design Unit: work.KnightPhysics
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        97         9        88     9.27%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check/iPHYS

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    71                                       133     Count coming in to IF
    71              1                    ***0***     
    167             1                        133     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    72                                   ***0***     Count coming in to CASE
    73              1                    ***0***     
    91              1                    ***0***     
    109             1                    ***0***     
    123             1                    ***0***     
    137             1                    ***0***     
    151             1                    ***0***     
    165             1                    ***0***     
Branch totals: 0 hits of 7 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
    79              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    77                                   ***0***     Count coming in to IF
    77              1                    ***0***     
    78              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    78                                   ***0***     Count coming in to IF
    78              2                    ***0***     
    78              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    80                                   ***0***     Count coming in to IF
    80              1                    ***0***     
    81              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    81                                   ***0***     Count coming in to IF
    81              2                    ***0***     
    81              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    82                                   ***0***     Count coming in to IF
    82              1                    ***0***     
    84              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    86                                   ***0***     Count coming in to IF
    86              1                    ***0***     
    88              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    93                                   ***0***     Count coming in to IF
    93              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              1                    ***0***     
    97              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95              1                    ***0***     
    96              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96              2                    ***0***     
    96              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    98                                   ***0***     Count coming in to IF
    98              1                    ***0***     
    99              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    99                                   ***0***     Count coming in to IF
    99              2                    ***0***     
    99              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    100                                  ***0***     Count coming in to IF
    100             1                    ***0***     
    102             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    104                                  ***0***     Count coming in to IF
    104             1                    ***0***     
    106             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    112                                  ***0***     Count coming in to IF
    112             1                    ***0***     
    113             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    113                                  ***0***     Count coming in to IF
    113             2                    ***0***     
    113             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    114                                  ***0***     Count coming in to IF
    114             1                    ***0***     
    116             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    118                                  ***0***     Count coming in to IF
    118             1                    ***0***     
    120             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    126                                  ***0***     Count coming in to IF
    126             1                    ***0***     
    127             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127             2                    ***0***     
    127             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                  ***0***     Count coming in to IF
    128             1                    ***0***     
    130             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    132                                  ***0***     Count coming in to IF
    132             1                    ***0***     
    134             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    139                                  ***0***     Count coming in to IF
    139             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    140                                  ***0***     Count coming in to IF
    140             1                    ***0***     
    141             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141             2                    ***0***     
    141             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    142                                  ***0***     Count coming in to IF
    142             1                    ***0***     
    144             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    146                                  ***0***     Count coming in to IF
    146             1                    ***0***     
    148             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    153                                  ***0***     Count coming in to IF
    153             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    154                                  ***0***     Count coming in to IF
    154             1                    ***0***     
    155             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155             2                    ***0***     
    155             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    156                                  ***0***     Count coming in to IF
    156             1                    ***0***     
    158             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160             1                    ***0***     
    162             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    174                                      133     Count coming in to IF
    174             1                    ***0***     
    176             1                    ***0***     
    178             1                        133     
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    205                                      266     Count coming in to IF
    205             1                        266     
    205             2                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    207                                      266     Count coming in to IF
    207             1                        266     
    207             2                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    209                                      266     Count coming in to IF
    209             1                    ***0***     
    210             1                        266     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    210                                      266     Count coming in to IF
    210             2                    ***0***     
    211             1                        266     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    220                                      266     Count coming in to IF
    220             1                        220     
    228             1                         46     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    222                                      220     Count coming in to IF
    222             1                    ***0***     
    224             1                    ***0***     
    226             1                        220     
Branch totals: 1 hit of 3 branches = 33.33%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      68         1        67     1.47%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_cal_check/iPHYS --

  File ../src/KnightPhysics.sv
----------------Focused Condition View-------------------
Line       71 Item    1  ((omega_lft > 1000) && (omega_rght > 1000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
   (omega_lft > 1000)         N  '_1' not hit             Hit '_1'
  (omega_rght > 1000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (omega_lft > 1000)_0   -                             
  Row   2:    ***0***  (omega_lft > 1000)_1   (omega_rght > 1000)           
  Row   3:    ***0***  (omega_rght > 1000)_0  (omega_lft > 1000)            
  Row   4:    ***0***  (omega_rght > 1000)_1  (omega_lft > 1000)            

----------------Focused Condition View-------------------
Line       75 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       76 Item    1  (heading_robot[19:8] < 1023)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (heading_robot[19:8] < 1023)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:    ***0***  (heading_robot[19:8] < 1023)_0  -                             
  Row   2:    ***0***  (heading_robot[19:8] < 1023)_1  -                             

----------------Focused Condition View-------------------
Line       77 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       80 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       82 Item    1  ((yy[11:0] > 2240) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] > 2240)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] > 2240)_0    -                             
  Row   2:    ***0***  (yy[11:0] > 2240)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] > 2240)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] > 2240)             

----------------Focused Condition View-------------------
Line       86 Item    1  ((yy[11:0] < 1856) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] < 1856)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] < 1856)_0    -                             
  Row   2:    ***0***  (yy[11:0] < 1856)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] < 1856)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] < 1856)             

----------------Focused Condition View-------------------
Line       93 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1  (heading_robot[19:8] < 3071)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (heading_robot[19:8] < 3071)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:    ***0***  (heading_robot[19:8] < 3071)_0  -                             
  Row   2:    ***0***  (heading_robot[19:8] < 3071)_1  -                             

----------------Focused Condition View-------------------
Line       95 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       98 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       100 Item    1  ((yy[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (yy[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       104 Item    1  ((yy[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (yy[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       111 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       112 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       114 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       118 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       125 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       126 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       128 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       132 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       139 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       140 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       142 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       146 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       153 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       154 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       156 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       160 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       174 Item    1  (((xx[11:0] > 992) && (xx[11:0] < 1120)) || ((xx[11:0] > 2976) && (xx[11:0] < 3104)))
Condition totals: 0 of 4 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
   (xx[11:0] > 992)         N  No hits                  Hit '_0' and '_1'
  (xx[11:0] < 1120)         N  '_1' not hit             Hit '_1'
  (xx[11:0] > 2976)         N  '_1' not hit             Hit '_1'
  (xx[11:0] < 3104)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (xx[11:0] > 992)_0    ~((xx[11:0] > 2976) && (xx[11:0] < 3104))
  Row   2:    ***0***  (xx[11:0] > 992)_1    (xx[11:0] < 1120)             
  Row   3:          1  (xx[11:0] < 1120)_0   (~((xx[11:0] > 2976) && (xx[11:0] < 3104)) && (xx[11:0] > 992))
  Row   4:    ***0***  (xx[11:0] < 1120)_1   (xx[11:0] > 992)              
  Row   5:          1  (xx[11:0] > 2976)_0   ~((xx[11:0] > 992) && (xx[11:0] < 1120))
  Row   6:    ***0***  (xx[11:0] > 2976)_1   (~((xx[11:0] > 992) && (xx[11:0] < 1120)) && (xx[11:0] < 3104))
  Row   7:    ***0***  (xx[11:0] < 3104)_0   (~((xx[11:0] > 992) && (xx[11:0] < 1120)) && (xx[11:0] > 2976))
  Row   8:    ***0***  (xx[11:0] < 3104)_1   (~((xx[11:0] > 992) && (xx[11:0] < 1120)) && (xx[11:0] > 2976))

----------------Focused Condition View-------------------
Line       176 Item    1  (((yy[11:0] > 992) && (yy[11:0] < 1120)) || ((yy[11:0] > 2976) && (yy[11:0] < 3104)))
Condition totals: 0 of 4 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
   (yy[11:0] > 992)         N  No hits                  Hit '_0' and '_1'
  (yy[11:0] < 1120)         N  '_1' not hit             Hit '_1'
  (yy[11:0] > 2976)         N  '_1' not hit             Hit '_1'
  (yy[11:0] < 3104)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (yy[11:0] > 992)_0    ~((yy[11:0] > 2976) && (yy[11:0] < 3104))
  Row   2:    ***0***  (yy[11:0] > 992)_1    (yy[11:0] < 1120)             
  Row   3:          1  (yy[11:0] < 1120)_0   (~((yy[11:0] > 2976) && (yy[11:0] < 3104)) && (yy[11:0] > 992))
  Row   4:    ***0***  (yy[11:0] < 1120)_1   (yy[11:0] > 992)              
  Row   5:          1  (yy[11:0] > 2976)_0   ~((yy[11:0] > 992) && (yy[11:0] < 1120))
  Row   6:    ***0***  (yy[11:0] > 2976)_1   (~((yy[11:0] > 992) && (yy[11:0] < 1120)) && (yy[11:0] < 3104))
  Row   7:    ***0***  (yy[11:0] < 3104)_0   (~((yy[11:0] > 992) && (yy[11:0] < 1120)) && (yy[11:0] > 2976))
  Row   8:    ***0***  (yy[11:0] < 3104)_1   (~((yy[11:0] > 992) && (yy[11:0] < 1120)) && (yy[11:0] > 2976))

----------------Focused Condition View-------------------
Line       205 Item    1  (duty1 > duty2)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (duty1 > duty2)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (duty1 > duty2)_0     -                             
  Row   2:          1  (duty1 > duty2)_1     -                             

----------------Focused Condition View-------------------
Line       207 Item    1  (duty1 > duty2)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (duty1 > duty2)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (duty1 > duty2)_0     -                             
  Row   2:          1  (duty1 > duty2)_1     -                             

----------------Focused Condition View-------------------
Line       209 Item    1  (alpha14bit[13] & ~alpha14bit[12])
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  alpha14bit[13]         N  '_1' not hit             Hit '_1'
  alpha14bit[12]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  alpha14bit[13]_0      ~alpha14bit[12]               
  Row   2:    ***0***  alpha14bit[13]_1      ~alpha14bit[12]               
  Row   3:    ***0***  alpha14bit[12]_0      alpha14bit[13]                
  Row   4:    ***0***  alpha14bit[12]_1      alpha14bit[13]                

----------------Focused Condition View-------------------
Line       210 Item    1  (~alpha14bit[13] & alpha14bit[12])
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  alpha14bit[13]         N  No hits                  Hit '_0' and '_1'
  alpha14bit[12]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  alpha14bit[13]_0      alpha14bit[12]                
  Row   2:    ***0***  alpha14bit[13]_1      alpha14bit[12]                
  Row   3:          1  alpha14bit[12]_0      ~alpha14bit[13]               
  Row   4:    ***0***  alpha14bit[12]_1      ~alpha14bit[13]               

----------------Focused Condition View-------------------
Line       220 Item    1  ((torque > 32) || (torque < -32))
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
   (torque > 32)         Y
  (torque < -32)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (torque > 32)_0       ~(torque < -32)               
  Row   2:          1  (torque > 32)_1       -                             
  Row   3:          1  (torque < -32)_0      ~(torque > 32)                
  Row   4:    ***0***  (torque < -32)_1      ~(torque > 32)                

----------------Focused Condition View-------------------
Line       222 Item    1  (intermediate > 32700)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (intermediate > 32700)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  (intermediate > 32700)_0  -                             
  Row   2:    ***0***  (intermediate > 32700)_1  -                             

----------------Focused Condition View-------------------
Line       224 Item    1  (intermediate < -32700)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (intermediate < -32700)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (intermediate < -32700)_0  -                             
  Row   2:    ***0***  (intermediate < -32700)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      75        31        44    41.33%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check/iPHYS --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    58              1                        133     
    59              1                        133     
    60              1                        133     
    61              1                        133     
    62              1                        133     
    63              1                        133     
    64              1                        133     
    65              1                        133     
    66              1                        133     
    67              1                        133     
    74              1                    ***0***     
    77              1                    ***0***     
    80              1                    ***0***     
    83              1                    ***0***     
    85              1                    ***0***     
    87              1                    ***0***     
    89              1                    ***0***     
    92              1                    ***0***     
    95              1                    ***0***     
    98              1                    ***0***     
    101             1                    ***0***     
    103             1                    ***0***     
    105             1                    ***0***     
    107             1                    ***0***     
    110             1                    ***0***     
    112             1                    ***0***     
    115             1                    ***0***     
    117             1                    ***0***     
    119             1                    ***0***     
    121             1                    ***0***     
    124             1                    ***0***     
    126             1                    ***0***     
    129             1                    ***0***     
    131             1                    ***0***     
    133             1                    ***0***     
    135             1                    ***0***     
    138             1                    ***0***     
    140             1                    ***0***     
    143             1                    ***0***     
    145             1                    ***0***     
    147             1                    ***0***     
    149             1                    ***0***     
    152             1                    ***0***     
    154             1                    ***0***     
    157             1                    ***0***     
    159             1                    ***0***     
    161             1                    ***0***     
    163             1                    ***0***     
    165             1                    ***0***     
    168             1                        133     
    169             1                        133     
    175             1                    ***0***     
    177             1                    ***0***     
    179             1                        133     
    184             1                          1     
    185             1                          1     
    186             1                          1     
    187             1                          1     
    188             1                          1     
    189             1                          1     
    190             1                          1     
    191             1                          1     
    205             1                        266     
    206             1                        266     
    207             1                        266     
    208             1                        266     
    209             1                        266     
    221             1                        220     
    223             1                    ***0***     
    225             1                    ***0***     
    227             1                        220     
    229             1                         46     
    234             1                    ***0***     
    239             1                        133     
    245             1                        133     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        424       145       279    34.19%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check/iPHYS --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      alpha_lft[5]           0           1                               50.00 
                                      alpha_lft[6]           1           0                               50.00 
                                   alpha_lft[7-12]           0           0                                0.00 
                                     alpha_rght[5]           0           1                               50.00 
                                     alpha_rght[6]           1           0                               50.00 
                                  alpha_rght[7-12]           0           0                                0.00 
                                          cntrIR_n           0           0                                0.00 
                               heading_robot[0-19]           0           0                                0.00 
                                   heading_v[0-15]           0           0                                0.00 
                                           lftIR_n           0           0                                0.00 
                                        mtrL1[0-9]           0           0                                0.00 
                                         mtrL1[10]           0           1                               50.00 
                                        mtrL2[0-9]           0           1                               50.00 
                                         mtrL2[10]           0           0                                0.00 
                                        mtrR1[0-9]           0           0                                0.00 
                                         mtrR1[10]           0           1                               50.00 
                                        mtrR2[0-9]           0           1                               50.00 
                                         mtrR2[10]           0           0                                0.00 
                                      omega_lft[8]           0           1                               50.00 
                                   omega_lft[9-15]           0           0                                0.00 
                                     omega_rght[8]           0           1                               50.00 
                                  omega_rght[9-15]           0           0                                0.00 
                                      omega_sum[0]           0           0                                0.00 
                                      omega_sum[9]           0           1                               50.00 
                                  omega_sum[10-16]           0           0                                0.00 
                                          rghtIR_n           0           0                                0.00 
                                          xx[0-14]           0           0                                0.00 
                                          yy[0-14]           0           0                                0.00 

Total Node Count     =        212 
Toggled Node Count   =         58 
Untoggled Node Count =        154 

Toggle Coverage      =      34.19% (145 of 424 bins)

=================================================================================
=== Instance: /KnightsTour_tb_cal_check
=== Design Unit: work.KnightsTour_tb_cal_check
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_cal_check

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../testbench/knight_tests/KnightsTour_tb_cal_check.sv
------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                          1     
    56              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        31         6    83.78%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_cal_check --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../testbench/knight_tests/KnightsTour_tb_cal_check.sv
    53              1                          1     
    55              1                          1     
    57              1                    ***0***     
    58              1                    ***0***     
    64              1                          1     
    65              1                          1     
    68              1                          1     
    69              1                          1     
    70              1                          1     
    71              1                          1     
    72              1                          1     
    75              1                          1     
    76              1                          1     
    77              1                    ***0***     
    78              1                    ***0***     
    83              1                          1     
    84              1                          1     
    85              1                          1     
    87              1                          1     
    88              1                          1     
    90              1                          1     
    91              1                          1     
    93              1                          1     
    95              1                          1     
    96              1                          1     
    97              1                          1     
    99              1                          1     
    101             1                       1000     
    101             2                       1000     
    102             1                          1     
    105             1                          1     
    106             1                          1     
    107             1                    ***0***     
    108             1                    ***0***     
    112             1                          1     
    117             1                     547210     
    117             2                     547209     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        158        50       108    31.64%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_cal_check --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             RST_n           0           1                               50.00 
                                         cmd[0-15]           0           0                                0.00 
                                          cmd_sent           0           1                               50.00 
                                          cntrIR_n           0           0                                0.00 
                                           lftIR_n           0           0                                0.00 
                                  output_file[0-1]           0           1                               50.00 
                                 output_file[2-30]           0           0                                0.00 
                                   output_file[31]           0           1                               50.00 
                                             piezo           0           0                                0.00 
                                           piezo_n           0           0                                0.00 
                                          rghtIR_n           0           0                                0.00 
                                          send_cmd           1           0                               50.00 
                                         test_fail           0           0                                0.00 

Total Node Count     =         79 
Toggled Node Count   =         22 
Untoggled Node Count =         57 

Toggle Coverage      =      31.64% (50 of 158 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/iRST
=== Design Unit: work.reset_synch
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iDUT/iRST

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/reset_synch.sv
------------------------------------IF Branch------------------------------------
    12                                         4     Count coming in to IF
    12              1                          2     
    16              1                          2     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iDUT/iRST --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/reset_synch.sv
    11              1                          4     
    13              1                          2     
    14              1                          2     
    17              1                          2     
    18              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/iRST --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               FF1           0           1                               50.00 
                                               FF2           0           1                               50.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/iWRAP/iU_UWRP/iTX
=== Design Unit: work.UART_tx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        28         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iDUT/iWRAP/iU_UWRP/iTX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
------------------------------------IF Branch------------------------------------
    33                                        45     Count coming in to IF
    33              1                          2     
    36              1                         43     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    37                                        43     Count coming in to CASE
    39              1                          2     
    41              1                         19     
                                              22     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                     50808     Count coming in to IF
    51              1                          2     
    53              1                      50806     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    54                                     50806     Count coming in to CASE
    56              1                         21     
    58              1                      50783     
                                               2     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    68                                        45     Count coming in to IF
    68              1                          2     
    70              1                         43     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    71                                        43     Count coming in to CASE
    73              1                          2     
    75              1                         19     
                                              22     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                         9     Count coming in to IF
    83              1                          2     
    85              1                          2     
    87              1                          1     
                                               4     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                         6     Count coming in to IF
    94              1                          2     
    96              1                          4     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                       29     Count coming in to CASE
    108             1                          4     
    114             1                         23     
                                               2     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                        4     Count coming in to IF
    109             1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    115                                       23     Count coming in to IF
    115             1                          1     
    118             1                         22     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveW1/iDUT/iWRAP/iU_UWRP/iTX --

  File ../src/UART_tx.sv
----------------Focused Condition View-------------------
Line       115 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        30         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iDUT/iWRAP/iU_UWRP/iTX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
    28              1                      50804     
    31              1                         45     
    35              1                          2     
    39              1                          2     
    41              1                         19     
    49              1                      50808     
    52              1                          2     
    56              1                         21     
    58              1                      50783     
    66              1                         45     
    69              1                          2     
    73              1                          2     
    75              1                         19     
    81              1                          9     
    84              1                          2     
    86              1                          2     
    88              1                          1     
    92              1                          6     
    95              1                          2     
    97              1                          4     
    100             1                         29     
    102             1                         29     
    103             1                         29     
    104             1                         29     
    105             1                         29     
    110             1                          2     
    111             1                          2     
    116             1                          1     
    117             1                          1     
    119             1                         22     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         64        62         2    96.87%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/iWRAP/iU_UWRP/iTX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 
                                   tx_shift_reg[8]           0           0                                0.00 

Total Node Count     =         34 
Toggled Node Count   =         33 
Untoggled Node Count =          1 

Toggle Coverage      =      96.87% (62 of 64 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/iWRAP/iU_UWRP/iRX
=== Design Unit: work.UART_rx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        30        30         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iDUT/iWRAP/iU_UWRP/iRX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
------------------------------------IF Branch------------------------------------
    27                                        31     Count coming in to IF
    27              1                          2     
    30              1                         29     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                        97     Count coming in to IF
    46              1                          2     
    51              1                         40     
                                              55     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                     99003     Count coming in to IF
    61              1                          2     
    63              1                      99001     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                     99001     Count coming in to CASE
    67              1                         44     
    69              1                      98952     
                                               5     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                        44     Count coming in to IF
    67              2                          4     
    67              3                         40     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                        91     Count coming in to IF
    79              1                          2     
    81              1                         89     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    82                                        89     Count coming in to CASE
    84              1                          4     
    86              1                         40     
                                              45     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                        23     Count coming in to IF
    94              1                          2     
    96              1                          8     
    98              1                          4     
                                               9     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                       11     Count coming in to IF
    105             1                          2     
    107             1                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                       64     Count coming in to CASE
    119             1                          9     
    127             1                         54     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    120                                        9     Count coming in to IF
    120             1                          4     
                                               5     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                       54     Count coming in to IF
    129             1                          4     
                                              50     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         3         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveW1/iDUT/iWRAP/iU_UWRP/iRX --

  File ../src/UART_rx.sv
----------------Focused Condition View-------------------
Line       96 Item    1  (start | clr_rdy)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       129 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        37         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iDUT/iWRAP/iU_UWRP/iRX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
    25              1                         31     
    28              1                          2     
    29              1                          2     
    31              1                         29     
    32              1                         29     
    37              1                         42     
    41              1                      98997     
    44              1                         97     
    48              1                          2     
    51              1                         40     
    59              1                      99003     
    62              1                          2     
    67              1                         44     
    69              1                      98952     
    77              1                         91     
    80              1                          2     
    84              1                          4     
    86              1                         40     
    92              1                         23     
    95              1                          2     
    97              1                          8     
    99              1                          4     
    103             1                         11     
    106             1                          2     
    108             1                          9     
    111             1                         64     
    113             1                         64     
    114             1                         64     
    115             1                         64     
    116             1                         64     
    121             1                          4     
    122             1                          4     
    123             1                          4     
    128             1                         54     
    130             1                          4     
    131             1                          4     
    132             1                          4     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        68         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/iWRAP/iU_UWRP/iRX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (68 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/iWRAP/iU_UWRP
=== Design Unit: work.UART
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         18        18         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/iWRAP/iU_UWRP --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =          9 
Toggled Node Count   =          9 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (18 of 18 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/iWRAP
=== Design Unit: work.UART_wrapper
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        16         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iDUT/iWRAP

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_wrapper.sv
------------------------------------IF Branch------------------------------------
    38                                        44     Count coming in to IF
    38              1                          2     
    40              1                          2     
                                              40     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    47                                        13     Count coming in to IF
    47              1                          2     
    49              1                          2     
    51              1                          4     
                                               5     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                         7     Count coming in to IF
    58              1                          2     
    60              1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    72                                        10     Count coming in to CASE
    73              1                          5     
    82              1                          4     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                         5     Count coming in to IF
    75              1                          2     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                         4     Count coming in to IF
    84              1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveW1/iDUT/iWRAP --

  File ../src/UART_wrapper.sv
----------------Focused Condition View-------------------
Line       51 Item    1  (clr_cmd_rdy | rx_rdy)
Condition totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        22         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iDUT/iWRAP --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_wrapper.sv
    33              1                         41     
    36              1                         44     
    39              1                          2     
    41              1                          2     
    45              1                         13     
    48              1                          2     
    50              1                          2     
    52              1                          4     
    56              1                          7     
    59              1                          2     
    61              1                          5     
    65              1                         10     
    67              1                         10     
    68              1                         10     
    69              1                         10     
    70              1                         10     
    76              1                          2     
    77              1                          2     
    78              1                          2     
    85              1                          2     
    86              1                          2     
    87              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         46        33        13    71.73%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/iWRAP --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                cmd_data_high[0-1]           0           1                               50.00 
                                cmd_data_high[2-4]           0           0                                0.00 
                                  cmd_data_high[5]           0           1                               50.00 
                                cmd_data_high[6-7]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         25 
Toggled Node Count   =         17 
Untoggled Node Count =          8 

Toggle Coverage      =      71.73% (33 of 46 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/iCMD
=== Design Unit: work.cmd_proc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        48        42         6    87.50%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iDUT/iCMD

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/cmd_proc.sv
------------------------------------IF Branch------------------------------------
    47                                         7     Count coming in to IF
    47              1                          2     
    49              1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                        11     Count coming in to IF
    56              1                          2     
    58              1                          2     
    60              1                          2     
                                               5     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    65                                        32     Count coming in to IF
    65              1                          2     
    67              1                          2     
                                              28     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                       496     Count coming in to IF
    93              1                          2     
    95              1                          1     
    97              1                        244     
                                             249     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    98                                       244     Count coming in to IF
    98              1                         24     
    100             1                         12     
                                             208     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                        3     Count coming in to IF
    113             1                          1     
    114             1                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    114                                        2     Count coming in to IF
    114             2                    ***0***     
    115             1                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                       45     Count coming in to IF
    125             1                          2     
    127             1                          2     
                                              41     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    128                                        2     Count coming in to IF
    128             1                          2     
    130             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    146                                        9     Count coming in to IF
    146             1                          2     
    148             1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    166                                      256     Count coming in to CASE
    169             1                         10     
    200             1                          4     
    207             1                        141     
    216             1                         85     
    225             1                         16     
    236             1                    ***0***     
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    170                                       10     Count coming in to IF
    170             1                          2     
                                               8     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    173                                        2     Count coming in to CASE
    174             1                          1     
    179             1                          1     
    185             1                    ***0***     
    191             1                    ***0***     
    194             1                    ***0***     
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    201                                        4     Count coming in to IF
    201             1                          1     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    209                                      141     Count coming in to IF
    209             1                          1     
                                             140     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    219                                       85     Count coming in to IF
    219             1                          1     
                                              84     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    228                                       16     Count coming in to IF
    228             1                          1     
                                              15     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         4         2    66.66%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveW1/iDUT/iCMD --

  File ../src/cmd_proc.sv
----------------Focused Condition View-------------------
Line       98 Item    1  (inc_frwrd & ~&frwrd[9:8])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       100 Item    1  (dec_frwrd & |frwrd)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   dec_frwrd         Y
      |frwrd         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  dec_frwrd_0           |frwrd                        
  Row   2:          1  dec_frwrd_1           |frwrd                        
  Row   3:    ***0***  |frwrd_0              dec_frwrd                     
  Row   4:          1  |frwrd_1              dec_frwrd                     

----------------Focused Condition View-------------------
Line       209 Item    1  ((error > -48) && (error < 48))
Condition totals: 1 of 2 input terms covered = 50.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (error > -48)         Y
   (error < 48)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (error > -48)_0       -                             
  Row   2:          1  (error > -48)_1       (error < 48)                  
  Row   3:    ***0***  (error < 48)_0        (error > -48)                 
  Row   4:          1  (error < 48)_1        (error > -48)                 


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      70        61         9    87.14%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iDUT/iCMD --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/cmd_proc.sv
    36              1                         40     
    37              1                         40     
    38              1                         40     
    46              1                          7     
    48              1                          2     
    50              1                          5     
    55              1                         11     
    57              1                          2     
    59              1                          2     
    61              1                          2     
    64              1                         32     
    66              1                          2     
    68              1                          2     
    71              1                          5     
    92              1                        496     
    94              1                          2     
    96              1                          1     
    99              1                         24     
    101             1                         12     
    113             1                          4     
    124             1                         45     
    126             1                          2     
    129             1                          2     
    131             1                    ***0***     
    134             1                        210     
    145             1                          9     
    147             1                          2     
    149             1                          7     
    152             1                        256     
    154             1                        256     
    155             1                        256     
    156             1                        256     
    157             1                        256     
    158             1                        256     
    159             1                        256     
    160             1                        256     
    161             1                        256     
    162             1                        256     
    163             1                        256     
    164             1                        256     
    171             1                          2     
    175             1                          1     
    176             1                          1     
    180             1                          1     
    181             1                          1     
    182             1                          1     
    186             1                    ***0***     
    187             1                    ***0***     
    188             1                    ***0***     
    192             1                    ***0***     
    195             1                    ***0***     
    202             1                          1     
    203             1                          1     
    208             1                        141     
    210             1                          1     
    211             1                          1     
    212             1                          1     
    217             1                         85     
    218             1                         85     
    220             1                          1     
    221             1                          1     
    226             1                         16     
    227             1                         16     
    229             1                          1     
    230             1                          1     
    231             1                          1     
    232             1                          1     
    237             1                    ***0***     
    238             1                    ***0***     
    239             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        194        93       101    47.93%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/iCMD --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                   dec_amount[0-9]           0           0                                0.00 
                              desired_heading[0-9]           0           1                               50.00 
                            desired_heading[10-11]           0           0                                0.00 
                                   err_nudge[9-11]           0           0                                0.00 
                                        fanfare_go           0           0                                0.00 
                                        frwrd[0-4]           0           0                                0.00 
                                   inc_amount[0-9]           0           0                                0.00 
                                         nxt_state               ENUM type       Value       Count 
                                                                      TOUR           0        0.00 
                                        op_code[0]           0           0                                0.00 
                                        op_code[1]           0           1                               50.00 
                                      op_code[2-3]           0           0                                0.00 
                                  raw_heading[4-5]           0           1                               50.00 
                                  raw_heading[6-7]           0           0                                0.00 
                                         sq_cmd[0]           0           0                                0.00 
                                         sq_cmd[1]           0           1                               50.00 
                                       sq_cmd[2-3]           0           0                                0.00 
                                       sq_count[1]           0           1                               50.00 
                                     sq_count[2-3]           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                      TOUR           0        0.00 
                                           tour_go           0           0                                0.00 

Total Node Count     =        103 
Toggled Node Count   =         44 
Untoggled Node Count =         59 

Toggle Coverage      =      47.93% (93 of 194 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/iTL
=== Design Unit: work.TourLogic
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        71        19        52    26.76%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iDUT/iTL

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourLogic.sv
------------------------------------IF Branch------------------------------------
    30                                        41     Count coming in to IF
    30              1                          2     
    40              1                    ***0***     
    48              1                    ***0***     
    52              1                    ***0***     
    56              1                    ***0***     
                                              39     All False Count
Branch totals: 2 hits of 6 branches = 33.33%

------------------------------------IF Branch------------------------------------
    65                                        41     Count coming in to IF
    65              1                          2     
    67              1                    ***0***     
    69              1                    ***0***     
    71              1                    ***0***     
                                              39     All False Count
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    78                                        41     Count coming in to IF
    78              1                          2     
    80              1                    ***0***     
    82              1                    ***0***     
    84              1                    ***0***     
                                              39     All False Count
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    91                                         3     Count coming in to IF
    91              1                          2     
    93              1                    ***0***     
    95              1                    ***0***     
    97              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    105                                        3     Count coming in to IF
    105             1                          2     
    107             1                    ***0***     
    109             1                          1     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    117                                        1     Count coming in to IF
    117             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        3     Count coming in to IF
    125             1                          2     
    127             1                    ***0***     
    129             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    136                                        1     Count coming in to IF
    136             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    147                                        3     Count coming in to IF
    147             1                          2     
    149             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    164                                        3     Count coming in to CASE
    166             1                          1     
    173             1                    ***0***     
    179             1                    ***0***     
    184             1                    ***0***     
    208             1                    ***0***     
    220             1                          2     
Branch totals: 2 hits of 6 branches = 33.33%

------------------------------------IF Branch------------------------------------
    167                                        1     Count coming in to IF
    167             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    187                                  ***0***     Count coming in to IF
    187             1                    ***0***     
    198             1                    ***0***     
    202             1                    ***0***     
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    189                                  ***0***     Count coming in to IF
    189             1                    ***0***     
    193             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    211                                  ***0***     Count coming in to IF
    211             1                    ***0***     
    215             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    238                                  ***0***     Count coming in to IF
    238             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    239                                  ***0***     Count coming in to IF
    239             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    261                                  ***0***     Count coming in to CASE
    262             1                    ***0***     
    265             1                    ***0***     
    268             1                    ***0***     
    271             1                    ***0***     
    274             1                    ***0***     
    277             1                    ***0***     
    280             1                    ***0***     
    283             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    301                                  ***0***     Count coming in to CASE
    302             1                    ***0***     
    305             1                    ***0***     
    308             1                    ***0***     
    311             1                    ***0***     
    314             1                    ***0***     
    317             1                    ***0***     
    320             1                    ***0***     
    323             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         0         5     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveW1/iDUT/iTL --

  File ../src/TourLogic.sv
----------------Focused Condition View-------------------
Line       189 Item    1  (move_num == 23)
Condition totals: 0 of 1 input term covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (move_num == 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (move_num == 23)_0    -                             
  Row   2:    ***0***  (move_num == 23)_1    -                             

----------------Focused Condition View-------------------
Line       198 Item    1  (move_try != 128)
Condition totals: 0 of 1 input term covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (move_try != 128)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (move_try != 128)_0   -                             
  Row   2:    ***0***  (move_try != 128)_1   -                             

----------------Focused Condition View-------------------
Line       211 Item    1  (last_move[move_num-1] == 128)
Condition totals: 0 of 1 input term covered = 0.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
  (last_move[move_num-1] == 128)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:    ***0***  (last_move[move_num-1] == 128)_0  -                             
  Row   2:    ***0***  (last_move[move_num-1] == 128)_1  -                             

----------------Focused Condition View-------------------
Line       238 Item    1  (((xpos + off_x(try)) < 5) && ((ypos + off_y(try)) < 5))
Condition totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  ((xpos + off_x(try)) < 5)         N  No hits                  Hit '_0' and '_1'
  ((ypos + off_y(try)) < 5)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  ((xpos + off_x(try)) < 5)_0  -                             
  Row   2:    ***0***  ((xpos + off_x(try)) < 5)_1  ((ypos + off_y(try)) < 5)     
  Row   3:    ***0***  ((ypos + off_y(try)) < 5)_0  ((xpos + off_x(try)) < 5)     
  Row   4:    ***0***  ((ypos + off_y(try)) < 5)_1  ((xpos + off_x(try)) < 5)     


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      99        33        66    33.33%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iDUT/iTL --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourLogic.sv
    28              1                         41     
    33              1                          2     
    33              2                         10     
    34              1                         10     
    34              2                         50     
    35              1                         50     
    42              1                    ***0***     
    42              2                    ***0***     
    43              1                    ***0***     
    43              2                    ***0***     
    44              1                    ***0***     
    50              1                    ***0***     
    54              1                    ***0***     
    57              1                    ***0***     
    63              1                         41     
    66              1                          2     
    68              1                    ***0***     
    70              1                    ***0***     
    72              1                    ***0***     
    76              1                         41     
    79              1                          2     
    81              1                    ***0***     
    83              1                    ***0***     
    85              1                    ***0***     
    89              1                          3     
    92              1                          2     
    94              1                    ***0***     
    96              1                    ***0***     
    98              1                    ***0***     
    103             1                          3     
    106             1                          2     
    108             1                    ***0***     
    110             1                          1     
    115             1                          1     
    118             1                    ***0***     
    123             1                          3     
    126             1                          2     
    128             1                    ***0***     
    130             1                    ***0***     
    134             1                          1     
    137             1                    ***0***     
    146             1                          3     
    148             1                          2     
    150             1                          1     
    154             1                          3     
    156             1                          3     
    157             1                          3     
    158             1                          3     
    159             1                          3     
    160             1                          3     
    161             1                          3     
    162             1                          3     
    163             1                          3     
    169             1                    ***0***     
    170             1                    ***0***     
    174             1                    ***0***     
    175             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    186             1                    ***0***     
    188             1                    ***0***     
    190             1                    ***0***     
    191             1                    ***0***     
    195             1                    ***0***     
    199             1                    ***0***     
    204             1                    ***0***     
    209             1                    ***0***     
    210             1                    ***0***     
    213             1                    ***0***     
    217             1                    ***0***     
    221             1                          2     
    225             1                          2     
    235             1                    ***0***     
    236             1                    ***0***     
    237             1                    ***0***     
    237             2                    ***0***     
    240             1                    ***0***     
    243             1                    ***0***     
    245             1                    ***0***     
    257             1                    ***0***     
    263             1                    ***0***     
    266             1                    ***0***     
    269             1                    ***0***     
    272             1                    ***0***     
    275             1                    ***0***     
    278             1                    ***0***     
    281             1                    ***0***     
    284             1                    ***0***     
    287             1                    ***0***     
    299             1                    ***0***     
    303             1                    ***0***     
    306             1                    ***0***     
    309             1                    ***0***     
    312             1                    ***0***     
    315             1                    ***0***     
    318             1                    ***0***     
    321             1                    ***0***     
    324             1                    ***0***     
    327             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        128         2       126     1.56%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/iTL --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           back_up           0           0                                0.00 
                                              calc           0           0                                0.00 
                                              done           0           0                                0.00 
                                        init_board           0           0                                0.00 
                                       making_move           0           0                                0.00 
                                     move_num[0-4]           0           0                                0.00 
                                     move_try[0-7]           0           0                                0.00 
                                         nxt_state               ENUM type       Value       Count 
                                                                      INIT           0        0.00 
                                                                  POSSIBLE           0        0.00 
                                                                 MAKE_MOVE           0        0.00 
                                                                    BACKUP           0        0.00 
                                        shift_left           0           0                                0.00 
                                             start           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                      INIT           0        0.00 
                                                                  POSSIBLE           0        0.00 
                                                                 MAKE_MOVE           0        0.00 
                                                                    BACKUP           0        0.00 
                                   update_position           0           0                                0.00 
                                           x[0-31]           0           0                                0.00 
                                           xx[0-2]           0           0                                0.00 
                                           yy[0-2]           0           0                                0.00 

Total Node Count     =         69 
Toggled Node Count   =          2 
Untoggled Node Count =         67 

Toggle Coverage      =       1.56% (2 of 128 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/iTC
=== Design Unit: work.TourCmd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        39        10        29    25.64%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iDUT/iTC

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourCmd.sv
------------------------------------IF Branch------------------------------------
    58                                         3     Count coming in to IF
    58              1                          2     
    60              1                    ***0***     
    62              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    71                                         2     Count coming in to IF
    71              1                          2     
    73              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    74                                   ***0***     Count coming in to IF
    74              1                    ***0***     
    76              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    86                                         1     Count coming in to CASE
    87              1                    ***0***     
    92              1                    ***0***     
    97              1                    ***0***     
    102             1                    ***0***     
    107             1                    ***0***     
    112             1                    ***0***     
    117             1                    ***0***     
    122             1                    ***0***     
    127             1                          1     
Branch totals: 1 hit of 9 branches = 11.11%

------------------------------------IF Branch------------------------------------
    135                                        1     Count coming in to IF
    135             1                    ***0***     
    135             2                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                       40     Count coming in to IF
    137             1                    ***0***     
    137             2                         40     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    147                                        3     Count coming in to IF
    147             1                          2     
    149             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    162                                       12     Count coming in to CASE
    172             1                    ***0***     
    180             1                    ***0***     
    188             1                    ***0***     
    197             1                    ***0***     
    164             1                         12     
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------IF Branch------------------------------------
    165                                       12     Count coming in to IF
    165             1                    ***0***     
                                              12     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    175                                  ***0***     Count coming in to IF
    175             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    182                                  ***0***     Count coming in to IF
    182             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    192                                  ***0***     Count coming in to IF
    192             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    200                                  ***0***     Count coming in to IF
    200             1                    ***0***     
    202             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         0         5     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveW1/iDUT/iTC --

  File ../src/TourCmd.sv
----------------Focused Condition View-------------------
Line       74 Item    1  (mv_indx == 23)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (mv_indx == 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (mv_indx == 23)_0     -                             
  Row   2:    ***0***  (mv_indx == 23)_1     -                             

----------------Focused Condition View-------------------
Line       200 Item    1  (send_resp & (mv_indx == 23))
Condition totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
        send_resp         N  No hits                  Hit '_0' and '_1'
  (mv_indx == 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  send_resp_0           (mv_indx == 23)               
  Row   2:    ***0***  send_resp_1           (mv_indx == 23)               
  Row   3:    ***0***  (mv_indx == 23)_0     send_resp                     
  Row   4:    ***0***  (mv_indx == 23)_1     send_resp                     

----------------Focused Condition View-------------------
Line       202 Item    1  (send_resp & (mv_indx < 23))
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
       send_resp         N  No hits                  Hit '_0' and '_1'
  (mv_indx < 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  send_resp_0           (mv_indx < 23)                
  Row   2:    ***0***  send_resp_1           (mv_indx < 23)                
  Row   3:    ***0***  (mv_indx < 23)_0      send_resp                     
  Row   4:    ***0***  (mv_indx < 23)_1      send_resp                     


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      58        20        38    34.48%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iDUT/iTC --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourCmd.sv
    42              1                          1     
    56              1                          3     
    59              1                          2     
    61              1                    ***0***     
    63              1                    ***0***     
    70              1                          2     
    72              1                          2     
    75              1                    ***0***     
    77              1                    ***0***     
    85              1                          1     
    88              1                    ***0***     
    89              1                    ***0***     
    93              1                    ***0***     
    94              1                    ***0***     
    98              1                    ***0***     
    99              1                    ***0***     
    103             1                    ***0***     
    104             1                    ***0***     
    108             1                    ***0***     
    109             1                    ***0***     
    113             1                    ***0***     
    114             1                    ***0***     
    118             1                    ***0***     
    119             1                    ***0***     
    123             1                    ***0***     
    124             1                    ***0***     
    128             1                          1     
    129             1                          1     
    135             1                          2     
    137             1                         41     
    146             1                          3     
    148             1                          2     
    150             1                          1     
    153             1                         12     
    155             1                         12     
    156             1                         12     
    157             1                         12     
    158             1                         12     
    159             1                         12     
    160             1                         12     
    166             1                    ***0***     
    167             1                    ***0***     
    168             1                    ***0***     
    173             1                    ***0***     
    174             1                    ***0***     
    176             1                    ***0***     
    181             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
    189             1                    ***0***     
    190             1                    ***0***     
    191             1                    ***0***     
    193             1                    ***0***     
    198             1                    ***0***     
    199             1                    ***0***     
    201             1                    ***0***     
    203             1                    ***0***     
    204             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        150         2       148     1.33%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/iTC --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       X_cmd[0-15]           0           0                                0.00 
                                       Y_cmd[0-15]           0           0                                0.00 
                                       clr_mv_indx           0           0                                0.00 
                                    cmd_TOUR[0-15]           0           0                                0.00 
                                      cmd_rdy_TOUR           0           0                                0.00 
                                      encoded_move               ENUM type       Value       Count 
                                                                      N2W1           0        0.00 
                                                                      N2E1           0        0.00 
                                                                      W2N1           0        0.00 
                                                                      W2S1           0        0.00 
                                                                      S2W1           0        0.00 
                                                                      S2E1           0        0.00 
                                                                      E2S1           0        0.00 
                                                                      E2N1           0        0.00 
                                            inc_mv           0           0                                0.00 
                                      mv_indx[0-4]           0           0                                0.00 
                                  mv_vert_or_horiz           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                                                    Y_MOVE           0        0.00 
                                                                    Y_HOLD           0        0.00 
                                                                    X_MOVE           0        0.00 
                                                                    X_HOLD           0        0.00 
                                         resp[0-7]           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                    Y_MOVE           0        0.00 
                                                                    Y_HOLD           0        0.00 
                                                                    X_MOVE           0        0.00 
                                                                    X_HOLD           0        0.00 
                                             usurp           0           0                                0.00 

Total Node Count     =         84 
Toggled Node Count   =          2 
Untoggled Node Count =         82 

Toggle Coverage      =       1.33% (2 of 150 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/iNEMO/iSPI
=== Design Unit: work.SPI_mnrch
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        35        35         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iDUT/iNEMO/iSPI

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_mnrch.sv
------------------------------------IF Branch------------------------------------
    27                                     16697     Count coming in to IF
    27              1                          2     
    29              1                        491     
    31              1                       7856     
                                            8348     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                   4073695     Count coming in to IF
    40              1                          5     
    42              1                    3818370     
    44              1                     255320     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                     18745     Count coming in to IF
    56              1                       7856     
                                           10889     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                     18760     Count coming in to IF
    62              1                          2     
    64              1                        491     
    66              1                       7856     
                                           10411     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                      1721     Count coming in to IF
    76              1                          2     
    80              1                        491     
    84              1                        491     
                                             737     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    92                                     17189     Count coming in to IF
    92              1                          2     
    94              1                      17187     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                    33636     Count coming in to CASE
    108             1                        982     
    112             1                      15712     
    118             1                      15221     
    128             1                        982     
    138             1                        739     
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                      982     Count coming in to IF
    109             1                        491     
                                             491     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                    15712     Count coming in to IF
    113             1                       7856     
                                            7856     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    119                                    15221     Count coming in to IF
    119             1                        491     
    123             1                       7365     
                                            7365     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    131                                      982     Count coming in to IF
    131             1                        491     
                                             491     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    140                                      739     Count coming in to IF
    140             1                        491     
                                             248     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        47         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iDUT/iNEMO/iSPI --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_mnrch.sv
    26              1                      16697     
    28              1                          2     
    30              1                        491     
    32              1                       7856     
    39              1                    4073695     
    41              1                          5     
    43              1                    3818370     
    45              1                     255320     
    51              1                     255813     
    52              1                     255813     
    55              1                      18745     
    57              1                       7856     
    61              1                      18760     
    63              1                          2     
    65              1                        491     
    67              1                       7856     
    75              1                       1721     
    77              1                          2     
    78              1                          2     
    81              1                        491     
    82              1                        491     
    85              1                        491     
    86              1                        491     
    91              1                      17189     
    93              1                          2     
    95              1                      17187     
    99              1                      33636     
    100             1                      33636     
    101             1                      33636     
    102             1                      33636     
    103             1                      33636     
    104             1                      33636     
    105             1                      33636     
    110             1                        491     
    114             1                       7856     
    115             1                       7856     
    120             1                        491     
    121             1                        491     
    124             1                       7365     
    125             1                       7365     
    132             1                        491     
    133             1                        491     
    134             1                        491     
    139             1                        739     
    141             1                        491     
    142             1                        491     
    143             1                        491     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        114       114         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/iNEMO/iSPI --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         62 
Toggled Node Count   =         62 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (114 of 114 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/iNEMO/iINT
=== Design Unit: work.inertial_integrator
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        34        32         2    94.11%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iDUT/iNEMO/iINT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inertial_integrator.sv
------------------------------------IF Branch------------------------------------
    57                                       488     Count coming in to IF
    57              1                          2     
    59              1                        486     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    76                                       495     Count coming in to CASE
    77              1                          8     
    85              1                         18     
    94              1                        469     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                         8     Count coming in to IF
    78              1                          1     
    82              1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    87                                        18     Count coming in to IF
    87              1                          1     
    91              1                         17     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                       469     Count coming in to IF
    96              1                    ***0***     
    100             1                        469     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    112                                      410     Count coming in to IF
    112             1                        393     
    112             2                         17     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    121                                      735     Count coming in to IF
    121             1                        244     
                                             491     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    122                                      244     Count coming in to IF
    122             1                        233     
    122             2                         11     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    130                                       21     Count coming in to IF
    130             1                          2     
    132             1                          1     
    134             1                          8     
                                              10     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    146                                      979     Count coming in to IF
    146             1                          2     
    150             1                        977     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    156                                        5     Count coming in to IF
    156             1                          1     
    157             1                          4     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    157                                        4     Count coming in to IF
    157             2                    ***0***     
    158             1                          4     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    165                                      497     Count coming in to IF
    165             1                          2     
    167             1                          2     
    169             1                        238     
                                             255     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    184                                      244     Count coming in to IF
    184             1                          2     
    186             1                          1     
                                             241     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       9         4         5    44.44%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveW1/iDUT/iNEMO/iINT --

  File ../src/inertial_integrator.sv
----------------Focused Condition View-------------------
Line       156 Item    1  ((~rghtIR & compensate_offset) & lftIR)
Condition totals: 1 of 3 input terms covered = 33.33%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
             rghtIR         N  '_1' not hit             Hit '_1'
  compensate_offset         N  '_0' not hit             Hit '_0'
              lftIR         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rghtIR_0              (lftIR && compensate_offset)  
  Row   2:    ***0***  rghtIR_1              (lftIR && compensate_offset)  
  Row   3:    ***0***  compensate_offset_0   (lftIR && ~rghtIR)            
  Row   4:          1  compensate_offset_1   (lftIR && ~rghtIR)            
  Row   5:          1  lftIR_0               (~rghtIR & compensate_offset) 
  Row   6:          1  lftIR_1               (~rghtIR & compensate_offset) 

----------------Focused Condition View-------------------
Line       157 Item    1  ((~lftIR & compensate_offset) & rghtIR)
Condition totals: 0 of 3 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
              lftIR         N  No hits                  Hit '_0' and '_1'
  compensate_offset         N  No hits                  Hit '_0' and '_1'
             rghtIR         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_0               (rghtIR && compensate_offset) 
  Row   2:    ***0***  lftIR_1               (rghtIR && compensate_offset) 
  Row   3:    ***0***  compensate_offset_0   (rghtIR && ~lftIR)            
  Row   4:    ***0***  compensate_offset_1   (rghtIR && ~lftIR)            
  Row   5:          1  rghtIR_0              (~lftIR & compensate_offset)  
  Row   6:    ***0***  rghtIR_1              (~lftIR & compensate_offset)  

----------------Focused Condition View-------------------
Line       169 Item    1  (vld_ff2 && (~compensate_offset || moving))
Condition totals: 3 of 3 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      50        47         3    94.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iDUT/iNEMO/iINT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inertial_integrator.sv
    56              1                        488     
    58              1                          2     
    60              1                        486     
    65              1                        495     
    69              1                        495     
    70              1                        495     
    71              1                        495     
    72              1                        495     
    73              1                        495     
    74              1                        495     
    79              1                          1     
    80              1                          1     
    81              1                          1     
    83              1                          7     
    86              1                         18     
    88              1                          1     
    89              1                          1     
    90              1                          1     
    92              1                         17     
    95              1                        469     
    97              1                    ***0***     
    98              1                    ***0***     
    99              1                    ***0***     
    101             1                        469     
    111             1                        410     
    112             1                        410     
    119             1                        411     
    120             1                        735     
    122             1                        244     
    129             1                         21     
    131             1                          2     
    133             1                          1     
    135             1                          8     
    138             1                         10     
    145             1                        979     
    147             1                          2     
    148             1                          2     
    149             1                          2     
    151             1                        977     
    152             1                        977     
    153             1                        977     
    156             1                          7     
    164             1                        497     
    166             1                          2     
    168             1                          2     
    176             1                        238     
    183             1                        244     
    185             1                          2     
    193             1                          1     
    202             1                        242     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        328       213       115    64.93%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/iNEMO/iINT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                 compensate_offset           0           1                               50.00 
                                      enough_smpls           0           1                               50.00 
                                            nstate               ENUM type       Value       Count 
                                                                   RUNNING           0        0.00 
                                 raw_heading[0-12]           0           0                                0.00 
                                      smpl_cntr[3]           0           1                               50.00 
                                   smpl_cntr[4-11]           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                  yaw_fusion[0-11]           0           0                                0.00 
                                 yaw_fusion[14-18]           0           0                                0.00 
                                        yaw_off[0]           0           0                                0.00 
                                        yaw_off[1]           0           1                               50.00 
                                      yaw_off[2-3]           0           0                                0.00 
                                        yaw_off[4]           0           1                               50.00 
                                        yaw_off[5]           0           0                                0.00 
                                        yaw_off[6]           0           1                               50.00 
                                     yaw_off[7-18]           0           0                                0.00 

Total Node Count     =        167 
Toggled Node Count   =        106 
Untoggled Node Count =         61 

Toggle Coverage      =      64.93% (213 of 328 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/iNEMO
=== Design Unit: work.inert_intf
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        32        32         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iDUT/iNEMO

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inert_intf.sv
------------------------------------IF Branch------------------------------------
    64                                       979     Count coming in to IF
    64              1                          2     
    67              1                        977     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                   4073695     Count coming in to IF
    75              1                          5     
    77              1                    4073690     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                      7886     Count coming in to IF
    83              1                          2     
    85              1                        244     
                                            7640     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    90                                      7642     Count coming in to IF
    90              1                          2     
    92              1                        244     
                                            7396     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    104                                     1717     Count coming in to IF
    104             1                          2     
    106             1                       1715     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                  4075651     Count coming in to CASE
    119             1                      65537     
    127             1                        523     
    135             1                        523     
    143             1                    3753110     
    151             1                     127856     
    160             1                     127612     
    167             1                        488     
                                               2     All False Count
Branch totals: 8 hits of 8 branches = 100.00%

------------------------------------IF Branch------------------------------------
    121                                    65537     Count coming in to IF
    121             1                          1     
                                           65536     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                      523     Count coming in to IF
    129             1                          2     
                                             521     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    137                                      523     Count coming in to IF
    137             1                          2     
                                             521     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    145                                  3753110     Count coming in to IF
    145             1                        488     
                                         3752622     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    153                                   127856     Count coming in to IF
    153             1                        488     
                                          127368     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    161                                   127612     Count coming in to IF
    161             1                        488     
                                          127124     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      45        45         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iDUT/iNEMO --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inert_intf.sv
    63              1                        979     
    65              1                          2     
    66              1                          2     
    68              1                        977     
    69              1                        977     
    74              1                    4073695     
    76              1                          5     
    78              1                    4073690     
    82              1                       7886     
    84              1                          2     
    86              1                        244     
    89              1                       7642     
    91              1                          2     
    93              1                        244     
    96              1                        410     
    103             1                       1717     
    105             1                          2     
    107             1                       1715     
    110             1                    4075651     
    111             1                    4075651     
    112             1                    4075651     
    113             1                    4075651     
    114             1                    4075651     
    115             1                    4075651     
    116             1                    4075651     
    120             1                      65537     
    122             1                          1     
    123             1                          1     
    128             1                        523     
    130             1                          2     
    131             1                          2     
    136             1                        523     
    138             1                          2     
    139             1                          2     
    144             1                    3753110     
    146             1                        488     
    147             1                        488     
    152             1                     127856     
    154             1                        488     
    155             1                        488     
    156             1                        488     
    162             1                        488     
    163             1                        488     
    168             1                        488     
    169             1                        488     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        188       174        14    92.55%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/iNEMO --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            cmd[0]           0           0                                0.00 
                                            cmd[1]           1           0                               50.00 
                                          cmd[2-4]           0           0                                0.00 
                                            cmd[7]           0           0                                0.00 
                                           cmd[11]           1           0                               50.00 
                                           cmd[14]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =        101 
Toggled Node Count   =         93 
Untoggled Node Count =          8 

Toggle Coverage      =      92.55% (174 of 188 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/iCNTRL
=== Design Unit: work.PID
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        34        33         1    97.05%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iDUT/iCNTRL

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PID.sv
------------------------------------IF Branch------------------------------------
    36                                       209     Count coming in to IF
    36              1                         66     
    37              1                        143     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                       143     Count coming in to IF
    37              2                         13     
    38              1                        130     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    47                                       134     Count coming in to IF
    47              1                          2     
    49              1                        132     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    73                                       491     Count coming in to IF
    73              1                          2     
    75              1                        489     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                       624     Count coming in to IF
    79              1                        148     
    79              2                        476     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                         5     Count coming in to IF
    96              1                          2     
    98              1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    103                                      124     Count coming in to IF
    103             1                          2     
    106             1                        100     
    108             1                         22     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    125                                      495     Count coming in to IF
    125             1                          2     
    129             1                        244     
                                             249     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    142                                      131     Count coming in to IF
    142             1                          2     
    144             1                        129     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    151                                      260     Count coming in to IF
    151             1                          4     
    152             1                        256     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    152                                      256     Count coming in to IF
    152             2                          1     
    153             1                        255     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    180                                      315     Count coming in to IF
    180             1                          2     
    185             1                        313     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    212                                      345     Count coming in to IF
    212             1                         17     
    212             2                        328     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    218                                      346     Count coming in to IF
    218             1                    ***0***     
    218             2                        346     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    224                                      332     Count coming in to IF
    224             1                        322     
    224             2                         10     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    225                                      348     Count coming in to IF
    225             1                        338     
    225             2                         10     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      14        12         2    85.71%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveW1/iDUT/iCNTRL --

  File ../src/PID.sv
----------------Focused Condition View-------------------
Line       36 Item    1  (error[11] & ~&error[10:9])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       37 Item    1  (~error[11] & |error[10:9])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       79 Item    1  (err_vld_p & ~I_overflow)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       151 Item    1  (D_diff[9] & ~&D_diff[8:6])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       152 Item    1  (~D_diff[9] & |D_diff[8:6])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       212 Item    1  (~PID_term[13] & lft_spd_raw[10])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       218 Item    1  (PID_term[13] & rght_spd_raw[10])
Condition totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
      PID_term[13]         N  '_1' not hit             Hit '_1'
  rght_spd_raw[10]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  PID_term[13]_0        rght_spd_raw[10]              
  Row   2:    ***0***  PID_term[13]_1        rght_spd_raw[10]              
  Row   3:          1  rght_spd_raw[10]_0    PID_term[13]                  
  Row   4:    ***0***  rght_spd_raw[10]_1    PID_term[13]                  


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        47         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iDUT/iCNTRL --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PID.sv
    36              1                        210     
    46              1                        134     
    48              1                          2     
    50              1                        132     
    52              1                        133     
    62              1                        133     
    64              1                        233     
    72              1                        491     
    74              1                          2     
    76              1                        489     
    79              1                        625     
    81              1                        101     
    95              1                          5     
    97              1                          2     
    99              1                          3     
    102             1                        124     
    104             1                          2     
    107             1                        100     
    109             1                         22     
    123             1                        495     
    126             1                          2     
    127             1                          2     
    130             1                        244     
    131             1                        244     
    141             1                        131     
    143             1                          2     
    145             1                        129     
    148             1                        261     
    151             1                        261     
    156             1                        259     
    163             1                         55     
    164             1                        259     
    179             1                        315     
    181             1                          2     
    182             1                          2     
    183             1                          2     
    186             1                        313     
    187             1                        313     
    188             1                        313     
    192             1                        314     
    199             1                         38     
    209             1                        351     
    212             1                        347     
    215             1                        351     
    218             1                        347     
    224             1                        333     
    225             1                        349     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        706       661        45    93.62%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/iCNTRL --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                         I_term[2]           0           0                                0.00 
                                       I_term_p[2]           0           0                                0.00 
                                 I_term_sign_ex[2]           0           0                                0.00 
                                       P_term[0-2]           0           0                                0.00 
                                     P_term_p[0-2]           0           0                                0.00 
                                        frwrd[0-4]           0           0                                0.00 
                                   frwrd_z_ex[0-4]           0           0                                0.00 
                                    frwrd_z_ex[10]           0           0                                0.00 
                                     integrator[8]           0           0                                0.00 
                                      rght_spd[10]           0           0                                0.00 
                                             rst_n           0           1                               50.00 

Total Node Count     =        353 
Toggled Node Count   =        330 
Untoggled Node Count =         23 

Toggle Coverage      =      93.62% (661 of 706 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/iMTR/LModulator
=== Design Unit: work.PWM11
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iDUT/iMTR/LModulator

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
------------------------------------IF Branch------------------------------------
    17                                   4073695     Count coming in to IF
    17              1                          5     
    19              1                    4073690     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    34                                   4073692     Count coming in to IF
    34              1                          2     
    36              1                    4073690     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                   4073690     Count coming in to IF
    37              1                    2035568     
    39              1                    2038122     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveW1/iDUT/iMTR/LModulator --

  File ../src/PWM11.sv
----------------Focused Condition View-------------------
Line       37 Item    1  (cnt < duty)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iDUT/iMTR/LModulator --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
    15              1                    4073695     
    18              1                          5     
    20              1                    4073690     
    32              1                    4073692     
    35              1                          2     
    38              1                    2035568     
    40              1                    2038122     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         26        26         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/iMTR/LModulator --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         13 
Toggled Node Count   =         13 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (26 of 26 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/iMTR/RModulator
=== Design Unit: work.PWM11
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iDUT/iMTR/RModulator

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
------------------------------------IF Branch------------------------------------
    17                                   4073695     Count coming in to IF
    17              1                          5     
    19              1                    4073690     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    34                                   4073692     Count coming in to IF
    34              1                          2     
    36              1                    4073690     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                   4073690     Count coming in to IF
    37              1                    2869892     
    39              1                    1203798     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveW1/iDUT/iMTR/RModulator --

  File ../src/PWM11.sv
----------------Focused Condition View-------------------
Line       37 Item    1  (cnt < duty)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iDUT/iMTR/RModulator --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
    15              1                    4073695     
    18              1                          5     
    20              1                    4073690     
    32              1                    4073692     
    35              1                          2     
    38              1                    2869892     
    40              1                    1203798     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         26        26         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/iMTR/RModulator --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         13 
Toggled Node Count   =         13 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (26 of 26 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/iMTR
=== Design Unit: work.MtrDrv
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iDUT/iMTR --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/MtrDrv.sv
    15              1                        324     
    16              1                        340     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44        42         2    95.45%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/iMTR --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                         Rduty[10]           0           0                                0.00 

Total Node Count     =         22 
Toggled Node Count   =         21 
Untoggled Node Count =          1 

Toggle Coverage      =      95.45% (42 of 44 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/iIR/iDUTY
=== Design Unit: work.PWM3
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iDUT/iIR/iDUTY

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
------------------------------------IF Branch------------------------------------
    142                                  4073695     Count coming in to IF
    142             1                          5     
    144             1                    4073690     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    154                                  1050298     Count coming in to IF
    154             1                          2     
    156             1                     986552     
    158             1                      31872     
                                           31872     All False Count
Branch totals: 4 hits of 4 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iDUT/iIR/iDUTY --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
    141             1                    4073695     
    143             1                          5     
    145             1                    4073690     
    148             1                    4074191     
    153             1                    1050298     
    155             1                          2     
    157             1                     986552     
    159             1                      31872     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12        12         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/iIR/iDUTY --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =          6 
Toggled Node Count   =          6 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (12 of 12 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/iIR
=== Design Unit: work.IR_intf
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        22        22         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iDUT/iIR

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
------------------------------------IF Branch------------------------------------
    27                                   4073695     Count coming in to IF
    27              1                          5     
    29              1                    4073690     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    48                                       501     Count coming in to IF
    48              1                          2     
    50              1                        499     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                       503     Count coming in to IF
    57              1                          2     
    60              1                        249     
                                             252     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    69                                       501     Count coming in to IF
    69              1                          2     
    72              1                        249     
                                             250     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                    393222     Count coming in to IF
    82              1                          2     
    84              1                          4     
    86              1                     393213     
                                               3     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                       509     Count coming in to IF
    93              1                          2     
    96              1                        249     
                                             258     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    106                                      506     Count coming in to IF
    106             1                          2     
    108             1                        225     
                                             279     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                      498     Count coming in to IF
    113             1                        249     
    113             2                        249     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveW1/iDUT/iIR --

  File ../src/IR_intf.sv
----------------Focused Condition View-------------------
Line       108 Item    1  (smpl_IRs_FF1 && blankover)
Condition totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      32        32         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iDUT/iIR --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
    26              1                    4073695     
    28              1                          5     
    30              1                    4073690     
    33              1                    4073692     
    34              1                    4073692     
    35              1                     393217     
    47              1                        501     
    49              1                          2     
    51              1                        499     
    56              1                        503     
    58              1                          2     
    59              1                          2     
    61              1                        249     
    62              1                        249     
    68              1                        501     
    70              1                          2     
    71              1                          2     
    73              1                        249     
    74              1                        249     
    81              1                     393222     
    83              1                          2     
    85              1                          4     
    87              1                     393213     
    92              1                        509     
    94              1                          2     
    95              1                          2     
    97              1                        249     
    98              1                        249     
    105             1                        506     
    107             1                          2     
    109             1                        225     
    113             1                        499     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        110        92        18    83.63%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/iIR --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                             blanking_timer[17-22]           0           0                                0.00 
                                           duty[1]           0           0                                0.00 
                                            rghtIR           0           0                                0.00 
                                        rghtIR_FF1           0           0                                0.00 

Total Node Count     =         55 
Toggled Node Count   =         46 
Untoggled Node Count =          9 

Toggle Coverage      =      83.63% (92 of 110 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT/ICHRG
=== Design Unit: work.charge
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        39        11        28    28.20%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iDUT/ICHRG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/charge.sv
------------------------------------IF Branch------------------------------------
    37                                   4073695     Count coming in to IF
    37              1                          5     
    39              1                    4073690     
    41              1                    ***0***     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    60                                   4073695     Count coming in to IF
    60              1                          5     
    62              1                    4073690     
    64              1                    ***0***     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    78                                         3     Count coming in to IF
    78              1                          2     
    80              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    81                                         1     Count coming in to IF
    81              1                    ***0***     
    83              1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    90                                         3     Count coming in to IF
    90              1                          2     
    92              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    104                                        3     Count coming in to CASE
    107             1                          3     
    115             1                    ***0***     
    128             1                    ***0***     
    139             1                    ***0***     
    150             1                    ***0***     
    161             1                    ***0***     
    172             1                    ***0***     
Branch totals: 1 hit of 7 branches = 14.28%

------------------------------------IF Branch------------------------------------
    110                                        3     Count coming in to IF
    110             1                    ***0***     
                                               3     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    117                                  ***0***     Count coming in to IF
    117             1                    ***0***     
    122             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    130                                  ***0***     Count coming in to IF
    130             1                    ***0***     
    135             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141             1                    ***0***     
    146             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    152                                  ***0***     Count coming in to IF
    152             1                    ***0***     
    157             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    163                                  ***0***     Count coming in to IF
    163             1                    ***0***     
    168             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    174                                  ***0***     Count coming in to IF
    174             1                    ***0***     
    179             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      13         0        13     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveW1/iDUT/ICHRG --

  File ../src/charge.sv
----------------Focused Condition View-------------------
Line       81 Item    1  (freq_cnt < duty)
Condition totals: 0 of 1 input term covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (freq_cnt < duty)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (freq_cnt < duty)_0   -                             
  Row   2:    ***0***  (freq_cnt < duty)_1   -                             

----------------Focused Condition View-------------------
Line       117 Item    1  (clk_cntr >= 8388608)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (clk_cntr >= 8388608)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (clk_cntr >= 8388608)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 8388608)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1  (freq_cnt >= 31888)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 31888)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 31888)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 31888)_1  -                             

----------------Focused Condition View-------------------
Line       130 Item    1  (clk_cntr >= 8388608)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (clk_cntr >= 8388608)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (clk_cntr >= 8388608)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 8388608)_1  -                             

----------------Focused Condition View-------------------
Line       135 Item    1  (freq_cnt >= 23900)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 23900)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 23900)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 23900)_1  -                             

----------------Focused Condition View-------------------
Line       141 Item    1  (clk_cntr >= 8388608)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (clk_cntr >= 8388608)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (clk_cntr >= 8388608)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 8388608)_1  -                             

----------------Focused Condition View-------------------
Line       146 Item    1  (freq_cnt >= 18961)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 18961)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 18961)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 18961)_1  -                             

----------------Focused Condition View-------------------
Line       152 Item    1  (clk_cntr >= 12582912)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (clk_cntr >= 12582912)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (clk_cntr >= 12582912)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 12582912)_1  -                             

----------------Focused Condition View-------------------
Line       157 Item    1  (freq_cnt >= 15944)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 15944)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 15944)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 15944)_1  -                             

----------------Focused Condition View-------------------
Line       163 Item    1  (clk_cntr >= 4194304)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (clk_cntr >= 4194304)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (clk_cntr >= 4194304)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 4194304)_1  -                             

----------------Focused Condition View-------------------
Line       168 Item    1  (freq_cnt >= 18961)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 18961)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 18961)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 18961)_1  -                             

----------------Focused Condition View-------------------
Line       174 Item    1  (clk_cntr >= 12582912)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (clk_cntr >= 12582912)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (clk_cntr >= 12582912)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 12582912)_1  -                             

----------------Focused Condition View-------------------
Line       179 Item    1  (freq_cnt >= 15944)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 15944)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 15944)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 15944)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      53        19        34    35.84%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iDUT/ICHRG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/charge.sv
    36              1                    4073695     
    38              1                          5     
    40              1                    4073690     
    42              1                    ***0***     
    59              1                    4073695     
    61              1                          5     
    63              1                    4073690     
    65              1                    ***0***     
    77              1                          3     
    79              1                          2     
    82              1                    ***0***     
    84              1                          1     
    89              1                          3     
    91              1                          2     
    93              1                          1     
    96              1                          3     
    99              1                          3     
    100             1                          3     
    101             1                          3     
    102             1                          3     
    108             1                          3     
    109             1                          3     
    111             1                    ***0***     
    116             1                    ***0***     
    118             1                    ***0***     
    119             1                    ***0***     
    120             1                    ***0***     
    123             1                    ***0***     
    129             1                    ***0***     
    131             1                    ***0***     
    132             1                    ***0***     
    133             1                    ***0***     
    136             1                    ***0***     
    140             1                    ***0***     
    142             1                    ***0***     
    143             1                    ***0***     
    144             1                    ***0***     
    147             1                    ***0***     
    151             1                    ***0***     
    153             1                    ***0***     
    154             1                    ***0***     
    155             1                    ***0***     
    158             1                    ***0***     
    162             1                    ***0***     
    164             1                    ***0***     
    165             1                    ***0***     
    166             1                    ***0***     
    169             1                    ***0***     
    173             1                    ***0***     
    175             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    180             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        220         5       215     2.27%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT/ICHRG --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                    clk_cntr[0-31]           0           0                                0.00 
                                      clk_cntr_clr           0           0                                0.00 
                                        duty[0-31]           0           0                                0.00 
                                    freq_cnt[0-31]           0           0                                0.00 
                                     freq_cntr_clr           0           0                                0.00 
                                                go           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                                                   G6_note           0        0.00 
                                                                   C7_note           0        0.00 
                                                                 E7_note_1           0        0.00 
                                                                 G7_note_1           0        0.00 
                                                                 E7_note_2           0        0.00 
                                                                 G7_note_2           0        0.00 
                                             piezo           0           0                                0.00 
                                           piezo_n           0           0                                0.00 
                                             rst_n           0           1                               50.00 
                                             state               ENUM type       Value       Count 
                                                                   G6_note           0        0.00 
                                                                   C7_note           0        0.00 
                                                                 E7_note_1           0        0.00 
                                                                 G7_note_1           0        0.00 
                                                                 E7_note_2           0        0.00 
                                                                 G7_note_2           0        0.00 

Total Node Count     =        117 
Toggled Node Count   =          3 
Untoggled Node Count =        114 

Toggle Coverage      =       2.27% (5 of 220 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iDUT
=== Design Unit: work.KnightsTour
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        250       161        89    64.40%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iDUT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                          cmd[8-9]           0           1                               50.00 
                                        cmd[10-12]           0           0                                0.00 
                                           cmd[13]           0           1                               50.00 
                                        cmd[14-15]           0           0                                0.00 
                                     cmd_UART[8-9]           0           1                               50.00 
                                   cmd_UART[10-12]           0           0                                0.00 
                                      cmd_UART[13]           0           1                               50.00 
                                   cmd_UART[14-15]           0           0                                0.00 
                                        fanfare_go           0           0                                0.00 
                                        frwrd[0-4]           0           0                                0.00 
                                         move[0-7]           0           0                                0.00 
                                      mv_indx[0-4]           0           0                                0.00 
                                         resp[0-7]           0           0                                0.00 
                                            rghtIR           0           0                                0.00 
                                      rght_spd[10]           0           0                                0.00 
                                             rst_n           0           1                               50.00 
                                        start_tour           0           0                                0.00 
                                           tour_go           0           0                                0.00 

Total Node Count     =        125 
Toggled Node Count   =         77 
Untoggled Node Count =         48 

Toggle Coverage      =      64.40% (161 of 250 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iRMT/iU_RCOM/iTX
=== Design Unit: work.UART_tx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        28         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iRMT/iU_RCOM/iTX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
------------------------------------IF Branch------------------------------------
    33                                        92     Count coming in to IF
    33              1                          2     
    36              1                         90     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    37                                        90     Count coming in to CASE
    39              1                          4     
    41              1                         40     
                                              46     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                    104211     Count coming in to IF
    51              1                          2     
    53              1                     104209     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    54                                    104209     Count coming in to CASE
    56              1                         44     
    58              1                     104160     
                                               5     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    68                                        91     Count coming in to IF
    68              1                          2     
    70              1                         89     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    71                                        89     Count coming in to CASE
    73              1                          4     
    75              1                         40     
                                              45     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                        17     Count coming in to IF
    83              1                          2     
    85              1                          4     
    87              1                          4     
                                               7     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                        11     Count coming in to IF
    94              1                          2     
    96              1                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                       52     Count coming in to CASE
    108             1                          7     
    114             1                         44     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                        7     Count coming in to IF
    109             1                          4     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    115                                       44     Count coming in to IF
    115             1                          4     
    118             1                         40     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveW1/iRMT/iU_RCOM/iTX --

  File ../src/UART_tx.sv
----------------Focused Condition View-------------------
Line       115 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        30         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iRMT/iU_RCOM/iTX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
    28              1                     104202     
    31              1                         92     
    35              1                          2     
    39              1                          4     
    41              1                         40     
    49              1                     104211     
    52              1                          2     
    56              1                         44     
    58              1                     104160     
    66              1                         91     
    69              1                          2     
    73              1                          4     
    75              1                         40     
    81              1                         17     
    84              1                          2     
    86              1                          4     
    88              1                          4     
    92              1                         11     
    95              1                          2     
    97              1                          9     
    100             1                         52     
    102             1                         52     
    103             1                         52     
    104             1                         52     
    105             1                         52     
    110             1                          4     
    111             1                          4     
    116             1                          4     
    117             1                          4     
    119             1                         40     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         64        64         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iRMT/iU_RCOM/iTX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         34 
Toggled Node Count   =         34 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (64 of 64 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iRMT/iU_RCOM/iRX
=== Design Unit: work.UART_rx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        30        30         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iRMT/iU_RCOM/iRX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
------------------------------------IF Branch------------------------------------
    27                                        35     Count coming in to IF
    27              1                          2     
    30              1                         33     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                        59     Count coming in to IF
    46              1                          2     
    51              1                         20     
                                              37     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                     49503     Count coming in to IF
    61              1                          2     
    63              1                      49501     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                     49501     Count coming in to CASE
    67              1                         22     
    69              1                      49476     
                                               3     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                        22     Count coming in to IF
    67              2                          2     
    67              3                         20     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                        47     Count coming in to IF
    79              1                          2     
    81              1                         45     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    82                                        45     Count coming in to CASE
    84              1                          2     
    86              1                         20     
                                              23     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                        11     Count coming in to IF
    94              1                          2     
    96              1                          3     
    98              1                          2     
                                               4     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                        7     Count coming in to IF
    105             1                          2     
    107             1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                       42     Count coming in to CASE
    119             1                          5     
    127             1                         36     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    120                                        5     Count coming in to IF
    120             1                          2     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                       36     Count coming in to IF
    129             1                          2     
                                              34     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         3         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveW1/iRMT/iU_RCOM/iRX --

  File ../src/UART_rx.sv
----------------Focused Condition View-------------------
Line       96 Item    1  (start | clr_rdy)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       129 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        37         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iRMT/iU_RCOM/iRX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
    25              1                         35     
    28              1                          2     
    29              1                          2     
    31              1                         33     
    32              1                         33     
    37              1                         22     
    41              1                      49499     
    44              1                         59     
    48              1                          2     
    51              1                         20     
    59              1                      49503     
    62              1                          2     
    67              1                         22     
    69              1                      49476     
    77              1                         47     
    80              1                          2     
    84              1                          2     
    86              1                         20     
    92              1                         11     
    95              1                          2     
    97              1                          3     
    99              1                          2     
    103             1                          7     
    106             1                          2     
    108             1                          5     
    111             1                         42     
    113             1                         42     
    114             1                         42     
    115             1                         42     
    116             1                         42     
    121             1                          2     
    122             1                          2     
    123             1                          2     
    128             1                         36     
    130             1                          2     
    131             1                          2     
    132             1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        68         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iRMT/iU_RCOM/iRX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (68 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iRMT/iU_RCOM
=== Design Unit: work.UART
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iRMT/iU_RCOM --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iRMT
=== Design Unit: work.RemoteComm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        19         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iRMT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/RemoteComm.sv
------------------------------------IF Branch------------------------------------
    28                                         5     Count coming in to IF
    28              1                          2     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                         9     Count coming in to IF
    32              1                          7     
    32              2                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                        11     Count coming in to IF
    37              1                          2     
    39              1                          2     
    41              1                          2     
                                               5     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    50                                         9     Count coming in to IF
    50              1                          2     
    52              1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                        16     Count coming in to CASE
    66              1                          6     
    73              1                          4     
    81              1                          6     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                         6     Count coming in to IF
    67              1                          2     
                                               4     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                         4     Count coming in to IF
    75              1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                         6     Count coming in to IF
    82              1                          2     
                                               4     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        24         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iRMT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/RemoteComm.sv
    27              1                          5     
    28              1                          2     
    32              1                         10     
    35              1                         11     
    38              1                          2     
    40              1                          2     
    42              1                          2     
    46              1                         24     
    49              1                          9     
    51              1                          2     
    53              1                          7     
    56              1                         16     
    59              1                         16     
    60              1                         16     
    61              1                         16     
    62              1                         16     
    68              1                          2     
    69              1                          2     
    70              1                          2     
    74              1                          4     
    76              1                          2     
    77              1                          2     
    83              1                          2     
    84              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        51        17    75.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iRMT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        cmd_low[0]           0           1                               50.00 
                                      cmd_low[1-3]           0           0                                0.00 
                                      cmd_low[4-7]           0           1                               50.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 
                                        tx_data[0]           0           1                               50.00 
                                      tx_data[2-3]           0           0                                0.00 
                                        tx_data[5]           0           1                               50.00 

Total Node Count     =         37 
Toggled Node Count   =         25 
Untoggled Node Count =         12 

Toggle Coverage      =      75.00% (51 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iPHYS/iNEMO
=== Design Unit: work.SPI_iNEMO4
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        51        37        14    72.54%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iPHYS/iNEMO

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_iNEMO4.sv
------------------------------------IF Branch------------------------------------
    48                                    500892     Count coming in to IF
    48              1                          2     
    50              1                     500889     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                      4749     Count coming in to IF
    56              1                          1     
    58              1                        491     
    60              1                        491     
    62              1                       3766     
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    67                                      7855     Count coming in to IF
    67              1                          2     
    69              1                       7853     
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    73                                      7857     Count coming in to IF
    73              1                        491     
    75              1                       7366     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                        11     Count coming in to IF
    79              1                          1     
    81              1                          3     
    83              1                          3     
                                               4     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    91                                       492     Count coming in to IF
    91              1                          3     
                                             489     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    99                                    500892     Count coming in to IF
    99              1                          2     
    101             1                        976     
    103             1                        244     
                                          499670     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                     7858     Count coming in to IF
    109             1                          2     
    111             1                       7856     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    129                                    10821     Count coming in to CASE
    130             1                       3212     
    136             1                       3928     
    145             1                       3680     
                                               1     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    131                                     3212     Count coming in to IF
    131             1                        982     
                                            2230     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    138                                     3928     Count coming in to IF
    138             1                        491     
    142             1                       3437     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    148                                     3680     Count coming in to IF
    148             1                        734     
    151             1                       2946     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    173                                      491     Count coming in to IF
    173             1                        488     
    190             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    174                                      488     Count coming in to CASE
    175             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    178             1                    ***0***     
    179             1                        244     
    180             1                        244     
    181             1                    ***0***     
    182             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
    185             1                    ***0***     
    186             1                    ***0***     
    187             1                    ***0***     
    188             1                    ***0***     
Branch totals: 2 hits of 14 branches = 14.28%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveW1/iPHYS/iNEMO --

  File ../src/SPI_iNEMO4.sv
----------------Focused Condition View-------------------
Line       138 Item    1  (bit_cnt == 7)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       148 Item    1  (bit_cnt == 14)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      83        59        24    71.08%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iPHYS/iNEMO --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_iNEMO4.sv
    47              1                     500892     
    49              1                          2     
    51              1                     500889     
    55              1                       4749     
    57              1                          1     
    59              1                        491     
    61              1                        491     
    63              1                       3766     
    66              1                       7855     
    68              1                          2     
    70              1                       7853     
    72              1                       7857     
    74              1                        491     
    76              1                       7366     
    78              1                         11     
    80              1                          1     
    82              1                          3     
    84              1                          3     
    90              1                        492     
    92              1                          3     
    98              1                     500892     
    100             1                          2     
    102             1                        976     
    104             1                        244     
    108             1                       7858     
    110             1                          2     
    112             1                       7856     
    117             1                      10821     
    122             1                      10821     
    123             1                      10821     
    124             1                      10821     
    125             1                      10821     
    126             1                      10821     
    127             1                      10821     
    132             1                        982     
    133             1                        982     
    137             1                       3928     
    139             1                        491     
    140             1                        491     
    141             1                        491     
    143             1                       3437     
    146             1                       3680     
    147             1                       3680     
    149             1                        734     
    150             1                        734     
    152             1                       2946     
    162             1                          1     
    163             1                          1     
    165             1                       4096     
    165             2                       4096     
    166             1                          1     
    170             1                    1018424     
    170             2                    1018423     
    175             1                    ***0***     
    175             2                    ***0***     
    176             1                    ***0***     
    176             2                    ***0***     
    177             1                    ***0***     
    177             2                    ***0***     
    178             1                    ***0***     
    178             2                    ***0***     
    179             1                        244     
    179             2                        244     
    180             1                        244     
    180             2                        244     
    181             1                    ***0***     
    181             2                    ***0***     
    182             1                    ***0***     
    182             2                    ***0***     
    183             1                    ***0***     
    183             2                    ***0***     
    184             1                    ***0***     
    184             2                    ***0***     
    185             1                    ***0***     
    185             2                    ***0***     
    186             1                    ***0***     
    186             2                    ***0***     
    187             1                    ***0***     
    187             2                    ***0***     
    188             1                    ***0***     
    188             2                    ***0***     
    191             1                          3     
    195             1                          4     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        136       116        20    85.29%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iPHYS/iNEMO --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        NEMO_setup           0           0                                0.00 
                                             POR_n           0           1                               50.00 
                                            nstate               ENUM type       Value       Count 
                                                                      DATA           0        0.00 
                                  shft_reg_tx[0-7]           0           0                                0.00 
                                             state               ENUM type       Value       Count 

Total Node Count     =         71 
Toggled Node Count   =         60 
Untoggled Node Count =         11 

Toggle Coverage      =      85.29% (116 of 136 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iPHYS/iMTRL1
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iPHYS/iMTRL1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                  4073694     Count coming in to IF
    272             1                          2     
    274             1                       1989     
    276             1                    2035447     
                                         2036256     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                  4073695     Count coming in to IF
    283             1                          3     
    285             1                    4073692     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                  4073694     Count coming in to IF
    292             1                          2     
    294             1                       1989     
                                         4071703     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                  4073694     Count coming in to IF
    301             1                          2     
    303             1                    4073692     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iPHYS/iMTRL1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                    4073694     
    273             1                          2     
    275             1                       1989     
    277             1                    2035447     
    282             1                    4073695     
    284             1                          3     
    286             1                    4073692     
    291             1                    4073694     
    293             1                          2     
    295             1                       1989     
    300             1                    4073694     
    302             1                          2     
    304             1                    4073692     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        68         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iPHYS/iMTRL1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         34 
Toggled Node Count   =         34 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (68 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iPHYS/iMTRL2
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iPHYS/iMTRL2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                  4073694     Count coming in to IF
    272             1                          2     
    274             1                       1989     
    276             1                    2036256     
                                         2035447     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                  4073695     Count coming in to IF
    283             1                          3     
    285             1                    4073692     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                  4073694     Count coming in to IF
    292             1                          2     
    294             1                       1989     
                                         4071703     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                  4073694     Count coming in to IF
    301             1                          2     
    303             1                    4073692     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iPHYS/iMTRL2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                    4073694     
    273             1                          2     
    275             1                       1989     
    277             1                    2036256     
    282             1                    4073695     
    284             1                          3     
    286             1                    4073692     
    291             1                    4073694     
    293             1                          2     
    295             1                       1989     
    300             1                    4073694     
    302             1                          2     
    304             1                    4073692     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        68         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iPHYS/iMTRL2 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         34 
Toggled Node Count   =         34 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (68 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iPHYS/iMTRR1
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iPHYS/iMTRR1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                  4073694     Count coming in to IF
    272             1                          2     
    274             1                       1989     
    276             1                    2869891     
                                         1201812     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                  4073695     Count coming in to IF
    283             1                          3     
    285             1                    4073692     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                  4073694     Count coming in to IF
    292             1                          2     
    294             1                       1989     
                                         4071703     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                  4073694     Count coming in to IF
    301             1                          2     
    303             1                    4073692     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iPHYS/iMTRR1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                    4073694     
    273             1                          2     
    275             1                       1989     
    277             1                    2869891     
    282             1                    4073695     
    284             1                          3     
    286             1                    4073692     
    291             1                    4073694     
    293             1                          2     
    295             1                       1989     
    300             1                    4073694     
    302             1                          2     
    304             1                    4073692     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        67         1    98.52%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iPHYS/iMTRR1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      duty_out[10]           0           1                               50.00 

Total Node Count     =         34 
Toggled Node Count   =         33 
Untoggled Node Count =          1 

Toggle Coverage      =      98.52% (67 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iPHYS/iMTRR2
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iPHYS/iMTRR2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                  4073694     Count coming in to IF
    272             1                          2     
    274             1                       1989     
    276             1                    1201812     
                                         2869891     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                  4073695     Count coming in to IF
    283             1                          3     
    285             1                    4073692     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                  4073694     Count coming in to IF
    292             1                          2     
    294             1                       1989     
                                         4071703     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                  4073694     Count coming in to IF
    301             1                          2     
    303             1                    4073692     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iPHYS/iMTRR2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                    4073694     
    273             1                          2     
    275             1                       1989     
    277             1                    1201812     
    282             1                    4073695     
    284             1                          3     
    286             1                    4073692     
    291             1                    4073694     
    293             1                          2     
    295             1                       1989     
    300             1                    4073694     
    302             1                          2     
    304             1                    4073692     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        64         4    94.11%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iPHYS/iMTRR2 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      duty_out[10]           0           0                                0.00 
                                       pwm_cnt[10]           0           0                                0.00 

Total Node Count     =         34 
Toggled Node Count   =         32 
Untoggled Node Count =          2 

Toggle Coverage      =      94.11% (64 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1/iPHYS
=== Design Unit: work.KnightPhysics
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        97        28        69    28.86%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1/iPHYS

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    71                                      1989     Count coming in to IF
    71              1                        634     
    167             1                       1355     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    72                                       634     Count coming in to CASE
    73              1                        634     
    91              1                    ***0***     
    109             1                    ***0***     
    123             1                    ***0***     
    137             1                    ***0***     
    151             1                    ***0***     
    165             1                    ***0***     
Branch totals: 1 hit of 7 branches = 14.28%

------------------------------------IF Branch------------------------------------
    75                                       634     Count coming in to IF
    75              1                        606     
                                              28     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                       606     Count coming in to IF
    76              1                        286     
    79              1                        320     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    77                                       286     Count coming in to IF
    77              1                        285     
    78              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                         1     Count coming in to IF
    78              2                          1     
    78              3                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    80                                       320     Count coming in to IF
    80              1                        200     
    81              1                        120     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    81                                       120     Count coming in to IF
    81              2                    ***0***     
    81              3                        120     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    82                                       634     Count coming in to IF
    82              1                    ***0***     
    84              1                        634     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    86                                       634     Count coming in to IF
    86              1                        121     
    88              1                        513     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                   ***0***     Count coming in to IF
    93              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              1                    ***0***     
    97              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95              1                    ***0***     
    96              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96              2                    ***0***     
    96              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    98                                   ***0***     Count coming in to IF
    98              1                    ***0***     
    99              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    99                                   ***0***     Count coming in to IF
    99              2                    ***0***     
    99              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    100                                  ***0***     Count coming in to IF
    100             1                    ***0***     
    102             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    104                                  ***0***     Count coming in to IF
    104             1                    ***0***     
    106             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    112                                  ***0***     Count coming in to IF
    112             1                    ***0***     
    113             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    113                                  ***0***     Count coming in to IF
    113             2                    ***0***     
    113             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    114                                  ***0***     Count coming in to IF
    114             1                    ***0***     
    116             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    118                                  ***0***     Count coming in to IF
    118             1                    ***0***     
    120             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    126                                  ***0***     Count coming in to IF
    126             1                    ***0***     
    127             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127             2                    ***0***     
    127             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                  ***0***     Count coming in to IF
    128             1                    ***0***     
    130             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    132                                  ***0***     Count coming in to IF
    132             1                    ***0***     
    134             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    139                                  ***0***     Count coming in to IF
    139             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    140                                  ***0***     Count coming in to IF
    140             1                    ***0***     
    141             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141             2                    ***0***     
    141             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    142                                  ***0***     Count coming in to IF
    142             1                    ***0***     
    144             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    146                                  ***0***     Count coming in to IF
    146             1                    ***0***     
    148             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    153                                  ***0***     Count coming in to IF
    153             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    154                                  ***0***     Count coming in to IF
    154             1                    ***0***     
    155             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155             2                    ***0***     
    155             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    156                                  ***0***     Count coming in to IF
    156             1                    ***0***     
    158             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160             1                    ***0***     
    162             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    174                                     1989     Count coming in to IF
    174             1                         38     
    176             1                    ***0***     
    178             1                       1951     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    205                                     3978     Count coming in to IF
    205             1                       2839     
    205             2                       1139     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    207                                     3978     Count coming in to IF
    207             1                       2839     
    207             2                       1139     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    209                                     3978     Count coming in to IF
    209             1                    ***0***     
    210             1                       3978     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    210                                     3978     Count coming in to IF
    210             2                    ***0***     
    211             1                       3978     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    220                                     3978     Count coming in to IF
    220             1                       3756     
    228             1                        222     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    222                                     3756     Count coming in to IF
    222             1                         65     
    224             1                    ***0***     
    226             1                       3691     
Branch totals: 2 hits of 3 branches = 66.66%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      68        15        53    22.05%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveW1/iPHYS --

  File ../src/KnightPhysics.sv
----------------Focused Condition View-------------------
Line       71 Item    1  ((omega_lft > 1000) && (omega_rght > 1000))
Condition totals: 1 of 2 input terms covered = 50.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
   (omega_lft > 1000)         Y
  (omega_rght > 1000)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (omega_lft > 1000)_0   -                             
  Row   2:          1  (omega_lft > 1000)_1   (omega_rght > 1000)           
  Row   3:    ***0***  (omega_rght > 1000)_0  (omega_lft > 1000)            
  Row   4:          1  (omega_rght > 1000)_1  (omega_lft > 1000)            

----------------Focused Condition View-------------------
Line       75 Item    1  (omega_sum > 22000)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       76 Item    1  (heading_robot[19:8] < 1023)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       77 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         Y
    rghtIR_n         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  lftIR_n_0             rghtIR_n                      
  Row   2:          1  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:          1  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       80 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         Y
    rghtIR_n         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  lftIR_n_0             rghtIR_n                      
  Row   2:          1  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:          1  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       82 Item    1  ((yy[11:0] > 2240) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] > 2240)         N  '_1' not hit             Hit '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (yy[11:0] > 2240)_0    -                             
  Row   2:    ***0***  (yy[11:0] > 2240)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] > 2240)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] > 2240)             

----------------Focused Condition View-------------------
Line       86 Item    1  ((yy[11:0] < 1856) && (omega_sum > 22000))
Condition totals: 1 of 2 input terms covered = 50.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] < 1856)         Y
  (omega_sum > 22000)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (yy[11:0] < 1856)_0    -                             
  Row   2:          1  (yy[11:0] < 1856)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] < 1856)             
  Row   4:          1  (omega_sum > 22000)_1  (yy[11:0] < 1856)             

----------------Focused Condition View-------------------
Line       93 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1  (heading_robot[19:8] < 3071)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (heading_robot[19:8] < 3071)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:    ***0***  (heading_robot[19:8] < 3071)_0  -                             
  Row   2:    ***0***  (heading_robot[19:8] < 3071)_1  -                             

----------------Focused Condition View-------------------
Line       95 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       98 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       100 Item    1  ((yy[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (yy[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       104 Item    1  ((yy[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (yy[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       111 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       112 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       114 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       118 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       125 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       126 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       128 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       132 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       139 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       140 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       142 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       146 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       153 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       154 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       156 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       160 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       174 Item    1  (((xx[11:0] > 992) && (xx[11:0] < 1120)) || ((xx[11:0] > 2976) && (xx[11:0] < 3104)))
Condition totals: 4 of 4 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       176 Item    1  (((yy[11:0] > 992) && (yy[11:0] < 1120)) || ((yy[11:0] > 2976) && (yy[11:0] < 3104)))
Condition totals: 0 of 4 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
   (yy[11:0] > 992)         N  No hits                  Hit '_0' and '_1'
  (yy[11:0] < 1120)         N  '_1' not hit             Hit '_1'
  (yy[11:0] > 2976)         N  '_1' not hit             Hit '_1'
  (yy[11:0] < 3104)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (yy[11:0] > 992)_0    ~((yy[11:0] > 2976) && (yy[11:0] < 3104))
  Row   2:    ***0***  (yy[11:0] > 992)_1    (yy[11:0] < 1120)             
  Row   3:          1  (yy[11:0] < 1120)_0   (~((yy[11:0] > 2976) && (yy[11:0] < 3104)) && (yy[11:0] > 992))
  Row   4:    ***0***  (yy[11:0] < 1120)_1   (yy[11:0] > 992)              
  Row   5:          1  (yy[11:0] > 2976)_0   ~((yy[11:0] > 992) && (yy[11:0] < 1120))
  Row   6:    ***0***  (yy[11:0] > 2976)_1   (~((yy[11:0] > 992) && (yy[11:0] < 1120)) && (yy[11:0] < 3104))
  Row   7:    ***0***  (yy[11:0] < 3104)_0   (~((yy[11:0] > 992) && (yy[11:0] < 1120)) && (yy[11:0] > 2976))
  Row   8:    ***0***  (yy[11:0] < 3104)_1   (~((yy[11:0] > 992) && (yy[11:0] < 1120)) && (yy[11:0] > 2976))

----------------Focused Condition View-------------------
Line       205 Item    1  (duty1 > duty2)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       207 Item    1  (duty1 > duty2)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       209 Item    1  (alpha14bit[13] & ~alpha14bit[12])
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  alpha14bit[13]         N  '_1' not hit             Hit '_1'
  alpha14bit[12]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  alpha14bit[13]_0      ~alpha14bit[12]               
  Row   2:    ***0***  alpha14bit[13]_1      ~alpha14bit[12]               
  Row   3:    ***0***  alpha14bit[12]_0      alpha14bit[13]                
  Row   4:          1  alpha14bit[12]_1      alpha14bit[13]                

----------------Focused Condition View-------------------
Line       210 Item    1  (~alpha14bit[13] & alpha14bit[12])
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  alpha14bit[13]         N  '_0' not hit             Hit '_0'
  alpha14bit[12]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  alpha14bit[13]_0      alpha14bit[12]                
  Row   2:          1  alpha14bit[13]_1      alpha14bit[12]                
  Row   3:          1  alpha14bit[12]_0      ~alpha14bit[13]               
  Row   4:    ***0***  alpha14bit[12]_1      ~alpha14bit[13]               

----------------Focused Condition View-------------------
Line       220 Item    1  ((torque > 32) || (torque < -32))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       222 Item    1  (intermediate > 32700)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       224 Item    1  (intermediate < -32700)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (intermediate < -32700)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (intermediate < -32700)_0  -                             
  Row   2:    ***0***  (intermediate < -32700)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      75        39        36    52.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1/iPHYS --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    58              1                       1989     
    59              1                       1989     
    60              1                       1989     
    61              1                       1989     
    62              1                       1989     
    63              1                       1989     
    64              1                       1989     
    65              1                       1989     
    66              1                       1989     
    67              1                       1989     
    74              1                        634     
    77              1                        286     
    80              1                        320     
    83              1                    ***0***     
    85              1                        634     
    87              1                        121     
    89              1                        513     
    92              1                    ***0***     
    95              1                    ***0***     
    98              1                    ***0***     
    101             1                    ***0***     
    103             1                    ***0***     
    105             1                    ***0***     
    107             1                    ***0***     
    110             1                    ***0***     
    112             1                    ***0***     
    115             1                    ***0***     
    117             1                    ***0***     
    119             1                    ***0***     
    121             1                    ***0***     
    124             1                    ***0***     
    126             1                    ***0***     
    129             1                    ***0***     
    131             1                    ***0***     
    133             1                    ***0***     
    135             1                    ***0***     
    138             1                    ***0***     
    140             1                    ***0***     
    143             1                    ***0***     
    145             1                    ***0***     
    147             1                    ***0***     
    149             1                    ***0***     
    152             1                    ***0***     
    154             1                    ***0***     
    157             1                    ***0***     
    159             1                    ***0***     
    161             1                    ***0***     
    163             1                    ***0***     
    165             1                    ***0***     
    168             1                       1355     
    169             1                       1355     
    175             1                         38     
    177             1                    ***0***     
    179             1                       1951     
    184             1                          1     
    185             1                          1     
    186             1                          1     
    187             1                          1     
    188             1                          1     
    189             1                          1     
    190             1                          1     
    191             1                          1     
    205             1                       3978     
    206             1                       3978     
    207             1                       3978     
    208             1                       3978     
    209             1                       3978     
    221             1                       3756     
    223             1                         65     
    225             1                    ***0***     
    227             1                       3691     
    229             1                        222     
    234             1                    ***0***     
    239             1                       1989     
    245             1                       1989     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        424       401        23    94.57%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1/iPHYS --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                 heading_robot[19]           0           0                                0.00 
                                         mtrR1[10]           0           1                               50.00 
                                         mtrR2[10]           0           0                                0.00 
                                    omega_rght[15]           0           0                                0.00 
                                          rghtIR_n           0           0                                0.00 
                                            xx[12]           0           1                               50.00 
                                            xx[13]           1           0                               50.00 
                                            xx[14]           0           0                                0.00 
                                          yy[8-10]           0           1                               50.00 
                                            yy[11]           1           0                               50.00 
                                         yy[12-14]           0           0                                0.00 

Total Node Count     =        212 
Toggled Node Count   =        197 
Untoggled Node Count =         15 

Toggle Coverage      =      94.57% (401 of 424 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveW1
=== Design Unit: work.KnightsTour_tb_moveW1
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveW1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../testbench/knight_tests/KnightsTour_tb_moveW1.sv
------------------------------------IF Branch------------------------------------
    58                                         1     Count coming in to IF
    58              1                          1     
    60              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      80        72         8    90.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveW1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../testbench/knight_tests/KnightsTour_tb_moveW1.sv
    57              1                          1     
    59              1                          1     
    61              1                    ***0***     
    62              1                    ***0***     
    68              1                          1     
    69              1                          1     
    72              1                          1     
    73              1                          1     
    74              1                          1     
    75              1                          1     
    76              1                          1     
    79              1                          1     
    80              1                          1     
    81              1                    ***0***     
    82              1                    ***0***     
    87              1                          1     
    88              1                          1     
    89              1                          1     
    91              1                          1     
    92              1                          1     
    94              1                          1     
    95              1                          1     
    97              1                          1     
    99              1                          1     
    100             1                          1     
    101             1                          1     
    103             1                          1     
    104             1                          1     
    107             1                          1     
    108             1                          1     
    109             1                    ***0***     
    110             1                    ***0***     
    115             1                          1     
    116             1                          1     
    117             1                          1     
    118             1                          1     
    119             1                          1     
    120             1                          1     
    122             1                          1     
    124             1                          1     
    126             1                         10     
    126             2                         10     
    128             1                          1     
    129             1                          1     
    131             1                          1     
    133             1                          1     
    135             1                          1     
    137             1                          1     
    139             1                          1     
    141             1                     700000     
    141             2                     700000     
    142             1                          1     
    145             1                          1     
    147             1                          1     
    148             1                          1     
    149             1                        100     
    149             2                        100     
    150             1                          1     
    152             1                          1     
    154             1                          1     
    155             1                          1     
    156             1                          1     
    157             1                          1     
    158             1                          1     
    159             1                          1     
    161             1                          1     
    163             1                       3000     
    163             2                       3000     
    164             1                          1     
    166             1                          1     
    171             1                          1     
    172             1                          1     
    175             1                          1     
    178             1                          1     
    179             1                          1     
    180             1                    ***0***     
    181             1                    ***0***     
    185             1                          1     
    190             1                    8147388     
    190             2                    8147387     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        222        87       135    39.18%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveW1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             RST_n           0           1                               50.00 
                                            cmd[0]           0           1                               50.00 
                                          cmd[1-3]           0           0                                0.00 
                                          cmd[4-9]           0           1                               50.00 
                                        cmd[10-12]           0           0                                0.00 
                                           cmd[13]           0           1                               50.00 
                                        cmd[14-15]           0           0                                0.00 
                           error_val_to_compare[0]           0           1                               50.00 
                         error_val_to_compare[1-9]           0           0                                0.00 
                       error_val_to_compare[10-31]           0           1                               50.00 
                                  output_file[0-1]           0           1                               50.00 
                                 output_file[2-30]           0           0                                0.00 
                                   output_file[31]           0           1                               50.00 
                                             piezo           0           0                                0.00 
                                           piezo_n           0           0                                0.00 
                                          rghtIR_n           0           0                                0.00 
                                         test_fail           0           0                                0.00 

Total Node Count     =        111 
Toggled Node Count   =         26 
Untoggled Node Count =         85 

Toggle Coverage      =      39.18% (87 of 222 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/iRST
=== Design Unit: work.reset_synch
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iRST

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/reset_synch.sv
------------------------------------IF Branch------------------------------------
    12                                         4     Count coming in to IF
    12              1                          2     
    16              1                          2     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iRST --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/reset_synch.sv
    11              1                          4     
    13              1                          2     
    14              1                          2     
    17              1                          2     
    18              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iRST --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               FF1           0           1                               50.00 
                                               FF2           0           1                               50.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/iWRAP/iU_UWRP/iTX
=== Design Unit: work.UART_tx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        28         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iWRAP/iU_UWRP/iTX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
------------------------------------IF Branch------------------------------------
    33                                        47     Count coming in to IF
    33              1                          2     
    36              1                         45     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    37                                        45     Count coming in to CASE
    39              1                          2     
    41              1                         20     
                                              23     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                     52107     Count coming in to IF
    51              1                          2     
    53              1                      52105     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    54                                     52105     Count coming in to CASE
    56              1                         22     
    58              1                      52080     
                                               3     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    68                                        47     Count coming in to IF
    68              1                          2     
    70              1                         45     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    71                                        45     Count coming in to CASE
    73              1                          2     
    75              1                         20     
                                              23     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                        11     Count coming in to IF
    83              1                          2     
    85              1                          2     
    87              1                          2     
                                               5     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                         7     Count coming in to IF
    94              1                          2     
    96              1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                       31     Count coming in to CASE
    108             1                          5     
    114             1                         24     
                                               2     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                        5     Count coming in to IF
    109             1                          2     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    115                                       24     Count coming in to IF
    115             1                          2     
    118             1                         22     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iWRAP/iU_UWRP/iTX --

  File ../src/UART_tx.sv
----------------Focused Condition View-------------------
Line       115 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        30         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iWRAP/iU_UWRP/iTX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
    28              1                      52102     
    31              1                         47     
    35              1                          2     
    39              1                          2     
    41              1                         20     
    49              1                      52107     
    52              1                          2     
    56              1                         22     
    58              1                      52080     
    66              1                         47     
    69              1                          2     
    73              1                          2     
    75              1                         20     
    81              1                         11     
    84              1                          2     
    86              1                          2     
    88              1                          2     
    92              1                          7     
    95              1                          2     
    97              1                          5     
    100             1                         31     
    102             1                         31     
    103             1                         31     
    104             1                         31     
    105             1                         31     
    110             1                          2     
    111             1                          2     
    116             1                          2     
    117             1                          2     
    119             1                         22     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         64        62         2    96.87%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iWRAP/iU_UWRP/iTX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 
                                   tx_shift_reg[8]           0           0                                0.00 

Total Node Count     =         34 
Toggled Node Count   =         33 
Untoggled Node Count =          1 

Toggle Coverage      =      96.87% (62 of 64 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/iWRAP/iU_UWRP/iRX
=== Design Unit: work.UART_rx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        30        30         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iWRAP/iU_UWRP/iRX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
------------------------------------IF Branch------------------------------------
    27                                        31     Count coming in to IF
    27              1                          2     
    30              1                         29     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                        97     Count coming in to IF
    46              1                          2     
    51              1                         40     
                                              55     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                     99003     Count coming in to IF
    61              1                          2     
    63              1                      99001     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                     99001     Count coming in to CASE
    67              1                         44     
    69              1                      98952     
                                               5     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                        44     Count coming in to IF
    67              2                          4     
    67              3                         40     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                        91     Count coming in to IF
    79              1                          2     
    81              1                         89     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    82                                        89     Count coming in to CASE
    84              1                          4     
    86              1                         40     
                                              45     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                        23     Count coming in to IF
    94              1                          2     
    96              1                          8     
    98              1                          4     
                                               9     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                       11     Count coming in to IF
    105             1                          2     
    107             1                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                       64     Count coming in to CASE
    119             1                          9     
    127             1                         54     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    120                                        9     Count coming in to IF
    120             1                          4     
                                               5     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                       54     Count coming in to IF
    129             1                          4     
                                              50     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         3         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iWRAP/iU_UWRP/iRX --

  File ../src/UART_rx.sv
----------------Focused Condition View-------------------
Line       96 Item    1  (start | clr_rdy)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       129 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        37         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iWRAP/iU_UWRP/iRX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
    25              1                         31     
    28              1                          2     
    29              1                          2     
    31              1                         29     
    32              1                         29     
    37              1                         42     
    41              1                      98997     
    44              1                         97     
    48              1                          2     
    51              1                         40     
    59              1                      99003     
    62              1                          2     
    67              1                         44     
    69              1                      98952     
    77              1                         91     
    80              1                          2     
    84              1                          4     
    86              1                         40     
    92              1                         23     
    95              1                          2     
    97              1                          8     
    99              1                          4     
    103             1                         11     
    106             1                          2     
    108             1                          9     
    111             1                         64     
    113             1                         64     
    114             1                         64     
    115             1                         64     
    116             1                         64     
    121             1                          4     
    122             1                          4     
    123             1                          4     
    128             1                         54     
    130             1                          4     
    131             1                          4     
    132             1                          4     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        68         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iWRAP/iU_UWRP/iRX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (68 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/iWRAP/iU_UWRP
=== Design Unit: work.UART
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         18        18         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iWRAP/iU_UWRP --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =          9 
Toggled Node Count   =          9 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (18 of 18 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/iWRAP
=== Design Unit: work.UART_wrapper
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        16         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iWRAP

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_wrapper.sv
------------------------------------IF Branch------------------------------------
    38                                        44     Count coming in to IF
    38              1                          2     
    40              1                          2     
                                              40     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    47                                        13     Count coming in to IF
    47              1                          2     
    49              1                          2     
    51              1                          4     
                                               5     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                         7     Count coming in to IF
    58              1                          2     
    60              1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    72                                        10     Count coming in to CASE
    73              1                          5     
    82              1                          4     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                         5     Count coming in to IF
    75              1                          2     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                         4     Count coming in to IF
    84              1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iWRAP --

  File ../src/UART_wrapper.sv
----------------Focused Condition View-------------------
Line       51 Item    1  (clr_cmd_rdy | rx_rdy)
Condition totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        22         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iWRAP --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_wrapper.sv
    33              1                         41     
    36              1                         44     
    39              1                          2     
    41              1                          2     
    45              1                         13     
    48              1                          2     
    50              1                          2     
    52              1                          4     
    56              1                          7     
    59              1                          2     
    61              1                          5     
    65              1                         10     
    67              1                         10     
    68              1                         10     
    69              1                         10     
    70              1                         10     
    76              1                          2     
    77              1                          2     
    78              1                          2     
    85              1                          2     
    86              1                          2     
    87              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         46        35        11    76.08%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iWRAP --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                cmd_data_high[0-1]           0           1                               50.00 
                                  cmd_data_high[2]           0           0                                0.00 
                                cmd_data_high[3-5]           0           1                               50.00 
                                cmd_data_high[6-7]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         25 
Toggled Node Count   =         17 
Untoggled Node Count =          8 

Toggle Coverage      =      76.08% (35 of 46 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/iCMD
=== Design Unit: work.cmd_proc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        48        42         6    87.50%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iCMD

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/cmd_proc.sv
------------------------------------IF Branch------------------------------------
    47                                        11     Count coming in to IF
    47              1                          2     
    49              1                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                        15     Count coming in to IF
    56              1                          2     
    58              1                          2     
    60              1                          4     
                                               7     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    65                                        32     Count coming in to IF
    65              1                          2     
    67              1                          2     
                                              28     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                       978     Count coming in to IF
    93              1                          2     
    95              1                          1     
    97              1                        485     
                                             490     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    98                                       485     Count coming in to IF
    98              1                         24     
    100             1                         12     
                                             449     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                        3     Count coming in to IF
    113             1                    ***0***     
    114             1                          3     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    114                                        3     Count coming in to IF
    114             2                          1     
    115             1                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    125                                       45     Count coming in to IF
    125             1                          2     
    127             1                          2     
                                              41     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    128                                        2     Count coming in to IF
    128             1                          2     
    130             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    146                                        9     Count coming in to IF
    146             1                          2     
    148             1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    166                                      249     Count coming in to CASE
    169             1                         10     
    200             1                          4     
    207             1                        142     
    216             1                         70     
    225             1                         23     
    236             1                    ***0***     
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    170                                       10     Count coming in to IF
    170             1                          2     
                                               8     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    173                                        2     Count coming in to CASE
    174             1                          1     
    179             1                    ***0***     
    185             1                          1     
    191             1                    ***0***     
    194             1                    ***0***     
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    201                                        4     Count coming in to IF
    201             1                          1     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    209                                      142     Count coming in to IF
    209             1                          1     
                                             141     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    219                                       70     Count coming in to IF
    219             1                          1     
                                              69     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    228                                       23     Count coming in to IF
    228             1                          1     
                                              22     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         4         2    66.66%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iCMD --

  File ../src/cmd_proc.sv
----------------Focused Condition View-------------------
Line       98 Item    1  (inc_frwrd & ~&frwrd[9:8])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       100 Item    1  (dec_frwrd & |frwrd)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   dec_frwrd         Y
      |frwrd         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  dec_frwrd_0           |frwrd                        
  Row   2:          1  dec_frwrd_1           |frwrd                        
  Row   3:    ***0***  |frwrd_0              dec_frwrd                     
  Row   4:          1  |frwrd_1              dec_frwrd                     

----------------Focused Condition View-------------------
Line       209 Item    1  ((error > -48) && (error < 48))
Condition totals: 1 of 2 input terms covered = 50.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (error > -48)         N  '_0' not hit             Hit '_0'
   (error < 48)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (error > -48)_0       -                             
  Row   2:          1  (error > -48)_1       (error < 48)                  
  Row   3:          1  (error < 48)_0        (error > -48)                 
  Row   4:          1  (error < 48)_1        (error > -48)                 


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      70        61         9    87.14%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iCMD --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/cmd_proc.sv
    36              1                         40     
    37              1                         40     
    38              1                         40     
    46              1                         11     
    48              1                          2     
    50              1                          9     
    55              1                         15     
    57              1                          2     
    59              1                          2     
    61              1                          4     
    64              1                         32     
    66              1                          2     
    68              1                          2     
    71              1                          7     
    92              1                        978     
    94              1                          2     
    96              1                          1     
    99              1                         24     
    101             1                         12     
    113             1                          4     
    124             1                         45     
    126             1                          2     
    129             1                          2     
    131             1                    ***0***     
    134             1                        203     
    145             1                          9     
    147             1                          2     
    149             1                          7     
    152             1                        249     
    154             1                        249     
    155             1                        249     
    156             1                        249     
    157             1                        249     
    158             1                        249     
    159             1                        249     
    160             1                        249     
    161             1                        249     
    162             1                        249     
    163             1                        249     
    164             1                        249     
    171             1                          2     
    175             1                          1     
    176             1                          1     
    180             1                    ***0***     
    181             1                    ***0***     
    182             1                    ***0***     
    186             1                          1     
    187             1                          1     
    188             1                          1     
    192             1                    ***0***     
    195             1                    ***0***     
    202             1                          1     
    203             1                          1     
    208             1                        142     
    210             1                          1     
    211             1                          1     
    212             1                          1     
    217             1                         70     
    218             1                         70     
    220             1                          1     
    221             1                          1     
    226             1                         23     
    227             1                         23     
    229             1                          1     
    230             1                          1     
    231             1                          1     
    232             1                          1     
    237             1                    ***0***     
    238             1                    ***0***     
    239             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        194        88       106    45.36%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iCMD --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                   dec_amount[0-9]           0           0                                0.00 
                              desired_heading[0-9]           0           1                               50.00 
                               desired_heading[10]           0           0                                0.00 
                               desired_heading[11]           0           1                               50.00 
                                    err_nudge[0-8]           0           0                                0.00 
                                        frwrd[0-4]           0           0                                0.00 
                                   inc_amount[0-9]           0           0                                0.00 
                                         nxt_state               ENUM type       Value       Count 
                                                                      TOUR           0        0.00 
                                      op_code[0-1]           0           1                               50.00 
                                      op_code[2-3]           0           0                                0.00 
                                  raw_heading[4-5]           0           1                               50.00 
                                    raw_heading[6]           0           0                                0.00 
                                    raw_heading[7]           0           1                               50.00 
                                       sq_cmd[0-1]           0           0                                0.00 
                                         sq_cmd[2]           0           1                               50.00 
                                         sq_cmd[3]           0           0                                0.00 
                                       sq_count[2]           0           1                               50.00 
                                       sq_count[3]           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                      TOUR           0        0.00 
                                           tour_go           0           0                                0.00 

Total Node Count     =        103 
Toggled Node Count   =         40 
Untoggled Node Count =         63 

Toggle Coverage      =      45.36% (88 of 194 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/iTL
=== Design Unit: work.TourLogic
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        71        19        52    26.76%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iTL

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourLogic.sv
------------------------------------IF Branch------------------------------------
    30                                        41     Count coming in to IF
    30              1                          2     
    40              1                    ***0***     
    48              1                    ***0***     
    52              1                    ***0***     
    56              1                    ***0***     
                                              39     All False Count
Branch totals: 2 hits of 6 branches = 33.33%

------------------------------------IF Branch------------------------------------
    65                                        41     Count coming in to IF
    65              1                          2     
    67              1                    ***0***     
    69              1                    ***0***     
    71              1                    ***0***     
                                              39     All False Count
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    78                                        41     Count coming in to IF
    78              1                          2     
    80              1                    ***0***     
    82              1                    ***0***     
    84              1                    ***0***     
                                              39     All False Count
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    91                                         3     Count coming in to IF
    91              1                          2     
    93              1                    ***0***     
    95              1                    ***0***     
    97              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    105                                        3     Count coming in to IF
    105             1                          2     
    107             1                    ***0***     
    109             1                          1     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    117                                        1     Count coming in to IF
    117             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        3     Count coming in to IF
    125             1                          2     
    127             1                    ***0***     
    129             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    136                                        1     Count coming in to IF
    136             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    147                                        3     Count coming in to IF
    147             1                          2     
    149             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    164                                        3     Count coming in to CASE
    166             1                          1     
    173             1                    ***0***     
    179             1                    ***0***     
    184             1                    ***0***     
    208             1                    ***0***     
    220             1                          2     
Branch totals: 2 hits of 6 branches = 33.33%

------------------------------------IF Branch------------------------------------
    167                                        1     Count coming in to IF
    167             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    187                                  ***0***     Count coming in to IF
    187             1                    ***0***     
    198             1                    ***0***     
    202             1                    ***0***     
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    189                                  ***0***     Count coming in to IF
    189             1                    ***0***     
    193             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    211                                  ***0***     Count coming in to IF
    211             1                    ***0***     
    215             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    238                                  ***0***     Count coming in to IF
    238             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    239                                  ***0***     Count coming in to IF
    239             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    261                                  ***0***     Count coming in to CASE
    262             1                    ***0***     
    265             1                    ***0***     
    268             1                    ***0***     
    271             1                    ***0***     
    274             1                    ***0***     
    277             1                    ***0***     
    280             1                    ***0***     
    283             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    301                                  ***0***     Count coming in to CASE
    302             1                    ***0***     
    305             1                    ***0***     
    308             1                    ***0***     
    311             1                    ***0***     
    314             1                    ***0***     
    317             1                    ***0***     
    320             1                    ***0***     
    323             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         0         5     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iTL --

  File ../src/TourLogic.sv
----------------Focused Condition View-------------------
Line       189 Item    1  (move_num == 23)
Condition totals: 0 of 1 input term covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (move_num == 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (move_num == 23)_0    -                             
  Row   2:    ***0***  (move_num == 23)_1    -                             

----------------Focused Condition View-------------------
Line       198 Item    1  (move_try != 128)
Condition totals: 0 of 1 input term covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (move_try != 128)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (move_try != 128)_0   -                             
  Row   2:    ***0***  (move_try != 128)_1   -                             

----------------Focused Condition View-------------------
Line       211 Item    1  (last_move[move_num-1] == 128)
Condition totals: 0 of 1 input term covered = 0.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
  (last_move[move_num-1] == 128)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:    ***0***  (last_move[move_num-1] == 128)_0  -                             
  Row   2:    ***0***  (last_move[move_num-1] == 128)_1  -                             

----------------Focused Condition View-------------------
Line       238 Item    1  (((xpos + off_x(try)) < 5) && ((ypos + off_y(try)) < 5))
Condition totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  ((xpos + off_x(try)) < 5)         N  No hits                  Hit '_0' and '_1'
  ((ypos + off_y(try)) < 5)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  ((xpos + off_x(try)) < 5)_0  -                             
  Row   2:    ***0***  ((xpos + off_x(try)) < 5)_1  ((ypos + off_y(try)) < 5)     
  Row   3:    ***0***  ((ypos + off_y(try)) < 5)_0  ((xpos + off_x(try)) < 5)     
  Row   4:    ***0***  ((ypos + off_y(try)) < 5)_1  ((xpos + off_x(try)) < 5)     


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      99        33        66    33.33%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iTL --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourLogic.sv
    28              1                         41     
    33              1                          2     
    33              2                         10     
    34              1                         10     
    34              2                         50     
    35              1                         50     
    42              1                    ***0***     
    42              2                    ***0***     
    43              1                    ***0***     
    43              2                    ***0***     
    44              1                    ***0***     
    50              1                    ***0***     
    54              1                    ***0***     
    57              1                    ***0***     
    63              1                         41     
    66              1                          2     
    68              1                    ***0***     
    70              1                    ***0***     
    72              1                    ***0***     
    76              1                         41     
    79              1                          2     
    81              1                    ***0***     
    83              1                    ***0***     
    85              1                    ***0***     
    89              1                          3     
    92              1                          2     
    94              1                    ***0***     
    96              1                    ***0***     
    98              1                    ***0***     
    103             1                          3     
    106             1                          2     
    108             1                    ***0***     
    110             1                          1     
    115             1                          1     
    118             1                    ***0***     
    123             1                          3     
    126             1                          2     
    128             1                    ***0***     
    130             1                    ***0***     
    134             1                          1     
    137             1                    ***0***     
    146             1                          3     
    148             1                          2     
    150             1                          1     
    154             1                          3     
    156             1                          3     
    157             1                          3     
    158             1                          3     
    159             1                          3     
    160             1                          3     
    161             1                          3     
    162             1                          3     
    163             1                          3     
    169             1                    ***0***     
    170             1                    ***0***     
    174             1                    ***0***     
    175             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    186             1                    ***0***     
    188             1                    ***0***     
    190             1                    ***0***     
    191             1                    ***0***     
    195             1                    ***0***     
    199             1                    ***0***     
    204             1                    ***0***     
    209             1                    ***0***     
    210             1                    ***0***     
    213             1                    ***0***     
    217             1                    ***0***     
    221             1                          2     
    225             1                          2     
    235             1                    ***0***     
    236             1                    ***0***     
    237             1                    ***0***     
    237             2                    ***0***     
    240             1                    ***0***     
    243             1                    ***0***     
    245             1                    ***0***     
    257             1                    ***0***     
    263             1                    ***0***     
    266             1                    ***0***     
    269             1                    ***0***     
    272             1                    ***0***     
    275             1                    ***0***     
    278             1                    ***0***     
    281             1                    ***0***     
    284             1                    ***0***     
    287             1                    ***0***     
    299             1                    ***0***     
    303             1                    ***0***     
    306             1                    ***0***     
    309             1                    ***0***     
    312             1                    ***0***     
    315             1                    ***0***     
    318             1                    ***0***     
    321             1                    ***0***     
    324             1                    ***0***     
    327             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        128         2       126     1.56%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iTL --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           back_up           0           0                                0.00 
                                              calc           0           0                                0.00 
                                              done           0           0                                0.00 
                                        init_board           0           0                                0.00 
                                       making_move           0           0                                0.00 
                                     move_num[0-4]           0           0                                0.00 
                                     move_try[0-7]           0           0                                0.00 
                                         nxt_state               ENUM type       Value       Count 
                                                                      INIT           0        0.00 
                                                                  POSSIBLE           0        0.00 
                                                                 MAKE_MOVE           0        0.00 
                                                                    BACKUP           0        0.00 
                                        shift_left           0           0                                0.00 
                                             start           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                      INIT           0        0.00 
                                                                  POSSIBLE           0        0.00 
                                                                 MAKE_MOVE           0        0.00 
                                                                    BACKUP           0        0.00 
                                   update_position           0           0                                0.00 
                                           x[0-31]           0           0                                0.00 
                                           xx[0-2]           0           0                                0.00 
                                           yy[0-2]           0           0                                0.00 

Total Node Count     =         69 
Toggled Node Count   =          2 
Untoggled Node Count =         67 

Toggle Coverage      =       1.56% (2 of 128 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/iTC
=== Design Unit: work.TourCmd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        39        10        29    25.64%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iTC

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourCmd.sv
------------------------------------IF Branch------------------------------------
    58                                         3     Count coming in to IF
    58              1                          2     
    60              1                    ***0***     
    62              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    71                                         2     Count coming in to IF
    71              1                          2     
    73              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    74                                   ***0***     Count coming in to IF
    74              1                    ***0***     
    76              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    86                                         1     Count coming in to CASE
    87              1                    ***0***     
    92              1                    ***0***     
    97              1                    ***0***     
    102             1                    ***0***     
    107             1                    ***0***     
    112             1                    ***0***     
    117             1                    ***0***     
    122             1                    ***0***     
    127             1                          1     
Branch totals: 1 hit of 9 branches = 11.11%

------------------------------------IF Branch------------------------------------
    135                                        1     Count coming in to IF
    135             1                    ***0***     
    135             2                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                       40     Count coming in to IF
    137             1                    ***0***     
    137             2                         40     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    147                                        3     Count coming in to IF
    147             1                          2     
    149             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    162                                       12     Count coming in to CASE
    172             1                    ***0***     
    180             1                    ***0***     
    188             1                    ***0***     
    197             1                    ***0***     
    164             1                         12     
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------IF Branch------------------------------------
    165                                       12     Count coming in to IF
    165             1                    ***0***     
                                              12     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    175                                  ***0***     Count coming in to IF
    175             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    182                                  ***0***     Count coming in to IF
    182             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    192                                  ***0***     Count coming in to IF
    192             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    200                                  ***0***     Count coming in to IF
    200             1                    ***0***     
    202             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         0         5     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iTC --

  File ../src/TourCmd.sv
----------------Focused Condition View-------------------
Line       74 Item    1  (mv_indx == 23)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (mv_indx == 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (mv_indx == 23)_0     -                             
  Row   2:    ***0***  (mv_indx == 23)_1     -                             

----------------Focused Condition View-------------------
Line       200 Item    1  (send_resp & (mv_indx == 23))
Condition totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
        send_resp         N  No hits                  Hit '_0' and '_1'
  (mv_indx == 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  send_resp_0           (mv_indx == 23)               
  Row   2:    ***0***  send_resp_1           (mv_indx == 23)               
  Row   3:    ***0***  (mv_indx == 23)_0     send_resp                     
  Row   4:    ***0***  (mv_indx == 23)_1     send_resp                     

----------------Focused Condition View-------------------
Line       202 Item    1  (send_resp & (mv_indx < 23))
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
       send_resp         N  No hits                  Hit '_0' and '_1'
  (mv_indx < 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  send_resp_0           (mv_indx < 23)                
  Row   2:    ***0***  send_resp_1           (mv_indx < 23)                
  Row   3:    ***0***  (mv_indx < 23)_0      send_resp                     
  Row   4:    ***0***  (mv_indx < 23)_1      send_resp                     


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      58        20        38    34.48%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iTC --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourCmd.sv
    42              1                          1     
    56              1                          3     
    59              1                          2     
    61              1                    ***0***     
    63              1                    ***0***     
    70              1                          2     
    72              1                          2     
    75              1                    ***0***     
    77              1                    ***0***     
    85              1                          1     
    88              1                    ***0***     
    89              1                    ***0***     
    93              1                    ***0***     
    94              1                    ***0***     
    98              1                    ***0***     
    99              1                    ***0***     
    103             1                    ***0***     
    104             1                    ***0***     
    108             1                    ***0***     
    109             1                    ***0***     
    113             1                    ***0***     
    114             1                    ***0***     
    118             1                    ***0***     
    119             1                    ***0***     
    123             1                    ***0***     
    124             1                    ***0***     
    128             1                          1     
    129             1                          1     
    135             1                          2     
    137             1                         41     
    146             1                          3     
    148             1                          2     
    150             1                          1     
    153             1                         12     
    155             1                         12     
    156             1                         12     
    157             1                         12     
    158             1                         12     
    159             1                         12     
    160             1                         12     
    166             1                    ***0***     
    167             1                    ***0***     
    168             1                    ***0***     
    173             1                    ***0***     
    174             1                    ***0***     
    176             1                    ***0***     
    181             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
    189             1                    ***0***     
    190             1                    ***0***     
    191             1                    ***0***     
    193             1                    ***0***     
    198             1                    ***0***     
    199             1                    ***0***     
    201             1                    ***0***     
    203             1                    ***0***     
    204             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        150         2       148     1.33%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iTC --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       X_cmd[0-15]           0           0                                0.00 
                                       Y_cmd[0-15]           0           0                                0.00 
                                       clr_mv_indx           0           0                                0.00 
                                    cmd_TOUR[0-15]           0           0                                0.00 
                                      cmd_rdy_TOUR           0           0                                0.00 
                                      encoded_move               ENUM type       Value       Count 
                                                                      N2W1           0        0.00 
                                                                      N2E1           0        0.00 
                                                                      W2N1           0        0.00 
                                                                      W2S1           0        0.00 
                                                                      S2W1           0        0.00 
                                                                      S2E1           0        0.00 
                                                                      E2S1           0        0.00 
                                                                      E2N1           0        0.00 
                                            inc_mv           0           0                                0.00 
                                      mv_indx[0-4]           0           0                                0.00 
                                  mv_vert_or_horiz           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                                                    Y_MOVE           0        0.00 
                                                                    Y_HOLD           0        0.00 
                                                                    X_MOVE           0        0.00 
                                                                    X_HOLD           0        0.00 
                                         resp[0-7]           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                    Y_MOVE           0        0.00 
                                                                    Y_HOLD           0        0.00 
                                                                    X_MOVE           0        0.00 
                                                                    X_HOLD           0        0.00 
                                             usurp           0           0                                0.00 

Total Node Count     =         84 
Toggled Node Count   =          2 
Untoggled Node Count =         82 

Toggle Coverage      =       1.33% (2 of 150 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/iNEMO/iSPI
=== Design Unit: work.SPI_mnrch
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        35        35         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iNEMO/iSPI

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_mnrch.sv
------------------------------------IF Branch------------------------------------
    27                                     33085     Count coming in to IF
    27              1                          2     
    29              1                        973     
    31              1                      15568     
                                           16542     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                   8024810     Count coming in to IF
    40              1                          5     
    42              1                    7518845     
    44              1                     505960     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                     36626     Count coming in to IF
    56              1                      15568     
                                           21058     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                     36716     Count coming in to IF
    62              1                          2     
    64              1                        973     
    66              1                      15568     
                                           20173     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                      3408     Count coming in to IF
    76              1                          2     
    80              1                        973     
    84              1                        973     
                                            1460     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    92                                     34059     Count coming in to IF
    92              1                          2     
    94              1                      34057     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                    66653     Count coming in to CASE
    108             1                       1946     
    112             1                      31136     
    118             1                      30163     
    128             1                       1946     
    138             1                       1462     
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                     1946     Count coming in to IF
    109             1                        973     
                                             973     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                    31136     Count coming in to IF
    113             1                      15568     
                                           15568     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    119                                    30163     Count coming in to IF
    119             1                        973     
    123             1                      14595     
                                           14595     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    131                                     1946     Count coming in to IF
    131             1                        973     
                                             973     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    140                                     1462     Count coming in to IF
    140             1                        973     
                                             489     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        47         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iNEMO/iSPI --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_mnrch.sv
    26              1                      33085     
    28              1                          2     
    30              1                        973     
    32              1                      15568     
    39              1                    8024810     
    41              1                          5     
    43              1                    7518845     
    45              1                     505960     
    51              1                     506935     
    52              1                     506935     
    55              1                      36626     
    57              1                      15568     
    61              1                      36716     
    63              1                          2     
    65              1                        973     
    67              1                      15568     
    75              1                       3408     
    77              1                          2     
    78              1                          2     
    81              1                        973     
    82              1                        973     
    85              1                        973     
    86              1                        973     
    91              1                      34059     
    93              1                          2     
    95              1                      34057     
    99              1                      66653     
    100             1                      66653     
    101             1                      66653     
    102             1                      66653     
    103             1                      66653     
    104             1                      66653     
    105             1                      66653     
    110             1                        973     
    114             1                      15568     
    115             1                      15568     
    120             1                        973     
    121             1                        973     
    124             1                      14595     
    125             1                      14595     
    132             1                        973     
    133             1                        973     
    134             1                        973     
    139             1                       1462     
    141             1                        973     
    142             1                        973     
    143             1                        973     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        114       114         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iNEMO/iSPI --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         62 
Toggled Node Count   =         62 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (114 of 114 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/iNEMO/iINT
=== Design Unit: work.inertial_integrator
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        34        32         2    94.11%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iNEMO/iINT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inertial_integrator.sv
------------------------------------IF Branch------------------------------------
    57                                       970     Count coming in to IF
    57              1                          2     
    59              1                        968     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    76                                       977     Count coming in to CASE
    77              1                          8     
    85              1                         18     
    94              1                        951     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                         8     Count coming in to IF
    78              1                          1     
    82              1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    87                                        18     Count coming in to IF
    87              1                          1     
    91              1                         17     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                       951     Count coming in to IF
    96              1                    ***0***     
    100             1                        951     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    112                                      759     Count coming in to IF
    112             1                        742     
    112             2                         17     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    121                                     1458     Count coming in to IF
    121             1                        485     
                                             973     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    122                                      485     Count coming in to IF
    122             1                        474     
    122             2                         11     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    130                                       21     Count coming in to IF
    130             1                          2     
    132             1                          1     
    134             1                          8     
                                              10     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    146                                     1943     Count coming in to IF
    146             1                          2     
    150             1                       1941     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    156                                        5     Count coming in to IF
    156             1                    ***0***     
    157             1                          5     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    157                                        5     Count coming in to IF
    157             2                          1     
    158             1                          4     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    165                                      979     Count coming in to IF
    165             1                          2     
    167             1                          2     
    169             1                        310     
                                             665     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    184                                      316     Count coming in to IF
    184             1                          2     
    186             1                          1     
                                             313     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       9         4         5    44.44%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iNEMO/iINT --

  File ../src/inertial_integrator.sv
----------------Focused Condition View-------------------
Line       156 Item    1  ((~rghtIR & compensate_offset) & lftIR)
Condition totals: 0 of 3 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
             rghtIR         N  No hits                  Hit '_0' and '_1'
  compensate_offset         N  No hits                  Hit '_0' and '_1'
              lftIR         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  rghtIR_0              (lftIR && compensate_offset)  
  Row   2:    ***0***  rghtIR_1              (lftIR && compensate_offset)  
  Row   3:    ***0***  compensate_offset_0   (lftIR && ~rghtIR)            
  Row   4:    ***0***  compensate_offset_1   (lftIR && ~rghtIR)            
  Row   5:          1  lftIR_0               (~rghtIR & compensate_offset) 
  Row   6:    ***0***  lftIR_1               (~rghtIR & compensate_offset) 

----------------Focused Condition View-------------------
Line       157 Item    1  ((~lftIR & compensate_offset) & rghtIR)
Condition totals: 1 of 3 input terms covered = 33.33%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
              lftIR         N  '_1' not hit             Hit '_1'
  compensate_offset         N  '_0' not hit             Hit '_0'
             rghtIR         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  lftIR_0               (rghtIR && compensate_offset) 
  Row   2:    ***0***  lftIR_1               (rghtIR && compensate_offset) 
  Row   3:    ***0***  compensate_offset_0   (rghtIR && ~lftIR)            
  Row   4:          1  compensate_offset_1   (rghtIR && ~lftIR)            
  Row   5:          1  rghtIR_0              (~lftIR & compensate_offset)  
  Row   6:          1  rghtIR_1              (~lftIR & compensate_offset)  

----------------Focused Condition View-------------------
Line       169 Item    1  (vld_ff2 && (~compensate_offset || moving))
Condition totals: 3 of 3 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      50        47         3    94.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iNEMO/iINT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inertial_integrator.sv
    56              1                        970     
    58              1                          2     
    60              1                        968     
    65              1                        977     
    69              1                        977     
    70              1                        977     
    71              1                        977     
    72              1                        977     
    73              1                        977     
    74              1                        977     
    79              1                          1     
    80              1                          1     
    81              1                          1     
    83              1                          7     
    86              1                         18     
    88              1                          1     
    89              1                          1     
    90              1                          1     
    92              1                         17     
    95              1                        951     
    97              1                    ***0***     
    98              1                    ***0***     
    99              1                    ***0***     
    101             1                        951     
    111             1                        759     
    112             1                        759     
    119             1                        760     
    120             1                       1458     
    122             1                        485     
    129             1                         21     
    131             1                          2     
    133             1                          1     
    135             1                          8     
    138             1                         10     
    145             1                       1943     
    147             1                          2     
    148             1                          2     
    149             1                          2     
    151             1                       1941     
    152             1                       1941     
    153             1                       1941     
    156             1                          7     
    164             1                        979     
    166             1                          2     
    168             1                          2     
    176             1                        310     
    183             1                        316     
    185             1                          2     
    193             1                          1     
    202             1                        314     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        328       221       107    67.37%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iNEMO/iINT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                 compensate_offset           0           1                               50.00 
                                      enough_smpls           0           1                               50.00 
                                            nstate               ENUM type       Value       Count 
                                                                   RUNNING           0        0.00 
                                 raw_heading[0-12]           0           0                                0.00 
                                      smpl_cntr[3]           0           1                               50.00 
                                   smpl_cntr[4-11]           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                  yaw_fusion[0-11]           0           0                                0.00 
                                    yaw_fusion[13]           0           0                                0.00 
                                        yaw_off[0]           0           0                                0.00 
                                        yaw_off[1]           0           1                               50.00 
                                      yaw_off[2-3]           0           0                                0.00 
                                        yaw_off[4]           0           1                               50.00 
                                        yaw_off[5]           0           0                                0.00 
                                        yaw_off[6]           0           1                               50.00 
                                     yaw_off[7-18]           0           0                                0.00 

Total Node Count     =        167 
Toggled Node Count   =        110 
Untoggled Node Count =         57 

Toggle Coverage      =      67.37% (221 of 328 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/iNEMO
=== Design Unit: work.inert_intf
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        32        32         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iNEMO

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inert_intf.sv
------------------------------------IF Branch------------------------------------
    64                                      1943     Count coming in to IF
    64              1                          2     
    67              1                       1941     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                   8024810     Count coming in to IF
    75              1                          5     
    77              1                    8024805     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                     15362     Count coming in to IF
    83              1                          2     
    85              1                        485     
                                           14875     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    90                                     14877     Count coming in to IF
    90              1                          2     
    92              1                        485     
                                           14390     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    104                                     3404     Count coming in to IF
    104             1                          2     
    106             1                       3402     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                  8028693     Count coming in to CASE
    119             1                      65537     
    127             1                        523     
    135             1                        523     
    143             1                    7453343     
    151             1                     254140     
    160             1                     253655     
    167             1                        970     
                                               2     All False Count
Branch totals: 8 hits of 8 branches = 100.00%

------------------------------------IF Branch------------------------------------
    121                                    65537     Count coming in to IF
    121             1                          1     
                                           65536     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                      523     Count coming in to IF
    129             1                          2     
                                             521     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    137                                      523     Count coming in to IF
    137             1                          2     
                                             521     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    145                                  7453343     Count coming in to IF
    145             1                        970     
                                         7452373     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    153                                   254140     Count coming in to IF
    153             1                        970     
                                          253170     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    161                                   253655     Count coming in to IF
    161             1                        970     
                                          252685     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      45        45         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iNEMO --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inert_intf.sv
    63              1                       1943     
    65              1                          2     
    66              1                          2     
    68              1                       1941     
    69              1                       1941     
    74              1                    8024810     
    76              1                          5     
    78              1                    8024805     
    82              1                      15362     
    84              1                          2     
    86              1                        485     
    89              1                      14877     
    91              1                          2     
    93              1                        485     
    96              1                        759     
    103             1                       3404     
    105             1                          2     
    107             1                       3402     
    110             1                    8028693     
    111             1                    8028693     
    112             1                    8028693     
    113             1                    8028693     
    114             1                    8028693     
    115             1                    8028693     
    116             1                    8028693     
    120             1                      65537     
    122             1                          1     
    123             1                          1     
    128             1                        523     
    130             1                          2     
    131             1                          2     
    136             1                        523     
    138             1                          2     
    139             1                          2     
    144             1                    7453343     
    146             1                        970     
    147             1                        970     
    152             1                     254140     
    154             1                        970     
    155             1                        970     
    156             1                        970     
    162             1                        970     
    163             1                        970     
    168             1                        970     
    169             1                        970     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        188       174        14    92.55%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iNEMO --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            cmd[0]           0           0                                0.00 
                                            cmd[1]           1           0                               50.00 
                                          cmd[2-4]           0           0                                0.00 
                                            cmd[7]           0           0                                0.00 
                                           cmd[11]           1           0                               50.00 
                                           cmd[14]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =        101 
Toggled Node Count   =         93 
Untoggled Node Count =          8 

Toggle Coverage      =      92.55% (174 of 188 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/iCNTRL
=== Design Unit: work.PID
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        34        33         1    97.05%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iCNTRL

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PID.sv
------------------------------------IF Branch------------------------------------
    36                                       202     Count coming in to IF
    36              1                          8     
    37              1                        194     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                       194     Count coming in to IF
    37              2                         68     
    38              1                        126     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    47                                       130     Count coming in to IF
    47              1                          2     
    49              1                        128     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    73                                       973     Count coming in to IF
    73              1                          2     
    75              1                        971     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                      1107     Count coming in to IF
    79              1                        386     
    79              2                        721     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                         5     Count coming in to IF
    96              1                          2     
    98              1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    103                                      535     Count coming in to IF
    103             1                          2     
    106             1                        173     
    108             1                        360     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    125                                      977     Count coming in to IF
    125             1                          2     
    129             1                        485     
                                             490     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    142                                      127     Count coming in to IF
    142             1                          2     
    144             1                        125     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    151                                      252     Count coming in to IF
    151             1                          1     
    152             1                        251     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    152                                      251     Count coming in to IF
    152             2                          4     
    153             1                        247     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    180                                      332     Count coming in to IF
    180             1                          2     
    185             1                        330     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    212                                      335     Count coming in to IF
    212             1                    ***0***     
    212             2                        335     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    218                                      336     Count coming in to IF
    218             1                          9     
    218             2                        327     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    224                                      338     Count coming in to IF
    224             1                        326     
    224             2                         12     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    225                                      330     Count coming in to IF
    225             1                        318     
    225             2                         12     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      14        12         2    85.71%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iCNTRL --

  File ../src/PID.sv
----------------Focused Condition View-------------------
Line       36 Item    1  (error[11] & ~&error[10:9])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       37 Item    1  (~error[11] & |error[10:9])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       79 Item    1  (err_vld_p & ~I_overflow)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       151 Item    1  (D_diff[9] & ~&D_diff[8:6])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       152 Item    1  (~D_diff[9] & |D_diff[8:6])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       212 Item    1  (~PID_term[13] & lft_spd_raw[10])
Condition totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
     PID_term[13]         N  '_0' not hit             Hit '_0'
  lft_spd_raw[10]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  PID_term[13]_0        lft_spd_raw[10]               
  Row   2:          1  PID_term[13]_1        lft_spd_raw[10]               
  Row   3:          1  lft_spd_raw[10]_0     ~PID_term[13]                 
  Row   4:    ***0***  lft_spd_raw[10]_1     ~PID_term[13]                 

----------------Focused Condition View-------------------
Line       218 Item    1  (PID_term[13] & rght_spd_raw[10])
Condition totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        47         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iCNTRL --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PID.sv
    36              1                        203     
    46              1                        130     
    48              1                          2     
    50              1                        128     
    52              1                        129     
    62              1                        129     
    64              1                        303     
    72              1                        973     
    74              1                          2     
    76              1                        971     
    79              1                       1108     
    81              1                        175     
    95              1                          5     
    97              1                          2     
    99              1                          3     
    102             1                        535     
    104             1                          2     
    107             1                        173     
    109             1                        360     
    123             1                        977     
    126             1                          2     
    127             1                          2     
    130             1                        485     
    131             1                        485     
    141             1                        127     
    143             1                          2     
    145             1                        125     
    148             1                        253     
    151             1                        253     
    156             1                        251     
    163             1                         81     
    164             1                        251     
    179             1                        332     
    181             1                          2     
    182             1                          2     
    183             1                          2     
    186             1                        330     
    187             1                        330     
    188             1                        330     
    192             1                        331     
    199             1                         38     
    209             1                        368     
    212             1                        337     
    215             1                        368     
    218             1                        337     
    224             1                        339     
    225             1                        331     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        706       643        63    91.07%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iCNTRL --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                         I_term[8]           0           0                                0.00 
                                    I_term_p[8-13]           0           0                                0.00 
                              I_term_sign_ex[8-13]           0           0                                0.00 
                                       P_term[0-2]           0           0                                0.00 
                                     P_term_p[0-2]           0           0                                0.00 
                                        frwrd[0-4]           0           0                                0.00 
                                   frwrd_z_ex[0-4]           0           0                                0.00 
                                    frwrd_z_ex[10]           0           0                                0.00 
                                    integrator[14]           0           0                                0.00 
                                             rst_n           0           1                               50.00 

Total Node Count     =        353 
Toggled Node Count   =        321 
Untoggled Node Count =         32 

Toggle Coverage      =      91.07% (643 of 706 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/iMTR/LModulator
=== Design Unit: work.PWM11
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iMTR/LModulator

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
------------------------------------IF Branch------------------------------------
    17                                   8024810     Count coming in to IF
    17              1                          5     
    19              1                    8024805     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    34                                   8024807     Count coming in to IF
    34              1                          2     
    36              1                    8024805     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                   8024805     Count coming in to IF
    37              1                    5304437     
    39              1                    2720368     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iMTR/LModulator --

  File ../src/PWM11.sv
----------------Focused Condition View-------------------
Line       37 Item    1  (cnt < duty)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iMTR/LModulator --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
    15              1                    8024810     
    18              1                          5     
    20              1                    8024805     
    32              1                    8024807     
    35              1                          2     
    38              1                    5304437     
    40              1                    2720368     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         26        26         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iMTR/LModulator --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         13 
Toggled Node Count   =         13 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (26 of 26 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/iMTR/RModulator
=== Design Unit: work.PWM11
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iMTR/RModulator

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
------------------------------------IF Branch------------------------------------
    17                                   8024810     Count coming in to IF
    17              1                          5     
    19              1                    8024805     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    34                                   8024807     Count coming in to IF
    34              1                          2     
    36              1                    8024805     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                   8024805     Count coming in to IF
    37              1                    4460244     
    39              1                    3564561     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iMTR/RModulator --

  File ../src/PWM11.sv
----------------Focused Condition View-------------------
Line       37 Item    1  (cnt < duty)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iMTR/RModulator --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
    15              1                    8024810     
    18              1                          5     
    20              1                    8024805     
    32              1                    8024807     
    35              1                          2     
    38              1                    4460244     
    40              1                    3564561     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         26        26         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iMTR/RModulator --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         13 
Toggled Node Count   =         13 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (26 of 26 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/iMTR
=== Design Unit: work.MtrDrv
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iMTR --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/MtrDrv.sv
    15              1                        328     
    16              1                        320     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44        44         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iMTR --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         22 
Toggled Node Count   =         22 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (44 of 44 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/iIR/iDUTY
=== Design Unit: work.PWM3
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iIR/iDUTY

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
------------------------------------IF Branch------------------------------------
    142                                  8024810     Count coming in to IF
    142             1                          5     
    144             1                    8024805     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    154                                  2068924     Count coming in to IF
    154             1                          2     
    156             1                    1943482     
    158             1                      62720     
                                           62720     All False Count
Branch totals: 4 hits of 4 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iIR/iDUTY --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
    141             1                    8024810     
    143             1                          5     
    145             1                    8024805     
    148             1                    8025787     
    153             1                    2068924     
    155             1                          2     
    157             1                    1943482     
    159             1                      62720     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12        12         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iIR/iDUTY --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =          6 
Toggled Node Count   =          6 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (12 of 12 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/iIR
=== Design Unit: work.IR_intf
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        22        22         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iIR

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
------------------------------------IF Branch------------------------------------
    27                                   8024810     Count coming in to IF
    27              1                          5     
    29              1                    8024805     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    48                                       983     Count coming in to IF
    48              1                          2     
    50              1                        981     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                       985     Count coming in to IF
    57              1                          2     
    60              1                        490     
                                             493     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    69                                       983     Count coming in to IF
    69              1                          2     
    72              1                        490     
                                             491     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                    655370     Count coming in to IF
    82              1                          2     
    84              1                          8     
    86              1                     655355     
                                               5     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                       999     Count coming in to IF
    93              1                          2     
    96              1                        490     
                                             507     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    106                                      992     Count coming in to IF
    106             1                          2     
    108             1                        450     
                                             540     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                      980     Count coming in to IF
    113             1                        490     
    113             2                        490     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iIR --

  File ../src/IR_intf.sv
----------------Focused Condition View-------------------
Line       108 Item    1  (smpl_IRs_FF1 && blankover)
Condition totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      32        32         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iIR --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
    26              1                    8024810     
    28              1                          5     
    30              1                    8024805     
    33              1                    8024806     
    34              1                    8024806     
    35              1                     655361     
    47              1                        983     
    49              1                          2     
    51              1                        981     
    56              1                        985     
    58              1                          2     
    59              1                          2     
    61              1                        490     
    62              1                        490     
    68              1                        983     
    70              1                          2     
    71              1                          2     
    73              1                        490     
    74              1                        490     
    81              1                     655370     
    83              1                          2     
    85              1                          8     
    87              1                     655355     
    92              1                        999     
    94              1                          2     
    95              1                          2     
    97              1                        490     
    98              1                        490     
    105             1                        992     
    107             1                          2     
    109             1                        450     
    113             1                        981     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        110        92        18    83.63%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/iIR --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                             blanking_timer[17-22]           0           0                                0.00 
                                           duty[1]           0           0                                0.00 
                                             lftIR           0           0                                0.00 
                                         lftIR_FF1           0           0                                0.00 

Total Node Count     =         55 
Toggled Node Count   =         46 
Untoggled Node Count =          9 

Toggle Coverage      =      83.63% (92 of 110 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT/ICHRG
=== Design Unit: work.charge
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        39        37         2    94.87%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/ICHRG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/charge.sv
------------------------------------IF Branch------------------------------------
    37                                   8024810     Count coming in to IF
    37              1                          5     
    39              1                    5228591     
    41              1                    2796214     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    60                                   8024810     Count coming in to IF
    60              1                          5     
    62              1                    5230652     
    64              1                    2794153     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                   2796222     Count coming in to IF
    78              1                          2     
    80              1                    2796220     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    81                                   2796220     Count coming in to IF
    81              1                    1397987     
    83              1                    1398233     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    90                                        15     Count coming in to IF
    90              1                          2     
    92              1                         13     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    104                                  2796224     Count coming in to CASE
    107             1                          4     
    115             1                     559243     
    128             1                     559242     
    139             1                     559242     
    150             1                     838862     
    161             1                     279622     
    172             1                          9     
Branch totals: 7 hits of 7 branches = 100.00%

------------------------------------IF Branch------------------------------------
    110                                        4     Count coming in to IF
    110             1                          1     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    117                                   559243     Count coming in to IF
    117             1                          1     
    122             1                        262     
                                          558980     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    130                                   559242     Count coming in to IF
    130             1                          1     
    135             1                        350     
                                          558891     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    141                                   559242     Count coming in to IF
    141             1                          1     
    146             1                        441     
                                          558800     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    152                                   838862     Count coming in to IF
    152             1                          1     
    157             1                        788     
                                          838073     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    163                                   279622     Count coming in to IF
    163             1                          1     
    168             1                        220     
                                          279401     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    174                                        9     Count coming in to IF
    174             1                    ***0***     
    179             1                    ***0***     
                                               9     All False Count
Branch totals: 1 hit of 3 branches = 33.33%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      13        11         2    84.61%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/ICHRG --

  File ../src/charge.sv
----------------Focused Condition View-------------------
Line       81 Item    1  (freq_cnt < duty)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       117 Item    1  (clk_cntr >= 8388608)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       122 Item    1  (freq_cnt >= 31888)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       130 Item    1  (clk_cntr >= 8388608)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       135 Item    1  (freq_cnt >= 23900)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       141 Item    1  (clk_cntr >= 8388608)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       146 Item    1  (freq_cnt >= 18961)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       152 Item    1  (clk_cntr >= 12582912)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       157 Item    1  (freq_cnt >= 15944)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       163 Item    1  (clk_cntr >= 4194304)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       168 Item    1  (freq_cnt >= 18961)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       174 Item    1  (clk_cntr >= 12582912)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (clk_cntr >= 12582912)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  (clk_cntr >= 12582912)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 12582912)_1  -                             

----------------Focused Condition View-------------------
Line       179 Item    1  (freq_cnt >= 15944)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 15944)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (freq_cnt >= 15944)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 15944)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      53        49         4    92.45%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/ICHRG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/charge.sv
    36              1                    8024810     
    38              1                          5     
    40              1                    5228591     
    42              1                    2796214     
    59              1                    8024810     
    61              1                          5     
    63              1                    5230652     
    65              1                    2794153     
    77              1                    2796222     
    79              1                          2     
    82              1                    1397987     
    84              1                    1398233     
    89              1                         15     
    91              1                          2     
    93              1                         13     
    96              1                    2796224     
    99              1                    2796224     
    100             1                    2796224     
    101             1                    2796224     
    102             1                    2796224     
    108             1                          4     
    109             1                          4     
    111             1                          1     
    116             1                     559243     
    118             1                          1     
    119             1                          1     
    120             1                          1     
    123             1                        262     
    129             1                     559242     
    131             1                          1     
    132             1                          1     
    133             1                          1     
    136             1                        350     
    140             1                     559242     
    142             1                          1     
    143             1                          1     
    144             1                          1     
    147             1                        441     
    151             1                     838862     
    153             1                          1     
    154             1                          1     
    155             1                          1     
    158             1                        788     
    162             1                     279622     
    164             1                          1     
    165             1                          1     
    166             1                          1     
    169             1                        220     
    173             1                          9     
    175             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    180             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        220       127        93    57.72%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT/ICHRG --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                   clk_cntr[24-31]           0           0                                0.00 
                                           duty[0]           0           0                                0.00 
                                           duty[4]           0           0                                0.00 
                                           duty[8]           0           1                               50.00 
                                          duty[10]           0           1                               50.00 
                                       duty[14-31]           0           0                                0.00 
                                   freq_cnt[15-31]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                             rst_n           0           1                               50.00 
                                             state               ENUM type       Value       Count 

Total Node Count     =        117 
Toggled Node Count   =         69 
Untoggled Node Count =         48 

Toggle Coverage      =      57.72% (127 of 220 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iDUT
=== Design Unit: work.KnightsTour
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        250       169        81    67.60%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iDUT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                          cmd[8-9]           0           1                               50.00 
                                           cmd[10]           0           0                                0.00 
                                        cmd[11-13]           0           1                               50.00 
                                        cmd[14-15]           0           0                                0.00 
                                     cmd_UART[8-9]           0           1                               50.00 
                                      cmd_UART[10]           0           0                                0.00 
                                   cmd_UART[11-13]           0           1                               50.00 
                                   cmd_UART[14-15]           0           0                                0.00 
                                        frwrd[0-4]           0           0                                0.00 
                                             lftIR           0           0                                0.00 
                                         move[0-7]           0           0                                0.00 
                                      mv_indx[0-4]           0           0                                0.00 
                                         resp[0-7]           0           0                                0.00 
                                             rst_n           0           1                               50.00 
                                        start_tour           0           0                                0.00 
                                           tour_go           0           0                                0.00 

Total Node Count     =        125 
Toggled Node Count   =         79 
Untoggled Node Count =         46 

Toggle Coverage      =      67.60% (169 of 250 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iRMT/iU_RCOM/iTX
=== Design Unit: work.UART_tx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        28         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iRMT/iU_RCOM/iTX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
------------------------------------IF Branch------------------------------------
    33                                        92     Count coming in to IF
    33              1                          2     
    36              1                         90     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    37                                        90     Count coming in to CASE
    39              1                          4     
    41              1                         40     
                                              46     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                    104211     Count coming in to IF
    51              1                          2     
    53              1                     104209     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    54                                    104209     Count coming in to CASE
    56              1                         44     
    58              1                     104160     
                                               5     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    68                                        91     Count coming in to IF
    68              1                          2     
    70              1                         89     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    71                                        89     Count coming in to CASE
    73              1                          4     
    75              1                         40     
                                              45     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                        17     Count coming in to IF
    83              1                          2     
    85              1                          4     
    87              1                          4     
                                               7     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                        11     Count coming in to IF
    94              1                          2     
    96              1                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                       52     Count coming in to CASE
    108             1                          7     
    114             1                         44     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                        7     Count coming in to IF
    109             1                          4     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    115                                       44     Count coming in to IF
    115             1                          4     
    118             1                         40     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveE2FF/iRMT/iU_RCOM/iTX --

  File ../src/UART_tx.sv
----------------Focused Condition View-------------------
Line       115 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        30         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iRMT/iU_RCOM/iTX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
    28              1                     104202     
    31              1                         92     
    35              1                          2     
    39              1                          4     
    41              1                         40     
    49              1                     104211     
    52              1                          2     
    56              1                         44     
    58              1                     104160     
    66              1                         91     
    69              1                          2     
    73              1                          4     
    75              1                         40     
    81              1                         17     
    84              1                          2     
    86              1                          4     
    88              1                          4     
    92              1                         11     
    95              1                          2     
    97              1                          9     
    100             1                         52     
    102             1                         52     
    103             1                         52     
    104             1                         52     
    105             1                         52     
    110             1                          4     
    111             1                          4     
    116             1                          4     
    117             1                          4     
    119             1                         40     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         64        64         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iRMT/iU_RCOM/iTX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         34 
Toggled Node Count   =         34 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (64 of 64 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iRMT/iU_RCOM/iRX
=== Design Unit: work.UART_rx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        30        30         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iRMT/iU_RCOM/iRX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
------------------------------------IF Branch------------------------------------
    27                                        35     Count coming in to IF
    27              1                          2     
    30              1                         33     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                        59     Count coming in to IF
    46              1                          2     
    51              1                         20     
                                              37     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                     49503     Count coming in to IF
    61              1                          2     
    63              1                      49501     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                     49501     Count coming in to CASE
    67              1                         22     
    69              1                      49476     
                                               3     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                        22     Count coming in to IF
    67              2                          2     
    67              3                         20     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                        47     Count coming in to IF
    79              1                          2     
    81              1                         45     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    82                                        45     Count coming in to CASE
    84              1                          2     
    86              1                         20     
                                              23     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                        13     Count coming in to IF
    94              1                          2     
    96              1                          4     
    98              1                          2     
                                               5     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                        7     Count coming in to IF
    105             1                          2     
    107             1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                       42     Count coming in to CASE
    119             1                          5     
    127             1                         36     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    120                                        5     Count coming in to IF
    120             1                          2     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                       36     Count coming in to IF
    129             1                          2     
                                              34     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         3         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveE2FF/iRMT/iU_RCOM/iRX --

  File ../src/UART_rx.sv
----------------Focused Condition View-------------------
Line       96 Item    1  (start | clr_rdy)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       129 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        37         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iRMT/iU_RCOM/iRX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
    25              1                         35     
    28              1                          2     
    29              1                          2     
    31              1                         33     
    32              1                         33     
    37              1                         22     
    41              1                      49499     
    44              1                         59     
    48              1                          2     
    51              1                         20     
    59              1                      49503     
    62              1                          2     
    67              1                         22     
    69              1                      49476     
    77              1                         47     
    80              1                          2     
    84              1                          2     
    86              1                         20     
    92              1                         13     
    95              1                          2     
    97              1                          4     
    99              1                          2     
    103             1                          7     
    106             1                          2     
    108             1                          5     
    111             1                         42     
    113             1                         42     
    114             1                         42     
    115             1                         42     
    116             1                         42     
    121             1                          2     
    122             1                          2     
    123             1                          2     
    128             1                         36     
    130             1                          2     
    131             1                          2     
    132             1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        68         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iRMT/iU_RCOM/iRX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (68 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iRMT/iU_RCOM
=== Design Unit: work.UART
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iRMT/iU_RCOM --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iRMT
=== Design Unit: work.RemoteComm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        19         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iRMT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/RemoteComm.sv
------------------------------------IF Branch------------------------------------
    28                                         5     Count coming in to IF
    28              1                          2     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                         9     Count coming in to IF
    32              1                          7     
    32              2                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                        11     Count coming in to IF
    37              1                          2     
    39              1                          2     
    41              1                          2     
                                               5     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    50                                         9     Count coming in to IF
    50              1                          2     
    52              1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                        16     Count coming in to CASE
    66              1                          6     
    73              1                          4     
    81              1                          6     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                         6     Count coming in to IF
    67              1                          2     
                                               4     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                         4     Count coming in to IF
    75              1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                         6     Count coming in to IF
    82              1                          2     
                                               4     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        24         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iRMT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/RemoteComm.sv
    27              1                          5     
    28              1                          2     
    32              1                         10     
    35              1                         11     
    38              1                          2     
    40              1                          2     
    42              1                          2     
    46              1                         25     
    49              1                          9     
    51              1                          2     
    53              1                          7     
    56              1                         16     
    59              1                         16     
    60              1                         16     
    61              1                         16     
    62              1                         16     
    68              1                          2     
    69              1                          2     
    70              1                          2     
    74              1                          4     
    76              1                          2     
    77              1                          2     
    83              1                          2     
    84              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        52        16    76.47%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iRMT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        cmd_low[0]           0           0                                0.00 
                                        cmd_low[1]           0           1                               50.00 
                                      cmd_low[2-3]           0           0                                0.00 
                                      cmd_low[4-7]           0           1                               50.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 
                                        tx_data[1]           0           1                               50.00 
                                        tx_data[2]           0           0                                0.00 
                                      tx_data[4-5]           0           1                               50.00 

Total Node Count     =         37 
Toggled Node Count   =         25 
Untoggled Node Count =         12 

Toggle Coverage      =      76.47% (52 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iPHYS/iNEMO
=== Design Unit: work.SPI_iNEMO4
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        51        37        14    72.54%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS/iNEMO

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_iNEMO4.sv
------------------------------------IF Branch------------------------------------
    48                                    994781     Count coming in to IF
    48              1                          2     
    50              1                     994778     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                      9010     Count coming in to IF
    56              1                          1     
    58              1                        973     
    60              1                        973     
    62              1                       7063     
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    67                                     15567     Count coming in to IF
    67              1                          2     
    69              1                      15565     
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    73                                     15569     Count coming in to IF
    73              1                        973     
    75              1                      14596     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                        11     Count coming in to IF
    79              1                          1     
    81              1                          3     
    83              1                          3     
                                               4     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    91                                       974     Count coming in to IF
    91              1                          3     
                                             971     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    99                                    994781     Count coming in to IF
    99              1                          2     
    101             1                       1940     
    103             1                        485     
                                          992354     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                    15570     Count coming in to IF
    109             1                          2     
    111             1                      15568     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    129                                    21417     Count coming in to CASE
    130             1                       6340     
    136             1                       7784     
    145             1                       7292     
                                               1     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    131                                     6340     Count coming in to IF
    131             1                       1946     
                                            4394     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    138                                     7784     Count coming in to IF
    138             1                        973     
    142             1                       6811     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    148                                     7292     Count coming in to IF
    148             1                       1454     
    151             1                       5838     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    173                                      973     Count coming in to IF
    173             1                        970     
    190             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    174                                      970     Count coming in to CASE
    175             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    178             1                    ***0***     
    179             1                        485     
    180             1                        485     
    181             1                    ***0***     
    182             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
    185             1                    ***0***     
    186             1                    ***0***     
    187             1                    ***0***     
    188             1                    ***0***     
Branch totals: 2 hits of 14 branches = 14.28%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS/iNEMO --

  File ../src/SPI_iNEMO4.sv
----------------Focused Condition View-------------------
Line       138 Item    1  (bit_cnt == 7)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       148 Item    1  (bit_cnt == 14)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      83        59        24    71.08%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS/iNEMO --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_iNEMO4.sv
    47              1                     994781     
    49              1                          2     
    51              1                     994778     
    55              1                       9010     
    57              1                          1     
    59              1                        973     
    61              1                        973     
    63              1                       7063     
    66              1                      15567     
    68              1                          2     
    70              1                      15565     
    72              1                      15569     
    74              1                        973     
    76              1                      14596     
    78              1                         11     
    80              1                          1     
    82              1                          3     
    84              1                          3     
    90              1                        974     
    92              1                          3     
    98              1                     994781     
    100             1                          2     
    102             1                       1940     
    104             1                        485     
    108             1                      15570     
    110             1                          2     
    112             1                      15568     
    117             1                      21417     
    122             1                      21417     
    123             1                      21417     
    124             1                      21417     
    125             1                      21417     
    126             1                      21417     
    127             1                      21417     
    132             1                       1946     
    133             1                       1946     
    137             1                       7784     
    139             1                        973     
    140             1                        973     
    141             1                        973     
    143             1                       6811     
    146             1                       7292     
    147             1                       7292     
    149             1                       1454     
    150             1                       1454     
    152             1                       5838     
    162             1                          1     
    163             1                          1     
    165             1                       4096     
    165             2                       4096     
    166             1                          1     
    170             1                    2006203     
    170             2                    2006202     
    175             1                    ***0***     
    175             2                    ***0***     
    176             1                    ***0***     
    176             2                    ***0***     
    177             1                    ***0***     
    177             2                    ***0***     
    178             1                    ***0***     
    178             2                    ***0***     
    179             1                        485     
    179             2                        485     
    180             1                        485     
    180             2                        485     
    181             1                    ***0***     
    181             2                    ***0***     
    182             1                    ***0***     
    182             2                    ***0***     
    183             1                    ***0***     
    183             2                    ***0***     
    184             1                    ***0***     
    184             2                    ***0***     
    185             1                    ***0***     
    185             2                    ***0***     
    186             1                    ***0***     
    186             2                    ***0***     
    187             1                    ***0***     
    187             2                    ***0***     
    188             1                    ***0***     
    188             2                    ***0***     
    191             1                          3     
    195             1                          4     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        136       116        20    85.29%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS/iNEMO --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        NEMO_setup           0           0                                0.00 
                                             POR_n           0           1                               50.00 
                                            nstate               ENUM type       Value       Count 
                                                                      DATA           0        0.00 
                                  shft_reg_tx[0-7]           0           0                                0.00 
                                             state               ENUM type       Value       Count 

Total Node Count     =         71 
Toggled Node Count   =         60 
Untoggled Node Count =         11 

Toggle Coverage      =      85.29% (116 of 136 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iPHYS/iMTRL1
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS/iMTRL1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                  8024809     Count coming in to IF
    272             1                          2     
    274             1                       3918     
    276             1                    5304436     
                                         2716453     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                  8024810     Count coming in to IF
    283             1                          3     
    285             1                    8024807     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                  8024809     Count coming in to IF
    292             1                          2     
    294             1                       3918     
                                         8020889     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                  8024809     Count coming in to IF
    301             1                          2     
    303             1                    8024807     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS/iMTRL1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                    8024809     
    273             1                          2     
    275             1                       3918     
    277             1                    5304436     
    282             1                    8024810     
    284             1                          3     
    286             1                    8024807     
    291             1                    8024809     
    293             1                          2     
    295             1                       3918     
    300             1                    8024809     
    302             1                          2     
    304             1                    8024807     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        68         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS/iMTRL1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         34 
Toggled Node Count   =         34 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (68 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iPHYS/iMTRL2
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS/iMTRL2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                  8024809     Count coming in to IF
    272             1                          2     
    274             1                       3918     
    276             1                    2716453     
                                         5304436     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                  8024810     Count coming in to IF
    283             1                          3     
    285             1                    8024807     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                  8024809     Count coming in to IF
    292             1                          2     
    294             1                       3918     
                                         8020889     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                  8024809     Count coming in to IF
    301             1                          2     
    303             1                    8024807     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS/iMTRL2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                    8024809     
    273             1                          2     
    275             1                       3918     
    277             1                    2716453     
    282             1                    8024810     
    284             1                          3     
    286             1                    8024807     
    291             1                    8024809     
    293             1                          2     
    295             1                       3918     
    300             1                    8024809     
    302             1                          2     
    304             1                    8024807     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        68         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS/iMTRL2 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         34 
Toggled Node Count   =         34 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (68 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iPHYS/iMTRR1
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS/iMTRR1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                  8024809     Count coming in to IF
    272             1                          2     
    274             1                       3918     
    276             1                    4460210     
                                         3560679     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                  8024810     Count coming in to IF
    283             1                          3     
    285             1                    8024807     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                  8024809     Count coming in to IF
    292             1                          2     
    294             1                       3918     
                                         8020889     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                  8024809     Count coming in to IF
    301             1                          2     
    303             1                    8024807     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS/iMTRR1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                    8024809     
    273             1                          2     
    275             1                       3918     
    277             1                    4460210     
    282             1                    8024810     
    284             1                          3     
    286             1                    8024807     
    291             1                    8024809     
    293             1                          2     
    295             1                       3918     
    300             1                    8024809     
    302             1                          2     
    304             1                    8024807     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        68         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS/iMTRR1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         34 
Toggled Node Count   =         34 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (68 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iPHYS/iMTRR2
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS/iMTRR2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                  8024809     Count coming in to IF
    272             1                          2     
    274             1                       3918     
    276             1                    3560679     
                                         4460210     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                  8024810     Count coming in to IF
    283             1                          3     
    285             1                    8024807     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                  8024809     Count coming in to IF
    292             1                          2     
    294             1                       3918     
                                         8020889     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                  8024809     Count coming in to IF
    301             1                          2     
    303             1                    8024807     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS/iMTRR2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                    8024809     
    273             1                          2     
    275             1                       3918     
    277             1                    3560679     
    282             1                    8024810     
    284             1                          3     
    286             1                    8024807     
    291             1                    8024809     
    293             1                          2     
    295             1                       3918     
    300             1                    8024809     
    302             1                          2     
    304             1                    8024807     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        68         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS/iMTRR2 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         34 
Toggled Node Count   =         34 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (68 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF/iPHYS
=== Design Unit: work.KnightPhysics
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        97        28        69    28.86%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    71                                      3918     Count coming in to IF
    71              1                       1517     
    167             1                       2401     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    72                                      1517     Count coming in to CASE
    73              1                    ***0***     
    91              1                       1517     
    109             1                    ***0***     
    123             1                    ***0***     
    137             1                    ***0***     
    151             1                    ***0***     
    165             1                    ***0***     
Branch totals: 1 hit of 7 branches = 14.28%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
    79              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    77                                   ***0***     Count coming in to IF
    77              1                    ***0***     
    78              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    78                                   ***0***     Count coming in to IF
    78              2                    ***0***     
    78              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    80                                   ***0***     Count coming in to IF
    80              1                    ***0***     
    81              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    81                                   ***0***     Count coming in to IF
    81              2                    ***0***     
    81              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    82                                   ***0***     Count coming in to IF
    82              1                    ***0***     
    84              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    86                                   ***0***     Count coming in to IF
    86              1                    ***0***     
    88              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    93                                      1517     Count coming in to IF
    93              1                       1230     
                                             287     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                      1230     Count coming in to IF
    94              1                       1063     
    97              1                        167     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    95                                      1063     Count coming in to IF
    95              1                        982     
    96              1                         81     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                        81     Count coming in to IF
    96              2                    ***0***     
    96              3                         81     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    98                                       167     Count coming in to IF
    98              1                        166     
    99              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    99                                         1     Count coming in to IF
    99              2                          1     
    99              3                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    100                                     1517     Count coming in to IF
    100             1                    ***0***     
    102             1                       1517     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    104                                     1517     Count coming in to IF
    104             1                         82     
    106             1                       1435     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    112                                  ***0***     Count coming in to IF
    112             1                    ***0***     
    113             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    113                                  ***0***     Count coming in to IF
    113             2                    ***0***     
    113             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    114                                  ***0***     Count coming in to IF
    114             1                    ***0***     
    116             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    118                                  ***0***     Count coming in to IF
    118             1                    ***0***     
    120             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    126                                  ***0***     Count coming in to IF
    126             1                    ***0***     
    127             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127             2                    ***0***     
    127             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                  ***0***     Count coming in to IF
    128             1                    ***0***     
    130             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    132                                  ***0***     Count coming in to IF
    132             1                    ***0***     
    134             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    139                                  ***0***     Count coming in to IF
    139             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    140                                  ***0***     Count coming in to IF
    140             1                    ***0***     
    141             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141             2                    ***0***     
    141             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    142                                  ***0***     Count coming in to IF
    142             1                    ***0***     
    144             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    146                                  ***0***     Count coming in to IF
    146             1                    ***0***     
    148             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    153                                  ***0***     Count coming in to IF
    153             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    154                                  ***0***     Count coming in to IF
    154             1                    ***0***     
    155             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155             2                    ***0***     
    155             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    156                                  ***0***     Count coming in to IF
    156             1                    ***0***     
    158             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160             1                    ***0***     
    162             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    174                                     3918     Count coming in to IF
    174             1                         74     
    176             1                    ***0***     
    178             1                       3844     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    205                                     7836     Count coming in to IF
    205             1                       6641     
    205             2                       1195     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    207                                     7836     Count coming in to IF
    207             1                       6641     
    207             2                       1195     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    209                                     7836     Count coming in to IF
    209             1                    ***0***     
    210             1                       7836     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    210                                     7836     Count coming in to IF
    210             2                    ***0***     
    211             1                       7836     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    220                                     7836     Count coming in to IF
    220             1                       6710     
    228             1                       1126     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    222                                     6710     Count coming in to IF
    222             1                         32     
    224             1                    ***0***     
    226             1                       6678     
Branch totals: 2 hits of 3 branches = 66.66%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      68        16        52    23.52%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS --

  File ../src/KnightPhysics.sv
----------------Focused Condition View-------------------
Line       71 Item    1  ((omega_lft > 1000) && (omega_rght > 1000))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       75 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       76 Item    1  (heading_robot[19:8] < 1023)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (heading_robot[19:8] < 1023)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:    ***0***  (heading_robot[19:8] < 1023)_0  -                             
  Row   2:    ***0***  (heading_robot[19:8] < 1023)_1  -                             

----------------Focused Condition View-------------------
Line       77 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       80 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       82 Item    1  ((yy[11:0] > 2240) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] > 2240)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] > 2240)_0    -                             
  Row   2:    ***0***  (yy[11:0] > 2240)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] > 2240)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] > 2240)             

----------------Focused Condition View-------------------
Line       86 Item    1  ((yy[11:0] < 1856) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] < 1856)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] < 1856)_0    -                             
  Row   2:    ***0***  (yy[11:0] < 1856)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] < 1856)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] < 1856)             

----------------Focused Condition View-------------------
Line       93 Item    1  (omega_sum > 22000)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       94 Item    1  (heading_robot[19:8] < 3071)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       95 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  '_0' not hit             Hit '_0'
    rghtIR_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:          1  lftIR_n_1             rghtIR_n                      
  Row   3:          1  rghtIR_n_0            lftIR_n                       
  Row   4:          1  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       98 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  '_0' not hit             Hit '_0'
    rghtIR_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:          1  lftIR_n_1             rghtIR_n                      
  Row   3:          1  rghtIR_n_0            lftIR_n                       
  Row   4:          1  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       100 Item    1  ((yy[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] > 2288)         N  '_1' not hit             Hit '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (yy[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (yy[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       104 Item    1  ((yy[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 1 of 2 input terms covered = 50.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] < 1808)         Y
  (omega_sum > 22000)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (yy[11:0] < 1808)_0    -                             
  Row   2:          1  (yy[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] < 1808)             
  Row   4:          1  (omega_sum > 22000)_1  (yy[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       111 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       112 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       114 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       118 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       125 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       126 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       128 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       132 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       139 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       140 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       142 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       146 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       153 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       154 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       156 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       160 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       174 Item    1  (((xx[11:0] > 992) && (xx[11:0] < 1120)) || ((xx[11:0] > 2976) && (xx[11:0] < 3104)))
Condition totals: 4 of 4 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       176 Item    1  (((yy[11:0] > 992) && (yy[11:0] < 1120)) || ((yy[11:0] > 2976) && (yy[11:0] < 3104)))
Condition totals: 0 of 4 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
   (yy[11:0] > 992)         N  No hits                  Hit '_0' and '_1'
  (yy[11:0] < 1120)         N  '_1' not hit             Hit '_1'
  (yy[11:0] > 2976)         N  '_1' not hit             Hit '_1'
  (yy[11:0] < 3104)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (yy[11:0] > 992)_0    ~((yy[11:0] > 2976) && (yy[11:0] < 3104))
  Row   2:    ***0***  (yy[11:0] > 992)_1    (yy[11:0] < 1120)             
  Row   3:          1  (yy[11:0] < 1120)_0   (~((yy[11:0] > 2976) && (yy[11:0] < 3104)) && (yy[11:0] > 992))
  Row   4:    ***0***  (yy[11:0] < 1120)_1   (yy[11:0] > 992)              
  Row   5:          1  (yy[11:0] > 2976)_0   ~((yy[11:0] > 992) && (yy[11:0] < 1120))
  Row   6:    ***0***  (yy[11:0] > 2976)_1   (~((yy[11:0] > 992) && (yy[11:0] < 1120)) && (yy[11:0] < 3104))
  Row   7:    ***0***  (yy[11:0] < 3104)_0   (~((yy[11:0] > 992) && (yy[11:0] < 1120)) && (yy[11:0] > 2976))
  Row   8:    ***0***  (yy[11:0] < 3104)_1   (~((yy[11:0] > 992) && (yy[11:0] < 1120)) && (yy[11:0] > 2976))

----------------Focused Condition View-------------------
Line       205 Item    1  (duty1 > duty2)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       207 Item    1  (duty1 > duty2)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       209 Item    1  (alpha14bit[13] & ~alpha14bit[12])
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  alpha14bit[13]         N  '_1' not hit             Hit '_1'
  alpha14bit[12]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  alpha14bit[13]_0      ~alpha14bit[12]               
  Row   2:    ***0***  alpha14bit[13]_1      ~alpha14bit[12]               
  Row   3:    ***0***  alpha14bit[12]_0      alpha14bit[13]                
  Row   4:          1  alpha14bit[12]_1      alpha14bit[13]                

----------------Focused Condition View-------------------
Line       210 Item    1  (~alpha14bit[13] & alpha14bit[12])
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  alpha14bit[13]         N  '_0' not hit             Hit '_0'
  alpha14bit[12]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  alpha14bit[13]_0      alpha14bit[12]                
  Row   2:          1  alpha14bit[13]_1      alpha14bit[12]                
  Row   3:          1  alpha14bit[12]_0      ~alpha14bit[13]               
  Row   4:    ***0***  alpha14bit[12]_1      ~alpha14bit[13]               

----------------Focused Condition View-------------------
Line       220 Item    1  ((torque > 32) || (torque < -32))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       222 Item    1  (intermediate > 32700)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       224 Item    1  (intermediate < -32700)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (intermediate < -32700)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (intermediate < -32700)_0  -                             
  Row   2:    ***0***  (intermediate < -32700)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      75        39        36    52.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    58              1                       3918     
    59              1                       3918     
    60              1                       3918     
    61              1                       3918     
    62              1                       3918     
    63              1                       3918     
    64              1                       3918     
    65              1                       3918     
    66              1                       3918     
    67              1                       3918     
    74              1                    ***0***     
    77              1                    ***0***     
    80              1                    ***0***     
    83              1                    ***0***     
    85              1                    ***0***     
    87              1                    ***0***     
    89              1                    ***0***     
    92              1                       1517     
    95              1                       1063     
    98              1                        167     
    101             1                    ***0***     
    103             1                       1517     
    105             1                         82     
    107             1                       1435     
    110             1                    ***0***     
    112             1                    ***0***     
    115             1                    ***0***     
    117             1                    ***0***     
    119             1                    ***0***     
    121             1                    ***0***     
    124             1                    ***0***     
    126             1                    ***0***     
    129             1                    ***0***     
    131             1                    ***0***     
    133             1                    ***0***     
    135             1                    ***0***     
    138             1                    ***0***     
    140             1                    ***0***     
    143             1                    ***0***     
    145             1                    ***0***     
    147             1                    ***0***     
    149             1                    ***0***     
    152             1                    ***0***     
    154             1                    ***0***     
    157             1                    ***0***     
    159             1                    ***0***     
    161             1                    ***0***     
    163             1                    ***0***     
    165             1                    ***0***     
    168             1                       2401     
    169             1                       2401     
    175             1                         74     
    177             1                    ***0***     
    179             1                       3844     
    184             1                          1     
    185             1                          1     
    186             1                          1     
    187             1                          1     
    188             1                          1     
    189             1                          1     
    190             1                          1     
    191             1                          1     
    205             1                       7836     
    206             1                       7836     
    207             1                       7836     
    208             1                       7836     
    209             1                       7836     
    221             1                       6710     
    223             1                         32     
    225             1                    ***0***     
    227             1                       6678     
    229             1                       1126     
    234             1                    ***0***     
    239             1                       3918     
    245             1                       3918     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        424       407        17    95.99%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF/iPHYS --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                 heading_robot[19]           0           1                               50.00 
                                           lftIR_n           0           0                                0.00 
                                     omega_lft[15]           0           0                                0.00 
                                            xx[13]           1           0                               50.00 
                                            xx[14]           0           1                               50.00 
                                          yy[8-10]           0           1                               50.00 
                                            yy[11]           1           0                               50.00 
                                         yy[12-14]           0           0                                0.00 

Total Node Count     =        212 
Toggled Node Count   =        200 
Untoggled Node Count =         12 

Toggle Coverage      =      95.99% (407 of 424 bins)

=================================================================================
=== Instance: /KnightsTour_tb_moveE2FF
=== Design Unit: work.KnightsTour_tb_moveE2FF
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         3         3    50.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_moveE2FF

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../testbench/knight_tests/KnightsTour_tb_moveE2FF.sv
------------------------------------IF Branch------------------------------------
    59                                         1     Count coming in to IF
    59              1                          1     
    61              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    171                                        1     Count coming in to IF
    171             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    175                                        1     Count coming in to IF
    175             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     118       108        10    91.52%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_moveE2FF --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../testbench/knight_tests/KnightsTour_tb_moveE2FF.sv
    58              1                          1     
    60              1                          1     
    62              1                    ***0***     
    63              1                    ***0***     
    69              1                          1     
    70              1                          1     
    73              1                          1     
    74              1                          1     
    75              1                          1     
    76              1                          1     
    77              1                          1     
    80              1                          1     
    81              1                          1     
    82              1                    ***0***     
    83              1                    ***0***     
    88              1                          1     
    89              1                          1     
    90              1                          1     
    92              1                          1     
    93              1                          1     
    95              1                          1     
    96              1                          1     
    98              1                          1     
    99              1                          1     
    102             1                          1     
    103             1                          1     
    104             1                    ***0***     
    105             1                    ***0***     
    110             1                          1     
    111             1                          1     
    112             1                          1     
    113             1                          1     
    114             1                          1     
    115             1                          1     
    117             1                          1     
    119             1                          1     
    121             1                         10     
    121             2                         10     
    123             1                          1     
    124             1                          1     
    126             1                          1     
    128             1                          1     
    130             1                          1     
    132             1                          1     
    134             1                          1     
    136             1                     700000     
    136             2                     700000     
    137             1                          1     
    140             1                          1     
    142             1                          1     
    143             1                          1     
    144             1                        100     
    144             2                        100     
    145             1                          1     
    147             1                          1     
    149             1                          1     
    150             1                          1     
    151             1                          1     
    152             1                          1     
    153             1                          1     
    154             1                          1     
    155             1                          1     
    157             1                          1     
    158             1                          1     
    160             1                          1     
    161             1                          1     
    162             1                          1     
    163             1                          1     
    164             1                          1     
    166             1                       3000     
    166             2                       3000     
    167             1                          1     
    169             1                          1     
    172             1                          1     
    173             1                          1     
    176             1                          1     
    177             1                          1     
    179             1                          1     
    182             1                          1     
    183             1                          1     
    184             1                    ***0***     
    185             1                    ***0***     
    190             1                          1     
    191             1                          1     
    193             1                          1     
    195             1                          1     
    196             1                         10     
    196             2                         10     
    197             1                          1     
    199             1                          1     
    201             1                          1     
    202             1                         10     
    202             2                         10     
    203             1                          1     
    205             1                          1     
    207             1                          1     
    208             1                         10     
    208             2                         10     
    209             1                          1     
    211             1                          1     
    213             1                          1     
    214             1                         10     
    214             2                         10     
    215             1                          1     
    217             1                          1     
    219             1                          1     
    220             1                         10     
    220             2                         10     
    221             1                          1     
    223             1                          1     
    225             1                          1     
    228             1                          1     
    229             1                          1     
    230             1                    ***0***     
    231             1                    ***0***     
    235             1                          1     
    240             1                   16049618     
    240             2                   16049617     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        222        72       150    32.43%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_moveE2FF --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             RST_n           0           1                               50.00 
                                            cmd[0]           0           0                                0.00 
                                            cmd[1]           0           1                               50.00 
                                          cmd[2-3]           0           0                                0.00 
                                          cmd[4-9]           0           1                               50.00 
                                           cmd[10]           0           0                                0.00 
                                        cmd[11-13]           0           1                               50.00 
                                        cmd[14-15]           0           0                                0.00 
                           error_val_to_compare[0]           0           1                               50.00 
                         error_val_to_compare[1-9]           0           0                                0.00 
                          error_val_to_compare[10]           0           1                               50.00 
                       error_val_to_compare[11-31]           0           0                                0.00 
                                           lftIR_n           0           0                                0.00 
                                  output_file[0-1]           0           1                               50.00 
                                 output_file[2-30]           0           0                                0.00 
                                   output_file[31]           0           1                               50.00 
                                         test_fail           0           0                                0.00 

Total Node Count     =        111 
Toggled Node Count   =         28 
Untoggled Node Count =         83 

Toggle Coverage      =      32.43% (72 of 222 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/iRST
=== Design Unit: work.reset_synch
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iRST

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/reset_synch.sv
------------------------------------IF Branch------------------------------------
    12                                         4     Count coming in to IF
    12              1                          2     
    16              1                          2     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iRST --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/reset_synch.sv
    11              1                          4     
    13              1                          2     
    14              1                          2     
    17              1                          2     
    18              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iRST --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               FF1           0           1                               50.00 
                                               FF2           0           1                               50.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/iWRAP/iU_UWRP/iTX
=== Design Unit: work.UART_tx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        28         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iWRAP/iU_UWRP/iTX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
------------------------------------IF Branch------------------------------------
    33                                        25     Count coming in to IF
    33              1                          2     
    36              1                         23     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    37                                        23     Count coming in to CASE
    39              1                          1     
    41              1                         10     
                                              12     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                     26055     Count coming in to IF
    51              1                          2     
    53              1                      26053     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    54                                     26053     Count coming in to CASE
    56              1                         11     
    58              1                      26040     
                                               2     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    68                                        25     Count coming in to IF
    68              1                          2     
    70              1                         23     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    71                                        23     Count coming in to CASE
    73              1                          1     
    75              1                         10     
                                              12     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                         7     Count coming in to IF
    83              1                          2     
    85              1                          1     
    87              1                          1     
                                               3     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                         5     Count coming in to IF
    94              1                          2     
    96              1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                       17     Count coming in to CASE
    108             1                          3     
    114             1                         12     
                                               2     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                        3     Count coming in to IF
    109             1                          1     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    115                                       12     Count coming in to IF
    115             1                          1     
    118             1                         11     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iWRAP/iU_UWRP/iTX --

  File ../src/UART_tx.sv
----------------Focused Condition View-------------------
Line       115 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        30         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iWRAP/iU_UWRP/iTX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
    28              1                      26052     
    31              1                         25     
    35              1                          2     
    39              1                          1     
    41              1                         10     
    49              1                      26055     
    52              1                          2     
    56              1                         11     
    58              1                      26040     
    66              1                         25     
    69              1                          2     
    73              1                          1     
    75              1                         10     
    81              1                          7     
    84              1                          2     
    86              1                          1     
    88              1                          1     
    92              1                          5     
    95              1                          2     
    97              1                          3     
    100             1                         17     
    102             1                         17     
    103             1                         17     
    104             1                         17     
    105             1                         17     
    110             1                          1     
    111             1                          1     
    116             1                          1     
    117             1                          1     
    119             1                         11     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         64        60         4    93.75%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iWRAP/iU_UWRP/iTX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        bit_cnt[3]           0           1                               50.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 
                                           tx_done           0           1                               50.00 
                                   tx_shift_reg[8]           0           0                                0.00 

Total Node Count     =         34 
Toggled Node Count   =         31 
Untoggled Node Count =          3 

Toggle Coverage      =      93.75% (60 of 64 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/iWRAP/iU_UWRP/iRX
=== Design Unit: work.UART_rx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        30        30         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iWRAP/iU_UWRP/iRX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
------------------------------------IF Branch------------------------------------
    27                                        31     Count coming in to IF
    27              1                          2     
    30              1                         29     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                        97     Count coming in to IF
    46              1                          2     
    51              1                         40     
                                              55     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                     99003     Count coming in to IF
    61              1                          2     
    63              1                      99001     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                     99001     Count coming in to CASE
    67              1                         44     
    69              1                      98952     
                                               5     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                        44     Count coming in to IF
    67              2                          4     
    67              3                         40     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                        91     Count coming in to IF
    79              1                          2     
    81              1                         89     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    82                                        89     Count coming in to CASE
    84              1                          4     
    86              1                         40     
                                              45     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                        23     Count coming in to IF
    94              1                          2     
    96              1                          8     
    98              1                          4     
                                               9     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                       11     Count coming in to IF
    105             1                          2     
    107             1                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                       64     Count coming in to CASE
    119             1                          9     
    127             1                         54     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    120                                        9     Count coming in to IF
    120             1                          4     
                                               5     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                       54     Count coming in to IF
    129             1                          4     
                                              50     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         3         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iWRAP/iU_UWRP/iRX --

  File ../src/UART_rx.sv
----------------Focused Condition View-------------------
Line       96 Item    1  (start | clr_rdy)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       129 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        37         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iWRAP/iU_UWRP/iRX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
    25              1                         31     
    28              1                          2     
    29              1                          2     
    31              1                         29     
    32              1                         29     
    37              1                         42     
    41              1                      98997     
    44              1                         97     
    48              1                          2     
    51              1                         40     
    59              1                      99003     
    62              1                          2     
    67              1                         44     
    69              1                      98952     
    77              1                         91     
    80              1                          2     
    84              1                          4     
    86              1                         40     
    92              1                         23     
    95              1                          2     
    97              1                          8     
    99              1                          4     
    103             1                         11     
    106             1                          2     
    108             1                          9     
    111             1                         64     
    113             1                         64     
    114             1                         64     
    115             1                         64     
    116             1                         64     
    121             1                          4     
    122             1                          4     
    123             1                          4     
    128             1                         54     
    130             1                          4     
    131             1                          4     
    132             1                          4     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        68         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iWRAP/iU_UWRP/iRX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (68 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/iWRAP/iU_UWRP
=== Design Unit: work.UART
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         18        18         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iWRAP/iU_UWRP --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =          9 
Toggled Node Count   =          9 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (18 of 18 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/iWRAP
=== Design Unit: work.UART_wrapper
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        16         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iWRAP

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_wrapper.sv
------------------------------------IF Branch------------------------------------
    38                                        44     Count coming in to IF
    38              1                          2     
    40              1                          2     
                                              40     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    47                                        13     Count coming in to IF
    47              1                          2     
    49              1                          2     
    51              1                          4     
                                               5     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                         7     Count coming in to IF
    58              1                          2     
    60              1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    72                                        10     Count coming in to CASE
    73              1                          5     
    82              1                          4     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                         5     Count coming in to IF
    75              1                          2     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                         4     Count coming in to IF
    84              1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iWRAP --

  File ../src/UART_wrapper.sv
----------------Focused Condition View-------------------
Line       51 Item    1  (clr_cmd_rdy | rx_rdy)
Condition totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        22         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iWRAP --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_wrapper.sv
    33              1                         41     
    36              1                         44     
    39              1                          2     
    41              1                          2     
    45              1                         13     
    48              1                          2     
    50              1                          2     
    52              1                          4     
    56              1                          7     
    59              1                          2     
    61              1                          5     
    65              1                         10     
    67              1                         10     
    68              1                         10     
    69              1                         10     
    70              1                         10     
    76              1                          2     
    77              1                          2     
    78              1                          2     
    85              1                          2     
    86              1                          2     
    87              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         46        31        15    67.39%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iWRAP --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                cmd_data_high[0-5]           0           0                                0.00 
                                  cmd_data_high[6]           0           1                               50.00 
                                  cmd_data_high[7]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         25 
Toggled Node Count   =         17 
Untoggled Node Count =          8 

Toggle Coverage      =      67.39% (31 of 46 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/iCMD
=== Design Unit: work.cmd_proc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        48        25        23    52.08%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iCMD

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/cmd_proc.sv
------------------------------------IF Branch------------------------------------
    47                                         3     Count coming in to IF
    47              1                          2     
    49              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                         3     Count coming in to IF
    56              1                          2     
    58              1                    ***0***     
    60              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    65                                        25     Count coming in to IF
    65              1                          2     
    67              1                    ***0***     
                                              23     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    93                                        41     Count coming in to IF
    93              1                          2     
    95              1                    ***0***     
    97              1                         19     
                                              20     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    98                                        19     Count coming in to IF
    98              1                    ***0***     
    100             1                    ***0***     
                                              19     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    113                                        1     Count coming in to IF
    113             1                    ***0***     
    114             1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    114                                        1     Count coming in to IF
    114             2                    ***0***     
    115             1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                       41     Count coming in to IF
    125             1                          2     
    127             1                    ***0***     
                                              39     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    128                                  ***0***     Count coming in to IF
    128             1                    ***0***     
    130             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    146                                        7     Count coming in to IF
    146             1                          2     
    148             1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    166                                       16     Count coming in to CASE
    169             1                         11     
    200             1                          4     
    207             1                    ***0***     
    216             1                    ***0***     
    225             1                    ***0***     
    236             1                          1     
Branch totals: 3 hits of 6 branches = 50.00%

------------------------------------IF Branch------------------------------------
    170                                       11     Count coming in to IF
    170             1                          2     
                                               9     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    173                                        2     Count coming in to CASE
    174             1                          1     
    179             1                    ***0***     
    185             1                    ***0***     
    191             1                          1     
    194             1                    ***0***     
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    201                                        4     Count coming in to IF
    201             1                          1     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    209                                  ***0***     Count coming in to IF
    209             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    219                                  ***0***     Count coming in to IF
    219             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    228                                  ***0***     Count coming in to IF
    228             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         0         6     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iCMD --

  File ../src/cmd_proc.sv
----------------Focused Condition View-------------------
Line       98 Item    1  (inc_frwrd & ~&frwrd[9:8])
Condition totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
     inc_frwrd         N  '_1' not hit             Hit '_1'
  ~&frwrd[9:8]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  inc_frwrd_0           ~&frwrd[9:8]                  
  Row   2:    ***0***  inc_frwrd_1           ~&frwrd[9:8]                  
  Row   3:    ***0***  ~&frwrd[9:8]_0        inc_frwrd                     
  Row   4:    ***0***  ~&frwrd[9:8]_1        inc_frwrd                     

----------------Focused Condition View-------------------
Line       100 Item    1  (dec_frwrd & |frwrd)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   dec_frwrd         N  No hits                  Hit '_0' and '_1'
      |frwrd         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  dec_frwrd_0           |frwrd                        
  Row   2:    ***0***  dec_frwrd_1           |frwrd                        
  Row   3:    ***0***  |frwrd_0              dec_frwrd                     
  Row   4:    ***0***  |frwrd_1              dec_frwrd                     

----------------Focused Condition View-------------------
Line       209 Item    1  ((error > -48) && (error < 48))
Condition totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (error > -48)         N  No hits                  Hit '_0' and '_1'
   (error < 48)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (error > -48)_0       -                             
  Row   2:    ***0***  (error > -48)_1       (error < 48)                  
  Row   3:    ***0***  (error < 48)_0        (error > -48)                 
  Row   4:    ***0***  (error < 48)_1        (error > -48)                 


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      70        41        29    58.57%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iCMD --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/cmd_proc.sv
    36              1                         41     
    37              1                         41     
    38              1                         41     
    46              1                          3     
    48              1                          2     
    50              1                          1     
    55              1                          3     
    57              1                          2     
    59              1                    ***0***     
    61              1                    ***0***     
    64              1                         25     
    66              1                          2     
    68              1                    ***0***     
    71              1                          2     
    92              1                         41     
    94              1                          2     
    96              1                    ***0***     
    99              1                    ***0***     
    101             1                    ***0***     
    113             1                          2     
    124             1                         41     
    126             1                          2     
    129             1                    ***0***     
    131             1                    ***0***     
    134             1                          6     
    145             1                          7     
    147             1                          2     
    149             1                          5     
    152             1                         16     
    154             1                         16     
    155             1                         16     
    156             1                         16     
    157             1                         16     
    158             1                         16     
    159             1                         16     
    160             1                         16     
    161             1                         16     
    162             1                         16     
    163             1                         16     
    164             1                         16     
    171             1                          2     
    175             1                          1     
    176             1                          1     
    180             1                    ***0***     
    181             1                    ***0***     
    182             1                    ***0***     
    186             1                    ***0***     
    187             1                    ***0***     
    188             1                    ***0***     
    192             1                          1     
    195             1                    ***0***     
    202             1                          1     
    203             1                          1     
    208             1                    ***0***     
    210             1                    ***0***     
    211             1                    ***0***     
    212             1                    ***0***     
    217             1                    ***0***     
    218             1                    ***0***     
    220             1                    ***0***     
    221             1                    ***0***     
    226             1                    ***0***     
    227             1                    ***0***     
    229             1                    ***0***     
    230             1                    ***0***     
    231             1                    ***0***     
    232             1                    ***0***     
    237             1                          1     
    238             1                          1     
    239             1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        194        31       163    15.97%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iCMD --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                         clr_frwrd           0           0                                0.00 
                                    cntrIR_delayed           0           0                                0.00 
                                      cntrIR_rised           0           0                                0.00 
                                   dec_amount[0-9]           0           0                                0.00 
                                         dec_frwrd           0           0                                0.00 
                             desired_heading[0-11]           0           0                                0.00 
                                   err_nudge[0-11]           0           0                                0.00 
                                        fanfare_go           0           0                                0.00 
                                        frwrd[0-9]           0           0                                0.00 
                                   inc_amount[0-9]           0           0                                0.00 
                                         inc_frwrd           0           0                                0.00 
                                          move_cmd           0           0                                0.00 
                                         move_done           0           0                                0.00 
                                            moving           0           0                                0.00 
                                         nxt_state               ENUM type       Value       Count 
                                                                      MOVE           0        0.00 
                                                                   RAMP_UP           0        0.00 
                                                                 RAMP_DOWN           0        0.00 
                                      op_code[0-1]           0           0                                0.00 
                                        op_code[2]           0           1                               50.00 
                                        op_code[3]           0           0                                0.00 
                                  raw_heading[4-7]           0           0                                0.00 
                                       sq_cmd[0-3]           0           0                                0.00 
                                     sq_count[0-3]           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                      MOVE           0        0.00 
                                                                   RAMP_UP           0        0.00 
                                                                 RAMP_DOWN           0        0.00 

Total Node Count     =        103 
Toggled Node Count   =         18 
Untoggled Node Count =         85 

Toggle Coverage      =      15.97% (31 of 194 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/iTL
=== Design Unit: work.TourLogic
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        71        69         2    97.18%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iTL

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourLogic.sv
------------------------------------IF Branch------------------------------------
    30                                     64062     Count coming in to IF
    30              1                          2     
    40              1                          1     
    48              1                          1     
    52              1                       6504     
    56              1                       6481     
                                           51073     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    65                                     64061     Count coming in to IF
    65              1                          2     
    67              1                          1     
    69              1                       6504     
    71              1                       6481     
                                           51073     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                     64061     Count coming in to IF
    78              1                          2     
    80              1                          1     
    82              1                       6504     
    84              1                       6481     
                                           51073     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    91                                     64944     Count coming in to IF
    91              1                          2     
    93              1                       6505     
    95              1                      39874     
    97              1                       6481     
                                           12082     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                    13011     Count coming in to IF
    105             1                          2     
    107             1                       6504     
    109             1                       6505     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    117                                    19492     Count coming in to IF
    117             1                       6505     
                                           12987     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    125                                    24245     Count coming in to IF
    125             1                          2     
    127             1                       6504     
    129             1                       6481     
                                           11258     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    136                                    58442     Count coming in to IF
    136             1                       6504     
                                           51938     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    147                                    24168     Count coming in to IF
    147             1                          2     
    149             1                      24166     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    164                                    64948     Count coming in to CASE
    166             1                          2     
    173             1                          2     
    179             1                       6505     
    184             1                      51956     
    208             1                       6481     
    220             1                          2     
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    167                                        2     Count coming in to IF
    167             1                          1     
                                               1     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    187                                    51956     Count coming in to IF
    187             1                       6505     
    198             1                      39874     
    202             1                       5577     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    189                                     6505     Count coming in to IF
    189             1                          1     
    193             1                       6504     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    211                                     6481     Count coming in to IF
    211             1                        904     
    215             1                       5577     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    238                                    52040     Count coming in to IF
    238             1                      22469     
                                           29571     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    239                                    22469     Count coming in to IF
    239             1                       6525     
                                           15944     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    261                                    93998     Count coming in to CASE
    262             1                      12505     
    265             1                      11514     
    268             1                      11007     
    271             1                      11933     
    274             1                      11869     
    277             1                      11634     
    280             1                      11589     
    283             1                      11947     
                                         ***0***     All False Count
Branch totals: 8 hits of 9 branches = 88.88%

------------------------------------CASE Branch------------------------------------
    301                                    76336     Count coming in to CASE
    302             1                      10973     
    305             1                       9775     
    308             1                       8638     
    311             1                       9564     
    314             1                      10337     
    317             1                       9895     
    320             1                       8398     
    323             1                       8756     
                                         ***0***     All False Count
Branch totals: 8 hits of 9 branches = 88.88%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         5         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iTL --

  File ../src/TourLogic.sv
----------------Focused Condition View-------------------
Line       189 Item    1  (move_num == 23)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       198 Item    1  (move_try != 128)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       211 Item    1  (last_move[move_num-1] == 128)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       238 Item    1  (((xpos + off_x(try)) < 5) && ((ypos + off_y(try)) < 5))
Condition totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      99        99         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iTL --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourLogic.sv
    28              1                      64062     
    33              1                          2     
    33              2                         10     
    34              1                         10     
    34              2                         50     
    35              1                         50     
    42              1                          1     
    42              2                          5     
    43              1                          5     
    43              2                         25     
    44              1                         25     
    50              1                          1     
    54              1                       6504     
    57              1                       6481     
    63              1                      64061     
    66              1                          2     
    68              1                          1     
    70              1                       6504     
    72              1                       6481     
    76              1                      64061     
    79              1                          2     
    81              1                          1     
    83              1                       6504     
    85              1                       6481     
    89              1                      64944     
    92              1                          2     
    94              1                       6505     
    96              1                      39874     
    98              1                       6481     
    103             1                      13011     
    106             1                          2     
    108             1                       6504     
    110             1                       6505     
    115             1                      19492     
    118             1                       6505     
    123             1                      24245     
    126             1                          2     
    128             1                       6504     
    130             1                       6481     
    134             1                      58442     
    137             1                       6504     
    146             1                      24168     
    148             1                          2     
    150             1                      24166     
    154             1                      64948     
    156             1                      64948     
    157             1                      64948     
    158             1                      64948     
    159             1                      64948     
    160             1                      64948     
    161             1                      64948     
    162             1                      64948     
    163             1                      64948     
    169             1                          1     
    170             1                          1     
    174             1                          2     
    175             1                          2     
    180             1                       6505     
    181             1                       6505     
    186             1                      51956     
    188             1                       6505     
    190             1                          1     
    191             1                          1     
    195             1                       6504     
    199             1                      39874     
    204             1                       5577     
    209             1                       6481     
    210             1                       6481     
    213             1                        904     
    217             1                       5577     
    221             1                          2     
    225             1                       6015     
    235             1                       6505     
    236             1                       6505     
    237             1                       6505     
    237             2                      52040     
    240             1                       6525     
    243             1                      52040     
    245             1                       6505     
    257             1                      93998     
    263             1                      12505     
    266             1                      11514     
    269             1                      11007     
    272             1                      11933     
    275             1                      11869     
    278             1                      11634     
    281             1                      11589     
    284             1                      11947     
    287             1                      93998     
    299             1                      76336     
    303             1                      10973     
    306             1                       9775     
    309             1                       8638     
    312             1                       9564     
    315             1                      10337     
    318             1                       9895     
    321             1                       8398     
    324             1                       8756     
    327             1                      76336     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        128        62        66    48.43%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iTL --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              done           0           0                                0.00 
                                         nxt_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 
                                           x[0-31]           0           0                                0.00 

Total Node Count     =         69 
Toggled Node Count   =         36 
Untoggled Node Count =         33 

Toggle Coverage      =      48.43% (62 of 128 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/iTC
=== Design Unit: work.TourCmd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        39        13        26    33.33%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iTC

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourCmd.sv
------------------------------------IF Branch------------------------------------
    58                                         3     Count coming in to IF
    58              1                          2     
    60              1                    ***0***     
    62              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    71                                         2     Count coming in to IF
    71              1                          2     
    73              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    74                                   ***0***     Count coming in to IF
    74              1                    ***0***     
    76              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    86                                         2     Count coming in to CASE
    87              1                          1     
    92              1                    ***0***     
    97              1                    ***0***     
    102             1                    ***0***     
    107             1                    ***0***     
    112             1                    ***0***     
    117             1                    ***0***     
    122             1                    ***0***     
    127             1                          1     
Branch totals: 2 hits of 9 branches = 22.22%

------------------------------------IF Branch------------------------------------
    135                                        2     Count coming in to IF
    135             1                    ***0***     
    135             2                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                       42     Count coming in to IF
    137             1                          1     
    137             2                         41     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    147                                        3     Count coming in to IF
    147             1                          2     
    149             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    162                                       11     Count coming in to CASE
    172             1                    ***0***     
    180             1                    ***0***     
    188             1                    ***0***     
    197             1                    ***0***     
    164             1                         11     
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------IF Branch------------------------------------
    165                                       11     Count coming in to IF
    165             1                          1     
                                              10     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    175                                  ***0***     Count coming in to IF
    175             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    182                                  ***0***     Count coming in to IF
    182             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    192                                  ***0***     Count coming in to IF
    192             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    200                                  ***0***     Count coming in to IF
    200             1                    ***0***     
    202             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         0         5     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iTC --

  File ../src/TourCmd.sv
----------------Focused Condition View-------------------
Line       74 Item    1  (mv_indx == 23)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (mv_indx == 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (mv_indx == 23)_0     -                             
  Row   2:    ***0***  (mv_indx == 23)_1     -                             

----------------Focused Condition View-------------------
Line       200 Item    1  (send_resp & (mv_indx == 23))
Condition totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
        send_resp         N  No hits                  Hit '_0' and '_1'
  (mv_indx == 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  send_resp_0           (mv_indx == 23)               
  Row   2:    ***0***  send_resp_1           (mv_indx == 23)               
  Row   3:    ***0***  (mv_indx == 23)_0     send_resp                     
  Row   4:    ***0***  (mv_indx == 23)_1     send_resp                     

----------------Focused Condition View-------------------
Line       202 Item    1  (send_resp & (mv_indx < 23))
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
       send_resp         N  No hits                  Hit '_0' and '_1'
  (mv_indx < 23)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  send_resp_0           (mv_indx < 23)                
  Row   2:    ***0***  send_resp_1           (mv_indx < 23)                
  Row   3:    ***0***  (mv_indx < 23)_0      send_resp                     
  Row   4:    ***0***  (mv_indx < 23)_1      send_resp                     


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      58        25        33    43.10%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iTC --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourCmd.sv
    42              1                          2     
    56              1                          3     
    59              1                          2     
    61              1                    ***0***     
    63              1                    ***0***     
    70              1                          2     
    72              1                          2     
    75              1                    ***0***     
    77              1                    ***0***     
    85              1                          2     
    88              1                          1     
    89              1                          1     
    93              1                    ***0***     
    94              1                    ***0***     
    98              1                    ***0***     
    99              1                    ***0***     
    103             1                    ***0***     
    104             1                    ***0***     
    108             1                    ***0***     
    109             1                    ***0***     
    113             1                    ***0***     
    114             1                    ***0***     
    118             1                    ***0***     
    119             1                    ***0***     
    123             1                    ***0***     
    124             1                    ***0***     
    128             1                          1     
    129             1                          1     
    135             1                          3     
    137             1                         43     
    146             1                          3     
    148             1                          2     
    150             1                          1     
    153             1                         11     
    155             1                         11     
    156             1                         11     
    157             1                         11     
    158             1                         11     
    159             1                         11     
    160             1                         11     
    166             1                          1     
    167             1                          1     
    168             1                          1     
    173             1                    ***0***     
    174             1                    ***0***     
    176             1                    ***0***     
    181             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
    189             1                    ***0***     
    190             1                    ***0***     
    191             1                    ***0***     
    193             1                    ***0***     
    198             1                    ***0***     
    199             1                    ***0***     
    201             1                    ***0***     
    203             1                    ***0***     
    204             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        150        16       134    10.66%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iTC --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                          X_cmd[0]           0           1                               50.00 
                                        X_cmd[1-3]           0           0                                0.00 
                                        X_cmd[4-9]           0           1                               50.00 
                                      X_cmd[10-11]           0           0                                0.00 
                                      X_cmd[12-13]           0           1                               50.00 
                                      X_cmd[14-15]           0           0                                0.00 
                                          Y_cmd[0]           0           0                                0.00 
                                          Y_cmd[1]           0           1                               50.00 
                                       Y_cmd[2-12]           0           0                                0.00 
                                         Y_cmd[13]           0           1                               50.00 
                                      Y_cmd[14-15]           0           0                                0.00 
                                       clr_mv_indx           0           0                                0.00 
                                       cmd_TOUR[0]           0           0                                0.00 
                                       cmd_TOUR[1]           0           1                               50.00 
                                    cmd_TOUR[2-12]           0           0                                0.00 
                                      cmd_TOUR[13]           0           1                               50.00 
                                   cmd_TOUR[14-15]           0           0                                0.00 
                                      cmd_rdy_TOUR           0           0                                0.00 
                                      encoded_move               ENUM type       Value       Count 
                                                                      N2E1           0        0.00 
                                                                      W2N1           0        0.00 
                                                                      W2S1           0        0.00 
                                                                      S2W1           0        0.00 
                                                                      S2E1           0        0.00 
                                                                      E2S1           0        0.00 
                                                                      E2N1           0        0.00 
                                            inc_mv           0           0                                0.00 
                                      mv_indx[0-4]           0           0                                0.00 
                                  mv_vert_or_horiz           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                                                    Y_MOVE           0        0.00 
                                                                    Y_HOLD           0        0.00 
                                                                    X_MOVE           0        0.00 
                                                                    X_HOLD           0        0.00 
                                         resp[0-7]           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                                                    Y_MOVE           0        0.00 
                                                                    Y_HOLD           0        0.00 
                                                                    X_MOVE           0        0.00 
                                                                    X_HOLD           0        0.00 
                                             usurp           0           0                                0.00 

Total Node Count     =         84 
Toggled Node Count   =          3 
Untoggled Node Count =         81 

Toggle Coverage      =      10.66% (16 of 150 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/iNEMO/iSPI
=== Design Unit: work.SPI_mnrch
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        35        35         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iNEMO/iSPI

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_mnrch.sv
------------------------------------IF Branch------------------------------------
    27                                      1397     Count coming in to IF
    27              1                          2     
    29              1                         41     
    31              1                        656     
                                             698     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                    388355     Count coming in to IF
    40              1                          5     
    42              1                     367030     
    44              1                      21320     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                      1519     Count coming in to IF
    56              1                        656     
                                             863     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                      1529     Count coming in to IF
    62              1                          2     
    64              1                         41     
    66              1                        656     
                                             830     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                       146     Count coming in to IF
    76              1                          2     
    80              1                         41     
    84              1                         41     
                                              62     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    92                                      1439     Count coming in to IF
    92              1                          2     
    94              1                       1437     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                     2811     Count coming in to CASE
    108             1                         82     
    112             1                       1312     
    118             1                       1271     
    128             1                         82     
    138             1                         64     
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                       82     Count coming in to IF
    109             1                         41     
                                              41     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                     1312     Count coming in to IF
    113             1                        656     
                                             656     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    119                                     1271     Count coming in to IF
    119             1                         41     
    123             1                        615     
                                             615     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    131                                       82     Count coming in to IF
    131             1                         41     
                                              41     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    140                                       64     Count coming in to IF
    140             1                         41     
                                              23     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        47         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iNEMO/iSPI --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_mnrch.sv
    26              1                       1397     
    28              1                          2     
    30              1                         41     
    32              1                        656     
    39              1                     388355     
    41              1                          5     
    43              1                     367030     
    45              1                      21320     
    51              1                      21363     
    52              1                      21363     
    55              1                       1519     
    57              1                        656     
    61              1                       1529     
    63              1                          2     
    65              1                         41     
    67              1                        656     
    75              1                        146     
    77              1                          2     
    78              1                          2     
    81              1                         41     
    82              1                         41     
    85              1                         41     
    86              1                         41     
    91              1                       1439     
    93              1                          2     
    95              1                       1437     
    99              1                       2811     
    100             1                       2811     
    101             1                       2811     
    102             1                       2811     
    103             1                       2811     
    104             1                       2811     
    105             1                       2811     
    110             1                         41     
    114             1                        656     
    115             1                        656     
    120             1                         41     
    121             1                         41     
    124             1                        615     
    125             1                        615     
    132             1                         41     
    133             1                         41     
    134             1                         41     
    139             1                         64     
    141             1                         41     
    142             1                         41     
    143             1                         41     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        114       114         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iNEMO/iSPI --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         62 
Toggled Node Count   =         62 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (114 of 114 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/iNEMO/iINT
=== Design Unit: work.inertial_integrator
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        34        31         3    91.17%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iNEMO/iINT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inertial_integrator.sv
------------------------------------IF Branch------------------------------------
    57                                        38     Count coming in to IF
    57              1                          2     
    59              1                         36     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    76                                        45     Count coming in to CASE
    77              1                          8     
    85              1                         18     
    94              1                         19     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                         8     Count coming in to IF
    78              1                          1     
    82              1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    87                                        18     Count coming in to IF
    87              1                          1     
    91              1                         17     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                        19     Count coming in to IF
    96              1                    ***0***     
    100             1                         19     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    112                                       31     Count coming in to IF
    112             1                         14     
    112             2                         17     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    121                                       61     Count coming in to IF
    121             1                         19     
                                              42     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    122                                       19     Count coming in to IF
    122             1                          8     
    122             2                         11     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    130                                       21     Count coming in to IF
    130             1                          2     
    132             1                          1     
    134             1                          8     
                                              10     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    146                                       79     Count coming in to IF
    146             1                          2     
    150             1                         77     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    156                                        3     Count coming in to IF
    156             1                    ***0***     
    157             1                          3     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    157                                        3     Count coming in to IF
    157             2                    ***0***     
    158             1                          3     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    165                                       43     Count coming in to IF
    165             1                          2     
    167             1                          2     
    169             1                         10     
                                              29     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    184                                       16     Count coming in to IF
    184             1                          2     
    186             1                          1     
                                              13     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       9         2         7    22.22%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iNEMO/iINT --

  File ../src/inertial_integrator.sv
----------------Focused Condition View-------------------
Line       156 Item    1  ((~rghtIR & compensate_offset) & lftIR)
Condition totals: 0 of 3 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
             rghtIR         N  No hits                  Hit '_0' and '_1'
  compensate_offset         N  No hits                  Hit '_0' and '_1'
              lftIR         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  rghtIR_0              (lftIR && compensate_offset)  
  Row   2:    ***0***  rghtIR_1              (lftIR && compensate_offset)  
  Row   3:    ***0***  compensate_offset_0   (lftIR && ~rghtIR)            
  Row   4:    ***0***  compensate_offset_1   (lftIR && ~rghtIR)            
  Row   5:          1  lftIR_0               (~rghtIR & compensate_offset) 
  Row   6:    ***0***  lftIR_1               (~rghtIR & compensate_offset) 

----------------Focused Condition View-------------------
Line       157 Item    1  ((~lftIR & compensate_offset) & rghtIR)
Condition totals: 0 of 3 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
              lftIR         N  No hits                  Hit '_0' and '_1'
  compensate_offset         N  No hits                  Hit '_0' and '_1'
             rghtIR         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_0               (rghtIR && compensate_offset) 
  Row   2:    ***0***  lftIR_1               (rghtIR && compensate_offset) 
  Row   3:    ***0***  compensate_offset_0   (rghtIR && ~lftIR)            
  Row   4:    ***0***  compensate_offset_1   (rghtIR && ~lftIR)            
  Row   5:          1  rghtIR_0              (~lftIR & compensate_offset)  
  Row   6:    ***0***  rghtIR_1              (~lftIR & compensate_offset)  

----------------Focused Condition View-------------------
Line       169 Item    1  (vld_ff2 && (~compensate_offset || moving))
Condition totals: 2 of 3 input terms covered = 66.66%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
            vld_ff2         Y
  compensate_offset         Y
             moving         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  vld_ff2_0             -                             
  Row   2:          1  vld_ff2_1             (~compensate_offset || moving)
  Row   3:          1  compensate_offset_0   vld_ff2                       
  Row   4:          1  compensate_offset_1   (vld_ff2 && ~moving)          
  Row   5:          1  moving_0              (vld_ff2 && compensate_offset)
  Row   6:    ***0***  moving_1              (vld_ff2 && compensate_offset)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      50        47         3    94.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iNEMO/iINT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inertial_integrator.sv
    56              1                         38     
    58              1                          2     
    60              1                         36     
    65              1                         45     
    69              1                         45     
    70              1                         45     
    71              1                         45     
    72              1                         45     
    73              1                         45     
    74              1                         45     
    79              1                          1     
    80              1                          1     
    81              1                          1     
    83              1                          7     
    86              1                         18     
    88              1                          1     
    89              1                          1     
    90              1                          1     
    92              1                         17     
    95              1                         19     
    97              1                    ***0***     
    98              1                    ***0***     
    99              1                    ***0***     
    101             1                         19     
    111             1                         31     
    112             1                         31     
    119             1                         32     
    120             1                         61     
    122             1                         19     
    129             1                         21     
    131             1                          2     
    133             1                          1     
    135             1                          8     
    138             1                         10     
    145             1                         79     
    147             1                          2     
    148             1                          2     
    149             1                          2     
    151             1                         77     
    152             1                         77     
    153             1                         77     
    156             1                          5     
    164             1                         43     
    166             1                          2     
    168             1                          2     
    176             1                         10     
    183             1                         16     
    185             1                          2     
    193             1                          1     
    202             1                         14     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        328       209       119    63.71%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iNEMO/iINT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                 compensate_offset           0           1                               50.00 
                                      enough_smpls           0           1                               50.00 
                                            nstate               ENUM type       Value       Count 
                                                                   RUNNING           0        0.00 
                                 raw_heading[0-12]           0           0                                0.00 
                                      smpl_cntr[3]           0           1                               50.00 
                                   smpl_cntr[4-11]           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                  yaw_fusion[0-18]           0           0                                0.00 
                                        yaw_off[0]           0           0                                0.00 
                                        yaw_off[1]           0           1                               50.00 
                                      yaw_off[2-3]           0           0                                0.00 
                                        yaw_off[4]           0           1                               50.00 
                                        yaw_off[5]           0           0                                0.00 
                                        yaw_off[6]           0           1                               50.00 
                                     yaw_off[7-18]           0           0                                0.00 

Total Node Count     =        167 
Toggled Node Count   =        104 
Untoggled Node Count =         63 

Toggle Coverage      =      63.71% (209 of 328 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/iNEMO
=== Design Unit: work.inert_intf
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        32        32         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iNEMO

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inert_intf.sv
------------------------------------IF Branch------------------------------------
    64                                        79     Count coming in to IF
    64              1                          2     
    67              1                         77     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                    388355     Count coming in to IF
    75              1                          5     
    77              1                     388350     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                       622     Count coming in to IF
    83              1                          2     
    85              1                         19     
                                             601     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    90                                       603     Count coming in to IF
    90              1                          2     
    92              1                         19     
                                             582     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    104                                      142     Count coming in to IF
    104             1                          2     
    106             1                        140     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                   388511     Count coming in to CASE
    119             1                      65537     
    127             1                        523     
    135             1                        523     
    143             1                     301995     
    151             1                       9956     
    160             1                       9937     
    167             1                         38     
                                               2     All False Count
Branch totals: 8 hits of 8 branches = 100.00%

------------------------------------IF Branch------------------------------------
    121                                    65537     Count coming in to IF
    121             1                          1     
                                           65536     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                      523     Count coming in to IF
    129             1                          2     
                                             521     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    137                                      523     Count coming in to IF
    137             1                          2     
                                             521     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    145                                   301995     Count coming in to IF
    145             1                         38     
                                          301957     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    153                                     9956     Count coming in to IF
    153             1                         38     
                                            9918     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    161                                     9937     Count coming in to IF
    161             1                         38     
                                            9899     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      45        45         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iNEMO --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inert_intf.sv
    63              1                         79     
    65              1                          2     
    66              1                          2     
    68              1                         77     
    69              1                         77     
    74              1                     388355     
    76              1                          5     
    78              1                     388350     
    82              1                        622     
    84              1                          2     
    86              1                         19     
    89              1                        603     
    91              1                          2     
    93              1                         19     
    96              1                         31     
    103             1                        142     
    105             1                          2     
    107             1                        140     
    110             1                     388511     
    111             1                     388511     
    112             1                     388511     
    113             1                     388511     
    114             1                     388511     
    115             1                     388511     
    116             1                     388511     
    120             1                      65537     
    122             1                          1     
    123             1                          1     
    128             1                        523     
    130             1                          2     
    131             1                          2     
    136             1                        523     
    138             1                          2     
    139             1                          2     
    144             1                     301995     
    146             1                         38     
    147             1                         38     
    152             1                       9956     
    154             1                         38     
    155             1                         38     
    156             1                         38     
    162             1                         38     
    163             1                         38     
    168             1                         38     
    169             1                         38     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        188       174        14    92.55%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iNEMO --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            cmd[0]           0           0                                0.00 
                                            cmd[1]           1           0                               50.00 
                                          cmd[2-4]           0           0                                0.00 
                                            cmd[7]           0           0                                0.00 
                                           cmd[11]           1           0                               50.00 
                                           cmd[14]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =        101 
Toggled Node Count   =         93 
Untoggled Node Count =          8 

Toggle Coverage      =      92.55% (174 of 188 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/iCNTRL
=== Design Unit: work.PID
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        34        25         9    73.52%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iCNTRL

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PID.sv
------------------------------------IF Branch------------------------------------
    36                                         5     Count coming in to IF
    36              1                    ***0***     
    37              1                          5     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    37                                         5     Count coming in to IF
    37              2                    ***0***     
    38              1                          5     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    47                                         7     Count coming in to IF
    47              1                          2     
    49              1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    73                                        41     Count coming in to IF
    73              1                          2     
    75              1                         39     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                        45     Count coming in to IF
    79              1                         22     
    79              2                         23     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                         3     Count coming in to IF
    96              1                          2     
    98              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    103                                       20     Count coming in to IF
    103             1                          2     
    106             1                    ***0***     
    108             1                         18     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    125                                       42     Count coming in to IF
    125             1                          2     
    129             1                         19     
                                              21     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    142                                        5     Count coming in to IF
    142             1                          2     
    144             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    151                                        7     Count coming in to IF
    151             1                    ***0***     
    152             1                          7     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    152                                        7     Count coming in to IF
    152             2                    ***0***     
    153             1                          7     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    180                                        9     Count coming in to IF
    180             1                          2     
    185             1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    212                                        7     Count coming in to IF
    212             1                    ***0***     
    212             2                          7     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    218                                        8     Count coming in to IF
    218             1                    ***0***     
    218             2                          8     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    224                                        8     Count coming in to IF
    224             1                    ***0***     
    224             2                          8     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    225                                        8     Count coming in to IF
    225             1                    ***0***     
    225             2                          8     
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      14         1        13     7.14%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iCNTRL --

  File ../src/PID.sv
----------------Focused Condition View-------------------
Line       36 Item    1  (error[11] & ~&error[10:9])
Condition totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      error[11]         N  '_1' not hit             Hit '_1'
  ~&error[10:9]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  error[11]_0           ~&error[10:9]                 
  Row   2:    ***0***  error[11]_1           ~&error[10:9]                 
  Row   3:          1  ~&error[10:9]_0       error[11]                     
  Row   4:    ***0***  ~&error[10:9]_1       error[11]                     

----------------Focused Condition View-------------------
Line       37 Item    1  (~error[11] & |error[10:9])
Condition totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
     error[11]         N  '_0' not hit             Hit '_0'
  |error[10:9]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  error[11]_0           |error[10:9]                  
  Row   2:          1  error[11]_1           |error[10:9]                  
  Row   3:          1  |error[10:9]_0        ~error[11]                    
  Row   4:    ***0***  |error[10:9]_1        ~error[11]                    

----------------Focused Condition View-------------------
Line       79 Item    1  (err_vld_p & ~I_overflow)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   err_vld_p         Y
  I_overflow         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  err_vld_p_0           ~I_overflow                   
  Row   2:          1  err_vld_p_1           ~I_overflow                   
  Row   3:          1  I_overflow_0          err_vld_p                     
  Row   4:    ***0***  I_overflow_1          err_vld_p                     

----------------Focused Condition View-------------------
Line       151 Item    1  (D_diff[9] & ~&D_diff[8:6])
Condition totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      D_diff[9]         N  '_1' not hit             Hit '_1'
  ~&D_diff[8:6]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  D_diff[9]_0           ~&D_diff[8:6]                 
  Row   2:    ***0***  D_diff[9]_1           ~&D_diff[8:6]                 
  Row   3:          1  ~&D_diff[8:6]_0       D_diff[9]                     
  Row   4:    ***0***  ~&D_diff[8:6]_1       D_diff[9]                     

----------------Focused Condition View-------------------
Line       152 Item    1  (~D_diff[9] & |D_diff[8:6])
Condition totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
     D_diff[9]         N  '_0' not hit             Hit '_0'
  |D_diff[8:6]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  D_diff[9]_0           |D_diff[8:6]                  
  Row   2:          1  D_diff[9]_1           |D_diff[8:6]                  
  Row   3:          1  |D_diff[8:6]_0        ~D_diff[9]                    
  Row   4:    ***0***  |D_diff[8:6]_1        ~D_diff[9]                    

----------------Focused Condition View-------------------
Line       212 Item    1  (~PID_term[13] & lft_spd_raw[10])
Condition totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
     PID_term[13]         N  '_0' not hit             Hit '_0'
  lft_spd_raw[10]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  PID_term[13]_0        lft_spd_raw[10]               
  Row   2:          1  PID_term[13]_1        lft_spd_raw[10]               
  Row   3:          1  lft_spd_raw[10]_0     ~PID_term[13]                 
  Row   4:    ***0***  lft_spd_raw[10]_1     ~PID_term[13]                 

----------------Focused Condition View-------------------
Line       218 Item    1  (PID_term[13] & rght_spd_raw[10])
Condition totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
      PID_term[13]         N  '_1' not hit             Hit '_1'
  rght_spd_raw[10]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  PID_term[13]_0        rght_spd_raw[10]              
  Row   2:    ***0***  PID_term[13]_1        rght_spd_raw[10]              
  Row   3:          1  rght_spd_raw[10]_0    PID_term[13]                  
  Row   4:    ***0***  rght_spd_raw[10]_1    PID_term[13]                  


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        46         1    97.87%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iCNTRL --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PID.sv
    36              1                          6     
    46              1                          7     
    48              1                          2     
    50              1                          5     
    52              1                          6     
    62              1                          6     
    64              1                          7     
    72              1                         41     
    74              1                          2     
    76              1                         39     
    79              1                         46     
    81              1                          2     
    95              1                          3     
    97              1                          2     
    99              1                          1     
    102             1                         20     
    104             1                          2     
    107             1                    ***0***     
    109             1                         18     
    123             1                         42     
    126             1                          2     
    127             1                          2     
    130             1                         19     
    131             1                         19     
    141             1                          5     
    143             1                          2     
    145             1                          3     
    148             1                          8     
    151             1                          8     
    156             1                          8     
    163             1                          2     
    164             1                          8     
    179             1                          9     
    181             1                          2     
    182             1                          2     
    183             1                          2     
    186             1                          7     
    187             1                          7     
    188             1                          7     
    192             1                          8     
    199             1                          2     
    209             1                          9     
    212             1                          9     
    215             1                          9     
    218             1                          9     
    224             1                          9     
    225             1                          9     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        706       497       209    70.39%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iCNTRL --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        I_overflow           0           0                                0.00 
                                       I_term[0-8]           0           0                                0.00 
                                    I_term_p[0-13]           0           0                                0.00 
                              I_term_sign_ex[0-13]           0           0                                0.00 
                                       P_term[0-2]           0           0                                0.00 
                                     P_term_p[0-2]           0           0                                0.00 
                                        frwrd[0-9]           0           0                                0.00 
                                  frwrd_z_ex[0-10]           0           0                                0.00 
                                  integrator[0-14]           0           0                                0.00 
                                     lft_spd[0-10]           0           0                                0.00 
                                            moving           0           0                                0.00 
                                          moving_p           0           0                                0.00 
                                    rght_spd[0-10]           0           0                                0.00 
                                             rst_n           0           1                               50.00 

Total Node Count     =        353 
Toggled Node Count   =        248 
Untoggled Node Count =        105 

Toggle Coverage      =      70.39% (497 of 706 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/iMTR/LModulator
=== Design Unit: work.PWM11
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iMTR/LModulator

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
------------------------------------IF Branch------------------------------------
    17                                    388355     Count coming in to IF
    17              1                          5     
    19              1                     388350     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    34                                    388352     Count coming in to IF
    34              1                          2     
    36              1                     388350     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                    388350     Count coming in to IF
    37              1                     194560     
    39              1                     193790     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iMTR/LModulator --

  File ../src/PWM11.sv
----------------Focused Condition View-------------------
Line       37 Item    1  (cnt < duty)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iMTR/LModulator --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
    15              1                     388355     
    18              1                          5     
    20              1                     388350     
    32              1                     388352     
    35              1                          2     
    38              1                     194560     
    40              1                     193790     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         26        26         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iMTR/LModulator --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         13 
Toggled Node Count   =         13 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (26 of 26 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/iMTR/RModulator
=== Design Unit: work.PWM11
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iMTR/RModulator

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
------------------------------------IF Branch------------------------------------
    17                                    388355     Count coming in to IF
    17              1                          5     
    19              1                     388350     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    34                                    388352     Count coming in to IF
    34              1                          2     
    36              1                     388350     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                    388350     Count coming in to IF
    37              1                     194560     
    39              1                     193790     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iMTR/RModulator --

  File ../src/PWM11.sv
----------------Focused Condition View-------------------
Line       37 Item    1  (cnt < duty)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iMTR/RModulator --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
    15              1                     388355     
    18              1                          5     
    20              1                     388350     
    32              1                     388352     
    35              1                          2     
    38              1                     194560     
    40              1                     193790     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         26        26         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iMTR/RModulator --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         13 
Toggled Node Count   =         13 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (26 of 26 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/iMTR
=== Design Unit: work.MtrDrv
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iMTR --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/MtrDrv.sv
    15              1                          2     
    16              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44         0        44     0.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iMTR --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       Lduty[0-10]           0           0                                0.00 
                                       Rduty[0-10]           0           0                                0.00 

Total Node Count     =         22 
Toggled Node Count   =          0 
Untoggled Node Count =         22 

Toggle Coverage      =       0.00% (0 of 44 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/iIR/iDUTY
=== Design Unit: work.PWM3
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iIR/iDUTY

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
------------------------------------IF Branch------------------------------------
    142                                   388355     Count coming in to IF
    142             1                          5     
    144             1                     388350     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    154                                   100162     Count coming in to IF
    154             1                          2     
    156             1                      94016     
    158             1                       3072     
                                            3072     All False Count
Branch totals: 4 hits of 4 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iIR/iDUTY --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
    141             1                     388355     
    143             1                          5     
    145             1                     388350     
    148             1                     388401     
    153             1                     100162     
    155             1                          2     
    157             1                      94016     
    159             1                       3072     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12        12         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iIR/iDUTY --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =          6 
Toggled Node Count   =          6 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (12 of 12 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/iIR
=== Design Unit: work.IR_intf
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        22        21         1    95.45%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iIR

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
------------------------------------IF Branch------------------------------------
    27                                    388355     Count coming in to IF
    27              1                          5     
    29              1                     388350     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    48                                        51     Count coming in to IF
    48              1                          2     
    50              1                         49     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                        51     Count coming in to IF
    57              1                          2     
    60              1                         24     
                                              25     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    69                                        51     Count coming in to IF
    69              1                          2     
    72              1                         24     
                                              25     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                    131074     Count coming in to IF
    82              1                          2     
    84              1                    ***0***     
    86              1                     131071     
                                               1     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    93                                        51     Count coming in to IF
    93              1                          2     
    96              1                         24     
                                              25     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    106                                       52     Count coming in to IF
    106             1                          2     
    108             1                         16     
                                              34     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                       48     Count coming in to IF
    113             1                         24     
    113             2                         24     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iIR --

  File ../src/IR_intf.sv
----------------Focused Condition View-------------------
Line       108 Item    1  (smpl_IRs_FF1 && blankover)
Condition totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      32        31         1    96.87%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iIR --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
    26              1                     388355     
    28              1                          5     
    30              1                     388350     
    33              1                     388352     
    34              1                     388352     
    35              1                     131073     
    47              1                         51     
    49              1                          2     
    51              1                         49     
    56              1                         51     
    58              1                          2     
    59              1                          2     
    61              1                         24     
    62              1                         24     
    68              1                         51     
    70              1                          2     
    71              1                          2     
    73              1                         24     
    74              1                         24     
    81              1                     131074     
    83              1                          2     
    85              1                    ***0***     
    87              1                     131071     
    92              1                         51     
    94              1                          2     
    95              1                          2     
    97              1                         24     
    98              1                         24     
    105             1                         52     
    107             1                          2     
    109             1                         16     
    113             1                         49     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        110        78        32    70.90%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/iIR --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                blanking_timer[16]           0           1                               50.00 
                             blanking_timer[17-22]           0           0                                0.00 
                                         blankover           0           1                               50.00 
                                            cntrIR           0           0                                0.00 
                                        cntrIR_FF1           0           0                                0.00 
                                        cntrIR_FF2           0           0                                0.00 
                                         cntr_rise           0           0                                0.00 
                                           duty[1]           0           0                                0.00 
                                             lftIR           0           0                                0.00 
                                         lftIR_FF1           0           0                                0.00 
                                            rghtIR           0           0                                0.00 
                                        rghtIR_FF1           0           0                                0.00 

Total Node Count     =         55 
Toggled Node Count   =         38 
Untoggled Node Count =         17 

Toggle Coverage      =      70.90% (78 of 110 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT/ICHRG
=== Design Unit: work.charge
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        39        11        28    28.20%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iDUT/ICHRG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/charge.sv
------------------------------------IF Branch------------------------------------
    37                                    388355     Count coming in to IF
    37              1                          5     
    39              1                     388350     
    41              1                    ***0***     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    60                                    388355     Count coming in to IF
    60              1                          5     
    62              1                     388350     
    64              1                    ***0***     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    78                                         3     Count coming in to IF
    78              1                          2     
    80              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    81                                         1     Count coming in to IF
    81              1                    ***0***     
    83              1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    90                                         3     Count coming in to IF
    90              1                          2     
    92              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    104                                        3     Count coming in to CASE
    107             1                          3     
    115             1                    ***0***     
    128             1                    ***0***     
    139             1                    ***0***     
    150             1                    ***0***     
    161             1                    ***0***     
    172             1                    ***0***     
Branch totals: 1 hit of 7 branches = 14.28%

------------------------------------IF Branch------------------------------------
    110                                        3     Count coming in to IF
    110             1                    ***0***     
                                               3     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    117                                  ***0***     Count coming in to IF
    117             1                    ***0***     
    122             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    130                                  ***0***     Count coming in to IF
    130             1                    ***0***     
    135             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141             1                    ***0***     
    146             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    152                                  ***0***     Count coming in to IF
    152             1                    ***0***     
    157             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    163                                  ***0***     Count coming in to IF
    163             1                    ***0***     
    168             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    174                                  ***0***     Count coming in to IF
    174             1                    ***0***     
    179             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      13         0        13     0.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_chk/iDUT/ICHRG --

  File ../src/charge.sv
----------------Focused Condition View-------------------
Line       81 Item    1  (freq_cnt < duty)
Condition totals: 0 of 1 input term covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (freq_cnt < duty)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (freq_cnt < duty)_0   -                             
  Row   2:    ***0***  (freq_cnt < duty)_1   -                             

----------------Focused Condition View-------------------
Line       117 Item    1  (clk_cntr >= 8388608)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (clk_cntr >= 8388608)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (clk_cntr >= 8388608)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 8388608)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1  (freq_cnt >= 31888)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 31888)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 31888)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 31888)_1  -                             

----------------Focused Condition View-------------------
Line       130 Item    1  (clk_cntr >= 8388608)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (clk_cntr >= 8388608)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (clk_cntr >= 8388608)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 8388608)_1  -                             

----------------Focused Condition View-------------------
Line       135 Item    1  (freq_cnt >= 23900)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 23900)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 23900)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 23900)_1  -                             

----------------Focused Condition View-------------------
Line       141 Item    1  (clk_cntr >= 8388608)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (clk_cntr >= 8388608)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (clk_cntr >= 8388608)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 8388608)_1  -                             

----------------Focused Condition View-------------------
Line       146 Item    1  (freq_cnt >= 18961)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 18961)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 18961)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 18961)_1  -                             

----------------Focused Condition View-------------------
Line       152 Item    1  (clk_cntr >= 12582912)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (clk_cntr >= 12582912)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (clk_cntr >= 12582912)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 12582912)_1  -                             

----------------Focused Condition View-------------------
Line       157 Item    1  (freq_cnt >= 15944)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 15944)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 15944)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 15944)_1  -                             

----------------Focused Condition View-------------------
Line       163 Item    1  (clk_cntr >= 4194304)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (clk_cntr >= 4194304)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (clk_cntr >= 4194304)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 4194304)_1  -                             

----------------Focused Condition View-------------------
Line       168 Item    1  (freq_cnt >= 18961)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 18961)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 18961)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 18961)_1  -                             

----------------Focused Condition View-------------------
Line       174 Item    1  (clk_cntr >= 12582912)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (clk_cntr >= 12582912)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (clk_cntr >= 12582912)_0  -                             
  Row   2:    ***0***  (clk_cntr >= 12582912)_1  -                             

----------------Focused Condition View-------------------
Line       179 Item    1  (freq_cnt >= 15944)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (freq_cnt >= 15944)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (freq_cnt >= 15944)_0  -                             
  Row   2:    ***0***  (freq_cnt >= 15944)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      53        19        34    35.84%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iDUT/ICHRG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/charge.sv
    36              1                     388355     
    38              1                          5     
    40              1                     388350     
    42              1                    ***0***     
    59              1                     388355     
    61              1                          5     
    63              1                     388350     
    65              1                    ***0***     
    77              1                          3     
    79              1                          2     
    82              1                    ***0***     
    84              1                          1     
    89              1                          3     
    91              1                          2     
    93              1                          1     
    96              1                          3     
    99              1                          3     
    100             1                          3     
    101             1                          3     
    102             1                          3     
    108             1                          3     
    109             1                          3     
    111             1                    ***0***     
    116             1                    ***0***     
    118             1                    ***0***     
    119             1                    ***0***     
    120             1                    ***0***     
    123             1                    ***0***     
    129             1                    ***0***     
    131             1                    ***0***     
    132             1                    ***0***     
    133             1                    ***0***     
    136             1                    ***0***     
    140             1                    ***0***     
    142             1                    ***0***     
    143             1                    ***0***     
    144             1                    ***0***     
    147             1                    ***0***     
    151             1                    ***0***     
    153             1                    ***0***     
    154             1                    ***0***     
    155             1                    ***0***     
    158             1                    ***0***     
    162             1                    ***0***     
    164             1                    ***0***     
    165             1                    ***0***     
    166             1                    ***0***     
    169             1                    ***0***     
    173             1                    ***0***     
    175             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    180             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        220         5       215     2.27%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT/ICHRG --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                    clk_cntr[0-31]           0           0                                0.00 
                                      clk_cntr_clr           0           0                                0.00 
                                        duty[0-31]           0           0                                0.00 
                                    freq_cnt[0-31]           0           0                                0.00 
                                     freq_cntr_clr           0           0                                0.00 
                                                go           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                                                   G6_note           0        0.00 
                                                                   C7_note           0        0.00 
                                                                 E7_note_1           0        0.00 
                                                                 G7_note_1           0        0.00 
                                                                 E7_note_2           0        0.00 
                                                                 G7_note_2           0        0.00 
                                             piezo           0           0                                0.00 
                                           piezo_n           0           0                                0.00 
                                             rst_n           0           1                               50.00 
                                             state               ENUM type       Value       Count 
                                                                   G6_note           0        0.00 
                                                                   C7_note           0        0.00 
                                                                 E7_note_1           0        0.00 
                                                                 G7_note_1           0        0.00 
                                                                 E7_note_2           0        0.00 
                                                                 G7_note_2           0        0.00 

Total Node Count     =        117 
Toggled Node Count   =          3 
Untoggled Node Count =        114 

Toggle Coverage      =       2.27% (5 of 220 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iDUT
=== Design Unit: work.KnightsTour
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        250       100       150    40.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iDUT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                         cmd[8-13]           0           0                                0.00 
                                           cmd[14]           0           1                               50.00 
                                           cmd[15]           0           0                                0.00 
                                    cmd_UART[8-13]           0           0                                0.00 
                                      cmd_UART[14]           0           1                               50.00 
                                      cmd_UART[15]           0           0                                0.00 
                                            cntrIR           0           0                                0.00 
                                        fanfare_go           0           0                                0.00 
                                        frwrd[0-9]           0           0                                0.00 
                                             lftIR           0           0                                0.00 
                                     lft_spd[0-10]           0           0                                0.00 
                                         move[0-7]           0           0                                0.00 
                                            moving           0           0                                0.00 
                                      mv_indx[0-4]           0           0                                0.00 
                                         resp[0-7]           0           0                                0.00 
                                         resp_sent           0           1                               50.00 
                                            rghtIR           0           0                                0.00 
                                    rght_spd[0-10]           0           0                                0.00 
                                             rst_n           0           1                               50.00 
                                        start_tour           0           0                                0.00 

Total Node Count     =        125 
Toggled Node Count   =         48 
Untoggled Node Count =         77 

Toggle Coverage      =      40.00% (100 of 250 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iRMT/iU_RCOM/iTX
=== Design Unit: work.UART_tx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        28         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iRMT/iU_RCOM/iTX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
------------------------------------IF Branch------------------------------------
    33                                        92     Count coming in to IF
    33              1                          2     
    36              1                         90     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    37                                        90     Count coming in to CASE
    39              1                          4     
    41              1                         40     
                                              46     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                    104211     Count coming in to IF
    51              1                          2     
    53              1                     104209     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    54                                    104209     Count coming in to CASE
    56              1                         44     
    58              1                     104160     
                                               5     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    68                                        91     Count coming in to IF
    68              1                          2     
    70              1                         89     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    71                                        89     Count coming in to CASE
    73              1                          4     
    75              1                         40     
                                              45     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                        17     Count coming in to IF
    83              1                          2     
    85              1                          4     
    87              1                          4     
                                               7     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                        11     Count coming in to IF
    94              1                          2     
    96              1                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                       52     Count coming in to CASE
    108             1                          7     
    114             1                         44     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                        7     Count coming in to IF
    109             1                          4     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    115                                       44     Count coming in to IF
    115             1                          4     
    118             1                         40     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_chk/iRMT/iU_RCOM/iTX --

  File ../src/UART_tx.sv
----------------Focused Condition View-------------------
Line       115 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        30         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iRMT/iU_RCOM/iTX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
    28              1                     104202     
    31              1                         92     
    35              1                          2     
    39              1                          4     
    41              1                         40     
    49              1                     104211     
    52              1                          2     
    56              1                         44     
    58              1                     104160     
    66              1                         91     
    69              1                          2     
    73              1                          4     
    75              1                         40     
    81              1                         17     
    84              1                          2     
    86              1                          4     
    88              1                          4     
    92              1                         11     
    95              1                          2     
    97              1                          9     
    100             1                         52     
    102             1                         52     
    103             1                         52     
    104             1                         52     
    105             1                         52     
    110             1                          4     
    111             1                          4     
    116             1                          4     
    117             1                          4     
    119             1                         40     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         64        64         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iRMT/iU_RCOM/iTX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         34 
Toggled Node Count   =         34 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (64 of 64 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iRMT/iU_RCOM/iRX
=== Design Unit: work.UART_rx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        30        30         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iRMT/iU_RCOM/iRX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
------------------------------------IF Branch------------------------------------
    27                                        19     Count coming in to IF
    27              1                          2     
    30              1                         17     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                        31     Count coming in to IF
    46              1                          2     
    51              1                         10     
                                              19     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                     24753     Count coming in to IF
    61              1                          2     
    63              1                      24751     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                     24751     Count coming in to CASE
    67              1                         11     
    69              1                      24738     
                                               2     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                        11     Count coming in to IF
    67              2                          1     
    67              3                         10     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                        25     Count coming in to IF
    79              1                          2     
    81              1                         23     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    82                                        23     Count coming in to CASE
    84              1                          1     
    86              1                         10     
                                              12     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                         8     Count coming in to IF
    94              1                          2     
    96              1                          2     
    98              1                          1     
                                               3     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                        5     Count coming in to IF
    105             1                          2     
    107             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                       22     Count coming in to CASE
    119             1                          3     
    127             1                         18     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    120                                        3     Count coming in to IF
    120             1                          1     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                       18     Count coming in to IF
    129             1                          1     
                                              17     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         3         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_chk/iRMT/iU_RCOM/iRX --

  File ../src/UART_rx.sv
----------------Focused Condition View-------------------
Line       96 Item    1  (start | clr_rdy)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       129 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        37         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iRMT/iU_RCOM/iRX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
    25              1                         19     
    28              1                          2     
    29              1                          2     
    31              1                         17     
    32              1                         17     
    37              1                         12     
    41              1                      24750     
    44              1                         31     
    48              1                          2     
    51              1                         10     
    59              1                      24753     
    62              1                          2     
    67              1                         11     
    69              1                      24738     
    77              1                         25     
    80              1                          2     
    84              1                          1     
    86              1                         10     
    92              1                          8     
    95              1                          2     
    97              1                          2     
    99              1                          1     
    103             1                          5     
    106             1                          2     
    108             1                          3     
    111             1                         22     
    113             1                         22     
    114             1                         22     
    115             1                         22     
    116             1                         22     
    121             1                          1     
    122             1                          1     
    123             1                          1     
    128             1                         18     
    130             1                          1     
    131             1                          1     
    132             1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        67         1    98.52%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iRMT/iU_RCOM/iRX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        bit_cnt[3]           0           1                               50.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         36 
Toggled Node Count   =         35 
Untoggled Node Count =          1 

Toggle Coverage      =      98.52% (67 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iRMT/iU_RCOM
=== Design Unit: work.UART
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iRMT/iU_RCOM --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iRMT
=== Design Unit: work.RemoteComm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        19         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iRMT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/RemoteComm.sv
------------------------------------IF Branch------------------------------------
    28                                         5     Count coming in to IF
    28              1                          2     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                         9     Count coming in to IF
    32              1                          7     
    32              2                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                        11     Count coming in to IF
    37              1                          2     
    39              1                          2     
    41              1                          2     
                                               5     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    50                                         9     Count coming in to IF
    50              1                          2     
    52              1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                        16     Count coming in to CASE
    66              1                          6     
    73              1                          4     
    81              1                          6     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                         6     Count coming in to IF
    67              1                          2     
                                               4     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                         4     Count coming in to IF
    75              1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                         6     Count coming in to IF
    82              1                          2     
                                               4     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        24         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iRMT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/RemoteComm.sv
    27              1                          5     
    28              1                          2     
    32              1                         10     
    35              1                         11     
    38              1                          2     
    40              1                          2     
    42              1                          2     
    46              1                         13     
    49              1                          9     
    51              1                          2     
    53              1                          7     
    56              1                         16     
    59              1                         16     
    60              1                         16     
    61              1                         16     
    62              1                         16     
    68              1                          2     
    69              1                          2     
    70              1                          2     
    74              1                          4     
    76              1                          2     
    77              1                          2     
    83              1                          2     
    84              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        44        24    64.70%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iRMT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        cmd_low[0]           0           0                                0.00 
                                        cmd_low[1]           0           1                               50.00 
                                      cmd_low[2-4]           0           0                                0.00 
                                        cmd_low[5]           0           1                               50.00 
                                      cmd_low[6-7]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 
                                        tx_data[0]           0           0                                0.00 
                                      tx_data[2-4]           0           0                                0.00 
                                        tx_data[7]           0           0                                0.00 

Total Node Count     =         37 
Toggled Node Count   =         24 
Untoggled Node Count =         13 

Toggle Coverage      =      64.70% (44 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iPHYS/iNEMO
=== Design Unit: work.SPI_iNEMO4
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        51        37        14    72.54%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iPHYS/iNEMO

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_iNEMO4.sv
------------------------------------IF Branch------------------------------------
    48                                     40224     Count coming in to IF
    48              1                          2     
    50              1                      40221     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                       354     Count coming in to IF
    56              1                          1     
    58              1                         41     
    60              1                         41     
    62              1                        271     
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    67                                       655     Count coming in to IF
    67              1                          2     
    69              1                        653     
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    73                                       657     Count coming in to IF
    73              1                         41     
    75              1                        616     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                        11     Count coming in to IF
    79              1                          1     
    81              1                          3     
    83              1                          3     
                                               4     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    91                                        42     Count coming in to IF
    91              1                          3     
                                              39     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    99                                     40224     Count coming in to IF
    99              1                          2     
    101             1                         76     
    103             1                         19     
                                           40127     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                      658     Count coming in to IF
    109             1                          2     
    111             1                        656     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    129                                      932     Count coming in to CASE
    130             1                        297     
    136             1                        328     
    145             1                        306     
                                               1     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    131                                      297     Count coming in to IF
    131             1                         82     
                                             215     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    138                                      328     Count coming in to IF
    138             1                         41     
    142             1                        287     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    148                                      306     Count coming in to IF
    148             1                         60     
    151             1                        246     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    173                                       41     Count coming in to IF
    173             1                         38     
    190             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    174                                       38     Count coming in to CASE
    175             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    178             1                    ***0***     
    179             1                         19     
    180             1                         19     
    181             1                    ***0***     
    182             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
    185             1                    ***0***     
    186             1                    ***0***     
    187             1                    ***0***     
    188             1                    ***0***     
Branch totals: 2 hits of 14 branches = 14.28%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_chk/iPHYS/iNEMO --

  File ../src/SPI_iNEMO4.sv
----------------Focused Condition View-------------------
Line       138 Item    1  (bit_cnt == 7)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       148 Item    1  (bit_cnt == 14)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      83        59        24    71.08%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iPHYS/iNEMO --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_iNEMO4.sv
    47              1                      40224     
    49              1                          2     
    51              1                      40221     
    55              1                        354     
    57              1                          1     
    59              1                         41     
    61              1                         41     
    63              1                        271     
    66              1                        655     
    68              1                          2     
    70              1                        653     
    72              1                        657     
    74              1                         41     
    76              1                        616     
    78              1                         11     
    80              1                          1     
    82              1                          3     
    84              1                          3     
    90              1                         42     
    92              1                          3     
    98              1                      40224     
    100             1                          2     
    102             1                         76     
    104             1                         19     
    108             1                        658     
    110             1                          2     
    112             1                        656     
    117             1                        932     
    122             1                        932     
    123             1                        932     
    124             1                        932     
    125             1                        932     
    126             1                        932     
    127             1                        932     
    132             1                         82     
    133             1                         82     
    137             1                        328     
    139             1                         41     
    140             1                         41     
    141             1                         41     
    143             1                        287     
    146             1                        306     
    147             1                        306     
    149             1                         60     
    150             1                         60     
    152             1                        246     
    162             1                          1     
    163             1                          1     
    165             1                       4096     
    165             2                       4096     
    166             1                          1     
    170             1                      97089     
    170             2                      97088     
    175             1                    ***0***     
    175             2                    ***0***     
    176             1                    ***0***     
    176             2                    ***0***     
    177             1                    ***0***     
    177             2                    ***0***     
    178             1                    ***0***     
    178             2                    ***0***     
    179             1                         19     
    179             2                         19     
    180             1                         19     
    180             2                         19     
    181             1                    ***0***     
    181             2                    ***0***     
    182             1                    ***0***     
    182             2                    ***0***     
    183             1                    ***0***     
    183             2                    ***0***     
    184             1                    ***0***     
    184             2                    ***0***     
    185             1                    ***0***     
    185             2                    ***0***     
    186             1                    ***0***     
    186             2                    ***0***     
    187             1                    ***0***     
    187             2                    ***0***     
    188             1                    ***0***     
    188             2                    ***0***     
    191             1                          3     
    195             1                          4     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        136       116        20    85.29%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iPHYS/iNEMO --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        NEMO_setup           0           0                                0.00 
                                             POR_n           0           1                               50.00 
                                            nstate               ENUM type       Value       Count 
                                                                      DATA           0        0.00 
                                  shft_reg_tx[0-7]           0           0                                0.00 
                                             state               ENUM type       Value       Count 

Total Node Count     =         71 
Toggled Node Count   =         60 
Untoggled Node Count =         11 

Toggle Coverage      =      85.29% (116 of 136 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iPHYS/iMTRL1
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iPHYS/iMTRL1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                   388354     Count coming in to IF
    272             1                          2     
    274             1                        189     
    276             1                     194560     
                                          193603     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                   388355     Count coming in to IF
    283             1                          3     
    285             1                     388352     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                   388354     Count coming in to IF
    292             1                          2     
    294             1                        189     
                                          388163     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                   388354     Count coming in to IF
    301             1                          2     
    303             1                     388352     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iPHYS/iMTRL1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                     388354     
    273             1                          2     
    275             1                        189     
    277             1                     194560     
    282             1                     388355     
    284             1                          3     
    286             1                     388352     
    291             1                     388354     
    293             1                          2     
    295             1                        189     
    300             1                     388354     
    302             1                          2     
    304             1                     388352     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        47        21    69.11%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iPHYS/iMTRL1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     duty_out[0-9]           0           0                                0.00 
                                      duty_out[10]           0           1                               50.00 

Total Node Count     =         34 
Toggled Node Count   =         23 
Untoggled Node Count =         11 

Toggle Coverage      =      69.11% (47 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iPHYS/iMTRL2
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iPHYS/iMTRL2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                   388354     Count coming in to IF
    272             1                          2     
    274             1                        189     
    276             1                     193603     
                                          194560     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                   388355     Count coming in to IF
    283             1                          3     
    285             1                     388352     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                   388354     Count coming in to IF
    292             1                          2     
    294             1                        189     
                                          388163     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                   388354     Count coming in to IF
    301             1                          2     
    303             1                     388352     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iPHYS/iMTRL2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                     388354     
    273             1                          2     
    275             1                        189     
    277             1                     193603     
    282             1                     388355     
    284             1                          3     
    286             1                     388352     
    291             1                     388354     
    293             1                          2     
    295             1                        189     
    300             1                     388354     
    302             1                          2     
    304             1                     388352     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        54        14    79.41%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iPHYS/iMTRL2 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     duty_out[0-9]           0           1                               50.00 
                                      duty_out[10]           0           0                                0.00 
                                       pwm_cnt[10]           0           0                                0.00 

Total Node Count     =         34 
Toggled Node Count   =         22 
Untoggled Node Count =         12 

Toggle Coverage      =      79.41% (54 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iPHYS/iMTRR1
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iPHYS/iMTRR1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                   388354     Count coming in to IF
    272             1                          2     
    274             1                        189     
    276             1                     194560     
                                          193603     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                   388355     Count coming in to IF
    283             1                          3     
    285             1                     388352     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                   388354     Count coming in to IF
    292             1                          2     
    294             1                        189     
                                          388163     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                   388354     Count coming in to IF
    301             1                          2     
    303             1                     388352     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iPHYS/iMTRR1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                     388354     
    273             1                          2     
    275             1                        189     
    277             1                     194560     
    282             1                     388355     
    284             1                          3     
    286             1                     388352     
    291             1                     388354     
    293             1                          2     
    295             1                        189     
    300             1                     388354     
    302             1                          2     
    304             1                     388352     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        47        21    69.11%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iPHYS/iMTRR1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     duty_out[0-9]           0           0                                0.00 
                                      duty_out[10]           0           1                               50.00 

Total Node Count     =         34 
Toggled Node Count   =         23 
Untoggled Node Count =         11 

Toggle Coverage      =      69.11% (47 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iPHYS/iMTRR2
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iPHYS/iMTRR2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                   388354     Count coming in to IF
    272             1                          2     
    274             1                        189     
    276             1                     193603     
                                          194560     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                   388355     Count coming in to IF
    283             1                          3     
    285             1                     388352     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                   388354     Count coming in to IF
    292             1                          2     
    294             1                        189     
                                          388163     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                   388354     Count coming in to IF
    301             1                          2     
    303             1                     388352     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iPHYS/iMTRR2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                     388354     
    273             1                          2     
    275             1                        189     
    277             1                     193603     
    282             1                     388355     
    284             1                          3     
    286             1                     388352     
    291             1                     388354     
    293             1                          2     
    295             1                        189     
    300             1                     388354     
    302             1                          2     
    304             1                     388352     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        54        14    79.41%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iPHYS/iMTRR2 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     duty_out[0-9]           0           1                               50.00 
                                      duty_out[10]           0           0                                0.00 
                                       pwm_cnt[10]           0           0                                0.00 

Total Node Count     =         34 
Toggled Node Count   =         22 
Untoggled Node Count =         12 

Toggle Coverage      =      79.41% (54 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk/iPHYS
=== Design Unit: work.KnightPhysics
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        97         9        88     9.27%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk/iPHYS

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    71                                       189     Count coming in to IF
    71              1                    ***0***     
    167             1                        189     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    72                                   ***0***     Count coming in to CASE
    73              1                    ***0***     
    91              1                    ***0***     
    109             1                    ***0***     
    123             1                    ***0***     
    137             1                    ***0***     
    151             1                    ***0***     
    165             1                    ***0***     
Branch totals: 0 hits of 7 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
    79              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    77                                   ***0***     Count coming in to IF
    77              1                    ***0***     
    78              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    78                                   ***0***     Count coming in to IF
    78              2                    ***0***     
    78              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    80                                   ***0***     Count coming in to IF
    80              1                    ***0***     
    81              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    81                                   ***0***     Count coming in to IF
    81              2                    ***0***     
    81              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    82                                   ***0***     Count coming in to IF
    82              1                    ***0***     
    84              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    86                                   ***0***     Count coming in to IF
    86              1                    ***0***     
    88              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    93                                   ***0***     Count coming in to IF
    93              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              1                    ***0***     
    97              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95              1                    ***0***     
    96              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96              2                    ***0***     
    96              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    98                                   ***0***     Count coming in to IF
    98              1                    ***0***     
    99              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    99                                   ***0***     Count coming in to IF
    99              2                    ***0***     
    99              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    100                                  ***0***     Count coming in to IF
    100             1                    ***0***     
    102             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    104                                  ***0***     Count coming in to IF
    104             1                    ***0***     
    106             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    112                                  ***0***     Count coming in to IF
    112             1                    ***0***     
    113             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    113                                  ***0***     Count coming in to IF
    113             2                    ***0***     
    113             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    114                                  ***0***     Count coming in to IF
    114             1                    ***0***     
    116             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    118                                  ***0***     Count coming in to IF
    118             1                    ***0***     
    120             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    126                                  ***0***     Count coming in to IF
    126             1                    ***0***     
    127             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127             2                    ***0***     
    127             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                  ***0***     Count coming in to IF
    128             1                    ***0***     
    130             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    132                                  ***0***     Count coming in to IF
    132             1                    ***0***     
    134             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    139                                  ***0***     Count coming in to IF
    139             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    140                                  ***0***     Count coming in to IF
    140             1                    ***0***     
    141             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141             2                    ***0***     
    141             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    142                                  ***0***     Count coming in to IF
    142             1                    ***0***     
    144             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    146                                  ***0***     Count coming in to IF
    146             1                    ***0***     
    148             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    153                                  ***0***     Count coming in to IF
    153             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    154                                  ***0***     Count coming in to IF
    154             1                    ***0***     
    155             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155             2                    ***0***     
    155             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    156                                  ***0***     Count coming in to IF
    156             1                    ***0***     
    158             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160             1                    ***0***     
    162             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    174                                      189     Count coming in to IF
    174             1                    ***0***     
    176             1                    ***0***     
    178             1                        189     
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    205                                      378     Count coming in to IF
    205             1                        378     
    205             2                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    207                                      378     Count coming in to IF
    207             1                        378     
    207             2                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    209                                      378     Count coming in to IF
    209             1                    ***0***     
    210             1                        378     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    210                                      378     Count coming in to IF
    210             2                    ***0***     
    211             1                        378     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    220                                      378     Count coming in to IF
    220             1                        288     
    228             1                         90     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    222                                      288     Count coming in to IF
    222             1                    ***0***     
    224             1                    ***0***     
    226             1                        288     
Branch totals: 1 hit of 3 branches = 33.33%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      68         1        67     1.47%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_chk/iPHYS --

  File ../src/KnightPhysics.sv
----------------Focused Condition View-------------------
Line       71 Item    1  ((omega_lft > 1000) && (omega_rght > 1000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
   (omega_lft > 1000)         N  '_1' not hit             Hit '_1'
  (omega_rght > 1000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (omega_lft > 1000)_0   -                             
  Row   2:    ***0***  (omega_lft > 1000)_1   (omega_rght > 1000)           
  Row   3:    ***0***  (omega_rght > 1000)_0  (omega_lft > 1000)            
  Row   4:    ***0***  (omega_rght > 1000)_1  (omega_lft > 1000)            

----------------Focused Condition View-------------------
Line       75 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       76 Item    1  (heading_robot[19:8] < 1023)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (heading_robot[19:8] < 1023)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:    ***0***  (heading_robot[19:8] < 1023)_0  -                             
  Row   2:    ***0***  (heading_robot[19:8] < 1023)_1  -                             

----------------Focused Condition View-------------------
Line       77 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       80 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       82 Item    1  ((yy[11:0] > 2240) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] > 2240)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] > 2240)_0    -                             
  Row   2:    ***0***  (yy[11:0] > 2240)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] > 2240)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] > 2240)             

----------------Focused Condition View-------------------
Line       86 Item    1  ((yy[11:0] < 1856) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] < 1856)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] < 1856)_0    -                             
  Row   2:    ***0***  (yy[11:0] < 1856)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] < 1856)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] < 1856)             

----------------Focused Condition View-------------------
Line       93 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1  (heading_robot[19:8] < 3071)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (heading_robot[19:8] < 3071)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:    ***0***  (heading_robot[19:8] < 3071)_0  -                             
  Row   2:    ***0***  (heading_robot[19:8] < 3071)_1  -                             

----------------Focused Condition View-------------------
Line       95 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       98 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       100 Item    1  ((yy[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (yy[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       104 Item    1  ((yy[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (yy[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       111 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       112 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       114 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       118 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       125 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       126 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       128 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       132 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       139 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       140 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       142 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       146 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       153 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       154 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       156 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       160 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       174 Item    1  (((xx[11:0] > 992) && (xx[11:0] < 1120)) || ((xx[11:0] > 2976) && (xx[11:0] < 3104)))
Condition totals: 0 of 4 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
   (xx[11:0] > 992)         N  No hits                  Hit '_0' and '_1'
  (xx[11:0] < 1120)         N  '_1' not hit             Hit '_1'
  (xx[11:0] > 2976)         N  '_1' not hit             Hit '_1'
  (xx[11:0] < 3104)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (xx[11:0] > 992)_0    ~((xx[11:0] > 2976) && (xx[11:0] < 3104))
  Row   2:    ***0***  (xx[11:0] > 992)_1    (xx[11:0] < 1120)             
  Row   3:          1  (xx[11:0] < 1120)_0   (~((xx[11:0] > 2976) && (xx[11:0] < 3104)) && (xx[11:0] > 992))
  Row   4:    ***0***  (xx[11:0] < 1120)_1   (xx[11:0] > 992)              
  Row   5:          1  (xx[11:0] > 2976)_0   ~((xx[11:0] > 992) && (xx[11:0] < 1120))
  Row   6:    ***0***  (xx[11:0] > 2976)_1   (~((xx[11:0] > 992) && (xx[11:0] < 1120)) && (xx[11:0] < 3104))
  Row   7:    ***0***  (xx[11:0] < 3104)_0   (~((xx[11:0] > 992) && (xx[11:0] < 1120)) && (xx[11:0] > 2976))
  Row   8:    ***0***  (xx[11:0] < 3104)_1   (~((xx[11:0] > 992) && (xx[11:0] < 1120)) && (xx[11:0] > 2976))

----------------Focused Condition View-------------------
Line       176 Item    1  (((yy[11:0] > 992) && (yy[11:0] < 1120)) || ((yy[11:0] > 2976) && (yy[11:0] < 3104)))
Condition totals: 0 of 4 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
   (yy[11:0] > 992)         N  No hits                  Hit '_0' and '_1'
  (yy[11:0] < 1120)         N  '_1' not hit             Hit '_1'
  (yy[11:0] > 2976)         N  '_1' not hit             Hit '_1'
  (yy[11:0] < 3104)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (yy[11:0] > 992)_0    ~((yy[11:0] > 2976) && (yy[11:0] < 3104))
  Row   2:    ***0***  (yy[11:0] > 992)_1    (yy[11:0] < 1120)             
  Row   3:          1  (yy[11:0] < 1120)_0   (~((yy[11:0] > 2976) && (yy[11:0] < 3104)) && (yy[11:0] > 992))
  Row   4:    ***0***  (yy[11:0] < 1120)_1   (yy[11:0] > 992)              
  Row   5:          1  (yy[11:0] > 2976)_0   ~((yy[11:0] > 992) && (yy[11:0] < 1120))
  Row   6:    ***0***  (yy[11:0] > 2976)_1   (~((yy[11:0] > 992) && (yy[11:0] < 1120)) && (yy[11:0] < 3104))
  Row   7:    ***0***  (yy[11:0] < 3104)_0   (~((yy[11:0] > 992) && (yy[11:0] < 1120)) && (yy[11:0] > 2976))
  Row   8:    ***0***  (yy[11:0] < 3104)_1   (~((yy[11:0] > 992) && (yy[11:0] < 1120)) && (yy[11:0] > 2976))

----------------Focused Condition View-------------------
Line       205 Item    1  (duty1 > duty2)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (duty1 > duty2)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (duty1 > duty2)_0     -                             
  Row   2:          1  (duty1 > duty2)_1     -                             

----------------Focused Condition View-------------------
Line       207 Item    1  (duty1 > duty2)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (duty1 > duty2)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (duty1 > duty2)_0     -                             
  Row   2:          1  (duty1 > duty2)_1     -                             

----------------Focused Condition View-------------------
Line       209 Item    1  (alpha14bit[13] & ~alpha14bit[12])
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  alpha14bit[13]         N  '_1' not hit             Hit '_1'
  alpha14bit[12]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  alpha14bit[13]_0      ~alpha14bit[12]               
  Row   2:    ***0***  alpha14bit[13]_1      ~alpha14bit[12]               
  Row   3:    ***0***  alpha14bit[12]_0      alpha14bit[13]                
  Row   4:    ***0***  alpha14bit[12]_1      alpha14bit[13]                

----------------Focused Condition View-------------------
Line       210 Item    1  (~alpha14bit[13] & alpha14bit[12])
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  alpha14bit[13]         N  No hits                  Hit '_0' and '_1'
  alpha14bit[12]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  alpha14bit[13]_0      alpha14bit[12]                
  Row   2:    ***0***  alpha14bit[13]_1      alpha14bit[12]                
  Row   3:          1  alpha14bit[12]_0      ~alpha14bit[13]               
  Row   4:    ***0***  alpha14bit[12]_1      ~alpha14bit[13]               

----------------Focused Condition View-------------------
Line       220 Item    1  ((torque > 32) || (torque < -32))
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
   (torque > 32)         Y
  (torque < -32)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (torque > 32)_0       ~(torque < -32)               
  Row   2:          1  (torque > 32)_1       -                             
  Row   3:          1  (torque < -32)_0      ~(torque > 32)                
  Row   4:    ***0***  (torque < -32)_1      ~(torque > 32)                

----------------Focused Condition View-------------------
Line       222 Item    1  (intermediate > 32700)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (intermediate > 32700)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  (intermediate > 32700)_0  -                             
  Row   2:    ***0***  (intermediate > 32700)_1  -                             

----------------Focused Condition View-------------------
Line       224 Item    1  (intermediate < -32700)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (intermediate < -32700)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (intermediate < -32700)_0  -                             
  Row   2:    ***0***  (intermediate < -32700)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      75        31        44    41.33%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk/iPHYS --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    58              1                        189     
    59              1                        189     
    60              1                        189     
    61              1                        189     
    62              1                        189     
    63              1                        189     
    64              1                        189     
    65              1                        189     
    66              1                        189     
    67              1                        189     
    74              1                    ***0***     
    77              1                    ***0***     
    80              1                    ***0***     
    83              1                    ***0***     
    85              1                    ***0***     
    87              1                    ***0***     
    89              1                    ***0***     
    92              1                    ***0***     
    95              1                    ***0***     
    98              1                    ***0***     
    101             1                    ***0***     
    103             1                    ***0***     
    105             1                    ***0***     
    107             1                    ***0***     
    110             1                    ***0***     
    112             1                    ***0***     
    115             1                    ***0***     
    117             1                    ***0***     
    119             1                    ***0***     
    121             1                    ***0***     
    124             1                    ***0***     
    126             1                    ***0***     
    129             1                    ***0***     
    131             1                    ***0***     
    133             1                    ***0***     
    135             1                    ***0***     
    138             1                    ***0***     
    140             1                    ***0***     
    143             1                    ***0***     
    145             1                    ***0***     
    147             1                    ***0***     
    149             1                    ***0***     
    152             1                    ***0***     
    154             1                    ***0***     
    157             1                    ***0***     
    159             1                    ***0***     
    161             1                    ***0***     
    163             1                    ***0***     
    165             1                    ***0***     
    168             1                        189     
    169             1                        189     
    175             1                    ***0***     
    177             1                    ***0***     
    179             1                        189     
    184             1                          1     
    185             1                          1     
    186             1                          1     
    187             1                          1     
    188             1                          1     
    189             1                          1     
    190             1                          1     
    191             1                          1     
    205             1                        378     
    206             1                        378     
    207             1                        378     
    208             1                        378     
    209             1                        378     
    221             1                        288     
    223             1                    ***0***     
    225             1                    ***0***     
    227             1                        288     
    229             1                         90     
    234             1                    ***0***     
    239             1                        189     
    245             1                        189     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        424       145       279    34.19%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk/iPHYS --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      alpha_lft[5]           0           1                               50.00 
                                      alpha_lft[6]           1           0                               50.00 
                                   alpha_lft[7-12]           0           0                                0.00 
                                     alpha_rght[5]           0           1                               50.00 
                                     alpha_rght[6]           1           0                               50.00 
                                  alpha_rght[7-12]           0           0                                0.00 
                                          cntrIR_n           0           0                                0.00 
                               heading_robot[0-19]           0           0                                0.00 
                                   heading_v[0-15]           0           0                                0.00 
                                           lftIR_n           0           0                                0.00 
                                        mtrL1[0-9]           0           0                                0.00 
                                         mtrL1[10]           0           1                               50.00 
                                        mtrL2[0-9]           0           1                               50.00 
                                         mtrL2[10]           0           0                                0.00 
                                        mtrR1[0-9]           0           0                                0.00 
                                         mtrR1[10]           0           1                               50.00 
                                        mtrR2[0-9]           0           1                               50.00 
                                         mtrR2[10]           0           0                                0.00 
                                      omega_lft[8]           0           1                               50.00 
                                   omega_lft[9-15]           0           0                                0.00 
                                     omega_rght[8]           0           1                               50.00 
                                  omega_rght[9-15]           0           0                                0.00 
                                      omega_sum[0]           0           0                                0.00 
                                      omega_sum[9]           0           1                               50.00 
                                  omega_sum[10-16]           0           0                                0.00 
                                          rghtIR_n           0           0                                0.00 
                                          xx[0-14]           0           0                                0.00 
                                          yy[0-14]           0           0                                0.00 

Total Node Count     =        212 
Toggled Node Count   =         58 
Untoggled Node Count =        154 

Toggle Coverage      =      34.19% (145 of 424 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_chk
=== Design Unit: work.KnightsTour_tb_tour_chk
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         3         3    50.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_chk

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../testbench/knight_tests/KnightsTour_tb_tour_chk.sv
------------------------------------IF Branch------------------------------------
    58                                         1     Count coming in to IF
    58              1                          1     
    60              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    113                                        1     Count coming in to IF
    113             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    132                                        1     Count coming in to IF
    132             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      53        43        10    81.13%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_chk --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../testbench/knight_tests/KnightsTour_tb_tour_chk.sv
    57              1                          1     
    59              1                          1     
    61              1                    ***0***     
    62              1                    ***0***     
    68              1                          1     
    69              1                          1     
    72              1                          1     
    73              1                          1     
    74              1                          1     
    75              1                          1     
    76              1                          1     
    79              1                          1     
    80              1                          1     
    81              1                    ***0***     
    82              1                    ***0***     
    87              1                          1     
    88              1                          1     
    89              1                          1     
    91              1                          1     
    92              1                          1     
    94              1                          1     
    95              1                          1     
    97              1                          1     
    98              1                          1     
    101             1                          1     
    102             1                          1     
    103             1                    ***0***     
    104             1                    ***0***     
    109             1                          1     
    110             1                          1     
    111             1                          1     
    112             1                          1     
    114             1                          1     
    115             1                          1     
    117             1                          1     
    119             1                          1     
    122             1                          1     
    123             1                          1     
    124             1                    ***0***     
    125             1                    ***0***     
    130             1                          1     
    131             1                          1     
    133             1                          1     
    134             1                          1     
    136             1                          1     
    138             1                          1     
    141             1                          1     
    142             1                          1     
    143             1                    ***0***     
    144             1                    ***0***     
    149             1                          1     
    154             1                     776708     
    154             2                     776707     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        158        55       103    34.81%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_chk --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             RST_n           0           1                               50.00 
                                            cmd[0]           0           0                                0.00 
                                            cmd[1]           0           1                               50.00 
                                          cmd[2-4]           0           0                                0.00 
                                            cmd[5]           0           1                               50.00 
                                         cmd[6-13]           0           0                                0.00 
                                           cmd[14]           0           1                               50.00 
                                           cmd[15]           0           0                                0.00 
                                          cntrIR_n           0           0                                0.00 
                                           lftIR_n           0           0                                0.00 
                                  output_file[0-1]           0           1                               50.00 
                                 output_file[2-30]           0           0                                0.00 
                                   output_file[31]           0           1                               50.00 
                                             piezo           0           0                                0.00 
                                           piezo_n           0           0                                0.00 
                                          rghtIR_n           0           0                                0.00 
                                         test_fail           0           0                                0.00 

Total Node Count     =         79 
Toggled Node Count   =         24 
Untoggled Node Count =         55 

Toggle Coverage      =      34.81% (55 of 158 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/iRST
=== Design Unit: work.reset_synch
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iDUT/iRST

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/reset_synch.sv
------------------------------------IF Branch------------------------------------
    12                                         4     Count coming in to IF
    12              1                          2     
    16              1                          2     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iDUT/iRST --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/reset_synch.sv
    11              1                          4     
    13              1                          2     
    14              1                          2     
    17              1                          2     
    18              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/iRST --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               FF1           0           1                               50.00 
                                               FF2           0           1                               50.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/iWRAP/iU_UWRP/iTX
=== Design Unit: work.UART_tx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        28         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iDUT/iWRAP/iU_UWRP/iTX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
------------------------------------IF Branch------------------------------------
    33                                        50     Count coming in to IF
    33              1                          2     
    36              1                         48     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    37                                        48     Count coming in to CASE
    39              1                          3     
    41              1                         20     
                                              25     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                     52109     Count coming in to IF
    51              1                          2     
    53              1                      52107     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    54                                     52107     Count coming in to CASE
    56              1                         23     
    58              1                      52081     
                                               3     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    68                                        49     Count coming in to IF
    68              1                          2     
    70              1                         47     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    71                                        47     Count coming in to CASE
    73              1                          3     
    75              1                         20     
                                              24     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                        13     Count coming in to IF
    83              1                          2     
    85              1                          3     
    87              1                          2     
                                               6     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                         8     Count coming in to IF
    94              1                          2     
    96              1                          6     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                       34     Count coming in to CASE
    108             1                          6     
    114             1                         26     
                                               2     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                        6     Count coming in to IF
    109             1                          3     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    115                                       26     Count coming in to IF
    115             1                          2     
    118             1                         24     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_move/iDUT/iWRAP/iU_UWRP/iTX --

  File ../src/UART_tx.sv
----------------Focused Condition View-------------------
Line       115 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        30         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iDUT/iWRAP/iU_UWRP/iTX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
    28              1                      52102     
    31              1                         50     
    35              1                          2     
    39              1                          3     
    41              1                         20     
    49              1                      52109     
    52              1                          2     
    56              1                         23     
    58              1                      52081     
    66              1                         49     
    69              1                          2     
    73              1                          3     
    75              1                         20     
    81              1                         13     
    84              1                          2     
    86              1                          3     
    88              1                          2     
    92              1                          8     
    95              1                          2     
    97              1                          6     
    100             1                         34     
    102             1                         34     
    103             1                         34     
    104             1                         34     
    105             1                         34     
    110             1                          3     
    111             1                          3     
    116             1                          2     
    117             1                          2     
    119             1                         24     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         64        64         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/iWRAP/iU_UWRP/iTX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         34 
Toggled Node Count   =         34 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (64 of 64 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/iWRAP/iU_UWRP/iRX
=== Design Unit: work.UART_rx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        30        30         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iDUT/iWRAP/iU_UWRP/iRX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
------------------------------------IF Branch------------------------------------
    27                                        31     Count coming in to IF
    27              1                          2     
    30              1                         29     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                        97     Count coming in to IF
    46              1                          2     
    51              1                         40     
                                              55     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                     99003     Count coming in to IF
    61              1                          2     
    63              1                      99001     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                     99001     Count coming in to CASE
    67              1                         44     
    69              1                      98952     
                                               5     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                        44     Count coming in to IF
    67              2                          4     
    67              3                         40     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                        91     Count coming in to IF
    79              1                          2     
    81              1                         89     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    82                                        89     Count coming in to CASE
    84              1                          4     
    86              1                         40     
                                              45     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                        23     Count coming in to IF
    94              1                          2     
    96              1                          8     
    98              1                          4     
                                               9     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                       11     Count coming in to IF
    105             1                          2     
    107             1                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                       64     Count coming in to CASE
    119             1                          9     
    127             1                         54     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    120                                        9     Count coming in to IF
    120             1                          4     
                                               5     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                       54     Count coming in to IF
    129             1                          4     
                                              50     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         3         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_move/iDUT/iWRAP/iU_UWRP/iRX --

  File ../src/UART_rx.sv
----------------Focused Condition View-------------------
Line       96 Item    1  (start | clr_rdy)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       129 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        37         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iDUT/iWRAP/iU_UWRP/iRX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
    25              1                         31     
    28              1                          2     
    29              1                          2     
    31              1                         29     
    32              1                         29     
    37              1                         42     
    41              1                      98997     
    44              1                         97     
    48              1                          2     
    51              1                         40     
    59              1                      99003     
    62              1                          2     
    67              1                         44     
    69              1                      98952     
    77              1                         91     
    80              1                          2     
    84              1                          4     
    86              1                         40     
    92              1                         23     
    95              1                          2     
    97              1                          8     
    99              1                          4     
    103             1                         11     
    106             1                          2     
    108             1                          9     
    111             1                         64     
    113             1                         64     
    114             1                         64     
    115             1                         64     
    116             1                         64     
    121             1                          4     
    122             1                          4     
    123             1                          4     
    128             1                         54     
    130             1                          4     
    131             1                          4     
    132             1                          4     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        68         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/iWRAP/iU_UWRP/iRX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (68 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/iWRAP/iU_UWRP
=== Design Unit: work.UART
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         18        18         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/iWRAP/iU_UWRP --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =          9 
Toggled Node Count   =          9 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (18 of 18 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/iWRAP
=== Design Unit: work.UART_wrapper
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        16         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iDUT/iWRAP

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_wrapper.sv
------------------------------------IF Branch------------------------------------
    38                                        44     Count coming in to IF
    38              1                          2     
    40              1                          2     
                                              40     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    47                                        18     Count coming in to IF
    47              1                          2     
    49              1                          2     
    51              1                          7     
                                               7     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                         7     Count coming in to IF
    58              1                          2     
    60              1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    72                                        10     Count coming in to CASE
    73              1                          5     
    82              1                          4     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                         5     Count coming in to IF
    75              1                          2     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                         4     Count coming in to IF
    84              1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_move/iDUT/iWRAP --

  File ../src/UART_wrapper.sv
----------------Focused Condition View-------------------
Line       51 Item    1  (clr_cmd_rdy | rx_rdy)
Condition totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        22         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iDUT/iWRAP --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_wrapper.sv
    33              1                         41     
    36              1                         44     
    39              1                          2     
    41              1                          2     
    45              1                         18     
    48              1                          2     
    50              1                          2     
    52              1                          7     
    56              1                          7     
    59              1                          2     
    61              1                          5     
    65              1                         10     
    67              1                         10     
    68              1                         10     
    69              1                         10     
    70              1                         10     
    76              1                          2     
    77              1                          2     
    78              1                          2     
    85              1                          2     
    86              1                          2     
    87              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         46        31        15    67.39%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/iWRAP --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                cmd_data_high[0-5]           0           0                                0.00 
                                  cmd_data_high[6]           0           1                               50.00 
                                  cmd_data_high[7]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         25 
Toggled Node Count   =         17 
Untoggled Node Count =          8 

Toggle Coverage      =      67.39% (31 of 46 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/iCMD
=== Design Unit: work.cmd_proc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        48        46         2    95.83%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iDUT/iCMD

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/cmd_proc.sv
------------------------------------IF Branch------------------------------------
    47                                        15     Count coming in to IF
    47              1                          2     
    49              1                         13     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                        22     Count coming in to IF
    56              1                          2     
    58              1                          4     
    60              1                          6     
                                              10     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    65                                        33     Count coming in to IF
    65              1                          2     
    67              1                          4     
                                              27     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                       822     Count coming in to IF
    93              1                          2     
    95              1                          3     
    97              1                        405     
                                             412     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    98                                       405     Count coming in to IF
    98              1                         48     
    100             1                         24     
                                             333     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                        5     Count coming in to IF
    113             1                          2     
    114             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    114                                        3     Count coming in to IF
    114             2                    ***0***     
    115             1                          3     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                       50     Count coming in to IF
    125             1                          2     
    127             1                          4     
                                              44     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    128                                        4     Count coming in to IF
    128             1                          3     
    130             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    146                                       16     Count coming in to IF
    146             1                          2     
    148             1                         14     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    166                                      292     Count coming in to CASE
    169             1                         16     
    200             1                          4     
    207             1                        144     
    216             1                         98     
    225             1                         29     
    236             1                          1     
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    170                                       16     Count coming in to IF
    170             1                          5     
                                              11     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    173                                        5     Count coming in to CASE
    174             1                          1     
    179             1                          2     
    185             1                          1     
    191             1                          1     
    194             1                    ***0***     
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    201                                        4     Count coming in to IF
    201             1                          1     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    209                                      144     Count coming in to IF
    209             1                          3     
                                             141     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    219                                       98     Count coming in to IF
    219             1                          2     
                                              96     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    228                                       29     Count coming in to IF
    228             1                          3     
                                              26     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         4         2    66.66%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_move/iDUT/iCMD --

  File ../src/cmd_proc.sv
----------------Focused Condition View-------------------
Line       98 Item    1  (inc_frwrd & ~&frwrd[9:8])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       100 Item    1  (dec_frwrd & |frwrd)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   dec_frwrd         Y
      |frwrd         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  dec_frwrd_0           |frwrd                        
  Row   2:          1  dec_frwrd_1           |frwrd                        
  Row   3:    ***0***  |frwrd_0              dec_frwrd                     
  Row   4:          1  |frwrd_1              dec_frwrd                     

----------------Focused Condition View-------------------
Line       209 Item    1  ((error > -48) && (error < 48))
Condition totals: 1 of 2 input terms covered = 50.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (error > -48)         Y
   (error < 48)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (error > -48)_0       -                             
  Row   2:          1  (error > -48)_1       (error < 48)                  
  Row   3:    ***0***  (error < 48)_0        (error > -48)                 
  Row   4:          1  (error < 48)_1        (error > -48)                 


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      70        69         1    98.57%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iDUT/iCMD --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/cmd_proc.sv
    36              1                         43     
    37              1                         43     
    38              1                         43     
    46              1                         15     
    48              1                          2     
    50              1                         13     
    55              1                         22     
    57              1                          2     
    59              1                          4     
    61              1                          6     
    64              1                         33     
    66              1                          2     
    68              1                          4     
    71              1                         10     
    92              1                        822     
    94              1                          2     
    96              1                          3     
    99              1                         48     
    101             1                         24     
    113             1                          6     
    124             1                         50     
    126             1                          2     
    129             1                          3     
    131             1                          1     
    134             1                        196     
    145             1                         16     
    147             1                          2     
    149             1                         14     
    152             1                        292     
    154             1                        292     
    155             1                        292     
    156             1                        292     
    157             1                        292     
    158             1                        292     
    159             1                        292     
    160             1                        292     
    161             1                        292     
    162             1                        292     
    163             1                        292     
    164             1                        292     
    171             1                          5     
    175             1                          1     
    176             1                          1     
    180             1                          2     
    181             1                          2     
    182             1                          2     
    186             1                          1     
    187             1                          1     
    188             1                          1     
    192             1                          1     
    195             1                    ***0***     
    202             1                          1     
    203             1                          1     
    208             1                        144     
    210             1                          3     
    211             1                          3     
    212             1                          3     
    217             1                         98     
    218             1                         98     
    220             1                          2     
    221             1                          2     
    226             1                         29     
    227             1                         29     
    229             1                          3     
    230             1                          3     
    231             1                          3     
    232             1                          3     
    237             1                          1     
    238             1                          1     
    239             1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        194       109        85    56.18%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/iCMD --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                   dec_amount[0-9]           0           0                                0.00 
                              desired_heading[0-9]           0           1                               50.00 
                            desired_heading[10-11]           0           0                                0.00 
                                   err_nudge[9-11]           0           0                                0.00 
                                        frwrd[0-4]           0           0                                0.00 
                                   inc_amount[0-9]           0           0                                0.00 
                                         nxt_state               ENUM type       Value       Count 
                                        op_code[1]           0           1                               50.00 
                                        op_code[3]           0           0                                0.00 
                                  raw_heading[4-6]           0           1                               50.00 
                                    raw_heading[7]           0           0                                0.00 
                                         sq_cmd[0]           0           0                                0.00 
                                         sq_cmd[1]           0           1                               50.00 
                                         sq_cmd[3]           0           0                                0.00 
                                       sq_count[3]           0           0                                0.00 
                                             state               ENUM type       Value       Count 

Total Node Count     =        103 
Toggled Node Count   =         53 
Untoggled Node Count =         50 

Toggle Coverage      =      56.18% (109 of 194 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/iTL
=== Design Unit: work.TourLogic
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        71        69         2    97.18%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iDUT/iTL

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourLogic.sv
------------------------------------IF Branch------------------------------------
    30                                     64066     Count coming in to IF
    30              1                          2     
    40              1                          1     
    48              1                          1     
    52              1                       6505     
    56              1                       6481     
                                           51076     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    65                                     64065     Count coming in to IF
    65              1                          2     
    67              1                          1     
    69              1                       6505     
    71              1                       6481     
                                           51076     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                     64065     Count coming in to IF
    78              1                          2     
    80              1                          1     
    82              1                       6505     
    84              1                       6481     
                                           51076     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    91                                     64946     Count coming in to IF
    91              1                          2     
    93              1                       6505     
    95              1                      39874     
    97              1                       6481     
                                           12084     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                    13013     Count coming in to IF
    105             1                          2     
    107             1                       6505     
    109             1                       6506     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    117                                    19493     Count coming in to IF
    117             1                       6505     
                                           12988     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    125                                    24247     Count coming in to IF
    125             1                          2     
    127             1                       6505     
    129             1                       6481     
                                           11259     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    136                                    58444     Count coming in to IF
    136             1                       6505     
                                           51939     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    147                                    24169     Count coming in to IF
    147             1                          2     
    149             1                      24167     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    164                                    64949     Count coming in to CASE
    166             1                          3     
    173             1                          2     
    179             1                       6505     
    184             1                      51956     
    208             1                       6481     
    220             1                          2     
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    167                                        3     Count coming in to IF
    167             1                          1     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    187                                    51956     Count coming in to IF
    187             1                       6505     
    198             1                      39874     
    202             1                       5577     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    189                                     6505     Count coming in to IF
    189             1                          1     
    193             1                       6504     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    211                                     6481     Count coming in to IF
    211             1                        904     
    215             1                       5577     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    238                                    52040     Count coming in to IF
    238             1                      22469     
                                           29571     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    239                                    22469     Count coming in to IF
    239             1                       6525     
                                           15944     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    261                                    94000     Count coming in to CASE
    262             1                      12505     
    265             1                      11514     
    268             1                      11007     
    271             1                      11935     
    274             1                      11869     
    277             1                      11634     
    280             1                      11589     
    283             1                      11947     
                                         ***0***     All False Count
Branch totals: 8 hits of 9 branches = 88.88%

------------------------------------CASE Branch------------------------------------
    301                                    76338     Count coming in to CASE
    302             1                      10973     
    305             1                       9775     
    308             1                       8638     
    311             1                       9566     
    314             1                      10337     
    317             1                       9895     
    320             1                       8398     
    323             1                       8756     
                                         ***0***     All False Count
Branch totals: 8 hits of 9 branches = 88.88%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         5         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_move/iDUT/iTL --

  File ../src/TourLogic.sv
----------------Focused Condition View-------------------
Line       189 Item    1  (move_num == 23)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       198 Item    1  (move_try != 128)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       211 Item    1  (last_move[move_num-1] == 128)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       238 Item    1  (((xpos + off_x(try)) < 5) && ((ypos + off_y(try)) < 5))
Condition totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      99        99         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iDUT/iTL --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourLogic.sv
    28              1                      64066     
    33              1                          2     
    33              2                         10     
    34              1                         10     
    34              2                         50     
    35              1                         50     
    42              1                          1     
    42              2                          5     
    43              1                          5     
    43              2                         25     
    44              1                         25     
    50              1                          1     
    54              1                       6505     
    57              1                       6481     
    63              1                      64065     
    66              1                          2     
    68              1                          1     
    70              1                       6505     
    72              1                       6481     
    76              1                      64065     
    79              1                          2     
    81              1                          1     
    83              1                       6505     
    85              1                       6481     
    89              1                      64946     
    92              1                          2     
    94              1                       6505     
    96              1                      39874     
    98              1                       6481     
    103             1                      13013     
    106             1                          2     
    108             1                       6505     
    110             1                       6506     
    115             1                      19493     
    118             1                       6505     
    123             1                      24247     
    126             1                          2     
    128             1                       6505     
    130             1                       6481     
    134             1                      58444     
    137             1                       6505     
    146             1                      24169     
    148             1                          2     
    150             1                      24167     
    154             1                      64949     
    156             1                      64949     
    157             1                      64949     
    158             1                      64949     
    159             1                      64949     
    160             1                      64949     
    161             1                      64949     
    162             1                      64949     
    163             1                      64949     
    169             1                          1     
    170             1                          1     
    174             1                          2     
    175             1                          2     
    180             1                       6505     
    181             1                       6505     
    186             1                      51956     
    188             1                       6505     
    190             1                          1     
    191             1                          1     
    195             1                       6504     
    199             1                      39874     
    204             1                       5577     
    209             1                       6481     
    210             1                       6481     
    213             1                        904     
    217             1                       5577     
    221             1                          2     
    225             1                       6017     
    235             1                       6505     
    236             1                       6505     
    237             1                       6505     
    237             2                      52040     
    240             1                       6525     
    243             1                      52040     
    245             1                       6505     
    257             1                      94000     
    263             1                      12505     
    266             1                      11514     
    269             1                      11007     
    272             1                      11935     
    275             1                      11869     
    278             1                      11634     
    281             1                      11589     
    284             1                      11947     
    287             1                      94000     
    299             1                      76338     
    303             1                      10973     
    306             1                       9775     
    309             1                       8638     
    312             1                       9566     
    315             1                      10337     
    318             1                       9895     
    321             1                       8398     
    324             1                       8756     
    327             1                      76338     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        128        64        64    50.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/iTL --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                         nxt_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 
                                           x[0-31]           0           0                                0.00 

Total Node Count     =         69 
Toggled Node Count   =         37 
Untoggled Node Count =         32 

Toggle Coverage      =      50.00% (64 of 128 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/iTC
=== Design Unit: work.TourCmd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        39        31         8    79.48%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iDUT/iTC

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourCmd.sv
------------------------------------IF Branch------------------------------------
    58                                         7     Count coming in to IF
    58              1                          2     
    60              1                          1     
    62              1                          1     
                                               3     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    71                                         4     Count coming in to IF
    71              1                          2     
    73              1                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    74                                         2     Count coming in to IF
    74              1                    ***0***     
    76              1                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    86                                         3     Count coming in to CASE
    87              1                          1     
    92              1                    ***0***     
    97              1                    ***0***     
    102             1                    ***0***     
    107             1                          1     
    112             1                    ***0***     
    117             1                    ***0***     
    122             1                    ***0***     
    127             1                          1     
Branch totals: 3 hits of 9 branches = 33.33%

------------------------------------IF Branch------------------------------------
    135                                        5     Count coming in to IF
    135             1                          2     
    135             2                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    137                                       44     Count coming in to IF
    137             1                          3     
    137             2                         41     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    147                                        9     Count coming in to IF
    147             1                          2     
    149             1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    162                                       27     Count coming in to CASE
    172             1                          6     
    180             1                          3     
    188             1                          3     
    197             1                          4     
    164             1                         11     
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    165                                       11     Count coming in to IF
    165             1                          1     
                                              10     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    175                                        6     Count coming in to IF
    175             1                          2     
                                               4     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    182                                        3     Count coming in to IF
    182             1                          1     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    192                                        3     Count coming in to IF
    192             1                          1     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    200                                        4     Count coming in to IF
    200             1                    ***0***     
    202             1                          2     
                                               2     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         1         4    20.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_move/iDUT/iTC --

  File ../src/TourCmd.sv
----------------Focused Condition View-------------------
Line       74 Item    1  (mv_indx == 23)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (mv_indx == 23)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (mv_indx == 23)_0     -                             
  Row   2:    ***0***  (mv_indx == 23)_1     -                             

----------------Focused Condition View-------------------
Line       200 Item    1  (send_resp & (mv_indx == 23))
Condition totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
        send_resp         N  No hits                  Hit '_0' and '_1'
  (mv_indx == 23)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  send_resp_0           (mv_indx == 23)               
  Row   2:    ***0***  send_resp_1           (mv_indx == 23)               
  Row   3:          1  (mv_indx == 23)_0     send_resp                     
  Row   4:    ***0***  (mv_indx == 23)_1     send_resp                     

----------------Focused Condition View-------------------
Line       202 Item    1  (send_resp & (mv_indx < 23))
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
       send_resp         Y
  (mv_indx < 23)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  send_resp_0           (mv_indx < 23)                
  Row   2:          1  send_resp_1           (mv_indx < 23)                
  Row   3:    ***0***  (mv_indx < 23)_0      send_resp                     
  Row   4:          1  (mv_indx < 23)_1      send_resp                     


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      58        44        14    75.86%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iDUT/iTC --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/TourCmd.sv
    42              1                          3     
    56              1                          7     
    59              1                          2     
    61              1                          1     
    63              1                          1     
    70              1                          4     
    72              1                          2     
    75              1                    ***0***     
    77              1                          2     
    85              1                          3     
    88              1                          1     
    89              1                          1     
    93              1                    ***0***     
    94              1                    ***0***     
    98              1                    ***0***     
    99              1                    ***0***     
    103             1                    ***0***     
    104             1                    ***0***     
    108             1                          1     
    109             1                          1     
    113             1                    ***0***     
    114             1                    ***0***     
    118             1                    ***0***     
    119             1                    ***0***     
    123             1                    ***0***     
    124             1                    ***0***     
    128             1                          1     
    129             1                          1     
    135             1                          6     
    137             1                         45     
    146             1                          9     
    148             1                          2     
    150             1                          7     
    153             1                         27     
    155             1                         27     
    156             1                         27     
    157             1                         27     
    158             1                         27     
    159             1                         27     
    160             1                         27     
    166             1                          1     
    167             1                          1     
    168             1                          1     
    173             1                          6     
    174             1                          6     
    176             1                          2     
    181             1                          3     
    183             1                          1     
    184             1                          1     
    189             1                          3     
    190             1                          3     
    191             1                          3     
    193             1                          1     
    198             1                          4     
    199             1                          4     
    201             1                    ***0***     
    203             1                          2     
    204             1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        150        62        88    41.33%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/iTC --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                          X_cmd[0]           0           1                               50.00 
                                        X_cmd[1-3]           0           0                                0.00 
                                        X_cmd[4-9]           0           1                               50.00 
                                      X_cmd[10-11]           0           0                                0.00 
                                      X_cmd[12-13]           0           1                               50.00 
                                      X_cmd[14-15]           0           0                                0.00 
                                          Y_cmd[0]           0           0                                0.00 
                                          Y_cmd[1]           0           1                               50.00 
                                        Y_cmd[2-3]           0           0                                0.00 
                                       Y_cmd[4-10]           0           1                               50.00 
                                      Y_cmd[11-12]           0           0                                0.00 
                                         Y_cmd[13]           0           1                               50.00 
                                      Y_cmd[14-15]           0           0                                0.00 
                                     cmd_TOUR[2-3]           0           0                                0.00 
                                    cmd_TOUR[4-10]           0           1                               50.00 
                                      cmd_TOUR[11]           0           0                                0.00 
                                      cmd_TOUR[13]           0           1                               50.00 
                                   cmd_TOUR[14-15]           0           0                                0.00 
                                      encoded_move               ENUM type       Value       Count 
                                                                      N2E1           0        0.00 
                                                                      W2N1           0        0.00 
                                                                      W2S1           0        0.00 
                                                                      S2E1           0        0.00 
                                                                      E2S1           0        0.00 
                                                                      E2N1           0        0.00 
                                        mv_indx[0]           0           1                               50.00 
                                      mv_indx[1-4]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                           resp[0]           1           0                               50.00 
                                           resp[1]           0           1                               50.00 
                                           resp[2]           1           0                               50.00 
                                         resp[3-4]           0           1                               50.00 
                                           resp[5]           1           0                               50.00 
                                           resp[6]           0           1                               50.00 
                                           resp[7]           1           0                               50.00 
                                             state               ENUM type       Value       Count 
                                             usurp           0           1                               50.00 

Total Node Count     =         84 
Toggled Node Count   =         19 
Untoggled Node Count =         65 

Toggle Coverage      =      41.33% (62 of 150 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/iNEMO/iSPI
=== Design Unit: work.SPI_mnrch
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        35        35         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iDUT/iNEMO/iSPI

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_mnrch.sv
------------------------------------IF Branch------------------------------------
    27                                     27645     Count coming in to IF
    27              1                          2     
    29              1                        813     
    31              1                      13008     
                                           13822     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                   6703152     Count coming in to IF
    40              1                          5     
    42              1                    6280387     
    44              1                     422760     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                     30423     Count coming in to IF
    56              1                      13008     
                                           17415     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                     30508     Count coming in to IF
    62              1                          2     
    64              1                        813     
    66              1                      13008     
                                           16685     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                      2848     Count coming in to IF
    76              1                          2     
    80              1                        813     
    84              1                        813     
                                            1220     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    92                                     28459     Count coming in to IF
    92              1                          2     
    94              1                      28457     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                    55693     Count coming in to CASE
    108             1                       1626     
    112             1                      26016     
    118             1                      25203     
    128             1                       1626     
    138             1                       1222     
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                     1626     Count coming in to IF
    109             1                        813     
                                             813     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                    26016     Count coming in to IF
    113             1                      13008     
                                           13008     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    119                                    25203     Count coming in to IF
    119             1                        813     
    123             1                      12195     
                                           12195     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    131                                     1626     Count coming in to IF
    131             1                        813     
                                             813     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    140                                     1222     Count coming in to IF
    140             1                        813     
                                             409     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        47         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iDUT/iNEMO/iSPI --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_mnrch.sv
    26              1                      27645     
    28              1                          2     
    30              1                        813     
    32              1                      13008     
    39              1                    6703152     
    41              1                          5     
    43              1                    6280387     
    45              1                     422760     
    51              1                     423575     
    52              1                     423575     
    55              1                      30423     
    57              1                      13008     
    61              1                      30508     
    63              1                          2     
    65              1                        813     
    67              1                      13008     
    75              1                       2848     
    77              1                          2     
    78              1                          2     
    81              1                        813     
    82              1                        813     
    85              1                        813     
    86              1                        813     
    91              1                      28459     
    93              1                          2     
    95              1                      28457     
    99              1                      55693     
    100             1                      55693     
    101             1                      55693     
    102             1                      55693     
    103             1                      55693     
    104             1                      55693     
    105             1                      55693     
    110             1                        813     
    114             1                      13008     
    115             1                      13008     
    120             1                        813     
    121             1                        813     
    124             1                      12195     
    125             1                      12195     
    132             1                        813     
    133             1                        813     
    134             1                        813     
    139             1                       1222     
    141             1                        813     
    142             1                        813     
    143             1                        813     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        114       114         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/iNEMO/iSPI --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         62 
Toggled Node Count   =         62 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (114 of 114 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/iNEMO/iINT
=== Design Unit: work.inertial_integrator
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        34        32         2    94.11%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iDUT/iNEMO/iINT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inertial_integrator.sv
------------------------------------IF Branch------------------------------------
    57                                       810     Count coming in to IF
    57              1                          2     
    59              1                        808     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    76                                       817     Count coming in to CASE
    77              1                          8     
    85              1                         18     
    94              1                        791     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                         8     Count coming in to IF
    78              1                          1     
    82              1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    87                                        18     Count coming in to IF
    87              1                          1     
    91              1                         17     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                       791     Count coming in to IF
    96              1                    ***0***     
    100             1                        791     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    112                                      628     Count coming in to IF
    112             1                        611     
    112             2                         17     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    121                                     1218     Count coming in to IF
    121             1                        405     
                                             813     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    122                                      405     Count coming in to IF
    122             1                        394     
    122             2                         11     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    130                                       21     Count coming in to IF
    130             1                          2     
    132             1                          1     
    134             1                          8     
                                              10     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    146                                     1623     Count coming in to IF
    146             1                          2     
    150             1                       1621     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    156                                        7     Count coming in to IF
    156             1                          2     
    157             1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    157                                        5     Count coming in to IF
    157             2                    ***0***     
    158             1                          5     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    165                                      823     Count coming in to IF
    165             1                          2     
    167             1                          2     
    169             1                        396     
                                             423     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    184                                      402     Count coming in to IF
    184             1                          2     
    186             1                          1     
                                             399     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       9         4         5    44.44%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_move/iDUT/iNEMO/iINT --

  File ../src/inertial_integrator.sv
----------------Focused Condition View-------------------
Line       156 Item    1  ((~rghtIR & compensate_offset) & lftIR)
Condition totals: 1 of 3 input terms covered = 33.33%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
             rghtIR         N  '_1' not hit             Hit '_1'
  compensate_offset         N  '_0' not hit             Hit '_0'
              lftIR         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rghtIR_0              (lftIR && compensate_offset)  
  Row   2:    ***0***  rghtIR_1              (lftIR && compensate_offset)  
  Row   3:    ***0***  compensate_offset_0   (lftIR && ~rghtIR)            
  Row   4:          1  compensate_offset_1   (lftIR && ~rghtIR)            
  Row   5:          1  lftIR_0               (~rghtIR & compensate_offset) 
  Row   6:          1  lftIR_1               (~rghtIR & compensate_offset) 

----------------Focused Condition View-------------------
Line       157 Item    1  ((~lftIR & compensate_offset) & rghtIR)
Condition totals: 0 of 3 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
              lftIR         N  No hits                  Hit '_0' and '_1'
  compensate_offset         N  No hits                  Hit '_0' and '_1'
             rghtIR         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_0               (rghtIR && compensate_offset) 
  Row   2:    ***0***  lftIR_1               (rghtIR && compensate_offset) 
  Row   3:    ***0***  compensate_offset_0   (rghtIR && ~lftIR)            
  Row   4:    ***0***  compensate_offset_1   (rghtIR && ~lftIR)            
  Row   5:          1  rghtIR_0              (~lftIR & compensate_offset)  
  Row   6:    ***0***  rghtIR_1              (~lftIR & compensate_offset)  

----------------Focused Condition View-------------------
Line       169 Item    1  (vld_ff2 && (~compensate_offset || moving))
Condition totals: 3 of 3 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      50        47         3    94.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iDUT/iNEMO/iINT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inertial_integrator.sv
    56              1                        810     
    58              1                          2     
    60              1                        808     
    65              1                        817     
    69              1                        817     
    70              1                        817     
    71              1                        817     
    72              1                        817     
    73              1                        817     
    74              1                        817     
    79              1                          1     
    80              1                          1     
    81              1                          1     
    83              1                          7     
    86              1                         18     
    88              1                          1     
    89              1                          1     
    90              1                          1     
    92              1                         17     
    95              1                        791     
    97              1                    ***0***     
    98              1                    ***0***     
    99              1                    ***0***     
    101             1                        791     
    111             1                        628     
    112             1                        628     
    119             1                        629     
    120             1                       1218     
    122             1                        405     
    129             1                         21     
    131             1                          2     
    133             1                          1     
    135             1                          8     
    138             1                         10     
    145             1                       1623     
    147             1                          2     
    148             1                          2     
    149             1                          2     
    151             1                       1621     
    152             1                       1621     
    153             1                       1621     
    156             1                          9     
    164             1                        823     
    166             1                          2     
    168             1                          2     
    176             1                        396     
    183             1                        402     
    185             1                          2     
    193             1                          1     
    202             1                        400     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        328       213       115    64.93%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/iNEMO/iINT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                 compensate_offset           0           1                               50.00 
                                      enough_smpls           0           1                               50.00 
                                            nstate               ENUM type       Value       Count 
                                                                   RUNNING           0        0.00 
                                 raw_heading[0-12]           0           0                                0.00 
                                      smpl_cntr[3]           0           1                               50.00 
                                   smpl_cntr[4-11]           0           0                                0.00 
                                             state               ENUM type       Value       Count 
                                  yaw_fusion[0-11]           0           0                                0.00 
                                 yaw_fusion[14-18]           0           0                                0.00 
                                        yaw_off[0]           0           0                                0.00 
                                        yaw_off[1]           0           1                               50.00 
                                      yaw_off[2-3]           0           0                                0.00 
                                        yaw_off[4]           0           1                               50.00 
                                        yaw_off[5]           0           0                                0.00 
                                        yaw_off[6]           0           1                               50.00 
                                     yaw_off[7-18]           0           0                                0.00 

Total Node Count     =        167 
Toggled Node Count   =        106 
Untoggled Node Count =         61 

Toggle Coverage      =      64.93% (213 of 328 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/iNEMO
=== Design Unit: work.inert_intf
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        32        32         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iDUT/iNEMO

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inert_intf.sv
------------------------------------IF Branch------------------------------------
    64                                      1623     Count coming in to IF
    64              1                          2     
    67              1                       1621     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                   6703152     Count coming in to IF
    75              1                          5     
    77              1                    6703147     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                     12336     Count coming in to IF
    83              1                          2     
    85              1                        405     
                                           11929     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    90                                     11931     Count coming in to IF
    90              1                          2     
    92              1                        405     
                                           11524     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    104                                     2844     Count coming in to IF
    104             1                          2     
    106             1                       2842     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                  6706395     Count coming in to CASE
    119             1                      65537     
    127             1                        523     
    135             1                        523     
    143             1                    6214965     
    151             1                     212220     
    160             1                     211815     
    167             1                        810     
                                               2     All False Count
Branch totals: 8 hits of 8 branches = 100.00%

------------------------------------IF Branch------------------------------------
    121                                    65537     Count coming in to IF
    121             1                          1     
                                           65536     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                      523     Count coming in to IF
    129             1                          2     
                                             521     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    137                                      523     Count coming in to IF
    137             1                          2     
                                             521     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    145                                  6214965     Count coming in to IF
    145             1                        810     
                                         6214155     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    153                                   212220     Count coming in to IF
    153             1                        810     
                                          211410     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    161                                   211815     Count coming in to IF
    161             1                        810     
                                          211005     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      45        45         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iDUT/iNEMO --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/inert_intf.sv
    63              1                       1623     
    65              1                          2     
    66              1                          2     
    68              1                       1621     
    69              1                       1621     
    74              1                    6703152     
    76              1                          5     
    78              1                    6703147     
    82              1                      12336     
    84              1                          2     
    86              1                        405     
    89              1                      11931     
    91              1                          2     
    93              1                        405     
    96              1                        628     
    103             1                       2844     
    105             1                          2     
    107             1                       2842     
    110             1                    6706395     
    111             1                    6706395     
    112             1                    6706395     
    113             1                    6706395     
    114             1                    6706395     
    115             1                    6706395     
    116             1                    6706395     
    120             1                      65537     
    122             1                          1     
    123             1                          1     
    128             1                        523     
    130             1                          2     
    131             1                          2     
    136             1                        523     
    138             1                          2     
    139             1                          2     
    144             1                    6214965     
    146             1                        810     
    147             1                        810     
    152             1                     212220     
    154             1                        810     
    155             1                        810     
    156             1                        810     
    162             1                        810     
    163             1                        810     
    168             1                        810     
    169             1                        810     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        188       174        14    92.55%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/iNEMO --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            cmd[0]           0           0                                0.00 
                                            cmd[1]           1           0                               50.00 
                                          cmd[2-4]           0           0                                0.00 
                                            cmd[7]           0           0                                0.00 
                                           cmd[11]           1           0                               50.00 
                                           cmd[14]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =        101 
Toggled Node Count   =         93 
Untoggled Node Count =          8 

Toggle Coverage      =      92.55% (174 of 188 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/iCNTRL
=== Design Unit: work.PID
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        34        33         1    97.05%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iDUT/iCNTRL

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PID.sv
------------------------------------IF Branch------------------------------------
    36                                       195     Count coming in to IF
    36              1                         67     
    37              1                        128     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                       128     Count coming in to IF
    37              2                          5     
    38              1                        123     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    47                                       127     Count coming in to IF
    47              1                          2     
    49              1                        125     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    73                                       813     Count coming in to IF
    73              1                          2     
    75              1                        811     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                       938     Count coming in to IF
    79              1                        317     
    79              2                        621     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                         7     Count coming in to IF
    96              1                          2     
    98              1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    103                                      130     Count coming in to IF
    103             1                          2     
    106             1                        108     
    108             1                         20     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    125                                      819     Count coming in to IF
    125             1                          2     
    129             1                        405     
                                             412     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    142                                      122     Count coming in to IF
    142             1                          2     
    144             1                        120     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    151                                      243     Count coming in to IF
    151             1                          8     
    152             1                        235     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    152                                      235     Count coming in to IF
    152             2                          1     
    153             1                        234     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    180                                      289     Count coming in to IF
    180             1                          2     
    185             1                        287     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    212                                      353     Count coming in to IF
    212             1                          9     
    212             2                        344     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    218                                      354     Count coming in to IF
    218             1                    ***0***     
    218             2                        354     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    224                                      350     Count coming in to IF
    224             1                        340     
    224             2                         10     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    225                                      358     Count coming in to IF
    225             1                        348     
    225             2                         10     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      14        12         2    85.71%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_move/iDUT/iCNTRL --

  File ../src/PID.sv
----------------Focused Condition View-------------------
Line       36 Item    1  (error[11] & ~&error[10:9])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       37 Item    1  (~error[11] & |error[10:9])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       79 Item    1  (err_vld_p & ~I_overflow)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       151 Item    1  (D_diff[9] & ~&D_diff[8:6])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       152 Item    1  (~D_diff[9] & |D_diff[8:6])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       212 Item    1  (~PID_term[13] & lft_spd_raw[10])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       218 Item    1  (PID_term[13] & rght_spd_raw[10])
Condition totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
      PID_term[13]         N  '_1' not hit             Hit '_1'
  rght_spd_raw[10]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  PID_term[13]_0        rght_spd_raw[10]              
  Row   2:    ***0***  PID_term[13]_1        rght_spd_raw[10]              
  Row   3:          1  rght_spd_raw[10]_0    PID_term[13]                  
  Row   4:    ***0***  rght_spd_raw[10]_1    PID_term[13]                  


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        47         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iDUT/iCNTRL --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PID.sv
    36              1                        196     
    46              1                        127     
    48              1                          2     
    50              1                        125     
    52              1                        126     
    62              1                        126     
    64              1                        228     
    72              1                        813     
    74              1                          2     
    76              1                        811     
    79              1                        939     
    81              1                        103     
    95              1                          7     
    97              1                          2     
    99              1                          5     
    102             1                        130     
    104             1                          2     
    107             1                        108     
    109             1                         20     
    123             1                        819     
    126             1                          2     
    127             1                          2     
    130             1                        405     
    131             1                        405     
    141             1                        122     
    143             1                          2     
    145             1                        120     
    148             1                        244     
    151             1                        244     
    156             1                        240     
    163             1                         47     
    164             1                        240     
    179             1                        289     
    181             1                          2     
    182             1                          2     
    183             1                          2     
    186             1                        287     
    187             1                        287     
    188             1                        287     
    192             1                        288     
    199             1                         74     
    209             1                        361     
    212             1                        355     
    215             1                        361     
    218             1                        355     
    224             1                        351     
    225             1                        359     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        706       669        37    94.75%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/iCNTRL --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       P_term[0-2]           0           0                                0.00 
                                     P_term_p[0-2]           0           0                                0.00 
                                        frwrd[0-4]           0           0                                0.00 
                                   frwrd_z_ex[0-4]           0           0                                0.00 
                                    frwrd_z_ex[10]           0           0                                0.00 
                                      rght_spd[10]           0           0                                0.00 
                                             rst_n           0           1                               50.00 

Total Node Count     =        353 
Toggled Node Count   =        334 
Untoggled Node Count =         19 

Toggle Coverage      =      94.75% (669 of 706 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/iMTR/LModulator
=== Design Unit: work.PWM11
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iDUT/iMTR/LModulator

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
------------------------------------IF Branch------------------------------------
    17                                   6703152     Count coming in to IF
    17              1                          5     
    19              1                    6703147     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    34                                   6703149     Count coming in to IF
    34              1                          2     
    36              1                    6703147     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                   6703147     Count coming in to IF
    37              1                    4197773     
    39              1                    2505374     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_move/iDUT/iMTR/LModulator --

  File ../src/PWM11.sv
----------------Focused Condition View-------------------
Line       37 Item    1  (cnt < duty)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iDUT/iMTR/LModulator --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
    15              1                    6703152     
    18              1                          5     
    20              1                    6703147     
    32              1                    6703149     
    35              1                          2     
    38              1                    4197773     
    40              1                    2505374     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         26        26         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/iMTR/LModulator --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         13 
Toggled Node Count   =         13 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (26 of 26 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/iMTR/RModulator
=== Design Unit: work.PWM11
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iDUT/iMTR/RModulator

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
------------------------------------IF Branch------------------------------------
    17                                   6703152     Count coming in to IF
    17              1                          5     
    19              1                    6703147     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    34                                   6703149     Count coming in to IF
    34              1                          2     
    36              1                    6703147     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                   6703147     Count coming in to IF
    37              1                    5084641     
    39              1                    1618506     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_move/iDUT/iMTR/RModulator --

  File ../src/PWM11.sv
----------------Focused Condition View-------------------
Line       37 Item    1  (cnt < duty)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iDUT/iMTR/RModulator --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/PWM11.sv
    15              1                    6703152     
    18              1                          5     
    20              1                    6703147     
    32              1                    6703149     
    35              1                          2     
    38              1                    5084641     
    40              1                    1618506     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         26        26         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/iMTR/RModulator --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         13 
Toggled Node Count   =         13 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (26 of 26 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/iMTR
=== Design Unit: work.MtrDrv
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iDUT/iMTR --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/MtrDrv.sv
    15              1                        341     
    16              1                        349     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44        42         2    95.45%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/iMTR --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                         Rduty[10]           0           0                                0.00 

Total Node Count     =         22 
Toggled Node Count   =         21 
Untoggled Node Count =          1 

Toggle Coverage      =      95.45% (42 of 44 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/iIR/iDUTY
=== Design Unit: work.PWM3
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iDUT/iIR/iDUTY

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
------------------------------------IF Branch------------------------------------
    142                                  6703152     Count coming in to IF
    142             1                          5     
    144             1                    6703147     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    154                                  1728270     Count coming in to IF
    154             1                          2     
    156             1                    1623308     
    158             1                      52480     
                                           52480     All False Count
Branch totals: 4 hits of 4 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iDUT/iIR/iDUTY --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
    141             1                    6703152     
    143             1                          5     
    145             1                    6703147     
    148             1                    6703969     
    153             1                    1728270     
    155             1                          2     
    157             1                    1623308     
    159             1                      52480     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12        12         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/iIR/iDUTY --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =          6 
Toggled Node Count   =          6 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (12 of 12 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/iIR
=== Design Unit: work.IR_intf
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        22        22         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iDUT/iIR

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
------------------------------------IF Branch------------------------------------
    27                                   6703152     Count coming in to IF
    27              1                          5     
    29              1                    6703147     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    48                                       823     Count coming in to IF
    48              1                          2     
    50              1                        821     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                       827     Count coming in to IF
    57              1                          2     
    60              1                        410     
                                             415     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    69                                       823     Count coming in to IF
    69              1                          2     
    72              1                        410     
                                             411     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                    917518     Count coming in to IF
    82              1                          2     
    84              1                         12     
    86              1                     917497     
                                               7     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                       847     Count coming in to IF
    93              1                          2     
    96              1                        410     
                                             435     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    106                                      836     Count coming in to IF
    106             1                          2     
    108             1                        354     
                                             480     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                      820     Count coming in to IF
    113             1                        410     
    113             2                        410     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_move/iDUT/iIR --

  File ../src/IR_intf.sv
----------------Focused Condition View-------------------
Line       108 Item    1  (smpl_IRs_FF1 && blankover)
Condition totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      32        32         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iDUT/iIR --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/IR_intf.sv
    26              1                    6703152     
    28              1                          5     
    30              1                    6703147     
    33              1                    6703148     
    34              1                    6703148     
    35              1                     917505     
    47              1                        823     
    49              1                          2     
    51              1                        821     
    56              1                        827     
    58              1                          2     
    59              1                          2     
    61              1                        410     
    62              1                        410     
    68              1                        823     
    70              1                          2     
    71              1                          2     
    73              1                        410     
    74              1                        410     
    81              1                     917518     
    83              1                          2     
    85              1                         12     
    87              1                     917497     
    92              1                        847     
    94              1                          2     
    95              1                          2     
    97              1                        410     
    98              1                        410     
    105             1                        836     
    107             1                          2     
    109             1                        354     
    113             1                        821     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        110        92        18    83.63%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/iIR --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                             blanking_timer[17-22]           0           0                                0.00 
                                           duty[1]           0           0                                0.00 
                                            rghtIR           0           0                                0.00 
                                        rghtIR_FF1           0           0                                0.00 

Total Node Count     =         55 
Toggled Node Count   =         46 
Untoggled Node Count =          9 

Toggle Coverage      =      83.63% (92 of 110 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT/ICHRG
=== Design Unit: work.charge
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        39        39         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iDUT/ICHRG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/charge.sv
------------------------------------IF Branch------------------------------------
    37                                   6703152     Count coming in to IF
    37              1                          5     
    39              1                    3068080     
    41              1                    3635067     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    60                                   6703152     Count coming in to IF
    60              1                          5     
    62              1                    3070929     
    64              1                    3632218     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                   3635077     Count coming in to IF
    78              1                          2     
    80              1                    3635075     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    81                                   3635075     Count coming in to IF
    81              1                    1817625     
    83              1                    1817450     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    90                                        11     Count coming in to IF
    90              1                          2     
    92              1                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    104                                  3635081     Count coming in to CASE
    107             1                          6     
    115             1                     559245     
    128             1                     559242     
    139             1                     559242     
    150             1                     838862     
    161             1                     279622     
    172             1                     838862     
Branch totals: 7 hits of 7 branches = 100.00%

------------------------------------IF Branch------------------------------------
    110                                        6     Count coming in to IF
    110             1                          2     
                                               4     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    117                                   559245     Count coming in to IF
    117             1                          1     
    122             1                        262     
                                          558982     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    130                                   559242     Count coming in to IF
    130             1                          1     
    135             1                        350     
                                          558891     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    141                                   559242     Count coming in to IF
    141             1                          1     
    146             1                        441     
                                          558800     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    152                                   838862     Count coming in to IF
    152             1                          1     
    157             1                        788     
                                          838073     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    163                                   279622     Count coming in to IF
    163             1                          1     
    168             1                        220     
                                          279401     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    174                                   838862     Count coming in to IF
    174             1                          1     
    179             1                        788     
                                          838073     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      13        13         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_move/iDUT/ICHRG --

  File ../src/charge.sv
----------------Focused Condition View-------------------
Line       81 Item    1  (freq_cnt < duty)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       117 Item    1  (clk_cntr >= 8388608)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       122 Item    1  (freq_cnt >= 31888)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       130 Item    1  (clk_cntr >= 8388608)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       135 Item    1  (freq_cnt >= 23900)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       141 Item    1  (clk_cntr >= 8388608)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       146 Item    1  (freq_cnt >= 18961)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       152 Item    1  (clk_cntr >= 12582912)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       157 Item    1  (freq_cnt >= 15944)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       163 Item    1  (clk_cntr >= 4194304)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       168 Item    1  (freq_cnt >= 18961)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       174 Item    1  (clk_cntr >= 12582912)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       179 Item    1  (freq_cnt >= 15944)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      53        53         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iDUT/ICHRG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/charge.sv
    36              1                    6703152     
    38              1                          5     
    40              1                    3068080     
    42              1                    3635067     
    59              1                    6703152     
    61              1                          5     
    63              1                    3070929     
    65              1                    3632218     
    77              1                    3635077     
    79              1                          2     
    82              1                    1817625     
    84              1                    1817450     
    89              1                         11     
    91              1                          2     
    93              1                          9     
    96              1                    3635081     
    99              1                    3635081     
    100             1                    3635081     
    101             1                    3635081     
    102             1                    3635081     
    108             1                          6     
    109             1                          6     
    111             1                          2     
    116             1                     559245     
    118             1                          1     
    119             1                          1     
    120             1                          1     
    123             1                        262     
    129             1                     559242     
    131             1                          1     
    132             1                          1     
    133             1                          1     
    136             1                        350     
    140             1                     559242     
    142             1                          1     
    143             1                          1     
    144             1                          1     
    147             1                        441     
    151             1                     838862     
    153             1                          1     
    154             1                          1     
    155             1                          1     
    158             1                        788     
    162             1                     279622     
    164             1                          1     
    165             1                          1     
    166             1                          1     
    169             1                        220     
    173             1                     838862     
    175             1                          1     
    176             1                          1     
    177             1                          1     
    180             1                        788     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        220       129        91    58.63%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT/ICHRG --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                   clk_cntr[24-31]           0           0                                0.00 
                                           duty[0]           0           0                                0.00 
                                           duty[4]           0           0                                0.00 
                                       duty[14-31]           0           0                                0.00 
                                   freq_cnt[15-31]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                             rst_n           0           1                               50.00 
                                             state               ENUM type       Value       Count 

Total Node Count     =        117 
Toggled Node Count   =         71 
Untoggled Node Count =         46 

Toggle Coverage      =      58.63% (129 of 220 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iDUT
=== Design Unit: work.KnightsTour
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        250       181        69    72.40%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iDUT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                         cmd[8-10]           0           1                               50.00 
                                           cmd[11]           0           0                                0.00 
                                           cmd[13]           0           1                               50.00 
                                           cmd[15]           0           0                                0.00 
                                    cmd_UART[8-13]           0           0                                0.00 
                                      cmd_UART[14]           0           1                               50.00 
                                      cmd_UART[15]           0           0                                0.00 
                                        frwrd[0-4]           0           0                                0.00 
                                           move[0]           1           0                               50.00 
                                         move[1-3]           0           0                                0.00 
                                           move[4]           0           1                               50.00 
                                         move[5-7]           0           0                                0.00 
                                        mv_indx[0]           0           1                               50.00 
                                      mv_indx[1-4]           0           0                                0.00 
                                           resp[0]           1           0                               50.00 
                                           resp[1]           0           1                               50.00 
                                           resp[2]           1           0                               50.00 
                                         resp[3-4]           0           1                               50.00 
                                           resp[5]           1           0                               50.00 
                                           resp[6]           0           1                               50.00 
                                           resp[7]           1           0                               50.00 
                                            rghtIR           0           0                                0.00 
                                      rght_spd[10]           0           0                                0.00 
                                             rst_n           0           1                               50.00 

Total Node Count     =        125 
Toggled Node Count   =         82 
Untoggled Node Count =         43 

Toggle Coverage      =      72.40% (181 of 250 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iRMT/iU_RCOM/iTX
=== Design Unit: work.UART_tx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        28         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iRMT/iU_RCOM/iTX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
------------------------------------IF Branch------------------------------------
    33                                        92     Count coming in to IF
    33              1                          2     
    36              1                         90     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    37                                        90     Count coming in to CASE
    39              1                          4     
    41              1                         40     
                                              46     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                    104211     Count coming in to IF
    51              1                          2     
    53              1                     104209     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    54                                    104209     Count coming in to CASE
    56              1                         44     
    58              1                     104160     
                                               5     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    68                                        91     Count coming in to IF
    68              1                          2     
    70              1                         89     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    71                                        89     Count coming in to CASE
    73              1                          4     
    75              1                         40     
                                              45     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                        17     Count coming in to IF
    83              1                          2     
    85              1                          4     
    87              1                          4     
                                               7     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                        11     Count coming in to IF
    94              1                          2     
    96              1                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    107                                       52     Count coming in to CASE
    108             1                          7     
    114             1                         44     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                        7     Count coming in to IF
    109             1                          4     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    115                                       44     Count coming in to IF
    115             1                          4     
    118             1                         40     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_move/iRMT/iU_RCOM/iTX --

  File ../src/UART_tx.sv
----------------Focused Condition View-------------------
Line       115 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        30         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iRMT/iU_RCOM/iTX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_tx.sv
    28              1                     104202     
    31              1                         92     
    35              1                          2     
    39              1                          4     
    41              1                         40     
    49              1                     104211     
    52              1                          2     
    56              1                         44     
    58              1                     104160     
    66              1                         91     
    69              1                          2     
    73              1                          4     
    75              1                         40     
    81              1                         17     
    84              1                          2     
    86              1                          4     
    88              1                          4     
    92              1                         11     
    95              1                          2     
    97              1                          9     
    100             1                         52     
    102             1                         52     
    103             1                         52     
    104             1                         52     
    105             1                         52     
    110             1                          4     
    111             1                          4     
    116             1                          4     
    117             1                          4     
    119             1                         40     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         64        64         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iRMT/iU_RCOM/iTX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         34 
Toggled Node Count   =         34 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (64 of 64 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iRMT/iU_RCOM/iRX
=== Design Unit: work.UART_rx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        30        30         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iRMT/iU_RCOM/iRX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
------------------------------------IF Branch------------------------------------
    27                                        36     Count coming in to IF
    27              1                          2     
    30              1                         34     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                        59     Count coming in to IF
    46              1                          2     
    51              1                         20     
                                              37     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                     49503     Count coming in to IF
    61              1                          2     
    63              1                      49501     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                     49501     Count coming in to CASE
    67              1                         22     
    69              1                      49476     
                                               3     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                        22     Count coming in to IF
    67              2                          2     
    67              3                         20     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                        47     Count coming in to IF
    79              1                          2     
    81              1                         45     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    82                                        45     Count coming in to CASE
    84              1                          2     
    86              1                         20     
                                              23     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                        13     Count coming in to IF
    94              1                          2     
    96              1                          4     
    98              1                          2     
                                               5     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                        7     Count coming in to IF
    105             1                          2     
    107             1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    118                                       42     Count coming in to CASE
    119             1                          5     
    127             1                         36     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    120                                        5     Count coming in to IF
    120             1                          2     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                       36     Count coming in to IF
    129             1                          2     
                                              34     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         3         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_move/iRMT/iU_RCOM/iRX --

  File ../src/UART_rx.sv
----------------Focused Condition View-------------------
Line       96 Item    1  (start | clr_rdy)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       129 Item    1  (bit_cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        37         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iRMT/iU_RCOM/iRX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/UART_rx.sv
    25              1                         36     
    28              1                          2     
    29              1                          2     
    31              1                         34     
    32              1                         34     
    37              1                         22     
    41              1                      49499     
    44              1                         59     
    48              1                          2     
    51              1                         20     
    59              1                      49503     
    62              1                          2     
    67              1                         22     
    69              1                      49476     
    77              1                         47     
    80              1                          2     
    84              1                          2     
    86              1                         20     
    92              1                         13     
    95              1                          2     
    97              1                          4     
    99              1                          2     
    103             1                          7     
    106             1                          2     
    108             1                          5     
    111             1                         42     
    113             1                         42     
    114             1                         42     
    115             1                         42     
    116             1                         42     
    121             1                          2     
    122             1                          2     
    123             1                          2     
    128             1                         36     
    130             1                          2     
    131             1                          2     
    132             1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        68         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iRMT/iU_RCOM/iRX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (68 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iRMT/iU_RCOM
=== Design Unit: work.UART
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iRMT/iU_RCOM --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iRMT
=== Design Unit: work.RemoteComm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        19         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iRMT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/RemoteComm.sv
------------------------------------IF Branch------------------------------------
    28                                         5     Count coming in to IF
    28              1                          2     
                                               3     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                         9     Count coming in to IF
    32              1                          7     
    32              2                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                        11     Count coming in to IF
    37              1                          2     
    39              1                          2     
    41              1                          2     
                                               5     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    50                                         9     Count coming in to IF
    50              1                          2     
    52              1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                        16     Count coming in to CASE
    66              1                          6     
    73              1                          4     
    81              1                          6     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                         6     Count coming in to IF
    67              1                          2     
                                               4     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                         4     Count coming in to IF
    75              1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                         6     Count coming in to IF
    82              1                          2     
                                               4     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        24         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iRMT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/RemoteComm.sv
    27              1                          5     
    28              1                          2     
    32              1                         10     
    35              1                         11     
    38              1                          2     
    40              1                          2     
    42              1                          2     
    46              1                         25     
    49              1                          9     
    51              1                          2     
    53              1                          7     
    56              1                         16     
    59              1                         16     
    60              1                         16     
    61              1                         16     
    62              1                         16     
    68              1                          2     
    69              1                          2     
    70              1                          2     
    74              1                          4     
    76              1                          2     
    77              1                          2     
    83              1                          2     
    84              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        44        24    64.70%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iRMT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        cmd_low[0]           0           0                                0.00 
                                        cmd_low[1]           0           1                               50.00 
                                      cmd_low[2-4]           0           0                                0.00 
                                        cmd_low[5]           0           1                               50.00 
                                      cmd_low[6-7]           0           0                                0.00 
                                           n_state               ENUM type       Value       Count 
                                             state               ENUM type       Value       Count 
                                        tx_data[0]           0           0                                0.00 
                                      tx_data[2-4]           0           0                                0.00 
                                        tx_data[7]           0           0                                0.00 

Total Node Count     =         37 
Toggled Node Count   =         24 
Untoggled Node Count =         13 

Toggle Coverage      =      64.70% (44 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iPHYS/iNEMO
=== Design Unit: work.SPI_iNEMO4
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        51        37        14    72.54%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iPHYS/iNEMO

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_iNEMO4.sv
------------------------------------IF Branch------------------------------------
    48                                    829574     Count coming in to IF
    48              1                          2     
    50              1                     829571     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                      7330     Count coming in to IF
    56              1                          1     
    58              1                        813     
    60              1                        813     
    62              1                       5703     
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    67                                     13007     Count coming in to IF
    67              1                          2     
    69              1                      13005     
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    73                                     13009     Count coming in to IF
    73              1                        813     
    75              1                      12196     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                        11     Count coming in to IF
    79              1                          1     
    81              1                          3     
    83              1                          3     
                                               4     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    91                                       814     Count coming in to IF
    91              1                          3     
                                             811     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    99                                    829574     Count coming in to IF
    99              1                          2     
    101             1                       1620     
    103             1                        405     
                                          827547     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                    13010     Count coming in to IF
    109             1                          2     
    111             1                      13008     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    129                                    17891     Count coming in to CASE
    130             1                       5293     
    136             1                       6504     
    145             1                       6093     
                                               1     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    131                                     5293     Count coming in to IF
    131             1                       1626     
                                            3667     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    138                                     6504     Count coming in to IF
    138             1                        813     
    142             1                       5691     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    148                                     6093     Count coming in to IF
    148             1                       1215     
    151             1                       4878     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    173                                      813     Count coming in to IF
    173             1                        810     
    190             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    174                                      810     Count coming in to CASE
    175             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    178             1                    ***0***     
    179             1                        405     
    180             1                        405     
    181             1                    ***0***     
    182             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
    185             1                    ***0***     
    186             1                    ***0***     
    187             1                    ***0***     
    188             1                    ***0***     
Branch totals: 2 hits of 14 branches = 14.28%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_move/iPHYS/iNEMO --

  File ../src/SPI_iNEMO4.sv
----------------Focused Condition View-------------------
Line       138 Item    1  (bit_cnt == 7)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       148 Item    1  (bit_cnt == 14)
Condition totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      83        59        24    71.08%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iPHYS/iNEMO --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/SPI_iNEMO4.sv
    47              1                     829574     
    49              1                          2     
    51              1                     829571     
    55              1                       7330     
    57              1                          1     
    59              1                        813     
    61              1                        813     
    63              1                       5703     
    66              1                      13007     
    68              1                          2     
    70              1                      13005     
    72              1                      13009     
    74              1                        813     
    76              1                      12196     
    78              1                         11     
    80              1                          1     
    82              1                          3     
    84              1                          3     
    90              1                        814     
    92              1                          3     
    98              1                     829574     
    100             1                          2     
    102             1                       1620     
    104             1                        405     
    108             1                      13010     
    110             1                          2     
    112             1                      13008     
    117             1                      17891     
    122             1                      17891     
    123             1                      17891     
    124             1                      17891     
    125             1                      17891     
    126             1                      17891     
    127             1                      17891     
    132             1                       1626     
    133             1                       1626     
    137             1                       6504     
    139             1                        813     
    140             1                        813     
    141             1                        813     
    143             1                       5691     
    146             1                       6093     
    147             1                       6093     
    149             1                       1215     
    150             1                       1215     
    152             1                       4878     
    162             1                          1     
    163             1                          1     
    165             1                       4096     
    165             2                       4096     
    166             1                          1     
    170             1                    1675788     
    170             2                    1675787     
    175             1                    ***0***     
    175             2                    ***0***     
    176             1                    ***0***     
    176             2                    ***0***     
    177             1                    ***0***     
    177             2                    ***0***     
    178             1                    ***0***     
    178             2                    ***0***     
    179             1                        405     
    179             2                        405     
    180             1                        405     
    180             2                        405     
    181             1                    ***0***     
    181             2                    ***0***     
    182             1                    ***0***     
    182             2                    ***0***     
    183             1                    ***0***     
    183             2                    ***0***     
    184             1                    ***0***     
    184             2                    ***0***     
    185             1                    ***0***     
    185             2                    ***0***     
    186             1                    ***0***     
    186             2                    ***0***     
    187             1                    ***0***     
    187             2                    ***0***     
    188             1                    ***0***     
    188             2                    ***0***     
    191             1                          3     
    195             1                          4     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        136       116        20    85.29%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iPHYS/iNEMO --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        NEMO_setup           0           0                                0.00 
                                             POR_n           0           1                               50.00 
                                            nstate               ENUM type       Value       Count 
                                                                      DATA           0        0.00 
                                  shft_reg_tx[0-7]           0           0                                0.00 
                                             state               ENUM type       Value       Count 

Total Node Count     =         71 
Toggled Node Count   =         60 
Untoggled Node Count =         11 

Toggle Coverage      =      85.29% (116 of 136 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iPHYS/iMTRL1
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iPHYS/iMTRL1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                  6703151     Count coming in to IF
    272             1                          2     
    274             1                       3273     
    276             1                    4197716     
                                         2502160     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                  6703152     Count coming in to IF
    283             1                          3     
    285             1                    6703149     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                  6703151     Count coming in to IF
    292             1                          2     
    294             1                       3273     
                                         6699876     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                  6703151     Count coming in to IF
    301             1                          2     
    303             1                    6703149     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iPHYS/iMTRL1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                    6703151     
    273             1                          2     
    275             1                       3273     
    277             1                    4197716     
    282             1                    6703152     
    284             1                          3     
    286             1                    6703149     
    291             1                    6703151     
    293             1                          2     
    295             1                       3273     
    300             1                    6703151     
    302             1                          2     
    304             1                    6703149     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        68         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iPHYS/iMTRL1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         34 
Toggled Node Count   =         34 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (68 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iPHYS/iMTRL2
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iPHYS/iMTRL2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                  6703151     Count coming in to IF
    272             1                          2     
    274             1                       3273     
    276             1                    2502160     
                                         4197716     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                  6703152     Count coming in to IF
    283             1                          3     
    285             1                    6703149     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                  6703151     Count coming in to IF
    292             1                          2     
    294             1                       3273     
                                         6699876     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                  6703151     Count coming in to IF
    301             1                          2     
    303             1                    6703149     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iPHYS/iMTRL2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                    6703151     
    273             1                          2     
    275             1                       3273     
    277             1                    2502160     
    282             1                    6703152     
    284             1                          3     
    286             1                    6703149     
    291             1                    6703151     
    293             1                          2     
    295             1                       3273     
    300             1                    6703151     
    302             1                          2     
    304             1                    6703149     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        68         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iPHYS/iMTRL2 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         34 
Toggled Node Count   =         34 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (68 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iPHYS/iMTRR1
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iPHYS/iMTRR1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                  6703151     Count coming in to IF
    272             1                          2     
    274             1                       3273     
    276             1                    5084640     
                                         1615236     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                  6703152     Count coming in to IF
    283             1                          3     
    285             1                    6703149     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                  6703151     Count coming in to IF
    292             1                          2     
    294             1                       3273     
                                         6699876     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                  6703151     Count coming in to IF
    301             1                          2     
    303             1                    6703149     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iPHYS/iMTRR1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                    6703151     
    273             1                          2     
    275             1                       3273     
    277             1                    5084640     
    282             1                    6703152     
    284             1                          3     
    286             1                    6703149     
    291             1                    6703151     
    293             1                          2     
    295             1                       3273     
    300             1                    6703151     
    302             1                          2     
    304             1                    6703149     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        67         1    98.52%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iPHYS/iMTRR1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      duty_out[10]           0           1                               50.00 

Total Node Count     =         34 
Toggled Node Count   =         33 
Untoggled Node Count =          1 

Toggle Coverage      =      98.52% (67 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iPHYS/iMTRR2
=== Design Unit: work.inverse_PWM11e
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iPHYS/iMTRR2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    272                                  6703151     Count coming in to IF
    272             1                          2     
    274             1                       3273     
    276             1                    1615236     
                                         5084640     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    283                                  6703152     Count coming in to IF
    283             1                          3     
    285             1                    6703149     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                  6703151     Count coming in to IF
    292             1                          2     
    294             1                       3273     
                                         6699876     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                  6703151     Count coming in to IF
    301             1                          2     
    303             1                    6703149     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iPHYS/iMTRR2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    271             1                    6703151     
    273             1                          2     
    275             1                       3273     
    277             1                    1615236     
    282             1                    6703152     
    284             1                          3     
    286             1                    6703149     
    291             1                    6703151     
    293             1                          2     
    295             1                       3273     
    300             1                    6703151     
    302             1                          2     
    304             1                    6703149     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        64         4    94.11%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iPHYS/iMTRR2 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      duty_out[10]           0           0                                0.00 
                                       pwm_cnt[10]           0           0                                0.00 

Total Node Count     =         34 
Toggled Node Count   =         32 
Untoggled Node Count =          2 

Toggle Coverage      =      94.11% (64 of 68 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move/iPHYS
=== Design Unit: work.KnightPhysics
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        97        35        62    36.08%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move/iPHYS

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
------------------------------------IF Branch------------------------------------
    71                                      3273     Count coming in to IF
    71              1                       1940     
    167             1                       1333     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    72                                      1940     Count coming in to CASE
    73              1                        622     
    91              1                    ***0***     
    109             1                    ***0***     
    123             1                    ***0***     
    137             1                       1318     
    151             1                    ***0***     
    165             1                    ***0***     
Branch totals: 2 hits of 7 branches = 28.57%

------------------------------------IF Branch------------------------------------
    75                                       622     Count coming in to IF
    75              1                        594     
                                              28     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                       594     Count coming in to IF
    76              1                        526     
    79              1                         68     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    77                                       526     Count coming in to IF
    77              1                        520     
    78              1                          6     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                         6     Count coming in to IF
    78              2                          6     
    78              3                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    80                                        68     Count coming in to IF
    80              1                         13     
    81              1                         55     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    81                                        55     Count coming in to IF
    81              2                    ***0***     
    81              3                         55     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    82                                       622     Count coming in to IF
    82              1                    ***0***     
    84              1                        622     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    86                                       622     Count coming in to IF
    86              1                         61     
    88              1                        561     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                   ***0***     Count coming in to IF
    93              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              1                    ***0***     
    97              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95              1                    ***0***     
    96              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96              2                    ***0***     
    96              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    98                                   ***0***     Count coming in to IF
    98              1                    ***0***     
    99              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    99                                   ***0***     Count coming in to IF
    99              2                    ***0***     
    99              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    100                                  ***0***     Count coming in to IF
    100             1                    ***0***     
    102             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    104                                  ***0***     Count coming in to IF
    104             1                    ***0***     
    106             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    112                                  ***0***     Count coming in to IF
    112             1                    ***0***     
    113             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    113                                  ***0***     Count coming in to IF
    113             2                    ***0***     
    113             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    114                                  ***0***     Count coming in to IF
    114             1                    ***0***     
    116             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    118                                  ***0***     Count coming in to IF
    118             1                    ***0***     
    120             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    126                                  ***0***     Count coming in to IF
    126             1                    ***0***     
    127             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127             2                    ***0***     
    127             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                  ***0***     Count coming in to IF
    128             1                    ***0***     
    130             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    132                                  ***0***     Count coming in to IF
    132             1                    ***0***     
    134             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    139                                     1318     Count coming in to IF
    139             1                       1229     
                                              89     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    140                                     1229     Count coming in to IF
    140             1                       1229     
    141             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141             2                    ***0***     
    141             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    142                                     1318     Count coming in to IF
    142             1                    ***0***     
    144             1                       1318     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    146                                     1318     Count coming in to IF
    146             1                    ***0***     
    148             1                       1318     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    153                                  ***0***     Count coming in to IF
    153             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    154                                  ***0***     Count coming in to IF
    154             1                    ***0***     
    155             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155             2                    ***0***     
    155             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    156                                  ***0***     Count coming in to IF
    156             1                    ***0***     
    158             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160             1                    ***0***     
    162             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    174                                     3273     Count coming in to IF
    174             1                         39     
    176             1                         75     
    178             1                       3159     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    205                                     6546     Count coming in to IF
    205             1                       5410     
    205             2                       1136     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    207                                     6546     Count coming in to IF
    207             1                       5410     
    207             2                       1136     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    209                                     6546     Count coming in to IF
    209             1                          2     
    210             1                       6544     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    210                                     6544     Count coming in to IF
    210             2                    ***0***     
    211             1                       6544     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    220                                     6546     Count coming in to IF
    220             1                       6278     
    228             1                        268     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    222                                     6278     Count coming in to IF
    222             1                    ***0***     
    224             1                    ***0***     
    226             1                       6278     
Branch totals: 1 hit of 3 branches = 33.33%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      68        22        46    32.35%

================================Condition Details================================

Condition Coverage for instance /KnightsTour_tb_tour_move/iPHYS --

  File ../src/KnightPhysics.sv
----------------Focused Condition View-------------------
Line       71 Item    1  ((omega_lft > 1000) && (omega_rght > 1000))
Condition totals: 1 of 2 input terms covered = 50.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
   (omega_lft > 1000)         Y
  (omega_rght > 1000)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (omega_lft > 1000)_0   -                             
  Row   2:          1  (omega_lft > 1000)_1   (omega_rght > 1000)           
  Row   3:    ***0***  (omega_rght > 1000)_0  (omega_lft > 1000)            
  Row   4:          1  (omega_rght > 1000)_1  (omega_lft > 1000)            

----------------Focused Condition View-------------------
Line       75 Item    1  (omega_sum > 22000)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       76 Item    1  (heading_robot[19:8] < 1023)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       77 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         Y
    rghtIR_n         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  lftIR_n_0             rghtIR_n                      
  Row   2:          1  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:          1  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       80 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         Y
    rghtIR_n         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  lftIR_n_0             rghtIR_n                      
  Row   2:          1  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:          1  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       82 Item    1  ((yy[11:0] > 2240) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] > 2240)         N  '_1' not hit             Hit '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (yy[11:0] > 2240)_0    -                             
  Row   2:    ***0***  (yy[11:0] > 2240)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] > 2240)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] > 2240)             

----------------Focused Condition View-------------------
Line       86 Item    1  ((yy[11:0] < 1856) && (omega_sum > 22000))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       93 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1  (heading_robot[19:8] < 3071)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (heading_robot[19:8] < 3071)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:    ***0***  (heading_robot[19:8] < 3071)_0  -                             
  Row   2:    ***0***  (heading_robot[19:8] < 3071)_1  -                             

----------------Focused Condition View-------------------
Line       95 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       98 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       100 Item    1  ((yy[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (yy[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       104 Item    1  ((yy[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (yy[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (yy[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (yy[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (yy[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (yy[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       111 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       112 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       114 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       118 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       125 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       126 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       128 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       132 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       139 Item    1  (omega_sum > 22000)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       140 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  '_0' not hit             Hit '_0'
    rghtIR_n         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:          1  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:          1  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       142 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  '_1' not hit             Hit '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       146 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  '_1' not hit             Hit '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       153 Item    1  (omega_sum > 22000)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (omega_sum > 22000)_0  -                             
  Row   2:    ***0***  (omega_sum > 22000)_1  -                             

----------------Focused Condition View-------------------
Line       154 Item    1  (lftIR_n & rghtIR_n)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     lftIR_n         N  No hits                  Hit '_0' and '_1'
    rghtIR_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lftIR_n_0             rghtIR_n                      
  Row   2:    ***0***  lftIR_n_1             rghtIR_n                      
  Row   3:    ***0***  rghtIR_n_0            lftIR_n                       
  Row   4:    ***0***  rghtIR_n_1            lftIR_n                       

----------------Focused Condition View-------------------
Line       156 Item    1  ((xx[11:0] > 2288) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] > 2288)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] > 2288)_0    -                             
  Row   2:    ***0***  (xx[11:0] > 2288)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] > 2288)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] > 2288)             

----------------Focused Condition View-------------------
Line       160 Item    1  ((xx[11:0] < 1808) && (omega_sum > 22000))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (xx[11:0] < 1808)         N  No hits                  Hit '_0' and '_1'
  (omega_sum > 22000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (xx[11:0] < 1808)_0    -                             
  Row   2:    ***0***  (xx[11:0] < 1808)_1    (omega_sum > 22000)           
  Row   3:    ***0***  (omega_sum > 22000)_0  (xx[11:0] < 1808)             
  Row   4:    ***0***  (omega_sum > 22000)_1  (xx[11:0] < 1808)             

----------------Focused Condition View-------------------
Line       174 Item    1  (((xx[11:0] > 992) && (xx[11:0] < 1120)) || ((xx[11:0] > 2976) && (xx[11:0] < 3104)))
Condition totals: 4 of 4 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       176 Item    1  (((yy[11:0] > 992) && (yy[11:0] < 1120)) || ((yy[11:0] > 2976) && (yy[11:0] < 3104)))
Condition totals: 4 of 4 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       205 Item    1  (duty1 > duty2)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       207 Item    1  (duty1 > duty2)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       209 Item    1  (alpha14bit[13] & ~alpha14bit[12])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       210 Item    1  (~alpha14bit[13] & alpha14bit[12])
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  alpha14bit[13]         N  '_0' not hit             Hit '_0'
  alpha14bit[12]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  alpha14bit[13]_0      alpha14bit[12]                
  Row   2:          1  alpha14bit[13]_1      alpha14bit[12]                
  Row   3:          1  alpha14bit[12]_0      ~alpha14bit[13]               
  Row   4:    ***0***  alpha14bit[12]_1      ~alpha14bit[13]               

----------------Focused Condition View-------------------
Line       220 Item    1  ((torque > 32) || (torque < -32))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       222 Item    1  (intermediate > 32700)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (intermediate > 32700)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  (intermediate > 32700)_0  -                             
  Row   2:    ***0***  (intermediate > 32700)_1  -                             

----------------Focused Condition View-------------------
Line       224 Item    1  (intermediate < -32700)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (intermediate < -32700)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (intermediate < -32700)_0  -                             
  Row   2:    ***0***  (intermediate < -32700)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      75        43        32    57.33%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move/iPHYS --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/KnightPhysics.sv
    58              1                       3273     
    59              1                       3273     
    60              1                       3273     
    61              1                       3273     
    62              1                       3273     
    63              1                       3273     
    64              1                       3273     
    65              1                       3273     
    66              1                       3273     
    67              1                       3273     
    74              1                        622     
    77              1                        526     
    80              1                         68     
    83              1                    ***0***     
    85              1                        622     
    87              1                         61     
    89              1                        561     
    92              1                    ***0***     
    95              1                    ***0***     
    98              1                    ***0***     
    101             1                    ***0***     
    103             1                    ***0***     
    105             1                    ***0***     
    107             1                    ***0***     
    110             1                    ***0***     
    112             1                    ***0***     
    115             1                    ***0***     
    117             1                    ***0***     
    119             1                    ***0***     
    121             1                    ***0***     
    124             1                    ***0***     
    126             1                    ***0***     
    129             1                    ***0***     
    131             1                    ***0***     
    133             1                    ***0***     
    135             1                    ***0***     
    138             1                       1318     
    140             1                       1229     
    143             1                    ***0***     
    145             1                       1318     
    147             1                    ***0***     
    149             1                       1318     
    152             1                    ***0***     
    154             1                    ***0***     
    157             1                    ***0***     
    159             1                    ***0***     
    161             1                    ***0***     
    163             1                    ***0***     
    165             1                    ***0***     
    168             1                       1333     
    169             1                       1333     
    175             1                         39     
    177             1                         75     
    179             1                       3159     
    184             1                          1     
    185             1                          1     
    186             1                          1     
    187             1                          1     
    188             1                          1     
    189             1                          1     
    190             1                          1     
    191             1                          1     
    205             1                       6546     
    206             1                       6546     
    207             1                       6546     
    208             1                       6546     
    209             1                       6546     
    221             1                       6278     
    223             1                    ***0***     
    225             1                    ***0***     
    227             1                       6278     
    229             1                        268     
    234             1                    ***0***     
    239             1                       3273     
    245             1                       3273     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        424       409        15    96.46%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move/iPHYS --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                 heading_robot[19]           0           0                                0.00 
                                         mtrR1[10]           0           1                               50.00 
                                         mtrR2[10]           0           0                                0.00 
                                    omega_rght[15]           0           0                                0.00 
                                          rghtIR_n           0           0                                0.00 
                                            xx[12]           0           1                               50.00 
                                            xx[13]           1           0                               50.00 
                                            xx[14]           0           0                                0.00 
                                            yy[13]           1           0                               50.00 
                                            yy[14]           0           1                               50.00 

Total Node Count     =        212 
Toggled Node Count   =        202 
Untoggled Node Count =         10 

Toggle Coverage      =      96.46% (409 of 424 bins)

=================================================================================
=== Instance: /KnightsTour_tb_tour_move
=== Design Unit: work.KnightsTour_tb_tour_move
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         4         4    50.00%

================================Branch Details================================

Branch Coverage for instance /KnightsTour_tb_tour_move

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../testbench/knight_tests/KnightsTour_tb_tour_move.sv
------------------------------------IF Branch------------------------------------
    58                                         1     Count coming in to IF
    58              1                          1     
    60              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    113                                        1     Count coming in to IF
    113             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    132                                        1     Count coming in to IF
    132             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    188                                        1     Count coming in to IF
    188             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      96        84        12    87.50%

================================Statement Details================================

Statement Coverage for instance /KnightsTour_tb_tour_move --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../testbench/knight_tests/KnightsTour_tb_tour_move.sv
    57              1                          1     
    59              1                          1     
    61              1                    ***0***     
    62              1                    ***0***     
    68              1                          1     
    69              1                          1     
    72              1                          1     
    73              1                          1     
    74              1                          1     
    75              1                          1     
    76              1                          1     
    79              1                          1     
    80              1                          1     
    81              1                    ***0***     
    82              1                    ***0***     
    87              1                          1     
    88              1                          1     
    89              1                          1     
    91              1                          1     
    92              1                          1     
    94              1                          1     
    95              1                          1     
    97              1                          1     
    98              1                          1     
    101             1                          1     
    102             1                          1     
    103             1                    ***0***     
    104             1                    ***0***     
    109             1                          1     
    110             1                          1     
    111             1                          1     
    112             1                          1     
    114             1                          1     
    115             1                          1     
    117             1                          1     
    119             1                          1     
    122             1                          1     
    123             1                          1     
    124             1                    ***0***     
    125             1                    ***0***     
    130             1                          1     
    131             1                          1     
    133             1                          1     
    134             1                          1     
    136             1                          1     
    138             1                          1     
    141             1                          1     
    142             1                          1     
    143             1                    ***0***     
    144             1                    ***0***     
    149             1                          1     
    150             1                          1     
    152             1                         10     
    152             2                         10     
    153             1                          1     
    154             1                          1     
    157             1                          1     
    158             1                          1     
    161             1                          1     
    162             1                          1     
    165             1                          1     
    166             1                          1     
    169             1                          1     
    171             1                          1     
    172             1                          1     
    174             1                         10     
    174             2                         10     
    176             1                          1     
    177             1                          1     
    180             1                          1     
    181             1                          1     
    184             1                          1     
    185             1                          1     
    189             1                          1     
    190             1                          1     
    191             1                          1     
    192             1                          1     
    193             1                          1     
    195             1                          1     
    196             1                          1     
    197             1                          1     
    198             1                          1     
    199             1                          1     
    200             1                          1     
    201             1                          1     
    202             1                          1     
    203             1                          1     
    204             1                          1     
    206             1                          1     
    209             1                          1     
    210             1                          1     
    211             1                    ***0***     
    212             1                    ***0***     
    217             1                          1     
    222             1                   13406302     
    222             2                   13406301     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        158        63        95    39.87%

================================Toggle Details================================

Toggle Coverage for instance /KnightsTour_tb_tour_move --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             RST_n           0           1                               50.00 
                                            cmd[0]           0           0                                0.00 
                                            cmd[1]           0           1                               50.00 
                                          cmd[2-4]           0           0                                0.00 
                                            cmd[5]           0           1                               50.00 
                                         cmd[6-13]           0           0                                0.00 
                                           cmd[14]           0           1                               50.00 
                                           cmd[15]           0           0                                0.00 
                                  output_file[0-1]           0           1                               50.00 
                                 output_file[2-30]           0           0                                0.00 
                                   output_file[31]           0           1                               50.00 
                                          rghtIR_n           0           0                                0.00 
                                         test_fail           0           0                                0.00 

Total Node Count     =         79 
Toggled Node Count   =         28 
Untoggled Node Count =         51 

Toggle Coverage      =      39.87% (63 of 158 bins)


Total Coverage By Instance (filtered view): 59.48%

