 mr         r9, r1          	1
 rldicr     r1, r1, 0, 59   	1
 li         r0, 0           	1
 stdu       r1, -128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 std        r0, 0(r1)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r8, -32736(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 b          __libc_start_main 	1
 mflr       r0              	1
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r29, r9         	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r24, -64(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r8         	1
 std        r25, -56(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r26, -48(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -192(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 ld         r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10000fac 	1
 extsw      r28, r9         	1
 addi       r31, r29, 8     	1
 addi       r9, r28, 1      	1
 rldicr     r9, r9, 3, 60   	1
 add        r6, r31, r9     	1
 ldx        r9, r31, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10000e6c 	1
 addi       r6, r6, 8       	1
 li         r26, 0          	1
 ld         r8, 0(r6)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f4c 	1
 nop                        	1
 subi       r24, r2, 20896  	1
 nop                        	1
 subi       r7, r2, 19528   	1
 nop                        	1
 subi       r25, r2, 20880  	1
 nop                        	1
 subi       r23, r2, 18288  	1
 mr         r3, r6          	1
 li         r5, 0           	1
 li         r10, 0          	1
 li         r0, 0           	1
 li         r11, 0          	1
 lwa        r4, 0(r7)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, 0(r24)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r12, 0(r25)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 0(r23)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 b          0x10000ef0      	1
 cmpldi     cr7, r8, 16     	1
 bc         30, 12, 0x10000fa0 	1
 ld         r12, 8(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r0, 1           	1
 b          0x10000ee0      	1
 addi       r3, r3, 16      	1
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f1c 	1
 cmpldi     cr7, r8, 16     	1
 bc         30, 12, 0x10000fa0 	1
 bc         29, 4, 0x10000f80 	1
 cmpldi     cr7, r8, 15     	1
 bc         30, 4, 0x10000ee0 	1
 addi       r3, r3, 16      	1
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f1c 	1
 cmpldi     cr7, r8, 16     	1
 bc         30, 12, 0x10000fa0 	1
 bc         29, 4, 0x10000f80 	1
 cmpldi     cr7, r8, 19     	1
 bc         30, 4, 0x10000ed0 	1
 cmpldi     cr7, r8, 26     	1
 bc         30, 4, 0x10000ee0 	1
 addi       r3, r3, 16      	1
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f1c 	1
 cmpldi     cr7, r8, 16     	1
 bc         30, 12, 0x10000fa0 	1
 bc         29, 4, 0x10000f80 	1
 cmpldi     cr7, r8, 15     	1
 bc         30, 4, 0x10000ee0 	1
 addi       r3, r3, 16      	1
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f1c 	1
 cmpldi     cr7, r8, 16     	1
 bc         30, 12, 0x10000fa0 	1
 bc         29, 4, 0x10000f80 	1
 cmpldi     cr7, r8, 15     	1
 bc         30, 4, 0x10000ee0 	1
 addi       r3, r3, 16      	1
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f1c 	1
 cmpldi     cr7, r8, 16     	1
 bc         30, 12, 0x10000fa0 	1
 bc         29, 4, 0x10000f80 	1
 cmpldi     cr7, r8, 15     	1
 bc         30, 4, 0x10000ee0 	1
 addi       r3, r3, 16      	1
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f1c 	1
 cmpldi     cr7, r8, 16     	1
 bc         30, 12, 0x10000fa0 	1
 bc         29, 4, 0x10000f80 	1
 cmpldi     cr7, r8, 15     	1
 bc         30, 4, 0x10000ee0 	1
 addi       r3, r3, 16      	1
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f1c 	1
 cmpldi     cr7, r8, 16     	1
 bc         30, 12, 0x10000fa0 	1
 bc         29, 4, 0x10000f80 	1
 cmpldi     cr7, r8, 15     	1
 bc         30, 4, 0x10000ee0 	1
 addi       r3, r3, 16      	1
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f1c 	1
 cmpldi     cr7, r8, 16     	1
 bc         30, 12, 0x10000fa0 	1
 bc         29, 4, 0x10000f80 	1
 cmpldi     cr7, r8, 15     	1
 bc         30, 4, 0x10000ee0 	1
 addi       r3, r3, 16      	1
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f1c 	1
 cmpldi     cr7, r8, 16     	1
 bc         30, 12, 0x10000fa0 	1
 bc         29, 4, 0x10000f80 	1
 cmpldi     cr7, r8, 15     	1
 bc         30, 4, 0x10000ee0 	1
 addi       r3, r3, 16      	1
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f1c 	1
 cmpldi     cr7, r8, 16     	1
 bc         30, 12, 0x10000fa0 	1
 bc         29, 4, 0x10000f80 	1
 cmpldi     cr7, r8, 15     	1
 bc         30, 4, 0x10000ee0 	1
 addi       r3, r3, 16      	1
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f1c 	1
 cmpldi     cr7, r8, 16     	1
 bc         30, 12, 0x10000fa0 	1
 bc         29, 4, 0x10000f80 	1
 cmpldi     cr7, r8, 15     	1
 bc         30, 4, 0x10000ee0 	1
 addi       r3, r3, 16      	1
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f1c 	1
 cmpldi     cr7, r8, 16     	1
 bc         30, 12, 0x10000fa0 	1
 bc         29, 4, 0x10000f80 	1
 cmpldi     cr7, r8, 15     	1
 bc         30, 4, 0x10000ee0 	1
 addi       r3, r3, 16      	1
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f1c 	1
 cmpldi     cr7, r8, 16     	1
 bc         30, 12, 0x10000fa0 	1
 bc         29, 4, 0x10000f80 	1
 cmpldi     cr7, r8, 19     	1
 bc         30, 4, 0x10000ed0 	1
 cmpldi     cr7, r8, 26     	1
 bc         30, 4, 0x10000ee0 	1
 addi       r3, r3, 16      	1
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f1c 	1
 cmpldi     cr7, r8, 16     	1
 bc         30, 12, 0x10000fa0 	1
 bc         29, 4, 0x10000f80 	1
 cmpldi     cr7, r8, 19     	1
 bc         30, 4, 0x10000ed0 	1
 cmpldi     cr7, r8, 26     	1
 bc         30, 4, 0x10000ee0 	1
 addi       r3, r3, 16      	1
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f1c 	1
 cmpldi     cr7, r8, 16     	1
 bc         30, 12, 0x10000fa0 	1
 bc         29, 4, 0x10000f80 	1
 cmpldi     cr7, r8, 19     	1
 bc         30, 4, 0x10000ed0 	1
 cmpldi     cr7, r8, 26     	1
 bc         30, 4, 0x10000ee0 	1
 addi       r3, r3, 16      	1
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f1c 	1
 cmpldi     cr7, r8, 16     	1
 bc         30, 12, 0x10000fa0 	1
 bc         29, 4, 0x10000f80 	1
 cmpldi     cr7, r8, 15     	1
 bc         30, 4, 0x10000ee0 	1
 ld         r9, 8(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r5, 1           	1
 b          0x10000ee0      	1
 addi       r3, r3, 16      	1
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r8, 0      	1
 bc         30, 12, 0x10000f1c 	1
 cmpdi      cr7, r11, 0     	1
 bc         30, 12, 0x10000f28 	1
 cmpdi      cr7, r0, 0      	1
 bc         30, 12, 0x10000f34 	1
 std        r12, 0(r25)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r10, 0     	1
 bc         30, 12, 0x10000f40 	1
 cmpdi      cr7, r5, 0      	1
 bc         30, 12, 0x10000f4c 	1
 std        r9, 0(r23)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r6, 264(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         __tcb_parse_hwcap_and_convert_at_platform 	1
 nop                        	1
 subi       r9, r2, 18288   	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 ld         r31, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 bc         30, 12, 0x10024c3c 	1
 mflr       r0              	1
 subis      r4, r2, 5       	1
 li         r5, 5           	1
 addi       r4, r4, 32144   	1
 mr         r3, r31         	1
 std        r0, 144(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         strncmp         	1
 dcbt                       	1
 or         r12, r4, r3     	1
 lis        r9, 32639       	1
 dcbt                       	1
 clrldi.    r12, r12, 61    	1
 cmpldi     cr1, r5, 0      	1
 lis        r8, -257        	1
 bc         2, 4, 0x1001db4c 	1
 mtctr      r5              	1
 bc         5, 12, 0x1001db60 	1
 lbz        r6, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lbz        r7, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 b          0x1001db74      	1
 bc         0, 18, 0x1001dbac 	1
 cmpdi      cr1, r6, 0      	1
 cmpd       r6, r7          	1
 bc         6, 12, 0x1001dbac 	1
 lbzu       r6, 1(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 bc         2, 4, 0x1001dba8 	1
 lbzu       r7, 1(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 bc         0, 18, 0x1001dbac 	1
 cmpdi      cr1, r6, 0      	1
 cmpd       r6, r7          	1
 bc         2, 4, 0x1001dbac 	1
 lbzu       r6, 1(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 bc         6, 4, 0x1001db70 	1
 lbzu       r7, 1(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 bc         0, 18, 0x1001dbac 	1
 cmpdi      cr1, r6, 0      	1
 cmpd       r6, r7          	1
 bc         6, 12, 0x1001dbac 	1
 lbzu       r6, 1(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 bc         2, 4, 0x1001dba8 	1
 lbzu       r7, 1(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 bc         0, 18, 0x1001dbac 	1
 cmpdi      cr1, r6, 0      	1
 cmpd       r6, r7          	1
 bc         2, 4, 0x1001dbac 	1
 lbzu       r6, 1(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 bc         6, 4, 0x1001db70 	1
 lbzu       r7, 1(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 bc         0, 18, 0x1001dbac 	1
 subf       r3, r7, r6      	1
 bclr       0, 20           	1
 nop                        	1
 cmpdi      cr7, r3, 0      	1
 bc         30, 12, 0x10024a90 	1
 lbz        r9, 5(r31)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r9, r9, 52      	1
 clrlwi     r10, r9, 24     	1
 cmplwi     cr7, r10, 5     	1
 bc         29, 12, 0x10024c30 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12860 	1
 rldic      r9, r9, 2, 54   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r9, r9, r10     	1
 lbz        r10, 6(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r9              	1
 bcctr      0, 20           	1
 li         r9, 45          	1
 nop                        	1
 nop                        	1
 nop                        	1
 cmpdi      cr7, r10, 0     	1
 bc         30, 4, 0x10024c30 	1
 ld         r0, 144(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 clrldi     r9, r9, 32      	1
 mtlr       r0              	1
 b          0x10024ae8      	1
 nop                        	1
 subi       r10, r2, 20896  	1
 nop                        	1
 subi       r8, r2, 20880   	1
 nop                        	1
 stw        r9, -18360(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r10, 0(r10)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 0(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andis.     r8, r10, 32768  	1
 bc         2, 12, 0x10024a60 	1
 andi.      r8, r9, 256     	1
 bc         2, 12, 0x10024b40 	1
 andi.      r8, r9, 4096    	1
 bc         2, 4, 0x10024b60 	1
 andis.     r8, r9, 2       	1
 bc         2, 12, 0x10024c20 	1
 andis.     r8, r9, 4       	1
 bc         2, 12, 0x10024b18 	1
 addi       r1, r1, 128     	1
 rldicr     r9, r9, 32, 31  	1
 or         r9, r9, r10     	1
 nop                        	1
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r9, -18368(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 ld         r8, 24(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r7, 16(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r3, 8(r30)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r6, 264(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r10, r29        	1
 mr         r9, r26         	1
 mr         r5, r31         	1
 mr         r4, r28         	1
 bl         generic_start_main 	1
 mflr       r0              	1
 nop                        	1
 ld         r11, -32552(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r29, r9         	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r8         	1
 mr         r31, r7         	1
 std        r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r8, 0           	1
 cmpdi      cr7, r11, 0     	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -720(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r3, 768(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, 776(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r5, 784(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r6, 792(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x10000a00 	1
 ld         r9, 776(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r4, 784(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r7, r2, 20912   	1
 nop                        	1
 subi       r5, r2, 26184   	1
 subis      r6, r2, 1       	1
 addi       r6, r6, 8592    	1
 ld         r3, 792(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r9, r9, 1       	1
 stw        r8, 0(r5)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rldicr     r9, r9, 3, 60   	1
 std        r10, 0(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 add        r9, r4, r9      	1
 std        r9, 0(r7)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         _dl_aux_init    	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r10, r2, 18296  	1
 cmpdi      cr7, r9, 0      	1
 std        r3, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bclr       30, 12          	1
 li         r10, 0          	1
 std        r15, -136(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r16, -128(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r0, 0           	1
 std        r17, -120(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r18, -112(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r4, 0           	1
 li         r18, 0          	1
 std        r10, -160(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, -176(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r10, 0          	1
 li         r5, 0           	1
 std        r19, -104(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r20, -96(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r19, 0          	1
 li         r20, 0          	1
 std        r10, -192(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subis      r10, r2, 1      	1
 ld         r10, 8448(r10)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subis      r11, r2, 1      	1
 addi       r11, r11, 8600  	1
 li         r6, 0           	1
 li         r7, 0           	1
 std        r21, -88(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r22, -80(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r8, 0           	1
 li         r22, 0          	1
 std        r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r24, -64(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r25, -56(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r26, -48(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r25, 0          	1
 li         r26, 0          	1
 std        r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 subi       r27, r2, 18224  	1
 nop                        	1
 subi       r12, r2, 18152  	1
 nop                        	1
 subi       r31, r2, 18232  	1
 nop                        	1
 subi       r28, r2, 18288  	1
 nop                        	1
 subi       r29, r2, 18200  	1
 nop                        	1
 subi       r30, r2, 18256  	1
 std        r10, -168(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r14, -144(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 ld         r15, -20896(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 lwz        r16, -20888(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 ld         r14, -20880(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 ld         r10, -27680(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lwa        r24, 0(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r17, 0(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r21, 0(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r23, 0(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r10, -152(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r10, 0(r27)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r10, -208(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 lwa        r10, 0(r11)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r10, -200(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 lwa        r10, 0(r12)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r10, -184(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 nop                        	1
 nop                        	1
 subi       r9, r9, 3       	1
 cmpldi     cr7, r9, 30     	1
 bc         29, 12, 0x10024e60 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12088 	1
 rldicr     r9, r9, 2, 61   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r10, r9, r10    	1
 mtctr      r10             	1
 bcctr      0, 20           	1
 ld         r14, 8(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r22, 1          	1
 b          0x10024e60      	1
 addi       r3, r3, 16      	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10024da0 	1
 subi       r9, r9, 3       	1
 cmpldi     cr7, r9, 30     	1
 bc         29, 12, 0x10024e60 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12088 	1
 rldicr     r9, r9, 2, 61   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r10, r9, r10    	1
 mtctr      r10             	1
 bcctr      0, 20           	1
 ld         r9, 8(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10024e60 	1
 std        r9, -152(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r5, 1           	1
 b          0x10024e60      	1
 addi       r3, r3, 16      	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10024da0 	1
 subi       r9, r9, 3       	1
 cmpldi     cr7, r9, 30     	1
 bc         29, 12, 0x10024e60 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12088 	1
 rldicr     r9, r9, 2, 61   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r10, r9, r10    	1
 mtctr      r10             	1
 bcctr      0, 20           	1
 lwa        r24, 12(r3)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r4, 1           	1
 b          0x10024e60      	1
 addi       r3, r3, 16      	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10024da0 	1
 subi       r9, r9, 3       	1
 cmpldi     cr7, r9, 30     	1
 bc         29, 12, 0x10024e60 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12088 	1
 rldicr     r9, r9, 2, 61   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r10, r9, r10    	1
 mtctr      r10             	1
 bcctr      0, 20           	1
 ld         r23, 8(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r0, 1           	1
 b          0x10024e60      	1
 addi       r3, r3, 16      	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10024da0 	1
 subi       r9, r9, 3       	1
 cmpldi     cr7, r9, 30     	1
 bc         29, 12, 0x10024e60 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12088 	1
 rldicr     r9, r9, 2, 61   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r10, r9, r10    	1
 mtctr      r10             	1
 bcctr      0, 20           	1
 addi       r3, r3, 16      	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10024da0 	1
 subi       r9, r9, 3       	1
 cmpldi     cr7, r9, 30     	1
 bc         29, 12, 0x10024e60 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12088 	1
 rldicr     r9, r9, 2, 61   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r10, r9, r10    	1
 mtctr      r10             	1
 bcctr      0, 20           	1
 ld         r21, 8(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r26, 1          	1
 b          0x10024e60      	1
 addi       r3, r3, 16      	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10024da0 	1
 subi       r9, r9, 3       	1
 cmpldi     cr7, r9, 30     	1
 bc         29, 12, 0x10024e60 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12088 	1
 rldicr     r9, r9, 2, 61   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r10, r9, r10    	1
 mtctr      r10             	1
 bcctr      0, 20           	1
 addi       r3, r3, 16      	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10024da0 	1
 subi       r9, r9, 3       	1
 cmpldi     cr7, r9, 30     	1
 bc         29, 12, 0x10024e60 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12088 	1
 rldicr     r9, r9, 2, 61   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r10, r9, r10    	1
 mtctr      r10             	1
 bcctr      0, 20           	1
 addi       r3, r3, 16      	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10024da0 	1
 subi       r9, r9, 3       	1
 cmpldi     cr7, r9, 30     	1
 bc         29, 12, 0x10024e60 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12088 	1
 rldicr     r9, r9, 2, 61   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r10, r9, r10    	1
 mtctr      r10             	1
 bcctr      0, 20           	1
 addi       r3, r3, 16      	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10024da0 	1
 subi       r9, r9, 3       	1
 cmpldi     cr7, r9, 30     	1
 bc         29, 12, 0x10024e60 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12088 	1
 rldicr     r9, r9, 2, 61   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r10, r9, r10    	1
 mtctr      r10             	1
 bcctr      0, 20           	1
 ld         r9, 8(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ori        r8, r8, 1       	1
 extsw      r8, r8          	1
 xor        r7, r9, r7      	1
 clrldi     r7, r7, 32      	1
 b          0x10024e60      	1
 addi       r3, r3, 16      	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10024da0 	1
 subi       r9, r9, 3       	1
 cmpldi     cr7, r9, 30     	1
 bc         29, 12, 0x10024e60 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12088 	1
 rldicr     r9, r9, 2, 61   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r10, r9, r10    	1
 mtctr      r10             	1
 bcctr      0, 20           	1
 ld         r9, 8(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ori        r8, r8, 2       	1
 extsw      r8, r8          	1
 xor        r7, r9, r7      	1
 clrldi     r7, r7, 32      	1
 b          0x10024e60      	1
 addi       r3, r3, 16      	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10024da0 	1
 subi       r9, r9, 3       	1
 cmpldi     cr7, r9, 30     	1
 bc         29, 12, 0x10024e60 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12088 	1
 rldicr     r9, r9, 2, 61   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r10, r9, r10    	1
 mtctr      r10             	1
 bcctr      0, 20           	1
 ld         r9, 8(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ori        r8, r8, 4       	1
 extsw      r8, r8          	1
 xor        r6, r9, r6      	1
 clrldi     r6, r6, 32      	1
 b          0x10024e60      	1
 addi       r3, r3, 16      	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10024da0 	1
 subi       r9, r9, 3       	1
 cmpldi     cr7, r9, 30     	1
 bc         29, 12, 0x10024e60 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12088 	1
 rldicr     r9, r9, 2, 61   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r10, r9, r10    	1
 mtctr      r10             	1
 bcctr      0, 20           	1
 ld         r9, 8(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ori        r8, r8, 8       	1
 extsw      r8, r8          	1
 xor        r6, r9, r6      	1
 clrldi     r6, r6, 32      	1
 b          0x10024e60      	1
 addi       r3, r3, 16      	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10024da0 	1
 subi       r9, r9, 3       	1
 cmpldi     cr7, r9, 30     	1
 bc         29, 12, 0x10024e60 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12088 	1
 rldicr     r9, r9, 2, 61   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r10, r9, r10    	1
 mtctr      r10             	1
 bcctr      0, 20           	1
 lwa        r9, 12(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r8, -1          	1
 std        r9, -200(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r9, 1           	1
 std        r9, -176(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, -184(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, -192(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10024e60      	1
 addi       r3, r3, 16      	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10024da0 	1
 subi       r9, r9, 3       	1
 cmpldi     cr7, r9, 30     	1
 bc         29, 12, 0x10024e60 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12088 	1
 rldicr     r9, r9, 2, 61   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r10, r9, r10    	1
 mtctr      r10             	1
 bcctr      0, 20           	1
 ld         r9, 8(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r9, -168(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r9, 1           	1
 std        r9, -160(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10024e60      	1
 addi       r3, r3, 16      	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10024da0 	1
 subi       r9, r9, 3       	1
 cmpldi     cr7, r9, 30     	1
 bc         29, 12, 0x10024e60 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12088 	1
 rldicr     r9, r9, 2, 61   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r10, r9, r10    	1
 mtctr      r10             	1
 bcctr      0, 20           	1
 addi       r3, r3, 16      	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10024da0 	1
 subi       r9, r9, 3       	1
 cmpldi     cr7, r9, 30     	1
 bc         29, 12, 0x10024e60 	1
 subis      r10, r2, 9      	1
 subi       r10, r10, 12088 	1
 rldicr     r9, r9, 2, 61   	1
 lwax       r9, r10, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r10, r9, r10    	1
 mtctr      r10             	1
 bcctr      0, 20           	1
 ld         r17, 8(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r25, 1          	1
 b          0x10024e60      	1
 addi       r3, r3, 16      	1
 ld         r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10024da0 	1
 cmpdi      cr7, r5, 0      	1
 bc         30, 4, 0x100250f0 	1
 ld         r10, -152(r1)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 std        r10, -27680(r2) 	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10024e78      	1
 cmpdi      cr7, r4, 0      	1
 bc         30, 12, 0x10024e84 	1
 stw        r24, 0(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r0, 0      	1
 bc         30, 12, 0x10024e90 	1
 std        r23, 0(r30)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r26, 0     	1
 bc         30, 12, 0x10024e9c 	1
 std        r21, 0(r29)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r25, 0     	1
 bc         30, 12, 0x10024ea8 	1
 std        r17, 0(r28)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r22, 0     	1
 bc         30, 12, 0x10024eb8 	1
 nop                        	1
 std        r14, -20880(r2) 	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r18, 0     	1
 bc         30, 12, 0x10024ec8 	1
 cmpdi      cr7, r19, 0     	1
 bc         30, 12, 0x10024ed8 	1
 cmpdi      cr7, r20, 0     	1
 bc         30, 12, 0x10024ee8 	1
 ld         r9, -192(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10024efc 	1
 lwz        r9, -196(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stw        r9, 0(r11)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r9, -176(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10024f10 	1
 lwz        r9, -180(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stw        r9, 0(r12)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r9, -160(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10024f28 	1
 ld         r10, -168(r1)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subis      r9, r2, 1       	1
 std        r10, 8448(r9)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpwi      cr7, r8, 15     	1
 bc         30, 4, 0x10024f4c 	1
 ld         r14, -144(r1)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r15, -136(r1)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r16, -128(r1)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r17, -120(r1)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r18, -112(r1)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r19, -104(r1)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r20, -96(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r21, -88(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r22, -80(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r24, -64(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r25, -56(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, -48(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 nop                        	1
 subi       r10, r2, 18256  	1
 ld         r9, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10000ad8 	1
 bl         __libc_init_secure 	1
 nop                        	1
 subi       r9, r2, 18152   	1
 lwz        r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bclr       30, 4           	1
 nop                        	1
 nop                        	1
 subi       r9, r2, 20912   	1
 ld         r3, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bl         __tunables_init 	1
 mflr       r0              	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subis      r30, r2, 1      	1
 addi       r30, r30, 8600  	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r22, -80(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r31, r3         	1
 std        r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r24, -64(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r25, -56(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r26, -48(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -208(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 lwz        r9, 0(r30)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 4, 0x10024798 	1
 subis      r28, r2, 1      	1
 li         r29, 0          	1
 addi       r28, r28, 7328  	1
 nop                        	1
 nop                        	1
 cmpdi      cr7, r31, 0     	1
 bc         30, 12, 0x10024244 	1
 ld         r25, 0(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r25, 0     	1
 bc         30, 12, 0x10024244 	1
 addi       r1, r1, 208     	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r22, -80(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r24, -64(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r25, -56(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, -48(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 bl         __libc_setup_tls 	1
 mflr       r0              	1
 nop                        	1
 subi       r10, r2, 18256  	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 subi       r9, r2, 26384   	1
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r18, -112(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r19, -104(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r20, -96(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r21, -88(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r22, -80(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r24, -64(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r25, -56(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r26, -48(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -224(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 ld         r31, 0(r10)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 bc         30, 12, 0x100013d0 	1
 nop                        	1
 subi       r9, r2, 18200   	1
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mulli      r10, r10, 56    	1
 add        r10, r31, r10   	1
 cmpld      cr7, r31, r10   	1
 bc         28, 12, 0x100011dc 	1
 lwz        r9, 0(r31)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 7      	1
 bc         30, 4, 0x100011d0 	1
 addi       r31, r31, 56    	1
 cmpld      cr7, r31, r10   	1
 bc         28, 4, 0x100013a0 	1
 lwz        r9, 0(r31)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 7      	1
 bc         30, 4, 0x100011d0 	1
 addi       r31, r31, 56    	1
 cmpld      cr7, r31, r10   	1
 bc         28, 4, 0x100013a0 	1
 lwz        r9, 0(r31)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 7      	1
 bc         30, 4, 0x100011d0 	1
 addi       r31, r31, 56    	1
 cmpld      cr7, r31, r10   	1
 bc         28, 4, 0x100013a0 	1
 lwz        r9, 0(r31)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 7      	1
 bc         30, 4, 0x100011d0 	1
 ld         r24, 48(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 0(r28)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 16(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r23, 40(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r25, 32(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpldi     cr7, r24, 16    	1
 add        r31, r9, r10    	1
 bc         29, 12, 0x10001400 	1
 cmpdi      cr7, r24, 0     	1
 bc         30, 12, 0x10001414 	1
 subi       r30, r24, 1     	1
 li         r20, 15         	1
 li         r19, -16        	1
 li         r22, 16         	1
 divdu      r9, r30, r24    	1
 mr         r21, r24        	1
 add        r30, r23, r30   	1
 mulld      r26, r9, r24    	1
 mr         r29, r26        	1
 nop                        	1
 ld         r3, -31744(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r3, r3, 1904    	1
 add        r3, r3, r26     	1
 add        r3, r3, r23     	1
 add        r3, r3, r22     	1
 bl         sbrk            	1
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 subi       r29, r2, 17920  	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r3         	1
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 ld         r31, 0(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 bc         30, 12, 0x10022090 	1
 mflr       r0              	1
 li         r3, 0           	1
 std        r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         __brk           	1
 std        r3, -8(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r0, 45          	1
 sc                         	1
 ld         r6, -8(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r5, -32712(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r3, 0(r5)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpld      r6, r3          	1
 li         r3, 0           	1
 bclr       1, 5            	1
 nop                        	1
 cmpwi      cr7, r3, 0      	1
 bc         28, 12, 0x10022120 	1
 ld         r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, 0(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 b          0x1002202c      	1
 cmpdi      cr7, r30, 0     	1
 bc         30, 12, 0x1002206c 	1
 bc         29, 4, 0x100220c0 	1
 add        r9, r30, r31    	1
 subfc      r9, r31, r9     	1
 subfe      r9, r9, r9      	1
 neg        r9, r9          	1
 clrlwi     r9, r9, 24      	1
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x100220dc 	1
 mflr       r0              	1
 add        r3, r31, r30    	1
 std        r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         __brk           	1
 std        r3, -8(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r0, 45          	1
 sc                         	1
 ld         r6, -8(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r5, -32712(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r3, 0(r5)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpld      r6, r3          	1
 li         r3, 0           	1
 bclr       1, 5            	1
 nop                        	1
 cmpwi      cr7, r3, 0      	1
 bc         28, 12, 0x10022120 	1
 ld         r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r1, r1, 144     	1
 mr         r3, r31         	1
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 nop                        	1
 subi       r27, r2, 19496  	1
 std        r29, 1104(r28)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r9, 0           	1
 li         r10, 62         	1
 mr         r5, r25         	1
 mr         r4, r31         	1
 addi       r29, r3, 1904   	1
 add        r29, r29, r20   	1
 std        r9, 40(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 0(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r27, r27, 16    	1
 and        r29, r29, r19   	1
 add        r9, r29, r26    	1
 mr         r3, r9          	1
 std        r9, 16(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         memcpy          	1
 cmpldi     cr1, r5, 31     	1
 neg        r0, r3          	1
 std        r3, -16(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 andi.      r11, r3, 7      	1
 clrldi     r0, r0, 61      	1
 clrldi     r10, r4, 61     	1
 cmpldi     cr6, r5, 8      	1
 bc         5, 4, 0x1001cd40 	1
 cmpld      cr6, r10, r11   	1
 mr         r12, r4         	1
 rldicl     r9, r5, 61, 3   	1
 mtcrf      r0, r32         	1
 mr         r31, r5         	1
 bc         2, 12, 0x1001cc44 	1
 clrldi     r11, r31, 61    	1
 mtcrf      r9, r32         	1
 bc         26, 4, 0x1001ceb0 	1
 rldicl     r8, r31, 59, 5  	1
 cmpldi     cr1, r9, 4      	1
 cmpldi     cr6, r11, 0     	1
 mr         r11, r12        	1
 bc         30, 4, 0x1001cca0 	1
 mr         r10, r3         	1
 mtctr      r8              	1
 bc         31, 4, 0x1001ccc0 	1
 ld         r6, 0(r11)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r7, 8(r11)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r8, 16(r11)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r0, 24(r11)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r11, r11, 32    	1
 std        r6, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r6, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r7, 8(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r8, 16(r10)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r0, 24(r10)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r10, r10, 32    	1
 bc         0, 16, 0x1001ccc0 	1
 rldicr     r0, r31, 0, 60  	1
 mtcrf      r31, r32        	1
 bc         26, 12, 0x1001cd34 	1
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r3, -16(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 divdu      r9, r30, r21    	1
 nop                        	1
 subi       r6, r2, 18368   	1
 nop                        	1
 subi       r8, r2, 18360   	1
 addi       r1, r1, 224     	1
 ld         r10, -31744(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r30, r2, 19504  	1
 nop                        	1
 subi       r11, r2, 18448  	1
 nop                        	1
 subi       r7, r2, 19520   	1
 nop                        	1
 subi       r4, r2, 18472   	1
 nop                        	1
 subi       r5, r2, 19512   	1
 addi       r13, r29, 28672 	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r27, -8(r29)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r19, -104(r1)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r3, 0(r6)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lwz        r6, 0(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r10, r10, 15    	1
 ld         r20, -96(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r8, 1           	1
 mtlr       r0              	1
 std        r3, -104(r29)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 stw        r6, -92(r29)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subi       r3, r2, 23536   	1
 std        r31, 1064(r28)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r8, 0(r30)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 std        r8, 1112(r28)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r8, 0(r11)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r6, 64          	1
 std        r24, 1088(r28)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r25, 1072(r28)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 std        r28, -23496(r2) 	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r22, 0(r5)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r23, 1080(r28)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r3, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r6, -23536(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r22, -80(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mulld      r9, r9, r21     	1
 ld         r21, -88(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r9, r9, r26     	1
 add        r10, r10, r9    	1
 rldicr     r10, r10, 0, 59 	1
 std        r9, 0(r7)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, -31744(r2) 	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r18, -112(r1)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r24, -64(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r25, -56(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, -48(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 subis      r28, r2, 11     	1
 subi       r28, r28, 31624 	1
 subis      r9, r2, 11      	1
 subi       r9, r9, 31384   	1
 cmpld      cr7, r28, r9    	1
 bc         28, 4, 0x10000b8c 	1
 lwz        r9, 12(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 248    	1
 bc         30, 4, 0x10000b38 	1
 cmplwi     cr7, r9, 247    	1
 bc         30, 4, 0x10000dac 	1
 ld         r9, 16(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r10, r2, 20880  	1
 ld         r27, 0(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r28, r28, 24    	1
 ld         r3, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 nop                        	1
 subi       r9, r2, 20880   	1
 nop                        	1
 subi       r10, r2, 20896  	1
 ld         r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 0(r10)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r8, r9, 256     	1
 bc         2, 12, 0x100444d8 	1
 andi.      r8, r9, 4096    	1
 bc         2, 12, 0x100444e8 	1
 andis.     r8, r9, 2       	1
 bc         2, 4, 0x10044500 	1
 andis.     r8, r9, 4       	1
 bc         2, 12, 0x100444a4 	1
 andis.     r10, r10, 32768 	1
 bc         2, 4, 0x100444c0 	1
 andi.      r9, r9, 128     	1
 bc         2, 12, 0x100444cc 	1
 subis      r3, r2, 1       	1
 addi       r3, r3, 26048   	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 8(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 16(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r8, 0(r27)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 8(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10000a84      	1
 subis      r9, r2, 11      	1
 subi       r9, r9, 31384   	1
 cmpld      cr7, r28, r9    	1
 bc         28, 4, 0x10000b8c 	1
 lwz        r9, 12(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 248    	1
 bc         30, 4, 0x10000b38 	1
 cmplwi     cr7, r9, 247    	1
 bc         30, 4, 0x10000dac 	1
 ld         r9, 16(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r10, r2, 20880  	1
 ld         r27, 0(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r28, r28, 24    	1
 ld         r3, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 nop                        	1
 subi       r9, r2, 20880   	1
 ld         r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r10, r9, 256    	1
 bc         2, 12, 0x1001cad0 	1
 andi.      r10, r9, 4096   	1
 bc         2, 12, 0x1001cae0 	1
 andis.     r10, r9, 2      	1
 bc         2, 4, 0x1001caf8 	1
 andis.     r10, r9, 4      	1
 bc         2, 12, 0x1001cab0 	1
 andi.      r9, r9, 128     	1
 bc         2, 4, 0x1001cac4 	1
 subis      r3, r2, 1       	1
 addi       r3, r3, 19832   	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 8(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 16(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r8, 0(r27)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 8(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10000a84      	1
 subis      r9, r2, 11      	1
 subi       r9, r9, 31384   	1
 cmpld      cr7, r28, r9    	1
 bc         28, 4, 0x10000b8c 	1
 lwz        r9, 12(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 248    	1
 bc         30, 4, 0x10000b38 	1
 cmplwi     cr7, r9, 247    	1
 bc         30, 4, 0x10000dac 	1
 ld         r9, 16(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r10, r2, 20880  	1
 ld         r27, 0(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r28, r28, 24    	1
 ld         r3, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 nop                        	1
 subi       r9, r2, 20880   	1
 nop                        	1
 subi       r10, r2, 20896  	1
 ld         r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 0(r10)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r8, r9, 256     	1
 bc         2, 12, 0x10044570 	1
 andi.      r8, r9, 4096    	1
 bc         2, 12, 0x10044580 	1
 andis.     r8, r9, 2       	1
 bc         2, 4, 0x10044598 	1
 andis.     r8, r9, 4       	1
 bc         2, 12, 0x1004453c 	1
 andis.     r10, r10, 32768 	1
 bc         2, 4, 0x10044558 	1
 andi.      r9, r9, 128     	1
 bc         2, 12, 0x10044564 	1
 subis      r3, r2, 1       	1
 addi       r3, r3, 26144   	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 8(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 16(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r8, 0(r27)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 8(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10000a84      	1
 subis      r9, r2, 11      	1
 subi       r9, r9, 31384   	1
 cmpld      cr7, r28, r9    	1
 bc         28, 4, 0x10000b8c 	1
 lwz        r9, 12(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 248    	1
 bc         30, 4, 0x10000b38 	1
 cmplwi     cr7, r9, 247    	1
 bc         30, 4, 0x10000dac 	1
 ld         r9, 16(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r10, r2, 20880  	1
 ld         r27, 0(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r28, r28, 24    	1
 ld         r3, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 nop                        	1
 subi       r9, r2, 20880   	1
 nop                        	1
 subi       r10, r2, 20896  	1
 ld         r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 0(r10)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r8, r9, 256     	1
 bc         2, 12, 0x1001cb68 	1
 andi.      r8, r9, 4096    	1
 bc         2, 12, 0x1001cb78 	1
 andis.     r8, r9, 2       	1
 bc         2, 4, 0x1001cb90 	1
 andis.     r8, r9, 4       	1
 bc         2, 12, 0x1001cb34 	1
 andis.     r10, r10, 32768 	1
 bc         2, 4, 0x1001cb50 	1
 andi.      r9, r9, 128     	1
 bc         2, 12, 0x1001cb5c 	1
 subis      r3, r2, 1       	1
 addi       r3, r3, 20000   	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 8(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 16(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r8, 0(r27)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 8(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10000a84      	1
 subis      r9, r2, 11      	1
 subi       r9, r9, 31384   	1
 cmpld      cr7, r28, r9    	1
 bc         28, 4, 0x10000b8c 	1
 lwz        r9, 12(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 248    	1
 bc         30, 4, 0x10000b38 	1
 cmplwi     cr7, r9, 247    	1
 bc         30, 4, 0x10000dac 	1
 ld         r9, 16(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r10, r2, 20880  	1
 ld         r27, 0(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r28, r28, 24    	1
 ld         r3, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 nop                        	1
 subi       r9, r2, 20880   	1
 nop                        	1
 subi       r10, r2, 20896  	1
 ld         r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 0(r10)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r8, r9, 256     	1
 bc         2, 12, 0x10044734 	1
 andi.      r8, r9, 4096    	1
 bc         2, 12, 0x10044744 	1
 andis.     r8, r9, 2       	1
 bc         2, 4, 0x1004475c 	1
 andis.     r8, r9, 4       	1
 bc         2, 12, 0x10044700 	1
 andis.     r10, r10, 32768 	1
 bc         2, 4, 0x1004471c 	1
 andi.      r9, r9, 128     	1
 bc         2, 12, 0x10044728 	1
 subis      r3, r2, 1       	1
 addi       r3, r3, 25952   	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 8(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 16(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r8, 0(r27)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 8(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10000a84      	1
 subis      r9, r2, 11      	1
 subi       r9, r9, 31384   	1
 cmpld      cr7, r28, r9    	1
 bc         28, 4, 0x10000b8c 	1
 lwz        r9, 12(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 248    	1
 bc         30, 4, 0x10000b38 	1
 cmplwi     cr7, r9, 247    	1
 bc         30, 4, 0x10000dac 	1
 ld         r9, 16(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r10, r2, 20880  	1
 ld         r27, 0(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r28, r28, 24    	1
 ld         r3, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 nop                        	1
 subi       r9, r2, 20880   	1
 ld         r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r10, r9, 256    	1
 bc         2, 12, 0x1001c010 	1
 andi.      r10, r9, 4096   	1
 bc         2, 12, 0x1001c020 	1
 andis.     r10, r9, 2      	1
 bc         2, 4, 0x1001c038 	1
 andis.     r10, r9, 4      	1
 bc         2, 12, 0x1001bff0 	1
 andi.      r9, r9, 128     	1
 bc         2, 4, 0x1001c004 	1
 subis      r3, r2, 1       	1
 addi       r3, r3, 20144   	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 8(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 16(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r8, 0(r27)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 8(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10000a84      	1
 subis      r9, r2, 11      	1
 subi       r9, r9, 31384   	1
 cmpld      cr7, r28, r9    	1
 bc         28, 4, 0x10000b8c 	1
 lwz        r9, 12(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 248    	1
 bc         30, 4, 0x10000b38 	1
 cmplwi     cr7, r9, 247    	1
 bc         30, 4, 0x10000dac 	1
 ld         r9, 16(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r10, r2, 20880  	1
 ld         r27, 0(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r28, r28, 24    	1
 ld         r3, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 nop                        	1
 subi       r9, r2, 20880   	1
 nop                        	1
 subi       r10, r2, 20896  	1
 ld         r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 0(r10)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r8, r9, 256     	1
 bc         2, 12, 0x100447d4 	1
 andi.      r8, r9, 4096    	1
 bc         2, 12, 0x100447e4 	1
 andis.     r8, r9, 2       	1
 bc         2, 4, 0x100447fc 	1
 andis.     r8, r9, 4       	1
 bc         2, 12, 0x10044798 	1
 andis.     r10, r10, 32768 	1
 bc         2, 4, 0x100447bc 	1
 andi.      r10, r9, 128    	1
 bc         2, 4, 0x100447c8 	1
 andis.     r9, r9, 8       	1
 bc         2, 12, 0x10044804 	1
 subis      r3, r2, 1       	1
 addi       r3, r3, 25880   	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 8(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 16(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r8, 0(r27)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 8(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10000a84      	1
 subis      r9, r2, 11      	1
 subi       r9, r9, 31384   	1
 cmpld      cr7, r28, r9    	1
 bc         28, 4, 0x10000b8c 	1
 lwz        r9, 12(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 248    	1
 bc         30, 4, 0x10000b38 	1
 cmplwi     cr7, r9, 247    	1
 bc         30, 4, 0x10000dac 	1
 ld         r9, 16(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r10, r2, 20880  	1
 ld         r27, 0(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r28, r28, 24    	1
 ld         r3, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 nop                        	1
 subi       r9, r2, 20880   	1
 ld         r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r10, r9, 256    	1
 bc         2, 12, 0x1001c2a0 	1
 andi.      r10, r9, 4096   	1
 bc         2, 12, 0x1001c2b0 	1
 andis.     r10, r9, 2      	1
 bc         2, 4, 0x1001c2c8 	1
 andis.     r10, r9, 4      	1
 bc         2, 12, 0x1001c280 	1
 andi.      r9, r9, 128     	1
 bc         2, 4, 0x1001c294 	1
 subis      r3, r2, 1       	1
 addi       r3, r3, 19784   	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 8(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 16(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r8, 0(r27)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 8(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10000a84      	1
 subis      r9, r2, 11      	1
 subi       r9, r9, 31384   	1
 cmpld      cr7, r28, r9    	1
 bc         28, 4, 0x10000b8c 	1
 lwz        r9, 12(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 248    	1
 bc         30, 4, 0x10000b38 	1
 cmplwi     cr7, r9, 247    	1
 bc         30, 4, 0x10000dac 	1
 ld         r9, 16(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r10, r2, 20880  	1
 ld         r27, 0(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r28, r28, 24    	1
 ld         r3, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 nop                        	1
 subi       r9, r2, 20896   	1
 ld         r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andis.     r9, r9, 32768   	1
 bc         2, 4, 0x1001bf40 	1
 subis      r3, r2, 1       	1
 addi       r3, r3, 20192   	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 8(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 16(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r8, 0(r27)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 8(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10000a84      	1
 subis      r9, r2, 11      	1
 subi       r9, r9, 31384   	1
 cmpld      cr7, r28, r9    	1
 bc         28, 4, 0x10000b8c 	1
 lwz        r9, 12(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 248    	1
 bc         30, 4, 0x10000b38 	1
 cmplwi     cr7, r9, 247    	1
 bc         30, 4, 0x10000dac 	1
 ld         r9, 16(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r10, r2, 20880  	1
 ld         r27, 0(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r28, r28, 24    	1
 ld         r3, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 nop                        	1
 subi       r9, r2, 20896   	1
 ld         r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andis.     r9, r9, 32768   	1
 bc         2, 4, 0x1005f078 	1
 subis      r3, r2, 1       	1
 addi       r3, r3, 29744   	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r8, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 8(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 16(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r8, 0(r27)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 8(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r27)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10000a84      	1
 subis      r9, r2, 11      	1
 subi       r9, r9, 31384   	1
 cmpld      cr7, r28, r9    	1
 bc         28, 4, 0x10000b8c 	1
 subis      r10, r2, 1      	1
 addi       r10, r10, 8448  	1
 nop                        	1
 subi       r9, r2, 26184   	1
 ld         r10, 0(r10)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lwz        r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 0(r10)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 clrldi     r10, r10, 8     	1
 std        r10, -28688(r13) 	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x10000d58 	1
 bl         _dl_discover_osversion 	1
 mflr       r0              	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -592(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 addi       r3, r1, 112     	1
 bl         uname           	1
 li         r0, 122         	1
 sc                         	1
 bclr       3, 5            	1
 nop                        	1
 addi       r7, r1, 242     	1
 cmpdi      cr7, r3, 0      	1
 bc         30, 4, 0x10025d80 	1
 li         r5, 0           	1
 li         r3, 0           	1
 lbz        r9, 0(r7)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r9, r9, 48      	1
 clrlwi     r10, r9, 24     	1
 cmplwi     cr7, r10, 9     	1
 bc         29, 12, 0x10025d64 	1
 lbz        r6, 1(r7)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 clrldi     r9, r9, 32      	1
 addi       r7, r7, 1       	1
 subi       r8, r6, 48      	1
 clrlwi     r10, r8, 24     	1
 cmplwi     cr7, r10, 9     	1
 bc         29, 12, 0x10025d20 	1
 cmplwi     cr7, r6, 46     	1
 rlwinm     r3, r3, 8, 0, 23 	1
 or         r3, r3, r9      	1
 addi       r9, r5, 1       	1
 clrldi     r3, r3, 32      	1
 addi       r7, r7, 1       	1
 extsw      r5, r9          	1
 bc         30, 4, 0x10025d5c 	1
 cmpwi      cr7, r9, 3      	1
 bc         30, 4, 0x10025ccc 	1
 lbz        r9, 0(r7)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r9, r9, 48      	1
 clrlwi     r10, r9, 24     	1
 cmplwi     cr7, r10, 9     	1
 bc         29, 12, 0x10025d64 	1
 lbz        r6, 1(r7)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 clrldi     r9, r9, 32      	1
 addi       r7, r7, 1       	1
 subi       r8, r6, 48      	1
 clrlwi     r10, r8, 24     	1
 cmplwi     cr7, r10, 9     	1
 bc         29, 12, 0x10025d20 	1
 cmplwi     cr7, r6, 46     	1
 rlwinm     r3, r3, 8, 0, 23 	1
 or         r3, r3, r9      	1
 addi       r9, r5, 1       	1
 clrldi     r3, r3, 32      	1
 addi       r7, r7, 1       	1
 extsw      r5, r9          	1
 bc         30, 4, 0x10025d5c 	1
 cmpwi      cr7, r9, 3      	1
 bc         30, 4, 0x10025ccc 	1
 lbz        r9, 0(r7)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r9, r9, 48      	1
 clrlwi     r10, r9, 24     	1
 cmplwi     cr7, r10, 9     	1
 bc         29, 12, 0x10025d64 	1
 lbz        r6, 1(r7)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 clrldi     r9, r9, 32      	1
 addi       r7, r7, 1       	1
 subi       r8, r6, 48      	1
 clrlwi     r10, r8, 24     	1
 cmplwi     cr7, r10, 9     	1
 bc         29, 12, 0x10025d20 	1
 cmplwi     cr7, r6, 46     	1
 rlwinm     r3, r3, 8, 0, 23 	1
 or         r3, r3, r9      	1
 addi       r9, r5, 1       	1
 clrldi     r3, r3, 32      	1
 addi       r7, r7, 1       	1
 extsw      r5, r9          	1
 bc         30, 4, 0x10025d5c 	1
 cmpwi      cr7, r5, 3      	1
 bc         30, 12, 0x10025d48 	1
 extsw      r3, r3          	1
 addi       r1, r1, 592     	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 cmpwi      cr7, r3, 0      	1
 bc         28, 12, 0x10000dc8 	1
 nop                        	1
 subi       r9, r2, 18168   	1
 clrldi     r10, r3, 32     	1
 lwz        r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10000dbc 	1
 nop                        	1
 subi       r9, r2, 18168   	1
 stw        r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 lis        r9, 4           	1
 ori        r9, r9, 5127    	1
 cmpw       cr7, r3, r9     	1
 bc         29, 12, 0x10000bb8 	1
 nop                        	1
 ld         r9, -32536(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10000bd0 	1
 subis      r9, r2, 1       	1
 addi       r9, r9, 8448    	1
 cmpdi      cr7, r29, 0     	1
 ld         r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r9, -28696(r13) 	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x10000c00 	1
 nop                        	1
 subi       r9, r2, 20912   	1
 ld         r4, 784(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r3, 776(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r5, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bl         __libc_init_first 	1
 mflr       r0              	1
 nop                        	1
 ld         r9, -32408(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r29, r5         	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r4         	1
 mr         r31, r3         	1
 cmpdi      cr7, r9, 0      	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -176(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         30, 12, 0x10025f10 	1
 nop                        	1
 subi       r10, r2, 20560  	1
 nop                        	1
 subi       r9, r2, 20888   	1
 li         r8, 0           	1
 nop                        	1
 stw        r8, -26184(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 lwz        r3, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lwz        r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpw       cr7, r9, r3     	1
 bc         30, 12, 0x10025e8c 	1
 nop                        	1
 subi       r8, r2, 18144   	1
 nop                        	1
 subi       r10, r2, 18096  	1
 nop                        	1
 subi       r9, r2, 20912   	1
 stw        r31, 0(r8)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, 0(r10)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         _dl_non_dynamic_init 	1
 mflr       r0              	1
 std        r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -176(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bl         _dl_get_origin  	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subis      r3, r2, 4       	1
 li         r0, 85          	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -4240(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 stdu       r1, -4240(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 addi       r3, r3, 30920   	1
 li         r5, 4096        	1
 addi       r30, r1, 112    	1
 mr         r4, r30         	1
 sc                         	1
 mfcr       r0              	1
 andis.     r9, r0, 4096    	1
 bc         2, 4, 0x100569c0 	1
 nop                        	1
 subi       r9, r2, 18240   	1
 ld         r31, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 bc         30, 12, 0x10056a88 	1
 li         r29, -1         	1
 addi       r1, r1, 4240    	1
 mr         r3, r29         	1
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 nop                        	1
 subi       r30, r2, 18256  	1
 nop                        	1
 subi       r29, r2, 18200  	1
 nop                        	1
 nop                        	1
 std        r3, -26808(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r10, 0(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 0(r29)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r10, -26960(r2) 	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 sth        r9, -26944(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mftb       r10             	1
 nop                        	1
 subi       r9, r2, 18312   	1
 subis      r3, r2, 4       	1
 subi       r3, r3, 32048   	1
 std        r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         getenv          	1
 nop                        	1
 subi       r9, r2, 20912   	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -160(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 ld         r30, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r30, 0     	1
 bc         30, 12, 0x10007f80 	1
 std        r26, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r26, r3         	1
 lbz        r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10007f60 	1
 std        r28, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 extsh      r28, r9         	1
 ld         r31, 0(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lbz        r29, 1(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r29, 0     	1
 bc         30, 4, 0x10007e70 	1
 mflr       r0              	1
 std        r27, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rlwinm     r29, r29, 8, 0, 23 	1
 or         r29, r29, r28   	1
 addi       r26, r26, 2     	1
 extsh      r29, r29        	1
 std        r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         strlen          	1
 dcbt                       	1
 rldicr     r4, r3, 0, 60   	1
 lis        r7, 32639       	1
 rlwinm     r5, r3, 3, 26, 28 	1
 ld         r8, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r7, r7, 32639   	1
 li         r9, -1          	1
 rldimi     r7, r7, 32, 0   	1
 srd        r9, r9, r5      	1
 and        r10, r7, r8     	1
 or         r11, r7, r8     	1
 lis        r6, -257        	1
 add        r10, r10, r7    	1
 subi       r6, r6, 257     	1
 nor        r12, r11, r10   	1
 and.       r12, r12, r9    	1
 mtcrf      r3, r32         	1
 bc         2, 4, 0x1001d90c 	1
 cntlzd     r12, r12        	1
 subf       r10, r3, r4     	1
 rldicl     r12, r12, 61, 3 	1
 add        r3, r10, r12    	1
 bclr       0, 20           	1
 nop                        	1
 cmpdi      cr7, r31, 0     	1
 mr         r27, r3         	1
 subi       r28, r3, 2      	1
 bc         30, 4, 0x10007ebc 	1
 b          0x10007f10      	1
 ld         r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 addi       r1, r1, 160     	1
 mr         r3, r31         	1
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 cmpdi      r3, 0           	1
 bc         2, 12, 0x10025a30 	1
 li         r9, 0           	1
 b          0x100251a0      	1
 nop                        	1
 subi       r28, r2, 18224  	1
 nop                        	1
 subi       r8, r2, 18208   	1
 ld         r10, 0(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stw        r9, 0(r8)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r10, 0     	1
 bc         30, 12, 0x100256a4 	1
 subis      r3, r2, 4       	1
 subi       r3, r3, 31800   	1
 bl         getenv          	1
 nop                        	1
 subi       r9, r2, 20912   	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -160(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 ld         r30, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r30, 0     	1
 bc         30, 12, 0x10007f80 	1
 std        r26, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r26, r3         	1
 lbz        r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10007f60 	1
 std        r28, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 extsh      r28, r9         	1
 ld         r31, 0(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lbz        r29, 1(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r29, 0     	1
 bc         30, 4, 0x10007e70 	1
 mflr       r0              	1
 std        r27, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rlwinm     r29, r29, 8, 0, 23 	1
 or         r29, r29, r28   	1
 addi       r26, r26, 2     	1
 extsh      r29, r29        	1
 std        r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         strlen          	1
 dcbt                       	1
 rldicr     r4, r3, 0, 60   	1
 lis        r7, 32639       	1
 rlwinm     r5, r3, 3, 26, 28 	1
 ld         r8, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r7, r7, 32639   	1
 li         r9, -1          	1
 rldimi     r7, r7, 32, 0   	1
 srd        r9, r9, r5      	1
 and        r10, r7, r8     	1
 or         r11, r7, r8     	1
 lis        r6, -257        	1
 add        r10, r10, r7    	1
 subi       r6, r6, 257     	1
 nor        r12, r11, r10   	1
 and.       r12, r12, r9    	1
 mtcrf      r3, r32         	1
 bc         2, 4, 0x1001d90c 	1
 rldicr     r10, r6, 32, 31 	1
 add        r6, r6, r10     	1
 bc         28, 12, 0x1001d8c4 	1
 ld         r8, 8(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ldu        r9, 16(r4)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 add        r10, r6, r8     	1
 nor        r11, r7, r8     	1
 and.       r10, r10, r11   	1
 add        r12, r6, r9     	1
 nor        r0, r7, r9      	1
 bc         2, 4, 0x1001d8fc 	1
 and        r10, r7, r8     	1
 subi       r4, r4, 8       	1
 add        r10, r10, r7    	1
 andc       r12, r11, r10   	1
 cntlzd     r12, r12        	1
 subf       r10, r3, r4     	1
 rldicl     r12, r12, 61, 3 	1
 add        r3, r10, r12    	1
 bclr       0, 20           	1
 nop                        	1
 cmpdi      cr7, r31, 0     	1
 mr         r27, r3         	1
 subi       r28, r3, 2      	1
 bc         30, 4, 0x10007ebc 	1
 b          0x10007f10      	1
 ld         r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 addi       r1, r1, 160     	1
 mr         r3, r31         	1
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 bl         _dl_init_paths  	1
 mflr       r0              	1
 std        r26, -48(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r26, r3         	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 subi       r10, r2, 18344  	1
 nop                        	1
 subi       r9, r2, 18288   	1
 subis      r28, r2, 1      	1
 std        r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r28, r28, 10288 	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r6, r28, 8      	1
 addi       r5, r28, 16     	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -160(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 ld         r4, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r3, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r31, r1         	1
 bl         _dl_important_hwcaps 	1
 mflr       r0              	1
 std        r22, -80(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mfcr       r12             	1
 std        r24, -64(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r25, -56(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r25, r4         	1
 std        r26, -48(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r26, r3         	1
 mr         r28, r5         	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r5, 0           	1
 li         r3, 7           	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r14, -144(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stw        r12, 8(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r15, -136(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r16, -128(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r17, -120(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r18, -112(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r19, -104(r1)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r20, -96(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r21, -88(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -288(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 mr         r31, r1         	1
 addi       r4, r31, 112    	1
 std        r6, 360(r31)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         __tunable_get_val 	1
 mulli      r3, r3, 56      	1
 subis      r10, r2, 1      	1
 addi       r10, r10, 7328  	1
 add        r8, r10, r3     	1
 lwz        r9, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 1      	1
 bc         30, 12, 0x1002482c 	1
 add        r9, r10, r3     	1
 ld         r9, 32(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r9, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 add        r9, r10, r3     	1
 lbz        r9, 40(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bclr       30, 12          	1
 nop                        	1
 nop                        	1
 subi       r22, r2, 20880  	1
 ld         r23, 112(r31)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subic      r30, r26, 1     	1
 subfe      r30, r30, r26   	1
 ld         r0, 0(r22)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 and        r24, r0, r23    	1
 cmpdi      cr4, r24, 0     	1
 bc         18, 12, 0x10054694 	1
 addi       r30, r30, 1     	1
 b          0x10053f70      	1
 nop                        	1
 subi       r9, r2, 18272   	1
 ld         r18, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r18, 0     	1
 bc         30, 12, 0x100545a0 	1
 rldicr     r10, r30, 4, 59 	1
 ld         r8, 0(r1)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r9, 1           	1
 neg        r10, r10        	1
 li         r20, 0          	1
 stdux      r8, r1, r10     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand><operand>1</operand></dsts></inst></block>
 addi       r27, r1, 112    	1
 b          0x10054130      	1
 bc         18, 12, 0x100541cc 	1
 mr         r18, r20        	1
 cmpdi      cr7, r26, 0     	1
 bc         30, 12, 0x100545fc 	1
 rldicr     r18, r18, 4, 59 	1
 addi       r10, r9, 1      	1
 add        r8, r27, r18    	1
 stdx       r26, r27, r18   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 std        r25, 8(r8)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpld      cr7, r30, r10   	1
 rldicr     r9, r9, 4, 59   	1
 subis      r7, r2, 4       	1
 add        r10, r27, r9    	1
 addi       r7, r7, 29888   	1
 li         r8, 3           	1
 stdx       r7, r27, r9     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 std        r8, 8(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 4, 0x1005469c 	1
 cmpldi     cr7, r30, 1     	1
 ld         r19, 8(r27)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bc         30, 12, 0x100545c0 	1
 rldicr     r29, r30, 4, 59 	1
 cmpldi     cr7, r30, 2     	1
 add        r29, r27, r29   	1
 addi       r3, r19, 2      	1
 ld         r24, -8(r29)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r3, r3, r24     	1
 bc         29, 12, 0x10054518 	1
 clrldi     r26, r30, 32    	1
 li         r23, 1          	1
 slw        r9, r23, r26    	1
 extsw      r20, r9         	1
 rldicr     r25, r20, 4, 59 	1
 stw        r9, 136(r31)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r20, 0(r28)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 add        r3, r3, r25     	1
 bl         malloc          	1
 nop                        	1
 ld         r9, -27712(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         30, 4, 0x10019e10 	1
 mflr       r0              	1
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mflr       r4              	1
 std        r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 mflr       r0              	1
 li         r9, 0           	1
 nop                        	1
 std        r9, -27712(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 std        r3, 112(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         ptmalloc_init   	1
 nop                        	1
 nop                        	1
 subi       r10, r2, 30072  	1
 lwz        r9, -27760(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bclr       28, 4           	1
 mflr       r0              	1
 nop                        	1
 li         r6, 0           	1
 nop                        	1
 addi       r7, r10, 112    	1
 subi       r8, r13, 28616  	1
 stw        r6, -27760(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r6, 127         	1
 addi       r9, r10, 208    	1
 mtctr      r6              	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 std        r7, 0(r8)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 std        r9, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 bc         0, 16, 0x10014cf0 	1
 nop                        	1
 addi       r10, r10, 208   	1
 li         r8, 128         	1
 li         r9, 0           	1
 std        r10, -29864(r2) 	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 subis      r5, r2, 1       	1
 addi       r4, r1, 112     	1
 addi       r5, r5, 18464   	1
 std        r8, -20976(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 li         r3, 19          	1
 stw        r9, -29952(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         __tunable_get_val 	1
 mulli      r3, r3, 56      	1
 subis      r10, r2, 1      	1
 addi       r10, r10, 7328  	1
 add        r8, r10, r3     	1
 lwz        r9, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 1      	1
 bc         30, 12, 0x1002482c 	1
 cmpwi      cr7, r9, 0      	1
 bc         30, 12, 0x100248c0 	1
 ld         r9, 32(r8)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stw        r9, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10024838      	1
 add        r9, r10, r3     	1
 lbz        r9, 40(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bclr       30, 12          	1
 nop                        	1
 subis      r5, r2, 1       	1
 addi       r4, r1, 112     	1
 addi       r5, r5, 17888   	1
 li         r3, 6           	1
 bl         __tunable_get_val 	1
 mulli      r3, r3, 56      	1
 subis      r10, r2, 1      	1
 addi       r10, r10, 7328  	1
 add        r8, r10, r3     	1
 lwz        r9, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 1      	1
 bc         30, 12, 0x1002482c 	1
 cmpwi      cr7, r9, 0      	1
 bc         30, 12, 0x100248c0 	1
 cmplwi     cr7, r9, 2      	1
 bc         30, 4, 0x100248a0 	1
 add        r9, r10, r3     	1
 ld         r9, 32(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r9, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 add        r9, r10, r3     	1
 lbz        r9, 40(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bclr       30, 12          	1
 nop                        	1
 subis      r5, r2, 1       	1
 addi       r4, r1, 112     	1
 addi       r5, r5, 17912   	1
 li         r3, 2           	1
 bl         __tunable_get_val 	1
 mulli      r3, r3, 56      	1
 subis      r10, r2, 1      	1
 addi       r10, r10, 7328  	1
 add        r8, r10, r3     	1
 lwz        r9, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 1      	1
 bc         30, 12, 0x1002482c 	1
 cmpwi      cr7, r9, 0      	1
 bc         30, 12, 0x100248c0 	1
 ld         r9, 32(r8)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stw        r9, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10024838      	1
 add        r9, r10, r3     	1
 lbz        r9, 40(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bclr       30, 12          	1
 nop                        	1
 subis      r5, r2, 1       	1
 addi       r4, r1, 112     	1
 addi       r5, r5, 17840   	1
 li         r3, 13          	1
 bl         __tunable_get_val 	1
 mulli      r3, r3, 56      	1
 subis      r10, r2, 1      	1
 addi       r10, r10, 7328  	1
 add        r8, r10, r3     	1
 lwz        r9, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 1      	1
 bc         30, 12, 0x1002482c 	1
 cmpwi      cr7, r9, 0      	1
 bc         30, 12, 0x100248c0 	1
 cmplwi     cr7, r9, 2      	1
 bc         30, 4, 0x100248a0 	1
 add        r9, r10, r3     	1
 ld         r9, 32(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r9, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 add        r9, r10, r3     	1
 lbz        r9, 40(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bclr       30, 12          	1
 nop                        	1
 subis      r5, r2, 1       	1
 addi       r4, r1, 112     	1
 addi       r5, r5, 17936   	1
 li         r3, 1           	1
 bl         __tunable_get_val 	1
 mulli      r3, r3, 56      	1
 subis      r10, r2, 1      	1
 addi       r10, r10, 7328  	1
 add        r8, r10, r3     	1
 lwz        r9, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 1      	1
 bc         30, 12, 0x1002482c 	1
 cmpwi      cr7, r9, 0      	1
 bc         30, 12, 0x100248c0 	1
 cmplwi     cr7, r9, 2      	1
 bc         30, 4, 0x100248a0 	1
 add        r9, r10, r3     	1
 ld         r9, 32(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r9, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 add        r9, r10, r3     	1
 lbz        r9, 40(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bclr       30, 12          	1
 nop                        	1
 subis      r5, r2, 1       	1
 addi       r4, r1, 112     	1
 addi       r5, r5, 17864   	1
 li         r3, 8           	1
 bl         __tunable_get_val 	1
 mulli      r3, r3, 56      	1
 subis      r10, r2, 1      	1
 addi       r10, r10, 7328  	1
 add        r8, r10, r3     	1
 lwz        r9, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 1      	1
 bc         30, 12, 0x1002482c 	1
 cmpwi      cr7, r9, 0      	1
 bc         30, 12, 0x100248c0 	1
 ld         r9, 32(r8)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stw        r9, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10024838      	1
 add        r9, r10, r3     	1
 lbz        r9, 40(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bclr       30, 12          	1
 nop                        	1
 subis      r5, r2, 1       	1
 addi       r4, r1, 112     	1
 addi       r5, r5, 17960   	1
 li         r3, 12          	1
 bl         __tunable_get_val 	1
 mulli      r3, r3, 56      	1
 subis      r10, r2, 1      	1
 addi       r10, r10, 7328  	1
 add        r8, r10, r3     	1
 lwz        r9, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 1      	1
 bc         30, 12, 0x1002482c 	1
 cmpwi      cr7, r9, 0      	1
 bc         30, 12, 0x100248c0 	1
 cmplwi     cr7, r9, 2      	1
 bc         30, 4, 0x100248a0 	1
 add        r9, r10, r3     	1
 ld         r9, 32(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r9, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 add        r9, r10, r3     	1
 lbz        r9, 40(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bclr       30, 12          	1
 nop                        	1
 subis      r5, r2, 1       	1
 addi       r4, r1, 112     	1
 addi       r5, r5, 17984   	1
 li         r3, 16          	1
 bl         __tunable_get_val 	1
 mulli      r3, r3, 56      	1
 subis      r10, r2, 1      	1
 addi       r10, r10, 7328  	1
 add        r8, r10, r3     	1
 lwz        r9, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 1      	1
 bc         30, 12, 0x1002482c 	1
 cmpwi      cr7, r9, 0      	1
 bc         30, 12, 0x100248c0 	1
 cmplwi     cr7, r9, 2      	1
 bc         30, 4, 0x100248a0 	1
 add        r9, r10, r3     	1
 ld         r9, 32(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r9, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 add        r9, r10, r3     	1
 lbz        r9, 40(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bclr       30, 12          	1
 nop                        	1
 subis      r5, r2, 1       	1
 addi       r4, r1, 112     	1
 addi       r5, r5, 18008   	1
 li         r3, 18          	1
 bl         __tunable_get_val 	1
 mulli      r3, r3, 56      	1
 subis      r10, r2, 1      	1
 addi       r10, r10, 7328  	1
 add        r8, r10, r3     	1
 lwz        r9, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 1      	1
 bc         30, 12, 0x1002482c 	1
 cmpwi      cr7, r9, 0      	1
 bc         30, 12, 0x100248c0 	1
 cmplwi     cr7, r9, 2      	1
 bc         30, 4, 0x100248a0 	1
 add        r9, r10, r3     	1
 ld         r9, 32(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r9, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 add        r9, r10, r3     	1
 lbz        r9, 40(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bclr       30, 12          	1
 nop                        	1
 subis      r5, r2, 1       	1
 addi       r4, r1, 112     	1
 addi       r5, r5, 18032   	1
 li         r3, 15          	1
 bl         __tunable_get_val 	1
 mulli      r3, r3, 56      	1
 subis      r10, r2, 1      	1
 addi       r10, r10, 7328  	1
 add        r8, r10, r3     	1
 lwz        r9, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 1      	1
 bc         30, 12, 0x1002482c 	1
 cmpwi      cr7, r9, 0      	1
 bc         30, 12, 0x100248c0 	1
 cmplwi     cr7, r9, 2      	1
 bc         30, 4, 0x100248a0 	1
 add        r9, r10, r3     	1
 ld         r9, 32(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r9, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 add        r9, r10, r3     	1
 lbz        r9, 40(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bclr       30, 12          	1
 nop                        	1
 subis      r5, r2, 1       	1
 addi       r4, r1, 112     	1
 addi       r5, r5, 18056   	1
 li         r3, 10          	1
 bl         __tunable_get_val 	1
 mulli      r3, r3, 56      	1
 subis      r10, r2, 1      	1
 addi       r10, r10, 7328  	1
 add        r8, r10, r3     	1
 lwz        r9, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplwi     cr7, r9, 1      	1
 bc         30, 12, 0x1002482c 	1
 cmpwi      cr7, r9, 0      	1
 bc         30, 12, 0x100248c0 	1
 cmplwi     cr7, r9, 2      	1
 bc         30, 4, 0x100248a0 	1
 add        r9, r10, r3     	1
 ld         r9, 32(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r9, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 add        r9, r10, r3     	1
 lbz        r9, 40(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bclr       30, 12          	1
 nop                        	1
 addi       r1, r1, 128     	1
 li         r9, 1           	1
 nop                        	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stw        r9, -27760(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 ld         r3, 112(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r1, r1, 128     	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 b          malloc          	1
 nop                        	1
 ld         r9, -27712(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         30, 4, 0x10019e10 	1
 addi       r9, r3, 23      	1
 std        r30, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r28, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r3         	1
 cmpldi     cr7, r9, 31     	1
 std        r31, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         29, 12, 0x10019ca0 	1
 rldicr     r9, r9, 0, 59   	1
 cmpld      cr7, r3, r9     	1
 bc         29, 12, 0x10019cd0 	1
 li         r10, -65        	1
 cmpld      cr7, r9, r10    	1
 bc         29, 12, 0x10019cd0 	1
 subi       r31, r9, 17     	1
 rldicl     r28, r31, 60, 4 	1
 b          0x10019c14      	1
 nop                        	1
 subi       r9, r13, 28632  	1
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r10, 0     	1
 bc         30, 12, 0x10019d10 	1
 mflr       r0              	1
 nop                        	1
 subi       r9, r13, 28624  	1
 lbz        r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 4, 0x10019c40 	1
 bl         tcache_init.part.5 	1
 mflr       r0              	1
 nop                        	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 subi       r9, r13, 28616  	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 ld         r31, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 bc         30, 12, 0x10018bf0 	1
 li         r9, 0           	1
 li         r8, 1           	1
 clrldi     r9, r9, 32      	1
 lwarx      r41, 0, r31     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subf.      r10, r9, r10    	1
 bc         2, 4, 0x10018b3c 	1
 stwcx      r8, r31, r39    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x10018b28 	1
 isync                      	1
 cmpwi      cr7, r10, 0     	1
 bc         30, 4, 0x10018c70 	1
 li         r4, 576         	1
 mr         r3, r31         	1
 bl         _int_malloc     	1
 mfcr       r12             	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r31, r4, 23     	1
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r29, r4         	1
 cmpldi     cr7, r31, 31    	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r3         	1
 stw        r12, 8(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -320(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         29, 12, 0x100179d0 	1
 rldicr     r31, r31, 0, 59 	1
 cmpld      cr7, r4, r31    	1
 bc         29, 12, 0x10017990 	1
 li         r9, -65         	1
 cmpld      cr7, r31, r9    	1
 bc         29, 12, 0x10017990 	1
 cmpdi      cr7, r3, 0      	1
 bc         30, 12, 0x10018330 	1
 nop                        	1
 ld         r9, -20976(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 rlwinm     r10, r31, 28, 4, 31 	1
 clrldi     r23, r10, 32    	1
 cmpld      cr7, r31, r9    	1
 bc         29, 4, 0x10017e90 	1
 cmpldi     cr7, r31, 1023  	1
 std        r14, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r16, 192(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r17, 200(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r21, 232(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r22, 240(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r25, 264(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r28, 288(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         29, 4, 0x100185c0 	1
 rlwinm     r10, r10, 1, 0, 30 	1
 ld         r14, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r16, 192(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r17, 200(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r21, 232(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r10, r10, 2     	1
 ld         r22, 240(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r25, 264(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 288(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 clrldi     r10, r10, 32    	1
 addi       r10, r10, 14    	1
 rldicr     r10, r10, 3, 60 	1
 b          0x10017ccc      	1
 add        r10, r30, r10   	1
 subi       r7, r10, 16     	1
 ld         r9, 8(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r7, r9     	1
 bc         30, 12, 0x10017f00 	1
 mflr       r0              	1
 std        r21, 232(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rldicl     r21, r31, 55, 9 	1
 std        r14, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r21, 91     	1
 std        r22, 240(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rldicl     r22, r31, 58, 6 	1
 std        r25, 264(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 clrldi     r14, r9, 32     	1
 li         r9, 124         	1
 std        r16, 192(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r17, 200(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r25, r22, 48    	1
 std        r28, 288(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r15, 184(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r28, r23        	1
 std        r9, 136(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r9, 119         	1
 std        r18, 208(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 clrldi     r25, r25, 32    	1
 std        r0, 336(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r19, 216(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r16, 0          	1
 li         r17, 0          	1
 std        r9, 120(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r9, 110         	1
 std        r20, 224(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r24, 256(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r26, 272(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r27, 280(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 112(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10017adc      	1
 nop                        	1
 subi       r20, r31, 17    	1
 subi       r10, r13, 28632 	1
 rldicl     r24, r20, 60, 4 	1
 li         r9, 0           	1
 ld         r7, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r7, 0      	1
 bc         30, 12, 0x10017b10 	1
 nop                        	1
 cmpdi      cr4, r9, 0      	1
 std        r17, 144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r21, 152(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subi       r26, r2, 30072  	1
 addi       r27, r30, 96    	1
 addi       r9, r26, 112    	1
 li         r18, 0          	1
 cmpd       cr3, r30, r9    	1
 addi       r9, r31, 32     	1
 li         r15, 1          	1
 rldicr     r19, r24, 3, 60 	1
 std        r9, 128(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r4, 104(r26)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r17, 96(r26)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 120(r30)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r6, 0           	1
 li         r0, 0           	1
 add        r21, r7, r19    	1
 cmpdi      cr5, r4, 0      	1
 cmpld      cr7, r27, r10   	1
 bc         30, 12, 0x100186d0 	1
 cmpdi      cr7, r0, 0      	1
 bc         30, 12, 0x10018010 	1
 cmpldi     cr7, r31, 1023  	1
 bc         29, 4, 0x1001804c 	1
 addi       r9, r28, 1      	1
 rldic      r6, r28, 4, 29  	1
 rldicl     r8, r9, 59, 37  	1
 addi       r6, r6, 96      	1
 addi       r5, r8, 536     	1
 clrlwi     r9, r9, 27      	1
 rldicr     r10, r5, 2, 61  	1
 add        r6, r30, r6     	1
 slw        r9, r15, r9     	1
 lwzx       r7, r30, r10    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplw      cr7, r9, r7     	1
 bc         29, 12, 0x10018460 	1
 subfic     r9, r8, 3       	1
 clrldi     r9, r9, 32      	1
 addi       r9, r9, 1       	1
 mtctr      r9              	1
 b          0x10018494      	1
 addi       r8, r8, 1       	1
 clrldi     r8, r8, 32      	1
 bc         0, 16, 0x10018480 	1
 addi       r5, r8, 536     	1
 rldicr     r9, r5, 2, 61   	1
 lwzx       r7, r30, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r7, 0      	1
 bc         30, 4, 0x100186b0 	1
 addi       r8, r8, 1       	1
 clrldi     r8, r8, 32      	1
 bc         0, 16, 0x10018480 	1
 addi       r5, r8, 536     	1
 rldicr     r9, r5, 2, 61   	1
 lwzx       r7, r30, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r7, 0      	1
 bc         30, 4, 0x100186b0 	1
 addi       r8, r8, 1       	1
 clrldi     r8, r8, 32      	1
 bc         0, 16, 0x10018480 	1
 ld         r8, 96(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 2184(r30)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 rldicr     r9, r9, 0, 60   	1
 cmpld      cr7, r10, r9    	1
 bc         28, 12, 0x100187f0 	1
 ld         r10, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r10, r9    	1
 bc         29, 4, 0x10018860 	1
 lwz        r9, 8(r30)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 12, 0x100188c4 	1
 mr         r4, r30         	1
 mr         r3, r31         	1
 bl         sysmalloc       	1
 mfcr       r12             	1
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 or.        r28, r4, r4     	1
 std        r25, -56(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 subi       r25, r2, 27680  	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r31, r3         	1
 stw        r12, 8(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r30, 0(r25)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stdu       r1, -256(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         2, 12, 0x100170c0 	1
 mflr       r0              	1
 nop                        	1
 ld         r9, -30056(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r19, 152(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpld      cr7, r9, r3     	1
 std        r0, 272(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         29, 4, 0x10017050 	1
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r14, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r19, 0          	1
 std        r15, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r16, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r17, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r18, 144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r20, 160(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r21, 168(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r22, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r23, 184(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r24, 192(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r26, 208(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, 232(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 addi       r9, r30, 7      	1
 subi       r22, r2, 30072  	1
 add        r9, r9, r31     	1
 addi       r23, r22, 112   	1
 neg        r29, r30        	1
 cmpd       cr3, r28, r23   	1
 and        r29, r9, r29    	1
 addi       r20, r28, 96    	1
 subi       r18, r30, 1     	1
 addi       r21, r31, 32    	1
 lis        r16, 1024       	1
 addi       r17, r31, 64    	1
 ld         r27, 96(r28)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 8(r27)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpd       cr7, r27, r20   	1
 rldicr     r24, r9, 0, 60  	1
 add        r26, r27, r24   	1
 bc         30, 12, 0x10017200 	1
 cmpdi      cr4, r24, 0     	1
 bc         18, 4, 0x10016ef8 	1
 cmpld      cr7, r21, r24   	1
 bc         29, 12, 0x10016f18 	1
 bc         14, 12, 0x100173b0 	1
 lwz        r10, 116(r22)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 8(r22)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 neg        r25, r30        	1
 subi       r30, r30, 1     	1
 andi.      r10, r10, 2     	1
 addi       r9, r9, 32      	1
 add        r9, r9, r31     	1
 add        r9, r9, r30     	1
 bc         2, 4, 0x10017560 	1
 subf       r29, r24, r9    	1
 and.       r29, r29, r25   	1
 bc         1, 4, 0x10017628 	1
 nop                        	1
 ld         r9, -27744(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r3, r29         	1
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 mflr       r0              	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bl         sbrk            	1
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 subi       r29, r2, 17920  	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r3         	1
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 ld         r31, 0(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 bc         30, 12, 0x10022090 	1
 nop                        	1
 subi       r9, r2, 26184   	1
 lwz        r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 4, 0x10022090 	1
 cmpdi      cr7, r30, 0     	1
 bc         30, 12, 0x1002206c 	1
 bc         29, 4, 0x100220c0 	1
 add        r9, r30, r31    	1
 subfc      r9, r31, r9     	1
 subfe      r9, r9, r9      	1
 neg        r9, r9          	1
 clrlwi     r9, r9, 24      	1
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x100220dc 	1
 mflr       r0              	1
 add        r3, r31, r30    	1
 std        r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         __brk           	1
 std        r3, -8(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r0, 45          	1
 sc                         	1
 ld         r6, -8(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r5, -32712(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r3, 0(r5)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpld      r6, r3          	1
 li         r3, 0           	1
 bclr       1, 5            	1
 nop                        	1
 cmpwi      cr7, r3, 0      	1
 bc         28, 12, 0x10022120 	1
 ld         r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r1, r1, 144     	1
 mr         r3, r31         	1
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 addi       r1, r1, 112     	1
 addi       r9, r3, 1       	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subfic     r9, r9, 0       	1
 subfe      r9, r9, r9      	1
 mtlr       r0              	1
 and        r3, r3, r9      	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 or.        r20, r3, r3     	1
 bc         2, 12, 0x1001761c 	1
 nop                        	1
 ld         r9, -20936(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r19, 0          	1
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10017714 	1
 nop                        	1
 ld         r9, -30000(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10017660 	1
 nop                        	1
 std        r20, -30000(r2) 	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10017430      	1
 nop                        	1
 cmpld      cr7, r26, r20   	1
 ld         r9, -27776(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r9, r29, r9     	1
 std        r9, -27776(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x10017640 	1
 nop                        	1
 lwz        r10, -29956(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r10, r10, 2     	1
 bc         2, 4, 0x100175c0 	1
 cmpdi      cr4, r24, 0     	1
 bc         18, 12, 0x10017474 	1
 andi.      r9, r20, 15     	1
 bc         2, 12, 0x100176c0 	1
 mr         r10, r24        	1
 mr         r26, r20        	1
 b          0x10017488      	1
 add        r9, r29, r10    	1
 add        r9, r20, r9     	1
 add        r30, r9, r30    	1
 subf       r9, r9, r10     	1
 and        r10, r30, r25   	1
 add.       r30, r10, r9    	1
 bc         0, 12, 0x100176ec 	1
 nop                        	1
 ld         r9, -27744(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r3, r30         	1
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 mflr       r0              	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bl         sbrk            	1
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 subi       r29, r2, 17920  	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r3         	1
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 ld         r31, 0(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 bc         30, 12, 0x10022090 	1
 nop                        	1
 subi       r9, r2, 26184   	1
 lwz        r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 4, 0x10022090 	1
 cmpdi      cr7, r30, 0     	1
 bc         30, 12, 0x1002206c 	1
 bc         29, 4, 0x100220c0 	1
 add        r9, r30, r31    	1
 subfc      r9, r31, r9     	1
 subfe      r9, r9, r9      	1
 neg        r9, r9          	1
 clrlwi     r9, r9, 24      	1
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x100220dc 	1
 mflr       r0              	1
 add        r3, r31, r30    	1
 std        r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         __brk           	1
 std        r3, -8(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r0, 45          	1
 sc                         	1
 ld         r6, -8(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r5, -32712(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r3, 0(r5)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpld      r6, r3          	1
 li         r3, 0           	1
 bclr       1, 5            	1
 nop                        	1
 cmpwi      cr7, r3, 0      	1
 bc         28, 12, 0x10022120 	1
 ld         r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r1, r1, 144     	1
 mr         r3, r31         	1
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 addi       r1, r1, 112     	1
 addi       r9, r3, 1       	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subfic     r9, r9, 0       	1
 subfe      r9, r9, r9      	1
 mtlr       r0              	1
 and        r3, r3, r9      	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 or.        r19, r3, r3     	1
 bc         2, 12, 0x1001770c 	1
 nop                        	1
 ld         r9, -20936(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10017730 	1
 ld         r9, 2296(r22)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r20, r26        	1
 add        r9, r30, r9     	1
 subf       r10, r20, r19   	1
 nop                        	1
 add        r10, r10, r30   	1
 ori        r10, r10, 1     	1
 std        r20, -29864(r2) 	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 8(r20)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 std        r9, -27776(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         18, 12, 0x10016f80 	1
 ld         r10, 2192(r28)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r10, r9    	1
 bc         28, 4, 0x10016f90 	1
 std        r9, 2192(r28)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r9, 8(r20)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 rldicr     r9, r9, 0, 60   	1
 cmpld      cr7, r21, r9    	1
 bc         29, 12, 0x10017390 	1
 cmpd       cr7, r28, r23   	1
 add        r10, r20, r31   	1
 subf       r9, r31, r9     	1
 std        r10, 96(r28)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x10016fb8 	1
 ori        r31, r31, 1     	1
 ori        r9, r9, 1       	1
 addi       r3, r20, 16     	1
 std        r31, 8(r20)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 8(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 8(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r0, 272(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r14, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r15, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r16, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r17, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r18, 144(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r19, 152(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r20, 160(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r21, 168(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r22, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r23, 184(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r24, 192(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 ld         r26, 208(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, 232(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r1, r1, 256     	1
 lwz        r12, 8(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r25, -56(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtocrf     r32, r12, r32   	1
 mtocrf     r32, r12, r32   	1
 bclr       0, 20           	1
 or.        r9, r3, r3      	1
 bc         2, 12, 0x10018398 	1
 nop                        	1
 lwa        r10, -21008(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r10, 0     	1
 bc         30, 12, 0x10017fbc 	1
 ld         r14, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r15, 184(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r16, 192(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r17, 200(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r18, 208(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r19, 216(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r20, 224(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r21, 232(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r22, 240(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r24, 256(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r25, 264(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, 272(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, 280(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 288(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r0, 336(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 b          0x100179a8      	1
 addi       r1, r1, 320     	1
 mr         r3, r9          	1
 lwz        r12, 8(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtocrf     r32, r12, r32   	1
 mtocrf     r32, r12, r32   	1
 bclr       0, 20           	1
 cmpdi      cr7, r3, 0      	1
 mr         r30, r3         	1
 bc         30, 12, 0x10018c30 	1
 li         r10, 0          	1
 synco                      	1
 lwarx      r41, 0, r31     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stwcx      r10, r31, r39   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x10018b68 	1
 cmpwi      cr5, r9, 1      	1
 bc         21, 12, 0x10018bc0 	1
 bc         30, 12, 0x10018ba0 	1
 nop                        	1
 mr         r3, r30         	1
 subi       r9, r13, 28632  	1
 li         r5, 576         	1
 li         r4, 0           	1
 std        r30, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         memset          	1
 cmpldi     cr1, r5, 8      	1
 andi.      r7, r3, 7       	1
 mr         r6, r3          	1
 bc         5, 4, 0x1001d160 	1
 cmpldi     cr5, r5, 31     	1
 rldimi     r4, r4, 8, 48   	1
 bc         2, 13, 0x1001d024 	1
 rldimi     r4, r4, 16, 32  	1
 mtcrf      r5, r32         	1
 bc         21, 4, 0x1001d1c0 	1
 andi.      r7, r6, 24      	1
 subfic     r7, r7, 32      	1
 rldimi     r4, r4, 32, 0   	1
 bc         2, 12, 0x1001d068 	1
 mtcrf      r7, r32         	1
 add        r6, r6, r7      	1
 subf       r5, r7, r5      	1
 cmplwi     cr1, r7, 16     	1
 mr         r8, r6          	1
 bc         28, 4, 0x1001d05c 	1
 bc         4, 12, 0x1001d068 	1
 std        r4, -8(r8)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -16(r8)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 cmpldi     cr1, r4, 0      	1
 rldicr.    r7, r5, 0, 58   	1
 mtcrf      r5, r32         	1
 bc         6, 12, 0x1001d0e0 	1
 bc         2, 12, 0x1001d1c0 	1
 ld         r8, -32720(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lwz        r8, 0(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpldi     cr1, r8, 0      	1
 bc         6, 12, 0x1001d078 	1
 rldicl     r0, r7, 59, 5   	1
 mtctr      r0              	1
 bc         2, 12, 0x1001d1c0 	1
 clrldi.    r5, r5, 59      	1
 add        r6, r6, r7      	1
 li         r8, -64         	1
 bc         0, 18, 0x1001d0ac 	1
 dcbtst                     	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -24(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -32(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1001d094 	1
 dcbtst                     	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -24(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -32(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1001d094 	1
 dcbtst                     	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -24(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -32(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1001d094 	1
 dcbtst                     	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -24(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -32(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1001d094 	1
 dcbtst                     	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -24(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -32(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1001d094 	1
 dcbtst                     	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -24(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -32(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1001d094 	1
 dcbtst                     	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -24(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -32(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1001d094 	1
 dcbtst                     	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -24(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -32(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1001d094 	1
 dcbtst                     	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -24(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -32(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1001d094 	1
 dcbtst                     	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -24(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -32(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1001d094 	1
 dcbtst                     	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -24(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -32(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1001d094 	1
 dcbtst                     	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -24(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -32(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1001d094 	1
 dcbtst                     	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -24(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -32(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1001d094 	1
 dcbtst                     	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -24(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -32(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1001d094 	1
 dcbtst                     	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -24(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -32(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1001d094 	1
 dcbtst                     	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -24(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -32(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1001d094 	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpldi     cr1, r5, 16     	1
 std        r4, -24(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -32(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bclr       2, 12           	1
 add        r6, r6, r7      	1
 b          0x1001d1c8      	1
 add        r6, r6, r5      	1
 bc         31, 12, 0x1001d1e8 	1
 bc         30, 12, 0x1001d1f0 	1
 bc         29, 12, 0x1001d1f8 	1
 bc         4, 4, 0x1001d200 	1
 std        r4, -8(r6)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r4, -16(r6)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bclr       28, 4           	1
 nop                        	1
 addi       r1, r1, 128     	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 ld         r9, -29992(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r9, r28    	1
 bc         29, 4, 0x10019c40 	1
 nop                        	1
 subi       r9, r13, 28632  	1
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r10, 0     	1
 bc         30, 12, 0x10019c40 	1
 ld         r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 nop                        	1
 rldicr     r9, r28, 3, 60  	1
 add        r9, r10, r9     	1
 ld         r29, 64(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r29, 0     	1
 bc         30, 12, 0x10019c38 	1
 mflr       r0              	1
 std        r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 lwz        r9, -30576(r13) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 4, 0x10019e50 	1
 nop                        	1
 mr         r4, r30         	1
 subi       r31, r2, 29960  	1
 mr         r3, r31         	1
 bl         _int_malloc     	1
 mfcr       r12             	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r31, r4, 23     	1
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r29, r4         	1
 cmpldi     cr7, r31, 31    	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r3         	1
 stw        r12, 8(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -320(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         29, 12, 0x100179d0 	1
 rldicr     r31, r31, 0, 59 	1
 cmpld      cr7, r4, r31    	1
 bc         29, 12, 0x10017990 	1
 li         r9, -65         	1
 cmpld      cr7, r31, r9    	1
 bc         29, 12, 0x10017990 	1
 cmpdi      cr7, r3, 0      	1
 bc         30, 12, 0x10018330 	1
 nop                        	1
 ld         r9, -20976(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 rlwinm     r10, r31, 28, 4, 31 	1
 clrldi     r23, r10, 32    	1
 cmpld      cr7, r31, r9    	1
 bc         29, 4, 0x10017e90 	1
 subi       r10, r10, 2     	1
 clrldi     r10, r10, 32    	1
 addi       r4, r10, 2      	1
 rldicr     r4, r4, 3, 60   	1
 b          0x10017890      	1
 rldicr     r10, r10, 3, 60 	1
 add        r10, r30, r10   	1
 ld         r9, 16(r10)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10017e70 	1
 rlwinm     r10, r23, 1, 0, 30 	1
 subi       r10, r10, 2     	1
 clrldi     r10, r10, 32    	1
 addi       r10, r10, 14    	1
 rldicr     r10, r10, 3, 60 	1
 b          0x10017ccc      	1
 add        r10, r30, r10   	1
 subi       r7, r10, 16     	1
 ld         r9, 8(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r7, r9     	1
 bc         30, 12, 0x10017f00 	1
 mflr       r0              	1
 std        r21, 232(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rldicl     r21, r31, 55, 9 	1
 std        r14, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r21, 91     	1
 std        r22, 240(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rldicl     r22, r31, 58, 6 	1
 std        r25, 264(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 clrldi     r14, r9, 32     	1
 li         r9, 124         	1
 std        r16, 192(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r17, 200(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r25, r22, 48    	1
 std        r28, 288(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r15, 184(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r28, r23        	1
 std        r9, 136(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r9, 119         	1
 std        r18, 208(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 clrldi     r25, r25, 32    	1
 std        r0, 336(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r19, 216(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r16, 0          	1
 li         r17, 0          	1
 std        r9, 120(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r9, 110         	1
 std        r20, 224(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r24, 256(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r26, 272(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r27, 280(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 112(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10017adc      	1
 nop                        	1
 subi       r20, r31, 17    	1
 subi       r10, r13, 28632 	1
 rldicl     r24, r20, 60, 4 	1
 li         r9, 0           	1
 ld         r7, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r7, 0      	1
 bc         30, 12, 0x10017b10 	1
 nop                        	1
 ld         r9, -29992(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subfc      r9, r9, r24     	1
 subfe      r9, r9, r9      	1
 and        r9, r31, r9     	1
 nop                        	1
 cmpdi      cr4, r9, 0      	1
 std        r17, 144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r21, 152(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subi       r26, r2, 30072  	1
 addi       r27, r30, 96    	1
 addi       r9, r26, 112    	1
 li         r18, 0          	1
 cmpd       cr3, r30, r9    	1
 addi       r9, r31, 32     	1
 li         r15, 1          	1
 rldicr     r19, r24, 3, 60 	1
 std        r9, 128(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r4, 104(r26)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r17, 96(r26)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 120(r30)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r6, 0           	1
 li         r0, 0           	1
 add        r21, r7, r19    	1
 cmpdi      cr5, r4, 0      	1
 cmpld      cr7, r27, r10   	1
 bc         30, 12, 0x100186d0 	1
 cmpdi      cr7, r0, 0      	1
 bc         30, 12, 0x10018010 	1
 cmpldi     cr7, r31, 1023  	1
 bc         29, 4, 0x1001804c 	1
 addi       r9, r28, 1      	1
 rldic      r6, r28, 4, 29  	1
 rldicl     r8, r9, 59, 37  	1
 addi       r6, r6, 96      	1
 addi       r5, r8, 536     	1
 clrlwi     r9, r9, 27      	1
 rldicr     r10, r5, 2, 61  	1
 add        r6, r30, r6     	1
 slw        r9, r15, r9     	1
 lwzx       r7, r30, r10    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplw      cr7, r9, r7     	1
 bc         29, 12, 0x10018460 	1
 subfic     r9, r8, 3       	1
 clrldi     r9, r9, 32      	1
 addi       r9, r9, 1       	1
 mtctr      r9              	1
 b          0x10018494      	1
 addi       r8, r8, 1       	1
 clrldi     r8, r8, 32      	1
 bc         0, 16, 0x10018480 	1
 addi       r5, r8, 536     	1
 rldicr     r9, r5, 2, 61   	1
 lwzx       r7, r30, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r7, 0      	1
 bc         30, 4, 0x100186b0 	1
 addi       r8, r8, 1       	1
 clrldi     r8, r8, 32      	1
 bc         0, 16, 0x10018480 	1
 addi       r5, r8, 536     	1
 rldicr     r9, r5, 2, 61   	1
 lwzx       r7, r30, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r7, 0      	1
 bc         30, 4, 0x100186b0 	1
 addi       r8, r8, 1       	1
 clrldi     r8, r8, 32      	1
 bc         0, 16, 0x10018480 	1
 addi       r5, r8, 536     	1
 rldicr     r9, r5, 2, 61   	1
 lwzx       r7, r30, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r7, 0      	1
 bc         30, 4, 0x100186b0 	1
 addi       r8, r8, 1       	1
 clrldi     r8, r8, 32      	1
 bc         0, 16, 0x10018480 	1
 ld         r8, 96(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 2184(r30)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 rldicr     r9, r9, 0, 60   	1
 cmpld      cr7, r10, r9    	1
 bc         28, 12, 0x100187f0 	1
 ld         r10, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r10, r9    	1
 bc         29, 4, 0x10018860 	1
 addi       r26, r26, 112   	1
 add        r5, r8, r31     	1
 cmpd       cr7, r30, r26   	1
 subf       r9, r31, r9     	1
 std        r5, 96(r30)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r10, 4          	1
 bc         30, 12, 0x100189b4 	1
 li         r10, 0          	1
 b          0x1001887c      	1
 nop                        	1
 lwa        r6, -21008(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 or         r7, r31, r10    	1
 ori        r10, r9, 1      	1
 ori        r7, r7, 1       	1
 addi       r9, r8, 16      	1
 cmpdi      cr7, r6, 0      	1
 std        r7, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 8(r5)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x10017fbc 	1
 ld         r14, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r15, 184(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r16, 192(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r17, 200(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r18, 208(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r19, 216(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r20, 224(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r21, 232(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r22, 240(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r24, 256(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r25, 264(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, 272(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, 280(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 288(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r0, 336(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 b          0x100179a8      	1
 addi       r1, r1, 320     	1
 mr         r3, r9          	1
 lwz        r12, 8(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtocrf     r32, r12, r32   	1
 mtocrf     r32, r12, r32   	1
 bclr       0, 20           	1
 or.        r29, r3, r3     	1
 bc         2, 12, 0x10019e00 	1
 ld         r9, -8(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r10, r9, 2      	1
 bc         2, 12, 0x10019dc0 	1
 andi.      r9, r9, 4       	1
 bc         2, 12, 0x10019c74 	1
 ld         r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 addi       r1, r1, 144     	1
 mr         r3, r29         	1
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r29, r3         	1
 mtlr       r0              	1
 b          0x10019c88      	1
 addi       r1, r1, 144     	1
 mr         r3, r29         	1
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 or.        r22, r3, r3     	1
 bc         2, 12, 0x100545e0 	1
 cmpldi     cr7, r30, 2     	1
 li         r9, 1           	1
 ld         r18, 0(r27)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r3, r22, r25    	1
 subi       r15, r26, 1     	1
 sld        r9, r9, r26     	1
 slw        r23, r23, r15   	1
 std        r3, 0(r22)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r3, 16(r22)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 extsw      r8, r23         	1
 std        r9, 128(r31)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x10054618 	1
 ld         r5, 24(r27)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r4, 16(r27)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r28, 47         	1
 bl         0x100003e0      	1
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r12, -31832(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r12             	1
 ld         r2, -31824(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctr      0, 20           	1
 mflr       r0              	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r31, r5         	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bl         memcpy          	1
 cmpldi     cr1, r5, 31     	1
 neg        r0, r3          	1
 std        r3, -16(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 andi.      r11, r3, 7      	1
 clrldi     r0, r0, 61      	1
 clrldi     r10, r4, 61     	1
 cmpldi     cr6, r5, 8      	1
 bc         5, 4, 0x1001cd40 	1
 mtcrf      r5, r32         	1
 neg        r8, r4          	1
 rldicr     r11, r4, 0, 61  	1
 andi.      r0, r8, 3       	1
 bc         25, 4, 0x1001ce40 	1
 mr         r12, r4         	1
 bc         26, 4, 0x1001ce60 	1
 bc         29, 4, 0x1001ce0c 	1
 bc         30, 4, 0x1001ce2c 	1
 lhz        r6, 0(r12)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 sth        r6, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         31, 4, 0x1001ce38 	1
 lbz        r7, 2(r12)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stb        r7, 2(r3)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r3, -16(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 addi       r1, r1, 128     	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r3, r3, r31     	1
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r5, r19         	1
 mr         r4, r18         	1
 stb        r28, 0(r3)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r3, r3, 1       	1
 bl         0x100003e0      	1
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r12, -31832(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r12             	1
 ld         r2, -31824(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctr      0, 20           	1
 mflr       r0              	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r31, r5         	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bl         memcpy          	1
 cmpldi     cr1, r5, 31     	1
 neg        r0, r3          	1
 std        r3, -16(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 andi.      r11, r3, 7      	1
 clrldi     r0, r0, 61      	1
 clrldi     r10, r4, 61     	1
 cmpldi     cr6, r5, 8      	1
 bc         5, 4, 0x1001cd40 	1
 mtcrf      r5, r32         	1
 neg        r8, r4          	1
 rldicr     r11, r4, 0, 61  	1
 andi.      r0, r8, 3       	1
 bc         25, 4, 0x1001ce40 	1
 mr         r12, r4         	1
 bc         26, 4, 0x1001ce60 	1
 bc         29, 4, 0x1001ce0c 	1
 bc         30, 4, 0x1001ce2c 	1
 bc         31, 4, 0x1001ce38 	1
 ld         r3, -16(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 addi       r1, r1, 128     	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 add        r3, r3, r31     	1
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stb        r28, 0(r3)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10054344      	1
 ld         r9, 128(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r8, 0           	1
 addi       r6, r22, 8      	1
 li         r7, 0           	1
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10054580 	1
 cmpdi      r9, 1           	1
 rldicr     r10, r8, 4, 59  	1
 subi       r9, r9, 1       	1
 addi       r8, r8, 1       	1
 stdx       r7, r6, r10     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 4, 0x1005435c 	1
 cmpdi      r9, 1           	1
 rldicr     r10, r8, 4, 59  	1
 subi       r9, r9, 1       	1
 addi       r8, r8, 1       	1
 stdx       r7, r6, r10     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 4, 0x1005435c 	1
 cmpdi      r9, 1           	1
 rldicr     r10, r8, 4, 59  	1
 subi       r9, r9, 1       	1
 addi       r8, r8, 1       	1
 stdx       r7, r6, r10     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 4, 0x1005435c 	1
 cmpdi      r9, 1           	1
 rldicr     r10, r8, 4, 59  	1
 subi       r9, r9, 1       	1
 addi       r8, r8, 1       	1
 stdx       r7, r6, r10     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 4, 0x1005435c 	1
 cmpdi      cr5, r20, 0     	1
 li         r5, 1           	1
 nop                        	1
 subi       r30, r30, 1     	1
 slw        r7, r5, r30     	1
 extsw      r7, r7          	1
 bc         22, 12, 0x100543d4 	1
 mr         r10, r22        	1
 mr         r9, r20         	1
 subi       r9, r9, 1       	1
 addi       r10, r10, 16    	1
 and.       r8, r7, r9      	1
 bc         2, 12, 0x100543cc 	1
 ld         r8, -8(r10)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r6, -8(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r9, r9, 1       	1
 addi       r10, r10, 16    	1
 addi       r8, r8, 1       	1
 add        r8, r8, r6      	1
 std        r8, -24(r10)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 and.       r8, r7, r9      	1
 bc         2, 4, 0x100543a8 	1
 ld         r8, -8(r10)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r6, -8(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r9, r9, 1       	1
 addi       r10, r10, 16    	1
 addi       r8, r8, 1       	1
 add        r8, r8, r6      	1
 std        r8, -24(r10)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 and.       r8, r7, r9      	1
 bc         2, 4, 0x100543a8 	1
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10054398 	1
 subi       r9, r9, 1       	1
 addi       r10, r10, 16    	1
 and.       r8, r7, r9      	1
 bc         2, 12, 0x100543cc 	1
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10054398 	1
 cmpdi      cr7, r30, 0     	1
 subi       r29, r29, 16    	1
 bc         30, 4, 0x10054380 	1
 subi       r30, r30, 1     	1
 slw        r7, r5, r30     	1
 extsw      r7, r7          	1
 bc         22, 12, 0x100543d4 	1
 mr         r10, r22        	1
 mr         r9, r20         	1
 subi       r9, r9, 1       	1
 addi       r10, r10, 16    	1
 and.       r8, r7, r9      	1
 bc         2, 12, 0x100543cc 	1
 ld         r8, -8(r10)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r6, -8(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r9, r9, 1       	1
 addi       r10, r10, 16    	1
 addi       r8, r8, 1       	1
 add        r8, r8, r6      	1
 std        r8, -24(r10)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 and.       r8, r7, r9      	1
 bc         2, 4, 0x100543a8 	1
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10054398 	1
 subi       r9, r9, 1       	1
 addi       r10, r10, 16    	1
 and.       r8, r7, r9      	1
 bc         2, 12, 0x100543cc 	1
 ld         r8, -8(r10)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r6, -8(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r9, r9, 1       	1
 addi       r10, r10, 16    	1
 addi       r8, r8, 1       	1
 add        r8, r8, r6      	1
 std        r8, -24(r10)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 and.       r8, r7, r9      	1
 bc         2, 4, 0x100543a8 	1
 cmpdi      cr7, r9, 0      	1
 bc         30, 4, 0x10054398 	1
 cmpdi      cr7, r30, 0     	1
 subi       r29, r29, 16    	1
 bc         30, 4, 0x10054380 	1
 lwz        r9, 136(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r6, r9, 2       	1
 li         r9, 1           	1
 sld        r15, r9, r15    	1
 extsw      r6, r6          	1
 cmpld      cr7, r6, r15    	1
 addi       r9, r22, 32     	1
 bc         30, 12, 0x10054460 	1
 mtctr      r15             	1
 neg        r8, r23         	1
 extsw      r8, r8          	1
 addi       r24, r24, 1     	1
 rldicr     r8, r8, 4, 59   	1
 nop                        	1
 nop                        	1
 nop                        	1
 ldx        r10, r9, r8     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 add        r10, r10, r24   	1
 std        r10, -16(r9)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         0, 16, 0x10054480 	1
 ldx        r10, r9, r8     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r9, r9, 16      	1
 add        r10, r10, r24   	1
 std        r10, -16(r9)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         0, 16, 0x10054480 	1
 ld         r9, 8(r22)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 360(r31)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r9, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r1, r31, 288    	1
 mr         r3, r22         	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lwz        r12, 8(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r14, -144(r1)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r15, -136(r1)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r16, -128(r1)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r17, -120(r1)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r18, -112(r1)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r19, -104(r1)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r20, -96(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r21, -88(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r22, -80(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 ld         r24, -64(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r25, -56(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, -48(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtocrf     r32, r12, r32   	1
 ld         r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 subis      r9, r2, 1       	1
 std        r3, 10312(r9)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r3, 24          	1
 bl         malloc          	1
 nop                        	1
 ld         r9, -27712(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         30, 4, 0x10019e10 	1
 addi       r9, r3, 23      	1
 std        r30, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r28, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r3         	1
 cmpldi     cr7, r9, 31     	1
 std        r31, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         29, 12, 0x10019ca0 	1
 rldicr     r9, r9, 0, 59   	1
 cmpld      cr7, r3, r9     	1
 bc         29, 12, 0x10019cd0 	1
 li         r10, -65        	1
 cmpld      cr7, r9, r10    	1
 bc         29, 12, 0x10019cd0 	1
 subi       r31, r9, 17     	1
 rldicl     r28, r31, 60, 4 	1
 b          0x10019c14      	1
 nop                        	1
 subi       r9, r13, 28632  	1
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r10, 0     	1
 bc         30, 12, 0x10019d10 	1
 nop                        	1
 ld         r9, -29992(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r9, r28    	1
 bc         29, 12, 0x10019d60 	1
 rldicr     r9, r28, 3, 60  	1
 add        r9, r10, r9     	1
 ld         r29, 64(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r29, 0     	1
 bc         30, 12, 0x10019c38 	1
 mflr       r0              	1
 std        r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 lwz        r9, -30576(r13) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 4, 0x10019e50 	1
 nop                        	1
 mr         r4, r30         	1
 subi       r31, r2, 29960  	1
 mr         r3, r31         	1
 bl         _int_malloc     	1
 mfcr       r12             	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r31, r4, 23     	1
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r29, r4         	1
 cmpldi     cr7, r31, 31    	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r3         	1
 stw        r12, 8(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -320(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         29, 12, 0x100179d0 	1
 rldicr     r31, r31, 0, 59 	1
 cmpld      cr7, r4, r31    	1
 bc         29, 12, 0x10017990 	1
 li         r9, -65         	1
 cmpld      cr7, r31, r9    	1
 bc         29, 12, 0x10017990 	1
 cmpdi      cr7, r3, 0      	1
 bc         30, 12, 0x10018330 	1
 nop                        	1
 ld         r9, -20976(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 rlwinm     r10, r31, 28, 4, 31 	1
 clrldi     r23, r10, 32    	1
 cmpld      cr7, r31, r9    	1
 bc         29, 4, 0x10017e90 	1
 subi       r10, r10, 2     	1
 clrldi     r10, r10, 32    	1
 addi       r4, r10, 2      	1
 rldicr     r4, r4, 3, 60   	1
 b          0x10017890      	1
 rldicr     r10, r10, 3, 60 	1
 add        r10, r30, r10   	1
 ld         r9, 16(r10)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10017e70 	1
 rlwinm     r10, r23, 1, 0, 30 	1
 subi       r10, r10, 2     	1
 clrldi     r10, r10, 32    	1
 addi       r10, r10, 14    	1
 rldicr     r10, r10, 3, 60 	1
 b          0x10017ccc      	1
 add        r10, r30, r10   	1
 subi       r7, r10, 16     	1
 ld         r9, 8(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r7, r9     	1
 bc         30, 12, 0x10017f00 	1
 mflr       r0              	1
 std        r21, 232(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rldicl     r21, r31, 55, 9 	1
 std        r14, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r21, 91     	1
 std        r22, 240(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rldicl     r22, r31, 58, 6 	1
 std        r25, 264(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 clrldi     r14, r9, 32     	1
 li         r9, 124         	1
 std        r16, 192(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r17, 200(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r25, r22, 48    	1
 std        r28, 288(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r15, 184(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r28, r23        	1
 std        r9, 136(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r9, 119         	1
 std        r18, 208(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 clrldi     r25, r25, 32    	1
 std        r0, 336(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r19, 216(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r16, 0          	1
 li         r17, 0          	1
 std        r9, 120(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r9, 110         	1
 std        r20, 224(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r24, 256(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r26, 272(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r27, 280(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 112(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10017adc      	1
 nop                        	1
 subi       r20, r31, 17    	1
 subi       r10, r13, 28632 	1
 rldicl     r24, r20, 60, 4 	1
 li         r9, 0           	1
 ld         r7, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r7, 0      	1
 bc         30, 12, 0x10017b10 	1
 nop                        	1
 ld         r9, -29992(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subfc      r9, r9, r24     	1
 subfe      r9, r9, r9      	1
 and        r9, r31, r9     	1
 nop                        	1
 cmpdi      cr4, r9, 0      	1
 std        r17, 144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r21, 152(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subi       r26, r2, 30072  	1
 addi       r27, r30, 96    	1
 addi       r9, r26, 112    	1
 li         r18, 0          	1
 cmpd       cr3, r30, r9    	1
 addi       r9, r31, 32     	1
 li         r15, 1          	1
 rldicr     r19, r24, 3, 60 	1
 std        r9, 128(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r4, 104(r26)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r17, 96(r26)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 120(r30)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r6, 0           	1
 li         r0, 0           	1
 add        r21, r7, r19    	1
 cmpdi      cr5, r4, 0      	1
 cmpld      cr7, r27, r10   	1
 bc         30, 12, 0x100186d0 	1
 cmpdi      cr7, r0, 0      	1
 bc         30, 12, 0x10018010 	1
 cmpldi     cr7, r31, 1023  	1
 bc         29, 4, 0x1001804c 	1
 addi       r9, r28, 1      	1
 rldic      r6, r28, 4, 29  	1
 rldicl     r8, r9, 59, 37  	1
 addi       r6, r6, 96      	1
 addi       r5, r8, 536     	1
 clrlwi     r9, r9, 27      	1
 rldicr     r10, r5, 2, 61  	1
 add        r6, r30, r6     	1
 slw        r9, r15, r9     	1
 lwzx       r7, r30, r10    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplw      cr7, r9, r7     	1
 bc         29, 12, 0x10018460 	1
 subfic     r9, r8, 3       	1
 clrldi     r9, r9, 32      	1
 addi       r9, r9, 1       	1
 mtctr      r9              	1
 b          0x10018494      	1
 addi       r8, r8, 1       	1
 clrldi     r8, r8, 32      	1
 bc         0, 16, 0x10018480 	1
 addi       r5, r8, 536     	1
 rldicr     r9, r5, 2, 61   	1
 lwzx       r7, r30, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r7, 0      	1
 bc         30, 4, 0x100186b0 	1
 addi       r8, r8, 1       	1
 clrldi     r8, r8, 32      	1
 bc         0, 16, 0x10018480 	1
 addi       r5, r8, 536     	1
 rldicr     r9, r5, 2, 61   	1
 lwzx       r7, r30, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r7, 0      	1
 bc         30, 4, 0x100186b0 	1
 addi       r8, r8, 1       	1
 clrldi     r8, r8, 32      	1
 bc         0, 16, 0x10018480 	1
 addi       r5, r8, 536     	1
 rldicr     r9, r5, 2, 61   	1
 lwzx       r7, r30, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r7, 0      	1
 bc         30, 4, 0x100186b0 	1
 addi       r8, r8, 1       	1
 clrldi     r8, r8, 32      	1
 bc         0, 16, 0x10018480 	1
 ld         r8, 96(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 2184(r30)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 rldicr     r9, r9, 0, 60   	1
 cmpld      cr7, r10, r9    	1
 bc         28, 12, 0x100187f0 	1
 ld         r10, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r10, r9    	1
 bc         29, 4, 0x10018860 	1
 addi       r26, r26, 112   	1
 add        r5, r8, r31     	1
 cmpd       cr7, r30, r26   	1
 subf       r9, r31, r9     	1
 std        r5, 96(r30)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r10, 4          	1
 bc         30, 12, 0x100189b4 	1
 li         r10, 0          	1
 b          0x1001887c      	1
 nop                        	1
 lwa        r6, -21008(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 or         r7, r31, r10    	1
 ori        r10, r9, 1      	1
 ori        r7, r7, 1       	1
 addi       r9, r8, 16      	1
 cmpdi      cr7, r6, 0      	1
 std        r7, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 8(r5)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x10017fbc 	1
 ld         r14, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r15, 184(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r16, 192(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r17, 200(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r18, 208(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r19, 216(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r20, 224(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r21, 232(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r22, 240(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r24, 256(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r25, 264(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, 272(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, 280(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 288(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r0, 336(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 b          0x100179a8      	1
 addi       r1, r1, 320     	1
 mr         r3, r9          	1
 lwz        r12, 8(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtocrf     r32, r12, r32   	1
 mtocrf     r32, r12, r32   	1
 bclr       0, 20           	1
 or.        r29, r3, r3     	1
 bc         2, 12, 0x10019e00 	1
 ld         r9, -8(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r10, r9, 2      	1
 bc         2, 12, 0x10019dc0 	1
 andi.      r9, r9, 4       	1
 bc         2, 12, 0x10019c74 	1
 ld         r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 addi       r1, r1, 144     	1
 mr         r3, r29         	1
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 subis      r9, r2, 1       	1
 cmpdi      cr7, r3, 0      	1
 std        r3, 10320(r9)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x1004e22c 	1
 subis      r30, r2, 1      	1
 ld         r30, 10304(r30) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lis        r9, -13108      	1
 mr         r27, r3         	1
 ori        r9, r9, 52428   	1
 rldicr     r9, r9, 32, 31  	1
 oris       r9, r9, 52428   	1
 rldicr     r29, r30, 2, 61 	1
 ori        r9, r9, 52429   	1
 addi       r29, r29, 79    	1
 mulhdu     r29, r29, r9    	1
 rldicl     r29, r29, 59, 5 	1
 mulli      r3, r29, 80     	1
 bl         malloc          	1
 nop                        	1
 ld         r9, -27712(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         30, 4, 0x10019e10 	1
 addi       r9, r3, 23      	1
 std        r30, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r28, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r3         	1
 cmpldi     cr7, r9, 31     	1
 std        r31, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         29, 12, 0x10019ca0 	1
 rldicr     r9, r9, 0, 59   	1
 cmpld      cr7, r3, r9     	1
 bc         29, 12, 0x10019cd0 	1
 li         r10, -65        	1
 cmpld      cr7, r9, r10    	1
 bc         29, 12, 0x10019cd0 	1
 subi       r31, r9, 17     	1
 rldicl     r28, r31, 60, 4 	1
 b          0x10019c14      	1
 nop                        	1
 subi       r9, r13, 28632  	1
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r10, 0     	1
 bc         30, 12, 0x10019d10 	1
 nop                        	1
 ld         r9, -29992(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r9, r28    	1
 bc         29, 12, 0x10019d60 	1
 rldicr     r9, r28, 3, 60  	1
 add        r9, r10, r9     	1
 ld         r29, 64(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r29, 0     	1
 bc         30, 12, 0x10019c38 	1
 mflr       r0              	1
 std        r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 lwz        r9, -30576(r13) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 4, 0x10019e50 	1
 nop                        	1
 mr         r4, r30         	1
 subi       r31, r2, 29960  	1
 mr         r3, r31         	1
 bl         _int_malloc     	1
 mfcr       r12             	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r31, r4, 23     	1
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r29, r4         	1
 cmpldi     cr7, r31, 31    	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r3         	1
 stw        r12, 8(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -320(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         29, 12, 0x100179d0 	1
 rldicr     r31, r31, 0, 59 	1
 cmpld      cr7, r4, r31    	1
 bc         29, 12, 0x10017990 	1
 li         r9, -65         	1
 cmpld      cr7, r31, r9    	1
 bc         29, 12, 0x10017990 	1
 cmpdi      cr7, r3, 0      	1
 bc         30, 12, 0x10018330 	1
 nop                        	1
 ld         r9, -20976(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 rlwinm     r10, r31, 28, 4, 31 	1
 clrldi     r23, r10, 32    	1
 cmpld      cr7, r31, r9    	1
 bc         29, 4, 0x10017e90 	1
 cmpldi     cr7, r31, 1023  	1
 std        r14, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r16, 192(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r17, 200(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r21, 232(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r22, 240(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r25, 264(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r28, 288(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         29, 4, 0x100185c0 	1
 rlwinm     r10, r10, 1, 0, 30 	1
 ld         r14, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r16, 192(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r17, 200(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r21, 232(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r10, r10, 2     	1
 ld         r22, 240(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r25, 264(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 288(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 clrldi     r10, r10, 32    	1
 addi       r10, r10, 14    	1
 rldicr     r10, r10, 3, 60 	1
 b          0x10017ccc      	1
 add        r10, r30, r10   	1
 subi       r7, r10, 16     	1
 ld         r9, 8(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r7, r9     	1
 bc         30, 12, 0x10017f00 	1
 mflr       r0              	1
 std        r21, 232(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rldicl     r21, r31, 55, 9 	1
 std        r14, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r21, 91     	1
 std        r22, 240(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rldicl     r22, r31, 58, 6 	1
 std        r25, 264(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 clrldi     r14, r9, 32     	1
 li         r9, 124         	1
 std        r16, 192(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r17, 200(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r25, r22, 48    	1
 std        r28, 288(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r15, 184(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r28, r23        	1
 std        r9, 136(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r9, 119         	1
 std        r18, 208(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 clrldi     r25, r25, 32    	1
 std        r0, 336(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r19, 216(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r16, 0          	1
 li         r17, 0          	1
 std        r9, 120(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r9, 110         	1
 std        r20, 224(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r24, 256(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r26, 272(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r27, 280(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 112(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10017adc      	1
 nop                        	1
 subi       r20, r31, 17    	1
 subi       r10, r13, 28632 	1
 rldicl     r24, r20, 60, 4 	1
 li         r9, 0           	1
 ld         r7, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r7, 0      	1
 bc         30, 12, 0x10017b10 	1
 nop                        	1
 ld         r9, -29992(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subfc      r9, r9, r24     	1
 subfe      r9, r9, r9      	1
 and        r9, r31, r9     	1
 nop                        	1
 cmpdi      cr4, r9, 0      	1
 std        r17, 144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r21, 152(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subi       r26, r2, 30072  	1
 addi       r27, r30, 96    	1
 addi       r9, r26, 112    	1
 li         r18, 0          	1
 cmpd       cr3, r30, r9    	1
 addi       r9, r31, 32     	1
 li         r15, 1          	1
 rldicr     r19, r24, 3, 60 	1
 std        r9, 128(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r4, 104(r26)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r17, 96(r26)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 120(r30)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r6, 0           	1
 li         r0, 0           	1
 add        r21, r7, r19    	1
 cmpdi      cr5, r4, 0      	1
 cmpld      cr7, r27, r10   	1
 bc         30, 12, 0x100186d0 	1
 cmpdi      cr7, r0, 0      	1
 bc         30, 12, 0x10018010 	1
 cmpldi     cr7, r31, 1023  	1
 bc         29, 4, 0x1001804c 	1
 addi       r9, r28, 1      	1
 rldic      r6, r28, 4, 29  	1
 rldicl     r8, r9, 59, 37  	1
 addi       r6, r6, 96      	1
 addi       r5, r8, 536     	1
 clrlwi     r9, r9, 27      	1
 rldicr     r10, r5, 2, 61  	1
 add        r6, r30, r6     	1
 slw        r9, r15, r9     	1
 lwzx       r7, r30, r10    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplw      cr7, r9, r7     	1
 bc         29, 12, 0x10018460 	1
 subfic     r9, r8, 3       	1
 clrldi     r9, r9, 32      	1
 addi       r9, r9, 1       	1
 mtctr      r9              	1
 b          0x10018494      	1
 addi       r8, r8, 1       	1
 clrldi     r8, r8, 32      	1
 bc         0, 16, 0x10018480 	1
 addi       r5, r8, 536     	1
 rldicr     r9, r5, 2, 61   	1
 lwzx       r7, r30, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r7, 0      	1
 bc         30, 4, 0x100186b0 	1
 addi       r8, r8, 1       	1
 clrldi     r8, r8, 32      	1
 bc         0, 16, 0x10018480 	1
 addi       r5, r8, 536     	1
 rldicr     r9, r5, 2, 61   	1
 lwzx       r7, r30, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r7, 0      	1
 bc         30, 4, 0x100186b0 	1
 addi       r8, r8, 1       	1
 clrldi     r8, r8, 32      	1
 bc         0, 16, 0x10018480 	1
 addi       r5, r8, 536     	1
 rldicr     r9, r5, 2, 61   	1
 lwzx       r7, r30, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r7, 0      	1
 bc         30, 4, 0x100186b0 	1
 addi       r8, r8, 1       	1
 clrldi     r8, r8, 32      	1
 bc         0, 16, 0x10018480 	1
 ld         r8, 96(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 2184(r30)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 rldicr     r9, r9, 0, 60   	1
 cmpld      cr7, r10, r9    	1
 bc         28, 12, 0x100187f0 	1
 ld         r10, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r10, r9    	1
 bc         29, 4, 0x10018860 	1
 addi       r26, r26, 112   	1
 add        r5, r8, r31     	1
 cmpd       cr7, r30, r26   	1
 subf       r9, r31, r9     	1
 std        r5, 96(r30)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r10, 4          	1
 bc         30, 12, 0x100189b4 	1
 li         r10, 0          	1
 b          0x1001887c      	1
 nop                        	1
 lwa        r6, -21008(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 or         r7, r31, r10    	1
 ori        r10, r9, 1      	1
 ori        r7, r7, 1       	1
 addi       r9, r8, 16      	1
 cmpdi      cr7, r6, 0      	1
 std        r7, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 8(r5)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x10017fbc 	1
 ld         r14, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r15, 184(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r16, 192(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r17, 200(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r18, 208(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r19, 216(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r20, 224(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r21, 232(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r22, 240(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r24, 256(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r25, 264(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, 272(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, 280(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 288(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r0, 336(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 b          0x100179a8      	1
 addi       r1, r1, 320     	1
 mr         r3, r9          	1
 lwz        r12, 8(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtocrf     r32, r12, r32   	1
 mtocrf     r32, r12, r32   	1
 bclr       0, 20           	1
 or.        r29, r3, r3     	1
 bc         2, 12, 0x10019e00 	1
 ld         r9, -8(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r10, r9, 2      	1
 bc         2, 12, 0x10019dc0 	1
 andi.      r9, r9, 4       	1
 bc         2, 12, 0x10019c74 	1
 ld         r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 addi       r1, r1, 144     	1
 mr         r3, r29         	1
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 cmpdi      cr7, r3, 0      	1
 std        r3, 0(r27)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x1004e248 	1
 li         r10, 0          	1
 cmpdi      cr7, r30, 0     	1
 nop                        	1
 subi       r5, r2, 18176   	1
 subis      r6, r2, 4       	1
 subis      r7, r2, 4       	1
 addi       r6, r6, 27936   	1
 li         r8, 0           	1
 stw        r10, 40(r28)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r7, r7, 26240   	1
 li         r10, 7          	1
 std        r3, 0(r5)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mulli      r9, r29, 40     	1
 std        r6, 8(r3)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r8, 16(r3)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r7, 24(r3)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 32(r3)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x1004e1e4 	1
 mtctr      r30             	1
 addi       r10, r3, 36     	1
 nop                        	1
 nop                        	1
 stwu       r8, 4(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1004e030 	1
 stwu       r8, 4(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1004e030 	1
 stwu       r8, 4(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1004e030 	1
 stwu       r8, 4(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1004e030 	1
 mtctr      r30             	1
 add        r9, r3, r9      	1
 addi       r7, r7, 8       	1
 li         r11, 0          	1
 li         r4, 11          	1
 std        r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 8(r27)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r5, r27, 16     	1
 std        r6, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r7, 24(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r10, r9, 36     	1
 li         r8, 0           	1
 std        r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r4, 32(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stwu       r8, 4(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1004e070 	1
 stwu       r8, 4(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1004e070 	1
 stwu       r8, 4(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1004e070 	1
 stwu       r8, 4(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x1004e070 	1
 li         r10, 0          	1
 cmpdi      cr7, r26, 0     	1
 li         r8, 11          	1
 std        r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 std        r10, 0(r5)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r8, -20512(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x1004e0a4 	1
 addi       r1, r31, 160    	1
 li         r9, -1          	1
 subis      r10, r2, 1      	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, -48(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r9, 10336(r10)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 nop                        	1
 subi       r10, r2, 18176  	1
 nop                        	1
 subi       r9, r2, 18216   	1
 subis      r3, r2, 4       	1
 subi       r3, r3, 31784   	1
 ld         r10, 0(r10)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         getenv          	1
 nop                        	1
 subi       r9, r2, 20912   	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -160(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 ld         r30, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r30, 0     	1
 bc         30, 12, 0x10007f80 	1
 std        r26, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r26, r3         	1
 lbz        r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10007f60 	1
 std        r28, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 extsh      r28, r9         	1
 ld         r31, 0(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lbz        r29, 1(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r29, 0     	1
 bc         30, 4, 0x10007e70 	1
 mflr       r0              	1
 std        r27, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rlwinm     r29, r29, 8, 0, 23 	1
 or         r29, r29, r28   	1
 addi       r26, r26, 2     	1
 extsh      r29, r29        	1
 std        r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         strlen          	1
 dcbt                       	1
 rldicr     r4, r3, 0, 60   	1
 lis        r7, 32639       	1
 rlwinm     r5, r3, 3, 26, 28 	1
 ld         r8, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r7, r7, 32639   	1
 li         r9, -1          	1
 rldimi     r7, r7, 32, 0   	1
 srd        r9, r9, r5      	1
 and        r10, r7, r8     	1
 or         r11, r7, r8     	1
 lis        r6, -257        	1
 add        r10, r10, r7    	1
 subi       r6, r6, 257     	1
 nor        r12, r11, r10   	1
 and.       r12, r12, r9    	1
 mtcrf      r3, r32         	1
 bc         2, 4, 0x1001d90c 	1
 rldicr     r10, r6, 32, 31 	1
 add        r6, r6, r10     	1
 bc         28, 12, 0x1001d8c4 	1
 ld         r8, 8(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ldu        r9, 16(r4)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 add        r10, r6, r8     	1
 nor        r11, r7, r8     	1
 and.       r10, r10, r11   	1
 add        r12, r6, r9     	1
 nor        r0, r7, r9      	1
 bc         2, 4, 0x1001d8fc 	1
 and        r10, r7, r8     	1
 subi       r4, r4, 8       	1
 add        r10, r10, r7    	1
 andc       r12, r11, r10   	1
 cntlzd     r12, r12        	1
 subf       r10, r3, r4     	1
 rldicl     r12, r12, 61, 3 	1
 add        r3, r10, r12    	1
 bclr       0, 20           	1
 nop                        	1
 cmpdi      cr7, r31, 0     	1
 mr         r27, r3         	1
 subi       r28, r3, 2      	1
 bc         30, 4, 0x10007ebc 	1
 b          0x10007f10      	1
 ld         r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 addi       r1, r1, 160     	1
 mr         r3, r31         	1
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 li         r9, 1           	1
 cmpdi      r3, 0           	1
 bc         2, 12, 0x100256fc 	1
 nop                        	1
 subi       r10, r2, 18280  	1
 subis      r3, r2, 4       	1
 subi       r3, r3, 31768   	1
 stw        r9, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         getenv          	1
 nop                        	1
 subi       r9, r2, 20912   	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -160(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 ld         r30, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r30, 0     	1
 bc         30, 12, 0x10007f80 	1
 std        r26, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r26, r3         	1
 lbz        r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10007f60 	1
 std        r28, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 extsh      r28, r9         	1
 ld         r31, 0(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lbz        r29, 1(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r29, 0     	1
 bc         30, 4, 0x10007e70 	1
 mflr       r0              	1
 std        r27, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rlwinm     r29, r29, 8, 0, 23 	1
 or         r29, r29, r28   	1
 addi       r26, r26, 2     	1
 extsh      r29, r29        	1
 std        r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         strlen          	1
 dcbt                       	1
 rldicr     r4, r3, 0, 60   	1
 lis        r7, 32639       	1
 rlwinm     r5, r3, 3, 26, 28 	1
 ld         r8, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r7, r7, 32639   	1
 li         r9, -1          	1
 rldimi     r7, r7, 32, 0   	1
 srd        r9, r9, r5      	1
 and        r10, r7, r8     	1
 or         r11, r7, r8     	1
 lis        r6, -257        	1
 add        r10, r10, r7    	1
 subi       r6, r6, 257     	1
 nor        r12, r11, r10   	1
 and.       r12, r12, r9    	1
 mtcrf      r3, r32         	1
 bc         2, 4, 0x1001d90c 	1
 rldicr     r10, r6, 32, 31 	1
 add        r6, r6, r10     	1
 bc         28, 12, 0x1001d8c4 	1
 ld         r8, 8(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ldu        r9, 16(r4)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 add        r10, r6, r8     	1
 nor        r11, r7, r8     	1
 and.       r10, r10, r11   	1
 add        r12, r6, r9     	1
 nor        r0, r7, r9      	1
 bc         2, 4, 0x1001d8fc 	1
 and        r10, r7, r8     	1
 subi       r4, r4, 8       	1
 add        r10, r10, r7    	1
 andc       r12, r11, r10   	1
 cntlzd     r12, r12        	1
 subf       r10, r3, r4     	1
 rldicl     r12, r12, 61, 3 	1
 add        r3, r10, r12    	1
 bclr       0, 20           	1
 nop                        	1
 cmpdi      cr7, r31, 0     	1
 mr         r27, r3         	1
 subi       r28, r3, 2      	1
 bc         30, 4, 0x10007ebc 	1
 b          0x10007f10      	1
 ld         r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 addi       r1, r1, 160     	1
 mr         r3, r31         	1
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 li         r9, 0           	1
 cmpdi      r3, 0           	1
 bc         2, 12, 0x10025734 	1
 nop                        	1
 subi       r10, r2, 18304  	1
 subis      r3, r2, 4       	1
 subi       r3, r3, 31752   	1
 stw        r9, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         getenv          	1
 nop                        	1
 subi       r9, r2, 20912   	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -160(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 ld         r30, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r30, 0     	1
 bc         30, 12, 0x10007f80 	1
 std        r26, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r26, r3         	1
 lbz        r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10007f60 	1
 std        r28, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 extsh      r28, r9         	1
 ld         r31, 0(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lbz        r29, 1(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r29, 0     	1
 bc         30, 4, 0x10007e70 	1
 mflr       r0              	1
 std        r27, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rlwinm     r29, r29, 8, 0, 23 	1
 or         r29, r29, r28   	1
 addi       r26, r26, 2     	1
 extsh      r29, r29        	1
 std        r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         strlen          	1
 dcbt                       	1
 rldicr     r4, r3, 0, 60   	1
 lis        r7, 32639       	1
 rlwinm     r5, r3, 3, 26, 28 	1
 ld         r8, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r7, r7, 32639   	1
 li         r9, -1          	1
 rldimi     r7, r7, 32, 0   	1
 srd        r9, r9, r5      	1
 and        r10, r7, r8     	1
 or         r11, r7, r8     	1
 lis        r6, -257        	1
 add        r10, r10, r7    	1
 subi       r6, r6, 257     	1
 nor        r12, r11, r10   	1
 and.       r12, r12, r9    	1
 mtcrf      r3, r32         	1
 bc         2, 4, 0x1001d90c 	1
 rldicr     r10, r6, 32, 31 	1
 add        r6, r6, r10     	1
 bc         28, 12, 0x1001d8c4 	1
 ld         r8, 8(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ldu        r9, 16(r4)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 add        r10, r6, r8     	1
 nor        r11, r7, r8     	1
 and.       r10, r10, r11   	1
 add        r12, r6, r9     	1
 nor        r0, r7, r9      	1
 bc         2, 4, 0x1001d8fc 	1
 and        r10, r7, r8     	1
 subi       r4, r4, 8       	1
 add        r10, r10, r7    	1
 andc       r12, r11, r10   	1
 cntlzd     r12, r12        	1
 subf       r10, r3, r4     	1
 rldicl     r12, r12, 61, 3 	1
 add        r3, r10, r12    	1
 bclr       0, 20           	1
 nop                        	1
 cmpdi      cr7, r31, 0     	1
 mr         r27, r3         	1
 subi       r28, r3, 2      	1
 bc         30, 4, 0x10007ebc 	1
 b          0x10007f10      	1
 ld         r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 addi       r1, r1, 160     	1
 mr         r3, r31         	1
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 li         r9, 1           	1
 cmpdi      r3, 0           	1
 bc         2, 12, 0x10025768 	1
 nop                        	1
 subi       r10, r2, 18228  	1
 subis      r3, r2, 4       	1
 subi       r3, r3, 31736   	1
 stw        r9, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         getenv          	1
 nop                        	1
 subi       r9, r2, 20912   	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -160(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 ld         r30, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r30, 0     	1
 bc         30, 12, 0x10007f80 	1
 std        r26, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r26, r3         	1
 lbz        r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10007f60 	1
 std        r28, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 extsh      r28, r9         	1
 ld         r31, 0(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lbz        r29, 1(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r29, 0     	1
 bc         30, 4, 0x10007e70 	1
 mflr       r0              	1
 std        r27, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rlwinm     r29, r29, 8, 0, 23 	1
 or         r29, r29, r28   	1
 addi       r26, r26, 2     	1
 extsh      r29, r29        	1
 std        r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         strlen          	1
 dcbt                       	1
 rldicr     r4, r3, 0, 60   	1
 lis        r7, 32639       	1
 rlwinm     r5, r3, 3, 26, 28 	1
 ld         r8, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r7, r7, 32639   	1
 li         r9, -1          	1
 rldimi     r7, r7, 32, 0   	1
 srd        r9, r9, r5      	1
 and        r10, r7, r8     	1
 or         r11, r7, r8     	1
 lis        r6, -257        	1
 add        r10, r10, r7    	1
 subi       r6, r6, 257     	1
 nor        r12, r11, r10   	1
 and.       r12, r12, r9    	1
 mtcrf      r3, r32         	1
 bc         2, 4, 0x1001d90c 	1
 rldicr     r10, r6, 32, 31 	1
 add        r6, r6, r10     	1
 bc         28, 12, 0x1001d8c4 	1
 ld         r8, 8(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ldu        r9, 16(r4)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 add        r10, r6, r8     	1
 nor        r11, r7, r8     	1
 and.       r10, r10, r11   	1
 add        r12, r6, r9     	1
 nor        r0, r7, r9      	1
 bc         2, 4, 0x1001d8fc 	1
 and.       r12, r12, r0    	1
 bc         2, 12, 0x1001d8c4 	1
 and        r10, r7, r9     	1
 add        r10, r10, r7    	1
 andc       r12, r0, r10    	1
 b          0x1001d90c      	1
 cntlzd     r12, r12        	1
 subf       r10, r3, r4     	1
 rldicl     r12, r12, 61, 3 	1
 add        r3, r10, r12    	1
 bclr       0, 20           	1
 nop                        	1
 cmpdi      cr7, r31, 0     	1
 mr         r27, r3         	1
 subi       r28, r3, 2      	1
 bc         30, 4, 0x10007ebc 	1
 b          0x10007f10      	1
 ld         r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 addi       r1, r1, 160     	1
 mr         r3, r31         	1
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 nop                        	1
 subi       r10, r2, 18352  	1
 cmpdi      cr7, r3, 0      	1
 std        r3, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x10025a40 	1
 subis      r9, r2, 1       	1
 addi       r9, r9, 8600    	1
 lwa        r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 subis      r9, r2, 5       	1
 addi       r9, r9, 32224   	1
 bc         30, 12, 0x100257c8 	1
 std        r9, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 4, 0x100259a0 	1
 subis      r3, r2, 4       	1
 li         r27, 0          	1
 subi       r3, r3, 31712   	1
 li         r28, 0          	1
 bl         getenv          	1
 nop                        	1
 subi       r9, r2, 20912   	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -160(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 ld         r30, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r30, 0     	1
 bc         30, 12, 0x10007f80 	1
 std        r26, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r26, r3         	1
 lbz        r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10007f60 	1
 std        r28, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 extsh      r28, r9         	1
 ld         r31, 0(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lbz        r29, 1(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r29, 0     	1
 bc         30, 4, 0x10007e70 	1
 mflr       r0              	1
 std        r27, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rlwinm     r29, r29, 8, 0, 23 	1
 or         r29, r29, r28   	1
 addi       r26, r26, 2     	1
 extsh      r29, r29        	1
 std        r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         strlen          	1
 dcbt                       	1
 rldicr     r4, r3, 0, 60   	1
 lis        r7, 32639       	1
 rlwinm     r5, r3, 3, 26, 28 	1
 ld         r8, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r7, r7, 32639   	1
 li         r9, -1          	1
 rldimi     r7, r7, 32, 0   	1
 srd        r9, r9, r5      	1
 and        r10, r7, r8     	1
 or         r11, r7, r8     	1
 lis        r6, -257        	1
 add        r10, r10, r7    	1
 subi       r6, r6, 257     	1
 nor        r12, r11, r10   	1
 and.       r12, r12, r9    	1
 mtcrf      r3, r32         	1
 bc         2, 4, 0x1001d90c 	1
 rldicr     r10, r6, 32, 31 	1
 add        r6, r6, r10     	1
 bc         28, 12, 0x1001d8c4 	1
 ldu        r8, 8(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 and        r10, r7, r8     	1
 or         r11, r7, r8     	1
 add        r10, r10, r7    	1
 nor.       r12, r11, r10   	1
 bc         2, 4, 0x1001d90c 	1
 ld         r8, 8(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ldu        r9, 16(r4)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 add        r10, r6, r8     	1
 nor        r11, r7, r8     	1
 and.       r10, r10, r11   	1
 add        r12, r6, r9     	1
 nor        r0, r7, r9      	1
 bc         2, 4, 0x1001d8fc 	1
 and        r10, r7, r8     	1
 subi       r4, r4, 8       	1
 add        r10, r10, r7    	1
 andc       r12, r11, r10   	1
 cntlzd     r12, r12        	1
 subf       r10, r3, r4     	1
 rldicl     r12, r12, 61, 3 	1
 add        r3, r10, r12    	1
 bclr       0, 20           	1
 nop                        	1
 cmpdi      cr7, r31, 0     	1
 mr         r27, r3         	1
 subi       r28, r3, 2      	1
 bc         30, 4, 0x10007ebc 	1
 b          0x10007f10      	1
 ld         r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 addi       r1, r1, 160     	1
 mr         r3, r31         	1
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 or.        r31, r3, r3     	1
 bc         2, 12, 0x1002584c 	1
 nop                        	1
 subi       r9, r2, 18288   	1
 ld         r3, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r3, 0      	1
 bc         30, 12, 0x10025874 	1
 bl         strlen          	1
 dcbt                       	1
 rldicr     r4, r3, 0, 60   	1
 lis        r7, 32639       	1
 rlwinm     r5, r3, 3, 26, 28 	1
 ld         r8, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r7, r7, 32639   	1
 li         r9, -1          	1
 rldimi     r7, r7, 32, 0   	1
 srd        r9, r9, r5      	1
 and        r10, r7, r8     	1
 or         r11, r7, r8     	1
 lis        r6, -257        	1
 add        r10, r10, r7    	1
 subi       r6, r6, 257     	1
 nor        r12, r11, r10   	1
 and.       r12, r12, r9    	1
 mtcrf      r3, r32         	1
 bc         2, 4, 0x1001d90c 	1
 rldicr     r10, r6, 32, 31 	1
 add        r6, r6, r10     	1
 bc         28, 12, 0x1001d8c4 	1
 ld         r8, 8(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ldu        r9, 16(r4)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 add        r10, r6, r8     	1
 nor        r11, r7, r8     	1
 and.       r10, r10, r11   	1
 add        r12, r6, r9     	1
 nor        r0, r7, r9      	1
 bc         2, 4, 0x1001d8fc 	1
 and        r10, r7, r8     	1
 subi       r4, r4, 8       	1
 add        r10, r10, r7    	1
 andc       r12, r11, r10   	1
 cntlzd     r12, r12        	1
 subf       r10, r3, r4     	1
 rldicl     r12, r12, 61, 3 	1
 add        r3, r10, r12    	1
 bclr       0, 20           	1
 nop                        	1
 nop                        	1
 subi       r9, r2, 18344   	1
 std        r3, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r7, 0(r30)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r7, 0      	1
 bc         30, 12, 0x100258e4 	1
 ld         r10, 0(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r10, 0     	1
 bc         30, 12, 0x100258e4 	1
 lwz        r9, 0(r7)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lis        r8, 25716       	1
 ori        r8, r8, 58705   	1
 cmpw       cr7, r9, r8     	1
 bc         30, 12, 0x100258d8 	1
 mtctr      r10             	1
 addi       r9, r7, 56      	1
 b          0x100258c0      	1
 bc         0, 18, 0x100258e4 	1
 mr         r7, r9          	1
 addi       r9, r9, 56      	1
 lwz        r10, -56(r9)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpw       cr7, r10, r8    	1
 bc         30, 4, 0x100258c0 	1
 bc         0, 18, 0x100258e4 	1
 mr         r7, r9          	1
 addi       r9, r9, 56      	1
 lwz        r10, -56(r9)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpw       cr7, r10, r8    	1
 bc         30, 4, 0x100258c0 	1
 bc         0, 18, 0x100258e4 	1
 mr         r7, r9          	1
 addi       r9, r9, 56      	1
 lwz        r10, -56(r9)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpw       cr7, r10, r8    	1
 bc         30, 4, 0x100258c0 	1
 bc         0, 18, 0x100258e4 	1
 mr         r7, r9          	1
 addi       r9, r9, 56      	1
 lwz        r10, -56(r9)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpw       cr7, r10, r8    	1
 bc         30, 4, 0x100258c0 	1
 bc         0, 18, 0x100258e4 	1
 addi       r1, r1, 176     	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 lis        r8, 1887        	1
 subis      r9, r2, 4       	1
 ori        r8, r8, 52133   	1
 subi       r9, r9, 31616   	1
 rldicr     r8, r8, 32, 31  	1
 addi       r7, r9, 6       	1
 ori        r8, r8, 1       	1
 std        r9, 112(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 lis        r9, 80          	1
 li         r10, 50         	1
 ori        r9, r9, 58280   	1
 std        r8, 120(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r8, 95          	1
 cmpdi      cr7, r10, 0     	1
 rldicr     r9, r9, 4, 59   	1
 add        r8, r8, r9      	1
 rlwinm     r9, r8, 8, 24, 27 	1
 xor        r9, r8, r9      	1
 bc         30, 12, 0x10025f50 	1
 mr         r8, r10         	1
 lbzu       r10, 1(r7)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 b          0x10025eec      	1
 cmpdi      cr7, r10, 0     	1
 rldicr     r9, r9, 4, 59   	1
 add        r8, r8, r9      	1
 rlwinm     r9, r8, 8, 24, 27 	1
 xor        r9, r8, r9      	1
 bc         30, 12, 0x10025f50 	1
 mr         r8, r10         	1
 lbzu       r10, 1(r7)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 b          0x10025eec      	1
 cmpdi      cr7, r10, 0     	1
 rldicr     r9, r9, 4, 59   	1
 add        r8, r8, r9      	1
 rlwinm     r9, r8, 8, 24, 27 	1
 xor        r9, r8, r9      	1
 bc         30, 12, 0x10025f50 	1
 mr         r8, r10         	1
 lbzu       r10, 1(r7)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 b          0x10025eec      	1
 cmpdi      cr7, r10, 0     	1
 rldicr     r9, r9, 4, 59   	1
 add        r8, r8, r9      	1
 rlwinm     r9, r8, 8, 24, 27 	1
 xor        r9, r8, r9      	1
 bc         30, 12, 0x10025f50 	1
 mr         r8, r10         	1
 lbzu       r10, 1(r7)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 b          0x10025eec      	1
 cmpdi      cr7, r10, 0     	1
 rldicr     r9, r9, 4, 59   	1
 add        r8, r8, r9      	1
 rlwinm     r9, r8, 8, 24, 27 	1
 xor        r9, r8, r9      	1
 bc         30, 12, 0x10025f50 	1
 mr         r8, r10         	1
 lbzu       r10, 1(r7)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 b          0x10025eec      	1
 cmpdi      cr7, r10, 0     	1
 rldicr     r9, r9, 4, 59   	1
 add        r8, r8, r9      	1
 rlwinm     r9, r8, 8, 24, 27 	1
 xor        r9, r8, r9      	1
 bc         30, 12, 0x10025f50 	1
 mr         r8, r10         	1
 lbzu       r10, 1(r7)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 b          0x10025eec      	1
 cmpdi      cr7, r10, 0     	1
 rldicr     r9, r9, 4, 59   	1
 add        r8, r8, r9      	1
 rlwinm     r9, r8, 8, 24, 27 	1
 xor        r9, r8, r9      	1
 bc         30, 12, 0x10025f50 	1
 lis        r8, 1887        	1
 clrldi     r9, r9, 36      	1
 ori        r8, r8, 52133   	1
 cmpd       cr7, r9, r8     	1
 bc         30, 4, 0x100260b0 	1
 subis      r3, r2, 4       	1
 addi       r4, r1, 112     	1
 std        r10, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subi       r3, r3, 31504   	1
 bl         _dl_vdso_vsym   	1
 nop                        	1
 subi       r9, r2, 18272   	1
 ld         r5, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r5, 0      	1
 bc         30, 12, 0x10058ef0 	1
 mr         r3, r5          	1
 bclr       0, 20           	1
 nop                        	1
 nop                        	1
 subi       r10, r2, 18136  	1
 addi       r4, r1, 112     	1
 ld         r9, -28696(r13) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 xor        r9, r3, r9      	1
 subis      r3, r2, 4       	1
 subi       r3, r3, 31480   	1
 std        r9, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         _dl_vdso_vsym   	1
 nop                        	1
 subi       r9, r2, 18272   	1
 ld         r5, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r5, 0      	1
 bc         30, 12, 0x10058ef0 	1
 mr         r3, r5          	1
 bclr       0, 20           	1
 nop                        	1
 nop                        	1
 subi       r10, r2, 18104  	1
 addi       r4, r1, 112     	1
 ld         r9, -28696(r13) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 xor        r9, r3, r9      	1
 subis      r3, r2, 4       	1
 subi       r3, r3, 31456   	1
 std        r9, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         _dl_vdso_vsym   	1
 nop                        	1
 subi       r9, r2, 18272   	1
 ld         r5, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r5, 0      	1
 bc         30, 12, 0x10058ef0 	1
 mr         r3, r5          	1
 bclr       0, 20           	1
 nop                        	1
 nop                        	1
 subi       r10, r2, 18112  	1
 addi       r4, r1, 112     	1
 ld         r9, -28696(r13) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 xor        r9, r3, r9      	1
 subis      r3, r2, 4       	1
 subi       r3, r3, 31432   	1
 std        r9, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         _dl_vdso_vsym   	1
 nop                        	1
 subi       r9, r2, 18272   	1
 ld         r5, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r5, 0      	1
 bc         30, 12, 0x10058ef0 	1
 mr         r3, r5          	1
 bclr       0, 20           	1
 nop                        	1
 nop                        	1
 subi       r10, r2, 18080  	1
 addi       r4, r1, 112     	1
 ld         r9, -28696(r13) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 xor        r9, r3, r9      	1
 subis      r3, r2, 4       	1
 subi       r3, r3, 31408   	1
 std        r9, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         _dl_vdso_vsym   	1
 nop                        	1
 subi       r9, r2, 18272   	1
 ld         r5, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r5, 0      	1
 bc         30, 12, 0x10058ef0 	1
 mr         r3, r5          	1
 bclr       0, 20           	1
 nop                        	1
 nop                        	1
 subi       r10, r2, 18128  	1
 addi       r4, r1, 112     	1
 ld         r9, -28696(r13) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 xor        r9, r3, r9      	1
 subis      r3, r2, 4       	1
 subi       r3, r3, 31392   	1
 std        r9, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         _dl_vdso_vsym   	1
 nop                        	1
 subi       r9, r2, 18272   	1
 ld         r5, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r5, 0      	1
 bc         30, 12, 0x10058ef0 	1
 mr         r3, r5          	1
 bclr       0, 20           	1
 nop                        	1
 nop                        	1
 subi       r10, r2, 18088  	1
 addi       r4, r1, 112     	1
 ld         r9, -28696(r13) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 xor        r9, r3, r9      	1
 subis      r3, r2, 4       	1
 subi       r3, r3, 31376   	1
 std        r9, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         _dl_vdso_vsym   	1
 nop                        	1
 subi       r9, r2, 18272   	1
 ld         r5, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r5, 0      	1
 bc         30, 12, 0x10058ef0 	1
 mr         r3, r5          	1
 bclr       0, 20           	1
 nop                        	1
 nop                        	1
 subi       r9, r2, 18120   	1
 mr         r5, r29         	1
 mr         r4, r30         	1
 std        r3, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r3, r31         	1
 bl         __init_misc     	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 or.        r31, r4, r4     	1
 stdu       r1, -128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         2, 12, 0x10023bc4 	1
 std        r30, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r30, 0(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r30, 0     	1
 bc         30, 12, 0x10023bd0 	1
 mflr       r0              	1
 li         r4, 47          	1
 mr         r3, r30         	1
 std        r0, 144(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         0x100003c0      	1
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r12, -31952(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r12             	1
 ld         r2, -31944(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctr      0, 20           	1
 mflr       r0              	1
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 andi.      r29, r4, 255    	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r30, 0          	1
 mr         r31, r3         	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         2, 4, 0x10049404 	1
 mr         r3, r31         	1
 mr         r4, r29         	1
 bl         index           	1
 dcbt                       	1
 rldimi     r4, r4, 8, 48   	1
 li         r11, -1         	1
 rldimi     r4, r4, 16, 32  	1
 rlwinm     r10, r3, 3, 26, 28 	1
 rldimi     r4, r4, 32, 0   	1
 lis        r6, -257        	1
 lis        r7, 32639       	1
 rldicr     r8, r3, 0, 60   	1
 subi       r6, r6, 257     	1
 addi       r7, r7, 32639   	1
 rldicr     r0, r6, 32, 31  	1
 rldimi     r7, r7, 32, 0   	1
 add        r6, r6, r0      	1
 ld         r5, 0(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 srd        r11, r11, r10   	1
 orc        r5, r5, r11     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 and.       r10, r0, r9     	1
 xor        r12, r4, r5     	1
 orc        r12, r12, r11   	1
 b          0x1001dc48      	1
 add        r0, r6, r12     	1
 nor        r9, r7, r12     	1
 bc         2, 12, 0x1001dc2c 	1
 ldu        r5, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 and.       r11, r0, r9     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 bc         2, 4, 0x1001dc98 	1
 and.       r10, r0, r9     	1
 xor        r12, r4, r5     	1
 add        r0, r6, r12     	1
 nor        r9, r7, r12     	1
 bc         2, 12, 0x1001dc2c 	1
 ldu        r5, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 and.       r11, r0, r9     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 bc         2, 4, 0x1001dc98 	1
 and        r0, r7, r12     	1
 or         r10, r7, r12    	1
 add        r0, r0, r7      	1
 nor        r9, r10, r0     	1
 cntlzd     r4, r9          	1
 subi       r8, r8, 8       	1
 rldicl     r4, r4, 61, 3   	1
 add        r3, r8, r4      	1
 bclr       0, 20           	1
 nop                        	1
 cmpdi      r3, 0           	1
 addi       r31, r3, 1      	1
 bc         2, 4, 0x10049400 	1
 mr         r30, r3         	1
 mr         r3, r31         	1
 mr         r4, r29         	1
 bl         index           	1
 dcbt                       	1
 rldimi     r4, r4, 8, 48   	1
 li         r11, -1         	1
 rldimi     r4, r4, 16, 32  	1
 rlwinm     r10, r3, 3, 26, 28 	1
 rldimi     r4, r4, 32, 0   	1
 lis        r6, -257        	1
 lis        r7, 32639       	1
 rldicr     r8, r3, 0, 60   	1
 subi       r6, r6, 257     	1
 addi       r7, r7, 32639   	1
 rldicr     r0, r6, 32, 31  	1
 rldimi     r7, r7, 32, 0   	1
 add        r6, r6, r0      	1
 ld         r5, 0(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 srd        r11, r11, r10   	1
 orc        r5, r5, r11     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 and.       r10, r0, r9     	1
 xor        r12, r4, r5     	1
 orc        r12, r12, r11   	1
 b          0x1001dc48      	1
 add        r0, r6, r12     	1
 nor        r9, r7, r12     	1
 bc         2, 12, 0x1001dc2c 	1
 ldu        r5, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 and.       r11, r0, r9     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 bc         2, 4, 0x1001dc98 	1
 and.       r10, r0, r9     	1
 xor        r12, r4, r5     	1
 add        r0, r6, r12     	1
 nor        r9, r7, r12     	1
 bc         2, 12, 0x1001dc2c 	1
 ldu        r5, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 and.       r11, r0, r9     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 bc         2, 4, 0x1001dc98 	1
 and        r0, r7, r12     	1
 or         r10, r7, r12    	1
 add        r0, r0, r7      	1
 nor        r9, r10, r0     	1
 cntlzd     r4, r9          	1
 subi       r8, r8, 8       	1
 rldicl     r4, r4, 61, 3   	1
 add        r3, r8, r4      	1
 bclr       0, 20           	1
 nop                        	1
 cmpdi      r3, 0           	1
 addi       r31, r3, 1      	1
 bc         2, 4, 0x10049400 	1
 mr         r30, r3         	1
 mr         r3, r31         	1
 mr         r4, r29         	1
 bl         index           	1
 dcbt                       	1
 rldimi     r4, r4, 8, 48   	1
 li         r11, -1         	1
 rldimi     r4, r4, 16, 32  	1
 rlwinm     r10, r3, 3, 26, 28 	1
 rldimi     r4, r4, 32, 0   	1
 lis        r6, -257        	1
 lis        r7, 32639       	1
 rldicr     r8, r3, 0, 60   	1
 subi       r6, r6, 257     	1
 addi       r7, r7, 32639   	1
 rldicr     r0, r6, 32, 31  	1
 rldimi     r7, r7, 32, 0   	1
 add        r6, r6, r0      	1
 ld         r5, 0(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 srd        r11, r11, r10   	1
 orc        r5, r5, r11     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 and.       r10, r0, r9     	1
 xor        r12, r4, r5     	1
 orc        r12, r12, r11   	1
 b          0x1001dc48      	1
 add        r0, r6, r12     	1
 nor        r9, r7, r12     	1
 bc         2, 12, 0x1001dc2c 	1
 ldu        r5, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 and.       r11, r0, r9     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 bc         2, 4, 0x1001dc98 	1
 and.       r10, r0, r9     	1
 xor        r12, r4, r5     	1
 add        r0, r6, r12     	1
 nor        r9, r7, r12     	1
 bc         2, 12, 0x1001dc2c 	1
 ldu        r5, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 and.       r11, r0, r9     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 bc         2, 4, 0x1001dc98 	1
 and        r0, r7, r12     	1
 or         r10, r7, r12    	1
 add        r0, r0, r7      	1
 nor        r9, r10, r0     	1
 cntlzd     r4, r9          	1
 subi       r8, r8, 8       	1
 rldicl     r4, r4, 61, 3   	1
 add        r3, r8, r4      	1
 bclr       0, 20           	1
 nop                        	1
 cmpdi      r3, 0           	1
 addi       r31, r3, 1      	1
 bc         2, 4, 0x10049400 	1
 mr         r30, r3         	1
 mr         r3, r31         	1
 mr         r4, r29         	1
 bl         index           	1
 dcbt                       	1
 rldimi     r4, r4, 8, 48   	1
 li         r11, -1         	1
 rldimi     r4, r4, 16, 32  	1
 rlwinm     r10, r3, 3, 26, 28 	1
 rldimi     r4, r4, 32, 0   	1
 lis        r6, -257        	1
 lis        r7, 32639       	1
 rldicr     r8, r3, 0, 60   	1
 subi       r6, r6, 257     	1
 addi       r7, r7, 32639   	1
 rldicr     r0, r6, 32, 31  	1
 rldimi     r7, r7, 32, 0   	1
 add        r6, r6, r0      	1
 ld         r5, 0(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 srd        r11, r11, r10   	1
 orc        r5, r5, r11     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 and.       r10, r0, r9     	1
 xor        r12, r4, r5     	1
 orc        r12, r12, r11   	1
 b          0x1001dc48      	1
 add        r0, r6, r12     	1
 nor        r9, r7, r12     	1
 bc         2, 12, 0x1001dc2c 	1
 ldu        r5, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 and.       r11, r0, r9     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 bc         2, 4, 0x1001dc98 	1
 and.       r10, r0, r9     	1
 xor        r12, r4, r5     	1
 add        r0, r6, r12     	1
 nor        r9, r7, r12     	1
 bc         2, 12, 0x1001dc2c 	1
 ldu        r5, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 and.       r11, r0, r9     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 bc         2, 4, 0x1001dc98 	1
 and        r0, r7, r12     	1
 or         r10, r7, r12    	1
 add        r0, r0, r7      	1
 nor        r9, r10, r0     	1
 cntlzd     r4, r9          	1
 subi       r8, r8, 8       	1
 rldicl     r4, r4, 61, 3   	1
 add        r3, r8, r4      	1
 bclr       0, 20           	1
 nop                        	1
 cmpdi      r3, 0           	1
 addi       r31, r3, 1      	1
 bc         2, 4, 0x10049400 	1
 mr         r30, r3         	1
 mr         r3, r31         	1
 mr         r4, r29         	1
 bl         index           	1
 dcbt                       	1
 rldimi     r4, r4, 8, 48   	1
 li         r11, -1         	1
 rldimi     r4, r4, 16, 32  	1
 rlwinm     r10, r3, 3, 26, 28 	1
 rldimi     r4, r4, 32, 0   	1
 lis        r6, -257        	1
 lis        r7, 32639       	1
 rldicr     r8, r3, 0, 60   	1
 subi       r6, r6, 257     	1
 addi       r7, r7, 32639   	1
 rldicr     r0, r6, 32, 31  	1
 rldimi     r7, r7, 32, 0   	1
 add        r6, r6, r0      	1
 ld         r5, 0(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 srd        r11, r11, r10   	1
 orc        r5, r5, r11     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 and.       r10, r0, r9     	1
 xor        r12, r4, r5     	1
 orc        r12, r12, r11   	1
 b          0x1001dc48      	1
 add        r0, r6, r12     	1
 nor        r9, r7, r12     	1
 bc         2, 12, 0x1001dc2c 	1
 ldu        r5, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 and.       r11, r0, r9     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 bc         2, 4, 0x1001dc98 	1
 and        r0, r7, r12     	1
 or         r10, r7, r12    	1
 add        r0, r0, r7      	1
 nor        r9, r10, r0     	1
 cntlzd     r4, r9          	1
 subi       r8, r8, 8       	1
 rldicl     r4, r4, 61, 3   	1
 add        r3, r8, r4      	1
 bclr       0, 20           	1
 nop                        	1
 cmpdi      r3, 0           	1
 addi       r31, r3, 1      	1
 bc         2, 4, 0x10049400 	1
 mr         r30, r3         	1
 mr         r3, r31         	1
 mr         r4, r29         	1
 bl         index           	1
 dcbt                       	1
 rldimi     r4, r4, 8, 48   	1
 li         r11, -1         	1
 rldimi     r4, r4, 16, 32  	1
 rlwinm     r10, r3, 3, 26, 28 	1
 rldimi     r4, r4, 32, 0   	1
 lis        r6, -257        	1
 lis        r7, 32639       	1
 rldicr     r8, r3, 0, 60   	1
 subi       r6, r6, 257     	1
 addi       r7, r7, 32639   	1
 rldicr     r0, r6, 32, 31  	1
 rldimi     r7, r7, 32, 0   	1
 add        r6, r6, r0      	1
 ld         r5, 0(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 srd        r11, r11, r10   	1
 orc        r5, r5, r11     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 and.       r10, r0, r9     	1
 xor        r12, r4, r5     	1
 orc        r12, r12, r11   	1
 b          0x1001dc48      	1
 add        r0, r6, r12     	1
 nor        r9, r7, r12     	1
 bc         2, 12, 0x1001dc2c 	1
 ldu        r5, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 and.       r11, r0, r9     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 bc         2, 4, 0x1001dc98 	1
 and.       r10, r0, r9     	1
 xor        r12, r4, r5     	1
 add        r0, r6, r12     	1
 nor        r9, r7, r12     	1
 bc         2, 12, 0x1001dc2c 	1
 ldu        r5, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 and.       r11, r0, r9     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 bc         2, 4, 0x1001dc98 	1
 and        r0, r7, r12     	1
 or         r10, r7, r12    	1
 add        r0, r0, r7      	1
 nor        r9, r10, r0     	1
 cntlzd     r4, r9          	1
 subi       r8, r8, 8       	1
 rldicl     r4, r4, 61, 3   	1
 add        r3, r8, r4      	1
 bclr       0, 20           	1
 nop                        	1
 cmpdi      r3, 0           	1
 addi       r31, r3, 1      	1
 bc         2, 4, 0x10049400 	1
 mr         r30, r3         	1
 mr         r3, r31         	1
 mr         r4, r29         	1
 bl         index           	1
 dcbt                       	1
 rldimi     r4, r4, 8, 48   	1
 li         r11, -1         	1
 rldimi     r4, r4, 16, 32  	1
 rlwinm     r10, r3, 3, 26, 28 	1
 rldimi     r4, r4, 32, 0   	1
 lis        r6, -257        	1
 lis        r7, 32639       	1
 rldicr     r8, r3, 0, 60   	1
 subi       r6, r6, 257     	1
 addi       r7, r7, 32639   	1
 rldicr     r0, r6, 32, 31  	1
 rldimi     r7, r7, 32, 0   	1
 add        r6, r6, r0      	1
 ld         r5, 0(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 srd        r11, r11, r10   	1
 orc        r5, r5, r11     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 and.       r10, r0, r9     	1
 xor        r12, r4, r5     	1
 orc        r12, r12, r11   	1
 b          0x1001dc48      	1
 add        r0, r6, r12     	1
 nor        r9, r7, r12     	1
 bc         2, 12, 0x1001dc2c 	1
 ldu        r5, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 and.       r11, r0, r9     	1
 add        r0, r6, r5      	1
 nor        r9, r7, r5      	1
 bc         2, 4, 0x1001dc98 	1
 and.       r10, r0, r9     	1
 xor        r12, r4, r5     	1
 add        r0, r6, r12     	1
 nor        r9, r7, r12     	1
 bc         2, 12, 0x1001dc2c 	1
 and.       r11, r0, r9     	1
 li         r3, 0           	1
 bclr       2, 12           	1
 nop                        	1
 cmpdi      r3, 0           	1
 addi       r31, r3, 1      	1
 bc         2, 4, 0x10049400 	1
 addi       r1, r1, 144     	1
 mr         r3, r30         	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      r3, 0           	1
 bc         2, 12, 0x10023ba4 	1
 addi       r30, r3, 1      	1
 nop                        	1
 ld         r0, 144(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 std        r30, -27696(r2) 	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r30, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 ld         r9, 0(r31)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r9, -27688(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r1, r1, 128     	1
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 bl         __ctype_init    	1
 nop                        	1
 nop                        	1
 nop                        	1
 nop                        	1
 subi       r7, r13, 28672  	1
 nop                        	1
 nop                        	1
 nop                        	1
 ld         r7, 0(r7)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r8, r13, 28592  	1
 subi       r10, r13, 28600 	1
 subi       r9, r13, 28608  	1
 ld         r7, 0(r7)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r5, 64(r7)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r6, 72(r7)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r7, 88(r7)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r5, r5, 256     	1
 addi       r6, r6, 512     	1
 addi       r7, r7, 512     	1
 std        r5, 0(r8)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r6, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r7, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 addi       r1, r1, 176     	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 cmpdi      cr7, r30, 0     	1
 bc         30, 12, 0x10000c38 	1
 mr         r3, r30         	1
 li         r5, 0           	1
 li         r4, 0           	1
 bl         __cxa_atexit    	1
 nop                        	1
 subi       r6, r2, 31728   	1
 b          __internal_atexit 	1
 mflr       r0              	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 or.        r30, r3, r3     	1
 std        r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r28, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         2, 12, 0x10008640 	1
 mr         r28, r4         	1
 mr         r29, r5         	1
 nop                        	1
 subi       r31, r2, 18424  	1
 li         r9, 0           	1
 li         r8, 1           	1
 clrldi     r9, r9, 32      	1
 lwarx      r41, 0, r31     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subf.      r10, r9, r10    	1
 bc         2, 4, 0x10008564 	1
 stwcx      r8, r31, r39    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x10008550 	1
 isync                      	1
 cmpwi      cr7, r10, 0     	1
 bc         30, 4, 0x100085e0 	1
 mr         r3, r6          	1
 bl         __new_exitfn    	1
 nop                        	1
 subi       r9, r2, 22152   	1
 lbz        r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 4, 0x100084fc 	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r30, 0(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 mr         r31, r3         	1
 cmpdi      cr7, r30, 0     	1
 bc         30, 12, 0x100084d0 	1
 mr         r6, r30         	1
 li         r5, 0           	1
 li         r4, 0           	1
 nop                        	1
 ld         r9, 8(r6)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x100083fc 	1
 ld         r9, 0(r6)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r4, 8(r6)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r5, r6          	1
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x100084a4 	1
 li         r9, 1           	1
 addi       r3, r6, 16      	1
 std        r9, 8(r6)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x1000843c      	1
 nop                        	1
 subi       r10, r2, 18416  	1
 li         r9, 1           	1
 addi       r1, r1, 128     	1
 std        r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r9, r9, 1       	1
 std        r9, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bclr       0, 20           	1
 cmpdi      r3, 0           	1
 bc         2, 12, 0x100085f8 	1
 ld         r8, -28696(r13) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r7, 4           	1
 std        r28, 16(r3)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r10, 0          	1
 std        r29, 24(r3)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r7, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 xor        r30, r30, r8    	1
 std        r30, 8(r3)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 synco                      	1
 lwarx      r41, 0, r31     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stwcx      r10, r31, r39   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x100085a4 	1
 cmpwi      cr7, r9, 1      	1
 li         r30, 0          	1
 bc         29, 12, 0x10008620 	1
 ld         r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r1, r1, 144     	1
 mr         r3, r30         	1
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 subis      r9, r2, 1       	1
 addi       r9, r9, 8600    	1
 lwz        r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 4, 0x10000d4c 	1
 cmpdi      cr7, r31, 0     	1
 bc         30, 12, 0x10000c84 	1
 nop                        	1
 subi       r10, r2, 20912  	1
 ld         r9, 0(r31)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r6, 792(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r4, 784(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r3, 776(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r9              	1
 ld         r5, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r2, 8(r31)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 mflr       r0              	1
 std        r26, -48(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subis      r26, r2, 1      	1
 addi       r26, r26, 7080  	1
 subis      r30, r2, 1      	1
 addi       r30, r30, 7080  	1
 std        r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r27, r5         	1
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r28, r4         	1
 mr         r29, r3         	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subf       r26, r30, r26   	1
 sradi.     r26, r26, 3     	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -160(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         2, 12, 0x10001514 	1
 bl         _init           	1
 mflr       r0              	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 nop                        	1
 ld         r0, -32760(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r0, 0      	1
 bc         30, 13, 0x1000028c 	1
 bl         frame_dummy     	1
 subis      r9, r2, 1       	1
 addi       r9, r9, 32432   	1
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10000940 	1
 mflr       r0              	1
 nop                        	1
 subis      r3, r2, 3       	1
 subi       r4, r2, 23584   	1
 subi       r3, r3, 21176   	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bl         __register_frame_info 	1
 li         r6, 0           	1
 li         r5, 0           	1
 b          __register_frame_info_bases 	1
 mflr       r0              	1
 or.        r9, r3, r3      	1
 bl         0x1006c854      	1
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bclr       0, 20           	1
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         2, 12, 0x1006bd0c 	1
 lwz        r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r10, 0     	1
 bc         30, 12, 0x1006bd0c 	1
 ld         r29, -32576(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r9, 24(r4)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 lis        r9, 8160        	1
 li         r10, -1         	1
 ld         r30, -32616(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 rldicr     r9, r9, 32, 31  	1
 mr         r31, r4         	1
 std        r5, 8(r4)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r6, 16(r4)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 0(r4)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r29, 0     	1
 std        r9, 32(r4)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x1006bcd8 	1
 ld         r9, 448(r30)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r31, 448(r30)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 40(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 lwz        r9, 456(r30)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 4, 0x1006bcf8 	1
 li         r9, 1           	1
 stw        r9, 456(r30)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r29, 0     	1
 bc         30, 12, 0x1006bd0c 	1
 addi       r1, r1, 144     	1
 b          0x1006c8a4      	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 addi       r1, r1, 112     	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 b          register_tm_clones 	1
 nop                        	1
 nop                        	1
 subi       r3, r2, 25112   	1
 subi       r4, r2, 25112   	1
 subf       r4, r3, r4      	1
 sradi      r4, r4, 3       	1
 sradi      r4, r4, 1       	1
 addze.     r4, r4          	1
 bclr       2, 12           	1
 nop                        	1
 bl         __do_global_ctors_aux 	1
 subis      r9, r2, 1       	1
 ld         r9, 7088(r9)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subis      r31, r2, 1      	1
 stdu       r1, -128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 addi       r31, r31, 7096  	1
 cmpdi      cr7, r9, -1     	1
 bc         30, 12, 0x1006c80c 	1
 addi       r1, r1, 128     	1
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 addi       r1, r1, 112     	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 subis      r26, r2, 1      	1
 addi       r26, r26, 7080  	1
 subis      r30, r2, 1      	1
 addi       r30, r30, 7080  	1
 subf       r26, r30, r26   	1
 sradi.     r26, r26, 3     	1
 bc         2, 12, 0x10001574 	1
 addi       r1, r1, 160     	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, -48(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r4, 0           	1
 li         r3, 0           	1
 bl         _dl_debug_initialize 	1
 cmpdi      r4, 0           	1
 bc         2, 12, 0x10023fe0 	1
 nop                        	1
 subi       r9, r2, 18408   	1
 ld         r10, 8(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r10, 0     	1
 bc         30, 4, 0x10023f98 	1
 cmpdi      cr7, r3, 0      	1
 li         r10, 1          	1
 stw        r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 4, 0x10023fa8 	1
 nop                        	1
 subi       r10, r2, 18408  	1
 ld         r3, 32(r10)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 b          0x10023fa8      	1
 mulli      r8, r4, 144     	1
 nop                        	1
 subi       r10, r2, 26384  	1
 subis      r7, r2, 1       	1
 std        r3, 32(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r7, r7, 21608   	1
 ldx        r10, r10, r8    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r7, 16(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 8(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r3, r9          	1
 bclr       0, 20           	1
 nop                        	1
 addi       r3, r1, 112     	1
 bl         __vmx_setjmp    	1
 li         r4, 0           	1
 b          __setjmp        	1
 mr         r5, r1          	1
 ld         r6, -28696(r13) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 xor        r5, r6, r5      	1
 std        r5, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mflr       r0              	1
 std        r2, 8(r3)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r14, 24(r3)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 176(v14)    	1
 xor        r0, r6, r0      	1
 std        r0, 16(r3)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r15, 32(r3)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 184(v15)    	1
 mfcr       r0              	1
 std        r16, 40(r3)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 192(v16)    	1
 stw        r0, 172(r3)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r17, 48(r3)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 200(v17)    	1
 std        r18, 56(r3)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 208(v18)    	1
 std        r19, 64(r3)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 216(v19)    	1
 std        r20, 72(r3)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 224(v20)    	1
 std        r21, 80(r3)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 232(v21)    	1
 std        r22, 88(r3)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 240(v22)    	1
 std        r23, 96(r3)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 248(v23)    	1
 std        r24, 104(r3)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 256(v24)    	1
 std        r25, 112(r3)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 264(v25)    	1
 std        r26, 120(r3)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 272(v26)    	1
 std        r27, 128(r3)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 280(v27)    	1
 std        r28, 136(r3)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 288(v28)    	1
 std        r29, 144(r3)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 296(v29)    	1
 std        r30, 152(r3)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 304(v30)    	1
 std        r31, 160(r3)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stfd       r3, 312(v31)    	1
 ld         r6, -32728(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r6, 0(r6)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andis.     r6, r6, 4096    	1
 bc         2, 12, 0x10007210 	1
 mflr       r0              	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bl         __sigjmp_save   	1
 cmpdi      r4, 0           	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 mr         r31, r3         	1
 bc         2, 4, 0x10007290 	1
 addi       r1, r1, 128     	1
 stw        r4, 512(r31)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r3, 0           	1
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 ld         r0, 128(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r1, r1, 112     	1
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 cmpdi      cr7, r3, 0      	1
 bc         30, 4, 0x10000d00 	1
 ld         r7, -30320(r13) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r8, -30328(r13) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r5, r2, 20912   	1
 addi       r10, r1, 112    	1
 ld         r3, 776(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 768(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r6, 792(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r4, 784(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r7, 640(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r8, 648(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r5, 0(r5)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r10, -30320(r13) 	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r10, 768(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r10)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r9              	1
 ld         r2, 8(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 mflr       r0              	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 mr         r31, r1         	1
 mr         r9, r3          	1
 std        r4, 184(r31)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stw        r9, 176(r31)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subis      r3, r2, 5       	1
 addi       r3, r3, 23976   	1
 bl         puts            	1
 mflr       r0              	1
 std        r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r27, r3         	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -160(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         strlen          	1
 dcbt                       	1
 rldicr     r4, r3, 0, 60   	1
 lis        r7, 32639       	1
 rlwinm     r5, r3, 3, 26, 28 	1
 ld         r8, 0(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r7, r7, 32639   	1
 li         r9, -1          	1
 rldimi     r7, r7, 32, 0   	1
 srd        r9, r9, r5      	1
 and        r10, r7, r8     	1
 or         r11, r7, r8     	1
 lis        r6, -257        	1
 add        r10, r10, r7    	1
 subi       r6, r6, 257     	1
 nor        r12, r11, r10   	1
 and.       r12, r12, r9    	1
 mtcrf      r3, r32         	1
 bc         2, 4, 0x1001d90c 	1
 rldicr     r10, r6, 32, 31 	1
 add        r6, r6, r10     	1
 bc         28, 12, 0x1001d8c4 	1
 ld         r8, 8(r4)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ldu        r9, 16(r4)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 add        r10, r6, r8     	1
 nor        r11, r7, r8     	1
 and.       r10, r10, r11   	1
 add        r12, r6, r9     	1
 nor        r0, r7, r9      	1
 bc         2, 4, 0x1001d8fc 	1
 and        r10, r7, r8     	1
 subi       r4, r4, 8       	1
 add        r10, r10, r7    	1
 andc       r12, r11, r10   	1
 cntlzd     r12, r12        	1
 subf       r10, r3, r4     	1
 rldicl     r12, r12, 61, 3 	1
 add        r3, r10, r12    	1
 bclr       0, 20           	1
 nop                        	1
 nop                        	1
 subi       r29, r2, 30088  	1
 mr         r31, r3         	1
 ld         r30, 0(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lwz        r9, 0(r30)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r9, r9, 32768   	1
 bc         2, 4, 0x10009f30 	1
 ld         r10, 136(r30)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r28, r13, 30576 	1
 ld         r8, 8(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpd       cr7, r8, r28    	1
 bc         30, 12, 0x10009f50 	1
 li         r7, 1           	1
 clrldi     r9, r9, 32      	1
 lwarx      r41, 0, r10     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subf.      r8, r9, r8      	1
 bc         2, 4, 0x10009dfc 	1
 stwcx      r7, r10, r39    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x10009de8 	1
 isync                      	1
 cmpwi      cr7, r8, 0      	1
 bc         30, 4, 0x10009fa0 	1
 ld         r10, 136(r30)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r3, 0(r29)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r28, 8(r10)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 lwz        r9, 4(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r9, r9, 1       	1
 stw        r9, 4(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 lwa        r9, 192(r3)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x10009f40 	1
 li         r9, -1          	1
 stw        r9, 192(r3)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10009e34      	1
 nop                        	1
 subi       r9, r2, 25112   	1
 ld         r28, 216(r3)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r8, r2, 23600   	1
 subf       r10, r9, r28    	1
 subf       r9, r9, r8      	1
 cmpld      cr7, r9, r10    	1
 bc         29, 4, 0x10009f60 	1
 ld         r9, 56(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r4, r27         	1
 mr         r5, r31         	1
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 or.        r30, r5, r5     	1
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r28, 0          	1
 stdu       r1, -160(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         2, 12, 0x1000ebec 	1
 ld         r10, 0(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lis        r9, 2560        	1
 std        r27, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r27, r4         	1
 rldicr     r9, r9, 16, 47  	1
 std        r31, 152(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r31, r3         	1
 ld         r3, 40(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andc.      r9, r9, r10     	1
 bc         2, 12, 0x1000ec00 	1
 mflr       r0              	1
 ld         r10, 48(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r10, r3    	1
 std        r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         29, 4, 0x1000ec70 	1
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r29, r30        	1
 nop                        	1
 subi       r9, r2, 25112   	1
 ld         r28, 216(r31)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r8, r2, 23600   	1
 subf       r10, r9, r28    	1
 subf       r9, r9, r8      	1
 cmpld      cr7, r9, r10    	1
 bc         29, 4, 0x1000edd0 	1
 ld         r9, 24(r28)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r4, -1          	1
 mr         r3, r31         	1
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 lwa        r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r10, r9, 8      	1
 bc         2, 4, 0x1000fdb0 	1
 andi.      r10, r9, 2048   	1
 ld         r10, 32(r3)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r4         	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 mr         r31, r3         	1
 cmpdi      cr7, r10, 0     	1
 bc         2, 12, 0x1000fba0 	1
 bc         30, 12, 0x1000fd10 	1
 mflr       r0              	1
 mr         r3, r31         	1
 std        r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         _IO_doallocbuf  	1
 ld         r9, 56(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bclr       30, 4           	1
 lwa        r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r31, r3         	1
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 andi.      r10, r9, 2      	1
 bc         2, 12, 0x100110f8 	1
 mflr       r0              	1
 nop                        	1
 subi       r9, r2, 25112   	1
 ld         r30, 216(r31)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r8, r2, 23600   	1
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subf       r10, r9, r30    	1
 subf       r9, r9, r8      	1
 cmpld      cr7, r9, r10    	1
 std        r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         29, 4, 0x100111f0 	1
 ld         r9, 104(r30)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r3, r31         	1
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 mflr       r0              	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r31, r3         	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -288(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 lwz        r9, 112(r3)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         28, 12, 0x10040df0 	1
 nop                        	1
 subi       r9, r2, 25112   	1
 ld         r30, 216(r3)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r8, r2, 23600   	1
 subf       r10, r9, r30    	1
 subf       r9, r9, r8      	1
 cmpld      cr7, r9, r10    	1
 bc         29, 4, 0x10040eb0 	1
 ld         r9, 144(r30)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r4, r1, 112     	1
 mr         r3, r31         	1
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 mflr       r0              	1
 mr         r5, r4          	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 lwa        r4, 112(r3)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r3, 1           	1
 bl         __fxstat64      	1
 rlwinm     r3, r3, 0, 31, 29 	1
 cmpwi      cr7, r3, 1      	1
 bc         30, 12, 0x10020fd0 	1
 mr         r3, r4          	1
 li         r0, 108         	1
 mr         r4, r5          	1
 sc                         	1
 mfcr       r0              	1
 andis.     r9, r0, 4096    	1
 mr         r9, r3          	1
 bc         2, 4, 0x10021000 	1
 extsw      r3, r3          	1
 bclr       0, 20           	1
 nop                        	1
 addi       r1, r1, 112     	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r3, 0      	1
 bc         28, 12, 0x10040df0 	1
 lwz        r9, 136(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 rlwinm     r9, r9, 0, 16, 19 	1
 cmpwi      cr7, r9, 8192   	1
 bc         30, 12, 0x10040e30 	1
 ld         r30, 168(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r9, r30, 1      	1
 cmpldi     cr7, r9, 8190   	1
 bc         29, 12, 0x10040df0 	1
 li         r30, 8192       	1
 mr         r3, r30         	1
 bl         malloc          	1
 nop                        	1
 ld         r9, -27712(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         30, 4, 0x10019e10 	1
 addi       r9, r3, 23      	1
 std        r30, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r28, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r3         	1
 cmpldi     cr7, r9, 31     	1
 std        r31, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         29, 12, 0x10019ca0 	1
 rldicr     r9, r9, 0, 59   	1
 cmpld      cr7, r3, r9     	1
 bc         29, 12, 0x10019cd0 	1
 li         r10, -65        	1
 cmpld      cr7, r9, r10    	1
 bc         29, 12, 0x10019cd0 	1
 subi       r31, r9, 17     	1
 rldicl     r28, r31, 60, 4 	1
 b          0x10019c14      	1
 nop                        	1
 subi       r9, r13, 28632  	1
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r10, 0     	1
 bc         30, 12, 0x10019d10 	1
 nop                        	1
 ld         r9, -29992(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r9, r28    	1
 bc         29, 12, 0x10019d60 	1
 mflr       r0              	1
 std        r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 lwz        r9, -30576(r13) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 4, 0x10019e50 	1
 nop                        	1
 mr         r4, r30         	1
 subi       r31, r2, 29960  	1
 mr         r3, r31         	1
 bl         _int_malloc     	1
 mfcr       r12             	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r31, r4, 23     	1
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r29, r4         	1
 cmpldi     cr7, r31, 31    	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r3         	1
 stw        r12, 8(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -320(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         29, 12, 0x100179d0 	1
 rldicr     r31, r31, 0, 59 	1
 cmpld      cr7, r4, r31    	1
 bc         29, 12, 0x10017990 	1
 li         r9, -65         	1
 cmpld      cr7, r31, r9    	1
 bc         29, 12, 0x10017990 	1
 cmpdi      cr7, r3, 0      	1
 bc         30, 12, 0x10018330 	1
 nop                        	1
 ld         r9, -20976(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 rlwinm     r10, r31, 28, 4, 31 	1
 clrldi     r23, r10, 32    	1
 cmpld      cr7, r31, r9    	1
 bc         29, 4, 0x10017e90 	1
 cmpldi     cr7, r31, 1023  	1
 std        r14, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r16, 192(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r17, 200(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r21, 232(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r22, 240(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r25, 264(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r28, 288(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         29, 4, 0x100185c0 	1
 mflr       r0              	1
 rldicl     r9, r31, 46, 18 	1
 std        r15, 184(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r18, 208(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rldicl     r17, r31, 52, 12 	1
 rldicl     r16, r31, 49, 15 	1
 std        r19, 216(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r20, 224(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpldi     cr7, r9, 2      	1
 addi       r8, r17, 110    	1
 std        r24, 256(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r26, 272(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r10, r16, 119   	1
 rldicl     r22, r31, 58, 6 	1
 std        r27, 280(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 rldicl     r21, r31, 55, 9 	1
 clrldi     r8, r8, 32      	1
 clrldi     r10, r10, 32    	1
 addi       r25, r22, 48    	1
 std        r0, 336(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r7, r21, 91     	1
 clrldi     r25, r25, 32    	1
 std        r8, 112(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 clrldi     r14, r7, 32     	1
 std        r10, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         29, 4, 0x10017a98 	1
 cmpldi     cr7, r22, 48    	1
 addi       r9, r9, 124     	1
 clrldi     r9, r9, 32      	1
 mr         r28, r25        	1
 std        r9, 136(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         29, 4, 0x10017ad0 	1
 cmpldi     cr7, r21, 20    	1
 mr         r28, r14        	1
 bc         29, 4, 0x10017ad0 	1
 lwz        r9, 8(r30)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 4, 0x10017ee0 	1
 nop                        	1
 subi       r20, r31, 17    	1
 subi       r10, r13, 28632 	1
 rldicl     r24, r20, 60, 4 	1
 li         r9, 0           	1
 ld         r7, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r7, 0      	1
 bc         30, 12, 0x10017b10 	1
 nop                        	1
 ld         r9, -29992(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subfc      r9, r9, r24     	1
 subfe      r9, r9, r9      	1
 and        r9, r31, r9     	1
 nop                        	1
 cmpdi      cr4, r9, 0      	1
 std        r17, 144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r21, 152(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subi       r26, r2, 30072  	1
 addi       r27, r30, 96    	1
 addi       r9, r26, 112    	1
 li         r18, 0          	1
 cmpd       cr3, r30, r9    	1
 addi       r9, r31, 32     	1
 li         r15, 1          	1
 rldicr     r19, r24, 3, 60 	1
 std        r9, 128(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r4, 104(r26)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r17, 96(r26)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 120(r30)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r6, 0           	1
 li         r0, 0           	1
 add        r21, r7, r19    	1
 cmpdi      cr5, r4, 0      	1
 cmpld      cr7, r27, r10   	1
 bc         30, 12, 0x100186d0 	1
 cmpdi      cr7, r0, 0      	1
 bc         30, 12, 0x10018010 	1
 cmpldi     cr7, r31, 1023  	1
 bc         29, 4, 0x1001804c 	1
 rlwinm     r9, r28, 1, 0, 30 	1
 subi       r9, r9, 2       	1
 clrldi     r9, r9, 32      	1
 addi       r9, r9, 14      	1
 rldicr     r9, r9, 3, 60   	1
 add        r10, r30, r9    	1
 ldx        r8, r30, r9     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r9, r10, 16     	1
 cmpld      cr7, r8, r9     	1
 bc         30, 12, 0x1001804c 	1
 addi       r9, r28, 1      	1
 rldic      r6, r28, 4, 29  	1
 rldicl     r8, r9, 59, 37  	1
 addi       r6, r6, 96      	1
 addi       r5, r8, 536     	1
 clrlwi     r9, r9, 27      	1
 rldicr     r10, r5, 2, 61  	1
 add        r6, r30, r6     	1
 slw        r9, r15, r9     	1
 lwzx       r7, r30, r10    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmplw      cr7, r9, r7     	1
 bc         29, 12, 0x10018460 	1
 subfic     r9, r8, 3       	1
 clrldi     r9, r9, 32      	1
 addi       r9, r9, 1       	1
 mtctr      r9              	1
 b          0x10018494      	1
 addi       r8, r8, 1       	1
 clrldi     r8, r8, 32      	1
 bc         0, 16, 0x10018480 	1
 ld         r8, 96(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 2184(r30)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 rldicr     r9, r9, 0, 60   	1
 cmpld      cr7, r10, r9    	1
 bc         28, 12, 0x100187f0 	1
 ld         r10, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r10, r9    	1
 bc         29, 4, 0x10018860 	1
 addi       r26, r26, 112   	1
 add        r5, r8, r31     	1
 cmpd       cr7, r30, r26   	1
 subf       r9, r31, r9     	1
 std        r5, 96(r30)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r10, 4          	1
 bc         30, 12, 0x100189b4 	1
 li         r10, 0          	1
 b          0x1001887c      	1
 nop                        	1
 lwa        r6, -21008(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 or         r7, r31, r10    	1
 ori        r10, r9, 1      	1
 ori        r7, r7, 1       	1
 addi       r9, r8, 16      	1
 cmpdi      cr7, r6, 0      	1
 std        r7, 8(r8)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 8(r5)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r10, 8(r5)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x10017fbc 	1
 ld         r14, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r15, 184(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r16, 192(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r17, 200(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r18, 208(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r19, 216(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r20, 224(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r21, 232(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r22, 240(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r24, 256(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r25, 264(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, 272(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, 280(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 288(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r0, 336(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 b          0x100179a8      	1
 addi       r1, r1, 320     	1
 mr         r3, r9          	1
 lwz        r12, 8(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtocrf     r32, r12, r32   	1
 mtocrf     r32, r12, r32   	1
 bclr       0, 20           	1
 or.        r29, r3, r3     	1
 bc         2, 12, 0x10019e00 	1
 ld         r9, -8(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r10, r9, 2      	1
 bc         2, 12, 0x10019dc0 	1
 andi.      r9, r9, 4       	1
 bc         2, 12, 0x10019c74 	1
 ld         r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 addi       r1, r1, 144     	1
 mr         r3, r29         	1
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 or.        r4, r3, r3      	1
 bc         2, 4, 0x10040dbc 	1
 add        r5, r4, r30     	1
 mr         r3, r31         	1
 li         r6, 1           	1
 bl         _IO_setb        	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r31, r3         	1
 ld         r3, 56(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stdu       r1, -128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 lwa        r9, 0(r31)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r3, 0      	1
 bc         30, 12, 0x10011024 	1
 cmpdi      cr7, r6, 0      	1
 std        r4, 56(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r5, 64(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x10011094 	1
 rlwinm     r9, r9, 0, 0, 30 	1
 addi       r1, r1, 128     	1
 extsw      r9, r9          	1
 stw        r9, 0(r31)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 addi       r1, r1, 288     	1
 li         r3, 1           	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r3, -1     	1
 bc         30, 4, 0x100111a0 	1
 ld         r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r1, r1, 144     	1
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 lwa        r9, 0(r31)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r5, 56(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 std        r5, 24(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r5, 8(r31)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r5, 16(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x1000fba8      	1
 andi.      r10, r9, 256    	1
 bc         2, 4, 0x1000fd50 	1
 ld         r7, 64(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r7, r5     	1
 bc         30, 12, 0x1000fcd0 	1
 ld         r8, 16(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lwz        r10, 192(r31)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ori        r6, r9, 2048    	1
 std        r5, 40(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r5, 32(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r7, 48(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r8, 8(r31)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r8, 24(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpwi      cr7, r10, 0     	1
 stw        r6, 0(r31)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         29, 12, 0x1000fb48 	1
 andi.      r9, r9, 514     	1
 bc         2, 12, 0x1000fb48 	1
 cmpwi      cr7, r30, -1    	1
 bc         30, 12, 0x1000fbfc 	1
 mflr       r0              	1
 ld         r4, 32(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r3, r31         	1
 subf       r5, r4, r5      	1
 std        r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         _IO_new_do_write 	1
 or.        r9, r5, r5      	1
 bc         2, 4, 0x1000f1a0 	1
 li         r3, 0           	1
 bclr       0, 20           	1
 nop                        	1
 ld         r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r1, r1, 144     	1
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r3, -1     	1
 bc         30, 12, 0x1000ed90 	1
 ld         r10, 64(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 56(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r26, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r26, r29        	1
 subf       r9, r9, r10     	1
 cmpldi     cr7, r9, 127    	1
 bc         29, 4, 0x1000ecec 	1
 divdu      r26, r29, r9    	1
 mulld      r26, r26, r9    	1
 cmpdi      cr7, r26, 0     	1
 bc         30, 4, 0x1000ed50 	1
 cmpdi      cr7, r29, 0     	1
 mr         r28, r30        	1
 bc         30, 4, 0x1000ed70 	1
 add        r4, r27, r26    	1
 mr         r3, r31         	1
 mr         r5, r29         	1
 bl         _IO_default_xsputn 	1
 std        r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 or.        r27, r5, r5     	1
 stdu       r1, -160(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         2, 12, 0x10011460 	1
 mflr       r0              	1
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r28, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, 144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r29, r3         	1
 mr         r30, r27        	1
 std        r31, 152(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r31, r4         	1
 std        r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 nop                        	1
 ld         r3, 40(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 48(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r3, r9     	1
 bc         28, 4, 0x10011358 	1
 subf       r9, r3, r9      	1
 mr         r28, r30        	1
 cmpld      cr7, r30, r9    	1
 bc         29, 4, 0x10011344 	1
 cmpldi     cr7, r28, 20    	1
 bc         29, 12, 0x10011400 	1
 cmpdi      cr7, r28, 0     	1
 bc         30, 4, 0x100113c0 	1
 add        r7, r31, r28    	1
 subi       r10, r31, 1     	1
 subf       r9, r31, r7     	1
 mtctr      r9              	1
 subi       r9, r3, 1       	1
 nop                        	1
 nop                        	1
 nop                        	1
 lbzu       r8, 1(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 stbu       r8, 1(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x100113e0 	1
 lbzu       r8, 1(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 stbu       r8, 1(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x100113e0 	1
 lbzu       r8, 1(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 stbu       r8, 1(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x100113e0 	1
 lbzu       r8, 1(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 stbu       r8, 1(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x100113e0 	1
 lbzu       r8, 1(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 stbu       r8, 1(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x100113e0 	1
 lbzu       r8, 1(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 stbu       r8, 1(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x100113e0 	1
 lbzu       r8, 1(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 stbu       r8, 1(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x100113e0 	1
 lbzu       r8, 1(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 stbu       r8, 1(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x100113e0 	1
 lbzu       r8, 1(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 stbu       r8, 1(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x100113e0 	1
 lbzu       r8, 1(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 stbu       r8, 1(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x100113e0 	1
 lbzu       r8, 1(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 stbu       r8, 1(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x100113e0 	1
 lbzu       r8, 1(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 stbu       r8, 1(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         0, 16, 0x100113e0 	1
 add        r9, r3, r28     	1
 mr         r31, r7         	1
 std        r9, 40(r29)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10011354      	1
 subf       r30, r28, r30   	1
 cmpdi      cr7, r30, 0     	1
 bc         30, 12, 0x10011424 	1
 ld         r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, 144(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r3, r27         	1
 ld         r31, 152(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r1, r1, 160     	1
 mtlr       r0              	1
 ld         r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 subf       r3, r29, r3     	1
 add        r28, r3, r30    	1
 b          0x1000ed00      	1
 ld         r26, 112(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r0, 176(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, 152(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r1, r1, 160     	1
 mr         r3, r28         	1
 ld         r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpd       cr7, r31, r3    	1
 bc         30, 4, 0x10009f90 	1
 ld         r3, 0(r29)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 40(r3)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 48(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r10, r9    	1
 bc         28, 4, 0x10009f70 	1
 addi       r8, r10, 1      	1
 li         r9, 10          	1
 std        r8, 40(r3)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stb        r9, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r9, -1          	1
 addi       r31, r31, 1     	1
 clrldi     r9, r9, 33      	1
 cmpld      cr7, r31, r9    	1
 bc         29, 4, 0x10009ec0 	1
 extsw      r31, r31        	1
 lwz        r9, 0(r30)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r10, r9, 32768  	1
 bc         2, 4, 0x10009f04 	1
 ld         r3, 136(r30)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lwz        r9, 4(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r9, r9, 1       	1
 extsw.     r8, r9          	1
 stw        r9, 4(r3)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         2, 4, 0x10009f04 	1
 std        r8, 8(r3)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 synco                      	1
 lwarx      r41, 0, r3      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stwcx      r10, r3, r39    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x10009ef0 	1
 cmpwi      cr7, r9, 1      	1
 bc         29, 12, 0x10009fb0 	1
 addi       r1, r1, 160     	1
 mr         r3, r31         	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 li         r9, 0           	1
 mr         r3, r9          	1
 addi       r1, r31, 128    	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bl         exit            	1
 mflr       r0              	1
 nop                        	1
 subi       r4, r2, 31728   	1
 li         r6, 1           	1
 li         r5, 1           	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bl         __run_exit_handlers 	1
 mflr       r0              	1
 nop                        	1
 ld         r9, -32440(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r23, -72(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r23, r5         	1
 std        r24, -64(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r26, -48(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r24, r4         	1
 mr         r26, r3         	1
 std        r21, -88(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r22, -80(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r25, -56(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -208(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x10008000 	1
 nop                        	1
 subi       r30, r2, 18424  	1
 li         r28, 0          	1
 li         r27, 1          	1
 li         r25, 0          	1
 nop                        	1
 nop                        	1
 nop                        	1
 mr         r10, r28        	1
 clrldi     r10, r10, 32    	1
 lwarx      r41, 0, r30     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subf.      r9, r10, r9     	1
 bc         2, 4, 0x1000803c 	1
 stwcx      r27, r30, r39   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x10008028 	1
 isync                      	1
 cmpwi      cr7, r9, 0      	1
 bc         30, 4, 0x100082d0 	1
 ld         r29, 0(r24)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r29, 0     	1
 bc         30, 4, 0x1000809c 	1
 ld         r31, 8(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 bc         30, 12, 0x100081e0 	1
 nop                        	1
 subi       r22, r2, 18416  	1
 subi       r31, r31, 1     	1
 std        r31, 8(r29)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r21, 0(r22)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 synco                      	1
 lwarx      r41, 0, r30     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stwcx      r28, r30, r39   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x100080c0 	1
 cmpwi      cr7, r9, 1      	1
 bc         29, 12, 0x100081c0 	1
 rldicr     r9, r31, 5, 58  	1
 add        r9, r29, r9     	1
 ld         r10, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r10, 3     	1
 bc         30, 12, 0x10008160 	1
 cmpdi      cr7, r10, 4     	1
 bc         30, 4, 0x10008060 	1
 std        r25, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r10, 24(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r8, -28696(r13) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r4, r26         	1
 ld         r3, 32(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 xor        r10, r10, r8    	1
 ld         r9, 0(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r10)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r9              	1
 ld         r2, 8(r10)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 mflr       r0              	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subis      r30, r2, 1      	1
 addi       r30, r30, 7088  	1
 subis      r31, r2, 1      	1
 addi       r31, r31, 7080  	1
 subf       r31, r31, r30   	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 sradi      r31, r31, 3     	1
 stdu       r1, -128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x10001628 	1
 subi       r31, r31, 1     	1
 b          0x10001600      	1
 ldu        r9, -8(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 subi       r31, r31, 1     	1
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 nop                        	1
 subi       r3, r2, 20360   	1
 b          check_free.isra.0 	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r30, 0(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stdu       r1, -128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r30, 0     	1
 bc         30, 12, 0x1005e7ec 	1
 addi       r1, r1, 128     	1
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r31, -1    	1
 bc         30, 4, 0x10001600 	1
 bl         _fini           	1
 mflr       r0              	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -112(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bl         __do_global_dtors_aux 	1
 nop                        	1
 lbz        r9, -23600(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bclr       30, 4           	1
 mflr       r0              	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subis      r10, r2, 1      	1
 nop                        	1
 ld         r9, -23592(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subis      r30, r2, 1      	1
 addi       r10, r10, 7112  	1
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r30, r30, 7104  	1
 subis      r29, r2, 1      	1
 subf       r30, r30, r10   	1
 addi       r29, r29, 7104  	1
 sradi      r30, r30, 3     	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subi       r30, r30, 1     	1
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r9, r30    	1
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         28, 4, 0x100008a8 	1
 bl         deregister_tm_clones 	1
 nop                        	1
 nop                        	1
 subi       r3, r2, 25112   	1
 subi       r9, r2, 25112   	1
 cmpd       cr7, r9, r3     	1
 bclr       30, 12          	1
 subis      r9, r2, 1       	1
 addi       r9, r9, 32576   	1
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x100008cc 	1
 subis      r3, r2, 3       	1
 subi       r3, r3, 21176   	1
 bl         __deregister_frame_info 	1
 b          __deregister_frame_info_bases 	1
 mflr       r0              	1
 bl         0x1006c850      	1
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bclr       0, 20           	1
 or.        r29, r3, r3     	1
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         2, 12, 0x1006bf7c 	1
 lwz        r9, 0(r29)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 12, 0x1006bf7c 	1
 ld         r30, -32576(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, -32616(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r30, 0     	1
 bc         30, 12, 0x1006bebc 	1
 addi       r9, r28, 448    	1
 ld         r31, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 bc         30, 4, 0x1006bf00 	1
 ld         r10, 24(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r8, 40(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpd       cr7, r29, r10   	1
 bc         30, 4, 0x1006bf20 	1
 std        r8, 0(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r30, 0     	1
 bc         30, 12, 0x1006bf80 	1
 addi       r1, r1, 144     	1
 mr         r3, r31         	1
 b          0x1006c8a0      	1
 ld         r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 addi       r1, r1, 144     	1
 li         r9, 1           	1
 nop                        	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stb        r9, -23600(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 addi       r1, r1, 112     	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 addi       r1, r1, 128     	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r10, r28        	1
 clrldi     r10, r10, 32    	1
 lwarx      r41, 0, r30     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subf.      r9, r10, r9     	1
 bc         2, 4, 0x1000813c 	1
 stwcx      r27, r30, r39   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x10008128 	1
 isync                      	1
 cmpwi      cr7, r9, 0      	1
 bc         30, 12, 0x10008090 	1
 ld         r9, 0(r22)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpd       cr7, r9, r21    	1
 bc         30, 4, 0x10008048 	1
 ld         r31, 8(r29)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 bc         30, 12, 0x100081e0 	1
 ld         r9, 0(r29)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 std        r9, 0(r24)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x100081fc 	1
 synco                      	1
 lwarx      r41, 0, r30     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stwcx      r28, r30, r39   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x10008200 	1
 cmpwi      cr7, r9, 1      	1
 bc         29, 4, 0x10008020 	1
 mr         r10, r28        	1
 clrldi     r10, r10, 32    	1
 lwarx      r41, 0, r30     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subf.      r9, r10, r9     	1
 bc         2, 4, 0x1000803c 	1
 stwcx      r27, r30, r39   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x10008028 	1
 isync                      	1
 cmpwi      cr7, r9, 0      	1
 bc         30, 4, 0x100082d0 	1
 ld         r29, 0(r24)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r29, 0     	1
 bc         30, 4, 0x1000809c 	1
 b          0x10008234      	1
 li         r9, 1           	1
 nop                        	1
 li         r10, 0          	1
 stb        r9, -22152(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 synco                      	1
 lwarx      r41, 0, r30     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stwcx      r10, r30, r39   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x10008248 	1
 cmpwi      cr7, r9, 1      	1
 bc         29, 12, 0x100082ec 	1
 cmpdi      cr7, r23, 0     	1
 bc         30, 12, 0x100082c4 	1
 subis      r10, r2, 3      	1
 subi       r10, r10, 21184 	1
 subis      r30, r2, 3      	1
 subi       r30, r30, 21176 	1
 cmpld      cr7, r10, r30   	1
 bc         28, 4, 0x100082c4 	1
 subi       r30, r30, 1     	1
 subi       r31, r10, 8     	1
 subf       r30, r10, r30   	1
 rldicr     r30, r30, 0, 60 	1
 add        r30, r30, r10   	1
 nop                        	1
 nop                        	1
 nop                        	1
 nop                        	1
 ldu        r9, 8(r31)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand><operand>1</operand></srcs><dsts><operand>1</operand><operand>1</operand></dsts></inst></block>
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 mflr       r0              	1
 std        r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r3, 0           	1
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -224(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         _IO_flush_all_lockp 	1
 mflr       r0              	1
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 ld         r29, -32432(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mfcr       r12             	1
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r28, r3         	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r29, 0     	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stw        r12, 8(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -192(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x100121e0 	1
 subis      r9, r2, 1       	1
 std        r29, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16232   	1
 std        r9, 112(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10011f34      	1
 nop                        	1
 ld         r9, -21072(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r31, r13, 30576 	1
 nop                        	1
 subi       r30, r2, 21104  	1
 cmpd       cr7, r9, r31    	1
 bc         30, 12, 0x10011f88 	1
 li         r9, 0           	1
 addi       r3, r30, 24     	1
 li         r8, 1           	1
 clrldi     r9, r9, 32      	1
 lwarx      r41, 0, r3      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subf.      r10, r9, r10    	1
 bc         2, 4, 0x10011f74 	1
 stwcx      r8, r3, r39     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x10011f60 	1
 isync                      	1
 cmpwi      cr7, r10, 0     	1
 bc         30, 4, 0x1001224c 	1
 nop                        	1
 std        r31, -21072(r2) 	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 nop                        	1
 ld         r31, -31712(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lwa        r9, -21076(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 addi       r10, r9, 1      	1
 stw        r10, -21076(r2) 	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x10012220 	1
 std        r26, 144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r27, 152(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr4, r28, 0     	1
 li         r27, 1          	1
 li         r28, 0          	1
 nop                        	1
 std        r31, 16(r30)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         18, 12, 0x10012020 	1
 lwz        r9, 192(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         29, 4, 0x100121a0 	1
 ld         r9, 40(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 32(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r9, r10    	1
 bc         29, 4, 0x10012090 	1
 bc         18, 12, 0x100120e0 	1
 ld         r31, 104(r31)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r9, 0           	1
 std        r9, 16(r30)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 bc         30, 4, 0x10011fc0 	1
 std        r31, 16(r30)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         18, 12, 0x10012020 	1
 lwz        r9, 192(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         29, 4, 0x100121a0 	1
 ld         r9, 40(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 32(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r9, r10    	1
 bc         29, 4, 0x10012090 	1
 nop                        	1
 subi       r9, r2, 25112   	1
 ld         r26, 216(r31)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 nop                        	1
 subi       r8, r2, 23600   	1
 subf       r10, r9, r26    	1
 subf       r9, r9, r8      	1
 cmpld      cr7, r9, r10    	1
 bc         29, 12, 0x10012064 	1
 ld         r9, 24(r26)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r4, -1          	1
 mr         r3, r31         	1
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 lwa        r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r10, r9, 8      	1
 bc         2, 4, 0x1000fdb0 	1
 andi.      r10, r9, 2048   	1
 ld         r10, 32(r3)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r4         	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 mr         r31, r3         	1
 cmpdi      cr7, r10, 0     	1
 bc         2, 12, 0x1000fba0 	1
 bc         30, 12, 0x1000fd10 	1
 ld         r5, 40(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r30, -1    	1
 bc         30, 12, 0x1000fbfc 	1
 mflr       r0              	1
 ld         r4, 32(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r3, r31         	1
 subf       r5, r4, r5      	1
 std        r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bl         _IO_new_do_write 	1
 or.        r9, r5, r5      	1
 bc         2, 4, 0x1000f1a0 	1
 mflr       r0              	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r31, r9         	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bl         new_do_write    	1
 mflr       r0              	1
 std        r26, -48(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r26, r5         	1
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r27, r4         	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r31, r3         	1
 nop                        	1
 subi       r28, r2, 25112  	1
 nop                        	1
 subi       r30, r2, 23600  	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -160(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 subf       r30, r28, r30   	1
 lwz        r9, 0(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, 216(r3)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 andi.      r9, r9, 4096    	1
 subf       r9, r28, r29    	1
 bc         2, 12, 0x1000cd50 	1
 ld         r10, 16(r3)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r4, 32(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r10, r4    	1
 bc         30, 12, 0x1000cc84 	1
 cmpld      cr7, r30, r9    	1
 bc         29, 4, 0x1000ce00 	1
 ld         r9, 120(r29)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r5, r26         	1
 mr         r4, r27         	1
 mr         r3, r31         	1
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 or.        r28, r5, r5     	1
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r29, r3         	1
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bc         1, 4, 0x1000e298 	1
 mflr       r0              	1
 std        r30, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r31, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r30, r4         	1
 mr         r31, r28        	1
 std        r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x1000e1fc      	1
 lwa        r10, 112(r29)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lwz        r9, 116(r29)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r5, r31         	1
 mr         r4, r30         	1
 andi.      r9, r9, 2       	1
 mr         r3, r10         	1
 bc         2, 12, 0x1000e1e0 	1
 bl         __write         	1
 lwz        r9, -30576(r13) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 4, 0x100212a0 	1
 li         r0, 4           	1
 sc                         	1
 mfcr       r0              	1
 andis.     r9, r0, 4096    	1
 mr         r31, r3         	1
 bc         2, 4, 0x10021320 	1
 addi       r1, r1, 144     	1
 mr         r3, r31         	1
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 nop                        	1
 cmpdi      cr7, r3, 0      	1
 add        r30, r30, r3    	1
 bc         28, 12, 0x1000e230 	1
 subf.      r31, r3, r31    	1
 bc         1, 4, 0x1000e280 	1
 ld         r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subf       r3, r31, r28    	1
 ld         r30, 128(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, 136(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 b          0x1000e250      	1
 ld         r9, 144(r29)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r9, 0      	1
 bc         28, 12, 0x1000e264 	1
 addi       r1, r1, 144     	1
 ld         r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r29, r3         	1
 lhz        r3, 128(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r3, 0      	1
 bc         30, 12, 0x1000cccc 	1
 lwz        r10, 192(r31)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 56(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r10, 0     	1
 std        r9, 24(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 8(r31)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 40(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 32(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         29, 4, 0x1000cd30 	1
 lwz        r10, 0(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r10, r10, 514   	1
 bc         2, 4, 0x1000ccf4 	1
 ld         r9, 64(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 b          0x1000ccf4      	1
 std        r9, 48(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r1, r1, 160     	1
 mr         r3, r29         	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, -48(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 addi       r1, r1, 128     	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 xor        r3, r31, r3     	1
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subfic     r3, r3, 0       	1
 subfe      r3, r3, r3      	1
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 ld         r0, 160(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 addi       r1, r1, 144     	1
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r3, -1     	1
 bc         30, 12, 0x10012190 	1
 bc         18, 12, 0x100120e0 	1
 ld         r31, 104(r31)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r9, 0           	1
 std        r9, 16(r30)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 bc         30, 4, 0x10011fc0 	1
 std        r31, 16(r30)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         18, 12, 0x10012020 	1
 lwz        r9, 192(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         29, 4, 0x100121a0 	1
 ld         r9, 40(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r10, 32(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r9, r10    	1
 bc         29, 4, 0x10012090 	1
 bc         18, 12, 0x100120e0 	1
 ld         r31, 104(r31)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r9, 0           	1
 std        r9, 16(r30)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 bc         30, 4, 0x10011fc0 	1
 lwz        r9, 28(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, 144(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, 152(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r9, r9, 1       	1
 extsw      r9, r9          	1
 cmpdi      cr7, r9, 0      	1
 nop                        	1
 stw        r9, -21076(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 4, 0x10012144 	1
 nop                        	1
 addi       r3, r30, 24     	1
 nop                        	1
 std        r9, -21072(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r10, 0          	1
 synco                      	1
 lwarx      r41, 0, r3      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stwcx      r10, r3, r39    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x10012130 	1
 cmpwi      cr7, r9, 1      	1
 bc         29, 12, 0x100121f4 	1
 cmpdi      cr7, r29, 0     	1
 bc         30, 12, 0x1001215c 	1
 addi       r1, r1, 192     	1
 mr         r3, r28         	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lwz        r12, 8(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 mtocrf     r32, r12, r32   	1
 bclr       0, 20           	1
 nop                        	1
 ld         r29, -32432(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r27, r3         	1
 cmpdi      cr7, r29, 0     	1
 bc         30, 12, 0x100125d0 	1
 subis      r9, r2, 1       	1
 std        r29, 120(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r9, r9, 16232   	1
 std        r9, 112(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x100122c4      	1
 nop                        	1
 ld         r9, -21072(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r31, r13, 30576 	1
 nop                        	1
 subi       r28, r2, 21104  	1
 cmpd       cr7, r31, r9    	1
 bc         30, 12, 0x10012318 	1
 li         r9, 0           	1
 addi       r3, r28, 24     	1
 li         r8, 1           	1
 clrldi     r9, r9, 32      	1
 lwarx      r41, 0, r3      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subf.      r10, r9, r10    	1
 bc         2, 4, 0x10012304 	1
 stwcx      r8, r3, r39     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x100122f0 	1
 isync                      	1
 cmpwi      cr7, r10, 0     	1
 bc         30, 4, 0x10012630 	1
 nop                        	1
 std        r31, -21072(r2) 	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 nop                        	1
 ld         r31, -31712(r2) 	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lwa        r9, -21076(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 addi       r10, r9, 1      	1
 stw        r10, -21076(r2) 	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 12, 0x10012508 	1
 std        r23, 152(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r24, 160(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r23, 1          	1
 li         r24, -1         	1
 std        r25, 168(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r26, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r25, 0          	1
 li         r26, 1          	1
 std        r22, 144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, 208(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 b          0x10012380      	1
 lwz        r9, 0(r31)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 rlwinm     r9, r9, 0, 30, 30 	1
 extsw.     r30, r9         	1
 bc         2, 4, 0x10012370 	1
 stw        r24, 192(r31)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r31, 104(r31)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 bc         30, 12, 0x100124e0 	1
 lwz        r9, 0(r31)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 rlwinm     r9, r9, 0, 30, 30 	1
 extsw.     r30, r9         	1
 bc         2, 4, 0x10012370 	1
 lwz        r9, 192(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 12, 0x10012370 	1
 ld         r9, 136(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r7, r13, 30576  	1
 mr         r8, r25         	1
 cmpdi      cr7, r9, 0      	1
 bc         30, 12, 0x100123ec 	1
 ld         r10, 8(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpd       cr7, r7, r10    	1
 bc         30, 12, 0x10012640 	1
 clrldi     r8, r8, 32      	1
 lwarx      r41, 0, r9      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subf.      r10, r8, r10    	1
 bc         2, 4, 0x100123d4 	1
 stwcx      r26, r9, r39    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x100123c0 	1
 isync                      	1
 cmpwi      cr7, r10, 0     	1
 bc         30, 4, 0x100125f0 	1
 ld         r9, 136(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r7, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stw        r23, 4(r9)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 lbz        r9, 0(r28)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 4, 0x10012404 	1
 lwa        r9, 0(r31)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 andi.      r10, r9, 1      	1
 bc         2, 12, 0x10012580 	1
 ld         r8, 8(r28)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ori        r9, r9, 1       	1
 ld         r10, 56(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r22, 216(r31)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r31, 8(r28)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stw        r9, 0(r31)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 subi       r9, r2, 25112   	1
 std        r8, 168(r31)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 subi       r8, r2, 23600   	1
 std        r10, 176(r31)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subf       r10, r9, r22    	1
 subf       r9, r9, r8      	1
 cmpld      cr7, r9, r10    	1
 bc         29, 12, 0x10012428 	1
 ld         r9, 88(r22)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 li         r5, 0           	1
 li         r4, 0           	1
 mr         r3, r31         	1
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 mflr       r0              	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r31, r3         	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -128(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 bl         _IO_default_setbuf 	1
 mflr       r0              	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 subi       r10, r2, 25112  	1
 nop                        	1
 subi       r9, r2, 23600   	1
 std        r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r28, r4         	1
 mr         r29, r5         	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r31, r3         	1
 subf       r9, r10, r9     	1
 std        r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 ld         r30, 216(r3)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 subf       r10, r10, r30   	1
 cmpld      cr7, r9, r10    	1
 bc         29, 4, 0x100117b0 	1
 ld         r9, 96(r30)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r3, r31         	1
 ld         r10, 0(r9)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r11, 16(r9)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtctr      r10             	1
 ld         r2, 8(r9)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bcctrl     0, 20           	1
 ld         r5, 40(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r4, 32(r3)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r31, r3         	1
 stdu       r1, -144(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r5, r4     	1
 bc         29, 4, 0x1000fe58 	1
 ld         r4, 8(r31)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r9, 16(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subf.      r4, r9, r4      	1
 bc         2, 12, 0x1000fedc 	1
 li         r9, -1          	1
 li         r3, 0           	1
 std        r9, 144(r31)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r1, r1, 144     	1
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r3, -1     	1
 bc         30, 12, 0x100117c0 	1
 lwa        r9, 0(r31)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r28, 0     	1
 ld         r3, 56(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 bc         30, 12, 0x10011710 	1
 cmpdi      cr7, r3, 0      	1
 ori        r8, r9, 2       	1
 extsw      r10, r8         	1
 addi       r29, r31, 131   	1
 stw        r8, 0(r31)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r30, r31, 132   	1
 bc         30, 12, 0x10011734 	1
 andi.      r9, r9, 1       	1
 bc         2, 12, 0x10011790 	1
 ori        r10, r10, 1     	1
 std        r29, 56(r31)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r30, 64(r31)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 stw        r10, 0(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r9, 0           	1
 mr         r3, r31         	1
 std        r9, 48(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 40(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 32(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 8(r31)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 24(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r1, r1, 144     	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 nop                        	1
 cmpdi      r3, 0           	1
 bc         2, 12, 0x1000cb44 	1
 ld         r9, 56(r31)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mr         r3, r31         	1
 std        r9, 48(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 40(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 32(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 24(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 8(r31)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 std        r9, 16(r31)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 addi       r1, r1, 128     	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 lwz        r9, 192(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         29, 4, 0x10012474 	1
 cmpwi      cr7, r30, 2     	1
 bc         30, 12, 0x10012370 	1
 ld         r3, 136(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r3, 0      	1
 bc         30, 12, 0x10012370 	1
 lwz        r9, 4(r3)       	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r9, r9, 1       	1
 extsw.     r10, r9         	1
 stw        r9, 4(r3)       	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         2, 4, 0x10012370 	1
 std        r10, 8(r3)      	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 synco                      	1
 lwarx      r41, 0, r3      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stwcx      r25, r3, r39    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x100124a4 	1
 cmpwi      cr7, r9, 1      	1
 bc         29, 4, 0x10012370 	1
 stw        r24, 192(r31)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r31, 104(r31)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 bc         30, 12, 0x100124e0 	1
 lwz        r9, 0(r31)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 rlwinm     r9, r9, 0, 30, 30 	1
 extsw.     r30, r9         	1
 bc         2, 4, 0x10012370 	1
 lwz        r9, 192(r31)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpwi      cr7, r9, 0      	1
 bc         30, 12, 0x10012370 	1
 stw        r24, 192(r31)   	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 ld         r31, 104(r31)   	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpdi      cr7, r31, 0     	1
 bc         30, 12, 0x100124e0 	1
 nop                        	1
 lwz        r9, -21076(r2)  	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r22, 144(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r23, 152(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r24, 160(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r25, 168(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r26, 176(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r30, 208(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 subi       r9, r9, 1       	1
 extsw      r9, r9          	1
 cmpdi      cr7, r9, 0      	1
 nop                        	1
 stw        r9, -21076(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 bc         30, 4, 0x10012544 	1
 nop                        	1
 addi       r3, r28, 24     	1
 nop                        	1
 std        r9, -21072(r2)  	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 li         r10, 0          	1
 synco                      	1
 lwarx      r41, 0, r3      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><index>1</index></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 stwcx      r10, r3, r39    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><index>1</index></mem></operand></dsts></inst></block>
 bc         2, 6, 0x10012530 	1
 cmpwi      cr7, r9, 1      	1
 bc         29, 12, 0x10012610 	1
 cmpdi      cr7, r29, 0     	1
 bc         30, 12, 0x1001255c 	1
 addi       r1, r1, 224     	1
 mr         r3, r27         	1
 ld         r0, 16(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r27, -40(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r28, -32(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r29, -24(r1)    	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 ld         r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 mtlr       r0              	1
 bclr       0, 20           	1
 ld         r2, 40(r1)      	<block><inst><opcode>1</opcode><srcs><operand><mem><base>1</base><disp>1</disp></mem></operand></srcs><dsts><operand>1</operand></dsts></inst></block>
 cmpld      cr7, r31, r30   	1
 bc         30, 4, 0x100082a0 	1
 mr         r3, r26         	1
 bl         _Exit           	1
 nop                        	1
 std        r31, -8(r1)     	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 mr         r31, r3         	1
 std        r30, -16(r1)    	<block><inst><opcode>1</opcode><srcs><operand>1</operand><operand>1</operand><operand>1</operand></srcs><dsts><operand><mem><base>1</base><disp>1</disp></mem></operand></dsts></inst></block>
 nop                        	1
 li         r0, 234         	1
 subi       r30, r13, 28640 	1
 mr         r3, r31         	1
 sc                         	1
