Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Mar 13 12:39:58 2024
| Host         : heinecantor-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BoardUnit_timing_summary_routed.rpt -pb BoardUnit_timing_summary_routed.pb -rpx BoardUnit_timing_summary_routed.rpx -warn_on_violation
| Design       : BoardUnit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.385        0.000                      0                  152        0.122        0.000                      0                  152        4.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.385        0.000                      0                  152        0.122        0.000                      0                  152        4.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.890ns (21.945%)  route 3.166ns (78.054%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.707     5.310    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  debouncerStart/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.800     6.628    debouncerStart/deb.count_reg_n_0_[3]
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  debouncerStart/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.810     7.562    debouncerStart/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.686 f  debouncerStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.729     8.415    debouncerStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124     8.539 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.826     9.365    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589    15.012    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[1]/C
                         clock pessimism              0.298    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X6Y77          FDRE (Setup_fdre_C_R)       -0.524    14.750    debouncerStart/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.890ns (21.945%)  route 3.166ns (78.054%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.707     5.310    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  debouncerStart/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.800     6.628    debouncerStart/deb.count_reg_n_0_[3]
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  debouncerStart/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.810     7.562    debouncerStart/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.686 f  debouncerStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.729     8.415    debouncerStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124     8.539 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.826     9.365    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589    15.012    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[2]/C
                         clock pessimism              0.298    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X6Y77          FDRE (Setup_fdre_C_R)       -0.524    14.750    debouncerStart/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.890ns (21.945%)  route 3.166ns (78.054%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.707     5.310    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  debouncerStart/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.800     6.628    debouncerStart/deb.count_reg_n_0_[3]
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  debouncerStart/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.810     7.562    debouncerStart/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.686 f  debouncerStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.729     8.415    debouncerStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124     8.539 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.826     9.365    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589    15.012    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
                         clock pessimism              0.298    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X6Y77          FDRE (Setup_fdre_C_R)       -0.524    14.750    debouncerStart/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.890ns (21.945%)  route 3.166ns (78.054%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.707     5.310    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  debouncerStart/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.800     6.628    debouncerStart/deb.count_reg_n_0_[3]
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  debouncerStart/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.810     7.562    debouncerStart/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.686 f  debouncerStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.729     8.415    debouncerStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124     8.539 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.826     9.365    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589    15.012    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[4]/C
                         clock pessimism              0.298    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X6Y77          FDRE (Setup_fdre_C_R)       -0.524    14.750    debouncerStart/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.890ns (22.599%)  route 3.048ns (77.401%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.707     5.310    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  debouncerStart/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.800     6.628    debouncerStart/deb.count_reg_n_0_[3]
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  debouncerStart/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.810     7.562    debouncerStart/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.686 f  debouncerStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.729     8.415    debouncerStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124     8.539 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.709     9.248    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  debouncerStart/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.596    15.019    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  debouncerStart/deb.count_reg[25]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.735    debouncerStart/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.890ns (22.599%)  route 3.048ns (77.401%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.707     5.310    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  debouncerStart/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.800     6.628    debouncerStart/deb.count_reg_n_0_[3]
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  debouncerStart/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.810     7.562    debouncerStart/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.686 f  debouncerStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.729     8.415    debouncerStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124     8.539 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.709     9.248    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  debouncerStart/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.596    15.019    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  debouncerStart/deb.count_reg[26]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.735    debouncerStart/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.890ns (22.599%)  route 3.048ns (77.401%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.707     5.310    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  debouncerStart/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.800     6.628    debouncerStart/deb.count_reg_n_0_[3]
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  debouncerStart/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.810     7.562    debouncerStart/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.686 f  debouncerStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.729     8.415    debouncerStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124     8.539 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.709     9.248    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  debouncerStart/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.596    15.019    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  debouncerStart/deb.count_reg[27]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.735    debouncerStart/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.890ns (22.599%)  route 3.048ns (77.401%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.707     5.310    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  debouncerStart/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.800     6.628    debouncerStart/deb.count_reg_n_0_[3]
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  debouncerStart/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.810     7.562    debouncerStart/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.686 f  debouncerStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.729     8.415    debouncerStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124     8.539 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.709     9.248    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  debouncerStart/deb.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.596    15.019    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  debouncerStart/deb.count_reg[28]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.735    debouncerStart/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.890ns (22.735%)  route 3.025ns (77.265%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.707     5.310    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  debouncerStart/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.800     6.628    debouncerStart/deb.count_reg_n_0_[3]
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  debouncerStart/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.810     7.562    debouncerStart/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.686 f  debouncerStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.729     8.415    debouncerStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124     8.539 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.685     9.224    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  debouncerStart/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.591    15.014    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  debouncerStart/deb.count_reg[5]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.524    14.730    debouncerStart/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.890ns (22.735%)  route 3.025ns (77.265%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.707     5.310    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  debouncerStart/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.800     6.628    debouncerStart/deb.count_reg_n_0_[3]
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  debouncerStart/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.810     7.562    debouncerStart/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.686 f  debouncerStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.729     8.415    debouncerStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124     8.539 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.685     9.224    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  debouncerStart/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.591    15.014    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  debouncerStart/deb.count_reg[6]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.524    14.730    debouncerStart/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  5.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dividerSystem/controlUnit/FSM_onehot_currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dividerSystem/controlUnit/FSM_onehot_currentState_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.596     1.515    dividerSystem/controlUnit/CLK
    SLICE_X3Y80          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[3]/Q
                         net (fo=3, routed)           0.056     1.712    dividerSystem/controlUnit/shiftAQlink
    SLICE_X3Y80          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.867     2.032    dividerSystem/controlUnit/CLK
    SLICE_X3Y80          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[4]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.075     1.590    dividerSystem/controlUnit/FSM_onehot_currentState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.107%)  route 0.152ns (44.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X1Y78          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[5]/Q
                         net (fo=8, routed)           0.152     1.806    dividerSystem/operativeUnit/shiftRegisterAQ/Q[5]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.851 r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.851    dividerSystem/operativeUnit/shiftRegisterAQ/p_1_in[6]
    SLICE_X2Y78          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.865     2.030    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X2Y78          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[6]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120     1.647    dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dividerSystem/operativeUnit/counter/innerCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.249ns (69.648%)  route 0.109ns (30.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.597     1.516    dividerSystem/operativeUnit/counter/CLK
    SLICE_X2Y81          FDRE                                         r  dividerSystem/operativeUnit/counter/innerCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.148     1.664 f  dividerSystem/operativeUnit/counter/innerCount_reg[1]/Q
                         net (fo=3, routed)           0.109     1.773    dividerSystem/operativeUnit/counter/innerCount[1]
    SLICE_X2Y81          LUT3 (Prop_lut3_I0_O)        0.101     1.874 r  dividerSystem/operativeUnit/counter/FSM_onehot_currentState[9]_i_1/O
                         net (fo=1, routed)           0.000     1.874    dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]_1[1]
    SLICE_X2Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.868     2.033    dividerSystem/controlUnit/CLK
    SLICE_X2Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.131     1.647    dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.064%)  route 0.139ns (39.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X2Y77          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[0]/Q
                         net (fo=3, routed)           0.139     1.816    dividerSystem/controlUnit/Q[0]
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  dividerSystem/controlUnit/internalValue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    dividerSystem/operativeUnit/shiftRegisterAQ/D[1]
    SLICE_X2Y77          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.864     2.029    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X2Y77          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[1]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.120     1.633    dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dividerSystem/operativeUnit/counter/innerCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.251ns (69.741%)  route 0.109ns (30.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.597     1.516    dividerSystem/controlUnit/CLK
    SLICE_X2Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.148     1.664 r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]/Q
                         net (fo=4, routed)           0.109     1.773    dividerSystem/operativeUnit/counter/innerCount_reg[0]_0[1]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.103     1.876 r  dividerSystem/operativeUnit/counter/innerCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    dividerSystem/operativeUnit/counter/innerCount[1]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  dividerSystem/operativeUnit/counter/innerCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.868     2.033    dividerSystem/operativeUnit/counter/CLK
    SLICE_X2Y81          FDRE                                         r  dividerSystem/operativeUnit/counter/innerCount_reg[1]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.131     1.647    dividerSystem/operativeUnit/counter/innerCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 displayManager/clk_filter/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayManager/counter_instance/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.159%)  route 0.160ns (45.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.596     1.515    displayManager/clk_filter/CLK
    SLICE_X5Y81          FDRE                                         r  displayManager/clk_filter/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  displayManager/clk_filter/clockfx_reg/Q
                         net (fo=3, routed)           0.160     1.816    displayManager/counter_instance/clockfx
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.048     1.864 r  displayManager/counter_instance/c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    displayManager/counter_instance/c[2]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  displayManager/counter_instance/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.864     2.029    displayManager/counter_instance/CLK
    SLICE_X4Y80          FDRE                                         r  displayManager/counter_instance/c_reg[2]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.107     1.635    displayManager/counter_instance/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dividerSystem/controlUnit/FSM_onehot_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dividerSystem/controlUnit/FSM_onehot_currentState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.857%)  route 0.173ns (55.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.595     1.514    dividerSystem/controlUnit/CLK
    SLICE_X5Y80          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[1]/Q
                         net (fo=8, routed)           0.173     1.829    dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]_0[0]
    SLICE_X4Y79          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.863     2.028    dividerSystem/controlUnit/CLK
    SLICE_X4Y79          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[2]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.070     1.597    dividerSystem/controlUnit/FSM_onehot_currentState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dividerSystem/operativeUnit/counter/innerCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dividerSystem/controlUnit/FSM_onehot_currentState_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.246ns (69.391%)  route 0.109ns (30.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.597     1.516    dividerSystem/operativeUnit/counter/CLK
    SLICE_X2Y81          FDRE                                         r  dividerSystem/operativeUnit/counter/innerCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.148     1.664 r  dividerSystem/operativeUnit/counter/innerCount_reg[1]/Q
                         net (fo=3, routed)           0.109     1.773    dividerSystem/operativeUnit/counter/innerCount[1]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.098     1.871 r  dividerSystem/operativeUnit/counter/FSM_onehot_currentState[7]_i_1/O
                         net (fo=1, routed)           0.000     1.871    dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]_1[0]
    SLICE_X2Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.868     2.033    dividerSystem/controlUnit/CLK
    SLICE_X2Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[7]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121     1.637    dividerSystem/controlUnit/FSM_onehot_currentState_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dividerSystem/operativeUnit/counter/innerCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.247ns (69.401%)  route 0.109ns (30.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.597     1.516    dividerSystem/controlUnit/CLK
    SLICE_X2Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.148     1.664 r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]/Q
                         net (fo=4, routed)           0.109     1.773    dividerSystem/operativeUnit/counter/innerCount_reg[0]_0[1]
    SLICE_X2Y81          LUT2 (Prop_lut2_I0_O)        0.099     1.872 r  dividerSystem/operativeUnit/counter/innerCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    dividerSystem/operativeUnit/counter/innerCount[0]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  dividerSystem/operativeUnit/counter/innerCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.868     2.033    dividerSystem/operativeUnit/counter/CLK
    SLICE_X2Y81          FDRE                                         r  dividerSystem/operativeUnit/counter/innerCount_reg[0]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121     1.637    dividerSystem/operativeUnit/counter/innerCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 displayManager/clk_filter/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayManager/counter_instance/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.761%)  route 0.160ns (46.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.596     1.515    displayManager/clk_filter/CLK
    SLICE_X5Y81          FDRE                                         r  displayManager/clk_filter/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  displayManager/clk_filter/clockfx_reg/Q
                         net (fo=3, routed)           0.160     1.816    displayManager/counter_instance/clockfx
    SLICE_X4Y80          LUT3 (Prop_lut3_I1_O)        0.045     1.861 r  displayManager/counter_instance/c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    displayManager/counter_instance/c[1]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  displayManager/counter_instance/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.864     2.029    displayManager/counter_instance/CLK
    SLICE_X4Y80          FDRE                                         r  displayManager/counter_instance/c_reg[1]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.091     1.619    displayManager/counter_instance/c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y82     debouncerStart/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y83     debouncerStart/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y83     debouncerStart/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y77     debouncerStart/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     debouncerStart/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     debouncerStart/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     debouncerStart/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y80     debouncerStart/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y80     debouncerStart/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     debouncerStart/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     debouncerStart/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     debouncerStart/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     debouncerStart/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     debouncerStart/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     debouncerStart/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y77     debouncerStart/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y77     debouncerStart/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     debouncerStart/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     debouncerStart/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     debouncerStart/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     debouncerStart/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     debouncerStart/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     debouncerStart/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     debouncerStart/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     debouncerStart/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y77     debouncerStart/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y77     debouncerStart/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     debouncerStart/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     debouncerStart/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.286ns  (logic 5.117ns (35.820%)  route 9.169ns (64.180%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switch_IBUF[9]_inst/O
                         net (fo=5, routed)           4.629     5.596    dividerSystem/controlUnit/switch_IBUF[4]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.150     5.746 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     6.547    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_4
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.326     6.873 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.891     7.763    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.124     7.887 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.849    10.736    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.286 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.286    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.275ns  (logic 5.380ns (37.687%)  route 8.895ns (62.313%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switch_IBUF[9]_inst/O
                         net (fo=5, routed)           4.629     5.596    dividerSystem/controlUnit/switch_IBUF[4]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.150     5.746 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     6.547    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_4
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.326     6.873 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.891     7.763    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.152     7.915 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.575    10.490    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    14.275 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.275    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.188ns  (logic 5.122ns (36.105%)  route 9.065ns (63.895%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switch_IBUF[9]_inst/O
                         net (fo=5, routed)           4.629     5.596    dividerSystem/controlUnit/switch_IBUF[4]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.150     5.746 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     6.547    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_4
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.326     6.873 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.898     7.770    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.124     7.894 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.738    10.632    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.188 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.188    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.641ns  (logic 5.060ns (37.096%)  route 8.580ns (62.904%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switch_IBUF[9]_inst/O
                         net (fo=5, routed)           4.629     5.596    dividerSystem/controlUnit/switch_IBUF[4]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.150     5.746 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     6.547    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_4
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.326     6.873 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.681     7.553    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.677 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.470    10.147    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.641 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.641    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.584ns  (logic 5.331ns (39.240%)  route 8.254ns (60.760%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switch_IBUF[9]_inst/O
                         net (fo=5, routed)           4.629     5.596    dividerSystem/controlUnit/switch_IBUF[4]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.150     5.746 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     6.547    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_4
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.326     6.873 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.898     7.770    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.152     7.922 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.926     9.849    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.736    13.584 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.584    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.550ns  (logic 5.128ns (37.843%)  route 8.422ns (62.157%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switch_IBUF[9]_inst/O
                         net (fo=5, routed)           4.629     5.596    dividerSystem/controlUnit/switch_IBUF[4]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.150     5.746 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     6.547    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_4
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.326     6.873 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.686     7.559    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.124     7.683 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.306     9.989    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.550 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.550    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.517ns  (logic 5.337ns (39.486%)  route 8.180ns (60.514%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switch_IBUF[9]_inst/O
                         net (fo=5, routed)           4.629     5.596    dividerSystem/controlUnit/switch_IBUF[4]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.150     5.746 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     6.547    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_4
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.326     6.873 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.686     7.559    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.154     7.713 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.064     9.777    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    13.517 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.517    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[10]
                            (input port)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.131ns  (logic 1.684ns (53.797%)  route 1.447ns (46.203%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  switch[10] (IN)
                         net (fo=0)                   0.000     0.000    switch[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  switch_IBUF[10]_inst/O
                         net (fo=5, routed)           0.749     0.999    dividerSystem/controlUnit/switch_IBUF[5]
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.044 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.052     1.096    displayManager/counter_instance/cathodes_OBUF[2]_inst_i_1_2
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.045     1.141 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.169     1.310    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes[3]
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.048     1.358 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.476     1.834    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.296     3.131 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.131    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[10]
                            (input port)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.147ns  (logic 1.685ns (53.537%)  route 1.462ns (46.463%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  switch[10] (IN)
                         net (fo=0)                   0.000     0.000    switch[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  switch_IBUF[10]_inst/O
                         net (fo=5, routed)           0.511     0.761    dividerSystem/controlUnit/switch_IBUF[5]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.045     0.806 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.278     1.085    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_3
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.045     1.130 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.184     1.313    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[3]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.042     1.355 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.489     1.844    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     3.147 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.147    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[10]
                            (input port)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.223ns  (logic 1.579ns (49.000%)  route 1.644ns (51.000%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  switch[10] (IN)
                         net (fo=0)                   0.000     0.000    switch[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  switch_IBUF[10]_inst/O
                         net (fo=5, routed)           0.511     0.761    dividerSystem/controlUnit/switch_IBUF[5]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.045     0.806 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.278     1.085    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_3
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.045     1.130 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.181     1.310    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[3]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.045     1.355 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.029    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.223 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.223    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[10]
                            (input port)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.240ns  (logic 1.646ns (50.809%)  route 1.594ns (49.191%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  switch[10] (IN)
                         net (fo=0)                   0.000     0.000    switch[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  switch_IBUF[10]_inst/O
                         net (fo=5, routed)           0.511     0.761    dividerSystem/controlUnit/switch_IBUF[5]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.045     0.806 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.278     1.085    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_3
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.045     1.130 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.184     1.313    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[3]
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.045     1.358 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.620     1.979    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.240 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.240    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[10]
                            (input port)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.403ns  (logic 1.641ns (48.225%)  route 1.762ns (51.775%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  switch[10] (IN)
                         net (fo=0)                   0.000     0.000    switch[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  switch_IBUF[10]_inst/O
                         net (fo=5, routed)           0.749     0.999    dividerSystem/controlUnit/switch_IBUF[5]
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.044 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.052     1.096    displayManager/counter_instance/cathodes_OBUF[2]_inst_i_1_2
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.045     1.141 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.169     1.310    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes[3]
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.045     1.355 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.792     2.147    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.403 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.403    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[10]
                            (input port)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.445ns  (logic 1.636ns (47.492%)  route 1.809ns (52.508%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  switch[10] (IN)
                         net (fo=0)                   0.000     0.000    switch[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  switch_IBUF[10]_inst/O
                         net (fo=5, routed)           0.749     0.999    dividerSystem/controlUnit/switch_IBUF[5]
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.044 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.052     1.096    displayManager/counter_instance/cathodes_OBUF[2]_inst_i_1_2
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.045     1.141 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.170     1.311    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes[3]
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.045     1.356 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.838     2.194    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.445 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.445    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[10]
                            (input port)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.451ns  (logic 1.733ns (50.234%)  route 1.717ns (49.766%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  switch[10] (IN)
                         net (fo=0)                   0.000     0.000    switch[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  switch_IBUF[10]_inst/O
                         net (fo=5, routed)           0.749     0.999    dividerSystem/controlUnit/switch_IBUF[5]
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.044 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.052     1.096    displayManager/counter_instance/cathodes_OBUF[2]_inst_i_1_2
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.045     1.141 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.170     1.311    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes[3]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.049     1.360 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.746     2.106    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.344     3.451 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.451    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.990ns  (logic 4.670ns (42.494%)  route 6.320ns (57.506%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.714     5.317    dividerSystem/controlUnit/CLK
    SLICE_X2Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/Q
                         net (fo=21, routed)          1.780     7.615    dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]_0[6]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.152     7.767 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     8.568    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_4
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.326     8.894 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.891     9.784    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.124     9.908 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.849    12.757    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.307 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.307    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.980ns  (logic 4.933ns (44.929%)  route 6.047ns (55.071%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.714     5.317    dividerSystem/controlUnit/CLK
    SLICE_X2Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/Q
                         net (fo=21, routed)          1.780     7.615    dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]_0[6]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.152     7.767 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     8.568    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_4
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.326     8.894 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.891     9.784    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.152     9.936 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.575    12.511    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    16.296 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.296    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.892ns  (logic 4.675ns (42.926%)  route 6.216ns (57.074%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.714     5.317    dividerSystem/controlUnit/CLK
    SLICE_X2Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/Q
                         net (fo=21, routed)          1.780     7.615    dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]_0[6]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.152     7.767 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     8.568    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_4
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.326     8.894 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.898     9.791    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.124     9.915 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.738    12.653    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.209 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.209    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.466ns  (logic 4.432ns (42.342%)  route 6.034ns (57.658%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.712     5.315    displayManager/counter_instance/CLK
    SLICE_X4Y80          FDRE                                         r  displayManager/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.419     5.734 f  displayManager/counter_instance/c_reg[2]/Q
                         net (fo=11, routed)          1.091     6.825    displayManager/counter_instance/c_reg_n_0_[2]
    SLICE_X3Y78          LUT3 (Prop_lut3_I2_O)        0.293     7.118 r  displayManager/counter_instance/anodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.943    12.061    anodes_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    15.781 r  anodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.781    anodes[6]
    K2                                                                r  anodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.345ns  (logic 4.613ns (44.593%)  route 5.732ns (55.407%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.714     5.317    dividerSystem/controlUnit/CLK
    SLICE_X2Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/Q
                         net (fo=21, routed)          1.780     7.615    dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]_0[6]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.152     7.767 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     8.568    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_4
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.326     8.894 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.681     9.574    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     9.698 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.470    12.168    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.662 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.662    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.289ns  (logic 4.884ns (47.465%)  route 5.405ns (52.535%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.714     5.317    dividerSystem/controlUnit/CLK
    SLICE_X2Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/Q
                         net (fo=21, routed)          1.780     7.615    dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]_0[6]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.152     7.767 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     8.568    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_4
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.326     8.894 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.898     9.791    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.152     9.943 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.926    11.870    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.736    15.605 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.605    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.254ns  (logic 4.681ns (45.647%)  route 5.573ns (54.353%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.714     5.317    dividerSystem/controlUnit/CLK
    SLICE_X2Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/Q
                         net (fo=21, routed)          1.780     7.615    dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]_0[6]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.152     7.767 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     8.568    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_4
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.326     8.894 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.686     9.580    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.124     9.704 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.306    12.010    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.571 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.571    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.221ns  (logic 4.890ns (47.844%)  route 5.331ns (52.156%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.714     5.317    dividerSystem/controlUnit/CLK
    SLICE_X2Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/Q
                         net (fo=21, routed)          1.780     7.615    dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]_0[6]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.152     7.767 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     8.568    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_4
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.326     8.894 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.686     9.580    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.154     9.734 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.064    11.798    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    15.538 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.538    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.140ns  (logic 4.363ns (53.605%)  route 3.776ns (46.395%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.712     5.315    displayManager/counter_instance/CLK
    SLICE_X4Y80          FDRE                                         r  displayManager/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  displayManager/counter_instance/c_reg[0]/Q
                         net (fo=15, routed)          1.063     6.834    displayManager/counter_instance/c_reg[0]_0
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.152     6.986 r  displayManager/counter_instance/anodes_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.713     9.699    anodes_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    13.455 r  anodes_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.455    anodes[7]
    U13                                                               r  anodes[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.098ns  (logic 4.292ns (53.005%)  route 3.806ns (46.995%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.712     5.315    displayManager/counter_instance/CLK
    SLICE_X4Y80          FDRE                                         r  displayManager/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.419     5.734 r  displayManager/counter_instance/c_reg[2]/Q
                         net (fo=11, routed)          1.091     6.825    displayManager/counter_instance/c_reg_n_0_[2]
    SLICE_X3Y78          LUT3 (Prop_lut3_I2_O)        0.299     7.124 r  displayManager/counter_instance/anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.714     9.838    anodes_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.413 r  anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.413    anodes[2]
    T9                                                                r  anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledDivisionFinished
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.386ns (75.631%)  route 0.447ns (24.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.597     1.516    dividerSystem/controlUnit/CLK
    SLICE_X2Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/Q
                         net (fo=21, routed)          0.447     2.127    ledDivisionFinished_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.349 r  ledDivisionFinished_OBUF_inst/O
                         net (fo=0)                   0.000     3.349    ledDivisionFinished
    M16                                                               r  ledDivisionFinished (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.437ns (69.292%)  route 0.637ns (30.708%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.595     1.514    displayManager/counter_instance/CLK
    SLICE_X4Y80          FDRE                                         r  displayManager/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  displayManager/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.216     1.872    displayManager/counter_instance/c_reg_n_0_[1]
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.045     1.917 r  displayManager/counter_instance/anodes_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           0.420     2.337    anodes_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.588 r  anodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.588    anodes[4]
    P14                                                               r  anodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.501ns (65.402%)  route 0.794ns (34.598%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.595     1.514    displayManager/counter_instance/CLK
    SLICE_X4Y80          FDRE                                         r  displayManager/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  displayManager/counter_instance/c_reg[0]/Q
                         net (fo=15, routed)          0.342     1.998    displayManager/counter_instance/c_reg[0]_0
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.046     2.044 r  displayManager/counter_instance/anodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.452     2.496    anodes_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.810 r  anodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.810    anodes[5]
    T14                                                               r  anodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.422ns (58.855%)  route 0.994ns (41.145%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.595     1.514    displayManager/counter_instance/CLK
    SLICE_X4Y80          FDRE                                         r  displayManager/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  displayManager/counter_instance/c_reg[0]/Q
                         net (fo=15, routed)          0.342     1.998    displayManager/counter_instance/c_reg[0]_0
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.045     2.043 r  displayManager/counter_instance/anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.652     2.695    anodes_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.931 r  anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.931    anodes[1]
    J18                                                               r  anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.439ns (58.883%)  route 1.005ns (41.117%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.595     1.514    displayManager/counter_instance/CLK
    SLICE_X4Y80          FDRE                                         r  displayManager/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  displayManager/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.307     1.963    displayManager/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.045     2.008 r  displayManager/counter_instance/anodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.697     2.705    anodes_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.958 r  anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.958    anodes[3]
    J14                                                               r  anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.489ns (60.837%)  route 0.959ns (39.163%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.595     1.514    displayManager/counter_instance/CLK
    SLICE_X4Y80          FDRE                                         r  displayManager/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  displayManager/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.216     1.872    displayManager/counter_instance/c_reg_n_0_[1]
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.046     1.918 r  displayManager/counter_instance/anodes_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.742     2.660    anodes_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.302     3.962 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.962    anodes[0]
    J17                                                               r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.524ns (61.059%)  route 0.972ns (38.941%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.595     1.514    displayManager/counter_instance/CLK
    SLICE_X4Y80          FDRE                                         r  displayManager/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  displayManager/counter_instance/c_reg[0]/Q
                         net (fo=15, routed)          0.254     1.910    displayManager/counter_instance/c_reg[0]_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I4_O)        0.045     1.955 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.241     2.196    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes[3]_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.042     2.238 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.476     2.714    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.296     4.011 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.011    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.532ns  (logic 1.576ns (62.241%)  route 0.956ns (37.759%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X1Y78          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[3]/Q
                         net (fo=6, routed)           0.231     1.886    dividerSystem/operativeUnit/shiftRegisterAQ/Q[3]
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.045     1.931 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.052     1.983    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I1_O)        0.045     2.028 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.184     2.211    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[3]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.042     2.253 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.489     2.742    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     4.046 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.046    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.501ns (57.989%)  route 1.087ns (42.011%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.595     1.514    displayManager/counter_instance/CLK
    SLICE_X4Y80          FDRE                                         r  displayManager/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  displayManager/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.307     1.963    displayManager/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.044     2.007 r  displayManager/counter_instance/anodes_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.780     2.787    anodes_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.316     4.103 r  anodes_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.103    anodes[7]
    U13                                                               r  anodes[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.470ns (56.382%)  route 1.137ns (43.618%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X1Y78          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[3]/Q
                         net (fo=6, routed)           0.231     1.886    dividerSystem/operativeUnit/shiftRegisterAQ/Q[3]
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.045     1.931 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.052     1.983    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I1_O)        0.045     2.028 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.181     2.209    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[3]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.045     2.254 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.927    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.121 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.121    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           123 Endpoints
Min Delay           123 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.102ns  (logic 1.638ns (26.841%)  route 4.464ns (73.159%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=52, routed)          3.485     4.971    debouncerStart/btnReset_IBUF
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.152     5.123 r  debouncerStart/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.979     6.102    debouncerStart/deb.count[31]_i_2_n_0
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589     5.012    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.102ns  (logic 1.638ns (26.841%)  route 4.464ns (73.159%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=52, routed)          3.485     4.971    debouncerStart/btnReset_IBUF
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.152     5.123 r  debouncerStart/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.979     6.102    debouncerStart/deb.count[31]_i_2_n_0
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589     5.012    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[2]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.102ns  (logic 1.638ns (26.841%)  route 4.464ns (73.159%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=52, routed)          3.485     4.971    debouncerStart/btnReset_IBUF
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.152     5.123 r  debouncerStart/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.979     6.102    debouncerStart/deb.count[31]_i_2_n_0
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589     5.012    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[3]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.102ns  (logic 1.638ns (26.841%)  route 4.464ns (73.159%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=52, routed)          3.485     4.971    debouncerStart/btnReset_IBUF
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.152     5.123 r  debouncerStart/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.979     6.102    debouncerStart/deb.count[31]_i_2_n_0
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589     5.012    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[4]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.962ns  (logic 1.638ns (27.470%)  route 4.324ns (72.530%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=52, routed)          3.485     4.971    debouncerStart/btnReset_IBUF
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.152     5.123 r  debouncerStart/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.839     5.962    debouncerStart/deb.count[31]_i_2_n_0
    SLICE_X6Y78          FDRE                                         r  debouncerStart/deb.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.591     5.014    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  debouncerStart/deb.count_reg[5]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.962ns  (logic 1.638ns (27.470%)  route 4.324ns (72.530%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=52, routed)          3.485     4.971    debouncerStart/btnReset_IBUF
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.152     5.123 r  debouncerStart/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.839     5.962    debouncerStart/deb.count[31]_i_2_n_0
    SLICE_X6Y78          FDRE                                         r  debouncerStart/deb.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.591     5.014    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  debouncerStart/deb.count_reg[6]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.962ns  (logic 1.638ns (27.470%)  route 4.324ns (72.530%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=52, routed)          3.485     4.971    debouncerStart/btnReset_IBUF
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.152     5.123 r  debouncerStart/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.839     5.962    debouncerStart/deb.count[31]_i_2_n_0
    SLICE_X6Y78          FDRE                                         r  debouncerStart/deb.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.591     5.014    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  debouncerStart/deb.count_reg[7]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.962ns  (logic 1.638ns (27.470%)  route 4.324ns (72.530%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=52, routed)          3.485     4.971    debouncerStart/btnReset_IBUF
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.152     5.123 r  debouncerStart/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.839     5.962    debouncerStart/deb.count[31]_i_2_n_0
    SLICE_X6Y78          FDRE                                         r  debouncerStart/deb.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.591     5.014    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  debouncerStart/deb.count_reg[8]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.920ns  (logic 1.610ns (27.191%)  route 4.311ns (72.809%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=52, routed)          3.485     4.971    debouncerStart/btnReset_IBUF
    SLICE_X7Y82          LUT5 (Prop_lut5_I0_O)        0.124     5.095 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.826     5.920    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589     5.012    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.920ns  (logic 1.610ns (27.191%)  route 4.311ns (72.809%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=52, routed)          3.485     4.971    debouncerStart/btnReset_IBUF
    SLICE_X7Y82          LUT5 (Prop_lut5_I0_O)        0.124     5.095 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.826     5.920    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589     5.012    debouncerStart/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  debouncerStart/deb.count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            dividerSystem/operativeUnit/registerM/internalValue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.245ns (31.805%)  route 0.525ns (68.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_IBUF[3]_inst/O
                         net (fo=5, routed)           0.525     0.770    dividerSystem/operativeUnit/registerM/switch_IBUF[3]
    SLICE_X2Y80          FDRE                                         r  dividerSystem/operativeUnit/registerM/internalValue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.867     2.032    dividerSystem/operativeUnit/registerM/CLK
    SLICE_X2Y80          FDRE                                         r  dividerSystem/operativeUnit/registerM/internalValue_reg[3]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            dividerSystem/operativeUnit/registerM/internalValue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.247ns (31.749%)  route 0.532ns (68.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_IBUF[1]_inst/O
                         net (fo=5, routed)           0.532     0.779    dividerSystem/operativeUnit/registerM/switch_IBUF[1]
    SLICE_X2Y80          FDRE                                         r  dividerSystem/operativeUnit/registerM/internalValue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.867     2.032    dividerSystem/operativeUnit/registerM/CLK
    SLICE_X2Y80          FDRE                                         r  dividerSystem/operativeUnit/registerM/internalValue_reg[1]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            dividerSystem/operativeUnit/registerM/internalValue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.253ns (31.936%)  route 0.539ns (68.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_IBUF[2]_inst/O
                         net (fo=5, routed)           0.539     0.792    dividerSystem/operativeUnit/registerM/switch_IBUF[2]
    SLICE_X2Y80          FDRE                                         r  dividerSystem/operativeUnit/registerM/internalValue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.867     2.032    dividerSystem/operativeUnit/registerM/CLK
    SLICE_X2Y80          FDRE                                         r  dividerSystem/operativeUnit/registerM/internalValue_reg[2]/C

Slack:                    inf
  Source:                 btnStart
                            (input port)
  Destination:            debouncerStart/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.289ns (36.407%)  route 0.506ns (63.593%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnStart (IN)
                         net (fo=0)                   0.000     0.000    btnStart
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnStart_IBUF_inst/O
                         net (fo=3, routed)           0.506     0.750    debouncerStart/btnStart_IBUF
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.045     0.795 r  debouncerStart/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.795    debouncerStart/BTN_state__0[0]
    SLICE_X7Y83          FDRE                                         r  debouncerStart/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.867     2.032    debouncerStart/clock_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  debouncerStart/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 btnStart
                            (input port)
  Destination:            debouncerStart/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.289ns (36.407%)  route 0.506ns (63.593%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnStart (IN)
                         net (fo=0)                   0.000     0.000    btnStart
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnStart_IBUF_inst/O
                         net (fo=3, routed)           0.506     0.750    debouncerStart/btnStart_IBUF
    SLICE_X7Y83          LUT6 (Prop_lut6_I5_O)        0.045     0.795 r  debouncerStart/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.795    debouncerStart/BTN_state__0[1]
    SLICE_X7Y83          FDRE                                         r  debouncerStart/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.867     2.032    debouncerStart/clock_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  debouncerStart/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 btnStart
                            (input port)
  Destination:            debouncerStart/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.289ns (34.974%)  route 0.538ns (65.026%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnStart (IN)
                         net (fo=0)                   0.000     0.000    btnStart
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnStart_IBUF_inst/O
                         net (fo=3, routed)           0.538     0.783    debouncerStart/btnStart_IBUF
    SLICE_X5Y82          LUT6 (Prop_lut6_I2_O)        0.045     0.828 r  debouncerStart/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     0.828    debouncerStart/CLEARED_BTN_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  debouncerStart/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.866     2.031    debouncerStart/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  debouncerStart/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.254ns (29.128%)  route 0.617ns (70.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=52, routed)          0.617     0.871    dividerSystem/operativeUnit/shiftRegisterAQ/btnReset_IBUF
    SLICE_X2Y77          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.864     2.029    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X2Y77          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[0]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.254ns (29.128%)  route 0.617ns (70.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=52, routed)          0.617     0.871    dividerSystem/operativeUnit/shiftRegisterAQ/btnReset_IBUF
    SLICE_X2Y77          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.864     2.029    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X2Y77          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.254ns (29.031%)  route 0.620ns (70.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=52, routed)          0.620     0.873    dividerSystem/operativeUnit/shiftRegisterAQ/btnReset_IBUF
    SLICE_X1Y78          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.865     2.030    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X1Y78          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[3]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.254ns (29.031%)  route 0.620ns (70.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=52, routed)          0.620     0.873    dividerSystem/operativeUnit/shiftRegisterAQ/btnReset_IBUF
    SLICE_X1Y78          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.865     2.030    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X1Y78          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[4]/C





