	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 21092262 SN 73118428"
	.compiler_invocation	"ctc --dep-file=appl\\GenData\\src\\.Port_PBcfg.o.d --fp-model=c,f,l,n,r,S,T,z -D__CPU__=tc39xb -D__CPU_TC39XB__ --core=tc1.6.2 --iso=99 -DBRS_COMP_TASKING -ID:\\Zonal\\demo011\\tasking -ID:\\Zonal\\testdemo\\taskingdemo\\demo001 -ID:\\Zonal\\demo011\\tasking\\component\\PduR -ID:\\Zonal\\demo011\\tasking\\component\\PduR\\BSWMD -ID:\\Zonal\\demo011\\tasking\\component\\PduR\\Documentation -ID:\\Zonal\\demo011\\tasking\\component\\PduR\\GeneratorMsr -ID:\\Zonal\\demo011\\tasking\\component\\PduR\\Implementation -ID:\\Zonal\\demo011\\tasking\\component\\Can -ID:\\Zonal\\demo011\\tasking\\component\\SomeIpXf -ID:\\Zonal\\demo011\\tasking\\component\\SomeIpXf\\BSWMD -ID:\\Zonal\\demo011\\tasking\\component\\SomeIpXf\\Documentation -ID:\\Zonal\\demo011\\tasking\\component\\SomeIpXf\\Generator -ID:\\Zonal\\demo011\\tasking\\component\\VStdLib -ID:\\Zonal\\demo011\\tasking\\component\\VStdLib\\Documentation -ID:\\Zonal\\demo011\\tasking\\component\\VStdLib\\Implementation -ID:\\Zonal\\demo011\\tasking\\component\\Can\\BSWMD -ID:\\Zonal\\demo011\\tasking\\component\\Can\\Documentation -ID:\\Zonal\\demo011\\tasking\\component\\Can\\GeneratorMsr -ID:\\Zonal\\demo011\\tasking\\component\\Can\\Implementation -ID:\\Zonal\\demo011\\tasking\\component\\CanIf -ID:\\Zonal\\demo011\\tasking\\component\\CanIf\\BSWMD -ID:\\Zonal\\demo011\\tasking\\component\\CanIf\\Documentation -ID:\\Zonal\\demo011\\tasking\\component\\CanIf\\GeneratorMsr -ID:\\Zonal\\demo011\\tasking\\component\\CanIf\\Implementation -ID:\\Zonal\\demo011\\tasking\\component\\CanSM -ID:\\Zonal\\demo011\\tasking\\component\\CanSM\\BSWMD -ID:\\Zonal\\demo011\\tasking\\component\\CanSM\\Documentation -ID:\\Zonal\\demo011\\tasking\\component\\CanSM\\GeneratorMsr -ID:\\Zonal\\demo011\\tasking\\component\\CanSM\\Implementation -ID:\\Zonal\\demo011\\tasking\\component\\Com -ID:\\Zonal\\demo011\\tasking\\component\\Com\\BSWMD -ID:\\Zonal\\demo011\\tasking\\component\\Com\\DaVinciCfg_VASE -ID:\\Zonal\\demo011\\tasking\\component\\Com\\Documentation -ID:\\Zonal\\demo011\\tasking\\component\\Com\\GeneratorMsr -ID:\\Zonal\\demo011\\tasking\\component\\Com\\Implementation -ID:\\Zonal\\demo011\\tasking\\component\\ComM -ID:\\Zonal\\demo011\\tasking\\component\\ComM\\BSWMD -ID:\\Zonal\\demo011\\tasking\\component\\ComM\\Documentation -ID:\\Zonal\\demo011\\tasking\\component\\ComM\\GeneratorMsr -ID:\\Zonal\\demo011\\tasking\\component\\ComM\\Implementation -ID:\\Zonal\\demo011\\tasking\\component\\Det -ID:\\Zonal\\demo011\\tasking\\component\\Det\\BSWMD -ID:\\Zonal\\demo011\\tasking\\component\\Det\\Documentation -ID:\\Zonal\\demo011\\tasking\\component\\Det\\GeneratorMsr -ID:\\Zonal\\demo011\\tasking\\component\\Det\\Implementation -ID:\\Zonal\\demo011\\tasking -ID:\\Zonal\\demo011\\tasking\\appl -ID:\\Zonal\\demo011\\tasking\\appl\\GenData -ID:\\Zonal\\demo011\\tasking\\appl\\GenData\\Components -ID:\\Zonal\\demo011\\tasking\\appl\\GenData\\ContractPhase -ID:\\Zonal\\demo011\\tasking\\appl\\GenData\\inc -ID:\\Zonal\\demo011\\tasking\\appl\\GenData\\src -ID:\\Zonal\\demo011\\tasking\\appl\\Include -ID:\\Zonal\\demo011\\tasking\\appl\\Source -ID:\\Zonal\\demo011\\tasking\\appl\\Source\\swc_test -ID:\\Zonal\\demo011\\tasking\\component -ID:\\Zonal\\demo011\\tasking\\component\\_Common -ID:\\Zonal\\demo011\\tasking\\component\\_Common\\Implementation -ID:\\Zonal\\demo011\\tasking\\component\\BswM -ID:\\Zonal\\demo011\\tasking\\component\\BswM\\BSWMD -ID:\\Zonal\\demo011\\tasking\\component\\BswM\\Documentation -ID:\\Zonal\\demo011\\tasking\\component\\BswM\\GeneratorMsr -ID:\\Zonal\\demo011\\tasking\\component\\BswM\\Implementation -ID:\\Zonal\\demo011\\tasking\\component\\EcuM -ID:\\Zonal\\demo011\\tasking\\component\\EcuM\\BSWMD -ID:\\Zonal\\demo011\\tasking\\component\\EcuM\\Documentation -ID:\\Zonal\\demo011\\tasking\\component\\EcuM\\GeneratorMsr -ID:\\Zonal\\demo011\\tasking\\component\\EcuM\\Implementation -ID:\\Zonal\\demo011\\tasking\\component\\Mcal_Tc3xx -ID:\\Zonal\\demo011\\tasking\\component\\Mcal_Tc3xx\\BSWMD -ID:\\Zonal\\demo011\\tasking\\component\\Mcal_Tc3xx\\Documentation -ID:\\Zonal\\demo011\\tasking\\component\\Mcal_Tc3xx\\GeneratorMsr -ID:\\Zonal\\demo011\\tasking\\component\\Mcal_Tc3xx\\Implementation -ID:\\Zonal\\demo011\\tasking\\component\\Os -ID:\\Zonal\\demo011\\tasking\\component\\Os\\BSWMD -ID:\\Zonal\\demo011\\tasking\\component\\Os\\BSWMD\\Os -ID:\\Zonal\\demo011\\tasking\\component\\Os\\BSWMD\\Os\\TC39xQ -ID:\\Zonal\\demo011\\tasking\\component\\Os\\Documentation -ID:\\Zonal\\demo011\\tasking\\component\\Os\\GeneratorMsr -ID:\\Zonal\\demo011\\tasking\\component\\Os\\Implementation -ID:\\Zonal\\demo011\\tasking\\component\\VStdLib -ID:\\Zonal\\demo011\\tasking\\component\\VStdLib\\Documentation -ID:\\Zonal\\demo011\\tasking\\component\\VStdLib\\Implementation -ID:\\Zonal\\demo011\\tasking\\Debug -ID:\\Zonal\\demo011\\tasking\\Debug\\appl -ID:\\Zonal\\demo011\\tasking\\Debug\\appl\\GenData -ID:\\Zonal\\demo011\\tasking\\Debug\\appl\\GenData\\src -ID:\\Zonal\\demo011\\tasking\\Debug\\appl\\Source -ID:\\Zonal\\demo011\\tasking\\Debug\\component -ID:\\Zonal\\demo011\\tasking\\Debug\\component\\BswM -ID:\\Zonal\\demo011\\tasking\\Debug\\component\\BswM\\Implementation -ID:\\Zonal\\demo011\\tasking\\Debug\\component\\EcuM -ID:\\Zonal\\demo011\\tasking\\Debug\\component\\EcuM\\Implementation -ID:\\Zonal\\demo011\\tasking\\Debug\\component\\Os -ID:\\Zonal\\demo011\\tasking\\Debug\\component\\Os\\Implementation -ID:\\Zonal\\demo011\\tasking\\Debug\\component\\VStdLib -ID:\\Zonal\\demo011\\tasking\\Debug\\component\\VStdLib\\Implementation -ID:\\Zonal\\demo011\\tasking\\Debug\\mcal -ID:\\Zonal\\demo011\\tasking\\Debug\\mcal\\Dio -ID:\\Zonal\\demo011\\tasking\\Debug\\mcal\\Dio\\ssc -ID:\\Zonal\\demo011\\tasking\\Debug\\mcal\\Dio\\ssc\\src -ID:\\Zonal\\demo011\\tasking\\Debug\\mcal\\McalLib -ID:\\Zonal\\demo011\\tasking\\Debug\\mcal\\McalLib\\ssc -ID:\\Zonal\\demo011\\tasking\\Debug\\mcal\\McalLib\\ssc\\src -ID:\\Zonal\\demo011\\tasking\\Debug\\mcal\\Mcu -ID:\\Zonal\\demo011\\tasking\\Debug\\mcal\\Mcu\\ssc -ID:\\Zonal\\demo011\\tasking\\Debug\\mcal\\Mcu\\ssc\\src -ID:\\Zonal\\demo011\\tasking\\Debug\\mcal\\Port -ID:\\Zonal\\demo011\\tasking\\Debug\\mcal\\Port\\ssc -ID:\\Zonal\\demo011\\tasking\\Debug\\mcal\\Port\\ssc\\src -ID:\\Zonal\\demo011\\tasking\\mcal -ID:\\Zonal\\demo011\\tasking\\mcal\\Dio -ID:\\Zonal\\demo011\\tasking\\mcal\\Dio\\ssc -ID:\\Zonal\\demo011\\tasking\\mcal\\Dio\\ssc\\inc -ID:\\Zonal\\demo011\\tasking\\mcal\\Dio\\ssc\\src -ID:\\Zonal\\demo011\\tasking\\mcal\\Infra_Prod -ID:\\Zonal\\demo011\\tasking\\mcal\\Infra_Prod\\Platform -ID:\\Zonal\\demo011\\tasking\\mcal\\Infra_Prod\\Platform\\AS440 -ID:\\Zonal\\demo011\\tasking\\mcal\\Infra_Prod\\Sfr -ID:\\Zonal\\demo011\\tasking\\mcal\\Infra_Prod\\Sfr\\TC39xB -ID:\\Zonal\\demo011\\tasking\\mcal\\Infra_Prod\\Sfr\\TC39xB\\_Reg -ID:\\Zonal\\demo011\\tasking\\mcal\\McalLib -ID:\\Zonal\\demo011\\tasking\\mcal\\McalLib\\ssc -ID:\\Zonal\\demo011\\tasking\\mcal\\McalLib\\ssc\\inc -ID:\\Zonal\\demo011\\tasking\\mcal\\McalLib\\ssc\\inc\\AS440 -ID:\\Zonal\\demo011\\tasking\\mcal\\McalLib\\ssc\\src -ID:\\Zonal\\demo011\\tasking\\mcal\\Mcu -ID:\\Zonal\\demo011\\tasking\\mcal\\Mcu\\ssc -ID:\\Zonal\\demo011\\tasking\\mcal\\Mcu\\ssc\\inc -ID:\\Zonal\\demo011\\tasking\\mcal\\Mcu\\ssc\\src -ID:\\Zonal\\demo011\\tasking\\mcal\\Port -ID:\\Zonal\\demo011\\tasking\\mcal\\Port\\ssc -ID:\\Zonal\\demo011\\tasking\\mcal\\Port\\ssc\\inc -ID:\\Zonal\\demo011\\tasking\\mcal\\Port\\ssc\\src -g2 --make-target=appl\\GenData\\src\\Port_PBcfg.o -t2 --language=-gcc,-volatile,+strings,-kanji --default-near-size=0 -O2 --default-a1-size=0 --default-a0-size=0 --source --align=0 --compact-max-size=200 --switch=auto --error-limit=42 -o appl\\GenData\\src\\Port_PBcfg.src ..\\appl\\GenData\\src\\Port_PBcfg.c"
	.compiler_name		"ctc"
	;source	'..\\appl\\GenData\\src\\Port_PBcfg.c'

	
$TC162
	
	.sdecl	'.rodata.Port_PBcfg.Port_kConfiguration',data,rom,cluster('Port_kConfiguration')
	.sect	'.rodata.Port_PBcfg.Port_kConfiguration'
	.align	4
Port_kConfiguration:	.type	object
	.size	Port_kConfiguration,736
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	168,16,16,128
	.byte	128,128,128,16
	.space	1
	.byte	120
	.space	14
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	128,128,128,128
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	240
	.space	15
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	16
	.sdecl	'.rodata.Port_PBcfg.Port_DiscSet',data,rom,cluster('Port_DiscSet')
	.sect	'.rodata.Port_PBcfg.Port_DiscSet'
	.align	2
Port_DiscSet:	.type	object
	.size	Port_DiscSet,28
	.space	28
	.sdecl	'.rodata.Port_PBcfg.Port_kLVDSConfig',data,rom,cluster('Port_kLVDSConfig')
	.sect	'.rodata.Port_PBcfg.Port_kLVDSConfig'
	.align	4
Port_kLVDSConfig:	.type	object
	.size	Port_kLVDSConfig,140
	.word	21504,21504,21504,21504
	.word	-65536,-65536,-65536,-65536
	.word	-65536,-65536,-65536,-65536
	.word	4,-65536,-65536,-65536
	.word	-65536,-65536,-65536,21504
	.word	21504,4,4,21504
	.word	-65536,-65536,-65536,-65536
	.word	21504,21504,-65536,-65536
	.word	-65536,-65536,-65536
	.sdecl	'.rodata.Port_PBcfg.Port_kPCSRConfig',data,rom,cluster('Port_kPCSRConfig')
	.sect	'.rodata.Port_PBcfg.Port_kPCSRConfig'
	.align	2
Port_kPCSRConfig:	.type	object
	.size	Port_kPCSRConfig,20
	.space	20
	.sdecl	'.rodata.Port_PBcfg.Port_Config',data,rom,cluster('Port_Config')
	.sect	'.rodata.Port_PBcfg.Port_Config'
	.global	Port_Config
	.align	4
Port_Config:	.type	object
	.size	Port_Config,16
	.word	Port_kConfiguration,Port_DiscSet,Port_kLVDSConfig,Port_kPCSRConfig
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L3:
	.word	1496
	.half	3
	.word	.L4
	.byte	4
.L2:
	.byte	1
	.byte	'..\\appl\\GenData\\src\\Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\Zonal\\demo011\\tasking\\Debug\\',0,12,1
	.word	.L5
	.byte	2
	.byte	'int',0,4,5,3
	.word	126
	.byte	4
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,5
	.word	133
	.byte	0,2
	.byte	'unsigned int',0,4,7,6
	.word	175
	.byte	7
	.word	175
	.byte	8
	.byte	'__cmpswapw',0
	.word	191
	.byte	1,1,1,1,9
	.byte	'p',0
	.word	196
	.byte	9
	.byte	'value',0
	.word	175
	.byte	9
	.byte	'compare',0
	.word	175
	.byte	0,10,1,7
	.word	253
	.byte	11
	.byte	'__codeptr',0,1,1,1
	.word	255
	.byte	2
	.byte	'unsigned char',0,1,8,11
	.byte	'uint8',0,2,104,31
	.word	278
	.byte	2
	.byte	'unsigned short int',0,2,7,11
	.byte	'uint16',0,2,106,31
	.word	309
	.byte	2
	.byte	'unsigned long int',0,4,7,11
	.byte	'uint32',0,2,108,31
	.word	346
	.byte	11
	.byte	'unsigned_int',0,3,75,22
	.word	175
	.byte	12,4,194,1,9,16,13
	.byte	'PC0',0
	.word	278
	.byte	1,2,35,0,13
	.byte	'PC1',0
	.word	278
	.byte	1,2,35,1,13
	.byte	'PC2',0
	.word	278
	.byte	1,2,35,2,13
	.byte	'PC3',0
	.word	278
	.byte	1,2,35,3,13
	.byte	'PC4',0
	.word	278
	.byte	1,2,35,4,13
	.byte	'PC5',0
	.word	278
	.byte	1,2,35,5,13
	.byte	'PC6',0
	.word	278
	.byte	1,2,35,6,13
	.byte	'PC7',0
	.word	278
	.byte	1,2,35,7,13
	.byte	'PC8',0
	.word	278
	.byte	1,2,35,8,13
	.byte	'PC9',0
	.word	278
	.byte	1,2,35,9,13
	.byte	'PC10',0
	.word	278
	.byte	1,2,35,10,13
	.byte	'PC11',0
	.word	278
	.byte	1,2,35,11,13
	.byte	'PC12',0
	.word	278
	.byte	1,2,35,12,13
	.byte	'PC13',0
	.word	278
	.byte	1,2,35,13,13
	.byte	'PC14',0
	.word	278
	.byte	1,2,35,14,13
	.byte	'PC15',0
	.word	278
	.byte	1,2,35,15,0,11
	.byte	'Port_n_ControlType',0,4,214,1,3
	.word	403
	.byte	12,4,218,1,9,4,14
	.byte	'P0',0,1
	.word	278
	.byte	1,7,2,35,0,14
	.byte	'P1',0,1
	.word	278
	.byte	1,6,2,35,0,14
	.byte	'P2',0,1
	.word	278
	.byte	1,5,2,35,0,14
	.byte	'P3',0,1
	.word	278
	.byte	1,4,2,35,0,14
	.byte	'P4',0,1
	.word	278
	.byte	1,3,2,35,0,14
	.byte	'P5',0,1
	.word	278
	.byte	1,2,2,35,0,14
	.byte	'P6',0,1
	.word	278
	.byte	1,1,2,35,0,14
	.byte	'P7',0,1
	.word	278
	.byte	1,0,2,35,0,14
	.byte	'P8',0,1
	.word	278
	.byte	1,7,2,35,1,14
	.byte	'P9',0,1
	.word	278
	.byte	1,6,2,35,1,14
	.byte	'P10',0,1
	.word	278
	.byte	1,5,2,35,1,14
	.byte	'P11',0,1
	.word	278
	.byte	1,4,2,35,1,14
	.byte	'P12',0,1
	.word	278
	.byte	1,3,2,35,1,14
	.byte	'P13',0,1
	.word	278
	.byte	1,2,2,35,1,14
	.byte	'P14',0,1
	.word	278
	.byte	1,1,2,35,1,14
	.byte	'P15',0,1
	.word	278
	.byte	1,0,2,35,1,14
	.byte	'reserved',0,2
	.word	309
	.byte	16,0,2,35,2,0,11
	.byte	'Port_n_PinType',0,4,239,1,3
	.word	652
	.byte	12,4,131,2,9,32,13
	.byte	'PinControl',0
	.word	403
	.byte	16,2,35,0,13
	.byte	'PinLevel',0
	.word	652
	.byte	4,2,35,16,13
	.byte	'DriverStrength0',0
	.word	346
	.byte	4,2,35,20,13
	.byte	'DriverStrength1',0
	.word	346
	.byte	4,2,35,24,13
	.byte	'EmergencyStopConf',0
	.word	652
	.byte	4,2,35,28,0,11
	.byte	'Port_n_ConfigType',0,4,155,2,3
	.word	933
	.byte	12,4,161,2,9,28,13
	.byte	'LPCR0',0
	.word	346
	.byte	4,2,35,0,13
	.byte	'LPCR1',0
	.word	346
	.byte	4,2,35,4,13
	.byte	'LPCR2',0
	.word	346
	.byte	4,2,35,8,13
	.byte	'LPCR3',0
	.word	346
	.byte	4,2,35,12,13
	.byte	'LPCR4',0
	.word	346
	.byte	4,2,35,16,13
	.byte	'LPCR5',0
	.word	346
	.byte	4,2,35,20,13
	.byte	'LPCR6',0
	.word	346
	.byte	4,2,35,24,0,11
	.byte	'Port_n_LVDSConfigType',0,4,185,2,3
	.word	1082
	.byte	11
	.byte	'Port_n_PCSRConfigType',0,4,189,2,16
	.word	346
	.byte	3
	.word	933
	.byte	7
	.word	1256
	.byte	3
	.word	346
	.byte	7
	.word	1266
	.byte	3
	.word	1082
	.byte	7
	.word	1276
	.byte	3
	.word	346
	.byte	7
	.word	1286
	.byte	12,4,196,2,9,16,13
	.byte	'PortConfigSetPtr',0
	.word	1261
	.byte	4,2,35,0,13
	.byte	'PDiscSet',0
	.word	1271
	.byte	4,2,35,4,13
	.byte	'Port_LVDSConfigTypePtr',0
	.word	1281
	.byte	4,2,35,8,13
	.byte	'Port_PCSRConfigTypePtr',0
	.word	1291
	.byte	4,2,35,12,0,11
	.byte	'Port_ConfigType',0,4,212,2,3
	.word	1296
.L16:
	.byte	3
	.word	1296
	.byte	15,224,5
	.word	933
	.byte	16,22,0
.L17:
	.byte	3
	.word	1441
	.byte	15,28
	.word	346
	.byte	16,6,0
.L18:
	.byte	3
	.word	1456
	.byte	15,140,1
	.word	1082
	.byte	16,4,0
.L19:
	.byte	3
	.word	1470
	.byte	15,20
	.word	346
	.byte	16,4,0
.L20:
	.byte	3
	.word	1485
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L4:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,36,0,3,8,11,15,62,15,0,0,3,38,0,73,19,0,0,4,46,1,3,8,54
	.byte	15,39,12,63,12,60,12,0,0,5,5,0,73,19,0,0,6,53,0,73,19,0,0,7,15,0,73,19,0,0,8,46,1,3,8,73,19,54,15,39,12
	.byte	63,12,60,12,0,0,9,5,0,3,8,73,19,0,0,10,21,0,54,15,0,0,11,22,0,3,8,58,15,59,15,57,15,73,19,0,0,12,19,1
	.byte	58,15,59,15,57,15,11,15,0,0,13,13,0,3,8,73,19,11,15,56,9,0,0,14,13,0,3,8,11,15,73,19,13,15,12,15,56,9
	.byte	0,0,15,1,1,11,15,73,19,0,0,16,33,0,47,15,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L5:
	.word	.L22-.L21
.L21:
	.half	3
	.word	.L24-.L23
.L23:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\Zonal\\demo011\\tasking\\component\\_Common\\Implementation',0
	.byte	'D:\\Zonal\\demo011\\tasking\\mcal\\McalLib\\ssc\\inc',0
	.byte	'D:\\Zonal\\demo011\\tasking\\mcal\\Port\\ssc\\inc',0,0
	.byte	'..\\appl\\GenData\\src\\Port_PBcfg.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Mcal_Compiler.h',0,2,0,0
	.byte	'Port.h',0,3,0,0,0
.L24:
.L22:
	.sdecl	'.debug_info',debug,cluster('Port_Config')
	.sect	'.debug_info'
.L6:
	.word	152
	.half	3
	.word	.L7
	.byte	4,1
	.byte	'..\\appl\\GenData\\src\\Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\Zonal\\demo011\\tasking\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Port_Config',0,1,243,28,23
	.word	.L16
	.byte	1,5,3
	.word	Port_Config
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Port_Config')
	.sect	'.debug_abbrev'
.L7:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Port_kConfiguration')
	.sect	'.debug_info'
.L8:
	.word	159
	.half	3
	.word	.L9
	.byte	4,1
	.byte	'..\\appl\\GenData\\src\\Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\Zonal\\demo011\\tasking\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Port_kConfiguration',0,1,234,2,32
	.word	.L17
	.byte	5,3
	.word	Port_kConfiguration
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Port_kConfiguration')
	.sect	'.debug_abbrev'
.L9:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Port_DiscSet')
	.sect	'.debug_info'
.L10:
	.word	152
	.half	3
	.word	.L11
	.byte	4,1
	.byte	'..\\appl\\GenData\\src\\Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\Zonal\\demo011\\tasking\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Port_DiscSet',0,1,133,25,21
	.word	.L18
	.byte	5,3
	.word	Port_DiscSet
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Port_DiscSet')
	.sect	'.debug_abbrev'
.L11:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Port_kLVDSConfig')
	.sect	'.debug_info'
.L12:
	.word	156
	.half	3
	.word	.L13
	.byte	4,1
	.byte	'..\\appl\\GenData\\src\\Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\Zonal\\demo011\\tasking\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Port_kLVDSConfig',0,1,144,26,36
	.word	.L19
	.byte	5,3
	.word	Port_kLVDSConfig
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Port_kLVDSConfig')
	.sect	'.debug_abbrev'
.L13:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Port_kPCSRConfig')
	.sect	'.debug_info'
.L14:
	.word	156
	.half	3
	.word	.L15
	.byte	4,1
	.byte	'..\\appl\\GenData\\src\\Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\Zonal\\demo011\\tasking\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Port_kPCSRConfig',0,1,141,28,36
	.word	.L20
	.byte	5,3
	.word	Port_kPCSRConfig
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Port_kPCSRConfig')
	.sect	'.debug_abbrev'
.L15:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0

; ..\appl\GenData\src\Port_PBcfg.c	     1  /*******************************************************************************
; ..\appl\GenData\src\Port_PBcfg.c	     2  **                                                                            **
; ..\appl\GenData\src\Port_PBcfg.c	     3  ** Copyright (C) Infineon Technologies (2021)                                 **
; ..\appl\GenData\src\Port_PBcfg.c	     4  **                                                                            **
; ..\appl\GenData\src\Port_PBcfg.c	     5  ** All rights reserved.                                                       **
; ..\appl\GenData\src\Port_PBcfg.c	     6  **                                                                            **
; ..\appl\GenData\src\Port_PBcfg.c	     7  ** This document contains proprietary information belonging to Infineon       **
; ..\appl\GenData\src\Port_PBcfg.c	     8  ** Technologies. Passing on and copying of this document, and communication   **
; ..\appl\GenData\src\Port_PBcfg.c	     9  ** of its contents is not permitted without prior written authorization.      **
; ..\appl\GenData\src\Port_PBcfg.c	    10  **                                                                            **
; ..\appl\GenData\src\Port_PBcfg.c	    11  ********************************************************************************
; ..\appl\GenData\src\Port_PBcfg.c	    12  **                                                                            **
; ..\appl\GenData\src\Port_PBcfg.c	    13  **  FILENAME  : Port_PBCfg.c                                                  **
; ..\appl\GenData\src\Port_PBcfg.c	    14  **                                                                            **
; ..\appl\GenData\src\Port_PBcfg.c	    15  **  VERSION   : 14.0.0                                                        **
; ..\appl\GenData\src\Port_PBcfg.c	    16  **                                                                            **
; ..\appl\GenData\src\Port_PBcfg.c	    17  **  DATE, TIME: 2025-03-03, 12:48:58          !!!IGNORE-LINE!!!               **
; ..\appl\GenData\src\Port_PBcfg.c	    18  **                                                                            **
; ..\appl\GenData\src\Port_PBcfg.c	    19  **  GENERATOR : Build b191017-0938            !!!IGNORE-LINE!!!               **
; ..\appl\GenData\src\Port_PBcfg.c	    20  **                                                                            **
; ..\appl\GenData\src\Port_PBcfg.c	    21  **  BSW MODULE DECRIPTION : Port.bmd                                          **
; ..\appl\GenData\src\Port_PBcfg.c	    22  **                                                                            **
; ..\appl\GenData\src\Port_PBcfg.c	    23  **  VARIANT   : Variant PB                                                    **
; ..\appl\GenData\src\Port_PBcfg.c	    24  **                                                                            **
; ..\appl\GenData\src\Port_PBcfg.c	    25  **  PLATFORM  : Infineon AURIX2G                                              **
; ..\appl\GenData\src\Port_PBcfg.c	    26  **                                                                            **
; ..\appl\GenData\src\Port_PBcfg.c	    27  **  AUTHOR    : DL-AUTOSAR-Engineering                                        **
; ..\appl\GenData\src\Port_PBcfg.c	    28  **                                                                            **
; ..\appl\GenData\src\Port_PBcfg.c	    29  **  VENDOR    : Infineon Technologies                                         **
; ..\appl\GenData\src\Port_PBcfg.c	    30  **                                                                            **
; ..\appl\GenData\src\Port_PBcfg.c	    31  **  DESCRIPTION  : Port configuration generated out of ECUC file              **
; ..\appl\GenData\src\Port_PBcfg.c	    32  **                                                                            **
; ..\appl\GenData\src\Port_PBcfg.c	    33  **  SPECIFICATION(S) : Specification of Port Driver, AUTOSAR Release 4.2.2    **
; ..\appl\GenData\src\Port_PBcfg.c	    34  **                     and AUTOSAR Release 4.4.0                              **
; ..\appl\GenData\src\Port_PBcfg.c	    35  **                                                                            **
; ..\appl\GenData\src\Port_PBcfg.c	    36  ** MAY BE CHANGED BY USER : no                                                **
; ..\appl\GenData\src\Port_PBcfg.c	    37  **                                                                            **
; ..\appl\GenData\src\Port_PBcfg.c	    38  *******************************************************************************/
; ..\appl\GenData\src\Port_PBcfg.c	    39  /*******************************************************************************
; ..\appl\GenData\src\Port_PBcfg.c	    40  **                      Includes                                              **
; ..\appl\GenData\src\Port_PBcfg.c	    41  *******************************************************************************/
; ..\appl\GenData\src\Port_PBcfg.c	    42  /* Inclusion of Port Header file */
; ..\appl\GenData\src\Port_PBcfg.c	    43  #include "Port.h"
; ..\appl\GenData\src\Port_PBcfg.c	    44  
; ..\appl\GenData\src\Port_PBcfg.c	    45      
; ..\appl\GenData\src\Port_PBcfg.c	    46    /*******************************************************************************
; ..\appl\GenData\src\Port_PBcfg.c	    47    **                      Private Macro Definitions                             **
; ..\appl\GenData\src\Port_PBcfg.c	    48    *******************************************************************************/
; ..\appl\GenData\src\Port_PBcfg.c	    49    /* Macro definition for PORT pad drive control register Pn_PDR0 */
; ..\appl\GenData\src\Port_PBcfg.c	    50    /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macros are used
; ..\appl\GenData\src\Port_PBcfg.c	    51    to calculate 32bit value for the register PDR0. This function like
; ..\appl\GenData\src\Port_PBcfg.c	    52    macro directly updates the register and reduces the code complexity
; ..\appl\GenData\src\Port_PBcfg.c	    53    and improves readability.*/
; ..\appl\GenData\src\Port_PBcfg.c	    54    #define  Portx_lPdrConfig1(Pd0,Pd1,Pd2,Pd3,Pd4,Pd5,Pd6,Pd7)                    \ 
; ..\appl\GenData\src\Port_PBcfg.c	    55    ( ((uint32)(Pd7) << (uint32)28) | ((uint32)(Pd6) << (uint32)24) |              \ 
; ..\appl\GenData\src\Port_PBcfg.c	    56    ((uint32)(Pd5) << (uint32)20) | ((uint32)(Pd4) << (uint32)16) |                \ 
; ..\appl\GenData\src\Port_PBcfg.c	    57    ((uint32)(Pd3) << (uint32)12) |  ((uint32)(Pd2) << (uint32)8)  |               \ 
; ..\appl\GenData\src\Port_PBcfg.c	    58    ((uint32)(Pd1) << (uint32)4)  | (uint32)(Pd0)                                  \ 
; ..\appl\GenData\src\Port_PBcfg.c	    59    )
; ..\appl\GenData\src\Port_PBcfg.c	    60  
; ..\appl\GenData\src\Port_PBcfg.c	    61    /* Macro definition for PORT pad drive control register Pn_PDR1 */
; ..\appl\GenData\src\Port_PBcfg.c	    62    /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macros are used
; ..\appl\GenData\src\Port_PBcfg.c	    63    to calculate 32bit value for the register PDR1. This function like
; ..\appl\GenData\src\Port_PBcfg.c	    64    macro directly updates the register and reduces the code complexity
; ..\appl\GenData\src\Port_PBcfg.c	    65    and improves readability.*/
; ..\appl\GenData\src\Port_PBcfg.c	    66    #define  Portx_lPdrConfig2(Pd8,Pd9,Pd10,Pd11,Pd12,Pd13,Pd14,Pd15)              \ 
; ..\appl\GenData\src\Port_PBcfg.c	    67    ( ((uint32)(Pd15) << (uint32)28) | ((uint32)(Pd14) << (uint32)24) |            \ 
; ..\appl\GenData\src\Port_PBcfg.c	    68    ((uint32)(Pd13) << (uint32)20) | ((uint32)(Pd12) << (uint32)16) |              \ 
; ..\appl\GenData\src\Port_PBcfg.c	    69    ((uint32)(Pd11) << (uint32)12)|  ((uint32)(Pd10) << (uint32)8)  |              \ 
; ..\appl\GenData\src\Port_PBcfg.c	    70    ((uint32)(Pd9) << (uint32)4) | (uint32)(Pd8)                                   \ 
; ..\appl\GenData\src\Port_PBcfg.c	    71    )
; ..\appl\GenData\src\Port_PBcfg.c	    72    /* Macro definition for PORT Pad Disable Control Register */
; ..\appl\GenData\src\Port_PBcfg.c	    73    /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macros are used
; ..\appl\GenData\src\Port_PBcfg.c	    74    to calculate register values. This function like macro directly
; ..\appl\GenData\src\Port_PBcfg.c	    75    updates the register and reduces the code complexity and improves
; ..\appl\GenData\src\Port_PBcfg.c	    76    readability.*/
; ..\appl\GenData\src\Port_PBcfg.c	    77      #define Port_lDiscSet(b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,b10,b11,b12,b13,b14,b15) \ 
; ..\appl\GenData\src\Port_PBcfg.c	    78      ((uint16)(                                                                   \ 
; ..\appl\GenData\src\Port_PBcfg.c	    79      (uint32)(b0) | ((uint32)(b1) << (uint32)1) |                                 \ 
; ..\appl\GenData\src\Port_PBcfg.c	    80      ((uint32)(b2) << (uint32)2) | ((uint32)(b3) << (uint32)3) |                  \ 
; ..\appl\GenData\src\Port_PBcfg.c	    81      ((uint32)(b4) << (uint32)4) | ((uint32)(b5) << (uint32)5) |                  \ 
; ..\appl\GenData\src\Port_PBcfg.c	    82      ((uint32)(b6) << (uint32)6) | ((uint32)(b7) << (uint32)7) |                  \ 
; ..\appl\GenData\src\Port_PBcfg.c	    83      ((uint32)(b8) << (uint32)8) | ((uint32)(b9) << (uint32)9) |                  \ 
; ..\appl\GenData\src\Port_PBcfg.c	    84      ((uint32)(b10) << (uint32)10) | ((uint32)(b11) << (uint32)11) |              \ 
; ..\appl\GenData\src\Port_PBcfg.c	    85      ((uint32)(b12) << (uint32)12) | ((uint32)(b13)<< (uint32)13) |               \ 
; ..\appl\GenData\src\Port_PBcfg.c	    86      ((uint32)(b14) << (uint32)14) | ((uint32)(b15) << (uint32)15)                \ 
; ..\appl\GenData\src\Port_PBcfg.c	    87      ))
; ..\appl\GenData\src\Port_PBcfg.c	    88    /* Macro definition for PORT Pad Disable Control Register */
; ..\appl\GenData\src\Port_PBcfg.c	    89    /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macros are used
; ..\appl\GenData\src\Port_PBcfg.c	    90    to calculate register values. This function like macro directly
; ..\appl\GenData\src\Port_PBcfg.c	    91    updates the register and reduces the code complexity and improves
; ..\appl\GenData\src\Port_PBcfg.c	    92    readability.*/
; ..\appl\GenData\src\Port_PBcfg.c	    93    #define Port_lPcsr(b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,b10,b11,b12,b13,b14,b15)      \ 
; ..\appl\GenData\src\Port_PBcfg.c	    94    ((uint32)(                                                                     \ 
; ..\appl\GenData\src\Port_PBcfg.c	    95    ((uint32)(b0)) | ((uint32)(b1) << (uint32)1) |                                 \ 
; ..\appl\GenData\src\Port_PBcfg.c	    96    ((uint32)(b2) << (uint32)2) | ((uint32)(b3) << (uint32)3) |                    \ 
; ..\appl\GenData\src\Port_PBcfg.c	    97    ((uint32)(b4) << (uint32)4) | ((uint32)(b5) << (uint32)5) |                    \ 
; ..\appl\GenData\src\Port_PBcfg.c	    98    ((uint32)(b6) << (uint32)6) | ((uint32)(b7) << (uint32)7) |                    \ 
; ..\appl\GenData\src\Port_PBcfg.c	    99    ((uint32)(b8) << (uint32)8) | ((uint32)(b9) << (uint32)9) |                    \ 
; ..\appl\GenData\src\Port_PBcfg.c	   100    ((uint32)(b10) << (uint32)10) | ((uint32)(b11) << (uint32)11) |                \ 
; ..\appl\GenData\src\Port_PBcfg.c	   101    ((uint32)(b12) << (uint32)12) | ((uint32)(b13) << (uint32)13) |                \ 
; ..\appl\GenData\src\Port_PBcfg.c	   102    ((uint32)(b14) << (uint32)14) | ((uint32)(b15) << (uint32)15)                  \ 
; ..\appl\GenData\src\Port_PBcfg.c	   103    ))
; ..\appl\GenData\src\Port_PBcfg.c	   104    /* Macro definition for PORT LPCR register for LVDS */
; ..\appl\GenData\src\Port_PBcfg.c	   105    /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macros are used
; ..\appl\GenData\src\Port_PBcfg.c	   106    to calculate register values. This function like macro directly
; ..\appl\GenData\src\Port_PBcfg.c	   107    updates the register and reduces the code complexity and improves
; ..\appl\GenData\src\Port_PBcfg.c	   108    readability.*/
; ..\appl\GenData\src\Port_PBcfg.c	   109      #define Port_lLvds(REN_CTRL,RX_EN,TERM,LRTXERM,LVDSM,PS,TEN_CTRL,TX_EN,\ 
; ..\appl\GenData\src\Port_PBcfg.c	   110      VIDFFADJ,VOSDYN,VOSEXT,TX_PD,TX_PWDPD)                                       \ 
; ..\appl\GenData\src\Port_PBcfg.c	   111      ((uint32)(                                                                   \ 
; ..\appl\GenData\src\Port_PBcfg.c	   112      ((uint32)(REN_CTRL)) | ((uint32)(RX_EN) << (uint32)1) |                      \ 
; ..\appl\GenData\src\Port_PBcfg.c	   113      ((uint32)(TERM) << (uint32)2) | ((uint32)(LRTXERM) << (uint32)3) |           \ 
; ..\appl\GenData\src\Port_PBcfg.c	   114      ((uint32)(LVDSM) << (uint32)6) |((uint32)(PS) << (uint32)7) |                \ 
; ..\appl\GenData\src\Port_PBcfg.c	   115      ((uint32)(TEN_CTRL) << (uint32)8) |                                          \ 
; ..\appl\GenData\src\Port_PBcfg.c	   116      ((uint32)(TX_EN) << (uint32)9) |((uint32)(VIDFFADJ) << (uint32)10) |         \ 
; ..\appl\GenData\src\Port_PBcfg.c	   117      ((uint32)(VOSDYN) << (uint32)12) | ((uint32)(VOSEXT) << (uint32)13)|         \ 
; ..\appl\GenData\src\Port_PBcfg.c	   118      ((uint32)(TX_PD) << (uint32)14) | ((uint32)(TX_PWDPD) << (uint32)15)         \ 
; ..\appl\GenData\src\Port_PBcfg.c	   119      ))
; ..\appl\GenData\src\Port_PBcfg.c	   120  
; ..\appl\GenData\src\Port_PBcfg.c	   121  /*******************************************************************************
; ..\appl\GenData\src\Port_PBcfg.c	   122  **                      Global Constant Definitions                           **
; ..\appl\GenData\src\Port_PBcfg.c	   123  *******************************************************************************/
; ..\appl\GenData\src\Port_PBcfg.c	   124  
; ..\appl\GenData\src\Port_PBcfg.c	   125  #define PORT_START_SEC_CONFIG_DATA_ASIL_B_GLOBAL_UNSPECIFIED
; ..\appl\GenData\src\Port_PBcfg.c	   126  /* MISRA2012_RULE_4_10_JUSTIFICATION: To be compliant with autosar guidelines
; ..\appl\GenData\src\Port_PBcfg.c	   127  Port_Memmap.h header is included without safegaurd.*/
; ..\appl\GenData\src\Port_PBcfg.c	   128  #include "Port_MemMap.h"
; ..\appl\GenData\src\Port_PBcfg.c	   129  /*******************************************************************************
; ..\appl\GenData\src\Port_PBcfg.c	   130  **                      Configuration Options                                 **
; ..\appl\GenData\src\Port_PBcfg.c	   131  *******************************************************************************/
; ..\appl\GenData\src\Port_PBcfg.c	   132  /*
; ..\appl\GenData\src\Port_PBcfg.c	   133  Container : PortPinConfiguration
; ..\appl\GenData\src\Port_PBcfg.c	   134  */
; ..\appl\GenData\src\Port_PBcfg.c	   135  /* Macros to define pin Default Input Output control value */
; ..\appl\GenData\src\Port_PBcfg.c	   136  #define  PORT_PIN_DEFAULT                   (0x10U)
; ..\appl\GenData\src\Port_PBcfg.c	   137  /*
; ..\appl\GenData\src\Port_PBcfg.c	   138  Configuration Options: Physical pin level
; ..\appl\GenData\src\Port_PBcfg.c	   139  -LOW  (Low Volatage Level)
; ..\appl\GenData\src\Port_PBcfg.c	   140  -HIGH (High Voltage Level)
; ..\appl\GenData\src\Port_PBcfg.c	   141  */
; ..\appl\GenData\src\Port_PBcfg.c	   142  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   143  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   144  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   145  #define PORT_PIN_LEVEL_LOW    (0x00U)
; ..\appl\GenData\src\Port_PBcfg.c	   146  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   147  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   148  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   149  #define PORT_PIN_LEVEL_HIGH   (0x01U)
; ..\appl\GenData\src\Port_PBcfg.c	   150  /*
; ..\appl\GenData\src\Port_PBcfg.c	   151  Configuration Options: Pin input pull resistor
; ..\appl\GenData\src\Port_PBcfg.c	   152  -NO PULL
; ..\appl\GenData\src\Port_PBcfg.c	   153  -PULL DOWN
; ..\appl\GenData\src\Port_PBcfg.c	   154  -PULL UP
; ..\appl\GenData\src\Port_PBcfg.c	   155  */
; ..\appl\GenData\src\Port_PBcfg.c	   156  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   157  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   158  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   159  #define PORT_PIN_IN_PULL_UP     (0x10U)
; ..\appl\GenData\src\Port_PBcfg.c	   160  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   161  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   162  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   163  #define PORT_PIN_IN_PULL_DOWN   (0x08U)
; ..\appl\GenData\src\Port_PBcfg.c	   164  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   165  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   166  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   167  #define PORT_PIN_IN_NO_PULL     (0x00U)
; ..\appl\GenData\src\Port_PBcfg.c	   168  /*
; ..\appl\GenData\src\Port_PBcfg.c	   169  Configuration Options: Pin driver strength
; ..\appl\GenData\src\Port_PBcfg.c	   170  */
; ..\appl\GenData\src\Port_PBcfg.c	   171  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   172  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   173  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   174  #define RFAST_PORT_PIN_STRONG_DRIVER_SHARP_EDGE  (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   175  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   176  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   177  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   178  #define RFAST_PORT_PIN_STRONG_DRIVER_MEDIUM_EDGE (0x1U)
; ..\appl\GenData\src\Port_PBcfg.c	   179  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   180  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   181  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   182  #define RFAST_PORT_PIN_MEDIUM_DRIVER             (0x2U)
; ..\appl\GenData\src\Port_PBcfg.c	   183  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   184  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   185  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   186  #define RFAST_PORT_PIN_RGMII_DRIVER              (0x3U)
; ..\appl\GenData\src\Port_PBcfg.c	   187  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   188  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   189  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   190  #define RFAST_PORT_PIN_DEFAULT_DRIVER            (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   191  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   192  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   193  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   194  #define FAST_PORT_PIN_STRONG_DRIVER_SHARP_EDGE  (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   195  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   196  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   197  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   198  #define FAST_PORT_PIN_STRONG_DRIVER_MEDIUM_EDGE (0x1U)
; ..\appl\GenData\src\Port_PBcfg.c	   199  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   200  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   201  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   202  #define FAST_PORT_PIN_MEDIUM_DRIVER             (0x2U)
; ..\appl\GenData\src\Port_PBcfg.c	   203  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   204  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   205  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   206  #define FAST_PORT_PIN_DEFAULT_DRIVER            (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   207  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   208  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   209  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   210  #define SLOW_PORT_PIN_MEDIUM_DRIVER_SHARP_EDGE  (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   211  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   212  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   213  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   214  #define SLOW_PORT_PIN_MEDIUM_DRIVER             (0x1U)
; ..\appl\GenData\src\Port_PBcfg.c	   215  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   216  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   217  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   218  #define SLOW_PORT_PIN_DEFAULT_DRIVER            (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   219  /* Pin driver strength value for the non available pins*/
; ..\appl\GenData\src\Port_PBcfg.c	   220  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   221  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   222  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   223  #define  PORT_PIN_PAD_STRENGTH_DEFAULT      (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   224  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   225  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   226  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   227  #define  PORT_PIN_PAD_LEVEL_DEFAULT         (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   228  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   229  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   230  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   231  #define  PORT_PIN_PAD_DEFAULT               (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   232  /*
; ..\appl\GenData\src\Port_PBcfg.c	   233  Configuration Options: Pin output characteristics
; ..\appl\GenData\src\Port_PBcfg.c	   234  -PUSHPULL
; ..\appl\GenData\src\Port_PBcfg.c	   235  -OPENDRAIN
; ..\appl\GenData\src\Port_PBcfg.c	   236  */
; ..\appl\GenData\src\Port_PBcfg.c	   237  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   238  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   239  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   240  #define PORT_PIN_OUT_PUSHPULL     (0x00U)
; ..\appl\GenData\src\Port_PBcfg.c	   241  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   242  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   243  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   244  #define PORT_PIN_OUT_OPENDRAIN    (0x40U)
; ..\appl\GenData\src\Port_PBcfg.c	   245  /*
; ..\appl\GenData\src\Port_PBcfg.c	   246  Configuration Options: Pin Pad Level
; ..\appl\GenData\src\Port_PBcfg.c	   247  */
; ..\appl\GenData\src\Port_PBcfg.c	   248  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   249  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   250  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   251  #define PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE  (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   252  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   253  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   254  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   255  #define PORT_INPUT_LEVEL_TTL_3_3V       (0xCU)
; ..\appl\GenData\src\Port_PBcfg.c	   256  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   257  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   258  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   259  #define PORT_INPUT_LEVEL_TTL_5_0V       (0x8U)
; ..\appl\GenData\src\Port_PBcfg.c	   260  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   261  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   262  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   263  #define PORT_RGMII_INPUT      (0x03U)
; ..\appl\GenData\src\Port_PBcfg.c	   264  /* For the Px_DISC register value set */
; ..\appl\GenData\src\Port_PBcfg.c	   265  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   266  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   267  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   268  #define PORT_PIN_ANALOG_INPUT_ENABLE  (0x1U)
; ..\appl\GenData\src\Port_PBcfg.c	   269  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   270  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   271  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   272  #define PORT_PIN_ANALOG_INPUT_DISABLE (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   273  /* For PCSR register */
; ..\appl\GenData\src\Port_PBcfg.c	   274  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   275  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   276  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   277  #define PORT_PCSR_ENABLE  (0x1U)
; ..\appl\GenData\src\Port_PBcfg.c	   278  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   279  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   280  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   281  #define PORT_PCSR_DISABLE (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   282  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   283  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   284  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   285  #define PORT_PCSR_DEFAULT   (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   286  /* For Pn_LPCR registers wrt LVDSH pads */
; ..\appl\GenData\src\Port_PBcfg.c	   287  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   288  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   289  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   290  #define PORT_LVDS_PORT_CONTROLLED           (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   291  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   292  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   293  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   294  #define PORT_LVDS_HSCT_CONTROLLED           (0x1U)
; ..\appl\GenData\src\Port_PBcfg.c	   295  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   296  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   297  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   298  #define PORT_LVDS_ENABLE                    (0x1U)
; ..\appl\GenData\src\Port_PBcfg.c	   299  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   300  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   301  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   302  #define PORT_LVDS_DISABLE                   (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   303  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   304  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   305  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   306  #define PORT_LVDS_INTERNAL_TERMINATION      (0x1U)
; ..\appl\GenData\src\Port_PBcfg.c	   307  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   308  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   309  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   310  #define PORT_LVDS_EXTERNAL_TERMINATION      (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   311  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   312  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   313  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   314  #define PORT_LVDS_POLY_RESISTOR_TERM        (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   315  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   316  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   317  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   318  #define PORT_LVDS_LVDSM                     (0x1U)
; ..\appl\GenData\src\Port_PBcfg.c	   319  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   320  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   321  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   322  #define PORT_LVDS_LVDSH                     (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   323  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   324  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   325  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   326  #define PAD_SUPPLY_3_3V                     (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   327  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   328  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   329  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   330  #define PAD_SUPPLY_5_0V                    (0x1U)
; ..\appl\GenData\src\Port_PBcfg.c	   331  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   332  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   333  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   334  #define PORT_LVDS_LVDS_VDIFF_ADJ            (0x1U)
; ..\appl\GenData\src\Port_PBcfg.c	   335  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   336  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   337  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   338  #define PORT_LVDS_VOSDYN                    (0x1U)
; ..\appl\GenData\src\Port_PBcfg.c	   339  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   340  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   341  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   342  #define PORT_LVDS_VOSEXT                    (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   343  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   344  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   345  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   346  #define PORT_LVDS_POWER_DOWN                (0x1U)
; ..\appl\GenData\src\Port_PBcfg.c	   347  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   348  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   349  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   350  #define PORT_LVDS_TX_PWDPD_ENABLE           (0x1U)
; ..\appl\GenData\src\Port_PBcfg.c	   351  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   352  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   353  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   354  #define PORT_LVDS_TX_PWDPD_DISABLE          (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   355  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\appl\GenData\src\Port_PBcfg.c	   356  structures for generation values for structure members. The use of the macros
; ..\appl\GenData\src\Port_PBcfg.c	   357  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\appl\GenData\src\Port_PBcfg.c	   358  #define PORT_LVDS_DEFAULT                   (0x0U)
; ..\appl\GenData\src\Port_PBcfg.c	   359  /******************************************************************************/
; ..\appl\GenData\src\Port_PBcfg.c	   360      
; ..\appl\GenData\src\Port_PBcfg.c	   361      
; ..\appl\GenData\src\Port_PBcfg.c	   362  static const Port_n_ConfigType Port_kConfiguration[] =
; ..\appl\GenData\src\Port_PBcfg.c	   363  {
; ..\appl\GenData\src\Port_PBcfg.c	   364    /*                              Port0                       */
; ..\appl\GenData\src\Port_PBcfg.c	   365    {
; ..\appl\GenData\src\Port_PBcfg.c	   366      {
; ..\appl\GenData\src\Port_PBcfg.c	   367      
; ..\appl\GenData\src\Port_PBcfg.c	   368      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   369      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   370      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   371      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   372      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	   373      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   374      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   375      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   376      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	   377      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   378      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   379      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   380      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	   381      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   382      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   383      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   384      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	   385      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   386      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   387      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   388      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	   389      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   390      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   391      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   392      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	   393      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   394      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   395      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   396      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	   397      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   398      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   399      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   400      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	   401      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   402      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   403      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   404      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	   405      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   406      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   407      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   408      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	   409      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   410      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   411      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   412      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	   413      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   414      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   415      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   416      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	   417      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   418      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   419      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   420      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	   421      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   422      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   423      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   424      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	   425      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   426      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   427      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   428      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	   429      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   430      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   431      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   432      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	   433  
; ..\appl\GenData\src\Port_PBcfg.c	   434      },
; ..\appl\GenData\src\Port_PBcfg.c	   435      {
; ..\appl\GenData\src\Port_PBcfg.c	   436      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   437        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	   438        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	   439        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	   440        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	   441        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	   442        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	   443        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	   444        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	   445        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	   446        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	   447        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	   448        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	   449        PORT_PIN_LEVEL_LOW,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	   450        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	   451        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	   452        PORT_PIN_LEVEL_LOW,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	   453        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	   454      },
; ..\appl\GenData\src\Port_PBcfg.c	   455      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   456      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	   457        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	   458        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	   459        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	   460        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	   461        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	   462        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	   463        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	   464        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	   465                    ),
; ..\appl\GenData\src\Port_PBcfg.c	   466      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   467      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	   468        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	   469        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	   470        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	   471        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	   472        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	   473        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	   474        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	   475        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	   476                    ),
; ..\appl\GenData\src\Port_PBcfg.c	   477      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   478        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	   479        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	   480        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	   481        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	   482        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	   483        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	   484        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	   485        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	   486        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	   487        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	   488        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	   489        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	   490        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	   491        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	   492        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	   493        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	   494        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	   495  
; ..\appl\GenData\src\Port_PBcfg.c	   496      }
; ..\appl\GenData\src\Port_PBcfg.c	   497    },
; ..\appl\GenData\src\Port_PBcfg.c	   498    /*                              Port1                       */
; ..\appl\GenData\src\Port_PBcfg.c	   499    {
; ..\appl\GenData\src\Port_PBcfg.c	   500      {
; ..\appl\GenData\src\Port_PBcfg.c	   501      
; ..\appl\GenData\src\Port_PBcfg.c	   502      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   503      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   504      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   505      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   506      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	   507      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   508      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   509      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   510      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	   511      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   512      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   513      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   514      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	   515      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   516      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   517      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   518      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	   519      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   520      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   521      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   522      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	   523      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   524      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   525      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   526      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	   527      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   528      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   529      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   530      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	   531      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   532      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   533      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   534      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	   535      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   536      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   537      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   538      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	   539      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   540      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   541      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   542      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	   543      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   544      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   545      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   546      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	   547      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   548      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   549      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   550      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	   551      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   552      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   553      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   554      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	   555      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   556      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   557      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   558      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	   559      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   560      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   561      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   562      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	   563      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   564      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   565      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   566      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	   567  
; ..\appl\GenData\src\Port_PBcfg.c	   568      },
; ..\appl\GenData\src\Port_PBcfg.c	   569      {
; ..\appl\GenData\src\Port_PBcfg.c	   570      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   571        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	   572        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	   573        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	   574        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	   575        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	   576        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	   577        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	   578        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	   579        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	   580        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	   581        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	   582        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	   583        PORT_PIN_LEVEL_LOW,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	   584        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	   585        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	   586        PORT_PIN_LEVEL_LOW,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	   587        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	   588      },
; ..\appl\GenData\src\Port_PBcfg.c	   589      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   590      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	   591        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	   592        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	   593        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	   594        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	   595        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	   596        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	   597        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	   598        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	   599                    ),
; ..\appl\GenData\src\Port_PBcfg.c	   600      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   601      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	   602        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	   603        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	   604        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	   605        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	   606        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	   607        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	   608        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	   609        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	   610                    ),
; ..\appl\GenData\src\Port_PBcfg.c	   611      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   612        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	   613        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	   614        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	   615        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	   616        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	   617        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	   618        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	   619        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	   620        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	   621        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	   622        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	   623        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	   624        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	   625        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	   626        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	   627        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	   628        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	   629  
; ..\appl\GenData\src\Port_PBcfg.c	   630      }
; ..\appl\GenData\src\Port_PBcfg.c	   631    },
; ..\appl\GenData\src\Port_PBcfg.c	   632    /*                              Port2                       */
; ..\appl\GenData\src\Port_PBcfg.c	   633    {
; ..\appl\GenData\src\Port_PBcfg.c	   634      {
; ..\appl\GenData\src\Port_PBcfg.c	   635      
; ..\appl\GenData\src\Port_PBcfg.c	   636      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   637      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   638      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   639      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   640      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	   641      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   642      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   643      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   644      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	   645      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   646      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   647      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   648      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	   649      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   650      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   651      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   652      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	   653      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   654      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   655      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   656      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	   657      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   658      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   659      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   660      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	   661      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   662      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   663      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   664      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	   665      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   666      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   667      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   668      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	   669      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   670      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   671      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   672      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	   673      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   674      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   675      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   676      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	   677      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   678      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   679      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   680      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	   681      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   682      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   683      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   684      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	   685      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   686      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   687      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   688      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	   689      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   690      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   691      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   692      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	   693      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   694      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   695      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   696      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	   697      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   698      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   699      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   700      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	   701  
; ..\appl\GenData\src\Port_PBcfg.c	   702      },
; ..\appl\GenData\src\Port_PBcfg.c	   703      {
; ..\appl\GenData\src\Port_PBcfg.c	   704      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   705        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	   706        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	   707        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	   708        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	   709        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	   710        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	   711        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	   712        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	   713        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	   714        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	   715        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	   716        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	   717        PORT_PIN_LEVEL_LOW,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	   718        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	   719        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	   720        PORT_PIN_LEVEL_LOW,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	   721        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	   722      },
; ..\appl\GenData\src\Port_PBcfg.c	   723      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   724      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	   725        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	   726        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	   727        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	   728        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	   729        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	   730        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	   731        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	   732        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	   733                    ),
; ..\appl\GenData\src\Port_PBcfg.c	   734      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   735      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	   736        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	   737        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	   738        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	   739        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	   740        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	   741        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	   742        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	   743        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	   744                    ),
; ..\appl\GenData\src\Port_PBcfg.c	   745      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   746        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	   747        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	   748        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	   749        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	   750        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	   751        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	   752        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	   753        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	   754        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	   755        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	   756        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	   757        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	   758        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	   759        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	   760        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	   761        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	   762        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	   763  
; ..\appl\GenData\src\Port_PBcfg.c	   764      }
; ..\appl\GenData\src\Port_PBcfg.c	   765    },
; ..\appl\GenData\src\Port_PBcfg.c	   766    /*                              Port10                       */
; ..\appl\GenData\src\Port_PBcfg.c	   767    {
; ..\appl\GenData\src\Port_PBcfg.c	   768      {
; ..\appl\GenData\src\Port_PBcfg.c	   769      
; ..\appl\GenData\src\Port_PBcfg.c	   770      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   771      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   772      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   773      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   774      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	   775      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   776      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   777      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   778      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	   779      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   780      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   781      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   782      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	   783      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   784      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   785      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   786      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	   787      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   788      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   789      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   790      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	   791      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   792      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   793      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   794      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	   795      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   796      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   797      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   798      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	   799      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   800      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   801      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   802      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	   803      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   804      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   805      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   806      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	   807      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   808      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   809      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   810      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	   811      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   812      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   813      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   814      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	   815      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   816      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   817      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   818      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	   819      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	   820      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   821      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   822      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   823      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	   824      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   825      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   826      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   827      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	   828      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   829      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   830      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   831      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	   832  
; ..\appl\GenData\src\Port_PBcfg.c	   833      },
; ..\appl\GenData\src\Port_PBcfg.c	   834      {
; ..\appl\GenData\src\Port_PBcfg.c	   835      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   836        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	   837        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	   838        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	   839        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	   840        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	   841        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	   842        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	   843        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	   844        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	   845        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	   846        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	   847        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	   848        0U,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	   849        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	   850        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	   851        PORT_PIN_LEVEL_LOW,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	   852        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	   853      },
; ..\appl\GenData\src\Port_PBcfg.c	   854      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   855      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	   856        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	   857        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	   858        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	   859        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	   860        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	   861        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	   862        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	   863        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	   864                    ),
; ..\appl\GenData\src\Port_PBcfg.c	   865      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   866      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	   867        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	   868        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	   869        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	   870        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	   871        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	   872        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	   873        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	   874        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	   875                    ),
; ..\appl\GenData\src\Port_PBcfg.c	   876      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   877        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	   878        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	   879        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	   880        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	   881        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	   882        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	   883        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	   884        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	   885        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	   886        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	   887        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	   888        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	   889        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	   890        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	   891        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	   892        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	   893        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	   894  
; ..\appl\GenData\src\Port_PBcfg.c	   895      }
; ..\appl\GenData\src\Port_PBcfg.c	   896    },
; ..\appl\GenData\src\Port_PBcfg.c	   897    /*                              Port11                       */
; ..\appl\GenData\src\Port_PBcfg.c	   898    {
; ..\appl\GenData\src\Port_PBcfg.c	   899      {
; ..\appl\GenData\src\Port_PBcfg.c	   900      
; ..\appl\GenData\src\Port_PBcfg.c	   901      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   902      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   903      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   904      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   905      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	   906      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   907      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   908      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   909      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	   910      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   911      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   912      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   913      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	   914      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   915      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   916      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   917      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	   918      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   919      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   920      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   921      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	   922      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   923      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   924      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   925      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	   926      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   927      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   928      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   929      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	   930      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   931      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   932      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   933      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	   934      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   935      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   936      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   937      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	   938      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   939      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   940      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   941      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	   942      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   943      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   944      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   945      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	   946      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   947      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   948      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   949      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	   950      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   951      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   952      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   953      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	   954      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   955      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   956      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   957      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	   958      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   959      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   960      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   961      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	   962      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	   963      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	   964      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	   965      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	   966  
; ..\appl\GenData\src\Port_PBcfg.c	   967      },
; ..\appl\GenData\src\Port_PBcfg.c	   968      {
; ..\appl\GenData\src\Port_PBcfg.c	   969      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   970        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	   971        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	   972        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	   973        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	   974        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	   975        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	   976        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	   977        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	   978        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	   979        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	   980        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	   981        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	   982        PORT_PIN_LEVEL_LOW,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	   983        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	   984        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	   985        PORT_PIN_LEVEL_LOW,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	   986        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	   987      },
; ..\appl\GenData\src\Port_PBcfg.c	   988      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	   989      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	   990        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	   991        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	   992        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	   993        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	   994        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	   995        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	   996        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	   997        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	   998                    ),
; ..\appl\GenData\src\Port_PBcfg.c	   999      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1000      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  1001        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1002        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  1003        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  1004        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  1005        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  1006        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  1007        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  1008        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  1009                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  1010      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1011        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  1012        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  1013        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  1014        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  1015        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  1016        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  1017        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  1018        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  1019        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  1020        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  1021        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  1022        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  1023        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  1024        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  1025        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  1026        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  1027        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  1028  
; ..\appl\GenData\src\Port_PBcfg.c	  1029      }
; ..\appl\GenData\src\Port_PBcfg.c	  1030    },
; ..\appl\GenData\src\Port_PBcfg.c	  1031    /*                              Port12                       */
; ..\appl\GenData\src\Port_PBcfg.c	  1032    {
; ..\appl\GenData\src\Port_PBcfg.c	  1033      {
; ..\appl\GenData\src\Port_PBcfg.c	  1034      
; ..\appl\GenData\src\Port_PBcfg.c	  1035      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1036      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1037      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1038      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1039      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  1040      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1041      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1042      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1043      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  1044      (PORT_PIN_DEFAULT),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  1045      (PORT_PIN_DEFAULT),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  1046      (PORT_PIN_DEFAULT),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  1047      (PORT_PIN_DEFAULT),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  1048      (PORT_PIN_DEFAULT),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  1049      (PORT_PIN_DEFAULT),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  1050      (PORT_PIN_DEFAULT),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1051      (PORT_PIN_DEFAULT),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  1052      (PORT_PIN_DEFAULT),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  1053      (PORT_PIN_DEFAULT),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  1054      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  1055      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  1056      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  1057      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  1058  
; ..\appl\GenData\src\Port_PBcfg.c	  1059      },
; ..\appl\GenData\src\Port_PBcfg.c	  1060      {
; ..\appl\GenData\src\Port_PBcfg.c	  1061      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1062        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  1063        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  1064        0U,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  1065        0U,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  1066        0U,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  1067        0U,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  1068        0U,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  1069        0U,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  1070        0U,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  1071        0U,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  1072        0U,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  1073        0U,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  1074        0U,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  1075        0U,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  1076        0U,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  1077        0U,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  1078        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  1079      },
; ..\appl\GenData\src\Port_PBcfg.c	  1080      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1081      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  1082        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  1083        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  1084        (PORT_PIN_PAD_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  1085        (PORT_PIN_PAD_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  1086        (PORT_PIN_PAD_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  1087        (PORT_PIN_PAD_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  1088        (PORT_PIN_PAD_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  1089        (PORT_PIN_PAD_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  1090                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  1091      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1092      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  1093        (PORT_PIN_PAD_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1094        (PORT_PIN_PAD_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  1095        (PORT_PIN_PAD_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  1096        (PORT_PIN_PAD_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  1097        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  1098        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  1099        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  1100        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  1101                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  1102      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1103        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  1104        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  1105        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  1106        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  1107        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  1108        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  1109        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  1110        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  1111        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  1112        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  1113        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  1114        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  1115        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  1116        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  1117        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  1118        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  1119        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  1120  
; ..\appl\GenData\src\Port_PBcfg.c	  1121      }
; ..\appl\GenData\src\Port_PBcfg.c	  1122    },
; ..\appl\GenData\src\Port_PBcfg.c	  1123    /*                              Port13                       */
; ..\appl\GenData\src\Port_PBcfg.c	  1124    {
; ..\appl\GenData\src\Port_PBcfg.c	  1125      {
; ..\appl\GenData\src\Port_PBcfg.c	  1126      
; ..\appl\GenData\src\Port_PBcfg.c	  1127      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1128      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1129      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1130      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1131      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  1132      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1133      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1134      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1135      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  1136      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1137      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1138      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1139      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  1140      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1141      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1142      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1143      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  1144      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1145      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1146      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1147      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  1148      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1149      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1150      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1151      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  1152      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1153      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1154      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1155      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  1156      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1157      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1158      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1159      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  1160      (PORT_PIN_DEFAULT),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1161      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1162      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1163      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1164      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  1165      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1166      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1167      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1168      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  1169      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1170      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1171      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1172      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  1173      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1174      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1175      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1176      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  1177      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1178      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1179      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1180      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  1181      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1182      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1183      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1184      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  1185      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1186      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1187      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1188      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  1189  
; ..\appl\GenData\src\Port_PBcfg.c	  1190      },
; ..\appl\GenData\src\Port_PBcfg.c	  1191      {
; ..\appl\GenData\src\Port_PBcfg.c	  1192      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1193        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  1194        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  1195        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  1196        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  1197        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  1198        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  1199        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  1200        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  1201        0U,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  1202        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  1203        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  1204        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  1205        PORT_PIN_LEVEL_LOW,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  1206        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  1207        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  1208        PORT_PIN_LEVEL_LOW,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  1209        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  1210      },
; ..\appl\GenData\src\Port_PBcfg.c	  1211      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1212      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  1213        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  1214        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  1215        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  1216        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  1217        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  1218        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  1219        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  1220        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  1221                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  1222      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1223      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  1224        (PORT_PIN_PAD_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1225        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  1226        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  1227        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  1228        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  1229        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  1230        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  1231        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  1232                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  1233      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1234        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  1235        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  1236        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  1237        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  1238        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  1239        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  1240        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  1241        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  1242        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  1243        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  1244        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  1245        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  1246        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  1247        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  1248        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  1249        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  1250        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  1251  
; ..\appl\GenData\src\Port_PBcfg.c	  1252      }
; ..\appl\GenData\src\Port_PBcfg.c	  1253    },
; ..\appl\GenData\src\Port_PBcfg.c	  1254    /*                              Port14                       */
; ..\appl\GenData\src\Port_PBcfg.c	  1255    {
; ..\appl\GenData\src\Port_PBcfg.c	  1256      {
; ..\appl\GenData\src\Port_PBcfg.c	  1257      
; ..\appl\GenData\src\Port_PBcfg.c	  1258      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1259      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1260      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1261      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1262      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  1263      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1264      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1265      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1266      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  1267      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1268      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1269      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1270      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  1271      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1272      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1273      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1274      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  1275      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1276      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1277      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1278      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  1279      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1280      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1281      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1282      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  1283      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1284      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1285      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1286      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  1287      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1288      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1289      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1290      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  1291      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1292      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1293      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1294      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1295      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1296      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1297      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1298      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  1299      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1300      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1301      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1302      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  1303      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1304      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1305      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1306      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  1307      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1308      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1309      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1310      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  1311      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1312      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1313      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1314      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  1315      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1316      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1317      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1318      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  1319      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1320      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1321      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1322      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  1323  
; ..\appl\GenData\src\Port_PBcfg.c	  1324      },
; ..\appl\GenData\src\Port_PBcfg.c	  1325      {
; ..\appl\GenData\src\Port_PBcfg.c	  1326      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1327        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  1328        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  1329        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  1330        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  1331        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  1332        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  1333        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  1334        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  1335        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  1336        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  1337        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  1338        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  1339        PORT_PIN_LEVEL_LOW,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  1340        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  1341        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  1342        PORT_PIN_LEVEL_LOW,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  1343        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  1344      },
; ..\appl\GenData\src\Port_PBcfg.c	  1345      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1346      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  1347        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  1348        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  1349        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  1350        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  1351        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  1352        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  1353        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  1354        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  1355                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  1356      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1357      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  1358        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1359        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  1360        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  1361        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  1362        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  1363        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  1364        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  1365        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  1366                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  1367      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1368        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  1369        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  1370        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  1371        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  1372        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  1373        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  1374        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  1375        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  1376        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  1377        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  1378        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  1379        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  1380        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  1381        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  1382        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  1383        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  1384        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  1385  
; ..\appl\GenData\src\Port_PBcfg.c	  1386      }
; ..\appl\GenData\src\Port_PBcfg.c	  1387    },
; ..\appl\GenData\src\Port_PBcfg.c	  1388    /*                              Port15                       */
; ..\appl\GenData\src\Port_PBcfg.c	  1389    {
; ..\appl\GenData\src\Port_PBcfg.c	  1390      {
; ..\appl\GenData\src\Port_PBcfg.c	  1391      
; ..\appl\GenData\src\Port_PBcfg.c	  1392      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1393      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1394      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1395      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1396      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  1397      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1398      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1399      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1400      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  1401      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1402      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1403      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1404      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  1405      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1406      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1407      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1408      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  1409      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1410      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1411      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1412      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  1413      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1414      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1415      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1416      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  1417      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1418      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1419      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1420      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  1421      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1422      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1423      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1424      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  1425      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1426      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1427      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1428      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1429      (PORT_PIN_DEFAULT),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  1430      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1431      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1432      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1433      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  1434      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1435      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1436      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1437      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  1438      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1439      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1440      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1441      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  1442      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1443      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1444      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1445      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  1446      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1447      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1448      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1449      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  1450      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1451      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1452      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1453      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  1454  
; ..\appl\GenData\src\Port_PBcfg.c	  1455      },
; ..\appl\GenData\src\Port_PBcfg.c	  1456      {
; ..\appl\GenData\src\Port_PBcfg.c	  1457      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1458        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  1459        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  1460        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  1461        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  1462        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  1463        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  1464        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  1465        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  1466        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  1467        0U,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  1468        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  1469        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  1470        PORT_PIN_LEVEL_LOW,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  1471        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  1472        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  1473        PORT_PIN_LEVEL_LOW,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  1474        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  1475      },
; ..\appl\GenData\src\Port_PBcfg.c	  1476      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1477      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  1478        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  1479        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  1480        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  1481        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  1482        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  1483        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  1484        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  1485        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  1486                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  1487      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1488      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  1489        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1490        (PORT_PIN_PAD_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  1491        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  1492        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  1493        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  1494        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  1495        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  1496        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  1497                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  1498      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1499        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  1500        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  1501        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  1502        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  1503        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  1504        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  1505        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  1506        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  1507        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  1508        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  1509        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  1510        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  1511        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  1512        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  1513        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  1514        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  1515        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  1516  
; ..\appl\GenData\src\Port_PBcfg.c	  1517      }
; ..\appl\GenData\src\Port_PBcfg.c	  1518    },
; ..\appl\GenData\src\Port_PBcfg.c	  1519    /*                              Port20                       */
; ..\appl\GenData\src\Port_PBcfg.c	  1520    {
; ..\appl\GenData\src\Port_PBcfg.c	  1521      {
; ..\appl\GenData\src\Port_PBcfg.c	  1522      
; ..\appl\GenData\src\Port_PBcfg.c	  1523      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1524      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1525      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1526      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1527      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  1528      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1529      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1530      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1531      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  1532      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1533      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1534      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1535      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  1536      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1537      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1538      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1539      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  1540      (PORT_PIN_DEFAULT),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  1541      (PORT_PIN_DEFAULT),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  1542      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1543      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1544      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1545      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  1546      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1547      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1548      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1549      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  1550      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1551      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1552      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1553      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT5),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1554      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1555      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1556      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1557      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  1558      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1559      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1560      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1561      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  1562      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1563      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1564      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1565      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  1566      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1567      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1568      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1569      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  1570      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1571      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1572      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1573      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  1574      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1575      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1576      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1577      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  1578      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  1579  
; ..\appl\GenData\src\Port_PBcfg.c	  1580      },
; ..\appl\GenData\src\Port_PBcfg.c	  1581      {
; ..\appl\GenData\src\Port_PBcfg.c	  1582      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1583        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  1584        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  1585        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  1586        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  1587        0U,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  1588        0U,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  1589        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  1590        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  1591        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  1592        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  1593        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  1594        PORT_PIN_LEVEL_HIGH,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  1595        PORT_PIN_LEVEL_HIGH,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  1596        PORT_PIN_LEVEL_HIGH,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  1597        PORT_PIN_LEVEL_HIGH,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  1598        0U,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  1599        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  1600      },
; ..\appl\GenData\src\Port_PBcfg.c	  1601      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1602      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  1603        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  1604        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  1605        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  1606        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  1607        (PORT_PIN_PAD_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  1608        (PORT_PIN_PAD_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  1609        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  1610        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  1611                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  1612      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1613      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  1614        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1615        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  1616        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  1617        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  1618        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  1619        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  1620        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  1621        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  1622                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  1623      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1624        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  1625        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  1626        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  1627        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  1628        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  1629        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  1630        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  1631        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  1632        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  1633        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  1634        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  1635        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  1636        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  1637        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  1638        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  1639        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  1640        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  1641  
; ..\appl\GenData\src\Port_PBcfg.c	  1642      }
; ..\appl\GenData\src\Port_PBcfg.c	  1643    },
; ..\appl\GenData\src\Port_PBcfg.c	  1644    /*                              Port21                       */
; ..\appl\GenData\src\Port_PBcfg.c	  1645    {
; ..\appl\GenData\src\Port_PBcfg.c	  1646      {
; ..\appl\GenData\src\Port_PBcfg.c	  1647      
; ..\appl\GenData\src\Port_PBcfg.c	  1648      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1649      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1650      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1651      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1652      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  1653      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1654      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1655      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1656      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  1657      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1658      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1659      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1660      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  1661      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1662      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1663      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1664      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  1665      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1666      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1667      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1668      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  1669      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1670      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1671      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1672      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  1673      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1674      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1675      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1676      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  1677      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1678      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1679      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1680      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  1681      (PORT_PIN_DEFAULT),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1682      (PORT_PIN_DEFAULT),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  1683      (PORT_PIN_DEFAULT),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  1684      (PORT_PIN_DEFAULT),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  1685      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  1686      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  1687      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  1688      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  1689  
; ..\appl\GenData\src\Port_PBcfg.c	  1690      },
; ..\appl\GenData\src\Port_PBcfg.c	  1691      {
; ..\appl\GenData\src\Port_PBcfg.c	  1692      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1693        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  1694        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  1695        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  1696        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  1697        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  1698        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  1699        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  1700        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  1701        0U,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  1702        0U,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  1703        0U,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  1704        0U,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  1705        0U,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  1706        0U,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  1707        0U,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  1708        0U,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  1709        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  1710      },
; ..\appl\GenData\src\Port_PBcfg.c	  1711      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1712      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  1713        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  1714        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  1715        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  1716        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  1717        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  1718        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  1719        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  1720        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  1721                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  1722      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1723      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  1724        (PORT_PIN_PAD_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1725        (PORT_PIN_PAD_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  1726        (PORT_PIN_PAD_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  1727        (PORT_PIN_PAD_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  1728        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  1729        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  1730        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  1731        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  1732                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  1733      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1734        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  1735        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  1736        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  1737        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  1738        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  1739        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  1740        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  1741        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  1742        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  1743        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  1744        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  1745        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  1746        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  1747        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  1748        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  1749        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  1750        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  1751  
; ..\appl\GenData\src\Port_PBcfg.c	  1752      }
; ..\appl\GenData\src\Port_PBcfg.c	  1753    },
; ..\appl\GenData\src\Port_PBcfg.c	  1754    /*                              Port22                       */
; ..\appl\GenData\src\Port_PBcfg.c	  1755    {
; ..\appl\GenData\src\Port_PBcfg.c	  1756      {
; ..\appl\GenData\src\Port_PBcfg.c	  1757      
; ..\appl\GenData\src\Port_PBcfg.c	  1758      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1759      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1760      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1761      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1762      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  1763      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1764      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1765      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1766      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  1767      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1768      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1769      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1770      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  1771      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1772      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1773      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1774      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  1775      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1776      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1777      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1778      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  1779      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1780      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1781      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1782      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  1783      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1784      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1785      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1786      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  1787      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1788      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1789      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1790      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  1791      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1792      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1793      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1794      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1795      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1796      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1797      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1798      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  1799      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1800      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1801      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1802      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  1803      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1804      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1805      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1806      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  1807      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  1808      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  1809      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  1810      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  1811  
; ..\appl\GenData\src\Port_PBcfg.c	  1812      },
; ..\appl\GenData\src\Port_PBcfg.c	  1813      {
; ..\appl\GenData\src\Port_PBcfg.c	  1814      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1815        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  1816        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  1817        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  1818        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  1819        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  1820        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  1821        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  1822        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  1823        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  1824        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  1825        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  1826        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  1827        0U,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  1828        0U,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  1829        0U,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  1830        0U,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  1831        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  1832      },
; ..\appl\GenData\src\Port_PBcfg.c	  1833      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1834      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  1835        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  1836        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  1837        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  1838        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  1839        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  1840        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  1841        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  1842        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  1843                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  1844      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1845      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  1846        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1847        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  1848        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  1849        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  1850        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  1851        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  1852        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  1853        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  1854                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  1855      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1856        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  1857        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  1858        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  1859        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  1860        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  1861        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  1862        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  1863        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  1864        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  1865        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  1866        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  1867        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  1868        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  1869        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  1870        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  1871        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  1872        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  1873  
; ..\appl\GenData\src\Port_PBcfg.c	  1874      }
; ..\appl\GenData\src\Port_PBcfg.c	  1875    },
; ..\appl\GenData\src\Port_PBcfg.c	  1876    /*                              Port23                       */
; ..\appl\GenData\src\Port_PBcfg.c	  1877    {
; ..\appl\GenData\src\Port_PBcfg.c	  1878      {
; ..\appl\GenData\src\Port_PBcfg.c	  1879      
; ..\appl\GenData\src\Port_PBcfg.c	  1880      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1881      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1882      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1883      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1884      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  1885      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1886      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1887      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1888      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  1889      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1890      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1891      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1892      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  1893      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1894      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1895      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1896      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  1897      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1898      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1899      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1900      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  1901      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1902      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1903      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1904      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  1905      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1906      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1907      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1908      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  1909      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1910      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1911      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1912      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  1913      (PORT_PIN_DEFAULT),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1914      (PORT_PIN_DEFAULT),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  1915      (PORT_PIN_DEFAULT),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  1916      (PORT_PIN_DEFAULT),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  1917      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  1918      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  1919      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  1920      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  1921  
; ..\appl\GenData\src\Port_PBcfg.c	  1922      },
; ..\appl\GenData\src\Port_PBcfg.c	  1923      {
; ..\appl\GenData\src\Port_PBcfg.c	  1924      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1925        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  1926        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  1927        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  1928        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  1929        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  1930        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  1931        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  1932        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  1933        0U,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  1934        0U,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  1935        0U,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  1936        0U,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  1937        0U,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  1938        0U,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  1939        0U,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  1940        0U,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  1941        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  1942      },
; ..\appl\GenData\src\Port_PBcfg.c	  1943      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1944      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  1945        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  1946        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  1947        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  1948        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  1949        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  1950        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  1951        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  1952        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  1953                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  1954      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1955      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  1956        (PORT_PIN_PAD_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1957        (PORT_PIN_PAD_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  1958        (PORT_PIN_PAD_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  1959        (PORT_PIN_PAD_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  1960        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  1961        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  1962        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  1963        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  1964                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  1965      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1966        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  1967        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  1968        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  1969        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  1970        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  1971        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  1972        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  1973        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  1974        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  1975        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  1976        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  1977        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  1978        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  1979        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  1980        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  1981        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  1982        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  1983  
; ..\appl\GenData\src\Port_PBcfg.c	  1984      }
; ..\appl\GenData\src\Port_PBcfg.c	  1985    },
; ..\appl\GenData\src\Port_PBcfg.c	  1986    /*                              Port24                       */
; ..\appl\GenData\src\Port_PBcfg.c	  1987    {
; ..\appl\GenData\src\Port_PBcfg.c	  1988      {
; ..\appl\GenData\src\Port_PBcfg.c	  1989      
; ..\appl\GenData\src\Port_PBcfg.c	  1990      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  1991      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1992      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1993      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1994      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  1995      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  1996      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  1997      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  1998      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  1999      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2000      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2001      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2002      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  2003      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2004      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2005      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2006      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  2007      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2008      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2009      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2010      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  2011      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2012      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2013      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2014      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  2015      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2016      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2017      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2018      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  2019      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2020      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2021      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2022      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  2023      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2024      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2025      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2026      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2027      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2028      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2029      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2030      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  2031      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2032      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2033      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2034      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  2035      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2036      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2037      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2038      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  2039      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2040      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2041      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2042      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  2043      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2044      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2045      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2046      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  2047      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2048      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2049      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2050      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  2051      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2052      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2053      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2054      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  2055  
; ..\appl\GenData\src\Port_PBcfg.c	  2056      },
; ..\appl\GenData\src\Port_PBcfg.c	  2057      {
; ..\appl\GenData\src\Port_PBcfg.c	  2058      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2059        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  2060        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  2061        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  2062        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  2063        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  2064        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  2065        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  2066        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  2067        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  2068        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  2069        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  2070        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  2071        PORT_PIN_LEVEL_LOW,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  2072        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  2073        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  2074        PORT_PIN_LEVEL_LOW,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  2075        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  2076      },
; ..\appl\GenData\src\Port_PBcfg.c	  2077      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2078      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  2079        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  2080        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  2081        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  2082        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  2083        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  2084        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  2085        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  2086        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  2087                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  2088      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2089      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  2090        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2091        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  2092        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  2093        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  2094        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  2095        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  2096        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  2097        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  2098                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  2099      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2100        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  2101        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  2102        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  2103        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  2104        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  2105        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  2106        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  2107        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  2108        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  2109        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  2110        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  2111        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  2112        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  2113        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  2114        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  2115        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  2116        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  2117  
; ..\appl\GenData\src\Port_PBcfg.c	  2118      }
; ..\appl\GenData\src\Port_PBcfg.c	  2119    },
; ..\appl\GenData\src\Port_PBcfg.c	  2120    /*                              Port25                       */
; ..\appl\GenData\src\Port_PBcfg.c	  2121    {
; ..\appl\GenData\src\Port_PBcfg.c	  2122      {
; ..\appl\GenData\src\Port_PBcfg.c	  2123      
; ..\appl\GenData\src\Port_PBcfg.c	  2124      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2125      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2126      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2127      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2128      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  2129      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2130      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2131      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2132      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  2133      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2134      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2135      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2136      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  2137      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2138      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2139      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2140      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  2141      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2142      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2143      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2144      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  2145      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2146      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2147      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2148      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  2149      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2150      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2151      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2152      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  2153      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2154      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2155      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2156      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  2157      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2158      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2159      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2160      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2161      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2162      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2163      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2164      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  2165      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2166      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2167      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2168      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  2169      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2170      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2171      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2172      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  2173      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2174      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2175      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2176      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  2177      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2178      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2179      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2180      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  2181      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2182      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2183      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2184      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  2185      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2186      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2187      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2188      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  2189  
; ..\appl\GenData\src\Port_PBcfg.c	  2190      },
; ..\appl\GenData\src\Port_PBcfg.c	  2191      {
; ..\appl\GenData\src\Port_PBcfg.c	  2192      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2193        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  2194        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  2195        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  2196        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  2197        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  2198        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  2199        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  2200        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  2201        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  2202        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  2203        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  2204        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  2205        PORT_PIN_LEVEL_LOW,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  2206        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  2207        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  2208        PORT_PIN_LEVEL_LOW,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  2209        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  2210      },
; ..\appl\GenData\src\Port_PBcfg.c	  2211      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2212      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  2213        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  2214        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  2215        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  2216        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  2217        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  2218        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  2219        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  2220        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  2221                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  2222      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2223      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  2224        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2225        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  2226        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  2227        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  2228        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  2229        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  2230        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  2231        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  2232                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  2233      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2234        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  2235        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  2236        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  2237        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  2238        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  2239        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  2240        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  2241        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  2242        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  2243        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  2244        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  2245        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  2246        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  2247        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  2248        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  2249        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  2250        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  2251  
; ..\appl\GenData\src\Port_PBcfg.c	  2252      }
; ..\appl\GenData\src\Port_PBcfg.c	  2253    },
; ..\appl\GenData\src\Port_PBcfg.c	  2254    /*                              Port26                       */
; ..\appl\GenData\src\Port_PBcfg.c	  2255    {
; ..\appl\GenData\src\Port_PBcfg.c	  2256      {
; ..\appl\GenData\src\Port_PBcfg.c	  2257      
; ..\appl\GenData\src\Port_PBcfg.c	  2258      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2259      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2260      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2261      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2262      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  2263      (PORT_PIN_DEFAULT),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  2264      (PORT_PIN_DEFAULT),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  2265      (PORT_PIN_DEFAULT),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  2266      (PORT_PIN_DEFAULT),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  2267      (PORT_PIN_DEFAULT),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  2268      (PORT_PIN_DEFAULT),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  2269      (PORT_PIN_DEFAULT),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  2270      (PORT_PIN_DEFAULT),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2271      (PORT_PIN_DEFAULT),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  2272      (PORT_PIN_DEFAULT),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  2273      (PORT_PIN_DEFAULT),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  2274      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  2275      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  2276      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  2277      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  2278  
; ..\appl\GenData\src\Port_PBcfg.c	  2279      },
; ..\appl\GenData\src\Port_PBcfg.c	  2280      {
; ..\appl\GenData\src\Port_PBcfg.c	  2281      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2282        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  2283        0U,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  2284        0U,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  2285        0U,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  2286        0U,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  2287        0U,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  2288        0U,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  2289        0U,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  2290        0U,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  2291        0U,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  2292        0U,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  2293        0U,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  2294        0U,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  2295        0U,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  2296        0U,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  2297        0U,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  2298        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  2299      },
; ..\appl\GenData\src\Port_PBcfg.c	  2300      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2301      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  2302        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  2303        (PORT_PIN_PAD_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  2304        (PORT_PIN_PAD_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  2305        (PORT_PIN_PAD_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  2306        (PORT_PIN_PAD_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  2307        (PORT_PIN_PAD_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  2308        (PORT_PIN_PAD_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  2309        (PORT_PIN_PAD_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  2310                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  2311      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2312      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  2313        (PORT_PIN_PAD_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2314        (PORT_PIN_PAD_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  2315        (PORT_PIN_PAD_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  2316        (PORT_PIN_PAD_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  2317        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  2318        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  2319        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  2320        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  2321                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  2322      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2323        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  2324        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  2325        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  2326        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  2327        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  2328        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  2329        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  2330        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  2331        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  2332        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  2333        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  2334        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  2335        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  2336        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  2337        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  2338        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  2339        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  2340  
; ..\appl\GenData\src\Port_PBcfg.c	  2341      }
; ..\appl\GenData\src\Port_PBcfg.c	  2342    },
; ..\appl\GenData\src\Port_PBcfg.c	  2343    /*                              Port30                       */
; ..\appl\GenData\src\Port_PBcfg.c	  2344    {
; ..\appl\GenData\src\Port_PBcfg.c	  2345      {
; ..\appl\GenData\src\Port_PBcfg.c	  2346      
; ..\appl\GenData\src\Port_PBcfg.c	  2347      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2348      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2349      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2350      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2351      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  2352      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2353      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2354      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2355      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  2356      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2357      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2358      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2359      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  2360      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2361      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2362      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2363      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  2364      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2365      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2366      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2367      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  2368      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2369      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2370      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2371      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  2372      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2373      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2374      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2375      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  2376      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2377      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2378      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2379      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  2380      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2381      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2382      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2383      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2384      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2385      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2386      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2387      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  2388      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2389      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2390      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2391      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  2392      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2393      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2394      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2395      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  2396      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2397      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2398      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2399      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  2400      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2401      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2402      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2403      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  2404      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2405      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2406      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2407      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  2408      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2409      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2410      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2411      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  2412  
; ..\appl\GenData\src\Port_PBcfg.c	  2413      },
; ..\appl\GenData\src\Port_PBcfg.c	  2414      {
; ..\appl\GenData\src\Port_PBcfg.c	  2415      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2416        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  2417        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  2418        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  2419        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  2420        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  2421        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  2422        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  2423        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  2424        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  2425        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  2426        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  2427        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  2428        PORT_PIN_LEVEL_LOW,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  2429        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  2430        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  2431        PORT_PIN_LEVEL_LOW,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  2432        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  2433      },
; ..\appl\GenData\src\Port_PBcfg.c	  2434      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2435      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  2436        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  2437        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  2438        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  2439        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  2440        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  2441        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  2442        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  2443        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  2444                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  2445      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2446      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  2447        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2448        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  2449        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  2450        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  2451        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  2452        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  2453        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  2454        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  2455                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  2456      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2457        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  2458        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  2459        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  2460        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  2461        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  2462        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  2463        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  2464        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  2465        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  2466        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  2467        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  2468        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  2469        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  2470        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  2471        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  2472        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  2473        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  2474  
; ..\appl\GenData\src\Port_PBcfg.c	  2475      }
; ..\appl\GenData\src\Port_PBcfg.c	  2476    },
; ..\appl\GenData\src\Port_PBcfg.c	  2477    /*                              Port31                       */
; ..\appl\GenData\src\Port_PBcfg.c	  2478    {
; ..\appl\GenData\src\Port_PBcfg.c	  2479      {
; ..\appl\GenData\src\Port_PBcfg.c	  2480      
; ..\appl\GenData\src\Port_PBcfg.c	  2481      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2482      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2483      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2484      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2485      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  2486      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2487      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2488      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2489      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  2490      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2491      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2492      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2493      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  2494      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2495      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2496      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2497      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  2498      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2499      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2500      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2501      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  2502      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2503      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2504      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2505      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  2506      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2507      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2508      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2509      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  2510      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2511      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2512      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2513      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  2514      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2515      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2516      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2517      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2518      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2519      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2520      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2521      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  2522      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2523      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2524      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2525      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  2526      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2527      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2528      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2529      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  2530      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2531      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2532      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2533      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  2534      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2535      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2536      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2537      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  2538      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2539      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2540      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2541      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  2542      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2543      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2544      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2545      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  2546  
; ..\appl\GenData\src\Port_PBcfg.c	  2547      },
; ..\appl\GenData\src\Port_PBcfg.c	  2548      {
; ..\appl\GenData\src\Port_PBcfg.c	  2549      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2550        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  2551        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  2552        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  2553        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  2554        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  2555        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  2556        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  2557        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  2558        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  2559        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  2560        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  2561        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  2562        PORT_PIN_LEVEL_LOW,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  2563        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  2564        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  2565        PORT_PIN_LEVEL_LOW,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  2566        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  2567      },
; ..\appl\GenData\src\Port_PBcfg.c	  2568      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2569      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  2570        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  2571        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  2572        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  2573        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  2574        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  2575        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  2576        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  2577        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  2578                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  2579      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2580      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  2581        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2582        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  2583        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  2584        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  2585        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  2586        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  2587        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  2588        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  2589                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  2590      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2591        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  2592        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  2593        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  2594        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  2595        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  2596        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  2597        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  2598        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  2599        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  2600        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  2601        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  2602        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  2603        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  2604        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  2605        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  2606        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  2607        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  2608  
; ..\appl\GenData\src\Port_PBcfg.c	  2609      }
; ..\appl\GenData\src\Port_PBcfg.c	  2610    },
; ..\appl\GenData\src\Port_PBcfg.c	  2611    /*                              Port32                       */
; ..\appl\GenData\src\Port_PBcfg.c	  2612    {
; ..\appl\GenData\src\Port_PBcfg.c	  2613      {
; ..\appl\GenData\src\Port_PBcfg.c	  2614      
; ..\appl\GenData\src\Port_PBcfg.c	  2615      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2616      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2617      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2618      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2619      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  2620      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2621      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2622      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2623      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  2624      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2625      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2626      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2627      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  2628      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2629      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2630      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2631      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  2632      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2633      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2634      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2635      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  2636      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2637      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2638      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2639      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  2640      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2641      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2642      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2643      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  2644      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2645      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2646      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2647      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  2648      (PORT_PIN_DEFAULT),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2649      (PORT_PIN_DEFAULT),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  2650      (PORT_PIN_DEFAULT),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  2651      (PORT_PIN_DEFAULT),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  2652      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  2653      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  2654      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  2655      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  2656  
; ..\appl\GenData\src\Port_PBcfg.c	  2657      },
; ..\appl\GenData\src\Port_PBcfg.c	  2658      {
; ..\appl\GenData\src\Port_PBcfg.c	  2659      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2660        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  2661        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  2662        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  2663        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  2664        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  2665        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  2666        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  2667        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  2668        0U,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  2669        0U,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  2670        0U,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  2671        0U,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  2672        0U,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  2673        0U,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  2674        0U,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  2675        0U,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  2676        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  2677      },
; ..\appl\GenData\src\Port_PBcfg.c	  2678      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2679      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  2680        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  2681        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  2682        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  2683        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  2684        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  2685        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  2686        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  2687        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  2688                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  2689      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2690      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  2691        (PORT_PIN_PAD_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2692        (PORT_PIN_PAD_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  2693        (PORT_PIN_PAD_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  2694        (PORT_PIN_PAD_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  2695        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  2696        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  2697        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  2698        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  2699                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  2700      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2701        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  2702        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  2703        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  2704        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  2705        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  2706        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  2707        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  2708        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  2709        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  2710        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  2711        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  2712        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  2713        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  2714        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  2715        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  2716        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  2717        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  2718  
; ..\appl\GenData\src\Port_PBcfg.c	  2719      }
; ..\appl\GenData\src\Port_PBcfg.c	  2720    },
; ..\appl\GenData\src\Port_PBcfg.c	  2721    /*                              Port33                       */
; ..\appl\GenData\src\Port_PBcfg.c	  2722    {
; ..\appl\GenData\src\Port_PBcfg.c	  2723      {
; ..\appl\GenData\src\Port_PBcfg.c	  2724      
; ..\appl\GenData\src\Port_PBcfg.c	  2725      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2726      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2727      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2728      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2729      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  2730      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2731      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2732      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2733      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  2734      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2735      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2736      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2737      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  2738      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2739      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2740      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2741      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  2742      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2743      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2744      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2745      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  2746      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2747      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2748      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2749      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  2750      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2751      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2752      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2753      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  2754      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2755      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2756      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2757      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  2758      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2759      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2760      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2761      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2762      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2763      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2764      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2765      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  2766      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2767      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2768      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2769      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  2770      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2771      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2772      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2773      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  2774      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2775      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2776      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2777      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  2778      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2779      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2780      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2781      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  2782      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2783      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2784      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2785      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  2786      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2787      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2788      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2789      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  2790  
; ..\appl\GenData\src\Port_PBcfg.c	  2791      },
; ..\appl\GenData\src\Port_PBcfg.c	  2792      {
; ..\appl\GenData\src\Port_PBcfg.c	  2793      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2794        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  2795        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  2796        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  2797        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  2798        PORT_PIN_LEVEL_HIGH,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  2799        PORT_PIN_LEVEL_HIGH,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  2800        PORT_PIN_LEVEL_HIGH,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  2801        PORT_PIN_LEVEL_HIGH,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  2802        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  2803        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  2804        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  2805        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  2806        PORT_PIN_LEVEL_LOW,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  2807        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  2808        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  2809        PORT_PIN_LEVEL_LOW,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  2810        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  2811      },
; ..\appl\GenData\src\Port_PBcfg.c	  2812      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2813      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  2814        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  2815        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  2816        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  2817        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  2818        (PORT_PIN_PAD_LEVEL_DEFAULT|SLOW_PORT_PIN_DEFAULT_DRIVER),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  2819        (PORT_PIN_PAD_LEVEL_DEFAULT|SLOW_PORT_PIN_DEFAULT_DRIVER),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  2820        (PORT_PIN_PAD_LEVEL_DEFAULT|SLOW_PORT_PIN_DEFAULT_DRIVER),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  2821        (PORT_PIN_PAD_LEVEL_DEFAULT|SLOW_PORT_PIN_DEFAULT_DRIVER)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  2822                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  2823      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2824      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  2825        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2826        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  2827        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  2828        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  2829        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  2830        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  2831        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  2832        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  2833                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  2834      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2835        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  2836        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  2837        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  2838        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  2839        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  2840        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  2841        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  2842        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  2843        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  2844        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  2845        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  2846        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  2847        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  2848        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  2849        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  2850        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  2851        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  2852  
; ..\appl\GenData\src\Port_PBcfg.c	  2853      }
; ..\appl\GenData\src\Port_PBcfg.c	  2854    },
; ..\appl\GenData\src\Port_PBcfg.c	  2855    /*                              Port34                       */
; ..\appl\GenData\src\Port_PBcfg.c	  2856    {
; ..\appl\GenData\src\Port_PBcfg.c	  2857      {
; ..\appl\GenData\src\Port_PBcfg.c	  2858      
; ..\appl\GenData\src\Port_PBcfg.c	  2859      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2860      (PORT_PIN_DEFAULT),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  2861      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2862      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2863      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2864      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  2865      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2866      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2867      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2868      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  2869      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2870      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2871      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2872      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  2873      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2874      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2875      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2876      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  2877      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2878      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2879      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2880      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  2881      (PORT_PIN_DEFAULT),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  2882      (PORT_PIN_DEFAULT),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  2883      (PORT_PIN_DEFAULT),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2884      (PORT_PIN_DEFAULT),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  2885      (PORT_PIN_DEFAULT),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  2886      (PORT_PIN_DEFAULT),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  2887      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  2888      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  2889      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  2890      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  2891  
; ..\appl\GenData\src\Port_PBcfg.c	  2892      },
; ..\appl\GenData\src\Port_PBcfg.c	  2893      {
; ..\appl\GenData\src\Port_PBcfg.c	  2894      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2895        0U,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  2896        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  2897        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  2898        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  2899        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  2900        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  2901        0U,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  2902        0U,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  2903        0U,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  2904        0U,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  2905        0U,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  2906        0U,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  2907        0U,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  2908        0U,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  2909        0U,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  2910        0U,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  2911        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  2912      },
; ..\appl\GenData\src\Port_PBcfg.c	  2913      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2914      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  2915        (PORT_PIN_PAD_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  2916        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  2917        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  2918        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  2919        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  2920        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  2921        (PORT_PIN_PAD_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  2922        (PORT_PIN_PAD_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  2923                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  2924      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2925      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  2926        (PORT_PIN_PAD_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2927        (PORT_PIN_PAD_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  2928        (PORT_PIN_PAD_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  2929        (PORT_PIN_PAD_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  2930        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  2931        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  2932        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  2933        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  2934                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  2935      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2936        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  2937        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  2938        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  2939        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  2940        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  2941        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  2942        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  2943        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  2944        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  2945        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  2946        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  2947        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  2948        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  2949        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  2950        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  2951        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  2952        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  2953  
; ..\appl\GenData\src\Port_PBcfg.c	  2954      }
; ..\appl\GenData\src\Port_PBcfg.c	  2955    },
; ..\appl\GenData\src\Port_PBcfg.c	  2956    /*                              Port40                       */
; ..\appl\GenData\src\Port_PBcfg.c	  2957    {
; ..\appl\GenData\src\Port_PBcfg.c	  2958      {
; ..\appl\GenData\src\Port_PBcfg.c	  2959      
; ..\appl\GenData\src\Port_PBcfg.c	  2960      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  2961      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2962      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2963      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2964      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  2965      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2966      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2967      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2968      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  2969      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2970      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2971      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2972      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  2973      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2974      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2975      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2976      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  2977      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2978      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2979      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2980      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  2981      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2982      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2983      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2984      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  2985      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2986      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2987      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2988      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  2989      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2990      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2991      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2992      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  2993      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2994      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2995      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2996      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  2997      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  2998      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  2999      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3000      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  3001      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  3002      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  3003      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3004      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  3005      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  3006      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  3007      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3008      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  3009      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  3010      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  3011      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3012      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  3013      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  3014      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  3015      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3016      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  3017      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  3018      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  3019      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3020      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  3021      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  3022      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  3023      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3024      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  3025  
; ..\appl\GenData\src\Port_PBcfg.c	  3026      },
; ..\appl\GenData\src\Port_PBcfg.c	  3027      {
; ..\appl\GenData\src\Port_PBcfg.c	  3028      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  3029        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  3030        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  3031        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  3032        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  3033        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  3034        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  3035        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  3036        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  3037        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  3038        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  3039        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  3040        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  3041        PORT_PIN_LEVEL_LOW,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  3042        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  3043        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  3044        PORT_PIN_LEVEL_LOW,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  3045        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  3046      },
; ..\appl\GenData\src\Port_PBcfg.c	  3047      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  3048      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  3049        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  3050        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  3051        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  3052        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  3053        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  3054        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  3055        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  3056        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  3057                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  3058      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  3059      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  3060        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3061        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  3062        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  3063        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  3064        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  3065        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  3066        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  3067        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  3068                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  3069      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  3070        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  3071        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  3072        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  3073        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  3074        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  3075        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  3076        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  3077        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  3078        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  3079        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  3080        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  3081        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  3082        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  3083        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  3084        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  3085        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  3086        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  3087  
; ..\appl\GenData\src\Port_PBcfg.c	  3088      }
; ..\appl\GenData\src\Port_PBcfg.c	  3089    },
; ..\appl\GenData\src\Port_PBcfg.c	  3090    /*                              Port41                       */
; ..\appl\GenData\src\Port_PBcfg.c	  3091    {
; ..\appl\GenData\src\Port_PBcfg.c	  3092      {
; ..\appl\GenData\src\Port_PBcfg.c	  3093      
; ..\appl\GenData\src\Port_PBcfg.c	  3094      /* Port pins direction, characteristics and mode configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  3095      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  3096      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  3097      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3098      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\appl\GenData\src\Port_PBcfg.c	  3099      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  3100      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  3101      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3102      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\appl\GenData\src\Port_PBcfg.c	  3103      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  3104      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  3105      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3106      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\appl\GenData\src\Port_PBcfg.c	  3107      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  3108      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  3109      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3110      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\appl\GenData\src\Port_PBcfg.c	  3111      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  3112      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  3113      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3114      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\appl\GenData\src\Port_PBcfg.c	  3115      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  3116      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  3117      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3118      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\appl\GenData\src\Port_PBcfg.c	  3119      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  3120      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  3121      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3122      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\appl\GenData\src\Port_PBcfg.c	  3123      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  3124      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  3125      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3126      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\appl\GenData\src\Port_PBcfg.c	  3127      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\appl\GenData\src\Port_PBcfg.c	  3128      control bit field for each port pin located  as register bytes. Hence
; ..\appl\GenData\src\Port_PBcfg.c	  3129      typecasting is done for each port pin to uint8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3130      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3131      (PORT_PIN_DEFAULT),/*Pin 9*/
; ..\appl\GenData\src\Port_PBcfg.c	  3132      (PORT_PIN_DEFAULT),/*Pin 10*/
; ..\appl\GenData\src\Port_PBcfg.c	  3133      (PORT_PIN_DEFAULT),/*Pin 11*/
; ..\appl\GenData\src\Port_PBcfg.c	  3134      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\appl\GenData\src\Port_PBcfg.c	  3135      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\appl\GenData\src\Port_PBcfg.c	  3136      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\appl\GenData\src\Port_PBcfg.c	  3137      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\appl\GenData\src\Port_PBcfg.c	  3138  
; ..\appl\GenData\src\Port_PBcfg.c	  3139      },
; ..\appl\GenData\src\Port_PBcfg.c	  3140      {
; ..\appl\GenData\src\Port_PBcfg.c	  3141      /* Port pins initial level configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  3142        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  3143        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  3144        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  3145        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  3146        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  3147        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  3148        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  3149        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  3150        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  3151        0U,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  3152        0U,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  3153        0U,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  3154        0U,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  3155        0U,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  3156        0U,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  3157        0U,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  3158        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  3159      },
; ..\appl\GenData\src\Port_PBcfg.c	  3160      /* Port pins drive strength1 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  3161      Portx_lPdrConfig1(
; ..\appl\GenData\src\Port_PBcfg.c	  3162        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  3163        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  3164        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  3165        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  3166        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  3167        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  3168        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  3169        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  3170                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  3171      /* Port pins drive strength2 configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  3172      Portx_lPdrConfig2(
; ..\appl\GenData\src\Port_PBcfg.c	  3173        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3174        (PORT_PIN_PAD_DEFAULT),/*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  3175        (PORT_PIN_PAD_DEFAULT),/*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  3176        (PORT_PIN_PAD_DEFAULT),/*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  3177        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  3178        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  3179        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  3180        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  3181                    ),
; ..\appl\GenData\src\Port_PBcfg.c	  3182      {/* Port pin run time mode changeable or not configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  3183        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  3184        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  3185        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  3186        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  3187        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  3188        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  3189        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  3190        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  3191        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  3192        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  3193        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  3194        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  3195        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  3196        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  3197        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  3198        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\appl\GenData\src\Port_PBcfg.c	  3199        0U /* Reserved */
; ..\appl\GenData\src\Port_PBcfg.c	  3200  
; ..\appl\GenData\src\Port_PBcfg.c	  3201      }
; ..\appl\GenData\src\Port_PBcfg.c	  3202    },
; ..\appl\GenData\src\Port_PBcfg.c	  3203  };
; ..\appl\GenData\src\Port_PBcfg.c	  3204      
; ..\appl\GenData\src\Port_PBcfg.c	  3205  static const uint32 Port_DiscSet[] =
; ..\appl\GenData\src\Port_PBcfg.c	  3206  {
; ..\appl\GenData\src\Port_PBcfg.c	  3207    /*        Port0       */
; ..\appl\GenData\src\Port_PBcfg.c	  3208    Port_lDiscSet(
; ..\appl\GenData\src\Port_PBcfg.c	  3209      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  3210      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  3211      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  3212      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  3213      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  3214      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  3215      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  3216      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  3217      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  3218      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  3219      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  3220      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  3221      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  3222      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  3223      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  3224      PORT_PIN_ANALOG_INPUT_DISABLE/* Pin 15 */ 
; ..\appl\GenData\src\Port_PBcfg.c	  3225    ),
; ..\appl\GenData\src\Port_PBcfg.c	  3226    /*        Port1       */
; ..\appl\GenData\src\Port_PBcfg.c	  3227    Port_lDiscSet(
; ..\appl\GenData\src\Port_PBcfg.c	  3228      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  3229      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  3230      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  3231      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  3232      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  3233      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  3234      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  3235      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  3236      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  3237      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  3238      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  3239      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  3240      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  3241      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  3242      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  3243      PORT_PIN_ANALOG_INPUT_DISABLE/* Pin 15 */ 
; ..\appl\GenData\src\Port_PBcfg.c	  3244    ),
; ..\appl\GenData\src\Port_PBcfg.c	  3245    /*        Port2       */
; ..\appl\GenData\src\Port_PBcfg.c	  3246    Port_lDiscSet(
; ..\appl\GenData\src\Port_PBcfg.c	  3247      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  3248      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  3249      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  3250      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  3251      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  3252      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  3253      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  3254      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  3255      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  3256      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  3257      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  3258      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  3259      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  3260      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  3261      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  3262      PORT_PIN_ANALOG_INPUT_DISABLE/* Pin 15 */ 
; ..\appl\GenData\src\Port_PBcfg.c	  3263    ),
; ..\appl\GenData\src\Port_PBcfg.c	  3264    /*        Port33       */
; ..\appl\GenData\src\Port_PBcfg.c	  3265    Port_lDiscSet(
; ..\appl\GenData\src\Port_PBcfg.c	  3266      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  3267      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  3268      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  3269      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  3270      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  3271      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  3272      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  3273      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  3274      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  3275      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  3276      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  3277      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  3278      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  3279      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  3280      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  3281      PORT_PIN_ANALOG_INPUT_DISABLE/* Pin 15 */ 
; ..\appl\GenData\src\Port_PBcfg.c	  3282    ),
; ..\appl\GenData\src\Port_PBcfg.c	  3283    /*        Port34       */
; ..\appl\GenData\src\Port_PBcfg.c	  3284    Port_lDiscSet(
; ..\appl\GenData\src\Port_PBcfg.c	  3285      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  3286      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  3287      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  3288      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  3289      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  3290      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  3291      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  3292      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  3293      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  3294      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  3295      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  3296      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  3297      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  3298      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  3299      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  3300      PORT_PIN_ANALOG_INPUT_DISABLE/* Pin 15 */ 
; ..\appl\GenData\src\Port_PBcfg.c	  3301    ),
; ..\appl\GenData\src\Port_PBcfg.c	  3302    /*        Port40       */
; ..\appl\GenData\src\Port_PBcfg.c	  3303    Port_lDiscSet(
; ..\appl\GenData\src\Port_PBcfg.c	  3304      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  3305      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  3306      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  3307      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  3308      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  3309      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  3310      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  3311      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  3312      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  3313      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  3314      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  3315      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  3316      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  3317      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  3318      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  3319      PORT_PIN_ANALOG_INPUT_DISABLE/* Pin 15 */ 
; ..\appl\GenData\src\Port_PBcfg.c	  3320    ),
; ..\appl\GenData\src\Port_PBcfg.c	  3321    /*        Port41       */
; ..\appl\GenData\src\Port_PBcfg.c	  3322    Port_lDiscSet(
; ..\appl\GenData\src\Port_PBcfg.c	  3323      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 0 */
; ..\appl\GenData\src\Port_PBcfg.c	  3324      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 1 */
; ..\appl\GenData\src\Port_PBcfg.c	  3325      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 2 */
; ..\appl\GenData\src\Port_PBcfg.c	  3326      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 3 */
; ..\appl\GenData\src\Port_PBcfg.c	  3327      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 4 */
; ..\appl\GenData\src\Port_PBcfg.c	  3328      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 5 */
; ..\appl\GenData\src\Port_PBcfg.c	  3329      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 6 */
; ..\appl\GenData\src\Port_PBcfg.c	  3330      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 7 */
; ..\appl\GenData\src\Port_PBcfg.c	  3331      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 8 */
; ..\appl\GenData\src\Port_PBcfg.c	  3332      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 9 */
; ..\appl\GenData\src\Port_PBcfg.c	  3333      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 10 */
; ..\appl\GenData\src\Port_PBcfg.c	  3334      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 11 */
; ..\appl\GenData\src\Port_PBcfg.c	  3335      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 12 */
; ..\appl\GenData\src\Port_PBcfg.c	  3336      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 13 */
; ..\appl\GenData\src\Port_PBcfg.c	  3337      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 14 */
; ..\appl\GenData\src\Port_PBcfg.c	  3338      PORT_PIN_ANALOG_INPUT_DISABLE/* Pin 15 */ 
; ..\appl\GenData\src\Port_PBcfg.c	  3339    ),
; ..\appl\GenData\src\Port_PBcfg.c	  3340  
; ..\appl\GenData\src\Port_PBcfg.c	  3341  };
; ..\appl\GenData\src\Port_PBcfg.c	  3342  
; ..\appl\GenData\src\Port_PBcfg.c	  3343      /* LVDS configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  3344  static const Port_n_LVDSConfigType Port_kLVDSConfig[] =
; ..\appl\GenData\src\Port_PBcfg.c	  3345  {
; ..\appl\GenData\src\Port_PBcfg.c	  3346  
; ..\appl\GenData\src\Port_PBcfg.c	  3347    { /*             Port13            */
; ..\appl\GenData\src\Port_PBcfg.c	  3348      /*             LPCR0            */
; ..\appl\GenData\src\Port_PBcfg.c	  3349      Port_lLvds(
; ..\appl\GenData\src\Port_PBcfg.c	  3350        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3351        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3352        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3353        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3354        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3355        PAD_SUPPLY_3_3V,
; ..\appl\GenData\src\Port_PBcfg.c	  3356        PORT_LVDS_PORT_CONTROLLED,
; ..\appl\GenData\src\Port_PBcfg.c	  3357        PORT_LVDS_DISABLE,
; ..\appl\GenData\src\Port_PBcfg.c	  3358        PORT_LVDS_LVDS_VDIFF_ADJ,
; ..\appl\GenData\src\Port_PBcfg.c	  3359        PORT_LVDS_VOSDYN,
; ..\appl\GenData\src\Port_PBcfg.c	  3360        PORT_LVDS_VOSEXT,
; ..\appl\GenData\src\Port_PBcfg.c	  3361        PORT_LVDS_POWER_DOWN,
; ..\appl\GenData\src\Port_PBcfg.c	  3362        PORT_LVDS_TX_PWDPD_DISABLE
; ..\appl\GenData\src\Port_PBcfg.c	  3363        ),
; ..\appl\GenData\src\Port_PBcfg.c	  3364      /*             LPCR1            */
; ..\appl\GenData\src\Port_PBcfg.c	  3365      Port_lLvds(
; ..\appl\GenData\src\Port_PBcfg.c	  3366        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3367        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3368        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3369        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3370        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3371        PAD_SUPPLY_3_3V,
; ..\appl\GenData\src\Port_PBcfg.c	  3372        PORT_LVDS_PORT_CONTROLLED,
; ..\appl\GenData\src\Port_PBcfg.c	  3373        PORT_LVDS_DISABLE,
; ..\appl\GenData\src\Port_PBcfg.c	  3374        PORT_LVDS_LVDS_VDIFF_ADJ,
; ..\appl\GenData\src\Port_PBcfg.c	  3375        PORT_LVDS_VOSDYN,
; ..\appl\GenData\src\Port_PBcfg.c	  3376        PORT_LVDS_VOSEXT,
; ..\appl\GenData\src\Port_PBcfg.c	  3377        PORT_LVDS_POWER_DOWN,
; ..\appl\GenData\src\Port_PBcfg.c	  3378        PORT_LVDS_TX_PWDPD_DISABLE
; ..\appl\GenData\src\Port_PBcfg.c	  3379        ),
; ..\appl\GenData\src\Port_PBcfg.c	  3380      /*             LPCR2            */
; ..\appl\GenData\src\Port_PBcfg.c	  3381      Port_lLvds(
; ..\appl\GenData\src\Port_PBcfg.c	  3382        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3383        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3384        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3385        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3386        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3387        PAD_SUPPLY_3_3V,
; ..\appl\GenData\src\Port_PBcfg.c	  3388        PORT_LVDS_PORT_CONTROLLED,
; ..\appl\GenData\src\Port_PBcfg.c	  3389        PORT_LVDS_DISABLE,
; ..\appl\GenData\src\Port_PBcfg.c	  3390        PORT_LVDS_LVDS_VDIFF_ADJ,
; ..\appl\GenData\src\Port_PBcfg.c	  3391        PORT_LVDS_VOSDYN,
; ..\appl\GenData\src\Port_PBcfg.c	  3392        PORT_LVDS_VOSEXT,
; ..\appl\GenData\src\Port_PBcfg.c	  3393        PORT_LVDS_POWER_DOWN,
; ..\appl\GenData\src\Port_PBcfg.c	  3394        PORT_LVDS_TX_PWDPD_DISABLE
; ..\appl\GenData\src\Port_PBcfg.c	  3395        ),
; ..\appl\GenData\src\Port_PBcfg.c	  3396      /*             LPCR3            */
; ..\appl\GenData\src\Port_PBcfg.c	  3397      Port_lLvds(
; ..\appl\GenData\src\Port_PBcfg.c	  3398        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3399        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3400        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3401        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3402        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3403        PAD_SUPPLY_3_3V,
; ..\appl\GenData\src\Port_PBcfg.c	  3404        PORT_LVDS_PORT_CONTROLLED,
; ..\appl\GenData\src\Port_PBcfg.c	  3405        PORT_LVDS_DISABLE,
; ..\appl\GenData\src\Port_PBcfg.c	  3406        PORT_LVDS_LVDS_VDIFF_ADJ,
; ..\appl\GenData\src\Port_PBcfg.c	  3407        PORT_LVDS_VOSDYN,
; ..\appl\GenData\src\Port_PBcfg.c	  3408        PORT_LVDS_VOSEXT,
; ..\appl\GenData\src\Port_PBcfg.c	  3409        PORT_LVDS_POWER_DOWN,
; ..\appl\GenData\src\Port_PBcfg.c	  3410        PORT_LVDS_TX_PWDPD_DISABLE
; ..\appl\GenData\src\Port_PBcfg.c	  3411        ),
; ..\appl\GenData\src\Port_PBcfg.c	  3412      /*             LPCR4            */
; ..\appl\GenData\src\Port_PBcfg.c	  3413        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3414      /*             LPCR5            */
; ..\appl\GenData\src\Port_PBcfg.c	  3415        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3416      /*             LPCR6            */
; ..\appl\GenData\src\Port_PBcfg.c	  3417        PORT_LPCR_DEFAULT
; ..\appl\GenData\src\Port_PBcfg.c	  3418    },
; ..\appl\GenData\src\Port_PBcfg.c	  3419    { /*             Port14            */
; ..\appl\GenData\src\Port_PBcfg.c	  3420      /*             LPCR0            */
; ..\appl\GenData\src\Port_PBcfg.c	  3421        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3422      /*             LPCR1            */
; ..\appl\GenData\src\Port_PBcfg.c	  3423        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3424      /*             LPCR2            */
; ..\appl\GenData\src\Port_PBcfg.c	  3425        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3426      /*             LPCR3            */
; ..\appl\GenData\src\Port_PBcfg.c	  3427        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3428      /*             LPCR4            */
; ..\appl\GenData\src\Port_PBcfg.c	  3429        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3430      /*             LPCR5            */
; ..\appl\GenData\src\Port_PBcfg.c	  3431      Port_lLvds(
; ..\appl\GenData\src\Port_PBcfg.c	  3432        PORT_LVDS_PORT_CONTROLLED,
; ..\appl\GenData\src\Port_PBcfg.c	  3433        PORT_LVDS_DISABLE,
; ..\appl\GenData\src\Port_PBcfg.c	  3434        PORT_LVDS_INTERNAL_TERMINATION,
; ..\appl\GenData\src\Port_PBcfg.c	  3435        PORT_LVDS_POLY_RESISTOR_TERM,
; ..\appl\GenData\src\Port_PBcfg.c	  3436        PORT_LVDS_LVDSH,
; ..\appl\GenData\src\Port_PBcfg.c	  3437        PAD_SUPPLY_3_3V,
; ..\appl\GenData\src\Port_PBcfg.c	  3438        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3439        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3440        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3441        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3442        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3443        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3444        PORT_LVDS_DEFAULT
; ..\appl\GenData\src\Port_PBcfg.c	  3445        ),
; ..\appl\GenData\src\Port_PBcfg.c	  3446      /*             LPCR6            */
; ..\appl\GenData\src\Port_PBcfg.c	  3447        PORT_LPCR_DEFAULT
; ..\appl\GenData\src\Port_PBcfg.c	  3448    },
; ..\appl\GenData\src\Port_PBcfg.c	  3449    { /*             Port15            */
; ..\appl\GenData\src\Port_PBcfg.c	  3450      /*             LPCR0            */
; ..\appl\GenData\src\Port_PBcfg.c	  3451        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3452      /*             LPCR1            */
; ..\appl\GenData\src\Port_PBcfg.c	  3453        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3454      /*             LPCR2            */
; ..\appl\GenData\src\Port_PBcfg.c	  3455        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3456      /*             LPCR3            */
; ..\appl\GenData\src\Port_PBcfg.c	  3457        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3458      /*             LPCR4            */
; ..\appl\GenData\src\Port_PBcfg.c	  3459        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3460      /*             LPCR5            */
; ..\appl\GenData\src\Port_PBcfg.c	  3461      Port_lLvds(
; ..\appl\GenData\src\Port_PBcfg.c	  3462        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3463        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3464        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3465        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3466        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3467        PAD_SUPPLY_3_3V,
; ..\appl\GenData\src\Port_PBcfg.c	  3468        PORT_LVDS_PORT_CONTROLLED,
; ..\appl\GenData\src\Port_PBcfg.c	  3469        PORT_LVDS_DISABLE,
; ..\appl\GenData\src\Port_PBcfg.c	  3470        PORT_LVDS_LVDS_VDIFF_ADJ,
; ..\appl\GenData\src\Port_PBcfg.c	  3471        PORT_LVDS_VOSDYN,
; ..\appl\GenData\src\Port_PBcfg.c	  3472        PORT_LVDS_VOSEXT,
; ..\appl\GenData\src\Port_PBcfg.c	  3473        PORT_LVDS_POWER_DOWN,
; ..\appl\GenData\src\Port_PBcfg.c	  3474        PORT_LVDS_TX_PWDPD_DISABLE
; ..\appl\GenData\src\Port_PBcfg.c	  3475        ),
; ..\appl\GenData\src\Port_PBcfg.c	  3476      /*             LPCR6            */
; ..\appl\GenData\src\Port_PBcfg.c	  3477      Port_lLvds(
; ..\appl\GenData\src\Port_PBcfg.c	  3478        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3479        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3480        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3481        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3482        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3483        PAD_SUPPLY_3_3V,
; ..\appl\GenData\src\Port_PBcfg.c	  3484        PORT_LVDS_PORT_CONTROLLED,
; ..\appl\GenData\src\Port_PBcfg.c	  3485        PORT_LVDS_DISABLE,
; ..\appl\GenData\src\Port_PBcfg.c	  3486        PORT_LVDS_LVDS_VDIFF_ADJ,
; ..\appl\GenData\src\Port_PBcfg.c	  3487        PORT_LVDS_VOSDYN,
; ..\appl\GenData\src\Port_PBcfg.c	  3488        PORT_LVDS_VOSEXT,
; ..\appl\GenData\src\Port_PBcfg.c	  3489        PORT_LVDS_POWER_DOWN,
; ..\appl\GenData\src\Port_PBcfg.c	  3490        PORT_LVDS_TX_PWDPD_DISABLE
; ..\appl\GenData\src\Port_PBcfg.c	  3491                  )
; ..\appl\GenData\src\Port_PBcfg.c	  3492    },
; ..\appl\GenData\src\Port_PBcfg.c	  3493    { /*             Port21            */
; ..\appl\GenData\src\Port_PBcfg.c	  3494      /*             LPCR0            */
; ..\appl\GenData\src\Port_PBcfg.c	  3495      Port_lLvds(
; ..\appl\GenData\src\Port_PBcfg.c	  3496        PORT_LVDS_PORT_CONTROLLED,
; ..\appl\GenData\src\Port_PBcfg.c	  3497        PORT_LVDS_DISABLE,
; ..\appl\GenData\src\Port_PBcfg.c	  3498        PORT_LVDS_INTERNAL_TERMINATION,
; ..\appl\GenData\src\Port_PBcfg.c	  3499        PORT_LVDS_POLY_RESISTOR_TERM,
; ..\appl\GenData\src\Port_PBcfg.c	  3500        PORT_LVDS_LVDSH,
; ..\appl\GenData\src\Port_PBcfg.c	  3501        PAD_SUPPLY_3_3V,
; ..\appl\GenData\src\Port_PBcfg.c	  3502        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3503        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3504        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3505        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3506        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3507        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3508        PORT_LVDS_DEFAULT
; ..\appl\GenData\src\Port_PBcfg.c	  3509        ),
; ..\appl\GenData\src\Port_PBcfg.c	  3510      /*             LPCR1            */
; ..\appl\GenData\src\Port_PBcfg.c	  3511      Port_lLvds(
; ..\appl\GenData\src\Port_PBcfg.c	  3512        PORT_LVDS_PORT_CONTROLLED,
; ..\appl\GenData\src\Port_PBcfg.c	  3513        PORT_LVDS_DISABLE,
; ..\appl\GenData\src\Port_PBcfg.c	  3514        PORT_LVDS_INTERNAL_TERMINATION,
; ..\appl\GenData\src\Port_PBcfg.c	  3515        PORT_LVDS_POLY_RESISTOR_TERM,
; ..\appl\GenData\src\Port_PBcfg.c	  3516        PORT_LVDS_LVDSH,
; ..\appl\GenData\src\Port_PBcfg.c	  3517        PAD_SUPPLY_3_3V,
; ..\appl\GenData\src\Port_PBcfg.c	  3518        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3519        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3520        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3521        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3522        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3523        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3524        PORT_LVDS_DEFAULT
; ..\appl\GenData\src\Port_PBcfg.c	  3525        ),
; ..\appl\GenData\src\Port_PBcfg.c	  3526      /*             LPCR2            */
; ..\appl\GenData\src\Port_PBcfg.c	  3527      Port_lLvds(
; ..\appl\GenData\src\Port_PBcfg.c	  3528        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3529        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3530        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3531        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3532        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3533        PAD_SUPPLY_3_3V,
; ..\appl\GenData\src\Port_PBcfg.c	  3534        PORT_LVDS_PORT_CONTROLLED,
; ..\appl\GenData\src\Port_PBcfg.c	  3535        PORT_LVDS_DISABLE,
; ..\appl\GenData\src\Port_PBcfg.c	  3536        PORT_LVDS_LVDS_VDIFF_ADJ,
; ..\appl\GenData\src\Port_PBcfg.c	  3537        PORT_LVDS_VOSDYN,
; ..\appl\GenData\src\Port_PBcfg.c	  3538        PORT_LVDS_VOSEXT,
; ..\appl\GenData\src\Port_PBcfg.c	  3539        PORT_LVDS_POWER_DOWN,
; ..\appl\GenData\src\Port_PBcfg.c	  3540        PORT_LVDS_TX_PWDPD_DISABLE
; ..\appl\GenData\src\Port_PBcfg.c	  3541        ),
; ..\appl\GenData\src\Port_PBcfg.c	  3542      /*             LPCR3            */
; ..\appl\GenData\src\Port_PBcfg.c	  3543        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3544      /*             LPCR4            */
; ..\appl\GenData\src\Port_PBcfg.c	  3545        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3546      /*             LPCR5            */
; ..\appl\GenData\src\Port_PBcfg.c	  3547        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3548      /*             LPCR6            */
; ..\appl\GenData\src\Port_PBcfg.c	  3549        PORT_LPCR_DEFAULT
; ..\appl\GenData\src\Port_PBcfg.c	  3550    },
; ..\appl\GenData\src\Port_PBcfg.c	  3551    { /*             Port22            */
; ..\appl\GenData\src\Port_PBcfg.c	  3552      /*             LPCR0            */
; ..\appl\GenData\src\Port_PBcfg.c	  3553      Port_lLvds(
; ..\appl\GenData\src\Port_PBcfg.c	  3554        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3555        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3556        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3557        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3558        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3559        PAD_SUPPLY_3_3V,
; ..\appl\GenData\src\Port_PBcfg.c	  3560        PORT_LVDS_PORT_CONTROLLED,
; ..\appl\GenData\src\Port_PBcfg.c	  3561        PORT_LVDS_DISABLE,
; ..\appl\GenData\src\Port_PBcfg.c	  3562        PORT_LVDS_LVDS_VDIFF_ADJ,
; ..\appl\GenData\src\Port_PBcfg.c	  3563        PORT_LVDS_VOSDYN,
; ..\appl\GenData\src\Port_PBcfg.c	  3564        PORT_LVDS_VOSEXT,
; ..\appl\GenData\src\Port_PBcfg.c	  3565        PORT_LVDS_POWER_DOWN,
; ..\appl\GenData\src\Port_PBcfg.c	  3566        PORT_LVDS_TX_PWDPD_DISABLE
; ..\appl\GenData\src\Port_PBcfg.c	  3567        ),
; ..\appl\GenData\src\Port_PBcfg.c	  3568      /*             LPCR1            */
; ..\appl\GenData\src\Port_PBcfg.c	  3569      Port_lLvds(
; ..\appl\GenData\src\Port_PBcfg.c	  3570        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3571        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3572        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3573        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3574        PORT_LVDS_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3575        PAD_SUPPLY_3_3V,
; ..\appl\GenData\src\Port_PBcfg.c	  3576        PORT_LVDS_PORT_CONTROLLED,
; ..\appl\GenData\src\Port_PBcfg.c	  3577        PORT_LVDS_DISABLE,
; ..\appl\GenData\src\Port_PBcfg.c	  3578        PORT_LVDS_LVDS_VDIFF_ADJ,
; ..\appl\GenData\src\Port_PBcfg.c	  3579        PORT_LVDS_VOSDYN,
; ..\appl\GenData\src\Port_PBcfg.c	  3580        PORT_LVDS_VOSEXT,
; ..\appl\GenData\src\Port_PBcfg.c	  3581        PORT_LVDS_POWER_DOWN,
; ..\appl\GenData\src\Port_PBcfg.c	  3582        PORT_LVDS_TX_PWDPD_DISABLE
; ..\appl\GenData\src\Port_PBcfg.c	  3583        ),
; ..\appl\GenData\src\Port_PBcfg.c	  3584      /*             LPCR2            */
; ..\appl\GenData\src\Port_PBcfg.c	  3585        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3586      /*             LPCR3            */
; ..\appl\GenData\src\Port_PBcfg.c	  3587        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3588      /*             LPCR4            */
; ..\appl\GenData\src\Port_PBcfg.c	  3589        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3590      /*             LPCR5            */
; ..\appl\GenData\src\Port_PBcfg.c	  3591        PORT_LPCR_DEFAULT,
; ..\appl\GenData\src\Port_PBcfg.c	  3592      /*             LPCR6            */
; ..\appl\GenData\src\Port_PBcfg.c	  3593        PORT_LPCR_DEFAULT
; ..\appl\GenData\src\Port_PBcfg.c	  3594    }
; ..\appl\GenData\src\Port_PBcfg.c	  3595  };
; ..\appl\GenData\src\Port_PBcfg.c	  3596      /* PCSR configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  3597  static const Port_n_PCSRConfigType Port_kPCSRConfig[] =
; ..\appl\GenData\src\Port_PBcfg.c	  3598  {
; ..\appl\GenData\src\Port_PBcfg.c	  3599    /*           Port0            */
; ..\appl\GenData\src\Port_PBcfg.c	  3600    Port_lPcsr(
; ..\appl\GenData\src\Port_PBcfg.c	  3601        PORT_PCSR_DEFAULT,  /*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  3602        PORT_PCSR_DEFAULT,  /*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  3603        PORT_PCSR_DEFAULT,  /*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  3604        PORT_PCSR_DEFAULT,  /*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  3605        PORT_PCSR_DEFAULT,  /*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  3606        PORT_PCSR_DEFAULT,  /*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  3607        PORT_PCSR_DEFAULT,  /*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  3608        PORT_PCSR_DEFAULT,  /*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  3609        PORT_PCSR_DEFAULT,  /*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3610        PORT_PCSR_DEFAULT,  /*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  3611        PORT_PCSR_DISABLE,  /*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  3612        PORT_PCSR_DISABLE,  /*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  3613        PORT_PCSR_DEFAULT,  /*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  3614        PORT_PCSR_DEFAULT,  /*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  3615        PORT_PCSR_DEFAULT,  /*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  3616        PORT_PCSR_DEFAULT   /*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  3617                  ),
; ..\appl\GenData\src\Port_PBcfg.c	  3618    /*           Port11            */
; ..\appl\GenData\src\Port_PBcfg.c	  3619    Port_lPcsr(
; ..\appl\GenData\src\Port_PBcfg.c	  3620        PORT_PCSR_DISABLE,  /*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  3621        PORT_PCSR_DISABLE,  /*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  3622        PORT_PCSR_DISABLE,  /*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  3623        PORT_PCSR_DISABLE,  /*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  3624        PORT_PCSR_DISABLE,  /*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  3625        PORT_PCSR_DEFAULT,  /*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  3626        PORT_PCSR_DISABLE,  /*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  3627        PORT_PCSR_DEFAULT,  /*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  3628        PORT_PCSR_DEFAULT,  /*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3629        PORT_PCSR_DEFAULT,  /*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  3630        PORT_PCSR_DEFAULT,  /*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  3631        PORT_PCSR_DEFAULT,  /*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  3632        PORT_PCSR_DEFAULT,  /*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  3633        PORT_PCSR_DEFAULT,  /*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  3634        PORT_PCSR_DEFAULT,  /*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  3635        PORT_PCSR_DEFAULT   /*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  3636                  ),
; ..\appl\GenData\src\Port_PBcfg.c	  3637    /*           Port33            */
; ..\appl\GenData\src\Port_PBcfg.c	  3638    Port_lPcsr(
; ..\appl\GenData\src\Port_PBcfg.c	  3639        PORT_PCSR_DISABLE,  /*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  3640        PORT_PCSR_DISABLE,  /*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  3641        PORT_PCSR_DISABLE,  /*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  3642        PORT_PCSR_DISABLE,  /*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  3643        PORT_PCSR_DISABLE,  /*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  3644        PORT_PCSR_DISABLE,  /*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  3645        PORT_PCSR_DISABLE,  /*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  3646        PORT_PCSR_DISABLE,  /*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  3647        PORT_PCSR_DISABLE,  /*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3648        PORT_PCSR_DISABLE,  /*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  3649        PORT_PCSR_DISABLE,  /*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  3650        PORT_PCSR_DISABLE,  /*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  3651        PORT_PCSR_DISABLE,  /*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  3652        PORT_PCSR_DISABLE,  /*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  3653        PORT_PCSR_DISABLE,  /*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  3654        PORT_PCSR_DISABLE   /*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  3655                  ),
; ..\appl\GenData\src\Port_PBcfg.c	  3656    /*           Port34            */
; ..\appl\GenData\src\Port_PBcfg.c	  3657    Port_lPcsr(
; ..\appl\GenData\src\Port_PBcfg.c	  3658        PORT_PCSR_DEFAULT,  /*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  3659        PORT_PCSR_DISABLE,  /*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  3660        PORT_PCSR_DEFAULT,  /*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  3661        PORT_PCSR_DEFAULT,  /*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  3662        PORT_PCSR_DEFAULT,  /*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  3663        PORT_PCSR_DEFAULT,  /*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  3664        PORT_PCSR_DEFAULT,  /*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  3665        PORT_PCSR_DEFAULT,  /*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  3666        PORT_PCSR_DEFAULT,  /*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3667        PORT_PCSR_DEFAULT,  /*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  3668        PORT_PCSR_DEFAULT,  /*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  3669        PORT_PCSR_DEFAULT,  /*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  3670        PORT_PCSR_DEFAULT,  /*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  3671        PORT_PCSR_DEFAULT,  /*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  3672        PORT_PCSR_DEFAULT,  /*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  3673        PORT_PCSR_DEFAULT   /*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  3674                  ),
; ..\appl\GenData\src\Port_PBcfg.c	  3675    /*           Port40            */
; ..\appl\GenData\src\Port_PBcfg.c	  3676    Port_lPcsr(
; ..\appl\GenData\src\Port_PBcfg.c	  3677        PORT_PCSR_DEFAULT,  /*Pin0*/
; ..\appl\GenData\src\Port_PBcfg.c	  3678        PORT_PCSR_DISABLE,  /*Pin1*/
; ..\appl\GenData\src\Port_PBcfg.c	  3679        PORT_PCSR_DISABLE,  /*Pin2*/
; ..\appl\GenData\src\Port_PBcfg.c	  3680        PORT_PCSR_DISABLE,  /*Pin3*/
; ..\appl\GenData\src\Port_PBcfg.c	  3681        PORT_PCSR_DEFAULT,  /*Pin4*/
; ..\appl\GenData\src\Port_PBcfg.c	  3682        PORT_PCSR_DISABLE,  /*Pin5*/
; ..\appl\GenData\src\Port_PBcfg.c	  3683        PORT_PCSR_DEFAULT,  /*Pin6*/
; ..\appl\GenData\src\Port_PBcfg.c	  3684        PORT_PCSR_DEFAULT,  /*Pin7*/
; ..\appl\GenData\src\Port_PBcfg.c	  3685        PORT_PCSR_DEFAULT,  /*Pin8*/
; ..\appl\GenData\src\Port_PBcfg.c	  3686        PORT_PCSR_DEFAULT,  /*Pin9*/
; ..\appl\GenData\src\Port_PBcfg.c	  3687        PORT_PCSR_DISABLE,  /*Pin10*/
; ..\appl\GenData\src\Port_PBcfg.c	  3688        PORT_PCSR_DISABLE,  /*Pin11*/
; ..\appl\GenData\src\Port_PBcfg.c	  3689        PORT_PCSR_DISABLE,  /*Pin12*/
; ..\appl\GenData\src\Port_PBcfg.c	  3690        PORT_PCSR_DEFAULT,  /*Pin13*/
; ..\appl\GenData\src\Port_PBcfg.c	  3691        PORT_PCSR_DEFAULT,  /*Pin14*/
; ..\appl\GenData\src\Port_PBcfg.c	  3692        PORT_PCSR_DISABLE   /*Pin15*/
; ..\appl\GenData\src\Port_PBcfg.c	  3693                  )
; ..\appl\GenData\src\Port_PBcfg.c	  3694  };
; ..\appl\GenData\src\Port_PBcfg.c	  3695      /* MISRA2012_RULE_8_7_JUSTIFICATION: Module configuration data structure
; ..\appl\GenData\src\Port_PBcfg.c	  3696  declaration as per Autosar guidelines. This data structure may be needed
; ..\appl\GenData\src\Port_PBcfg.c	  3697  by SW units using Port Driver APIs */
; ..\appl\GenData\src\Port_PBcfg.c	  3698  /* MISRA2012_RULE_8_4_JUSTIFICATION: Definition is as per Autosar guidelines */
; ..\appl\GenData\src\Port_PBcfg.c	  3699  const Port_ConfigType Port_Config =
; ..\appl\GenData\src\Port_PBcfg.c	  3700  {
; ..\appl\GenData\src\Port_PBcfg.c	  3701      /* Port Configuration set  */
; ..\appl\GenData\src\Port_PBcfg.c	  3702    &Port_kConfiguration[0],
; ..\appl\GenData\src\Port_PBcfg.c	  3703    /* Port 40-th Disc configuration set  */
; ..\appl\GenData\src\Port_PBcfg.c	  3704    &Port_DiscSet[0],
; ..\appl\GenData\src\Port_PBcfg.c	  3705    /* LVDS configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  3706    &Port_kLVDSConfig[0],
; ..\appl\GenData\src\Port_PBcfg.c	  3707    /* PCSR Configuration */
; ..\appl\GenData\src\Port_PBcfg.c	  3708    &Port_kPCSRConfig[0]
; ..\appl\GenData\src\Port_PBcfg.c	  3709  };
; ..\appl\GenData\src\Port_PBcfg.c	  3710  
; ..\appl\GenData\src\Port_PBcfg.c	  3711  #define PORT_STOP_SEC_CONFIG_DATA_ASIL_B_GLOBAL_UNSPECIFIED
; ..\appl\GenData\src\Port_PBcfg.c	  3712  /* MISRA2012_RULE_4_10_JUSTIFICATION: To be compliant with autosar guidelines
; ..\appl\GenData\src\Port_PBcfg.c	  3713  Port_Memmap.h header is included without safegaurd.*/
; ..\appl\GenData\src\Port_PBcfg.c	  3714  /* MISRA2012_RULE_20_1_JUSTIFICATION: Port_Memmap.h header included as per Autosar
; ..\appl\GenData\src\Port_PBcfg.c	  3715  guidelines. */
; ..\appl\GenData\src\Port_PBcfg.c	  3716  #include "Port_MemMap.h"

	; Module end
