// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : gsd_orangecrab.v
// Device     : LFE5U-85F-8MG285C
// LiteX sha1 : e383212f
// Date       : 2021-11-20 19:26:08
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module gsd_orangecrab (
	input  wire usb_d_p,
	input  wire usb_d_n,
	output wire usb_pullup,
	input  wire clk48,
	input  wire usr_btn,
	output wire rst_n,
	output wire [15:0] ddram_a,
	output wire [2:0] ddram_ba,
	output wire ddram_ras_n,
	output wire ddram_cas_n,
	output wire ddram_we_n,
	output wire ddram_cs_n,
	output wire [1:0] ddram_dm,
	input  wire [15:0] ddram_dq,
	input  wire [1:0] ddram_dqs_p,
	output wire ddram_clk_p,
	output wire ddram_cke,
	output wire ddram_odt,
	output wire ddram_reset_n,
	output wire [5:0] ddram_vccio,
	output wire [1:0] ddram_gnd,
	output reg  user_led0,
	output reg  user_led1,
	output reg  user_led2
);

initial
begin
#3 sys_rst = 0;
#3 sys_usb_rst = 0;
//#964
#1000
$finish;
end

always begin
#1 sys_clk = ~sys_clk;
end

initial begin
	$dumpfile("litex.vcd");
	$dumpvars(0, gsd_orangecrab);
end

//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg  basesoc_soc_rst = 1'd0;
wire basesoc_cpu_rst;
reg  [1:0] basesoc_reset_storage = 2'd0;
reg  basesoc_reset_re = 1'd0;
reg  [31:0] basesoc_scratch_storage = 32'd305419896;
reg  basesoc_scratch_re = 1'd0;
wire [31:0] basesoc_bus_errors_status;
wire basesoc_bus_errors_we;
reg  basesoc_bus_errors_re = 1'd0;
wire basesoc_bus_error;
reg  [31:0] basesoc_bus_errors = 32'd0;
wire basesoc_reset;
wire [29:0] basesoc_ibus_adr;
reg  [31:0] basesoc_ibus_dat_w = 32'd0;
wire [31:0] basesoc_ibus_dat_r;
wire [3:0] basesoc_ibus_sel;
wire basesoc_ibus_cyc;
wire basesoc_ibus_stb;
wire basesoc_ibus_ack;
reg  basesoc_ibus_we = 1'd0;
reg  [2:0] basesoc_ibus_cti = 3'd0;
reg  [1:0] basesoc_ibus_bte = 2'd0;
wire basesoc_ibus_err;
wire [29:0] basesoc_dbus_adr;
wire [31:0] basesoc_dbus_dat_w;
wire [31:0] basesoc_dbus_dat_r;
wire [3:0] basesoc_dbus_sel;
wire basesoc_dbus_cyc;
wire basesoc_dbus_stb;
wire basesoc_dbus_ack;
wire basesoc_dbus_we;
reg  [2:0] basesoc_dbus_cti = 3'd0;
reg  [1:0] basesoc_dbus_bte = 2'd0;
wire basesoc_dbus_err;
reg  [31:0] basesoc_riskv = 32'd0;
wire [29:0] basesoc_basesoc_ram_bus_adr;
wire [31:0] basesoc_basesoc_ram_bus_dat_w;
wire [31:0] basesoc_basesoc_ram_bus_dat_r;
wire [3:0] basesoc_basesoc_ram_bus_sel;
wire basesoc_basesoc_ram_bus_cyc;
wire basesoc_basesoc_ram_bus_stb;
reg  basesoc_basesoc_ram_bus_ack = 1'd0;
wire basesoc_basesoc_ram_bus_we;
wire [2:0] basesoc_basesoc_ram_bus_cti;
wire [1:0] basesoc_basesoc_ram_bus_bte;
reg  basesoc_basesoc_ram_bus_err = 1'd0;
wire [14:0] basesoc_basesoc_adr;
wire [31:0] basesoc_basesoc_dat_r;
wire [29:0] basesoc_ram_bus_ram_bus_adr;
wire [31:0] basesoc_ram_bus_ram_bus_dat_w;
wire [31:0] basesoc_ram_bus_ram_bus_dat_r;
wire [3:0] basesoc_ram_bus_ram_bus_sel;
wire basesoc_ram_bus_ram_bus_cyc;
wire basesoc_ram_bus_ram_bus_stb;
reg  basesoc_ram_bus_ram_bus_ack = 1'd0;
wire basesoc_ram_bus_ram_bus_we;
wire [2:0] basesoc_ram_bus_ram_bus_cti;
wire [1:0] basesoc_ram_bus_ram_bus_bte;
reg  basesoc_ram_bus_ram_bus_err = 1'd0;
wire [10:0] basesoc_ram_adr;
wire [31:0] basesoc_ram_dat_r;
reg  [3:0] basesoc_ram_we = 4'd0;
wire [31:0] basesoc_ram_dat_w;
wire basesoc_usb_iobuf_usb_tx_en;
wire basesoc_usb_iobuf_usb_p_tx;
wire basesoc_usb_iobuf_usb_n_tx;
reg  basesoc_usb_iobuf_usb_p_rx = 1'd0;
reg  basesoc_usb_iobuf_usb_n_rx = 1'd0;
wire basesoc_usb_iobuf_usb_pullup;
wire basesoc_usb_iobuf_usb_p_t_i;
wire basesoc_usb_iobuf_usb_n_t_i;
wire sys_usb_clk;
reg  sys_usb_rst = 1'd1;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_i_bit_strobe;
reg  [7:0] basesoc_cdcusb_cdcusbphy_usb_core_tx_i_data_payload = 8'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_o_data_strobe;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe = 1'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_o_usbp;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_o_usbn;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_o_oe;
wire [7:0] basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_i_data;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_o_get = 1'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_o_empty;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_o_data;
reg  [7:0] basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_shifter = 8'd0;
reg  [7:0] basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_pos = 8'd1;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_empty;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_ce;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_reset;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_i_data;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_o_stall;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_o_will_stall = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_o_data = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_stuff_bit = 1'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_reset;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_i_valid;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_i_oe;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_i_data;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbp = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbn = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_oe0 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_o_usbp = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_o_usbn = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_o_oe = 1'd0;
reg  [7:0] basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse = 8'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_fit_dat;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_fit_oe;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_da_reset_shifter = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_da_reset_bitstuff = 1'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_stall;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_sp_reset_bitstuff;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_sp_reset_shifter;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_sp_bit;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_sp_o_data_strobe;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_valid_data = 1'd0;
reg  [1:0] basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray = 2'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_state_data;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_state_sync;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_dat;
wire basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_oe1;
reg  basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_pkt_start = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_txstate_o_pkt_end = 1'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_pid = 4'd0;
wire [7:0] basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_payload0;
wire basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_ready;
reg  basesoc_cdcusb_cdcusbphy_usb_core_txstate_o_data_ack = 1'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_txstate_o_oe12;
reg  [3:0] basesoc_cdcusb_cdcusbphy_usb_core_txstate_pid = 4'd0;
wire [7:0] basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_payload1;
reg  basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_strobe = 1'd0;
wire [15:0] basesoc_cdcusb_cdcusbphy_usb_core_txstate_o_crc;
wire [7:0] basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat;
reg  [15:0] basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur = 16'd65535;
reg  [15:0] basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next = 16'd64770;
wire basesoc_cdcusb_cdcusbphy_usb_core_txstate_reset;
reg  basesoc_cdcusb_cdcusbphy_usb_core_txstate_is_ongoing0 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_txstate_is_ongoing1 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_reset0 = 1'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_o_bit_strobe;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_i_usbp;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_i_usbn;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_o_data_strobe;
wire [7:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_o_data_payload;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_o_pkt_start;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_o_pkt_in_progress = 1'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_o_pkt_end;
wire [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_dpair;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dt = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dj0 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dk0 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_se00 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_se10 = 1'd0;
reg  [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_phase = 2'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_valid = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dj1 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dk1 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_se01 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_se11 = 1'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_o_reset;
reg  [6:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_reset_counter = 7'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_i_valid;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_i_dj;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_i_dk;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_i_se0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_o_valid = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_o_data = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_o_se0 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_last_data = 1'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_reset1;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_valid;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_data;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_se0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_pkt_start = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_pkt_active = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_pkt_end = 1'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_o_pkt_start;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_o_pkt_active;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_o_pkt_end;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_reset;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_valid;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_data;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_drop_bit = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_o_data = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_o_error = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_o_stall = 1'd1;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_reset;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_last_reset = 1'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_i_valid;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_i_data;
wire [7:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_o_data;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_o_put = 1'd0;
reg  [8:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_shift_reg = 9'd1;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_reset;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_flag_start;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_flag_end;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_flag_valid;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_we;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_writable;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_re;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_readable;
wire [7:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_din;
wire [7:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_dout;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_ce;
reg  [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q = 2'd0;
wire [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q_next;
reg  [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q_binary = 2'd0;
reg  [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q_next_binary = 2'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_ce;
reg  [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q = 2'd0;
wire [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q_next;
reg  [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q_binary = 2'd0;
reg  [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q_next_binary = 2'd0;
wire [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_produce_rdomain;
wire [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_consume_wdomain;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_wrport_adr;
wire [7:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_wrport_dat_r;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_wrport_we;
wire [7:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_wrport_dat_w;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_rdport_adr;
wire [7:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_rdport_dat_r;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_we;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_writable;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_re;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_readable;
reg  [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_din = 2'd0;
wire [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_dout;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_ce;
reg  [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q = 2'd0;
wire [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q_next;
reg  [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q_binary = 2'd0;
reg  [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q_next_binary = 2'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_ce;
reg  [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q = 2'd0;
wire [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q_next;
reg  [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q_binary = 2'd0;
reg  [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q_next_binary = 2'd0;
wire [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_produce_rdomain;
wire [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_consume_wdomain;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_wrport_adr;
wire [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_wrport_dat_r;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_wrport_we;
wire [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_wrport_dat_w;
wire basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_rdport_adr;
wire [1:0] basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_rdport_dat_r;
reg  [3:0] basesoc_cdcusb_cdcusbphy_usb_core_o_pid = 4'd0;
reg  [6:0] basesoc_cdcusb_cdcusbphy_usb_core_o_addr = 7'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_endp4 = 1'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_usb_core_o_endp = 4'd0;
reg  [4:0] basesoc_cdcusb_cdcusbphy_usb_core_crc5 = 5'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_o_decoded = 1'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_reset0;
wire basesoc_cdcusb_cdcusbphy_usb_core_usb_reset;
reg  basesoc_cdcusb_cdcusbphy_usb_core_data_recv_put = 1'd0;
wire [7:0] basesoc_cdcusb_cdcusbphy_usb_core_data_recv_payload;
reg  basesoc_cdcusb_cdcusbphy_usb_core_data_send_get = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_data_send_have = 1'd0;
reg  [7:0] basesoc_cdcusb_cdcusbphy_usb_core_data_send_payload = 8'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_rdy = 1'd1;
wire basesoc_cdcusb_cdcusbphy_usb_core_dtb;
reg  basesoc_cdcusb_cdcusbphy_usb_core_arm = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_sta = 1'd0;
reg  [6:0] basesoc_cdcusb_cdcusbphy_usb_core_addr = 7'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_usb_core_tok = 4'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_usb_core_endp = 4'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_idle = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_start = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_poll = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_setup = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_commit = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_retry = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_abort = 1'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_end;
reg  basesoc_cdcusb_cdcusbphy_usb_core_data_end = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_error = 1'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_transfer_reset;
reg  [3:0] basesoc_cdcusb_cdcusbphy_usb_core_response_pid = 4'd0;
wire basesoc_cdcusb_cdcusbphy_usb_core_is_el0;
wire basesoc_cdcusb_cdcusbphy_usb_core_is_el1;
reg  basesoc_cdcusb_cdcusbphy_pullup_storage = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_pullup_re = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_debug_packet_detected = 1'd0;
wire [6:0] basesoc_cdcusb_cdcusbphy_csrfield_addr;
reg  [6:0] basesoc_cdcusb_cdcusbphy_csrstorage_storage = 7'd0;
reg  basesoc_cdcusb_cdcusbphy_csrstorage_re = 1'd0;
wire basesoc_cdcusb_cdcusbphy_address_reset;
reg  basesoc_cdcusb_cdcusbphy_csrfield_in = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_csrfield_out = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_csrfield_setup = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_csrfield_reset = 1'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_status = 4'd0;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_reset = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_begin = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_epno = 1'd0;
wire basesoc_cdcusb_cdcusbphy_setuphandler_usb_reset;
wire [7:0] basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_data0;
wire [7:0] basesoc_cdcusb_cdcusbphy_setuphandler_data_status;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_data_we = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_reset = 1'd0;
reg  [5:0] basesoc_cdcusb_cdcusbphy_setuphandler_ctrl_storage = 6'd0;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_ctrl_re = 1'd0;
wire [3:0] basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_epno;
wire basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_have;
wire basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_pend;
wire basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_is_in;
wire basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_data1;
reg  [7:0] basesoc_cdcusb_cdcusbphy_setuphandler_status_status = 8'd0;
wire basesoc_cdcusb_cdcusbphy_setuphandler_irq;
wire basesoc_cdcusb_cdcusbphy_setuphandler_packet_status;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_packet_pending = 1'd0;
wire basesoc_cdcusb_cdcusbphy_setuphandler_packet_trigger;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_packet_clear = 1'd0;
wire basesoc_cdcusb_cdcusbphy_setuphandler_reset_status;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_reset_pending = 1'd0;
wire basesoc_cdcusb_cdcusbphy_setuphandler_reset_trigger;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_reset_clear = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_reset_trigger_d = 1'd0;
wire basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_ready0;
wire basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_reset0;
reg  [1:0] basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_status_status = 2'd0;
wire basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_ready1;
wire basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_reset1;
reg  [1:0] basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_pending_status = 2'd0;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_pending_re = 1'd0;
reg  [1:0] basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_pending_r = 2'd0;
wire basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_ready2;
wire basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_reset2;
reg  [1:0] basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_enable_storage = 2'd0;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_enable_re = 1'd0;
reg  [7:0] basesoc_cdcusb_cdcusbphy_setuphandler_data_recv_payload = 8'd0;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_data_recv_put = 1'd0;
wire basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_re;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_readable = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_we = 1'd0;
wire basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_writable;
wire basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_re;
wire basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_readable;
reg  [7:0] basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_din = 8'd0;
wire [7:0] basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_dout;
reg  [3:0] basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_level0 = 4'd0;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_replace = 1'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_produce = 4'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_consume = 4'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_wrport_adr = 4'd0;
wire [7:0] basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_wrport_dat_r;
wire basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_wrport_we;
wire [7:0] basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_wrport_dat_w;
wire basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_do_read;
wire [3:0] basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_rdport_adr;
wire [7:0] basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_rdport_dat_r;
wire basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_rdport_re;
wire [3:0] basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_level1;
reg  [3:0] basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_data_byte = 4'd0;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_have_data_stage = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_is_in = 1'd0;
wire basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_empty;
wire basesoc_cdcusb_cdcusbphy_setuphandler_inner_reset;
wire basesoc_cdcusb_cdcusbphy_inhandler_dtb;
reg  [15:0] basesoc_cdcusb_cdcusbphy_inhandler_dtbs = 16'd1;
reg  [15:0] basesoc_cdcusb_cdcusbphy_inhandler_stall_status = 16'd0;
wire basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_re;
reg  basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_readable = 1'd0;
wire basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_we;
wire basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_writable;
wire basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_re;
wire basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_readable;
wire [7:0] basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_din;
wire [7:0] basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_dout;
reg  [6:0] basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_level0 = 7'd0;
reg  basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_replace = 1'd0;
reg  [5:0] basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_produce = 6'd0;
reg  [5:0] basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_consume = 6'd0;
reg  [5:0] basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_wrport_adr = 6'd0;
wire [7:0] basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_wrport_dat_r;
wire basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_wrport_we;
wire [7:0] basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_wrport_dat_w;
wire basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_do_read;
wire [5:0] basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_rdport_adr;
wire [7:0] basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_rdport_dat_r;
wire basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_rdport_re;
wire [6:0] basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_level1;
wire basesoc_cdcusb_cdcusbphy_inhandler_data_buf_reset;
wire [7:0] basesoc_cdcusb_cdcusbphy_inhandler_csrfield_data;
reg  [7:0] basesoc_cdcusb_cdcusbphy_inhandler_data_storage = 8'd0;
reg  basesoc_cdcusb_cdcusbphy_inhandler_data_re = 1'd0;
wire [3:0] basesoc_cdcusb_cdcusbphy_inhandler_csrfield_epno;
reg  basesoc_cdcusb_cdcusbphy_inhandler_csrfield_reset = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_inhandler_csrfield_stall = 1'd0;
reg  [6:0] basesoc_cdcusb_cdcusbphy_inhandler_ctrl_storage = 7'd0;
reg  basesoc_cdcusb_cdcusbphy_inhandler_ctrl_re = 1'd0;
wire basesoc_cdcusb_cdcusbphy_inhandler_csrfield_idle;
wire basesoc_cdcusb_cdcusbphy_inhandler_csrfield_have;
wire basesoc_cdcusb_cdcusbphy_inhandler_csrfield_pend;
reg  [5:0] basesoc_cdcusb_cdcusbphy_inhandler_status_status0 = 6'd0;
wire basesoc_cdcusb_cdcusbphy_inhandler_irq;
wire basesoc_cdcusb_cdcusbphy_inhandler_packet_status;
reg  basesoc_cdcusb_cdcusbphy_inhandler_packet_pending = 1'd0;
wire basesoc_cdcusb_cdcusbphy_inhandler_packet_trigger;
reg  basesoc_cdcusb_cdcusbphy_inhandler_packet_clear = 1'd0;
wire basesoc_cdcusb_cdcusbphy_inhandler_done0;
wire basesoc_cdcusb_cdcusbphy_inhandler_status_status1;
wire basesoc_cdcusb_cdcusbphy_inhandler_done1;
wire basesoc_cdcusb_cdcusbphy_inhandler_pending_status;
reg  basesoc_cdcusb_cdcusbphy_inhandler_pending_re = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_inhandler_pending_r = 1'd0;
wire basesoc_cdcusb_cdcusbphy_inhandler_done2;
reg  basesoc_cdcusb_cdcusbphy_inhandler_enable_storage = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_inhandler_enable_re = 1'd0;
wire [15:0] basesoc_cdcusb_cdcusbphy_inhandler_ep_stall_mask;
wire basesoc_cdcusb_cdcusbphy_inhandler_stalled;
wire basesoc_cdcusb_cdcusbphy_inhandler_response;
reg  basesoc_cdcusb_cdcusbphy_inhandler_queued = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_inhandler_was_queued = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_inhandler_transmitted = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_inhandler_dtb_reset = 1'd0;
wire [7:0] basesoc_cdcusb_cdcusbphy_inhandler_data_out;
wire basesoc_cdcusb_cdcusbphy_inhandler_data_out_have;
reg  basesoc_cdcusb_cdcusbphy_inhandler_data_out_advance = 1'd0;
wire basesoc_cdcusb_cdcusbphy_inhandler_is_our_packet;
wire basesoc_cdcusb_cdcusbphy_inhandler_is_in_packet;
wire basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_re;
reg  basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_readable = 1'd0;
wire basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_we;
wire basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_writable;
wire basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_re;
wire basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_readable;
wire [7:0] basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_din;
wire [7:0] basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_dout;
reg  [6:0] basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_level0 = 7'd0;
reg  basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_replace = 1'd0;
reg  [6:0] basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_produce = 7'd0;
reg  [6:0] basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_consume = 7'd0;
reg  [6:0] basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_wrport_adr = 7'd0;
wire [7:0] basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_wrport_dat_r;
wire basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_wrport_we;
wire [7:0] basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_wrport_dat_w;
wire basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_do_read;
wire [6:0] basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_rdport_adr;
wire [7:0] basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_rdport_dat_r;
wire basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_rdport_re;
wire [6:0] basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_level1;
wire basesoc_cdcusb_cdcusbphy_outhandler_data_buf_reset;
wire [7:0] basesoc_cdcusb_cdcusbphy_outhandler_csrfield_data;
wire [7:0] basesoc_cdcusb_cdcusbphy_outhandler_data_status;
reg  basesoc_cdcusb_cdcusbphy_outhandler_data_we = 1'd0;
wire [3:0] basesoc_cdcusb_cdcusbphy_outhandler_csrfield_epno0;
wire basesoc_cdcusb_cdcusbphy_outhandler_csrfield_enable;
reg  basesoc_cdcusb_cdcusbphy_outhandler_csrfield_reset = 1'd0;
wire basesoc_cdcusb_cdcusbphy_outhandler_csrfield_stall;
reg  [6:0] basesoc_cdcusb_cdcusbphy_outhandler_ctrl_storage = 7'd0;
reg  basesoc_cdcusb_cdcusbphy_outhandler_ctrl_re = 1'd0;
wire [3:0] basesoc_cdcusb_cdcusbphy_outhandler_csrfield_epno1;
wire basesoc_cdcusb_cdcusbphy_outhandler_csrfield_have;
wire basesoc_cdcusb_cdcusbphy_outhandler_csrfield_pend;
reg  [5:0] basesoc_cdcusb_cdcusbphy_outhandler_status_status0 = 6'd0;
wire basesoc_cdcusb_cdcusbphy_outhandler_irq;
wire basesoc_cdcusb_cdcusbphy_outhandler_packet_status;
reg  basesoc_cdcusb_cdcusbphy_outhandler_packet_pending = 1'd0;
wire basesoc_cdcusb_cdcusbphy_outhandler_packet_trigger;
reg  basesoc_cdcusb_cdcusbphy_outhandler_packet_clear = 1'd0;
wire basesoc_cdcusb_cdcusbphy_outhandler_done0;
wire basesoc_cdcusb_cdcusbphy_outhandler_status_status1;
wire basesoc_cdcusb_cdcusbphy_outhandler_done1;
wire basesoc_cdcusb_cdcusbphy_outhandler_pending_status;
reg  basesoc_cdcusb_cdcusbphy_outhandler_pending_re = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_outhandler_pending_r = 1'd0;
wire basesoc_cdcusb_cdcusbphy_outhandler_done2;
reg  basesoc_cdcusb_cdcusbphy_outhandler_enable_storage = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_outhandler_enable_re = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_outhandler_usb_reset = 1'd0;
wire basesoc_cdcusb_cdcusbphy_outhandler_stalled;
wire basesoc_cdcusb_cdcusbphy_outhandler_enabled;
reg  [15:0] basesoc_cdcusb_cdcusbphy_outhandler_stall_status = 16'd0;
reg  [15:0] basesoc_cdcusb_cdcusbphy_outhandler_enable_status = 16'd0;
reg  [15:0] basesoc_cdcusb_cdcusbphy_outhandler_ep_mask = 16'd1;
reg  [3:0] basesoc_cdcusb_cdcusbphy_outhandler_epno = 4'd0;
wire basesoc_cdcusb_cdcusbphy_outhandler_response;
reg  basesoc_cdcusb_cdcusbphy_outhandler_responding = 1'd0;
wire basesoc_cdcusb_cdcusbphy_outhandler_is_out_packet;
reg  [7:0] basesoc_cdcusb_cdcusbphy_outhandler_data_recv_payload = 8'd0;
reg  basesoc_cdcusb_cdcusbphy_outhandler_data_recv_put = 1'd0;
wire basesoc_cdcusb_cdcusbphy_ev_irq;
reg  basesoc_cdcusb_cdcusbphy_in_next = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_out_next = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_reset1 = 1'd0;
wire basesoc_cdcusb_cdcusbphy_resetinserter_reset;
wire basesoc_cdcusb_cdcusbphy_csrtransform_pullup_out_re;
wire basesoc_cdcusb_cdcusbphy_csrtransform;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_address_re = 1'd0;
reg  [6:0] basesoc_cdcusb_cdcusbphy_csrtransform_address_addr0 = 7'd0;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_setup_ctrl_re = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_setup_ctrl_reset0 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_setup_ev_enable_re = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_setup_ev_enable_ready0 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_setup_ev_enable_reset0 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_in_data_re = 1'd0;
reg  [7:0] basesoc_cdcusb_cdcusbphy_csrtransform_in_data_data0 = 8'd0;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_in_ctrl_re = 1'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_csrtransform_in_ctrl_epno0 = 4'd0;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_in_ctrl_reset0 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_in_ctrl_stall0 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_in_ev_enable_re = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_in_ev_enable_done0 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_re = 1'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_epno0 = 4'd0;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_enable0 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_reset0 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_stall0 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_out_ev_enable_re = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_csrtransform_out_ev_enable_done0 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_sink_valid = 1'd0;
wire basesoc_cdcusb_cdcusbphy_sink_ready;
reg  basesoc_cdcusb_cdcusbphy_sink_first = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_sink_last = 1'd0;
reg  [7:0] basesoc_cdcusb_cdcusbphy_sink_payload_data = 8'd0;
wire basesoc_cdcusb_cdcusbphy_source_valid;
reg  basesoc_cdcusb_cdcusbphy_source_ready = 1'd0;
wire basesoc_cdcusb_cdcusbphy_source_first;
wire basesoc_cdcusb_cdcusbphy_source_last;
wire [7:0] basesoc_cdcusb_cdcusbphy_source_payload_data;
reg  basesoc_cdcusb_cdcusbphy_rts = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_dtr = 1'd0;
wire [7:0] basesoc_cdcusb_cdcusbphy_adr;
wire [7:0] basesoc_cdcusb_cdcusbphy_dat_r;
reg  [8:0] basesoc_cdcusb_cdcusbphy_response_addr = 9'd0;
reg  [5:0] basesoc_cdcusb_cdcusbphy_response_len = 6'd0;
reg  [5:0] basesoc_cdcusb_cdcusbphy_bytes_remaining = 6'd0;
reg  [8:0] basesoc_cdcusb_cdcusbphy_bytes_addr = 9'd0;
reg  [6:0] basesoc_cdcusb_cdcusbphy_new_address = 7'd0;
wire basesoc_cdcusb_cdcusbphy_configured;
reg  [15:0] basesoc_cdcusb_cdcusbphy_configured_delay = 16'd65535;
wire basesoc_cdcusb_cdcusbphy_configure_set;
reg  [31:0] basesoc_cdcusb_cdcusbphy_usbPacket = 32'd0;
wire [15:0] basesoc_cdcusb_cdcusbphy_wRequestAndType;
wire [15:0] basesoc_cdcusb_cdcusbphy_wValue;
reg  [7:0] basesoc_cdcusb_cdcusbphy_wLength = 8'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_setup_index = 4'd0;
reg  basesoc_cdcusb_cdcusbphy_delayed_re = 1'd0;
reg  [7:0] basesoc_cdcusb_cdcusbphy_data_d1 = 8'd0;
reg  basesoc_cdcusb_cdcusbphy_re_d1 = 1'd0;
reg  [7:0] basesoc_cdcusb_cdcusbphy_data_d2 = 8'd0;
reg  basesoc_cdcusb_cdcusbphy_re_d2 = 1'd0;
reg  basesoc_cdcusb_rxtx_re = 1'd0;
wire [7:0] basesoc_cdcusb_rxtx_r;
reg  basesoc_cdcusb_rxtx_we = 1'd0;
wire [7:0] basesoc_cdcusb_rxtx_w;
wire basesoc_cdcusb_txfull_status;
wire basesoc_cdcusb_txfull_we;
reg  basesoc_cdcusb_txfull_re = 1'd0;
wire basesoc_cdcusb_rxempty_status;
wire basesoc_cdcusb_rxempty_we;
reg  basesoc_cdcusb_rxempty_re = 1'd0;
wire basesoc_cdcusb_irq;
wire basesoc_cdcusb_tx_status;
reg  basesoc_cdcusb_tx_pending = 1'd0;
wire basesoc_cdcusb_tx_trigger;
reg  basesoc_cdcusb_tx_clear = 1'd0;
reg  basesoc_cdcusb_tx_trigger_d = 1'd0;
wire basesoc_cdcusb_rx_status;
reg  basesoc_cdcusb_rx_pending = 1'd0;
wire basesoc_cdcusb_rx_trigger;
reg  basesoc_cdcusb_rx_clear = 1'd0;
reg  basesoc_cdcusb_rx_trigger_d = 1'd0;
wire basesoc_cdcusb_tx0;
wire basesoc_cdcusb_rx0;
reg  [1:0] basesoc_cdcusb_status_status = 2'd0;
wire basesoc_cdcusb_status_we;
reg  basesoc_cdcusb_status_re = 1'd0;
wire basesoc_cdcusb_tx1;
wire basesoc_cdcusb_rx1;
reg  [1:0] basesoc_cdcusb_pending_status = 2'd0;
wire basesoc_cdcusb_pending_we;
reg  basesoc_cdcusb_pending_re = 1'd0;
reg  [1:0] basesoc_cdcusb_pending_r = 2'd0;
wire basesoc_cdcusb_tx2;
wire basesoc_cdcusb_rx2;
reg  [1:0] basesoc_cdcusb_enable_storage = 2'd0;
reg  basesoc_cdcusb_enable_re = 1'd0;
reg  [31:0] basesoc_cdcusb_tuning_word_storage = 32'd0;
reg  basesoc_cdcusb_tuning_word_re = 1'd0;
reg  basesoc_cdcusb_configured_re = 1'd0;
wire basesoc_cdcusb_configured_r;
reg  basesoc_cdcusb_configured_we = 1'd0;
reg  basesoc_cdcusb_configured_w = 1'd0;
wire basesoc_cdcusb_sink_sink_valid;
wire basesoc_cdcusb_sink_sink_ready;
wire basesoc_cdcusb_sink_sink_first;
wire basesoc_cdcusb_sink_sink_last;
wire [7:0] basesoc_cdcusb_sink_sink_payload_data;
wire basesoc_cdcusb_source_source_valid;
wire basesoc_cdcusb_source_source_ready;
wire basesoc_cdcusb_source_source_first;
wire basesoc_cdcusb_source_source_last;
wire [7:0] basesoc_cdcusb_source_source_payload_data;
wire basesoc_cdcusb_rts;
wire basesoc_cdcusb_dtr;
wire basesoc_cdcusb_async_rst;
wire basesoc_cdcusb_i;
wire basesoc_cdcusb_o;
reg  basesoc_cdcusb_toggle_i = 1'd0;
wire basesoc_cdcusb_toggle_o;
reg  basesoc_cdcusb_toggle_o_r = 1'd0;
wire basesoc_cdcusb_asyncfifo0_sink_valid;
wire basesoc_cdcusb_asyncfifo0_sink_ready;
reg  basesoc_cdcusb_asyncfifo0_sink_first = 1'd0;
reg  basesoc_cdcusb_asyncfifo0_sink_last = 1'd0;
wire [7:0] basesoc_cdcusb_asyncfifo0_sink_payload_data;
wire basesoc_cdcusb_asyncfifo0_source_valid;
wire basesoc_cdcusb_asyncfifo0_source_ready;
wire basesoc_cdcusb_asyncfifo0_source_first;
wire basesoc_cdcusb_asyncfifo0_source_last;
wire [7:0] basesoc_cdcusb_asyncfifo0_source_payload_data;
wire basesoc_cdcusb_asyncfifo0_asyncfifo0_we;
wire basesoc_cdcusb_asyncfifo0_asyncfifo0_writable;
wire basesoc_cdcusb_asyncfifo0_asyncfifo0_re;
wire basesoc_cdcusb_asyncfifo0_asyncfifo0_readable;
wire [9:0] basesoc_cdcusb_asyncfifo0_asyncfifo0_din;
wire [9:0] basesoc_cdcusb_asyncfifo0_asyncfifo0_dout;
wire basesoc_cdcusb_asyncfifo0_graycounter0_ce;
reg  [2:0] basesoc_cdcusb_asyncfifo0_graycounter0_q = 3'd0;
wire [2:0] basesoc_cdcusb_asyncfifo0_graycounter0_q_next;
reg  [2:0] basesoc_cdcusb_asyncfifo0_graycounter0_q_binary = 3'd0;
reg  [2:0] basesoc_cdcusb_asyncfifo0_graycounter0_q_next_binary = 3'd0;
wire basesoc_cdcusb_asyncfifo0_graycounter1_ce;
reg  [2:0] basesoc_cdcusb_asyncfifo0_graycounter1_q = 3'd0;
wire [2:0] basesoc_cdcusb_asyncfifo0_graycounter1_q_next;
reg  [2:0] basesoc_cdcusb_asyncfifo0_graycounter1_q_binary = 3'd0;
reg  [2:0] basesoc_cdcusb_asyncfifo0_graycounter1_q_next_binary = 3'd0;
wire [2:0] basesoc_cdcusb_asyncfifo0_produce_rdomain;
wire [2:0] basesoc_cdcusb_asyncfifo0_consume_wdomain;
wire [1:0] basesoc_cdcusb_asyncfifo0_wrport_adr;
wire [9:0] basesoc_cdcusb_asyncfifo0_wrport_dat_r;
wire basesoc_cdcusb_asyncfifo0_wrport_we;
wire [9:0] basesoc_cdcusb_asyncfifo0_wrport_dat_w;
wire [1:0] basesoc_cdcusb_asyncfifo0_rdport_adr;
wire [9:0] basesoc_cdcusb_asyncfifo0_rdport_dat_r;
wire [7:0] basesoc_cdcusb_asyncfifo0_fifo_in_payload_data;
wire basesoc_cdcusb_asyncfifo0_fifo_in_first;
wire basesoc_cdcusb_asyncfifo0_fifo_in_last;
wire [7:0] basesoc_cdcusb_asyncfifo0_fifo_out_payload_data;
wire basesoc_cdcusb_asyncfifo0_fifo_out_first;
wire basesoc_cdcusb_asyncfifo0_fifo_out_last;
wire basesoc_cdcusb_asyncfifo1_sink_valid;
wire basesoc_cdcusb_asyncfifo1_sink_ready;
wire basesoc_cdcusb_asyncfifo1_sink_first;
wire basesoc_cdcusb_asyncfifo1_sink_last;
wire [7:0] basesoc_cdcusb_asyncfifo1_sink_payload_data;
wire basesoc_cdcusb_asyncfifo1_source_valid;
wire basesoc_cdcusb_asyncfifo1_source_ready;
wire basesoc_cdcusb_asyncfifo1_source_first;
wire basesoc_cdcusb_asyncfifo1_source_last;
wire [7:0] basesoc_cdcusb_asyncfifo1_source_payload_data;
wire basesoc_cdcusb_asyncfifo1_asyncfifo1_we;
wire basesoc_cdcusb_asyncfifo1_asyncfifo1_writable;
wire basesoc_cdcusb_asyncfifo1_asyncfifo1_re;
wire basesoc_cdcusb_asyncfifo1_asyncfifo1_readable;
wire [9:0] basesoc_cdcusb_asyncfifo1_asyncfifo1_din;
wire [9:0] basesoc_cdcusb_asyncfifo1_asyncfifo1_dout;
wire basesoc_cdcusb_asyncfifo1_graycounter2_ce;
reg  [2:0] basesoc_cdcusb_asyncfifo1_graycounter2_q = 3'd0;
wire [2:0] basesoc_cdcusb_asyncfifo1_graycounter2_q_next;
reg  [2:0] basesoc_cdcusb_asyncfifo1_graycounter2_q_binary = 3'd0;
reg  [2:0] basesoc_cdcusb_asyncfifo1_graycounter2_q_next_binary = 3'd0;
wire basesoc_cdcusb_asyncfifo1_graycounter3_ce;
reg  [2:0] basesoc_cdcusb_asyncfifo1_graycounter3_q = 3'd0;
wire [2:0] basesoc_cdcusb_asyncfifo1_graycounter3_q_next;
reg  [2:0] basesoc_cdcusb_asyncfifo1_graycounter3_q_binary = 3'd0;
reg  [2:0] basesoc_cdcusb_asyncfifo1_graycounter3_q_next_binary = 3'd0;
wire [2:0] basesoc_cdcusb_asyncfifo1_produce_rdomain;
wire [2:0] basesoc_cdcusb_asyncfifo1_consume_wdomain;
wire [1:0] basesoc_cdcusb_asyncfifo1_wrport_adr;
wire [9:0] basesoc_cdcusb_asyncfifo1_wrport_dat_r;
wire basesoc_cdcusb_asyncfifo1_wrport_we;
wire [9:0] basesoc_cdcusb_asyncfifo1_wrport_dat_w;
wire [1:0] basesoc_cdcusb_asyncfifo1_rdport_adr;
wire [9:0] basesoc_cdcusb_asyncfifo1_rdport_dat_r;
wire [7:0] basesoc_cdcusb_asyncfifo1_fifo_in_payload_data;
wire basesoc_cdcusb_asyncfifo1_fifo_in_first;
wire basesoc_cdcusb_asyncfifo1_fifo_in_last;
wire [7:0] basesoc_cdcusb_asyncfifo1_fifo_out_payload_data;
wire basesoc_cdcusb_asyncfifo1_fifo_out_first;
wire basesoc_cdcusb_asyncfifo1_fifo_out_last;
reg  [31:0] basesoc_timer_load_storage = 32'd0;
reg  basesoc_timer_load_re = 1'd0;
reg  [31:0] basesoc_timer_reload_storage = 32'd0;
reg  basesoc_timer_reload_re = 1'd0;
reg  basesoc_timer_en_storage = 1'd0;
reg  basesoc_timer_en_re = 1'd0;
reg  basesoc_timer_update_value_storage = 1'd0;
reg  basesoc_timer_update_value_re = 1'd0;
reg  [31:0] basesoc_timer_value_status = 32'd0;
wire basesoc_timer_value_we;
reg  basesoc_timer_value_re = 1'd0;
wire basesoc_timer_irq;
wire basesoc_timer_zero_status;
reg  basesoc_timer_zero_pending = 1'd0;
wire basesoc_timer_zero_trigger;
reg  basesoc_timer_zero_clear = 1'd0;
reg  basesoc_timer_zero_trigger_d = 1'd0;
wire basesoc_timer_zero0;
wire basesoc_timer_status_status;
wire basesoc_timer_status_we;
reg  basesoc_timer_status_re = 1'd0;
wire basesoc_timer_zero1;
wire basesoc_timer_pending_status;
wire basesoc_timer_pending_we;
reg  basesoc_timer_pending_re = 1'd0;
reg  basesoc_timer_pending_r = 1'd0;
wire basesoc_timer_zero2;
reg  basesoc_timer_enable_storage = 1'd0;
reg  basesoc_timer_enable_re = 1'd0;
reg  [31:0] basesoc_timer_value = 32'd0;
wire crg_rst;
wire init_clk;
wire init_rst;
wire por_clk;
reg sys_clk = 0;
reg sys_rst = 1;
wire sys2x_clk;
wire sys2x_rst;
wire sys2x_i_clk;
wire crg_stop;
wire crg_reset;
reg  [15:0] crg_por_count = 16'd65535;
wire crg_por_done;
wire crg_sys2x_clk_ecsout;
wire crg_pll_reset;
wire crg_pll_locked;
reg  crg_pll_stdby = 1'd0;
wire crg_ecp5pll0_clkin;
wire crg_ecp5pll0_clkout0;
wire crg_ecp5pll0_clkout1;
wire usb_12_clk;
wire usb_12_rst;
wire usb_48_clk;
wire usb_48_rst;
wire crg_usb_pll_reset;
wire crg_usb_pll_locked;
reg  crg_usb_pll_stdby = 1'd0;
wire crg_ecp5pll1_clkin;
wire crg_ecp5pll1_clkout0;
wire crg_ecp5pll1_clkout1;
wire crg_wait;
wire crg_done;
reg  [25:0] crg_count = 26'd48000000;
wire ddrphy_pause0;
wire ddrphy_stop0;
wire ddrphy_delay0;
wire ddrphy_reset0;
wire ddrphy_new_lock;
reg  ddrphy_update = 1'd0;
reg  ddrphy_stop1 = 1'd0;
reg  ddrphy_freeze = 1'd0;
reg  ddrphy_pause1 = 1'd0;
reg  ddrphy_reset1 = 1'd0;
wire ddrphy_lock0;
wire ddrphy_delay1;
wire ddrphy_lock1;
reg  ddrphy_lock_d = 1'd0;
reg  [6:0] ddrphy_counter = 7'd0;
reg  [1:0] ddrphy_dly_sel_storage = 2'd0;
reg  ddrphy_dly_sel_re = 1'd0;
reg  ddrphy_rdly_dq_rst_re = 1'd0;
wire ddrphy_rdly_dq_rst_r;
reg  ddrphy_rdly_dq_rst_we = 1'd0;
reg  ddrphy_rdly_dq_rst_w = 1'd0;
reg  ddrphy_rdly_dq_inc_re = 1'd0;
wire ddrphy_rdly_dq_inc_r;
reg  ddrphy_rdly_dq_inc_we = 1'd0;
reg  ddrphy_rdly_dq_inc_w = 1'd0;
reg  ddrphy_rdly_dq_bitslip_rst_re = 1'd0;
wire ddrphy_rdly_dq_bitslip_rst_r;
reg  ddrphy_rdly_dq_bitslip_rst_we = 1'd0;
reg  ddrphy_rdly_dq_bitslip_rst_w = 1'd0;
reg  ddrphy_rdly_dq_bitslip_re = 1'd0;
wire ddrphy_rdly_dq_bitslip_r;
reg  ddrphy_rdly_dq_bitslip_we = 1'd0;
reg  ddrphy_rdly_dq_bitslip_w = 1'd0;
reg  ddrphy_burstdet_clr_re = 1'd0;
wire ddrphy_burstdet_clr_r;
reg  ddrphy_burstdet_clr_we = 1'd0;
reg  ddrphy_burstdet_clr_w = 1'd0;
reg  [1:0] ddrphy_burstdet_seen_status = 2'd0;
wire ddrphy_burstdet_seen_we;
reg  ddrphy_burstdet_seen_re = 1'd0;
wire [1:0] ddrphy_datavalid;
wire [15:0] ddrphy_dfi_p0_address;
wire [2:0] ddrphy_dfi_p0_bank;
wire ddrphy_dfi_p0_cas_n;
wire ddrphy_dfi_p0_cs_n;
wire ddrphy_dfi_p0_ras_n;
wire ddrphy_dfi_p0_we_n;
wire ddrphy_dfi_p0_cke;
wire ddrphy_dfi_p0_odt;
wire ddrphy_dfi_p0_reset_n;
wire ddrphy_dfi_p0_act_n;
wire [63:0] ddrphy_dfi_p0_wrdata;
wire ddrphy_dfi_p0_wrdata_en;
wire [7:0] ddrphy_dfi_p0_wrdata_mask;
wire ddrphy_dfi_p0_rddata_en;
reg  [63:0] ddrphy_dfi_p0_rddata = 64'd0;
wire ddrphy_dfi_p0_rddata_valid;
wire [15:0] ddrphy_dfi_p1_address;
wire [2:0] ddrphy_dfi_p1_bank;
wire ddrphy_dfi_p1_cas_n;
wire ddrphy_dfi_p1_cs_n;
wire ddrphy_dfi_p1_ras_n;
wire ddrphy_dfi_p1_we_n;
wire ddrphy_dfi_p1_cke;
wire ddrphy_dfi_p1_odt;
wire ddrphy_dfi_p1_reset_n;
wire ddrphy_dfi_p1_act_n;
wire [63:0] ddrphy_dfi_p1_wrdata;
wire ddrphy_dfi_p1_wrdata_en;
wire [7:0] ddrphy_dfi_p1_wrdata_mask;
wire ddrphy_dfi_p1_rddata_en;
reg  [63:0] ddrphy_dfi_p1_rddata = 64'd0;
wire ddrphy_dfi_p1_rddata_valid;
wire ddrphy_bl8_chunk;
wire ddrphy_pad_oddrx2f0;
wire ddrphy_pad_oddrx2f1;
wire ddrphy_pad_oddrx2f2;
wire ddrphy_pad_oddrx2f3;
wire ddrphy_pad_oddrx2f4;
wire ddrphy_pad_oddrx2f5;
wire ddrphy_pad_oddrx2f6;
wire ddrphy_pad_oddrx2f7;
wire ddrphy_pad_oddrx2f8;
wire ddrphy_pad_oddrx2f9;
wire ddrphy_pad_oddrx2f10;
wire ddrphy_pad_oddrx2f11;
wire ddrphy_pad_oddrx2f12;
wire ddrphy_pad_oddrx2f13;
wire ddrphy_pad_oddrx2f14;
wire ddrphy_pad_oddrx2f15;
wire ddrphy_pad_oddrx2f16;
wire ddrphy_pad_oddrx2f17;
wire ddrphy_pad_oddrx2f18;
wire ddrphy_pad_oddrx2f19;
wire ddrphy_pad_oddrx2f20;
wire ddrphy_pad_oddrx2f21;
wire ddrphy_pad_oddrx2f22;
wire ddrphy_pad_oddrx2f23;
wire ddrphy_pad_oddrx2f24;
wire ddrphy_pad_oddrx2f25;
wire ddrphy_pad_oddrx2f26;
wire ddrphy_dq_oe;
wire ddrphy_dqs_re;
wire ddrphy_dqs_oe;
wire ddrphy_dqs_postamble;
wire ddrphy_dqs_preamble;
wire ddrphy_dqs_i0;
wire ddrphy_dqsr900;
wire ddrphy_dqsw2700;
wire ddrphy_dqsw0;
wire [2:0] ddrphy_rdpntr0;
wire [2:0] ddrphy_wrpntr0;
reg  [6:0] ddrphy_rdly0 = 7'd0;
wire ddrphy_burstdet0;
reg  ddrphy_burstdet_d0 = 1'd0;
wire ddrphy_dqs0;
wire ddrphy_dqs_oe_n0;
reg  [7:0] ddrphy_dm_o_data0 = 8'd0;
reg  [7:0] ddrphy_dm_o_data_d0 = 8'd0;
reg  [3:0] ddrphy_dm_o_data_muxed0 = 4'd0;
wire ddrphy_dq_o0;
wire ddrphy_dq_i0;
wire ddrphy_dq_oe_n0;
wire ddrphy_dq_i_delayed0;
wire [7:0] ddrphy_dq_i_data0;
reg  [7:0] ddrphy_dq_o_data0 = 8'd0;
reg  [7:0] ddrphy_dq_o_data_d0 = 8'd0;
reg  [3:0] ddrphy_dq_o_data_muxed0 = 4'd0;
wire [3:0] ddrphy_bitslip0_i;
reg  [3:0] ddrphy_bitslip0_o = 4'd0;
reg  [1:0] ddrphy_bitslip0_value = 2'd0;
reg  [7:0] ddrphy_bitslip0_r = 8'd0;
reg  [3:0] ddrphy_dq_i_bitslip_o_d0 = 4'd0;
wire ddrphy_dq_o1;
wire ddrphy_dq_i1;
wire ddrphy_dq_oe_n1;
wire ddrphy_dq_i_delayed1;
wire [7:0] ddrphy_dq_i_data1;
reg  [7:0] ddrphy_dq_o_data1 = 8'd0;
reg  [7:0] ddrphy_dq_o_data_d1 = 8'd0;
reg  [3:0] ddrphy_dq_o_data_muxed1 = 4'd0;
wire [3:0] ddrphy_bitslip1_i;
reg  [3:0] ddrphy_bitslip1_o = 4'd0;
reg  [1:0] ddrphy_bitslip1_value = 2'd0;
reg  [7:0] ddrphy_bitslip1_r = 8'd0;
reg  [3:0] ddrphy_dq_i_bitslip_o_d1 = 4'd0;
wire ddrphy_dq_o2;
wire ddrphy_dq_i2;
wire ddrphy_dq_oe_n2;
wire ddrphy_dq_i_delayed2;
wire [7:0] ddrphy_dq_i_data2;
reg  [7:0] ddrphy_dq_o_data2 = 8'd0;
reg  [7:0] ddrphy_dq_o_data_d2 = 8'd0;
reg  [3:0] ddrphy_dq_o_data_muxed2 = 4'd0;
wire [3:0] ddrphy_bitslip2_i;
reg  [3:0] ddrphy_bitslip2_o = 4'd0;
reg  [1:0] ddrphy_bitslip2_value = 2'd0;
reg  [7:0] ddrphy_bitslip2_r = 8'd0;
reg  [3:0] ddrphy_dq_i_bitslip_o_d2 = 4'd0;
wire ddrphy_dq_o3;
wire ddrphy_dq_i3;
wire ddrphy_dq_oe_n3;
wire ddrphy_dq_i_delayed3;
wire [7:0] ddrphy_dq_i_data3;
reg  [7:0] ddrphy_dq_o_data3 = 8'd0;
reg  [7:0] ddrphy_dq_o_data_d3 = 8'd0;
reg  [3:0] ddrphy_dq_o_data_muxed3 = 4'd0;
wire [3:0] ddrphy_bitslip3_i;
reg  [3:0] ddrphy_bitslip3_o = 4'd0;
reg  [1:0] ddrphy_bitslip3_value = 2'd0;
reg  [7:0] ddrphy_bitslip3_r = 8'd0;
reg  [3:0] ddrphy_dq_i_bitslip_o_d3 = 4'd0;
wire ddrphy_dq_o4;
wire ddrphy_dq_i4;
wire ddrphy_dq_oe_n4;
wire ddrphy_dq_i_delayed4;
wire [7:0] ddrphy_dq_i_data4;
reg  [7:0] ddrphy_dq_o_data4 = 8'd0;
reg  [7:0] ddrphy_dq_o_data_d4 = 8'd0;
reg  [3:0] ddrphy_dq_o_data_muxed4 = 4'd0;
wire [3:0] ddrphy_bitslip4_i;
reg  [3:0] ddrphy_bitslip4_o = 4'd0;
reg  [1:0] ddrphy_bitslip4_value = 2'd0;
reg  [7:0] ddrphy_bitslip4_r = 8'd0;
reg  [3:0] ddrphy_dq_i_bitslip_o_d4 = 4'd0;
wire ddrphy_dq_o5;
wire ddrphy_dq_i5;
wire ddrphy_dq_oe_n5;
wire ddrphy_dq_i_delayed5;
wire [7:0] ddrphy_dq_i_data5;
reg  [7:0] ddrphy_dq_o_data5 = 8'd0;
reg  [7:0] ddrphy_dq_o_data_d5 = 8'd0;
reg  [3:0] ddrphy_dq_o_data_muxed5 = 4'd0;
wire [3:0] ddrphy_bitslip5_i;
reg  [3:0] ddrphy_bitslip5_o = 4'd0;
reg  [1:0] ddrphy_bitslip5_value = 2'd0;
reg  [7:0] ddrphy_bitslip5_r = 8'd0;
reg  [3:0] ddrphy_dq_i_bitslip_o_d5 = 4'd0;
wire ddrphy_dq_o6;
wire ddrphy_dq_i6;
wire ddrphy_dq_oe_n6;
wire ddrphy_dq_i_delayed6;
wire [7:0] ddrphy_dq_i_data6;
reg  [7:0] ddrphy_dq_o_data6 = 8'd0;
reg  [7:0] ddrphy_dq_o_data_d6 = 8'd0;
reg  [3:0] ddrphy_dq_o_data_muxed6 = 4'd0;
wire [3:0] ddrphy_bitslip6_i;
reg  [3:0] ddrphy_bitslip6_o = 4'd0;
reg  [1:0] ddrphy_bitslip6_value = 2'd0;
reg  [7:0] ddrphy_bitslip6_r = 8'd0;
reg  [3:0] ddrphy_dq_i_bitslip_o_d6 = 4'd0;
wire ddrphy_dq_o7;
wire ddrphy_dq_i7;
wire ddrphy_dq_oe_n7;
wire ddrphy_dq_i_delayed7;
wire [7:0] ddrphy_dq_i_data7;
reg  [7:0] ddrphy_dq_o_data7 = 8'd0;
reg  [7:0] ddrphy_dq_o_data_d7 = 8'd0;
reg  [3:0] ddrphy_dq_o_data_muxed7 = 4'd0;
wire [3:0] ddrphy_bitslip7_i;
reg  [3:0] ddrphy_bitslip7_o = 4'd0;
reg  [1:0] ddrphy_bitslip7_value = 2'd0;
reg  [7:0] ddrphy_bitslip7_r = 8'd0;
reg  [3:0] ddrphy_dq_i_bitslip_o_d7 = 4'd0;
wire ddrphy_dqs_i1;
wire ddrphy_dqsr901;
wire ddrphy_dqsw2701;
wire ddrphy_dqsw1;
wire [2:0] ddrphy_rdpntr1;
wire [2:0] ddrphy_wrpntr1;
reg  [6:0] ddrphy_rdly1 = 7'd0;
wire ddrphy_burstdet1;
reg  ddrphy_burstdet_d1 = 1'd0;
wire ddrphy_dqs1;
wire ddrphy_dqs_oe_n1;
reg  [7:0] ddrphy_dm_o_data1 = 8'd0;
reg  [7:0] ddrphy_dm_o_data_d1 = 8'd0;
reg  [3:0] ddrphy_dm_o_data_muxed1 = 4'd0;
wire ddrphy_dq_o8;
wire ddrphy_dq_i8;
wire ddrphy_dq_oe_n8;
wire ddrphy_dq_i_delayed8;
wire [7:0] ddrphy_dq_i_data8;
reg  [7:0] ddrphy_dq_o_data8 = 8'd0;
reg  [7:0] ddrphy_dq_o_data_d8 = 8'd0;
reg  [3:0] ddrphy_dq_o_data_muxed8 = 4'd0;
wire [3:0] ddrphy_bitslip8_i;
reg  [3:0] ddrphy_bitslip8_o = 4'd0;
reg  [1:0] ddrphy_bitslip8_value = 2'd0;
reg  [7:0] ddrphy_bitslip8_r = 8'd0;
reg  [3:0] ddrphy_dq_i_bitslip_o_d8 = 4'd0;
wire ddrphy_dq_o9;
wire ddrphy_dq_i9;
wire ddrphy_dq_oe_n9;
wire ddrphy_dq_i_delayed9;
wire [7:0] ddrphy_dq_i_data9;
reg  [7:0] ddrphy_dq_o_data9 = 8'd0;
reg  [7:0] ddrphy_dq_o_data_d9 = 8'd0;
reg  [3:0] ddrphy_dq_o_data_muxed9 = 4'd0;
wire [3:0] ddrphy_bitslip9_i;
reg  [3:0] ddrphy_bitslip9_o = 4'd0;
reg  [1:0] ddrphy_bitslip9_value = 2'd0;
reg  [7:0] ddrphy_bitslip9_r = 8'd0;
reg  [3:0] ddrphy_dq_i_bitslip_o_d9 = 4'd0;
wire ddrphy_dq_o10;
wire ddrphy_dq_i10;
wire ddrphy_dq_oe_n10;
wire ddrphy_dq_i_delayed10;
wire [7:0] ddrphy_dq_i_data10;
reg  [7:0] ddrphy_dq_o_data10 = 8'd0;
reg  [7:0] ddrphy_dq_o_data_d10 = 8'd0;
reg  [3:0] ddrphy_dq_o_data_muxed10 = 4'd0;
wire [3:0] ddrphy_bitslip10_i;
reg  [3:0] ddrphy_bitslip10_o = 4'd0;
reg  [1:0] ddrphy_bitslip10_value = 2'd0;
reg  [7:0] ddrphy_bitslip10_r = 8'd0;
reg  [3:0] ddrphy_dq_i_bitslip_o_d10 = 4'd0;
wire ddrphy_dq_o11;
wire ddrphy_dq_i11;
wire ddrphy_dq_oe_n11;
wire ddrphy_dq_i_delayed11;
wire [7:0] ddrphy_dq_i_data11;
reg  [7:0] ddrphy_dq_o_data11 = 8'd0;
reg  [7:0] ddrphy_dq_o_data_d11 = 8'd0;
reg  [3:0] ddrphy_dq_o_data_muxed11 = 4'd0;
wire [3:0] ddrphy_bitslip11_i;
reg  [3:0] ddrphy_bitslip11_o = 4'd0;
reg  [1:0] ddrphy_bitslip11_value = 2'd0;
reg  [7:0] ddrphy_bitslip11_r = 8'd0;
reg  [3:0] ddrphy_dq_i_bitslip_o_d11 = 4'd0;
wire ddrphy_dq_o12;
wire ddrphy_dq_i12;
wire ddrphy_dq_oe_n12;
wire ddrphy_dq_i_delayed12;
wire [7:0] ddrphy_dq_i_data12;
reg  [7:0] ddrphy_dq_o_data12 = 8'd0;
reg  [7:0] ddrphy_dq_o_data_d12 = 8'd0;
reg  [3:0] ddrphy_dq_o_data_muxed12 = 4'd0;
wire [3:0] ddrphy_bitslip12_i;
reg  [3:0] ddrphy_bitslip12_o = 4'd0;
reg  [1:0] ddrphy_bitslip12_value = 2'd0;
reg  [7:0] ddrphy_bitslip12_r = 8'd0;
reg  [3:0] ddrphy_dq_i_bitslip_o_d12 = 4'd0;
wire ddrphy_dq_o13;
wire ddrphy_dq_i13;
wire ddrphy_dq_oe_n13;
wire ddrphy_dq_i_delayed13;
wire [7:0] ddrphy_dq_i_data13;
reg  [7:0] ddrphy_dq_o_data13 = 8'd0;
reg  [7:0] ddrphy_dq_o_data_d13 = 8'd0;
reg  [3:0] ddrphy_dq_o_data_muxed13 = 4'd0;
wire [3:0] ddrphy_bitslip13_i;
reg  [3:0] ddrphy_bitslip13_o = 4'd0;
reg  [1:0] ddrphy_bitslip13_value = 2'd0;
reg  [7:0] ddrphy_bitslip13_r = 8'd0;
reg  [3:0] ddrphy_dq_i_bitslip_o_d13 = 4'd0;
wire ddrphy_dq_o14;
wire ddrphy_dq_i14;
wire ddrphy_dq_oe_n14;
wire ddrphy_dq_i_delayed14;
wire [7:0] ddrphy_dq_i_data14;
reg  [7:0] ddrphy_dq_o_data14 = 8'd0;
reg  [7:0] ddrphy_dq_o_data_d14 = 8'd0;
reg  [3:0] ddrphy_dq_o_data_muxed14 = 4'd0;
wire [3:0] ddrphy_bitslip14_i;
reg  [3:0] ddrphy_bitslip14_o = 4'd0;
reg  [1:0] ddrphy_bitslip14_value = 2'd0;
reg  [7:0] ddrphy_bitslip14_r = 8'd0;
reg  [3:0] ddrphy_dq_i_bitslip_o_d14 = 4'd0;
wire ddrphy_dq_o15;
wire ddrphy_dq_i15;
wire ddrphy_dq_oe_n15;
wire ddrphy_dq_i_delayed15;
wire [7:0] ddrphy_dq_i_data15;
reg  [7:0] ddrphy_dq_o_data15 = 8'd0;
reg  [7:0] ddrphy_dq_o_data_d15 = 8'd0;
reg  [3:0] ddrphy_dq_o_data_muxed15 = 4'd0;
wire [3:0] ddrphy_bitslip15_i;
reg  [3:0] ddrphy_bitslip15_o = 4'd0;
reg  [1:0] ddrphy_bitslip15_value = 2'd0;
reg  [7:0] ddrphy_bitslip15_r = 8'd0;
reg  [3:0] ddrphy_dq_i_bitslip_o_d15 = 4'd0;
reg  ddrphy_rddata_en_tappeddelayline0 = 1'd0;
reg  ddrphy_rddata_en_tappeddelayline1 = 1'd0;
reg  ddrphy_rddata_en_tappeddelayline2 = 1'd0;
reg  ddrphy_rddata_en_tappeddelayline3 = 1'd0;
reg  ddrphy_rddata_en_tappeddelayline4 = 1'd0;
reg  ddrphy_rddata_en_tappeddelayline5 = 1'd0;
reg  ddrphy_rddata_en_tappeddelayline6 = 1'd0;
reg  ddrphy_rddata_en_tappeddelayline7 = 1'd0;
reg  ddrphy_rddata_en_tappeddelayline8 = 1'd0;
reg  ddrphy_rddata_en_tappeddelayline9 = 1'd0;
reg  ddrphy_rddata_en_tappeddelayline10 = 1'd0;
reg  ddrphy_rddata_en_tappeddelayline11 = 1'd0;
reg  ddrphy_rddata_en_tappeddelayline12 = 1'd0;
reg  ddrphy_wrdata_en_tappeddelayline0 = 1'd0;
reg  ddrphy_wrdata_en_tappeddelayline1 = 1'd0;
reg  ddrphy_wrdata_en_tappeddelayline2 = 1'd0;
reg  ddrphy_wrdata_en_tappeddelayline3 = 1'd0;
reg  ddrphy_wrdata_en_tappeddelayline4 = 1'd0;
reg  ddrphy_wrdata_en_tappeddelayline5 = 1'd0;
reg  ddrphy_wrdata_en_tappeddelayline6 = 1'd0;
wire [14:0] basesoc_sdram_inti_p0_address;
wire [2:0] basesoc_sdram_inti_p0_bank;
reg  basesoc_sdram_inti_p0_cas_n = 1'd1;
reg  basesoc_sdram_inti_p0_cs_n = 1'd1;
reg  basesoc_sdram_inti_p0_ras_n = 1'd1;
reg  basesoc_sdram_inti_p0_we_n = 1'd1;
wire basesoc_sdram_inti_p0_cke;
wire basesoc_sdram_inti_p0_odt;
wire basesoc_sdram_inti_p0_reset_n;
reg  basesoc_sdram_inti_p0_act_n = 1'd1;
wire [63:0] basesoc_sdram_inti_p0_wrdata;
wire basesoc_sdram_inti_p0_wrdata_en;
wire [7:0] basesoc_sdram_inti_p0_wrdata_mask;
wire basesoc_sdram_inti_p0_rddata_en;
reg  [63:0] basesoc_sdram_inti_p0_rddata = 64'd0;
reg  basesoc_sdram_inti_p0_rddata_valid = 1'd0;
wire [14:0] basesoc_sdram_inti_p1_address;
wire [2:0] basesoc_sdram_inti_p1_bank;
reg  basesoc_sdram_inti_p1_cas_n = 1'd1;
reg  basesoc_sdram_inti_p1_cs_n = 1'd1;
reg  basesoc_sdram_inti_p1_ras_n = 1'd1;
reg  basesoc_sdram_inti_p1_we_n = 1'd1;
wire basesoc_sdram_inti_p1_cke;
wire basesoc_sdram_inti_p1_odt;
wire basesoc_sdram_inti_p1_reset_n;
reg  basesoc_sdram_inti_p1_act_n = 1'd1;
wire [63:0] basesoc_sdram_inti_p1_wrdata;
wire basesoc_sdram_inti_p1_wrdata_en;
wire [7:0] basesoc_sdram_inti_p1_wrdata_mask;
wire basesoc_sdram_inti_p1_rddata_en;
reg  [63:0] basesoc_sdram_inti_p1_rddata = 64'd0;
reg  basesoc_sdram_inti_p1_rddata_valid = 1'd0;
wire [14:0] basesoc_sdram_slave_p0_address;
wire [2:0] basesoc_sdram_slave_p0_bank;
wire basesoc_sdram_slave_p0_cas_n;
wire basesoc_sdram_slave_p0_cs_n;
wire basesoc_sdram_slave_p0_ras_n;
wire basesoc_sdram_slave_p0_we_n;
wire basesoc_sdram_slave_p0_cke;
wire basesoc_sdram_slave_p0_odt;
wire basesoc_sdram_slave_p0_reset_n;
wire basesoc_sdram_slave_p0_act_n;
wire [63:0] basesoc_sdram_slave_p0_wrdata;
wire basesoc_sdram_slave_p0_wrdata_en;
wire [7:0] basesoc_sdram_slave_p0_wrdata_mask;
wire basesoc_sdram_slave_p0_rddata_en;
reg  [63:0] basesoc_sdram_slave_p0_rddata = 64'd0;
reg  basesoc_sdram_slave_p0_rddata_valid = 1'd0;
wire [14:0] basesoc_sdram_slave_p1_address;
wire [2:0] basesoc_sdram_slave_p1_bank;
wire basesoc_sdram_slave_p1_cas_n;
wire basesoc_sdram_slave_p1_cs_n;
wire basesoc_sdram_slave_p1_ras_n;
wire basesoc_sdram_slave_p1_we_n;
wire basesoc_sdram_slave_p1_cke;
wire basesoc_sdram_slave_p1_odt;
wire basesoc_sdram_slave_p1_reset_n;
wire basesoc_sdram_slave_p1_act_n;
wire [63:0] basesoc_sdram_slave_p1_wrdata;
wire basesoc_sdram_slave_p1_wrdata_en;
wire [7:0] basesoc_sdram_slave_p1_wrdata_mask;
wire basesoc_sdram_slave_p1_rddata_en;
reg  [63:0] basesoc_sdram_slave_p1_rddata = 64'd0;
reg  basesoc_sdram_slave_p1_rddata_valid = 1'd0;
reg  [14:0] basesoc_sdram_master_p0_address = 15'd0;
reg  [2:0] basesoc_sdram_master_p0_bank = 3'd0;
reg  basesoc_sdram_master_p0_cas_n = 1'd1;
reg  basesoc_sdram_master_p0_cs_n = 1'd1;
reg  basesoc_sdram_master_p0_ras_n = 1'd1;
reg  basesoc_sdram_master_p0_we_n = 1'd1;
reg  basesoc_sdram_master_p0_cke = 1'd0;
reg  basesoc_sdram_master_p0_odt = 1'd0;
reg  basesoc_sdram_master_p0_reset_n = 1'd0;
reg  basesoc_sdram_master_p0_act_n = 1'd1;
reg  [63:0] basesoc_sdram_master_p0_wrdata = 64'd0;
reg  basesoc_sdram_master_p0_wrdata_en = 1'd0;
reg  [7:0] basesoc_sdram_master_p0_wrdata_mask = 8'd0;
reg  basesoc_sdram_master_p0_rddata_en = 1'd0;
wire [63:0] basesoc_sdram_master_p0_rddata;
wire basesoc_sdram_master_p0_rddata_valid;
reg  [14:0] basesoc_sdram_master_p1_address = 15'd0;
reg  [2:0] basesoc_sdram_master_p1_bank = 3'd0;
reg  basesoc_sdram_master_p1_cas_n = 1'd1;
reg  basesoc_sdram_master_p1_cs_n = 1'd1;
reg  basesoc_sdram_master_p1_ras_n = 1'd1;
reg  basesoc_sdram_master_p1_we_n = 1'd1;
reg  basesoc_sdram_master_p1_cke = 1'd0;
reg  basesoc_sdram_master_p1_odt = 1'd0;
reg  basesoc_sdram_master_p1_reset_n = 1'd0;
reg  basesoc_sdram_master_p1_act_n = 1'd1;
reg  [63:0] basesoc_sdram_master_p1_wrdata = 64'd0;
reg  basesoc_sdram_master_p1_wrdata_en = 1'd0;
reg  [7:0] basesoc_sdram_master_p1_wrdata_mask = 8'd0;
reg  basesoc_sdram_master_p1_rddata_en = 1'd0;
wire [63:0] basesoc_sdram_master_p1_rddata;
wire basesoc_sdram_master_p1_rddata_valid;
wire basesoc_sdram_sel;
wire basesoc_sdram_cke;
wire basesoc_sdram_odt;
wire basesoc_sdram_reset_n;
reg  [3:0] basesoc_sdram_storage = 4'd1;
reg  basesoc_sdram_re = 1'd0;
reg  [5:0] basesoc_sdram_phaseinjector0_command_storage = 6'd0;
reg  basesoc_sdram_phaseinjector0_command_re = 1'd0;
reg  basesoc_sdram_phaseinjector0_command_issue_re = 1'd0;
wire basesoc_sdram_phaseinjector0_command_issue_r;
reg  basesoc_sdram_phaseinjector0_command_issue_we = 1'd0;
reg  basesoc_sdram_phaseinjector0_command_issue_w = 1'd0;
reg  [14:0] basesoc_sdram_phaseinjector0_address_storage = 15'd0;
reg  basesoc_sdram_phaseinjector0_address_re = 1'd0;
reg  [2:0] basesoc_sdram_phaseinjector0_baddress_storage = 3'd0;
reg  basesoc_sdram_phaseinjector0_baddress_re = 1'd0;
reg  [63:0] basesoc_sdram_phaseinjector0_wrdata_storage = 64'd0;
reg  basesoc_sdram_phaseinjector0_wrdata_re = 1'd0;
reg  [63:0] basesoc_sdram_phaseinjector0_rddata_status = 64'd0;
wire basesoc_sdram_phaseinjector0_rddata_we;
reg  basesoc_sdram_phaseinjector0_rddata_re = 1'd0;
reg  [5:0] basesoc_sdram_phaseinjector1_command_storage = 6'd0;
reg  basesoc_sdram_phaseinjector1_command_re = 1'd0;
reg  basesoc_sdram_phaseinjector1_command_issue_re = 1'd0;
wire basesoc_sdram_phaseinjector1_command_issue_r;
reg  basesoc_sdram_phaseinjector1_command_issue_we = 1'd0;
reg  basesoc_sdram_phaseinjector1_command_issue_w = 1'd0;
reg  [14:0] basesoc_sdram_phaseinjector1_address_storage = 15'd0;
reg  basesoc_sdram_phaseinjector1_address_re = 1'd0;
reg  [2:0] basesoc_sdram_phaseinjector1_baddress_storage = 3'd0;
reg  basesoc_sdram_phaseinjector1_baddress_re = 1'd0;
reg  [63:0] basesoc_sdram_phaseinjector1_wrdata_storage = 64'd0;
reg  basesoc_sdram_phaseinjector1_wrdata_re = 1'd0;
reg  [63:0] basesoc_sdram_phaseinjector1_rddata_status = 64'd0;
wire basesoc_sdram_phaseinjector1_rddata_we;
reg  basesoc_sdram_phaseinjector1_rddata_re = 1'd0;
wire basesoc_sdram_interface_bank0_valid;
wire basesoc_sdram_interface_bank0_ready;
wire basesoc_sdram_interface_bank0_we;
wire [21:0] basesoc_sdram_interface_bank0_addr;
wire basesoc_sdram_interface_bank0_lock;
wire basesoc_sdram_interface_bank0_wdata_ready;
wire basesoc_sdram_interface_bank0_rdata_valid;
wire basesoc_sdram_interface_bank1_valid;
wire basesoc_sdram_interface_bank1_ready;
wire basesoc_sdram_interface_bank1_we;
wire [21:0] basesoc_sdram_interface_bank1_addr;
wire basesoc_sdram_interface_bank1_lock;
wire basesoc_sdram_interface_bank1_wdata_ready;
wire basesoc_sdram_interface_bank1_rdata_valid;
wire basesoc_sdram_interface_bank2_valid;
wire basesoc_sdram_interface_bank2_ready;
wire basesoc_sdram_interface_bank2_we;
wire [21:0] basesoc_sdram_interface_bank2_addr;
wire basesoc_sdram_interface_bank2_lock;
wire basesoc_sdram_interface_bank2_wdata_ready;
wire basesoc_sdram_interface_bank2_rdata_valid;
wire basesoc_sdram_interface_bank3_valid;
wire basesoc_sdram_interface_bank3_ready;
wire basesoc_sdram_interface_bank3_we;
wire [21:0] basesoc_sdram_interface_bank3_addr;
wire basesoc_sdram_interface_bank3_lock;
wire basesoc_sdram_interface_bank3_wdata_ready;
wire basesoc_sdram_interface_bank3_rdata_valid;
wire basesoc_sdram_interface_bank4_valid;
wire basesoc_sdram_interface_bank4_ready;
wire basesoc_sdram_interface_bank4_we;
wire [21:0] basesoc_sdram_interface_bank4_addr;
wire basesoc_sdram_interface_bank4_lock;
wire basesoc_sdram_interface_bank4_wdata_ready;
wire basesoc_sdram_interface_bank4_rdata_valid;
wire basesoc_sdram_interface_bank5_valid;
wire basesoc_sdram_interface_bank5_ready;
wire basesoc_sdram_interface_bank5_we;
wire [21:0] basesoc_sdram_interface_bank5_addr;
wire basesoc_sdram_interface_bank5_lock;
wire basesoc_sdram_interface_bank5_wdata_ready;
wire basesoc_sdram_interface_bank5_rdata_valid;
wire basesoc_sdram_interface_bank6_valid;
wire basesoc_sdram_interface_bank6_ready;
wire basesoc_sdram_interface_bank6_we;
wire [21:0] basesoc_sdram_interface_bank6_addr;
wire basesoc_sdram_interface_bank6_lock;
wire basesoc_sdram_interface_bank6_wdata_ready;
wire basesoc_sdram_interface_bank6_rdata_valid;
wire basesoc_sdram_interface_bank7_valid;
wire basesoc_sdram_interface_bank7_ready;
wire basesoc_sdram_interface_bank7_we;
wire [21:0] basesoc_sdram_interface_bank7_addr;
wire basesoc_sdram_interface_bank7_lock;
wire basesoc_sdram_interface_bank7_wdata_ready;
wire basesoc_sdram_interface_bank7_rdata_valid;
reg  [127:0] basesoc_sdram_interface_wdata = 128'd0;
reg  [15:0] basesoc_sdram_interface_wdata_we = 16'd0;
wire [127:0] basesoc_sdram_interface_rdata;
reg  [14:0] basesoc_sdram_dfi_p0_address = 15'd0;
reg  [2:0] basesoc_sdram_dfi_p0_bank = 3'd0;
reg  basesoc_sdram_dfi_p0_cas_n = 1'd1;
reg  basesoc_sdram_dfi_p0_cs_n = 1'd1;
reg  basesoc_sdram_dfi_p0_ras_n = 1'd1;
reg  basesoc_sdram_dfi_p0_we_n = 1'd1;
wire basesoc_sdram_dfi_p0_cke;
wire basesoc_sdram_dfi_p0_odt;
wire basesoc_sdram_dfi_p0_reset_n;
reg  basesoc_sdram_dfi_p0_act_n = 1'd1;
wire [63:0] basesoc_sdram_dfi_p0_wrdata;
reg  basesoc_sdram_dfi_p0_wrdata_en = 1'd0;
wire [7:0] basesoc_sdram_dfi_p0_wrdata_mask;
reg  basesoc_sdram_dfi_p0_rddata_en = 1'd0;
wire [63:0] basesoc_sdram_dfi_p0_rddata;
wire basesoc_sdram_dfi_p0_rddata_valid;
reg  [14:0] basesoc_sdram_dfi_p1_address = 15'd0;
reg  [2:0] basesoc_sdram_dfi_p1_bank = 3'd0;
reg  basesoc_sdram_dfi_p1_cas_n = 1'd1;
reg  basesoc_sdram_dfi_p1_cs_n = 1'd1;
reg  basesoc_sdram_dfi_p1_ras_n = 1'd1;
reg  basesoc_sdram_dfi_p1_we_n = 1'd1;
wire basesoc_sdram_dfi_p1_cke;
wire basesoc_sdram_dfi_p1_odt;
wire basesoc_sdram_dfi_p1_reset_n;
reg  basesoc_sdram_dfi_p1_act_n = 1'd1;
wire [63:0] basesoc_sdram_dfi_p1_wrdata;
reg  basesoc_sdram_dfi_p1_wrdata_en = 1'd0;
wire [7:0] basesoc_sdram_dfi_p1_wrdata_mask;
reg  basesoc_sdram_dfi_p1_rddata_en = 1'd0;
wire [63:0] basesoc_sdram_dfi_p1_rddata;
wire basesoc_sdram_dfi_p1_rddata_valid;
reg  basesoc_sdram_cmd_valid = 1'd0;
reg  basesoc_sdram_cmd_ready = 1'd0;
reg  basesoc_sdram_cmd_last = 1'd0;
reg  [14:0] basesoc_sdram_cmd_payload_a = 15'd0;
reg  [2:0] basesoc_sdram_cmd_payload_ba = 3'd0;
reg  basesoc_sdram_cmd_payload_cas = 1'd0;
reg  basesoc_sdram_cmd_payload_ras = 1'd0;
reg  basesoc_sdram_cmd_payload_we = 1'd0;
reg  basesoc_sdram_cmd_payload_is_read = 1'd0;
reg  basesoc_sdram_cmd_payload_is_write = 1'd0;
wire basesoc_sdram_wants_refresh;
wire basesoc_sdram_wants_zqcs;
wire basesoc_sdram_timer_wait;
wire basesoc_sdram_timer_done0;
wire [8:0] basesoc_sdram_timer_count0;
wire basesoc_sdram_timer_done1;
reg  [8:0] basesoc_sdram_timer_count1 = 9'd374;
wire basesoc_sdram_postponer_req_i;
reg  basesoc_sdram_postponer_req_o = 1'd0;
reg  basesoc_sdram_postponer_count = 1'd0;
reg  basesoc_sdram_sequencer_start0 = 1'd0;
wire basesoc_sdram_sequencer_done0;
wire basesoc_sdram_sequencer_start1;
reg  basesoc_sdram_sequencer_done1 = 1'd0;
reg  [6:0] basesoc_sdram_sequencer_counter = 7'd0;
reg  basesoc_sdram_sequencer_count = 1'd0;
wire basesoc_sdram_zqcs_timer_wait;
wire basesoc_sdram_zqcs_timer_done0;
wire [25:0] basesoc_sdram_zqcs_timer_count0;
wire basesoc_sdram_zqcs_timer_done1;
reg  [25:0] basesoc_sdram_zqcs_timer_count1 = 26'd47999999;
reg  basesoc_sdram_zqcs_executer_start = 1'd0;
reg  basesoc_sdram_zqcs_executer_done = 1'd0;
reg  [5:0] basesoc_sdram_zqcs_executer_counter = 6'd0;
wire basesoc_sdram_bankmachine0_req_valid;
wire basesoc_sdram_bankmachine0_req_ready;
wire basesoc_sdram_bankmachine0_req_we;
wire [21:0] basesoc_sdram_bankmachine0_req_addr;
wire basesoc_sdram_bankmachine0_req_lock;
reg  basesoc_sdram_bankmachine0_req_wdata_ready = 1'd0;
reg  basesoc_sdram_bankmachine0_req_rdata_valid = 1'd0;
wire basesoc_sdram_bankmachine0_refresh_req;
reg  basesoc_sdram_bankmachine0_refresh_gnt = 1'd0;
reg  basesoc_sdram_bankmachine0_cmd_valid = 1'd0;
reg  basesoc_sdram_bankmachine0_cmd_ready = 1'd0;
reg  [14:0] basesoc_sdram_bankmachine0_cmd_payload_a = 15'd0;
wire [2:0] basesoc_sdram_bankmachine0_cmd_payload_ba;
reg  basesoc_sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg  basesoc_sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg  basesoc_sdram_bankmachine0_cmd_payload_we = 1'd0;
reg  basesoc_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg  basesoc_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg  basesoc_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg  basesoc_sdram_bankmachine0_auto_precharge = 1'd0;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
reg  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first = 1'd0;
reg  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last = 1'd0;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_first;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_last;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
wire [21:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
wire [24:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
wire [24:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
reg  [3:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level = 4'd0;
reg  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace = 1'd0;
reg  [2:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce = 3'd0;
reg  [2:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume = 3'd0;
reg  [2:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
wire [24:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read;
wire [2:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr;
wire [24:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
wire basesoc_sdram_bankmachine0_cmd_buffer_sink_valid;
wire basesoc_sdram_bankmachine0_cmd_buffer_sink_ready;
wire basesoc_sdram_bankmachine0_cmd_buffer_sink_first;
wire basesoc_sdram_bankmachine0_cmd_buffer_sink_last;
wire basesoc_sdram_bankmachine0_cmd_buffer_sink_payload_we;
wire [21:0] basesoc_sdram_bankmachine0_cmd_buffer_sink_payload_addr;
reg  basesoc_sdram_bankmachine0_cmd_buffer_source_valid = 1'd0;
wire basesoc_sdram_bankmachine0_cmd_buffer_source_ready;
reg  basesoc_sdram_bankmachine0_cmd_buffer_source_first = 1'd0;
reg  basesoc_sdram_bankmachine0_cmd_buffer_source_last = 1'd0;
reg  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we = 1'd0;
reg  [21:0] basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr = 22'd0;
reg  [14:0] basesoc_sdram_bankmachine0_row = 15'd0;
reg  basesoc_sdram_bankmachine0_row_opened = 1'd0;
wire basesoc_sdram_bankmachine0_row_hit;
reg  basesoc_sdram_bankmachine0_row_open = 1'd0;
reg  basesoc_sdram_bankmachine0_row_close = 1'd0;
reg  basesoc_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire basesoc_sdram_bankmachine0_twtpcon_valid;
reg  basesoc_sdram_bankmachine0_twtpcon_ready = 1'd0;
reg  [2:0] basesoc_sdram_bankmachine0_twtpcon_count = 3'd0;
wire basesoc_sdram_bankmachine0_trccon_valid;
reg  basesoc_sdram_bankmachine0_trccon_ready = 1'd0;
reg  [1:0] basesoc_sdram_bankmachine0_trccon_count = 2'd0;
wire basesoc_sdram_bankmachine0_trascon_valid;
reg  basesoc_sdram_bankmachine0_trascon_ready = 1'd0;
reg  [1:0] basesoc_sdram_bankmachine0_trascon_count = 2'd0;
wire basesoc_sdram_bankmachine1_req_valid;
wire basesoc_sdram_bankmachine1_req_ready;
wire basesoc_sdram_bankmachine1_req_we;
wire [21:0] basesoc_sdram_bankmachine1_req_addr;
wire basesoc_sdram_bankmachine1_req_lock;
reg  basesoc_sdram_bankmachine1_req_wdata_ready = 1'd0;
reg  basesoc_sdram_bankmachine1_req_rdata_valid = 1'd0;
wire basesoc_sdram_bankmachine1_refresh_req;
reg  basesoc_sdram_bankmachine1_refresh_gnt = 1'd0;
reg  basesoc_sdram_bankmachine1_cmd_valid = 1'd0;
reg  basesoc_sdram_bankmachine1_cmd_ready = 1'd0;
reg  [14:0] basesoc_sdram_bankmachine1_cmd_payload_a = 15'd0;
wire [2:0] basesoc_sdram_bankmachine1_cmd_payload_ba;
reg  basesoc_sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg  basesoc_sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg  basesoc_sdram_bankmachine1_cmd_payload_we = 1'd0;
reg  basesoc_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg  basesoc_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg  basesoc_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg  basesoc_sdram_bankmachine1_auto_precharge = 1'd0;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
reg  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first = 1'd0;
reg  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last = 1'd0;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_first;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_last;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
wire [21:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
wire [24:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
wire [24:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
reg  [3:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level = 4'd0;
reg  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace = 1'd0;
reg  [2:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce = 3'd0;
reg  [2:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume = 3'd0;
reg  [2:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;
wire [24:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read;
wire [2:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr;
wire [24:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
wire basesoc_sdram_bankmachine1_cmd_buffer_sink_valid;
wire basesoc_sdram_bankmachine1_cmd_buffer_sink_ready;
wire basesoc_sdram_bankmachine1_cmd_buffer_sink_first;
wire basesoc_sdram_bankmachine1_cmd_buffer_sink_last;
wire basesoc_sdram_bankmachine1_cmd_buffer_sink_payload_we;
wire [21:0] basesoc_sdram_bankmachine1_cmd_buffer_sink_payload_addr;
reg  basesoc_sdram_bankmachine1_cmd_buffer_source_valid = 1'd0;
wire basesoc_sdram_bankmachine1_cmd_buffer_source_ready;
reg  basesoc_sdram_bankmachine1_cmd_buffer_source_first = 1'd0;
reg  basesoc_sdram_bankmachine1_cmd_buffer_source_last = 1'd0;
reg  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we = 1'd0;
reg  [21:0] basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr = 22'd0;
reg  [14:0] basesoc_sdram_bankmachine1_row = 15'd0;
reg  basesoc_sdram_bankmachine1_row_opened = 1'd0;
wire basesoc_sdram_bankmachine1_row_hit;
reg  basesoc_sdram_bankmachine1_row_open = 1'd0;
reg  basesoc_sdram_bankmachine1_row_close = 1'd0;
reg  basesoc_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire basesoc_sdram_bankmachine1_twtpcon_valid;
reg  basesoc_sdram_bankmachine1_twtpcon_ready = 1'd0;
reg  [2:0] basesoc_sdram_bankmachine1_twtpcon_count = 3'd0;
wire basesoc_sdram_bankmachine1_trccon_valid;
reg  basesoc_sdram_bankmachine1_trccon_ready = 1'd0;
reg  [1:0] basesoc_sdram_bankmachine1_trccon_count = 2'd0;
wire basesoc_sdram_bankmachine1_trascon_valid;
reg  basesoc_sdram_bankmachine1_trascon_ready = 1'd0;
reg  [1:0] basesoc_sdram_bankmachine1_trascon_count = 2'd0;
wire basesoc_sdram_bankmachine2_req_valid;
wire basesoc_sdram_bankmachine2_req_ready;
wire basesoc_sdram_bankmachine2_req_we;
wire [21:0] basesoc_sdram_bankmachine2_req_addr;
wire basesoc_sdram_bankmachine2_req_lock;
reg  basesoc_sdram_bankmachine2_req_wdata_ready = 1'd0;
reg  basesoc_sdram_bankmachine2_req_rdata_valid = 1'd0;
wire basesoc_sdram_bankmachine2_refresh_req;
reg  basesoc_sdram_bankmachine2_refresh_gnt = 1'd0;
reg  basesoc_sdram_bankmachine2_cmd_valid = 1'd0;
reg  basesoc_sdram_bankmachine2_cmd_ready = 1'd0;
reg  [14:0] basesoc_sdram_bankmachine2_cmd_payload_a = 15'd0;
wire [2:0] basesoc_sdram_bankmachine2_cmd_payload_ba;
reg  basesoc_sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg  basesoc_sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg  basesoc_sdram_bankmachine2_cmd_payload_we = 1'd0;
reg  basesoc_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg  basesoc_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg  basesoc_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg  basesoc_sdram_bankmachine2_auto_precharge = 1'd0;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
reg  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first = 1'd0;
reg  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last = 1'd0;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_first;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_last;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
wire [21:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
wire [24:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
wire [24:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
reg  [3:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level = 4'd0;
reg  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace = 1'd0;
reg  [2:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce = 3'd0;
reg  [2:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume = 3'd0;
reg  [2:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
wire [24:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read;
wire [2:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr;
wire [24:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
wire basesoc_sdram_bankmachine2_cmd_buffer_sink_valid;
wire basesoc_sdram_bankmachine2_cmd_buffer_sink_ready;
wire basesoc_sdram_bankmachine2_cmd_buffer_sink_first;
wire basesoc_sdram_bankmachine2_cmd_buffer_sink_last;
wire basesoc_sdram_bankmachine2_cmd_buffer_sink_payload_we;
wire [21:0] basesoc_sdram_bankmachine2_cmd_buffer_sink_payload_addr;
reg  basesoc_sdram_bankmachine2_cmd_buffer_source_valid = 1'd0;
wire basesoc_sdram_bankmachine2_cmd_buffer_source_ready;
reg  basesoc_sdram_bankmachine2_cmd_buffer_source_first = 1'd0;
reg  basesoc_sdram_bankmachine2_cmd_buffer_source_last = 1'd0;
reg  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we = 1'd0;
reg  [21:0] basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr = 22'd0;
reg  [14:0] basesoc_sdram_bankmachine2_row = 15'd0;
reg  basesoc_sdram_bankmachine2_row_opened = 1'd0;
wire basesoc_sdram_bankmachine2_row_hit;
reg  basesoc_sdram_bankmachine2_row_open = 1'd0;
reg  basesoc_sdram_bankmachine2_row_close = 1'd0;
reg  basesoc_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire basesoc_sdram_bankmachine2_twtpcon_valid;
reg  basesoc_sdram_bankmachine2_twtpcon_ready = 1'd0;
reg  [2:0] basesoc_sdram_bankmachine2_twtpcon_count = 3'd0;
wire basesoc_sdram_bankmachine2_trccon_valid;
reg  basesoc_sdram_bankmachine2_trccon_ready = 1'd0;
reg  [1:0] basesoc_sdram_bankmachine2_trccon_count = 2'd0;
wire basesoc_sdram_bankmachine2_trascon_valid;
reg  basesoc_sdram_bankmachine2_trascon_ready = 1'd0;
reg  [1:0] basesoc_sdram_bankmachine2_trascon_count = 2'd0;
wire basesoc_sdram_bankmachine3_req_valid;
wire basesoc_sdram_bankmachine3_req_ready;
wire basesoc_sdram_bankmachine3_req_we;
wire [21:0] basesoc_sdram_bankmachine3_req_addr;
wire basesoc_sdram_bankmachine3_req_lock;
reg  basesoc_sdram_bankmachine3_req_wdata_ready = 1'd0;
reg  basesoc_sdram_bankmachine3_req_rdata_valid = 1'd0;
wire basesoc_sdram_bankmachine3_refresh_req;
reg  basesoc_sdram_bankmachine3_refresh_gnt = 1'd0;
reg  basesoc_sdram_bankmachine3_cmd_valid = 1'd0;
reg  basesoc_sdram_bankmachine3_cmd_ready = 1'd0;
reg  [14:0] basesoc_sdram_bankmachine3_cmd_payload_a = 15'd0;
wire [2:0] basesoc_sdram_bankmachine3_cmd_payload_ba;
reg  basesoc_sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg  basesoc_sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg  basesoc_sdram_bankmachine3_cmd_payload_we = 1'd0;
reg  basesoc_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg  basesoc_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg  basesoc_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg  basesoc_sdram_bankmachine3_auto_precharge = 1'd0;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
reg  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first = 1'd0;
reg  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last = 1'd0;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_first;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_last;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
wire [21:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
wire [24:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
wire [24:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
reg  [3:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level = 4'd0;
reg  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace = 1'd0;
reg  [2:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce = 3'd0;
reg  [2:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume = 3'd0;
reg  [2:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
wire [24:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read;
wire [2:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr;
wire [24:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
wire basesoc_sdram_bankmachine3_cmd_buffer_sink_valid;
wire basesoc_sdram_bankmachine3_cmd_buffer_sink_ready;
wire basesoc_sdram_bankmachine3_cmd_buffer_sink_first;
wire basesoc_sdram_bankmachine3_cmd_buffer_sink_last;
wire basesoc_sdram_bankmachine3_cmd_buffer_sink_payload_we;
wire [21:0] basesoc_sdram_bankmachine3_cmd_buffer_sink_payload_addr;
reg  basesoc_sdram_bankmachine3_cmd_buffer_source_valid = 1'd0;
wire basesoc_sdram_bankmachine3_cmd_buffer_source_ready;
reg  basesoc_sdram_bankmachine3_cmd_buffer_source_first = 1'd0;
reg  basesoc_sdram_bankmachine3_cmd_buffer_source_last = 1'd0;
reg  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we = 1'd0;
reg  [21:0] basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr = 22'd0;
reg  [14:0] basesoc_sdram_bankmachine3_row = 15'd0;
reg  basesoc_sdram_bankmachine3_row_opened = 1'd0;
wire basesoc_sdram_bankmachine3_row_hit;
reg  basesoc_sdram_bankmachine3_row_open = 1'd0;
reg  basesoc_sdram_bankmachine3_row_close = 1'd0;
reg  basesoc_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire basesoc_sdram_bankmachine3_twtpcon_valid;
reg  basesoc_sdram_bankmachine3_twtpcon_ready = 1'd0;
reg  [2:0] basesoc_sdram_bankmachine3_twtpcon_count = 3'd0;
wire basesoc_sdram_bankmachine3_trccon_valid;
reg  basesoc_sdram_bankmachine3_trccon_ready = 1'd0;
reg  [1:0] basesoc_sdram_bankmachine3_trccon_count = 2'd0;
wire basesoc_sdram_bankmachine3_trascon_valid;
reg  basesoc_sdram_bankmachine3_trascon_ready = 1'd0;
reg  [1:0] basesoc_sdram_bankmachine3_trascon_count = 2'd0;
wire basesoc_sdram_bankmachine4_req_valid;
wire basesoc_sdram_bankmachine4_req_ready;
wire basesoc_sdram_bankmachine4_req_we;
wire [21:0] basesoc_sdram_bankmachine4_req_addr;
wire basesoc_sdram_bankmachine4_req_lock;
reg  basesoc_sdram_bankmachine4_req_wdata_ready = 1'd0;
reg  basesoc_sdram_bankmachine4_req_rdata_valid = 1'd0;
wire basesoc_sdram_bankmachine4_refresh_req;
reg  basesoc_sdram_bankmachine4_refresh_gnt = 1'd0;
reg  basesoc_sdram_bankmachine4_cmd_valid = 1'd0;
reg  basesoc_sdram_bankmachine4_cmd_ready = 1'd0;
reg  [14:0] basesoc_sdram_bankmachine4_cmd_payload_a = 15'd0;
wire [2:0] basesoc_sdram_bankmachine4_cmd_payload_ba;
reg  basesoc_sdram_bankmachine4_cmd_payload_cas = 1'd0;
reg  basesoc_sdram_bankmachine4_cmd_payload_ras = 1'd0;
reg  basesoc_sdram_bankmachine4_cmd_payload_we = 1'd0;
reg  basesoc_sdram_bankmachine4_cmd_payload_is_cmd = 1'd0;
reg  basesoc_sdram_bankmachine4_cmd_payload_is_read = 1'd0;
reg  basesoc_sdram_bankmachine4_cmd_payload_is_write = 1'd0;
reg  basesoc_sdram_bankmachine4_auto_precharge = 1'd0;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready;
reg  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first = 1'd0;
reg  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last = 1'd0;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_ready;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_first;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_last;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we;
wire [21:0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
wire [24:0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din;
wire [24:0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
reg  [3:0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level = 4'd0;
reg  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_replace = 1'd0;
reg  [2:0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce = 3'd0;
reg  [2:0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume = 3'd0;
reg  [2:0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we;
wire [24:0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read;
wire [2:0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr;
wire [24:0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first;
wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last;
wire basesoc_sdram_bankmachine4_cmd_buffer_sink_valid;
wire basesoc_sdram_bankmachine4_cmd_buffer_sink_ready;
wire basesoc_sdram_bankmachine4_cmd_buffer_sink_first;
wire basesoc_sdram_bankmachine4_cmd_buffer_sink_last;
wire basesoc_sdram_bankmachine4_cmd_buffer_sink_payload_we;
wire [21:0] basesoc_sdram_bankmachine4_cmd_buffer_sink_payload_addr;
reg  basesoc_sdram_bankmachine4_cmd_buffer_source_valid = 1'd0;
wire basesoc_sdram_bankmachine4_cmd_buffer_source_ready;
reg  basesoc_sdram_bankmachine4_cmd_buffer_source_first = 1'd0;
reg  basesoc_sdram_bankmachine4_cmd_buffer_source_last = 1'd0;
reg  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we = 1'd0;
reg  [21:0] basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr = 22'd0;
reg  [14:0] basesoc_sdram_bankmachine4_row = 15'd0;
reg  basesoc_sdram_bankmachine4_row_opened = 1'd0;
wire basesoc_sdram_bankmachine4_row_hit;
reg  basesoc_sdram_bankmachine4_row_open = 1'd0;
reg  basesoc_sdram_bankmachine4_row_close = 1'd0;
reg  basesoc_sdram_bankmachine4_row_col_n_addr_sel = 1'd0;
wire basesoc_sdram_bankmachine4_twtpcon_valid;
reg  basesoc_sdram_bankmachine4_twtpcon_ready = 1'd0;
reg  [2:0] basesoc_sdram_bankmachine4_twtpcon_count = 3'd0;
wire basesoc_sdram_bankmachine4_trccon_valid;
reg  basesoc_sdram_bankmachine4_trccon_ready = 1'd0;
reg  [1:0] basesoc_sdram_bankmachine4_trccon_count = 2'd0;
wire basesoc_sdram_bankmachine4_trascon_valid;
reg  basesoc_sdram_bankmachine4_trascon_ready = 1'd0;
reg  [1:0] basesoc_sdram_bankmachine4_trascon_count = 2'd0;
wire basesoc_sdram_bankmachine5_req_valid;
wire basesoc_sdram_bankmachine5_req_ready;
wire basesoc_sdram_bankmachine5_req_we;
wire [21:0] basesoc_sdram_bankmachine5_req_addr;
wire basesoc_sdram_bankmachine5_req_lock;
reg  basesoc_sdram_bankmachine5_req_wdata_ready = 1'd0;
reg  basesoc_sdram_bankmachine5_req_rdata_valid = 1'd0;
wire basesoc_sdram_bankmachine5_refresh_req;
reg  basesoc_sdram_bankmachine5_refresh_gnt = 1'd0;
reg  basesoc_sdram_bankmachine5_cmd_valid = 1'd0;
reg  basesoc_sdram_bankmachine5_cmd_ready = 1'd0;
reg  [14:0] basesoc_sdram_bankmachine5_cmd_payload_a = 15'd0;
wire [2:0] basesoc_sdram_bankmachine5_cmd_payload_ba;
reg  basesoc_sdram_bankmachine5_cmd_payload_cas = 1'd0;
reg  basesoc_sdram_bankmachine5_cmd_payload_ras = 1'd0;
reg  basesoc_sdram_bankmachine5_cmd_payload_we = 1'd0;
reg  basesoc_sdram_bankmachine5_cmd_payload_is_cmd = 1'd0;
reg  basesoc_sdram_bankmachine5_cmd_payload_is_read = 1'd0;
reg  basesoc_sdram_bankmachine5_cmd_payload_is_write = 1'd0;
reg  basesoc_sdram_bankmachine5_auto_precharge = 1'd0;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready;
reg  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first = 1'd0;
reg  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last = 1'd0;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_ready;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_first;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_last;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we;
wire [21:0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
wire [24:0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din;
wire [24:0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
reg  [3:0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level = 4'd0;
reg  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_replace = 1'd0;
reg  [2:0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce = 3'd0;
reg  [2:0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume = 3'd0;
reg  [2:0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we;
wire [24:0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read;
wire [2:0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr;
wire [24:0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first;
wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last;
wire basesoc_sdram_bankmachine5_cmd_buffer_sink_valid;
wire basesoc_sdram_bankmachine5_cmd_buffer_sink_ready;
wire basesoc_sdram_bankmachine5_cmd_buffer_sink_first;
wire basesoc_sdram_bankmachine5_cmd_buffer_sink_last;
wire basesoc_sdram_bankmachine5_cmd_buffer_sink_payload_we;
wire [21:0] basesoc_sdram_bankmachine5_cmd_buffer_sink_payload_addr;
reg  basesoc_sdram_bankmachine5_cmd_buffer_source_valid = 1'd0;
wire basesoc_sdram_bankmachine5_cmd_buffer_source_ready;
reg  basesoc_sdram_bankmachine5_cmd_buffer_source_first = 1'd0;
reg  basesoc_sdram_bankmachine5_cmd_buffer_source_last = 1'd0;
reg  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we = 1'd0;
reg  [21:0] basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr = 22'd0;
reg  [14:0] basesoc_sdram_bankmachine5_row = 15'd0;
reg  basesoc_sdram_bankmachine5_row_opened = 1'd0;
wire basesoc_sdram_bankmachine5_row_hit;
reg  basesoc_sdram_bankmachine5_row_open = 1'd0;
reg  basesoc_sdram_bankmachine5_row_close = 1'd0;
reg  basesoc_sdram_bankmachine5_row_col_n_addr_sel = 1'd0;
wire basesoc_sdram_bankmachine5_twtpcon_valid;
reg  basesoc_sdram_bankmachine5_twtpcon_ready = 1'd0;
reg  [2:0] basesoc_sdram_bankmachine5_twtpcon_count = 3'd0;
wire basesoc_sdram_bankmachine5_trccon_valid;
reg  basesoc_sdram_bankmachine5_trccon_ready = 1'd0;
reg  [1:0] basesoc_sdram_bankmachine5_trccon_count = 2'd0;
wire basesoc_sdram_bankmachine5_trascon_valid;
reg  basesoc_sdram_bankmachine5_trascon_ready = 1'd0;
reg  [1:0] basesoc_sdram_bankmachine5_trascon_count = 2'd0;
wire basesoc_sdram_bankmachine6_req_valid;
wire basesoc_sdram_bankmachine6_req_ready;
wire basesoc_sdram_bankmachine6_req_we;
wire [21:0] basesoc_sdram_bankmachine6_req_addr;
wire basesoc_sdram_bankmachine6_req_lock;
reg  basesoc_sdram_bankmachine6_req_wdata_ready = 1'd0;
reg  basesoc_sdram_bankmachine6_req_rdata_valid = 1'd0;
wire basesoc_sdram_bankmachine6_refresh_req;
reg  basesoc_sdram_bankmachine6_refresh_gnt = 1'd0;
reg  basesoc_sdram_bankmachine6_cmd_valid = 1'd0;
reg  basesoc_sdram_bankmachine6_cmd_ready = 1'd0;
reg  [14:0] basesoc_sdram_bankmachine6_cmd_payload_a = 15'd0;
wire [2:0] basesoc_sdram_bankmachine6_cmd_payload_ba;
reg  basesoc_sdram_bankmachine6_cmd_payload_cas = 1'd0;
reg  basesoc_sdram_bankmachine6_cmd_payload_ras = 1'd0;
reg  basesoc_sdram_bankmachine6_cmd_payload_we = 1'd0;
reg  basesoc_sdram_bankmachine6_cmd_payload_is_cmd = 1'd0;
reg  basesoc_sdram_bankmachine6_cmd_payload_is_read = 1'd0;
reg  basesoc_sdram_bankmachine6_cmd_payload_is_write = 1'd0;
reg  basesoc_sdram_bankmachine6_auto_precharge = 1'd0;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready;
reg  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first = 1'd0;
reg  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last = 1'd0;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_ready;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_first;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_last;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we;
wire [21:0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
wire [24:0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din;
wire [24:0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
reg  [3:0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level = 4'd0;
reg  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_replace = 1'd0;
reg  [2:0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce = 3'd0;
reg  [2:0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume = 3'd0;
reg  [2:0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we;
wire [24:0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read;
wire [2:0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr;
wire [24:0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first;
wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last;
wire basesoc_sdram_bankmachine6_cmd_buffer_sink_valid;
wire basesoc_sdram_bankmachine6_cmd_buffer_sink_ready;
wire basesoc_sdram_bankmachine6_cmd_buffer_sink_first;
wire basesoc_sdram_bankmachine6_cmd_buffer_sink_last;
wire basesoc_sdram_bankmachine6_cmd_buffer_sink_payload_we;
wire [21:0] basesoc_sdram_bankmachine6_cmd_buffer_sink_payload_addr;
reg  basesoc_sdram_bankmachine6_cmd_buffer_source_valid = 1'd0;
wire basesoc_sdram_bankmachine6_cmd_buffer_source_ready;
reg  basesoc_sdram_bankmachine6_cmd_buffer_source_first = 1'd0;
reg  basesoc_sdram_bankmachine6_cmd_buffer_source_last = 1'd0;
reg  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we = 1'd0;
reg  [21:0] basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr = 22'd0;
reg  [14:0] basesoc_sdram_bankmachine6_row = 15'd0;
reg  basesoc_sdram_bankmachine6_row_opened = 1'd0;
wire basesoc_sdram_bankmachine6_row_hit;
reg  basesoc_sdram_bankmachine6_row_open = 1'd0;
reg  basesoc_sdram_bankmachine6_row_close = 1'd0;
reg  basesoc_sdram_bankmachine6_row_col_n_addr_sel = 1'd0;
wire basesoc_sdram_bankmachine6_twtpcon_valid;
reg  basesoc_sdram_bankmachine6_twtpcon_ready = 1'd0;
reg  [2:0] basesoc_sdram_bankmachine6_twtpcon_count = 3'd0;
wire basesoc_sdram_bankmachine6_trccon_valid;
reg  basesoc_sdram_bankmachine6_trccon_ready = 1'd0;
reg  [1:0] basesoc_sdram_bankmachine6_trccon_count = 2'd0;
wire basesoc_sdram_bankmachine6_trascon_valid;
reg  basesoc_sdram_bankmachine6_trascon_ready = 1'd0;
reg  [1:0] basesoc_sdram_bankmachine6_trascon_count = 2'd0;
wire basesoc_sdram_bankmachine7_req_valid;
wire basesoc_sdram_bankmachine7_req_ready;
wire basesoc_sdram_bankmachine7_req_we;
wire [21:0] basesoc_sdram_bankmachine7_req_addr;
wire basesoc_sdram_bankmachine7_req_lock;
reg  basesoc_sdram_bankmachine7_req_wdata_ready = 1'd0;
reg  basesoc_sdram_bankmachine7_req_rdata_valid = 1'd0;
wire basesoc_sdram_bankmachine7_refresh_req;
reg  basesoc_sdram_bankmachine7_refresh_gnt = 1'd0;
reg  basesoc_sdram_bankmachine7_cmd_valid = 1'd0;
reg  basesoc_sdram_bankmachine7_cmd_ready = 1'd0;
reg  [14:0] basesoc_sdram_bankmachine7_cmd_payload_a = 15'd0;
wire [2:0] basesoc_sdram_bankmachine7_cmd_payload_ba;
reg  basesoc_sdram_bankmachine7_cmd_payload_cas = 1'd0;
reg  basesoc_sdram_bankmachine7_cmd_payload_ras = 1'd0;
reg  basesoc_sdram_bankmachine7_cmd_payload_we = 1'd0;
reg  basesoc_sdram_bankmachine7_cmd_payload_is_cmd = 1'd0;
reg  basesoc_sdram_bankmachine7_cmd_payload_is_read = 1'd0;
reg  basesoc_sdram_bankmachine7_cmd_payload_is_write = 1'd0;
reg  basesoc_sdram_bankmachine7_auto_precharge = 1'd0;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready;
reg  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first = 1'd0;
reg  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last = 1'd0;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_ready;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_first;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_last;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we;
wire [21:0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
wire [24:0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din;
wire [24:0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
reg  [3:0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level = 4'd0;
reg  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_replace = 1'd0;
reg  [2:0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce = 3'd0;
reg  [2:0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume = 3'd0;
reg  [2:0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we;
wire [24:0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read;
wire [2:0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr;
wire [24:0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first;
wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last;
wire basesoc_sdram_bankmachine7_cmd_buffer_sink_valid;
wire basesoc_sdram_bankmachine7_cmd_buffer_sink_ready;
wire basesoc_sdram_bankmachine7_cmd_buffer_sink_first;
wire basesoc_sdram_bankmachine7_cmd_buffer_sink_last;
wire basesoc_sdram_bankmachine7_cmd_buffer_sink_payload_we;
wire [21:0] basesoc_sdram_bankmachine7_cmd_buffer_sink_payload_addr;
reg  basesoc_sdram_bankmachine7_cmd_buffer_source_valid = 1'd0;
wire basesoc_sdram_bankmachine7_cmd_buffer_source_ready;
reg  basesoc_sdram_bankmachine7_cmd_buffer_source_first = 1'd0;
reg  basesoc_sdram_bankmachine7_cmd_buffer_source_last = 1'd0;
reg  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we = 1'd0;
reg  [21:0] basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr = 22'd0;
reg  [14:0] basesoc_sdram_bankmachine7_row = 15'd0;
reg  basesoc_sdram_bankmachine7_row_opened = 1'd0;
wire basesoc_sdram_bankmachine7_row_hit;
reg  basesoc_sdram_bankmachine7_row_open = 1'd0;
reg  basesoc_sdram_bankmachine7_row_close = 1'd0;
reg  basesoc_sdram_bankmachine7_row_col_n_addr_sel = 1'd0;
wire basesoc_sdram_bankmachine7_twtpcon_valid;
reg  basesoc_sdram_bankmachine7_twtpcon_ready = 1'd0;
reg  [2:0] basesoc_sdram_bankmachine7_twtpcon_count = 3'd0;
wire basesoc_sdram_bankmachine7_trccon_valid;
reg  basesoc_sdram_bankmachine7_trccon_ready = 1'd0;
reg  [1:0] basesoc_sdram_bankmachine7_trccon_count = 2'd0;
wire basesoc_sdram_bankmachine7_trascon_valid;
reg  basesoc_sdram_bankmachine7_trascon_ready = 1'd0;
reg  [1:0] basesoc_sdram_bankmachine7_trascon_count = 2'd0;
wire basesoc_sdram_ras_allowed;
wire basesoc_sdram_cas_allowed;
reg  basesoc_sdram_choose_cmd_want_reads = 1'd0;
reg  basesoc_sdram_choose_cmd_want_writes = 1'd0;
reg  basesoc_sdram_choose_cmd_want_cmds = 1'd0;
reg  basesoc_sdram_choose_cmd_want_activates = 1'd0;
wire basesoc_sdram_choose_cmd_cmd_valid;
reg  basesoc_sdram_choose_cmd_cmd_ready = 1'd0;
wire [14:0] basesoc_sdram_choose_cmd_cmd_payload_a;
wire [2:0] basesoc_sdram_choose_cmd_cmd_payload_ba;
reg  basesoc_sdram_choose_cmd_cmd_payload_cas = 1'd0;
reg  basesoc_sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg  basesoc_sdram_choose_cmd_cmd_payload_we = 1'd0;
wire basesoc_sdram_choose_cmd_cmd_payload_is_cmd;
wire basesoc_sdram_choose_cmd_cmd_payload_is_read;
wire basesoc_sdram_choose_cmd_cmd_payload_is_write;
reg  [7:0] basesoc_sdram_choose_cmd_valids = 8'd0;
wire [7:0] basesoc_sdram_choose_cmd_request;
reg  [2:0] basesoc_sdram_choose_cmd_grant = 3'd0;
wire basesoc_sdram_choose_cmd_ce;
reg  basesoc_sdram_choose_req_want_reads = 1'd0;
reg  basesoc_sdram_choose_req_want_writes = 1'd0;
reg  basesoc_sdram_choose_req_want_cmds = 1'd0;
reg  basesoc_sdram_choose_req_want_activates = 1'd0;
wire basesoc_sdram_choose_req_cmd_valid;
reg  basesoc_sdram_choose_req_cmd_ready = 1'd0;
wire [14:0] basesoc_sdram_choose_req_cmd_payload_a;
wire [2:0] basesoc_sdram_choose_req_cmd_payload_ba;
reg  basesoc_sdram_choose_req_cmd_payload_cas = 1'd0;
reg  basesoc_sdram_choose_req_cmd_payload_ras = 1'd0;
reg  basesoc_sdram_choose_req_cmd_payload_we = 1'd0;
wire basesoc_sdram_choose_req_cmd_payload_is_cmd;
wire basesoc_sdram_choose_req_cmd_payload_is_read;
wire basesoc_sdram_choose_req_cmd_payload_is_write;
reg  [7:0] basesoc_sdram_choose_req_valids = 8'd0;
wire [7:0] basesoc_sdram_choose_req_request;
reg  [2:0] basesoc_sdram_choose_req_grant = 3'd0;
wire basesoc_sdram_choose_req_ce;
reg  [14:0] basesoc_sdram_nop_a = 15'd0;
reg  [2:0] basesoc_sdram_nop_ba = 3'd0;
reg  [1:0] basesoc_sdram_steerer_sel0 = 2'd0;
reg  [1:0] basesoc_sdram_steerer_sel1 = 2'd0;
reg  basesoc_sdram_steerer0 = 1'd1;
reg  basesoc_sdram_steerer1 = 1'd1;
reg  basesoc_sdram_steerer2 = 1'd1;
reg  basesoc_sdram_steerer3 = 1'd1;
wire basesoc_sdram_trrdcon_valid;
reg  basesoc_sdram_trrdcon_ready = 1'd0;
reg  basesoc_sdram_trrdcon_count = 1'd0;
wire basesoc_sdram_tfawcon_valid;
reg  basesoc_sdram_tfawcon_ready = 1'd1;
wire [1:0] basesoc_sdram_tfawcon_count;
reg  [2:0] basesoc_sdram_tfawcon_window = 3'd0;
wire basesoc_sdram_tccdcon_valid;
reg  basesoc_sdram_tccdcon_ready = 1'd0;
reg  basesoc_sdram_tccdcon_count = 1'd0;
wire basesoc_sdram_twtrcon_valid;
reg  basesoc_sdram_twtrcon_ready = 1'd0;
reg  [2:0] basesoc_sdram_twtrcon_count = 3'd0;
wire basesoc_sdram_read_available;
wire basesoc_sdram_write_available;
reg  basesoc_sdram_en0 = 1'd0;
wire basesoc_sdram_max_time0;
reg  [4:0] basesoc_sdram_time0 = 5'd0;
reg  basesoc_sdram_en1 = 1'd0;
wire basesoc_sdram_max_time1;
reg  [3:0] basesoc_sdram_time1 = 4'd0;
wire basesoc_sdram_go_to_refresh;
wire basesoc_port_flush;
reg  basesoc_port_cmd_valid = 1'd0;
wire basesoc_port_cmd_ready;
wire basesoc_port_cmd_last;
wire basesoc_port_cmd_payload_we;
wire [24:0] basesoc_port_cmd_payload_addr;
reg  basesoc_port_wdata_valid = 1'd0;
wire basesoc_port_wdata_ready;
wire [127:0] basesoc_port_wdata_payload_data;
wire [15:0] basesoc_port_wdata_payload_we;
wire basesoc_port_rdata_valid;
wire basesoc_port_rdata_ready;
wire [127:0] basesoc_port_rdata_payload_data;
wire [29:0] basesoc_wb_sdram_adr;
wire [31:0] basesoc_wb_sdram_dat_w;
reg  [31:0] basesoc_wb_sdram_dat_r = 32'd0;
wire [3:0] basesoc_wb_sdram_sel;
wire basesoc_wb_sdram_cyc;
wire basesoc_wb_sdram_stb;
reg  basesoc_wb_sdram_ack = 1'd0;
wire basesoc_wb_sdram_we;
wire [2:0] basesoc_wb_sdram_cti;
wire [1:0] basesoc_wb_sdram_bte;
reg  basesoc_wb_sdram_err = 1'd0;
wire [29:0] basesoc_interface_adr;
wire [127:0] basesoc_interface_dat_w;
reg  [127:0] basesoc_interface_dat_r = 128'd0;
wire [15:0] basesoc_interface_sel;
reg  basesoc_interface_cyc = 1'd0;
reg  basesoc_interface_stb = 1'd0;
reg  basesoc_interface_ack = 1'd0;
reg  basesoc_interface_we = 1'd0;
wire [8:0] basesoc_data_port_adr;
wire [127:0] basesoc_data_port_dat_r;
reg  [15:0] basesoc_data_port_we = 16'd0;
reg  [127:0] basesoc_data_port_dat_w = 128'd0;
reg  basesoc_write_from_slave = 1'd0;
reg  [1:0] basesoc_adr_offset_r = 2'd0;
wire [8:0] basesoc_tag_port_adr;
wire [23:0] basesoc_tag_port_dat_r;
reg  basesoc_tag_port_we = 1'd0;
wire [23:0] basesoc_tag_port_dat_w;
wire [22:0] basesoc_tag_do_tag;
wire basesoc_tag_do_dirty;
wire [22:0] basesoc_tag_di_tag;
reg  basesoc_tag_di_dirty = 1'd0;
reg  basesoc_word_clr = 1'd0;
reg  basesoc_word_inc = 1'd0;
reg  basesoc_aborted = 1'd0;
reg  basesoc_is_ongoing = 1'd0;
reg  [2:0] leds_storage = 3'd0;
reg  leds_re = 1'd0;
reg  [2:0] leds_chaser = 3'd0;
reg  leds_mode = 1'd0;
wire leds_wait;
wire leds_done;
reg  [22:0] leds_count = 23'd8000000;
reg  [1:0] csrtransform_fsm_state = 2'd0;
reg  [1:0] csrtransform_fsm_next_state = 2'd0;
reg  [7:0] basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse_subfragments_csrtransform_txpipeline_next_value0 = 8'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse_subfragments_csrtransform_txpipeline_next_value_ce0 = 1'd0;
reg  [1:0] basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value1 = 2'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value_ce1 = 1'd0;
reg  [2:0] csrtransform_resetinserter_state = 3'd0;
reg  [2:0] csrtransform_resetinserter_next_state = 3'd0;
reg  [2:0] csrtransform_txnrziencoder_state = 3'd0;
reg  [2:0] csrtransform_txnrziencoder_next_state = 3'd0;
reg  [3:0] csrtransform_txpacketsend_state = 4'd0;
reg  [3:0] csrtransform_txpacketsend_next_state = 4'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe_subfragments_csrtransform_txpacketsend_next_value0 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe_subfragments_csrtransform_txpacketsend_next_value_ce0 = 1'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_usb_core_txstate_pid_subfragments_csrtransform_txpacketsend_next_value1 = 4'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_txstate_pid_subfragments_csrtransform_txpacketsend_next_value_ce1 = 1'd0;
reg  [2:0] csrtransform_rxpipeline_state = 3'd0;
reg  [2:0] csrtransform_rxpipeline_next_state = 3'd0;
reg  [2:0] csrtransform_rxpipeline_rxpacketdetect_state = 3'd0;
reg  [2:0] csrtransform_rxpipeline_rxpacketdetect_next_state = 3'd0;
reg  [2:0] csrtransform_rxpipeline_rxbitstuffremover_state = 3'd0;
reg  [2:0] csrtransform_rxpipeline_rxbitstuffremover_next_state = 3'd0;
reg  [2:0] csrtransform_packetheaderdecode_state = 3'd0;
reg  [2:0] csrtransform_packetheaderdecode_next_state = 3'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_usb_core_o_pid_subfragments_csrtransform_packetheaderdecode_next_value0 = 4'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_o_pid_subfragments_csrtransform_packetheaderdecode_next_value_ce0 = 1'd0;
reg  [6:0] csrtransform_packetheaderdecode_next_value = 7'd0;
reg  csrtransform_packetheaderdecode_next_value_ce = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_endp4_subfragments_csrtransform_packetheaderdecode_next_value1 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_endp4_subfragments_csrtransform_packetheaderdecode_next_value_ce1 = 1'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_usb_core_o_endp_subfragments_csrtransform_packetheaderdecode_next_value2 = 4'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_o_endp_subfragments_csrtransform_packetheaderdecode_next_value_ce2 = 1'd0;
reg  [4:0] basesoc_cdcusb_cdcusbphy_usb_core_crc5_subfragments_csrtransform_packetheaderdecode_next_value3 = 5'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_crc5_subfragments_csrtransform_packetheaderdecode_next_value_ce3 = 1'd0;
reg  [3:0] csrtransform_clockdomainsrenamer_state = 4'd1;
reg  [3:0] csrtransform_clockdomainsrenamer_next_state = 4'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_usb_core_tok_subfragments_csrtransform_f_next_value0 = 4'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_tok_subfragments_csrtransform_f_next_value_ce0 = 1'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_usb_core_endp_subfragments_csrtransform_f_next_value1 = 4'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_endp_subfragments_csrtransform_f_next_value_ce1 = 1'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_usb_core_response_pid_subfragments_csrtransform_t_next_value = 4'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_response_pid_subfragments_csrtransform_t_next_value_ce = 1'd0;
reg  [2:0] csrtransform_state = 3'd0;
reg  [2:0] csrtransform_next_state = 3'd0;
reg  [6:0] basesoc_cdcusb_cdcusbphy_usb_core_addr_subfragments_csrtransform_next_value = 7'd0;
reg  basesoc_cdcusb_cdcusbphy_usb_core_addr_subfragments_csrtransform_next_value_ce = 1'd0;
reg  [2:0] fsm_state = 3'd0;
reg  [2:0] fsm_next_state = 3'd0;
reg  [3:0] basesoc_cdcusb_cdcusbphy_setup_index_subfragments_fsm_next_value0 = 4'd0;
reg  basesoc_cdcusb_cdcusbphy_setup_index_subfragments_fsm_next_value_ce0 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value1 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value_ce1 = 1'd0;
reg  [7:0] basesoc_cdcusb_cdcusbphy_data_d1_subfragments_fsm_t_next_value0 = 8'd0;
reg  basesoc_cdcusb_cdcusbphy_data_d1_subfragments_fsm_t_next_value_ce0 = 1'd0;
reg  [7:0] basesoc_cdcusb_cdcusbphy_data_d2_subfragments_fsm_t_next_value1 = 8'd0;
reg  basesoc_cdcusb_cdcusbphy_data_d2_subfragments_fsm_t_next_value_ce1 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_re_d1_subfragments_fsm_t_next_value2 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_re_d1_subfragments_fsm_t_next_value_ce2 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_re_d2_subfragments_fsm_t_next_value3 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_re_d2_subfragments_fsm_t_next_value_ce3 = 1'd0;
reg  [31:0] basesoc_cdcusb_cdcusbphy_usbPacket_subfragments_fsm_cases_next_value0 = 32'd0;
reg  basesoc_cdcusb_cdcusbphy_usbPacket_subfragments_fsm_cases_next_value_ce0 = 1'd0;
reg  [7:0] basesoc_cdcusb_cdcusbphy_wLength_subfragments_fsm_cases_next_value1 = 8'd0;
reg  basesoc_cdcusb_cdcusbphy_wLength_subfragments_fsm_cases_next_value_ce1 = 1'd0;
reg  [6:0] basesoc_cdcusb_cdcusbphy_new_address_subfragments_fsm_t_next_value4 = 7'd0;
reg  basesoc_cdcusb_cdcusbphy_new_address_subfragments_fsm_t_next_value_ce4 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_rts_subfragments_fsm_t_next_value5 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_rts_subfragments_fsm_t_next_value_ce5 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_dtr_subfragments_fsm_t_next_value6 = 1'd0;
reg  basesoc_cdcusb_cdcusbphy_dtr_subfragments_fsm_t_next_value_ce6 = 1'd0;
reg  [5:0] basesoc_cdcusb_cdcusbphy_bytes_remaining_subfragments_fsm_f_next_value0 = 6'd0;
reg  basesoc_cdcusb_cdcusbphy_bytes_remaining_subfragments_fsm_f_next_value_ce0 = 1'd0;
reg  [8:0] basesoc_cdcusb_cdcusbphy_bytes_addr_subfragments_fsm_f_next_value1 = 9'd0;
reg  basesoc_cdcusb_cdcusbphy_bytes_addr_subfragments_fsm_f_next_value_ce1 = 1'd0;
wire ecp5pll0_ecp5pll;
wire ecp5pll0_locked;
wire ecp5pll1_ecp5pll;
wire ecp5pll1_locked;
reg  [1:0] refresher_state = 2'd0;
reg  [1:0] refresher_next_state = 2'd0;
reg  [2:0] bankmachine0_state = 3'd0;
reg  [2:0] bankmachine0_next_state = 3'd0;
reg  [2:0] bankmachine1_state = 3'd0;
reg  [2:0] bankmachine1_next_state = 3'd0;
reg  [2:0] bankmachine2_state = 3'd0;
reg  [2:0] bankmachine2_next_state = 3'd0;
reg  [2:0] bankmachine3_state = 3'd0;
reg  [2:0] bankmachine3_next_state = 3'd0;
reg  [2:0] bankmachine4_state = 3'd0;
reg  [2:0] bankmachine4_next_state = 3'd0;
reg  [2:0] bankmachine5_state = 3'd0;
reg  [2:0] bankmachine5_next_state = 3'd0;
reg  [2:0] bankmachine6_state = 3'd0;
reg  [2:0] bankmachine6_next_state = 3'd0;
reg  [2:0] bankmachine7_state = 3'd0;
reg  [2:0] bankmachine7_next_state = 3'd0;
reg  [3:0] multiplexer_state = 4'd0;
reg  [3:0] multiplexer_next_state = 4'd0;
wire roundrobin0_request;
wire roundrobin0_grant;
wire roundrobin0_ce;
wire roundrobin1_request;
wire roundrobin1_grant;
wire roundrobin1_ce;
wire roundrobin2_request;
wire roundrobin2_grant;
wire roundrobin2_ce;
wire roundrobin3_request;
wire roundrobin3_grant;
wire roundrobin3_ce;
wire roundrobin4_request;
wire roundrobin4_grant;
wire roundrobin4_ce;
wire roundrobin5_request;
wire roundrobin5_grant;
wire roundrobin5_ce;
wire roundrobin6_request;
wire roundrobin6_grant;
wire roundrobin6_ce;
wire roundrobin7_request;
wire roundrobin7_grant;
wire roundrobin7_ce;
reg  locked0 = 1'd0;
reg  locked1 = 1'd0;
reg  locked2 = 1'd0;
reg  locked3 = 1'd0;
reg  locked4 = 1'd0;
reg  locked5 = 1'd0;
reg  locked6 = 1'd0;
reg  locked7 = 1'd0;
reg  new_master_wdata_ready0 = 1'd0;
reg  new_master_wdata_ready1 = 1'd0;
reg  new_master_wdata_ready2 = 1'd0;
reg  new_master_wdata_ready3 = 1'd0;
reg  new_master_rdata_valid0 = 1'd0;
reg  new_master_rdata_valid1 = 1'd0;
reg  new_master_rdata_valid2 = 1'd0;
reg  new_master_rdata_valid3 = 1'd0;
reg  new_master_rdata_valid4 = 1'd0;
reg  new_master_rdata_valid5 = 1'd0;
reg  new_master_rdata_valid6 = 1'd0;
reg  new_master_rdata_valid7 = 1'd0;
reg  new_master_rdata_valid8 = 1'd0;
reg  new_master_rdata_valid9 = 1'd0;
reg  new_master_rdata_valid10 = 1'd0;
reg  new_master_rdata_valid11 = 1'd0;
reg  new_master_rdata_valid12 = 1'd0;
reg  new_master_rdata_valid13 = 1'd0;
reg  [1:0] fullmemorywe_state = 2'd0;
reg  [1:0] fullmemorywe_next_state = 2'd0;
reg  [1:0] litedramwishbone2native_state = 2'd0;
reg  [1:0] litedramwishbone2native_next_state = 2'd0;
reg  basesoc_aborted_subfragments_next_value = 1'd0;
reg  basesoc_aborted_subfragments_next_value_ce = 1'd0;
reg  [13:0] basesoc_adr = 14'd0;
reg  basesoc_we = 1'd0;
reg  [31:0] basesoc_dat_w = 32'd0;
wire [31:0] basesoc_dat_r;
wire [29:0] basesoc_wishbone_adr;
wire [31:0] basesoc_wishbone_dat_w;
reg  [31:0] basesoc_wishbone_dat_r = 32'd0;
wire [3:0] basesoc_wishbone_sel;
wire basesoc_wishbone_cyc;
wire basesoc_wishbone_stb;
reg  basesoc_wishbone_ack = 1'd0;
wire basesoc_wishbone_we;
wire [2:0] basesoc_wishbone_cti;
wire [1:0] basesoc_wishbone_bte;
reg  basesoc_wishbone_err = 1'd0;
wire [29:0] shared_adr;
wire [31:0] shared_dat_w;
reg  [31:0] shared_dat_r = 32'd0;
wire [3:0] shared_sel;
wire shared_cyc;
wire shared_stb;
reg  shared_ack = 1'd0;
wire shared_we;
wire [2:0] shared_cti;
wire [1:0] shared_bte;
wire shared_err;
wire [1:0] request;
reg  grant = 1'd0;
reg  [3:0] slave_sel = 4'd0;
reg  [3:0] slave_sel_r = 4'd0;
reg  error = 1'd0;
wire wait_1;
wire done;
reg  [19:0] count = 20'd1000000;
wire [13:0] csr_bankarray_interface0_bank_bus_adr;
wire csr_bankarray_interface0_bank_bus_we;
wire [31:0] csr_bankarray_interface0_bank_bus_dat_w;
reg  [31:0] csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
reg  csr_bankarray_csrbank0_reset0_re = 1'd0;
wire [1:0] csr_bankarray_csrbank0_reset0_r;
reg  csr_bankarray_csrbank0_reset0_we = 1'd0;
wire [1:0] csr_bankarray_csrbank0_reset0_w;
reg  csr_bankarray_csrbank0_scratch0_re = 1'd0;
wire [31:0] csr_bankarray_csrbank0_scratch0_r;
reg  csr_bankarray_csrbank0_scratch0_we = 1'd0;
wire [31:0] csr_bankarray_csrbank0_scratch0_w;
reg  csr_bankarray_csrbank0_bus_errors_re = 1'd0;
wire [31:0] csr_bankarray_csrbank0_bus_errors_r;
reg  csr_bankarray_csrbank0_bus_errors_we = 1'd0;
wire [31:0] csr_bankarray_csrbank0_bus_errors_w;
wire csr_bankarray_csrbank0_sel;
wire [13:0] csr_bankarray_interface1_bank_bus_adr;
wire csr_bankarray_interface1_bank_bus_we;
wire [31:0] csr_bankarray_interface1_bank_bus_dat_w;
reg  [31:0] csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
reg  csr_bankarray_csrbank1_dly_sel0_re = 1'd0;
wire [1:0] csr_bankarray_csrbank1_dly_sel0_r;
reg  csr_bankarray_csrbank1_dly_sel0_we = 1'd0;
wire [1:0] csr_bankarray_csrbank1_dly_sel0_w;
reg  csr_bankarray_csrbank1_burstdet_seen_re = 1'd0;
wire [1:0] csr_bankarray_csrbank1_burstdet_seen_r;
reg  csr_bankarray_csrbank1_burstdet_seen_we = 1'd0;
wire [1:0] csr_bankarray_csrbank1_burstdet_seen_w;
wire csr_bankarray_csrbank1_sel;
wire [13:0] csr_bankarray_sram_bus_adr;
wire csr_bankarray_sram_bus_we;
wire [31:0] csr_bankarray_sram_bus_dat_w;
reg  [31:0] csr_bankarray_sram_bus_dat_r = 32'd0;
wire [5:0] csr_bankarray_adr;
wire [7:0] csr_bankarray_dat_r;
wire csr_bankarray_sel;
reg  csr_bankarray_sel_r = 1'd0;
wire [13:0] csr_bankarray_interface2_bank_bus_adr;
wire csr_bankarray_interface2_bank_bus_we;
wire [31:0] csr_bankarray_interface2_bank_bus_dat_w;
reg  [31:0] csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
reg  csr_bankarray_csrbank2_out0_re = 1'd0;
wire [2:0] csr_bankarray_csrbank2_out0_r;
reg  csr_bankarray_csrbank2_out0_we = 1'd0;
wire [2:0] csr_bankarray_csrbank2_out0_w;
wire csr_bankarray_csrbank2_sel;
wire [13:0] csr_bankarray_interface3_bank_bus_adr;
wire csr_bankarray_interface3_bank_bus_we;
wire [31:0] csr_bankarray_interface3_bank_bus_dat_w;
reg  [31:0] csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
reg  csr_bankarray_csrbank3_dfii_control0_re = 1'd0;
wire [3:0] csr_bankarray_csrbank3_dfii_control0_r;
reg  csr_bankarray_csrbank3_dfii_control0_we = 1'd0;
wire [3:0] csr_bankarray_csrbank3_dfii_control0_w;
reg  csr_bankarray_csrbank3_dfii_pi0_command0_re = 1'd0;
wire [5:0] csr_bankarray_csrbank3_dfii_pi0_command0_r;
reg  csr_bankarray_csrbank3_dfii_pi0_command0_we = 1'd0;
wire [5:0] csr_bankarray_csrbank3_dfii_pi0_command0_w;
reg  csr_bankarray_csrbank3_dfii_pi0_address0_re = 1'd0;
wire [14:0] csr_bankarray_csrbank3_dfii_pi0_address0_r;
reg  csr_bankarray_csrbank3_dfii_pi0_address0_we = 1'd0;
wire [14:0] csr_bankarray_csrbank3_dfii_pi0_address0_w;
reg  csr_bankarray_csrbank3_dfii_pi0_baddress0_re = 1'd0;
wire [2:0] csr_bankarray_csrbank3_dfii_pi0_baddress0_r;
reg  csr_bankarray_csrbank3_dfii_pi0_baddress0_we = 1'd0;
wire [2:0] csr_bankarray_csrbank3_dfii_pi0_baddress0_w;
reg  csr_bankarray_csrbank3_dfii_pi0_wrdata1_re = 1'd0;
wire [31:0] csr_bankarray_csrbank3_dfii_pi0_wrdata1_r;
reg  csr_bankarray_csrbank3_dfii_pi0_wrdata1_we = 1'd0;
wire [31:0] csr_bankarray_csrbank3_dfii_pi0_wrdata1_w;
reg  csr_bankarray_csrbank3_dfii_pi0_wrdata0_re = 1'd0;
wire [31:0] csr_bankarray_csrbank3_dfii_pi0_wrdata0_r;
reg  csr_bankarray_csrbank3_dfii_pi0_wrdata0_we = 1'd0;
wire [31:0] csr_bankarray_csrbank3_dfii_pi0_wrdata0_w;
reg  csr_bankarray_csrbank3_dfii_pi0_rddata1_re = 1'd0;
wire [31:0] csr_bankarray_csrbank3_dfii_pi0_rddata1_r;
reg  csr_bankarray_csrbank3_dfii_pi0_rddata1_we = 1'd0;
wire [31:0] csr_bankarray_csrbank3_dfii_pi0_rddata1_w;
reg  csr_bankarray_csrbank3_dfii_pi0_rddata0_re = 1'd0;
wire [31:0] csr_bankarray_csrbank3_dfii_pi0_rddata0_r;
reg  csr_bankarray_csrbank3_dfii_pi0_rddata0_we = 1'd0;
wire [31:0] csr_bankarray_csrbank3_dfii_pi0_rddata0_w;
reg  csr_bankarray_csrbank3_dfii_pi1_command0_re = 1'd0;
wire [5:0] csr_bankarray_csrbank3_dfii_pi1_command0_r;
reg  csr_bankarray_csrbank3_dfii_pi1_command0_we = 1'd0;
wire [5:0] csr_bankarray_csrbank3_dfii_pi1_command0_w;
reg  csr_bankarray_csrbank3_dfii_pi1_address0_re = 1'd0;
wire [14:0] csr_bankarray_csrbank3_dfii_pi1_address0_r;
reg  csr_bankarray_csrbank3_dfii_pi1_address0_we = 1'd0;
wire [14:0] csr_bankarray_csrbank3_dfii_pi1_address0_w;
reg  csr_bankarray_csrbank3_dfii_pi1_baddress0_re = 1'd0;
wire [2:0] csr_bankarray_csrbank3_dfii_pi1_baddress0_r;
reg  csr_bankarray_csrbank3_dfii_pi1_baddress0_we = 1'd0;
wire [2:0] csr_bankarray_csrbank3_dfii_pi1_baddress0_w;
reg  csr_bankarray_csrbank3_dfii_pi1_wrdata1_re = 1'd0;
wire [31:0] csr_bankarray_csrbank3_dfii_pi1_wrdata1_r;
reg  csr_bankarray_csrbank3_dfii_pi1_wrdata1_we = 1'd0;
wire [31:0] csr_bankarray_csrbank3_dfii_pi1_wrdata1_w;
reg  csr_bankarray_csrbank3_dfii_pi1_wrdata0_re = 1'd0;
wire [31:0] csr_bankarray_csrbank3_dfii_pi1_wrdata0_r;
reg  csr_bankarray_csrbank3_dfii_pi1_wrdata0_we = 1'd0;
wire [31:0] csr_bankarray_csrbank3_dfii_pi1_wrdata0_w;
reg  csr_bankarray_csrbank3_dfii_pi1_rddata1_re = 1'd0;
wire [31:0] csr_bankarray_csrbank3_dfii_pi1_rddata1_r;
reg  csr_bankarray_csrbank3_dfii_pi1_rddata1_we = 1'd0;
wire [31:0] csr_bankarray_csrbank3_dfii_pi1_rddata1_w;
reg  csr_bankarray_csrbank3_dfii_pi1_rddata0_re = 1'd0;
wire [31:0] csr_bankarray_csrbank3_dfii_pi1_rddata0_r;
reg  csr_bankarray_csrbank3_dfii_pi1_rddata0_we = 1'd0;
wire [31:0] csr_bankarray_csrbank3_dfii_pi1_rddata0_w;
wire csr_bankarray_csrbank3_sel;
wire [13:0] csr_bankarray_interface4_bank_bus_adr;
wire csr_bankarray_interface4_bank_bus_we;
wire [31:0] csr_bankarray_interface4_bank_bus_dat_w;
reg  [31:0] csr_bankarray_interface4_bank_bus_dat_r = 32'd0;
reg  csr_bankarray_csrbank4_load0_re = 1'd0;
wire [31:0] csr_bankarray_csrbank4_load0_r;
reg  csr_bankarray_csrbank4_load0_we = 1'd0;
wire [31:0] csr_bankarray_csrbank4_load0_w;
reg  csr_bankarray_csrbank4_reload0_re = 1'd0;
wire [31:0] csr_bankarray_csrbank4_reload0_r;
reg  csr_bankarray_csrbank4_reload0_we = 1'd0;
wire [31:0] csr_bankarray_csrbank4_reload0_w;
reg  csr_bankarray_csrbank4_en0_re = 1'd0;
wire csr_bankarray_csrbank4_en0_r;
reg  csr_bankarray_csrbank4_en0_we = 1'd0;
wire csr_bankarray_csrbank4_en0_w;
reg  csr_bankarray_csrbank4_update_value0_re = 1'd0;
wire csr_bankarray_csrbank4_update_value0_r;
reg  csr_bankarray_csrbank4_update_value0_we = 1'd0;
wire csr_bankarray_csrbank4_update_value0_w;
reg  csr_bankarray_csrbank4_value_re = 1'd0;
wire [31:0] csr_bankarray_csrbank4_value_r;
reg  csr_bankarray_csrbank4_value_we = 1'd0;
wire [31:0] csr_bankarray_csrbank4_value_w;
reg  csr_bankarray_csrbank4_ev_status_re = 1'd0;
wire csr_bankarray_csrbank4_ev_status_r;
reg  csr_bankarray_csrbank4_ev_status_we = 1'd0;
wire csr_bankarray_csrbank4_ev_status_w;
reg  csr_bankarray_csrbank4_ev_pending_re = 1'd0;
wire csr_bankarray_csrbank4_ev_pending_r;
reg  csr_bankarray_csrbank4_ev_pending_we = 1'd0;
wire csr_bankarray_csrbank4_ev_pending_w;
reg  csr_bankarray_csrbank4_ev_enable0_re = 1'd0;
wire csr_bankarray_csrbank4_ev_enable0_r;
reg  csr_bankarray_csrbank4_ev_enable0_we = 1'd0;
wire csr_bankarray_csrbank4_ev_enable0_w;
wire csr_bankarray_csrbank4_sel;
wire [13:0] csr_bankarray_interface5_bank_bus_adr;
wire csr_bankarray_interface5_bank_bus_we;
wire [31:0] csr_bankarray_interface5_bank_bus_dat_w;
reg  [31:0] csr_bankarray_interface5_bank_bus_dat_r = 32'd0;
reg  csr_bankarray_csrbank5_txfull_re = 1'd0;
wire csr_bankarray_csrbank5_txfull_r;
reg  csr_bankarray_csrbank5_txfull_we = 1'd0;
wire csr_bankarray_csrbank5_txfull_w;
reg  csr_bankarray_csrbank5_rxempty_re = 1'd0;
wire csr_bankarray_csrbank5_rxempty_r;
reg  csr_bankarray_csrbank5_rxempty_we = 1'd0;
wire csr_bankarray_csrbank5_rxempty_w;
reg  csr_bankarray_csrbank5_ev_status_re = 1'd0;
wire [1:0] csr_bankarray_csrbank5_ev_status_r;
reg  csr_bankarray_csrbank5_ev_status_we = 1'd0;
wire [1:0] csr_bankarray_csrbank5_ev_status_w;
reg  csr_bankarray_csrbank5_ev_pending_re = 1'd0;
wire [1:0] csr_bankarray_csrbank5_ev_pending_r;
reg  csr_bankarray_csrbank5_ev_pending_we = 1'd0;
wire [1:0] csr_bankarray_csrbank5_ev_pending_w;
reg  csr_bankarray_csrbank5_ev_enable0_re = 1'd0;
wire [1:0] csr_bankarray_csrbank5_ev_enable0_r;
reg  csr_bankarray_csrbank5_ev_enable0_we = 1'd0;
wire [1:0] csr_bankarray_csrbank5_ev_enable0_w;
reg  csr_bankarray_csrbank5_tuning_word0_re = 1'd0;
wire [31:0] csr_bankarray_csrbank5_tuning_word0_r;
reg  csr_bankarray_csrbank5_tuning_word0_we = 1'd0;
wire [31:0] csr_bankarray_csrbank5_tuning_word0_w;
wire csr_bankarray_csrbank5_sel;
wire [13:0] csr_interconnect_adr;
wire csr_interconnect_we;
wire [31:0] csr_interconnect_dat_w;
wire [31:0] csr_interconnect_dat_r;
reg  [1:0] state = 2'd0;
reg  [1:0] next_state = 2'd0;
reg  [31:0] basesoc_dat_w_basesoc_next_value0 = 32'd0;
reg  basesoc_dat_w_basesoc_next_value_ce0 = 1'd0;
reg  [13:0] basesoc_adr_basesoc_next_value1 = 14'd0;
reg  basesoc_adr_basesoc_next_value_ce1 = 1'd0;
reg  basesoc_we_basesoc_next_value2 = 1'd0;
reg  basesoc_we_basesoc_next_value_ce2 = 1'd0;
wire [8:0] slice_proxy;
reg  rhs_array_muxed0 = 1'd0;
reg  [14:0] rhs_array_muxed1 = 15'd0;
reg  [2:0] rhs_array_muxed2 = 3'd0;
reg  rhs_array_muxed3 = 1'd0;
reg  rhs_array_muxed4 = 1'd0;
reg  rhs_array_muxed5 = 1'd0;
reg  t_array_muxed0 = 1'd0;
reg  t_array_muxed1 = 1'd0;
reg  t_array_muxed2 = 1'd0;
reg  rhs_array_muxed6 = 1'd0;
reg  [14:0] rhs_array_muxed7 = 15'd0;
reg  [2:0] rhs_array_muxed8 = 3'd0;
reg  rhs_array_muxed9 = 1'd0;
reg  rhs_array_muxed10 = 1'd0;
reg  rhs_array_muxed11 = 1'd0;
reg  t_array_muxed3 = 1'd0;
reg  t_array_muxed4 = 1'd0;
reg  t_array_muxed5 = 1'd0;
reg  [21:0] rhs_array_muxed12 = 22'd0;
reg  rhs_array_muxed13 = 1'd0;
reg  rhs_array_muxed14 = 1'd0;
reg  [21:0] rhs_array_muxed15 = 22'd0;
reg  rhs_array_muxed16 = 1'd0;
reg  rhs_array_muxed17 = 1'd0;
reg  [21:0] rhs_array_muxed18 = 22'd0;
reg  rhs_array_muxed19 = 1'd0;
reg  rhs_array_muxed20 = 1'd0;
reg  [21:0] rhs_array_muxed21 = 22'd0;
reg  rhs_array_muxed22 = 1'd0;
reg  rhs_array_muxed23 = 1'd0;
reg  [21:0] rhs_array_muxed24 = 22'd0;
reg  rhs_array_muxed25 = 1'd0;
reg  rhs_array_muxed26 = 1'd0;
reg  [21:0] rhs_array_muxed27 = 22'd0;
reg  rhs_array_muxed28 = 1'd0;
reg  rhs_array_muxed29 = 1'd0;
reg  [21:0] rhs_array_muxed30 = 22'd0;
reg  rhs_array_muxed31 = 1'd0;
reg  rhs_array_muxed32 = 1'd0;
reg  [21:0] rhs_array_muxed33 = 22'd0;
reg  rhs_array_muxed34 = 1'd0;
reg  rhs_array_muxed35 = 1'd0;
reg  [29:0] rhs_array_muxed36 = 30'd0;
reg  [31:0] rhs_array_muxed37 = 32'd0;
reg  [3:0] rhs_array_muxed38 = 4'd0;
reg  rhs_array_muxed39 = 1'd0;
reg  rhs_array_muxed40 = 1'd0;
reg  rhs_array_muxed41 = 1'd0;
reg  [2:0] rhs_array_muxed42 = 3'd0;
reg  [1:0] rhs_array_muxed43 = 2'd0;
reg  [2:0] array_muxed0 = 3'd0;
reg  [14:0] array_muxed1 = 15'd0;
reg  array_muxed2 = 1'd0;
reg  array_muxed3 = 1'd0;
reg  array_muxed4 = 1'd0;
reg  array_muxed5 = 1'd0;
reg  array_muxed6 = 1'd0;
reg  [2:0] array_muxed7 = 3'd0;
reg  [14:0] array_muxed8 = 15'd0;
reg  array_muxed9 = 1'd0;
reg  array_muxed10 = 1'd0;
reg  array_muxed11 = 1'd0;
reg  array_muxed12 = 1'd0;
reg  array_muxed13 = 1'd0;
wire inferedsdrtristate0__o;
reg  inferedsdrtristate0_oe = 1'd0;
wire inferedsdrtristate0__i;
wire sdrio_clk;
wire inferedsdrtristate1__o;
reg  inferedsdrtristate1_oe = 1'd0;
wire inferedsdrtristate1__i;
wire sdrio_clk_1;
reg  multiregimpl0_regs0 = 1'd0;
reg  multiregimpl0_regs1 = 1'd0;
reg  multiregimpl0_regs2 = 1'd0;
reg  multiregimpl1_regs0 = 1'd0;
reg  multiregimpl1_regs1 = 1'd0;
reg  multiregimpl1_regs2 = 1'd0;
reg  multiregimpl2_regs = 1'd0;
reg  [1:0] multiregimpl3_regs0 = 2'd0;
reg  [1:0] multiregimpl3_regs1 = 2'd0;
reg  [1:0] multiregimpl4_regs0 = 2'd0;
reg  [1:0] multiregimpl4_regs1 = 2'd0;
reg  [1:0] multiregimpl5_regs0 = 2'd0;
reg  [1:0] multiregimpl5_regs1 = 2'd0;
reg  [1:0] multiregimpl6_regs0 = 2'd0;
reg  [1:0] multiregimpl6_regs1 = 2'd0;
reg  multiregimpl7_regs0 = 1'd0;
reg  multiregimpl7_regs1 = 1'd0;
reg  multiregimpl8_regs0 = 1'd0;
reg  multiregimpl8_regs1 = 1'd0;
reg  multiregimpl9_regs0 = 1'd0;
reg  multiregimpl9_regs1 = 1'd0;
reg  [2:0] multiregimpl10_regs0 = 3'd0;
reg  [2:0] multiregimpl10_regs1 = 3'd0;
reg  [2:0] multiregimpl11_regs0 = 3'd0;
reg  [2:0] multiregimpl11_regs1 = 3'd0;
reg  [2:0] multiregimpl12_regs0 = 3'd0;
reg  [2:0] multiregimpl12_regs1 = 3'd0;
reg  [2:0] multiregimpl13_regs0 = 3'd0;
reg  [2:0] multiregimpl13_regs1 = 3'd0;
wire latticeecp5asyncresetsynchronizerimpl0_rst1;
wire latticeecp5asyncresetsynchronizerimpl0_expr;
wire latticeecp5asyncresetsynchronizerimpl1_rst1;
wire latticeecp5asyncresetsynchronizerimpl2_rst1;
wire latticeecp5asyncresetsynchronizerimpl3_rst1;
wire latticeecp5asyncresetsynchronizerimpl4_rst1;
wire latticeecp5asyncresetsynchronizerimpl5_rst1;
reg  multiregimpl14_regs0 = 1'd0;
reg  multiregimpl14_regs1 = 1'd0;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign basesoc_reset = (basesoc_soc_rst | basesoc_cpu_rst);
assign sys_usb_clk = sys_clk;
assign ddram_vccio = 6'd63;
assign ddram_gnd = 1'd0;
assign crg_stop = ddrphy_stop0;
assign crg_reset = ddrphy_reset0;
assign crg_rst = basesoc_soc_rst;
assign basesoc_bus_error = error;
assign basesoc_bus_errors_status = basesoc_bus_errors;
assign basesoc_basesoc_adr = basesoc_basesoc_ram_bus_adr[14:0];
assign basesoc_basesoc_ram_bus_dat_r = basesoc_basesoc_dat_r;
always @(*) begin
	basesoc_ram_we <= 4'd0;
	basesoc_ram_we[0] <= (((basesoc_ram_bus_ram_bus_cyc & basesoc_ram_bus_ram_bus_stb) & basesoc_ram_bus_ram_bus_we) & basesoc_ram_bus_ram_bus_sel[0]);
	basesoc_ram_we[1] <= (((basesoc_ram_bus_ram_bus_cyc & basesoc_ram_bus_ram_bus_stb) & basesoc_ram_bus_ram_bus_we) & basesoc_ram_bus_ram_bus_sel[1]);
	basesoc_ram_we[2] <= (((basesoc_ram_bus_ram_bus_cyc & basesoc_ram_bus_ram_bus_stb) & basesoc_ram_bus_ram_bus_we) & basesoc_ram_bus_ram_bus_sel[2]);
	basesoc_ram_we[3] <= (((basesoc_ram_bus_ram_bus_cyc & basesoc_ram_bus_ram_bus_stb) & basesoc_ram_bus_ram_bus_we) & basesoc_ram_bus_ram_bus_sel[3]);
end
assign basesoc_ram_adr = basesoc_ram_bus_ram_bus_adr[10:0];
assign basesoc_ram_bus_ram_bus_dat_r = basesoc_ram_dat_r;
assign basesoc_ram_dat_w = basesoc_ram_bus_ram_bus_dat_w;
assign basesoc_cdcusb_cdcusbphy_source_valid = basesoc_cdcusb_source_source_valid;
assign basesoc_cdcusb_source_source_ready = basesoc_cdcusb_cdcusbphy_source_ready;
assign basesoc_cdcusb_cdcusbphy_source_first = basesoc_cdcusb_source_source_first;
assign basesoc_cdcusb_cdcusbphy_source_last = basesoc_cdcusb_source_source_last;
assign basesoc_cdcusb_cdcusbphy_source_payload_data = basesoc_cdcusb_source_source_payload_data;
assign basesoc_cdcusb_sink_sink_valid = basesoc_cdcusb_cdcusbphy_sink_valid;
assign basesoc_cdcusb_cdcusbphy_sink_ready = basesoc_cdcusb_sink_sink_ready;
assign basesoc_cdcusb_sink_sink_first = basesoc_cdcusb_cdcusbphy_sink_first;
assign basesoc_cdcusb_sink_sink_last = basesoc_cdcusb_cdcusbphy_sink_last;
assign basesoc_cdcusb_sink_sink_payload_data = basesoc_cdcusb_cdcusbphy_sink_payload_data;
assign basesoc_cdcusb_async_rst = basesoc_cdcusb_cdcusbphy_dtr;
assign basesoc_cdcusb_i = basesoc_cdcusb_configured_re;
assign basesoc_cdcusb_cdcusbphy_configure_set = basesoc_cdcusb_o;
assign basesoc_cdcusb_asyncfifo0_sink_valid = basesoc_cdcusb_rxtx_re;
assign basesoc_cdcusb_asyncfifo0_sink_payload_data = basesoc_cdcusb_rxtx_r;
assign basesoc_cdcusb_txfull_status = (~basesoc_cdcusb_asyncfifo0_sink_ready);
assign basesoc_cdcusb_source_source_valid = basesoc_cdcusb_asyncfifo0_source_valid;
assign basesoc_cdcusb_asyncfifo0_source_ready = basesoc_cdcusb_source_source_ready;
assign basesoc_cdcusb_source_source_first = basesoc_cdcusb_asyncfifo0_source_first;
assign basesoc_cdcusb_source_source_last = basesoc_cdcusb_asyncfifo0_source_last;
assign basesoc_cdcusb_source_source_payload_data = basesoc_cdcusb_asyncfifo0_source_payload_data;
assign basesoc_cdcusb_tx_trigger = (~basesoc_cdcusb_asyncfifo0_sink_ready);
assign basesoc_cdcusb_asyncfifo1_sink_valid = basesoc_cdcusb_sink_sink_valid;
assign basesoc_cdcusb_sink_sink_ready = basesoc_cdcusb_asyncfifo1_sink_ready;
assign basesoc_cdcusb_asyncfifo1_sink_first = basesoc_cdcusb_sink_sink_first;
assign basesoc_cdcusb_asyncfifo1_sink_last = basesoc_cdcusb_sink_sink_last;
assign basesoc_cdcusb_asyncfifo1_sink_payload_data = basesoc_cdcusb_sink_sink_payload_data;
assign basesoc_cdcusb_rxempty_status = (~basesoc_cdcusb_asyncfifo1_source_valid);
assign basesoc_cdcusb_rxtx_w = basesoc_cdcusb_asyncfifo1_source_payload_data;
assign basesoc_cdcusb_asyncfifo1_source_ready = (basesoc_cdcusb_rx_clear | (1'd0 & basesoc_cdcusb_rxtx_we));
assign basesoc_cdcusb_rx_trigger = (~basesoc_cdcusb_asyncfifo1_source_valid);
assign basesoc_cdcusb_cdcusbphy_csrtransform = (~usb_12_rst);
assign basesoc_cdcusb_cdcusbphy_csrtransform_pullup_out_re = 1'd1;
assign basesoc_cdcusb_cdcusbphy_configured = (basesoc_cdcusb_cdcusbphy_configured_delay == 1'd0);
assign basesoc_cdcusb_cdcusbphy_wRequestAndType = basesoc_cdcusb_cdcusbphy_usbPacket[31:16];
assign basesoc_cdcusb_cdcusbphy_wValue = basesoc_cdcusb_cdcusbphy_usbPacket[15:0];
always @(*) begin
	basesoc_cdcusb_cdcusbphy_response_addr <= 9'd0;
	basesoc_cdcusb_cdcusbphy_response_len <= 6'd0;
	case (basesoc_cdcusb_cdcusbphy_usbPacket)
		20'd590080: begin
			basesoc_cdcusb_cdcusbphy_response_len <= 1'd0;
			basesoc_cdcusb_cdcusbphy_response_addr <= 8'd212;
		end
		32'd2147483648: begin
			basesoc_cdcusb_cdcusbphy_response_len <= 2'd2;
			basesoc_cdcusb_cdcusbphy_response_addr <= 8'd210;
		end
		32'd2147876865: begin
			basesoc_cdcusb_cdcusbphy_response_len <= 5'd18;
			basesoc_cdcusb_cdcusbphy_response_addr <= 6'd63;
		end
		32'd2147876866: begin
			basesoc_cdcusb_cdcusbphy_response_len <= 6'd62;
			basesoc_cdcusb_cdcusbphy_response_addr <= 1'd1;
		end
		32'd2147876867: begin
			basesoc_cdcusb_cdcusbphy_response_len <= 3'd4;
			basesoc_cdcusb_cdcusbphy_response_addr <= 7'd81;
		end
		32'd2147876879: begin
			basesoc_cdcusb_cdcusbphy_response_len <= 5'd29;
			basesoc_cdcusb_cdcusbphy_response_addr <= 7'd123;
		end
		32'd2147877123: begin
			basesoc_cdcusb_cdcusbphy_response_len <= 4'd8;
			basesoc_cdcusb_cdcusbphy_response_addr <= 7'd85;
		end
		32'd2147877379: begin
			basesoc_cdcusb_cdcusbphy_response_len <= 5'd30;
			basesoc_cdcusb_cdcusbphy_response_addr <= 7'd93;
		end
		32'd2147937795: begin
			basesoc_cdcusb_cdcusbphy_response_len <= 5'd18;
			basesoc_cdcusb_cdcusbphy_response_addr <= 8'd152;
		end
		32'd2703294464: begin
			basesoc_cdcusb_cdcusbphy_response_len <= 3'd7;
			basesoc_cdcusb_cdcusbphy_response_addr <= 8'd212;
		end
		32'd3229483008: begin
			basesoc_cdcusb_cdcusbphy_response_len <= 6'd40;
			basesoc_cdcusb_cdcusbphy_response_addr <= 8'd170;
		end
	endcase
end
assign basesoc_cdcusb_cdcusbphy_adr = basesoc_cdcusb_cdcusbphy_bytes_addr;
assign basesoc_cdcusb_cdcusbphy_csrfield_addr = basesoc_cdcusb_cdcusbphy_csrstorage_storage[6:0];
always @(*) begin
	basesoc_cdcusb_cdcusbphy_status <= 4'd0;
	basesoc_cdcusb_cdcusbphy_status[0] <= basesoc_cdcusb_cdcusbphy_csrfield_in;
	basesoc_cdcusb_cdcusbphy_status[1] <= basesoc_cdcusb_cdcusbphy_csrfield_out;
	basesoc_cdcusb_cdcusbphy_status[2] <= basesoc_cdcusb_cdcusbphy_csrfield_setup;
	basesoc_cdcusb_cdcusbphy_status[3] <= basesoc_cdcusb_cdcusbphy_csrfield_reset;
end
assign basesoc_cdcusb_cdcusbphy_setuphandler_data_status[7:0] = basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_data0;
always @(*) begin
	basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_reset <= 1'd0;
	if (basesoc_cdcusb_cdcusbphy_setuphandler_ctrl_re) begin
		basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_reset <= basesoc_cdcusb_cdcusbphy_setuphandler_ctrl_storage[5];
	end
end
always @(*) begin
	basesoc_cdcusb_cdcusbphy_setuphandler_status_status <= 8'd0;
	basesoc_cdcusb_cdcusbphy_setuphandler_status_status[3:0] <= basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_epno;
	basesoc_cdcusb_cdcusbphy_setuphandler_status_status[4] <= basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_have;
	basesoc_cdcusb_cdcusbphy_setuphandler_status_status[5] <= basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_pend;
	basesoc_cdcusb_cdcusbphy_setuphandler_status_status[6] <= basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_is_in;
	basesoc_cdcusb_cdcusbphy_setuphandler_status_status[7] <= basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_data1;
end
always @(*) begin
	basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_status_status <= 2'd0;
	basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_status_status[0] <= basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_ready0;
	basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_status_status[1] <= basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_reset0;
end
always @(*) begin
	basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_pending_status <= 2'd0;
	basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_pending_status[0] <= basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_ready1;
	basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_pending_status[1] <= basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_reset1;
end
assign basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_ready2 = basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_enable_storage[0];
assign basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_reset2 = basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_enable_storage[1];
assign basesoc_cdcusb_cdcusbphy_inhandler_csrfield_data = basesoc_cdcusb_cdcusbphy_inhandler_data_storage[7:0];
assign basesoc_cdcusb_cdcusbphy_inhandler_csrfield_epno = basesoc_cdcusb_cdcusbphy_inhandler_ctrl_storage[3:0];
always @(*) begin
	basesoc_cdcusb_cdcusbphy_inhandler_csrfield_reset <= 1'd0;
	if (basesoc_cdcusb_cdcusbphy_inhandler_ctrl_re) begin
		basesoc_cdcusb_cdcusbphy_inhandler_csrfield_reset <= basesoc_cdcusb_cdcusbphy_inhandler_ctrl_storage[5];
	end
end
always @(*) begin
	basesoc_cdcusb_cdcusbphy_inhandler_csrfield_stall <= 1'd0;
	if (basesoc_cdcusb_cdcusbphy_inhandler_ctrl_re) begin
		basesoc_cdcusb_cdcusbphy_inhandler_csrfield_stall <= basesoc_cdcusb_cdcusbphy_inhandler_ctrl_storage[6];
	end
end
always @(*) begin
	basesoc_cdcusb_cdcusbphy_inhandler_status_status0 <= 6'd0;
	basesoc_cdcusb_cdcusbphy_inhandler_status_status0[0] <= basesoc_cdcusb_cdcusbphy_inhandler_csrfield_idle;
	basesoc_cdcusb_cdcusbphy_inhandler_status_status0[4] <= basesoc_cdcusb_cdcusbphy_inhandler_csrfield_have;
	basesoc_cdcusb_cdcusbphy_inhandler_status_status0[5] <= basesoc_cdcusb_cdcusbphy_inhandler_csrfield_pend;
end
assign basesoc_cdcusb_cdcusbphy_inhandler_status_status1 = basesoc_cdcusb_cdcusbphy_inhandler_done0;
assign basesoc_cdcusb_cdcusbphy_inhandler_pending_status = basesoc_cdcusb_cdcusbphy_inhandler_done1;
assign basesoc_cdcusb_cdcusbphy_inhandler_done2 = basesoc_cdcusb_cdcusbphy_inhandler_enable_storage;
assign basesoc_cdcusb_cdcusbphy_outhandler_data_status[7:0] = basesoc_cdcusb_cdcusbphy_outhandler_csrfield_data;
assign basesoc_cdcusb_cdcusbphy_outhandler_csrfield_epno0 = basesoc_cdcusb_cdcusbphy_outhandler_ctrl_storage[3:0];
assign basesoc_cdcusb_cdcusbphy_outhandler_csrfield_enable = basesoc_cdcusb_cdcusbphy_outhandler_ctrl_storage[4];
always @(*) begin
	basesoc_cdcusb_cdcusbphy_outhandler_csrfield_reset <= 1'd0;
	if (basesoc_cdcusb_cdcusbphy_outhandler_ctrl_re) begin
		basesoc_cdcusb_cdcusbphy_outhandler_csrfield_reset <= basesoc_cdcusb_cdcusbphy_outhandler_ctrl_storage[5];
	end
end
assign basesoc_cdcusb_cdcusbphy_outhandler_csrfield_stall = basesoc_cdcusb_cdcusbphy_outhandler_ctrl_storage[6];
always @(*) begin
	basesoc_cdcusb_cdcusbphy_outhandler_status_status0 <= 6'd0;
	basesoc_cdcusb_cdcusbphy_outhandler_status_status0[3:0] <= basesoc_cdcusb_cdcusbphy_outhandler_csrfield_epno1;
	basesoc_cdcusb_cdcusbphy_outhandler_status_status0[4] <= basesoc_cdcusb_cdcusbphy_outhandler_csrfield_have;
	basesoc_cdcusb_cdcusbphy_outhandler_status_status0[5] <= basesoc_cdcusb_cdcusbphy_outhandler_csrfield_pend;
end
assign basesoc_cdcusb_cdcusbphy_outhandler_status_status1 = basesoc_cdcusb_cdcusbphy_outhandler_done0;
assign basesoc_cdcusb_cdcusbphy_outhandler_pending_status = basesoc_cdcusb_cdcusbphy_outhandler_done1;
assign basesoc_cdcusb_cdcusbphy_outhandler_done2 = basesoc_cdcusb_cdcusbphy_outhandler_enable_storage;
assign basesoc_cdcusb_cdcusbphy_address_reset = basesoc_cdcusb_cdcusbphy_usb_core_usb_reset;
assign basesoc_cdcusb_cdcusbphy_setuphandler_usb_reset = basesoc_cdcusb_cdcusbphy_usb_core_usb_reset;
always @(*) begin
	basesoc_cdcusb_cdcusbphy_csrfield_setup <= 1'd0;
	basesoc_cdcusb_cdcusbphy_csrfield_reset <= 1'd0;
	basesoc_cdcusb_cdcusbphy_csrfield_in <= 1'd0;
	basesoc_cdcusb_cdcusbphy_csrfield_out <= 1'd0;
	if (basesoc_cdcusb_cdcusbphy_setuphandler_reset_pending) begin
		basesoc_cdcusb_cdcusbphy_csrfield_reset <= 1'd1;
	end else begin
		if (basesoc_cdcusb_cdcusbphy_in_next) begin
			basesoc_cdcusb_cdcusbphy_csrfield_in <= 1'd1;
		end else begin
			if (basesoc_cdcusb_cdcusbphy_out_next) begin
				basesoc_cdcusb_cdcusbphy_csrfield_out <= basesoc_cdcusb_cdcusbphy_out_next;
			end else begin
				if (basesoc_cdcusb_cdcusbphy_setuphandler_packet_pending) begin
					basesoc_cdcusb_cdcusbphy_csrfield_setup <= 1'd1;
				end
			end
		end
	end
end
assign basesoc_cdcusb_cdcusbphy_usb_core_dtb = (basesoc_cdcusb_cdcusbphy_inhandler_dtb | basesoc_cdcusb_cdcusbphy_debug_packet_detected);
assign basesoc_cdcusb_cdcusbphy_resetinserter_reset = basesoc_cdcusb_cdcusbphy_usb_core_usb_reset;
assign basesoc_cdcusb_cdcusbphy_usb_core_reset0 = (basesoc_cdcusb_cdcusbphy_usb_core_error | basesoc_cdcusb_cdcusbphy_usb_core_reset1);
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_i_bit_strobe = basesoc_cdcusb_cdcusbphy_usb_core_rx_o_bit_strobe;
assign basesoc_cdcusb_cdcusbphy_usb_core_usb_reset = basesoc_cdcusb_cdcusbphy_usb_core_rx_o_reset;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_i_usbp = basesoc_usb_iobuf_usb_p_rx;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_i_usbn = basesoc_usb_iobuf_usb_n_rx;
assign basesoc_usb_iobuf_usb_tx_en = basesoc_cdcusb_cdcusbphy_usb_core_tx_o_oe;
assign basesoc_usb_iobuf_usb_p_tx = basesoc_cdcusb_cdcusbphy_usb_core_tx_o_usbp;
assign basesoc_usb_iobuf_usb_n_tx = basesoc_cdcusb_cdcusbphy_usb_core_tx_o_usbn;
assign basesoc_cdcusb_cdcusbphy_usb_core_end = (basesoc_cdcusb_cdcusbphy_usb_core_commit | basesoc_cdcusb_cdcusbphy_usb_core_abort);
assign basesoc_cdcusb_cdcusbphy_usb_core_transfer_reset = basesoc_cdcusb_cdcusbphy_usb_core_reset0;
assign basesoc_cdcusb_cdcusbphy_usb_core_data_recv_payload = basesoc_cdcusb_cdcusbphy_usb_core_rx_o_data_payload;
assign basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_payload0 = basesoc_cdcusb_cdcusbphy_usb_core_data_send_payload;
assign basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_ready = basesoc_cdcusb_cdcusbphy_usb_core_data_send_have;
always @(*) begin
	basesoc_cdcusb_cdcusbphy_usb_core_rx_reset0 <= 1'd0;
	if (basesoc_cdcusb_cdcusbphy_usb_core_tx_o_oe) begin
		basesoc_cdcusb_cdcusbphy_usb_core_rx_reset0 <= 1'd1;
	end
end
assign usb_pullup = basesoc_usb_iobuf_usb_pullup;
always @(*) begin
	basesoc_usb_iobuf_usb_p_rx <= 1'd0;
	basesoc_usb_iobuf_usb_n_rx <= 1'd0;
	if (basesoc_usb_iobuf_usb_tx_en) begin
		basesoc_usb_iobuf_usb_p_rx <= 1'd1;
		basesoc_usb_iobuf_usb_n_rx <= 1'd0;
	end else begin
		basesoc_usb_iobuf_usb_p_rx <= basesoc_usb_iobuf_usb_p_t_i;
		basesoc_usb_iobuf_usb_n_rx <= basesoc_usb_iobuf_usb_n_t_i;
	end
end
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_i_data = basesoc_cdcusb_cdcusbphy_usb_core_tx_i_data_payload;
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_reset = (basesoc_cdcusb_cdcusbphy_usb_core_tx_da_reset_shifter | basesoc_cdcusb_cdcusbphy_usb_core_tx_sp_reset_shifter);
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_ce = (~basesoc_cdcusb_cdcusbphy_usb_core_tx_stall);
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_reset = basesoc_cdcusb_cdcusbphy_usb_core_tx_da_reset_bitstuff;
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_i_data = basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_o_data;
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_stall = basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_o_stall;
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_sp_bit = basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse[0];
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_sp_reset_bitstuff = basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse[0];
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_sp_reset_shifter = basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse[1];
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_sp_o_data_strobe = basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse[5];
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_state_data = (basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray[0] & basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray[1]);
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_state_sync = (basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray[0] & (~basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray[1]));
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_fit_oe = (basesoc_cdcusb_cdcusbphy_usb_core_tx_state_data | basesoc_cdcusb_cdcusbphy_usb_core_tx_state_sync);
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_fit_dat = (((basesoc_cdcusb_cdcusbphy_usb_core_tx_state_data & basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_o_data) & (~basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_o_stall)) | basesoc_cdcusb_cdcusbphy_usb_core_tx_sp_bit);
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_o_data_strobe = ((((basesoc_cdcusb_cdcusbphy_usb_core_tx_state_data & basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_o_get) & (~basesoc_cdcusb_cdcusbphy_usb_core_tx_stall)) & basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe) | basesoc_cdcusb_cdcusbphy_usb_core_tx_sp_o_data_strobe);
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_i_valid = basesoc_cdcusb_cdcusbphy_usb_core_tx_i_bit_strobe;
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_i_data = basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_dat;
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_i_oe = basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_oe1;
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_o_usbp = basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_o_usbp;
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_o_usbn = basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_o_usbn;
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_o_oe = basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_o_oe;
always @(*) begin
	csrtransform_fsm_next_state <= 2'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse_subfragments_csrtransform_txpipeline_next_value0 <= 8'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse_subfragments_csrtransform_txpipeline_next_value_ce0 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value1 <= 2'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value_ce1 <= 1'd0;
	csrtransform_fsm_next_state <= csrtransform_fsm_state;
	case (csrtransform_fsm_state)
		1'd1: begin
			basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse_subfragments_csrtransform_txpipeline_next_value0 <= (basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse >>> 1'd1);
			basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse_subfragments_csrtransform_txpipeline_next_value_ce0 <= 1'd1;
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse[0]) begin
				csrtransform_fsm_next_state <= 2'd2;
				basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value1 <= 2'd3;
				basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value_ce1 <= 1'd1;
			end else begin
				basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value1 <= 1'd1;
				basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value_ce1 <= 1'd1;
			end
		end
		2'd2: begin
			if ((((~basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe) & basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_o_empty) & (~basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_o_stall))) begin
				if (basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_o_will_stall) begin
					csrtransform_fsm_next_state <= 2'd3;
				end else begin
					basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value1 <= 2'd2;
					basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value_ce1 <= 1'd1;
					csrtransform_fsm_next_state <= 1'd0;
				end
			end else begin
				basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value1 <= 2'd3;
				basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value_ce1 <= 1'd1;
			end
		end
		2'd3: begin
			basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value1 <= 2'd2;
			basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value_ce1 <= 1'd1;
			csrtransform_fsm_next_state <= 1'd0;
		end
		default: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe) begin
				csrtransform_fsm_next_state <= 1'd1;
				basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse_subfragments_csrtransform_txpipeline_next_value0 <= 8'd128;
				basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse_subfragments_csrtransform_txpipeline_next_value_ce0 <= 1'd1;
				basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value1 <= 1'd1;
				basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value_ce1 <= 1'd1;
			end else begin
				basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value1 <= 1'd0;
				basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value_ce1 <= 1'd1;
			end
		end
	endcase
end
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_empty = basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_pos[0];
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_o_empty = basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_empty;
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_o_data = basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_shifter[0];
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_o_stall = basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_stuff_bit;
always @(*) begin
	csrtransform_resetinserter_next_state <= 3'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_o_will_stall <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_stuff_bit <= 1'd0;
	csrtransform_resetinserter_next_state <= csrtransform_resetinserter_state;
	case (csrtransform_resetinserter_state)
		1'd1: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_i_data) begin
				csrtransform_resetinserter_next_state <= 2'd2;
			end else begin
				csrtransform_resetinserter_next_state <= 1'd0;
			end
		end
		2'd2: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_i_data) begin
				csrtransform_resetinserter_next_state <= 2'd3;
			end else begin
				csrtransform_resetinserter_next_state <= 1'd0;
			end
		end
		2'd3: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_i_data) begin
				csrtransform_resetinserter_next_state <= 3'd4;
			end else begin
				csrtransform_resetinserter_next_state <= 1'd0;
			end
		end
		3'd4: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_i_data) begin
				csrtransform_resetinserter_next_state <= 3'd5;
			end else begin
				csrtransform_resetinserter_next_state <= 1'd0;
			end
		end
		3'd5: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_i_data) begin
				basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_o_will_stall <= 1'd1;
				csrtransform_resetinserter_next_state <= 3'd6;
			end else begin
				csrtransform_resetinserter_next_state <= 1'd0;
			end
		end
		3'd6: begin
			basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_stuff_bit <= 1'd1;
			csrtransform_resetinserter_next_state <= 1'd0;
		end
		default: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_i_data) begin
				csrtransform_resetinserter_next_state <= 1'd1;
			end else begin
				csrtransform_resetinserter_next_state <= 1'd0;
			end
		end
	endcase
end
always @(*) begin
	basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbp <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbn <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_oe0 <= 1'd0;
	csrtransform_txnrziencoder_next_state <= 3'd0;
	csrtransform_txnrziencoder_next_state <= csrtransform_txnrziencoder_state;
	case (csrtransform_txnrziencoder_state)
		1'd1: begin
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbp <= 1'd1;
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbn <= 1'd0;
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_oe0 <= 1'd1;
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_i_valid) begin
				if ((~basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_i_oe)) begin
					csrtransform_txnrziencoder_next_state <= 2'd3;
				end else begin
					if (basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_i_data) begin
						csrtransform_txnrziencoder_next_state <= 1'd1;
					end else begin
						csrtransform_txnrziencoder_next_state <= 2'd2;
					end
				end
			end
		end
		2'd2: begin
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbp <= 1'd0;
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbn <= 1'd1;
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_oe0 <= 1'd1;
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_i_valid) begin
				if ((~basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_i_oe)) begin
					csrtransform_txnrziencoder_next_state <= 2'd3;
				end else begin
					if (basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_i_data) begin
						csrtransform_txnrziencoder_next_state <= 2'd2;
					end else begin
						csrtransform_txnrziencoder_next_state <= 1'd1;
					end
				end
			end
		end
		2'd3: begin
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbp <= 1'd0;
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbn <= 1'd0;
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_oe0 <= 1'd1;
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_i_valid) begin
				csrtransform_txnrziencoder_next_state <= 3'd4;
			end
		end
		3'd4: begin
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbp <= 1'd0;
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbn <= 1'd0;
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_oe0 <= 1'd1;
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_i_valid) begin
				csrtransform_txnrziencoder_next_state <= 3'd5;
			end
		end
		3'd5: begin
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbp <= 1'd1;
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbn <= 1'd0;
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_oe0 <= 1'd1;
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_i_valid) begin
				csrtransform_txnrziencoder_next_state <= 1'd0;
			end
		end
		default: begin
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbp <= 1'd1;
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbn <= 1'd0;
			basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_oe0 <= 1'd0;
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_i_valid) begin
				if (basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_i_oe) begin
					csrtransform_txnrziencoder_next_state <= 2'd2;
				end
			end
		end
	endcase
end
assign basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_payload1 = basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_payload0;
assign basesoc_cdcusb_cdcusbphy_usb_core_txstate_reset = basesoc_cdcusb_cdcusbphy_usb_core_txstate_is_ongoing0;
always @(*) begin
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_strobe <= 1'd0;
	if (basesoc_cdcusb_cdcusbphy_usb_core_txstate_is_ongoing1) begin
		basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_strobe <= basesoc_cdcusb_cdcusbphy_usb_core_tx_o_data_strobe;
	end
end
always @(*) begin
	csrtransform_txpacketsend_next_state <= 4'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe_subfragments_csrtransform_txpacketsend_next_value0 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_tx_i_data_payload <= 8'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe_subfragments_csrtransform_txpacketsend_next_value_ce0 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_o_pkt_end <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_pid_subfragments_csrtransform_txpacketsend_next_value1 <= 4'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_pid_subfragments_csrtransform_txpacketsend_next_value_ce1 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_o_data_ack <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_is_ongoing0 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_is_ongoing1 <= 1'd0;
	csrtransform_txpacketsend_next_state <= csrtransform_txpacketsend_state;
	case (csrtransform_txpacketsend_state)
		1'd1: begin
			basesoc_cdcusb_cdcusbphy_usb_core_txstate_pid_subfragments_csrtransform_txpacketsend_next_value1 <= basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_pid;
			basesoc_cdcusb_cdcusbphy_usb_core_txstate_pid_subfragments_csrtransform_txpacketsend_next_value_ce1 <= 1'd1;
			basesoc_cdcusb_cdcusbphy_usb_core_tx_i_data_payload <= 1'd1;
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_o_data_strobe) begin
				csrtransform_txpacketsend_next_state <= 2'd2;
			end
		end
		2'd2: begin
			basesoc_cdcusb_cdcusbphy_usb_core_tx_i_data_payload <= {(basesoc_cdcusb_cdcusbphy_usb_core_txstate_pid ^ 4'd15), basesoc_cdcusb_cdcusbphy_usb_core_txstate_pid};
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_o_data_strobe) begin
				if (((basesoc_cdcusb_cdcusbphy_usb_core_txstate_pid & 2'd3) == 2'd2)) begin
					csrtransform_txpacketsend_next_state <= 3'd7;
				end else begin
					if (((basesoc_cdcusb_cdcusbphy_usb_core_txstate_pid & 2'd3) == 2'd3)) begin
						csrtransform_txpacketsend_next_state <= 2'd3;
					end else begin
						csrtransform_txpacketsend_next_state <= 4'd8;
					end
				end
			end
			basesoc_cdcusb_cdcusbphy_usb_core_txstate_is_ongoing0 <= 1'd1;
		end
		2'd3: begin
			if ((~basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_ready)) begin
				csrtransform_txpacketsend_next_state <= 3'd5;
			end else begin
				csrtransform_txpacketsend_next_state <= 3'd4;
			end
		end
		3'd4: begin
			basesoc_cdcusb_cdcusbphy_usb_core_tx_i_data_payload <= basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_payload0;
			basesoc_cdcusb_cdcusbphy_usb_core_txstate_o_data_ack <= basesoc_cdcusb_cdcusbphy_usb_core_tx_o_data_strobe;
			if ((~basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_ready)) begin
				csrtransform_txpacketsend_next_state <= 3'd5;
			end
			basesoc_cdcusb_cdcusbphy_usb_core_txstate_is_ongoing1 <= 1'd1;
		end
		3'd5: begin
			basesoc_cdcusb_cdcusbphy_usb_core_tx_i_data_payload <= basesoc_cdcusb_cdcusbphy_usb_core_txstate_o_crc[7:0];
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_o_data_strobe) begin
				csrtransform_txpacketsend_next_state <= 3'd6;
			end
		end
		3'd6: begin
			basesoc_cdcusb_cdcusbphy_usb_core_tx_i_data_payload <= basesoc_cdcusb_cdcusbphy_usb_core_txstate_o_crc[15:8];
			if (basesoc_cdcusb_cdcusbphy_usb_core_tx_o_data_strobe) begin
				csrtransform_txpacketsend_next_state <= 3'd7;
			end
		end
		3'd7: begin
			basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe_subfragments_csrtransform_txpacketsend_next_value0 <= 1'd0;
			basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe_subfragments_csrtransform_txpacketsend_next_value_ce0 <= 1'd1;
			if ((~basesoc_cdcusb_cdcusbphy_usb_core_txstate_o_oe12)) begin
				basesoc_cdcusb_cdcusbphy_usb_core_txstate_o_pkt_end <= 1'd1;
				csrtransform_txpacketsend_next_state <= 1'd0;
			end
		end
		default: begin
			basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe_subfragments_csrtransform_txpacketsend_next_value0 <= basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_pkt_start;
			basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe_subfragments_csrtransform_txpacketsend_next_value_ce0 <= 1'd1;
			if (basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_pkt_start) begin
				csrtransform_txpacketsend_next_state <= 1'd1;
			end else begin
				basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe_subfragments_csrtransform_txpacketsend_next_value0 <= 1'd0;
				basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe_subfragments_csrtransform_txpacketsend_next_value_ce0 <= 1'd1;
			end
		end
	endcase
end
assign basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat = {basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_payload1[0], basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_payload1[1], basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_payload1[2], basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_payload1[3], basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_payload1[4], basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_payload1[5], basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_payload1[6], basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_payload1[7]};
assign basesoc_cdcusb_cdcusbphy_usb_core_txstate_o_crc = ({basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[0], basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[1], basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[2], basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[3], basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[4], basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[5], basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[6], basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[7], basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[8], basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[9], basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[10], basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[11], basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[12], basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[13], basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[14], basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[15]} ^ 16'd65535);
always @(*) begin
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next <= 16'd64770;
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next[0] <= (((((((((((((((basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[0] ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[1]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[2]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[3]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[4]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[5]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[6]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[7]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[8]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[9]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[10]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[11]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[12]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[13]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[14]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[15]);
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next[1] <= (((((((((((((basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[1] ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[2]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[3]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[4]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[5]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[6]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[7]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[9]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[10]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[11]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[12]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[13]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[14]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[15]);
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next[2] <= (((basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[0] ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[1]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[8]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[9]);
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next[3] <= (((basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[1] ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[2]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[9]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[10]);
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next[4] <= (((basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[2] ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[3]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[10]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[11]);
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next[5] <= (((basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[3] ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[4]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[11]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[12]);
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next[6] <= (((basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[4] ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[5]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[12]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[13]);
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next[7] <= (((basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[5] ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[6]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[13]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[14]);
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next[8] <= ((((basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[6] ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[7]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[0]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[14]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[15]);
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next[9] <= ((basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[7] ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[1]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[15]);
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next[10] <= basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[2];
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next[11] <= basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[3];
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next[12] <= basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[4];
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next[13] <= basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[5];
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next[14] <= basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[6];
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next[15] <= ((((((((((((((((basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[0] ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[1]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[2]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[3]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[4]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[5]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[6]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_dat[7]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[7]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[8]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[9]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[10]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[11]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[12]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[13]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[14]) ^ basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur[15]);
end
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_o_bit_strobe = basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_valid;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_o_reset = basesoc_cdcusb_cdcusbphy_usb_core_rx_reset_counter[6];
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_i_valid = basesoc_cdcusb_cdcusbphy_usb_core_rx_o_bit_strobe;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_i_dj = basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dj1;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_i_dk = basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dk1;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_i_se0 = basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_se01;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_reset = basesoc_cdcusb_cdcusbphy_usb_core_rx_reset0;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_valid = basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_o_valid;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_se0 = basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_o_se0;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_data = basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_o_data;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_reset1 = (~basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_o_pkt_active);
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_reset = ((~basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_o_pkt_active) | basesoc_cdcusb_cdcusbphy_usb_core_rx_reset0);
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_valid = basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_o_valid;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_data = basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_o_data;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_reset = basesoc_cdcusb_cdcusbphy_usb_core_rx_last_reset;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_i_data = basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_o_data;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_i_valid = ((~basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_o_stall) & basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_o_pkt_active);
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_din = {basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_o_data[0], basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_o_data[1], basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_o_data[2], basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_o_data[3], basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_o_data[4], basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_o_data[5], basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_o_data[6], basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_o_data[7]};
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_we = basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_o_put;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_o_data_payload = basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_dout;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_o_data_strobe = basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_readable;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_re = 1'd1;
always @(*) begin
	basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_din <= 2'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_din[1] <= basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_o_pkt_start;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_din[0] <= basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_o_pkt_end;
end
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_we = (basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_o_pkt_start | basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_o_pkt_end);
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flag_start = basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_dout[1];
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flag_end = basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_dout[0];
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flag_valid = basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_readable;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_re = 1'd1;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_o_pkt_start = (basesoc_cdcusb_cdcusbphy_usb_core_rx_flag_start & basesoc_cdcusb_cdcusbphy_usb_core_rx_flag_valid);
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_o_pkt_end = (basesoc_cdcusb_cdcusbphy_usb_core_rx_flag_end & basesoc_cdcusb_cdcusbphy_usb_core_rx_flag_valid);
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_dpair = {basesoc_cdcusb_cdcusbphy_usb_core_rx_i_usbp, basesoc_cdcusb_cdcusbphy_usb_core_rx_i_usbn};
always @(*) begin
	basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_se10 <= 1'd0;
	csrtransform_rxpipeline_next_state <= 3'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dt <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dj0 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dk0 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_se00 <= 1'd0;
	csrtransform_rxpipeline_next_state <= csrtransform_rxpipeline_state;
	case (csrtransform_rxpipeline_state)
		1'd1: begin
			basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dj0 <= 1'd1;
			if ((basesoc_cdcusb_cdcusbphy_usb_core_rx_dpair != 2'd2)) begin
				csrtransform_rxpipeline_next_state <= 1'd0;
			end
		end
		2'd2: begin
			basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dk0 <= 1'd1;
			if ((basesoc_cdcusb_cdcusbphy_usb_core_rx_dpair != 1'd1)) begin
				csrtransform_rxpipeline_next_state <= 1'd0;
			end
		end
		2'd3: begin
			basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_se00 <= 1'd1;
			if ((basesoc_cdcusb_cdcusbphy_usb_core_rx_dpair != 1'd0)) begin
				csrtransform_rxpipeline_next_state <= 1'd0;
			end
		end
		3'd4: begin
			basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_se10 <= 1'd1;
			if ((basesoc_cdcusb_cdcusbphy_usb_core_rx_dpair != 2'd3)) begin
				csrtransform_rxpipeline_next_state <= 1'd0;
			end
		end
		default: begin
			basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dt <= 1'd1;
			case (basesoc_cdcusb_cdcusbphy_usb_core_rx_dpair)
				1'd0: begin
					csrtransform_rxpipeline_next_state <= 2'd3;
				end
				1'd1: begin
					csrtransform_rxpipeline_next_state <= 2'd2;
				end
				2'd2: begin
					csrtransform_rxpipeline_next_state <= 1'd1;
				end
				2'd3: begin
					csrtransform_rxpipeline_next_state <= 3'd4;
				end
			endcase
		end
	endcase
end
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_o_pkt_start = basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_pkt_start;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_o_pkt_active = basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_pkt_active;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_o_pkt_end = basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_pkt_end;
always @(*) begin
	basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_pkt_end <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_pkt_start <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_pkt_active <= 1'd0;
	csrtransform_rxpipeline_rxpacketdetect_next_state <= 3'd0;
	csrtransform_rxpipeline_rxpacketdetect_next_state <= csrtransform_rxpipeline_rxpacketdetect_state;
	case (csrtransform_rxpipeline_rxpacketdetect_state)
		1'd1: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_valid) begin
				if ((basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_data | basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_se0)) begin
					csrtransform_rxpipeline_rxpacketdetect_next_state <= 1'd0;
				end else begin
					csrtransform_rxpipeline_rxpacketdetect_next_state <= 2'd2;
				end
			end
		end
		2'd2: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_valid) begin
				if ((basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_data | basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_se0)) begin
					csrtransform_rxpipeline_rxpacketdetect_next_state <= 1'd0;
				end else begin
					csrtransform_rxpipeline_rxpacketdetect_next_state <= 2'd3;
				end
			end
		end
		2'd3: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_valid) begin
				if ((basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_data | basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_se0)) begin
					csrtransform_rxpipeline_rxpacketdetect_next_state <= 1'd0;
				end else begin
					csrtransform_rxpipeline_rxpacketdetect_next_state <= 3'd4;
				end
			end
		end
		3'd4: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_valid) begin
				if ((basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_data | basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_se0)) begin
					csrtransform_rxpipeline_rxpacketdetect_next_state <= 1'd0;
				end else begin
					csrtransform_rxpipeline_rxpacketdetect_next_state <= 3'd5;
				end
			end
		end
		3'd5: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_valid) begin
				if (basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_se0) begin
					csrtransform_rxpipeline_rxpacketdetect_next_state <= 1'd0;
				end else begin
					if (basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_data) begin
						basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_pkt_start <= 1'd1;
						csrtransform_rxpipeline_rxpacketdetect_next_state <= 3'd6;
					end
				end
			end
		end
		3'd6: begin
			basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_pkt_active <= 1'd1;
			if ((basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_valid & basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_se0)) begin
				csrtransform_rxpipeline_rxpacketdetect_next_state <= 1'd0;
				basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_pkt_active <= 1'd0;
				basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_pkt_end <= 1'd1;
			end
		end
		default: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_valid) begin
				if ((basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_data | basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_i_se0)) begin
					csrtransform_rxpipeline_rxpacketdetect_next_state <= 1'd0;
				end else begin
					csrtransform_rxpipeline_rxpacketdetect_next_state <= 1'd1;
				end
			end
		end
	endcase
end
always @(*) begin
	csrtransform_rxpipeline_rxbitstuffremover_next_state <= 3'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_drop_bit <= 1'd0;
	csrtransform_rxpipeline_rxbitstuffremover_next_state <= csrtransform_rxpipeline_rxbitstuffremover_state;
	case (csrtransform_rxpipeline_rxbitstuffremover_state)
		1'd1: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_valid) begin
				if (basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_data) begin
					csrtransform_rxpipeline_rxbitstuffremover_next_state <= 2'd2;
				end else begin
					csrtransform_rxpipeline_rxbitstuffremover_next_state <= 1'd0;
				end
			end
		end
		2'd2: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_valid) begin
				if (basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_data) begin
					csrtransform_rxpipeline_rxbitstuffremover_next_state <= 2'd3;
				end else begin
					csrtransform_rxpipeline_rxbitstuffremover_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_valid) begin
				if (basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_data) begin
					csrtransform_rxpipeline_rxbitstuffremover_next_state <= 3'd4;
				end else begin
					csrtransform_rxpipeline_rxbitstuffremover_next_state <= 1'd0;
				end
			end
		end
		3'd4: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_valid) begin
				if (basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_data) begin
					csrtransform_rxpipeline_rxbitstuffremover_next_state <= 3'd5;
				end else begin
					csrtransform_rxpipeline_rxbitstuffremover_next_state <= 1'd0;
				end
			end
		end
		3'd5: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_valid) begin
				if (basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_data) begin
					csrtransform_rxpipeline_rxbitstuffremover_next_state <= 3'd6;
				end else begin
					csrtransform_rxpipeline_rxbitstuffremover_next_state <= 1'd0;
				end
			end
		end
		3'd6: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_valid) begin
				basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_drop_bit <= 1'd1;
				csrtransform_rxpipeline_rxbitstuffremover_next_state <= 1'd0;
			end
		end
		default: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_valid) begin
				if (basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_data) begin
					csrtransform_rxpipeline_rxbitstuffremover_next_state <= 1'd1;
				end else begin
					csrtransform_rxpipeline_rxbitstuffremover_next_state <= 1'd0;
				end
			end
		end
	endcase
end
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_o_data = basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_shift_reg[7:0];
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_ce = (basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_writable & basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_we);
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_ce = (basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_readable & basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_re);
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_writable = ((basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q[1] == basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_consume_wdomain[1]) | (basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q[0] == basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_consume_wdomain[0]));
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_readable = (basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q != basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_produce_rdomain);
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_wrport_adr = basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q_binary[0];
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_wrport_dat_w = basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_din;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_wrport_we = basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_ce;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_rdport_adr = basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q_next_binary[0];
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_asyncfifo_dout = basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_rdport_dat_r;
always @(*) begin
	basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q_next_binary <= 2'd0;
	if (basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_ce) begin
		basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q_next_binary <= (basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q_binary + 1'd1);
	end else begin
		basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q_next_binary <= basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q_binary;
	end
end
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q_next = (basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q_next_binary ^ basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q_next_binary[1]);
always @(*) begin
	basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q_next_binary <= 2'd0;
	if (basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_ce) begin
		basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q_next_binary <= (basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q_binary + 1'd1);
	end else begin
		basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q_next_binary <= basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q_binary;
	end
end
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q_next = (basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q_next_binary ^ basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q_next_binary[1]);
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_ce = (basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_writable & basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_we);
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_ce = (basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_readable & basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_re);
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_writable = ((basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q[1] == basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_consume_wdomain[1]) | (basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q[0] == basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_consume_wdomain[0]));
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_readable = (basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q != basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_produce_rdomain);
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_wrport_adr = basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q_binary[0];
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_wrport_dat_w = basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_din;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_wrport_we = basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_ce;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_rdport_adr = basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q_next_binary[0];
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_asyncfifo_dout = basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_rdport_dat_r;
always @(*) begin
	basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q_next_binary <= 2'd0;
	if (basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_ce) begin
		basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q_next_binary <= (basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q_binary + 1'd1);
	end else begin
		basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q_next_binary <= basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q_binary;
	end
end
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q_next = (basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q_next_binary ^ basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q_next_binary[1]);
always @(*) begin
	basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q_next_binary <= 2'd0;
	if (basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_ce) begin
		basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q_next_binary <= (basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q_binary + 1'd1);
	end else begin
		basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q_next_binary <= basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q_binary;
	end
end
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q_next = (basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q_next_binary ^ basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q_next_binary[1]);
always @(*) begin
	basesoc_cdcusb_cdcusbphy_usb_core_o_endp_subfragments_csrtransform_packetheaderdecode_next_value2 <= 4'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_o_endp_subfragments_csrtransform_packetheaderdecode_next_value_ce2 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_crc5_subfragments_csrtransform_packetheaderdecode_next_value3 <= 5'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_crc5_subfragments_csrtransform_packetheaderdecode_next_value_ce3 <= 1'd0;
	csrtransform_packetheaderdecode_next_state <= 3'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_o_pid_subfragments_csrtransform_packetheaderdecode_next_value0 <= 4'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_o_decoded <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_o_pid_subfragments_csrtransform_packetheaderdecode_next_value_ce0 <= 1'd0;
	csrtransform_packetheaderdecode_next_value <= 7'd0;
	csrtransform_packetheaderdecode_next_value_ce <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_endp4_subfragments_csrtransform_packetheaderdecode_next_value1 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_endp4_subfragments_csrtransform_packetheaderdecode_next_value_ce1 <= 1'd0;
	csrtransform_packetheaderdecode_next_state <= csrtransform_packetheaderdecode_state;
	case (csrtransform_packetheaderdecode_state)
		1'd1: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_o_data_strobe) begin
				basesoc_cdcusb_cdcusbphy_usb_core_o_pid_subfragments_csrtransform_packetheaderdecode_next_value0 <= basesoc_cdcusb_cdcusbphy_usb_core_rx_o_data_payload[3:0];
				basesoc_cdcusb_cdcusbphy_usb_core_o_pid_subfragments_csrtransform_packetheaderdecode_next_value_ce0 <= 1'd1;
				case ((basesoc_cdcusb_cdcusbphy_usb_core_rx_o_data_payload[3:0] & 2'd3))
					1'd1: begin
						csrtransform_packetheaderdecode_next_state <= 2'd2;
					end
					2'd2: begin
						csrtransform_packetheaderdecode_next_state <= 3'd4;
					end
					2'd3: begin
						csrtransform_packetheaderdecode_next_state <= 3'd4;
					end
				endcase
			end
		end
		2'd2: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_o_data_strobe) begin
				csrtransform_packetheaderdecode_next_value <= basesoc_cdcusb_cdcusbphy_usb_core_rx_o_data_payload[6:0];
				csrtransform_packetheaderdecode_next_value_ce <= 1'd1;
				basesoc_cdcusb_cdcusbphy_usb_core_endp4_subfragments_csrtransform_packetheaderdecode_next_value1 <= basesoc_cdcusb_cdcusbphy_usb_core_rx_o_data_payload[7];
				basesoc_cdcusb_cdcusbphy_usb_core_endp4_subfragments_csrtransform_packetheaderdecode_next_value_ce1 <= 1'd1;
				csrtransform_packetheaderdecode_next_state <= 2'd3;
			end
		end
		2'd3: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_o_data_strobe) begin
				basesoc_cdcusb_cdcusbphy_usb_core_o_endp_subfragments_csrtransform_packetheaderdecode_next_value2 <= {basesoc_cdcusb_cdcusbphy_usb_core_rx_o_data_payload[2:0], basesoc_cdcusb_cdcusbphy_usb_core_endp4};
				basesoc_cdcusb_cdcusbphy_usb_core_o_endp_subfragments_csrtransform_packetheaderdecode_next_value_ce2 <= 1'd1;
				basesoc_cdcusb_cdcusbphy_usb_core_crc5_subfragments_csrtransform_packetheaderdecode_next_value3 <= basesoc_cdcusb_cdcusbphy_usb_core_rx_o_data_payload[7:4];
				basesoc_cdcusb_cdcusbphy_usb_core_crc5_subfragments_csrtransform_packetheaderdecode_next_value_ce3 <= 1'd1;
				csrtransform_packetheaderdecode_next_state <= 3'd4;
			end
		end
		3'd4: begin
			basesoc_cdcusb_cdcusbphy_usb_core_o_decoded <= 1'd1;
			csrtransform_packetheaderdecode_next_state <= 1'd0;
		end
		default: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_o_pkt_start) begin
				csrtransform_packetheaderdecode_next_state <= 1'd1;
			end
		end
	endcase
end
assign basesoc_cdcusb_cdcusbphy_usb_core_is_el0 = ((~(csrtransform_clockdomainsrenamer_state == 3'd6)) & (csrtransform_clockdomainsrenamer_next_state == 3'd6));
assign basesoc_cdcusb_cdcusbphy_usb_core_is_el1 = ((~(csrtransform_clockdomainsrenamer_state == 4'd8)) & (csrtransform_clockdomainsrenamer_next_state == 4'd8));
always @(*) begin
	basesoc_cdcusb_cdcusbphy_usb_core_data_recv_put <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_data_send_get <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_pkt_start <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_tok_subfragments_csrtransform_f_next_value0 <= 4'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_pid <= 4'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_tok_subfragments_csrtransform_f_next_value_ce0 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_endp_subfragments_csrtransform_f_next_value1 <= 4'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_endp_subfragments_csrtransform_f_next_value_ce1 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_response_pid_subfragments_csrtransform_t_next_value <= 4'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_response_pid_subfragments_csrtransform_t_next_value_ce <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_idle <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_start <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_poll <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_setup <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_commit <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_retry <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_abort <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_data_end <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_error <= 1'd0;
	csrtransform_clockdomainsrenamer_next_state <= 4'd0;
	if (basesoc_cdcusb_cdcusbphy_usb_core_is_el0) begin
		if (basesoc_cdcusb_cdcusbphy_usb_core_dtb) begin
			basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_pid <= 4'd11;
		end else begin
			basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_pid <= 2'd3;
		end
		basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_pkt_start <= 1'd1;
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_is_el1) begin
		basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_pid <= basesoc_cdcusb_cdcusbphy_usb_core_response_pid;
		basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_pkt_start <= 1'd1;
	end
	csrtransform_clockdomainsrenamer_next_state <= csrtransform_clockdomainsrenamer_state;
	case (csrtransform_clockdomainsrenamer_state)
		1'd0: begin
			basesoc_cdcusb_cdcusbphy_usb_core_error <= 1'd1;
		end
		2'd2: begin
			basesoc_cdcusb_cdcusbphy_usb_core_idle <= 1'd0;
			if (basesoc_cdcusb_cdcusbphy_usb_core_o_decoded) begin
				if ((basesoc_cdcusb_cdcusbphy_usb_core_o_addr != basesoc_cdcusb_cdcusbphy_usb_core_addr)) begin
					csrtransform_clockdomainsrenamer_next_state <= 1'd1;
				end else begin
					basesoc_cdcusb_cdcusbphy_usb_core_start <= 1'd1;
					basesoc_cdcusb_cdcusbphy_usb_core_tok_subfragments_csrtransform_f_next_value0 <= basesoc_cdcusb_cdcusbphy_usb_core_o_pid;
					basesoc_cdcusb_cdcusbphy_usb_core_tok_subfragments_csrtransform_f_next_value_ce0 <= 1'd1;
					basesoc_cdcusb_cdcusbphy_usb_core_endp_subfragments_csrtransform_f_next_value1 <= basesoc_cdcusb_cdcusbphy_usb_core_o_endp;
					basesoc_cdcusb_cdcusbphy_usb_core_endp_subfragments_csrtransform_f_next_value_ce1 <= 1'd1;
					csrtransform_clockdomainsrenamer_next_state <= 2'd3;
				end
			end
		end
		2'd3: begin
			basesoc_cdcusb_cdcusbphy_usb_core_poll <= 1'd1;
			if (basesoc_cdcusb_cdcusbphy_usb_core_rdy) begin
				if ((basesoc_cdcusb_cdcusbphy_usb_core_tok == 4'd13)) begin
					basesoc_cdcusb_cdcusbphy_usb_core_response_pid_subfragments_csrtransform_t_next_value <= 2'd2;
					basesoc_cdcusb_cdcusbphy_usb_core_response_pid_subfragments_csrtransform_t_next_value_ce <= 1'd1;
				end else begin
					if (basesoc_cdcusb_cdcusbphy_usb_core_sta) begin
						basesoc_cdcusb_cdcusbphy_usb_core_response_pid_subfragments_csrtransform_t_next_value <= 4'd14;
						basesoc_cdcusb_cdcusbphy_usb_core_response_pid_subfragments_csrtransform_t_next_value_ce <= 1'd1;
					end else begin
						if (basesoc_cdcusb_cdcusbphy_usb_core_arm) begin
							basesoc_cdcusb_cdcusbphy_usb_core_response_pid_subfragments_csrtransform_t_next_value <= 2'd2;
							basesoc_cdcusb_cdcusbphy_usb_core_response_pid_subfragments_csrtransform_t_next_value_ce <= 1'd1;
						end else begin
							basesoc_cdcusb_cdcusbphy_usb_core_response_pid_subfragments_csrtransform_t_next_value <= 4'd10;
							basesoc_cdcusb_cdcusbphy_usb_core_response_pid_subfragments_csrtransform_t_next_value_ce <= 1'd1;
						end
					end
				end
				if ((basesoc_cdcusb_cdcusbphy_usb_core_o_pid == 3'd5)) begin
					csrtransform_clockdomainsrenamer_next_state <= 1'd1;
				end else begin
					if ((basesoc_cdcusb_cdcusbphy_usb_core_tok == 4'd13)) begin
						csrtransform_clockdomainsrenamer_next_state <= 3'd4;
					end else begin
						if ((basesoc_cdcusb_cdcusbphy_usb_core_tok == 1'd1)) begin
							csrtransform_clockdomainsrenamer_next_state <= 3'd4;
						end else begin
							if ((basesoc_cdcusb_cdcusbphy_usb_core_tok == 4'd9)) begin
								if (((~basesoc_cdcusb_cdcusbphy_usb_core_arm) | basesoc_cdcusb_cdcusbphy_usb_core_sta)) begin
									csrtransform_clockdomainsrenamer_next_state <= 4'd8;
								end else begin
									csrtransform_clockdomainsrenamer_next_state <= 3'd6;
								end
							end else begin
								csrtransform_clockdomainsrenamer_next_state <= 1'd1;
							end
						end
					end
				end
			end
		end
		3'd4: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_o_decoded) begin
				if (((basesoc_cdcusb_cdcusbphy_usb_core_o_pid & 2'd3) == 2'd3)) begin
					csrtransform_clockdomainsrenamer_next_state <= 3'd5;
				end else begin
					if ((basesoc_cdcusb_cdcusbphy_usb_core_o_pid == 3'd5)) begin
						csrtransform_clockdomainsrenamer_next_state <= 3'd4;
					end else begin
						csrtransform_clockdomainsrenamer_next_state <= 1'd0;
					end
				end
			end
		end
		3'd5: begin
			if ((basesoc_cdcusb_cdcusbphy_usb_core_response_pid == 2'd2)) begin
				basesoc_cdcusb_cdcusbphy_usb_core_data_recv_put <= basesoc_cdcusb_cdcusbphy_usb_core_rx_o_data_strobe;
			end
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_o_pkt_end) begin
				csrtransform_clockdomainsrenamer_next_state <= 4'd8;
			end
		end
		3'd6: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_dtb) begin
				basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_pid <= 4'd11;
			end else begin
				basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_pid <= 2'd3;
			end
			basesoc_cdcusb_cdcusbphy_usb_core_data_send_get <= basesoc_cdcusb_cdcusbphy_usb_core_txstate_o_data_ack;
			basesoc_cdcusb_cdcusbphy_usb_core_data_end <= basesoc_cdcusb_cdcusbphy_usb_core_txstate_o_pkt_end;
			if (basesoc_cdcusb_cdcusbphy_usb_core_txstate_o_pkt_end) begin
				csrtransform_clockdomainsrenamer_next_state <= 3'd7;
			end
		end
		3'd7: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_o_decoded) begin
				basesoc_cdcusb_cdcusbphy_usb_core_commit <= 1'd1;
				if ((basesoc_cdcusb_cdcusbphy_usb_core_o_pid == 2'd2)) begin
					csrtransform_clockdomainsrenamer_next_state <= 1'd1;
				end else begin
					if ((basesoc_cdcusb_cdcusbphy_usb_core_o_pid == 4'd9)) begin
						basesoc_cdcusb_cdcusbphy_usb_core_retry <= 1'd1;
						csrtransform_clockdomainsrenamer_next_state <= 3'd6;
					end else begin
						csrtransform_clockdomainsrenamer_next_state <= 1'd0;
					end
				end
			end
		end
		4'd8: begin
			basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_pid <= basesoc_cdcusb_cdcusbphy_usb_core_response_pid;
			if (basesoc_cdcusb_cdcusbphy_usb_core_txstate_o_pkt_end) begin
				basesoc_cdcusb_cdcusbphy_usb_core_setup <= (basesoc_cdcusb_cdcusbphy_usb_core_tok == 4'd13);
				if ((basesoc_cdcusb_cdcusbphy_usb_core_response_pid == 2'd2)) begin
					basesoc_cdcusb_cdcusbphy_usb_core_commit <= 1'd1;
				end else begin
					basesoc_cdcusb_cdcusbphy_usb_core_abort <= 1'd1;
				end
				csrtransform_clockdomainsrenamer_next_state <= 1'd1;
			end
		end
		default: begin
			basesoc_cdcusb_cdcusbphy_usb_core_idle <= 1'd1;
			if (basesoc_cdcusb_cdcusbphy_usb_core_rx_o_pkt_start) begin
				csrtransform_clockdomainsrenamer_next_state <= 2'd2;
			end
		end
	endcase
end
assign basesoc_usb_iobuf_usb_pullup = basesoc_cdcusb_cdcusbphy_pullup_storage;
assign basesoc_cdcusb_cdcusbphy_setuphandler_reset_trigger = (~basesoc_cdcusb_cdcusbphy_setuphandler_usb_reset);
assign basesoc_cdcusb_cdcusbphy_setuphandler_inner_reset = ((basesoc_cdcusb_cdcusbphy_setuphandler_reset | basesoc_cdcusb_cdcusbphy_setuphandler_begin) | basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_reset);
assign basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_ready0 = basesoc_cdcusb_cdcusbphy_setuphandler_packet_status;
assign basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_ready1 = basesoc_cdcusb_cdcusbphy_setuphandler_packet_pending;
always @(*) begin
	basesoc_cdcusb_cdcusbphy_setuphandler_packet_clear <= 1'd0;
	basesoc_cdcusb_cdcusbphy_setuphandler_packet_clear <= basesoc_cdcusb_cdcusbphy_setuphandler_begin;
	if ((basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_pending_re & basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_pending_r[0])) begin
		basesoc_cdcusb_cdcusbphy_setuphandler_packet_clear <= 1'd1;
	end
end
assign basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_reset0 = basesoc_cdcusb_cdcusbphy_setuphandler_reset_status;
assign basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_reset1 = basesoc_cdcusb_cdcusbphy_setuphandler_reset_pending;
always @(*) begin
	basesoc_cdcusb_cdcusbphy_setuphandler_reset_clear <= 1'd0;
	if ((basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_pending_re & basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_pending_r[1])) begin
		basesoc_cdcusb_cdcusbphy_setuphandler_reset_clear <= 1'd1;
	end
end
assign basesoc_cdcusb_cdcusbphy_setuphandler_irq = ((basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_pending_status[0] & basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_enable_storage[0]) | (basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_pending_status[1] & basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_enable_storage[1]));
assign basesoc_cdcusb_cdcusbphy_setuphandler_packet_status = 1'd0;
assign basesoc_cdcusb_cdcusbphy_setuphandler_reset_status = basesoc_cdcusb_cdcusbphy_setuphandler_reset_trigger;
assign basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_empty = (~basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_readable);
assign basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_have = basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_readable;
assign basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_is_in = basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_is_in;
assign basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_epno = basesoc_cdcusb_cdcusbphy_setuphandler_epno;
assign basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_pend = basesoc_cdcusb_cdcusbphy_setuphandler_packet_pending;
assign basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_data1 = basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_have_data_stage;
assign basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_data0 = basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_dout;
assign basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_re = basesoc_cdcusb_cdcusbphy_setuphandler_data_we;
always @(*) begin
	basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_din <= 8'd0;
	basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_we <= 1'd0;
	if ((basesoc_cdcusb_cdcusbphy_usb_core_tok == 4'd13)) begin
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_din <= basesoc_cdcusb_cdcusbphy_setuphandler_data_recv_payload;
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_we <= basesoc_cdcusb_cdcusbphy_setuphandler_data_recv_put;
	end
end
assign basesoc_cdcusb_cdcusbphy_setuphandler_packet_trigger = (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_readable & basesoc_cdcusb_cdcusbphy_usb_core_setup);
assign basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_re = (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_readable & ((~basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_readable) | basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_re));
assign basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_level1 = (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_level0 + basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_readable);
always @(*) begin
	basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_wrport_adr <= 4'd0;
	if (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_replace) begin
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_wrport_adr <= (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_produce - 1'd1);
	end else begin
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_wrport_adr <= basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_produce;
	end
end
assign basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_wrport_dat_w = basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_din;
assign basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_wrport_we = (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_we & (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_writable | basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_replace));
assign basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_do_read = (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_readable & basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_re);
assign basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_rdport_adr = basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_consume;
assign basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_dout = basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_rdport_dat_r;
assign basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_rdport_re = basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_do_read;
assign basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_writable = (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_level0 != 4'd10);
assign basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_readable = (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_level0 != 1'd0);
assign basesoc_cdcusb_cdcusbphy_inhandler_ep_stall_mask = (1'd1 <<< basesoc_cdcusb_cdcusbphy_inhandler_csrfield_epno);
assign basesoc_cdcusb_cdcusbphy_inhandler_stalled = (basesoc_cdcusb_cdcusbphy_inhandler_stall_status >>> basesoc_cdcusb_cdcusbphy_usb_core_endp);
assign basesoc_cdcusb_cdcusbphy_inhandler_data_buf_reset = (basesoc_cdcusb_cdcusbphy_inhandler_csrfield_reset | ((basesoc_cdcusb_cdcusbphy_usb_core_commit & basesoc_cdcusb_cdcusbphy_inhandler_transmitted) & basesoc_cdcusb_cdcusbphy_inhandler_queued));
assign basesoc_cdcusb_cdcusbphy_inhandler_response = ((basesoc_cdcusb_cdcusbphy_inhandler_queued & basesoc_cdcusb_cdcusbphy_inhandler_is_our_packet) & basesoc_cdcusb_cdcusbphy_inhandler_is_in_packet);
assign basesoc_cdcusb_cdcusbphy_inhandler_csrfield_have = basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_readable;
assign basesoc_cdcusb_cdcusbphy_inhandler_csrfield_idle = (~basesoc_cdcusb_cdcusbphy_inhandler_queued);
assign basesoc_cdcusb_cdcusbphy_inhandler_csrfield_pend = basesoc_cdcusb_cdcusbphy_inhandler_packet_pending;
assign basesoc_cdcusb_cdcusbphy_inhandler_packet_trigger = ((~basesoc_cdcusb_cdcusbphy_inhandler_queued) & basesoc_cdcusb_cdcusbphy_inhandler_was_queued);
assign basesoc_cdcusb_cdcusbphy_inhandler_dtb = (basesoc_cdcusb_cdcusbphy_inhandler_dtbs >>> basesoc_cdcusb_cdcusbphy_usb_core_endp);
assign basesoc_cdcusb_cdcusbphy_inhandler_data_out = basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_dout;
assign basesoc_cdcusb_cdcusbphy_inhandler_data_out_have = basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_readable;
assign basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_re = ((basesoc_cdcusb_cdcusbphy_inhandler_data_out_advance & basesoc_cdcusb_cdcusbphy_inhandler_is_in_packet) & basesoc_cdcusb_cdcusbphy_inhandler_is_our_packet);
assign basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_we = basesoc_cdcusb_cdcusbphy_inhandler_data_re;
assign basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_din = basesoc_cdcusb_cdcusbphy_inhandler_data_storage;
assign basesoc_cdcusb_cdcusbphy_inhandler_is_our_packet = (basesoc_cdcusb_cdcusbphy_inhandler_csrfield_epno == basesoc_cdcusb_cdcusbphy_usb_core_endp);
assign basesoc_cdcusb_cdcusbphy_inhandler_is_in_packet = (basesoc_cdcusb_cdcusbphy_usb_core_tok == 4'd9);
assign basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_re = (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_readable & ((~basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_readable) | basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_re));
assign basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_level1 = (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_level0 + basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_readable);
always @(*) begin
	basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_wrport_adr <= 6'd0;
	if (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_replace) begin
		basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_wrport_adr <= (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_produce - 1'd1);
	end else begin
		basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_wrport_adr <= basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_produce;
	end
end
assign basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_wrport_dat_w = basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_din;
assign basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_wrport_we = (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_we & (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_writable | basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_replace));
assign basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_do_read = (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_readable & basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_re);
assign basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_rdport_adr = basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_consume;
assign basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_dout = basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_rdport_dat_r;
assign basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_rdport_re = basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_do_read;
assign basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_writable = (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_level0 != 7'd64);
assign basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_readable = (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_level0 != 1'd0);
assign basesoc_cdcusb_cdcusbphy_inhandler_done0 = basesoc_cdcusb_cdcusbphy_inhandler_packet_status;
assign basesoc_cdcusb_cdcusbphy_inhandler_done1 = basesoc_cdcusb_cdcusbphy_inhandler_packet_pending;
always @(*) begin
	basesoc_cdcusb_cdcusbphy_inhandler_packet_clear <= 1'd0;
	if ((basesoc_cdcusb_cdcusbphy_inhandler_pending_re & basesoc_cdcusb_cdcusbphy_inhandler_pending_r)) begin
		basesoc_cdcusb_cdcusbphy_inhandler_packet_clear <= 1'd1;
	end
end
assign basesoc_cdcusb_cdcusbphy_inhandler_irq = (basesoc_cdcusb_cdcusbphy_inhandler_pending_status & basesoc_cdcusb_cdcusbphy_inhandler_enable_storage);
assign basesoc_cdcusb_cdcusbphy_inhandler_packet_status = 1'd0;
always @(*) begin
	basesoc_cdcusb_cdcusbphy_outhandler_ep_mask <= 16'd1;
	if ((basesoc_cdcusb_cdcusbphy_usb_core_setup | basesoc_cdcusb_cdcusbphy_usb_core_commit)) begin
		basesoc_cdcusb_cdcusbphy_outhandler_ep_mask <= (1'd1 <<< basesoc_cdcusb_cdcusbphy_usb_core_endp);
	end else begin
		basesoc_cdcusb_cdcusbphy_outhandler_ep_mask <= (1'd1 <<< basesoc_cdcusb_cdcusbphy_outhandler_csrfield_epno0);
	end
end
assign basesoc_cdcusb_cdcusbphy_outhandler_stalled = (basesoc_cdcusb_cdcusbphy_outhandler_stall_status >>> basesoc_cdcusb_cdcusbphy_usb_core_endp);
assign basesoc_cdcusb_cdcusbphy_outhandler_enabled = (basesoc_cdcusb_cdcusbphy_outhandler_enable_status >>> basesoc_cdcusb_cdcusbphy_usb_core_endp);
assign basesoc_cdcusb_cdcusbphy_outhandler_is_out_packet = (basesoc_cdcusb_cdcusbphy_usb_core_tok == 1'd1);
assign basesoc_cdcusb_cdcusbphy_outhandler_response = ((basesoc_cdcusb_cdcusbphy_outhandler_enabled & basesoc_cdcusb_cdcusbphy_outhandler_is_out_packet) & (~basesoc_cdcusb_cdcusbphy_outhandler_packet_pending));
assign basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_din = basesoc_cdcusb_cdcusbphy_outhandler_data_recv_payload;
assign basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_we = (basesoc_cdcusb_cdcusbphy_outhandler_data_recv_put & basesoc_cdcusb_cdcusbphy_outhandler_responding);
assign basesoc_cdcusb_cdcusbphy_outhandler_data_buf_reset = basesoc_cdcusb_cdcusbphy_outhandler_csrfield_reset;
assign basesoc_cdcusb_cdcusbphy_outhandler_csrfield_data = basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_dout;
assign basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_re = basesoc_cdcusb_cdcusbphy_outhandler_data_we;
assign basesoc_cdcusb_cdcusbphy_outhandler_csrfield_epno1 = basesoc_cdcusb_cdcusbphy_outhandler_epno;
assign basesoc_cdcusb_cdcusbphy_outhandler_csrfield_have = basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_readable;
assign basesoc_cdcusb_cdcusbphy_outhandler_csrfield_pend = basesoc_cdcusb_cdcusbphy_outhandler_packet_pending;
assign basesoc_cdcusb_cdcusbphy_outhandler_packet_trigger = (basesoc_cdcusb_cdcusbphy_outhandler_responding & basesoc_cdcusb_cdcusbphy_usb_core_commit);
assign basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_re = (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_readable & ((~basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_readable) | basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_re));
assign basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_level1 = (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_level0 + basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_readable);
always @(*) begin
	basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_wrport_adr <= 7'd0;
	if (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_replace) begin
		basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_wrport_adr <= (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_produce - 1'd1);
	end else begin
		basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_wrport_adr <= basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_produce;
	end
end
assign basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_wrport_dat_w = basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_din;
assign basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_wrport_we = (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_we & (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_writable | basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_replace));
assign basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_do_read = (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_readable & basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_re);
assign basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_rdport_adr = basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_consume;
assign basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_dout = basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_rdport_dat_r;
assign basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_rdport_re = basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_do_read;
assign basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_writable = (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_level0 != 7'd66);
assign basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_readable = (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_level0 != 1'd0);
assign basesoc_cdcusb_cdcusbphy_outhandler_done0 = basesoc_cdcusb_cdcusbphy_outhandler_packet_status;
assign basesoc_cdcusb_cdcusbphy_outhandler_done1 = basesoc_cdcusb_cdcusbphy_outhandler_packet_pending;
always @(*) begin
	basesoc_cdcusb_cdcusbphy_outhandler_packet_clear <= 1'd0;
	if ((basesoc_cdcusb_cdcusbphy_outhandler_pending_re & basesoc_cdcusb_cdcusbphy_outhandler_pending_r)) begin
		basesoc_cdcusb_cdcusbphy_outhandler_packet_clear <= 1'd1;
	end
end
assign basesoc_cdcusb_cdcusbphy_outhandler_irq = (basesoc_cdcusb_cdcusbphy_outhandler_pending_status & basesoc_cdcusb_cdcusbphy_outhandler_enable_storage);
assign basesoc_cdcusb_cdcusbphy_outhandler_packet_status = 1'd0;
assign basesoc_cdcusb_cdcusbphy_ev_irq = ((basesoc_cdcusb_cdcusbphy_setuphandler_irq | basesoc_cdcusb_cdcusbphy_inhandler_irq) | basesoc_cdcusb_cdcusbphy_outhandler_irq);
always @(*) begin
	basesoc_cdcusb_cdcusbphy_inhandler_data_out_advance <= 1'd0;
	basesoc_cdcusb_cdcusbphy_outhandler_data_recv_payload <= 8'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_data_send_have <= 1'd0;
	basesoc_cdcusb_cdcusbphy_outhandler_data_recv_put <= 1'd0;
	basesoc_cdcusb_cdcusbphy_setuphandler_begin <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_data_send_payload <= 8'd0;
	csrtransform_next_state <= 3'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_addr_subfragments_csrtransform_next_value <= 7'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_arm <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_addr_subfragments_csrtransform_next_value_ce <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usb_core_sta <= 1'd0;
	basesoc_cdcusb_cdcusbphy_setuphandler_data_recv_payload <= 8'd0;
	basesoc_cdcusb_cdcusbphy_setuphandler_data_recv_put <= 1'd0;
	basesoc_cdcusb_cdcusbphy_inhandler_dtb_reset <= 1'd0;
	csrtransform_next_state <= csrtransform_state;
	case (csrtransform_state)
		1'd1: begin
			if (basesoc_cdcusb_cdcusbphy_usb_core_idle) begin
				csrtransform_next_state <= 1'd0;
			end else begin
				if ((basesoc_cdcusb_cdcusbphy_usb_core_tok == 4'd13)) begin
					csrtransform_next_state <= 2'd3;
					basesoc_cdcusb_cdcusbphy_setuphandler_begin <= 1'd1;
					basesoc_cdcusb_cdcusbphy_inhandler_dtb_reset <= 1'd1;
					basesoc_cdcusb_cdcusbphy_usb_core_sta <= 1'd0;
					basesoc_cdcusb_cdcusbphy_usb_core_arm <= 1'd1;
				end else begin
					if ((basesoc_cdcusb_cdcusbphy_usb_core_tok == 4'd9)) begin
						csrtransform_next_state <= 3'd4;
						basesoc_cdcusb_cdcusbphy_usb_core_sta <= basesoc_cdcusb_cdcusbphy_inhandler_stalled;
						basesoc_cdcusb_cdcusbphy_usb_core_arm <= basesoc_cdcusb_cdcusbphy_inhandler_response;
					end else begin
						if ((basesoc_cdcusb_cdcusbphy_usb_core_tok == 1'd1)) begin
							csrtransform_next_state <= 3'd5;
							basesoc_cdcusb_cdcusbphy_usb_core_sta <= basesoc_cdcusb_cdcusbphy_outhandler_stalled;
							basesoc_cdcusb_cdcusbphy_usb_core_arm <= basesoc_cdcusb_cdcusbphy_outhandler_response;
						end else begin
							csrtransform_next_state <= 1'd0;
						end
					end
				end
			end
		end
		2'd2: begin
			csrtransform_next_state <= 1'd0;
		end
		2'd3: begin
			basesoc_cdcusb_cdcusbphy_setuphandler_data_recv_payload <= basesoc_cdcusb_cdcusbphy_usb_core_data_recv_payload;
			basesoc_cdcusb_cdcusbphy_setuphandler_data_recv_put <= basesoc_cdcusb_cdcusbphy_usb_core_data_recv_put;
			basesoc_cdcusb_cdcusbphy_usb_core_sta <= 1'd0;
			basesoc_cdcusb_cdcusbphy_usb_core_arm <= 1'd1;
			if (basesoc_cdcusb_cdcusbphy_debug_packet_detected) begin
				csrtransform_next_state <= 2'd2;
			end
			if (basesoc_cdcusb_cdcusbphy_usb_core_end) begin
				csrtransform_next_state <= 1'd0;
			end
		end
		3'd4: begin
			if ((basesoc_cdcusb_cdcusbphy_usb_core_tok == 4'd9)) begin
				basesoc_cdcusb_cdcusbphy_usb_core_data_send_have <= basesoc_cdcusb_cdcusbphy_inhandler_data_out_have;
				basesoc_cdcusb_cdcusbphy_usb_core_data_send_payload <= basesoc_cdcusb_cdcusbphy_inhandler_data_out;
				basesoc_cdcusb_cdcusbphy_inhandler_data_out_advance <= basesoc_cdcusb_cdcusbphy_usb_core_data_send_get;
				basesoc_cdcusb_cdcusbphy_usb_core_sta <= basesoc_cdcusb_cdcusbphy_inhandler_stalled;
				basesoc_cdcusb_cdcusbphy_usb_core_arm <= basesoc_cdcusb_cdcusbphy_inhandler_response;
				if (basesoc_cdcusb_cdcusbphy_usb_core_end) begin
					csrtransform_next_state <= 1'd0;
				end
			end
		end
		3'd5: begin
			if ((basesoc_cdcusb_cdcusbphy_usb_core_tok == 1'd1)) begin
				basesoc_cdcusb_cdcusbphy_outhandler_data_recv_payload <= basesoc_cdcusb_cdcusbphy_usb_core_data_recv_payload;
				basesoc_cdcusb_cdcusbphy_outhandler_data_recv_put <= basesoc_cdcusb_cdcusbphy_usb_core_data_recv_put;
				basesoc_cdcusb_cdcusbphy_usb_core_sta <= basesoc_cdcusb_cdcusbphy_outhandler_stalled;
				basesoc_cdcusb_cdcusbphy_usb_core_arm <= basesoc_cdcusb_cdcusbphy_outhandler_response;
				if (basesoc_cdcusb_cdcusbphy_usb_core_end) begin
					csrtransform_next_state <= 1'd0;
				end
			end
		end
		default: begin
			basesoc_cdcusb_cdcusbphy_usb_core_addr_subfragments_csrtransform_next_value <= basesoc_cdcusb_cdcusbphy_csrstorage_storage;
			basesoc_cdcusb_cdcusbphy_usb_core_addr_subfragments_csrtransform_next_value_ce <= 1'd1;
			if (basesoc_cdcusb_cdcusbphy_usb_core_start) begin
				csrtransform_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	basesoc_cdcusb_cdcusbphy_new_address_subfragments_fsm_t_next_value4 <= 7'd0;
	basesoc_cdcusb_cdcusbphy_new_address_subfragments_fsm_t_next_value_ce4 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_rts_subfragments_fsm_t_next_value5 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_rts_subfragments_fsm_t_next_value_ce5 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_dtr_subfragments_fsm_t_next_value6 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_dtr_subfragments_fsm_t_next_value_ce6 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_setuphandler_data_we <= 1'd0;
	basesoc_cdcusb_cdcusbphy_bytes_remaining_subfragments_fsm_f_next_value0 <= 6'd0;
	basesoc_cdcusb_cdcusbphy_bytes_remaining_subfragments_fsm_f_next_value_ce0 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_bytes_addr_subfragments_fsm_f_next_value1 <= 9'd0;
	basesoc_cdcusb_cdcusbphy_bytes_addr_subfragments_fsm_f_next_value_ce1 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_csrtransform_address_re <= 1'd0;
	basesoc_cdcusb_cdcusbphy_csrtransform_address_addr0 <= 7'd0;
	basesoc_cdcusb_cdcusbphy_outhandler_pending_re <= 1'd0;
	basesoc_cdcusb_cdcusbphy_outhandler_pending_r <= 1'd0;
	fsm_next_state <= 3'd0;
	basesoc_cdcusb_cdcusbphy_inhandler_pending_r <= 1'd0;
	basesoc_cdcusb_cdcusbphy_inhandler_pending_re <= 1'd0;
	basesoc_cdcusb_cdcusbphy_setup_index_subfragments_fsm_next_value0 <= 4'd0;
	basesoc_cdcusb_cdcusbphy_setup_index_subfragments_fsm_next_value_ce0 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_csrtransform_in_data_re <= 1'd0;
	basesoc_cdcusb_cdcusbphy_csrtransform_in_data_data0 <= 8'd0;
	basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value1 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_csrtransform_in_ctrl_re <= 1'd0;
	basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value_ce1 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_csrtransform_in_ctrl_epno0 <= 4'd0;
	basesoc_cdcusb_cdcusbphy_data_d1_subfragments_fsm_t_next_value0 <= 8'd0;
	basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_re <= 1'd0;
	basesoc_cdcusb_cdcusbphy_data_d1_subfragments_fsm_t_next_value_ce0 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_epno0 <= 4'd0;
	basesoc_cdcusb_cdcusbphy_data_d2_subfragments_fsm_t_next_value1 <= 8'd0;
	basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_enable0 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_data_d2_subfragments_fsm_t_next_value_ce1 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_re_d1_subfragments_fsm_t_next_value2 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_re_d1_subfragments_fsm_t_next_value_ce2 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_re_d2_subfragments_fsm_t_next_value3 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_re_d2_subfragments_fsm_t_next_value_ce3 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_sink_valid <= 1'd0;
	basesoc_cdcusb_cdcusbphy_outhandler_data_we <= 1'd0;
	basesoc_cdcusb_cdcusbphy_sink_payload_data <= 8'd0;
	basesoc_cdcusb_cdcusbphy_source_ready <= 1'd0;
	basesoc_cdcusb_cdcusbphy_usbPacket_subfragments_fsm_cases_next_value0 <= 32'd0;
	basesoc_cdcusb_cdcusbphy_usbPacket_subfragments_fsm_cases_next_value_ce0 <= 1'd0;
	basesoc_cdcusb_cdcusbphy_wLength_subfragments_fsm_cases_next_value1 <= 8'd0;
	basesoc_cdcusb_cdcusbphy_wLength_subfragments_fsm_cases_next_value_ce1 <= 1'd0;
	fsm_next_state <= fsm_state;
	case (fsm_state)
		1'd1: begin
			basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_epno0 <= 1'd0;
			basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_enable0 <= 1'd1;
			basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_re <= 1'd1;
			if (basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_have) begin
				fsm_next_state <= 3'd4;
				basesoc_cdcusb_cdcusbphy_setup_index_subfragments_fsm_next_value0 <= 1'd0;
				basesoc_cdcusb_cdcusbphy_setup_index_subfragments_fsm_next_value_ce0 <= 1'd1;
				basesoc_cdcusb_cdcusbphy_outhandler_pending_r <= 1'd1;
				basesoc_cdcusb_cdcusbphy_outhandler_pending_re <= 1'd1;
			end else begin
				if (basesoc_cdcusb_cdcusbphy_outhandler_csrfield_have) begin
				end
			end
			if (basesoc_cdcusb_cdcusbphy_outhandler_pending_status) begin
				basesoc_cdcusb_cdcusbphy_outhandler_pending_r <= 1'd1;
				basesoc_cdcusb_cdcusbphy_outhandler_pending_re <= 1'd1;
				if (((basesoc_cdcusb_cdcusbphy_outhandler_csrfield_epno1 == 2'd2) & basesoc_cdcusb_cdcusbphy_outhandler_csrfield_pend)) begin
					fsm_next_state <= 2'd3;
				end
			end
			if ((basesoc_cdcusb_cdcusbphy_source_valid & basesoc_cdcusb_cdcusbphy_configured)) begin
				fsm_next_state <= 2'd2;
			end
		end
		2'd2: begin
			basesoc_cdcusb_cdcusbphy_csrtransform_in_data_data0 <= basesoc_cdcusb_cdcusbphy_source_payload_data;
			basesoc_cdcusb_cdcusbphy_csrtransform_in_data_re <= (basesoc_cdcusb_cdcusbphy_delayed_re & basesoc_cdcusb_cdcusbphy_source_valid);
			basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value1 <= 1'd0;
			basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value_ce1 <= 1'd1;
			basesoc_cdcusb_cdcusbphy_source_ready <= (basesoc_cdcusb_cdcusbphy_delayed_re & basesoc_cdcusb_cdcusbphy_source_valid);
			if (basesoc_cdcusb_cdcusbphy_source_valid) begin
				basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value1 <= basesoc_cdcusb_cdcusbphy_source_valid;
				basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value_ce1 <= 1'd1;
			end else begin
				basesoc_cdcusb_cdcusbphy_csrtransform_in_ctrl_epno0 <= 2'd2;
				basesoc_cdcusb_cdcusbphy_csrtransform_in_ctrl_re <= 1'd1;
				fsm_next_state <= 3'd6;
			end
		end
		2'd3: begin
			basesoc_cdcusb_cdcusbphy_sink_payload_data <= basesoc_cdcusb_cdcusbphy_data_d2;
			basesoc_cdcusb_cdcusbphy_outhandler_data_we <= ((basesoc_cdcusb_cdcusbphy_delayed_re & basesoc_cdcusb_cdcusbphy_outhandler_csrfield_have) & basesoc_cdcusb_cdcusbphy_sink_ready);
			basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value1 <= 1'd0;
			basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value_ce1 <= 1'd1;
			basesoc_cdcusb_cdcusbphy_sink_valid <= ((basesoc_cdcusb_cdcusbphy_re_d2 & basesoc_cdcusb_cdcusbphy_outhandler_csrfield_have) & basesoc_cdcusb_cdcusbphy_sink_ready);
			if (basesoc_cdcusb_cdcusbphy_outhandler_csrfield_have) begin
				basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value1 <= basesoc_cdcusb_cdcusbphy_outhandler_csrfield_have;
				basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value_ce1 <= 1'd1;
				if (basesoc_cdcusb_cdcusbphy_sink_ready) begin
					basesoc_cdcusb_cdcusbphy_data_d1_subfragments_fsm_t_next_value0 <= basesoc_cdcusb_cdcusbphy_outhandler_csrfield_data;
					basesoc_cdcusb_cdcusbphy_data_d1_subfragments_fsm_t_next_value_ce0 <= 1'd1;
					basesoc_cdcusb_cdcusbphy_data_d2_subfragments_fsm_t_next_value1 <= basesoc_cdcusb_cdcusbphy_data_d1;
					basesoc_cdcusb_cdcusbphy_data_d2_subfragments_fsm_t_next_value_ce1 <= 1'd1;
					basesoc_cdcusb_cdcusbphy_re_d1_subfragments_fsm_t_next_value2 <= basesoc_cdcusb_cdcusbphy_delayed_re;
					basesoc_cdcusb_cdcusbphy_re_d1_subfragments_fsm_t_next_value_ce2 <= 1'd1;
					basesoc_cdcusb_cdcusbphy_re_d2_subfragments_fsm_t_next_value3 <= basesoc_cdcusb_cdcusbphy_re_d1;
					basesoc_cdcusb_cdcusbphy_re_d2_subfragments_fsm_t_next_value_ce3 <= 1'd1;
				end
			end else begin
				basesoc_cdcusb_cdcusbphy_data_d1_subfragments_fsm_t_next_value0 <= 1'd0;
				basesoc_cdcusb_cdcusbphy_data_d1_subfragments_fsm_t_next_value_ce0 <= 1'd1;
				basesoc_cdcusb_cdcusbphy_data_d2_subfragments_fsm_t_next_value1 <= 1'd0;
				basesoc_cdcusb_cdcusbphy_data_d2_subfragments_fsm_t_next_value_ce1 <= 1'd1;
				basesoc_cdcusb_cdcusbphy_re_d1_subfragments_fsm_t_next_value2 <= 1'd0;
				basesoc_cdcusb_cdcusbphy_re_d1_subfragments_fsm_t_next_value_ce2 <= 1'd1;
				basesoc_cdcusb_cdcusbphy_re_d2_subfragments_fsm_t_next_value3 <= 1'd0;
				basesoc_cdcusb_cdcusbphy_re_d2_subfragments_fsm_t_next_value_ce3 <= 1'd1;
				basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value1 <= 1'd0;
				basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value_ce1 <= 1'd1;
				fsm_next_state <= 1'd0;
			end
		end
		3'd4: begin
			if (basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_have) begin
				basesoc_cdcusb_cdcusbphy_setup_index_subfragments_fsm_next_value0 <= (basesoc_cdcusb_cdcusbphy_setup_index + 1'd1);
				basesoc_cdcusb_cdcusbphy_setup_index_subfragments_fsm_next_value_ce0 <= 1'd1;
				case (basesoc_cdcusb_cdcusbphy_setup_index)
					1'd0: begin
						basesoc_cdcusb_cdcusbphy_usbPacket_subfragments_fsm_cases_next_value0 <= {basesoc_cdcusb_cdcusbphy_usbPacket[23:0], basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_data0};
						basesoc_cdcusb_cdcusbphy_usbPacket_subfragments_fsm_cases_next_value_ce0 <= 1'd1;
					end
					1'd1: begin
						basesoc_cdcusb_cdcusbphy_usbPacket_subfragments_fsm_cases_next_value0 <= {basesoc_cdcusb_cdcusbphy_usbPacket[23:0], basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_data0};
						basesoc_cdcusb_cdcusbphy_usbPacket_subfragments_fsm_cases_next_value_ce0 <= 1'd1;
					end
					2'd2: begin
						basesoc_cdcusb_cdcusbphy_usbPacket_subfragments_fsm_cases_next_value0 <= {basesoc_cdcusb_cdcusbphy_usbPacket[23:0], basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_data0};
						basesoc_cdcusb_cdcusbphy_usbPacket_subfragments_fsm_cases_next_value_ce0 <= 1'd1;
					end
					2'd3: begin
						basesoc_cdcusb_cdcusbphy_usbPacket_subfragments_fsm_cases_next_value0 <= {basesoc_cdcusb_cdcusbphy_usbPacket[23:0], basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_data0};
						basesoc_cdcusb_cdcusbphy_usbPacket_subfragments_fsm_cases_next_value_ce0 <= 1'd1;
					end
					3'd6: begin
						basesoc_cdcusb_cdcusbphy_wLength_subfragments_fsm_cases_next_value1 <= basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_data0;
						basesoc_cdcusb_cdcusbphy_wLength_subfragments_fsm_cases_next_value_ce1 <= 1'd1;
					end
					3'd7: begin
						if ((basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_data0 > 1'd0)) begin
							basesoc_cdcusb_cdcusbphy_wLength_subfragments_fsm_cases_next_value1 <= 8'd255;
							basesoc_cdcusb_cdcusbphy_wLength_subfragments_fsm_cases_next_value_ce1 <= 1'd1;
						end
					end
				endcase
				basesoc_cdcusb_cdcusbphy_setuphandler_data_we <= 1'd1;
			end
			if ((basesoc_cdcusb_cdcusbphy_setup_index == 4'd10)) begin
				basesoc_cdcusb_cdcusbphy_csrtransform_in_ctrl_epno0 <= 1'd0;
				basesoc_cdcusb_cdcusbphy_csrtransform_in_ctrl_re <= 1'd1;
				fsm_next_state <= 3'd6;
				if ((basesoc_cdcusb_cdcusbphy_wRequestAndType == 3'd5)) begin
					basesoc_cdcusb_cdcusbphy_new_address_subfragments_fsm_t_next_value4 <= basesoc_cdcusb_cdcusbphy_wValue[14:8];
					basesoc_cdcusb_cdcusbphy_new_address_subfragments_fsm_t_next_value_ce4 <= 1'd1;
					fsm_next_state <= 3'd6;
				end else begin
					if ((basesoc_cdcusb_cdcusbphy_wRequestAndType == 14'd8482)) begin
						basesoc_cdcusb_cdcusbphy_rts_subfragments_fsm_t_next_value5 <= basesoc_cdcusb_cdcusbphy_wValue[9];
						basesoc_cdcusb_cdcusbphy_rts_subfragments_fsm_t_next_value_ce5 <= 1'd1;
						basesoc_cdcusb_cdcusbphy_dtr_subfragments_fsm_t_next_value6 <= basesoc_cdcusb_cdcusbphy_wValue[8];
						basesoc_cdcusb_cdcusbphy_dtr_subfragments_fsm_t_next_value_ce6 <= 1'd1;
						fsm_next_state <= 3'd6;
					end else begin
						if ((basesoc_cdcusb_cdcusbphy_setuphandler_csrfield_is_in & (basesoc_cdcusb_cdcusbphy_response_len > 1'd0))) begin
							fsm_next_state <= 3'd5;
							if ((basesoc_cdcusb_cdcusbphy_response_len > basesoc_cdcusb_cdcusbphy_wLength)) begin
								basesoc_cdcusb_cdcusbphy_bytes_remaining_subfragments_fsm_f_next_value0 <= basesoc_cdcusb_cdcusbphy_wLength;
								basesoc_cdcusb_cdcusbphy_bytes_remaining_subfragments_fsm_f_next_value_ce0 <= 1'd1;
							end else begin
								basesoc_cdcusb_cdcusbphy_bytes_remaining_subfragments_fsm_f_next_value0 <= basesoc_cdcusb_cdcusbphy_response_len;
								basesoc_cdcusb_cdcusbphy_bytes_remaining_subfragments_fsm_f_next_value_ce0 <= 1'd1;
							end
							basesoc_cdcusb_cdcusbphy_bytes_addr_subfragments_fsm_f_next_value1 <= basesoc_cdcusb_cdcusbphy_response_addr;
							basesoc_cdcusb_cdcusbphy_bytes_addr_subfragments_fsm_f_next_value_ce1 <= 1'd1;
						end
					end
				end
			end
		end
		3'd5: begin
			basesoc_cdcusb_cdcusbphy_csrtransform_in_data_data0 <= basesoc_cdcusb_cdcusbphy_dat_r;
			basesoc_cdcusb_cdcusbphy_csrtransform_in_data_re <= basesoc_cdcusb_cdcusbphy_delayed_re;
			basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value1 <= 1'd0;
			basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value_ce1 <= 1'd1;
			if (basesoc_cdcusb_cdcusbphy_bytes_remaining) begin
				basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value1 <= 1'd1;
				basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value_ce1 <= 1'd1;
				basesoc_cdcusb_cdcusbphy_bytes_addr_subfragments_fsm_f_next_value1 <= (basesoc_cdcusb_cdcusbphy_bytes_addr + 1'd1);
				basesoc_cdcusb_cdcusbphy_bytes_addr_subfragments_fsm_f_next_value_ce1 <= 1'd1;
				basesoc_cdcusb_cdcusbphy_bytes_remaining_subfragments_fsm_f_next_value0 <= (basesoc_cdcusb_cdcusbphy_bytes_remaining - 1'd1);
				basesoc_cdcusb_cdcusbphy_bytes_remaining_subfragments_fsm_f_next_value_ce0 <= 1'd1;
			end else begin
				if (basesoc_cdcusb_cdcusbphy_inhandler_pending_status) begin
					fsm_next_state <= 3'd6;
				end
			end
		end
		3'd6: begin
			basesoc_cdcusb_cdcusbphy_outhandler_data_we <= 1'd1;
			if (basesoc_cdcusb_cdcusbphy_inhandler_pending_status) begin
				basesoc_cdcusb_cdcusbphy_inhandler_pending_r <= 1'd1;
				basesoc_cdcusb_cdcusbphy_inhandler_pending_re <= 1'd1;
				fsm_next_state <= 1'd0;
			end
		end
		3'd7: begin
			if ((basesoc_cdcusb_cdcusbphy_inhandler_pending_status & basesoc_cdcusb_cdcusbphy_outhandler_pending_status)) begin
				basesoc_cdcusb_cdcusbphy_inhandler_pending_r <= 1'd1;
				basesoc_cdcusb_cdcusbphy_inhandler_pending_re <= 1'd1;
				basesoc_cdcusb_cdcusbphy_outhandler_pending_r <= 1'd1;
				basesoc_cdcusb_cdcusbphy_outhandler_pending_re <= 1'd1;
				fsm_next_state <= 1'd0;
			end
		end
		default: begin
			basesoc_cdcusb_cdcusbphy_csrtransform_address_addr0 <= basesoc_cdcusb_cdcusbphy_new_address;
			basesoc_cdcusb_cdcusbphy_csrtransform_address_re <= 1'd1;
			basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_epno0 <= 2'd2;
			basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_enable0 <= 1'd1;
			basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_re <= 1'd1;
			fsm_next_state <= 1'd1;
		end
	endcase
end
assign basesoc_cdcusb_tx0 = basesoc_cdcusb_tx_status;
assign basesoc_cdcusb_tx1 = basesoc_cdcusb_tx_pending;
always @(*) begin
	basesoc_cdcusb_tx_clear <= 1'd0;
	if ((basesoc_cdcusb_pending_re & basesoc_cdcusb_pending_r[0])) begin
		basesoc_cdcusb_tx_clear <= 1'd1;
	end
end
assign basesoc_cdcusb_rx0 = basesoc_cdcusb_rx_status;
assign basesoc_cdcusb_rx1 = basesoc_cdcusb_rx_pending;
always @(*) begin
	basesoc_cdcusb_rx_clear <= 1'd0;
	if ((basesoc_cdcusb_pending_re & basesoc_cdcusb_pending_r[1])) begin
		basesoc_cdcusb_rx_clear <= 1'd1;
	end
end
assign basesoc_cdcusb_irq = ((basesoc_cdcusb_pending_status[0] & basesoc_cdcusb_enable_storage[0]) | (basesoc_cdcusb_pending_status[1] & basesoc_cdcusb_enable_storage[1]));
assign basesoc_cdcusb_tx_status = basesoc_cdcusb_tx_trigger;
assign basesoc_cdcusb_rx_status = basesoc_cdcusb_rx_trigger;
assign basesoc_cdcusb_o = (basesoc_cdcusb_toggle_o ^ basesoc_cdcusb_toggle_o_r);
assign basesoc_cdcusb_asyncfifo0_asyncfifo0_din = {basesoc_cdcusb_asyncfifo0_fifo_in_last, basesoc_cdcusb_asyncfifo0_fifo_in_first, basesoc_cdcusb_asyncfifo0_fifo_in_payload_data};
assign {basesoc_cdcusb_asyncfifo0_fifo_out_last, basesoc_cdcusb_asyncfifo0_fifo_out_first, basesoc_cdcusb_asyncfifo0_fifo_out_payload_data} = basesoc_cdcusb_asyncfifo0_asyncfifo0_dout;
assign basesoc_cdcusb_asyncfifo0_sink_ready = basesoc_cdcusb_asyncfifo0_asyncfifo0_writable;
assign basesoc_cdcusb_asyncfifo0_asyncfifo0_we = basesoc_cdcusb_asyncfifo0_sink_valid;
assign basesoc_cdcusb_asyncfifo0_fifo_in_first = basesoc_cdcusb_asyncfifo0_sink_first;
assign basesoc_cdcusb_asyncfifo0_fifo_in_last = basesoc_cdcusb_asyncfifo0_sink_last;
assign basesoc_cdcusb_asyncfifo0_fifo_in_payload_data = basesoc_cdcusb_asyncfifo0_sink_payload_data;
assign basesoc_cdcusb_asyncfifo0_source_valid = basesoc_cdcusb_asyncfifo0_asyncfifo0_readable;
assign basesoc_cdcusb_asyncfifo0_source_first = basesoc_cdcusb_asyncfifo0_fifo_out_first;
assign basesoc_cdcusb_asyncfifo0_source_last = basesoc_cdcusb_asyncfifo0_fifo_out_last;
assign basesoc_cdcusb_asyncfifo0_source_payload_data = basesoc_cdcusb_asyncfifo0_fifo_out_payload_data;
assign basesoc_cdcusb_asyncfifo0_asyncfifo0_re = basesoc_cdcusb_asyncfifo0_source_ready;
assign basesoc_cdcusb_asyncfifo0_graycounter0_ce = (basesoc_cdcusb_asyncfifo0_asyncfifo0_writable & basesoc_cdcusb_asyncfifo0_asyncfifo0_we);
assign basesoc_cdcusb_asyncfifo0_graycounter1_ce = (basesoc_cdcusb_asyncfifo0_asyncfifo0_readable & basesoc_cdcusb_asyncfifo0_asyncfifo0_re);
assign basesoc_cdcusb_asyncfifo0_asyncfifo0_writable = (((basesoc_cdcusb_asyncfifo0_graycounter0_q[2] == basesoc_cdcusb_asyncfifo0_consume_wdomain[2]) | (basesoc_cdcusb_asyncfifo0_graycounter0_q[1] == basesoc_cdcusb_asyncfifo0_consume_wdomain[1])) | (basesoc_cdcusb_asyncfifo0_graycounter0_q[0] != basesoc_cdcusb_asyncfifo0_consume_wdomain[0]));
assign basesoc_cdcusb_asyncfifo0_asyncfifo0_readable = (basesoc_cdcusb_asyncfifo0_graycounter1_q != basesoc_cdcusb_asyncfifo0_produce_rdomain);
assign basesoc_cdcusb_asyncfifo0_wrport_adr = basesoc_cdcusb_asyncfifo0_graycounter0_q_binary[1:0];
assign basesoc_cdcusb_asyncfifo0_wrport_dat_w = basesoc_cdcusb_asyncfifo0_asyncfifo0_din;
assign basesoc_cdcusb_asyncfifo0_wrport_we = basesoc_cdcusb_asyncfifo0_graycounter0_ce;
assign basesoc_cdcusb_asyncfifo0_rdport_adr = basesoc_cdcusb_asyncfifo0_graycounter1_q_next_binary[1:0];
assign basesoc_cdcusb_asyncfifo0_asyncfifo0_dout = basesoc_cdcusb_asyncfifo0_rdport_dat_r;
always @(*) begin
	basesoc_cdcusb_asyncfifo0_graycounter0_q_next_binary <= 3'd0;
	if (basesoc_cdcusb_asyncfifo0_graycounter0_ce) begin
		basesoc_cdcusb_asyncfifo0_graycounter0_q_next_binary <= (basesoc_cdcusb_asyncfifo0_graycounter0_q_binary + 1'd1);
	end else begin
		basesoc_cdcusb_asyncfifo0_graycounter0_q_next_binary <= basesoc_cdcusb_asyncfifo0_graycounter0_q_binary;
	end
end
assign basesoc_cdcusb_asyncfifo0_graycounter0_q_next = (basesoc_cdcusb_asyncfifo0_graycounter0_q_next_binary ^ basesoc_cdcusb_asyncfifo0_graycounter0_q_next_binary[2:1]);
always @(*) begin
	basesoc_cdcusb_asyncfifo0_graycounter1_q_next_binary <= 3'd0;
	if (basesoc_cdcusb_asyncfifo0_graycounter1_ce) begin
		basesoc_cdcusb_asyncfifo0_graycounter1_q_next_binary <= (basesoc_cdcusb_asyncfifo0_graycounter1_q_binary + 1'd1);
	end else begin
		basesoc_cdcusb_asyncfifo0_graycounter1_q_next_binary <= basesoc_cdcusb_asyncfifo0_graycounter1_q_binary;
	end
end
assign basesoc_cdcusb_asyncfifo0_graycounter1_q_next = (basesoc_cdcusb_asyncfifo0_graycounter1_q_next_binary ^ basesoc_cdcusb_asyncfifo0_graycounter1_q_next_binary[2:1]);
assign basesoc_cdcusb_asyncfifo1_asyncfifo1_din = {basesoc_cdcusb_asyncfifo1_fifo_in_last, basesoc_cdcusb_asyncfifo1_fifo_in_first, basesoc_cdcusb_asyncfifo1_fifo_in_payload_data};
assign {basesoc_cdcusb_asyncfifo1_fifo_out_last, basesoc_cdcusb_asyncfifo1_fifo_out_first, basesoc_cdcusb_asyncfifo1_fifo_out_payload_data} = basesoc_cdcusb_asyncfifo1_asyncfifo1_dout;
assign basesoc_cdcusb_asyncfifo1_sink_ready = basesoc_cdcusb_asyncfifo1_asyncfifo1_writable;
assign basesoc_cdcusb_asyncfifo1_asyncfifo1_we = basesoc_cdcusb_asyncfifo1_sink_valid;
assign basesoc_cdcusb_asyncfifo1_fifo_in_first = basesoc_cdcusb_asyncfifo1_sink_first;
assign basesoc_cdcusb_asyncfifo1_fifo_in_last = basesoc_cdcusb_asyncfifo1_sink_last;
assign basesoc_cdcusb_asyncfifo1_fifo_in_payload_data = basesoc_cdcusb_asyncfifo1_sink_payload_data;
assign basesoc_cdcusb_asyncfifo1_source_valid = basesoc_cdcusb_asyncfifo1_asyncfifo1_readable;
assign basesoc_cdcusb_asyncfifo1_source_first = basesoc_cdcusb_asyncfifo1_fifo_out_first;
assign basesoc_cdcusb_asyncfifo1_source_last = basesoc_cdcusb_asyncfifo1_fifo_out_last;
assign basesoc_cdcusb_asyncfifo1_source_payload_data = basesoc_cdcusb_asyncfifo1_fifo_out_payload_data;
assign basesoc_cdcusb_asyncfifo1_asyncfifo1_re = basesoc_cdcusb_asyncfifo1_source_ready;
assign basesoc_cdcusb_asyncfifo1_graycounter2_ce = (basesoc_cdcusb_asyncfifo1_asyncfifo1_writable & basesoc_cdcusb_asyncfifo1_asyncfifo1_we);
assign basesoc_cdcusb_asyncfifo1_graycounter3_ce = (basesoc_cdcusb_asyncfifo1_asyncfifo1_readable & basesoc_cdcusb_asyncfifo1_asyncfifo1_re);
assign basesoc_cdcusb_asyncfifo1_asyncfifo1_writable = (((basesoc_cdcusb_asyncfifo1_graycounter2_q[2] == basesoc_cdcusb_asyncfifo1_consume_wdomain[2]) | (basesoc_cdcusb_asyncfifo1_graycounter2_q[1] == basesoc_cdcusb_asyncfifo1_consume_wdomain[1])) | (basesoc_cdcusb_asyncfifo1_graycounter2_q[0] != basesoc_cdcusb_asyncfifo1_consume_wdomain[0]));
assign basesoc_cdcusb_asyncfifo1_asyncfifo1_readable = (basesoc_cdcusb_asyncfifo1_graycounter3_q != basesoc_cdcusb_asyncfifo1_produce_rdomain);
assign basesoc_cdcusb_asyncfifo1_wrport_adr = basesoc_cdcusb_asyncfifo1_graycounter2_q_binary[1:0];
assign basesoc_cdcusb_asyncfifo1_wrport_dat_w = basesoc_cdcusb_asyncfifo1_asyncfifo1_din;
assign basesoc_cdcusb_asyncfifo1_wrport_we = basesoc_cdcusb_asyncfifo1_graycounter2_ce;
assign basesoc_cdcusb_asyncfifo1_rdport_adr = basesoc_cdcusb_asyncfifo1_graycounter3_q_next_binary[1:0];
assign basesoc_cdcusb_asyncfifo1_asyncfifo1_dout = basesoc_cdcusb_asyncfifo1_rdport_dat_r;
always @(*) begin
	basesoc_cdcusb_asyncfifo1_graycounter2_q_next_binary <= 3'd0;
	if (basesoc_cdcusb_asyncfifo1_graycounter2_ce) begin
		basesoc_cdcusb_asyncfifo1_graycounter2_q_next_binary <= (basesoc_cdcusb_asyncfifo1_graycounter2_q_binary + 1'd1);
	end else begin
		basesoc_cdcusb_asyncfifo1_graycounter2_q_next_binary <= basesoc_cdcusb_asyncfifo1_graycounter2_q_binary;
	end
end
assign basesoc_cdcusb_asyncfifo1_graycounter2_q_next = (basesoc_cdcusb_asyncfifo1_graycounter2_q_next_binary ^ basesoc_cdcusb_asyncfifo1_graycounter2_q_next_binary[2:1]);
always @(*) begin
	basesoc_cdcusb_asyncfifo1_graycounter3_q_next_binary <= 3'd0;
	if (basesoc_cdcusb_asyncfifo1_graycounter3_ce) begin
		basesoc_cdcusb_asyncfifo1_graycounter3_q_next_binary <= (basesoc_cdcusb_asyncfifo1_graycounter3_q_binary + 1'd1);
	end else begin
		basesoc_cdcusb_asyncfifo1_graycounter3_q_next_binary <= basesoc_cdcusb_asyncfifo1_graycounter3_q_binary;
	end
end
assign basesoc_cdcusb_asyncfifo1_graycounter3_q_next = (basesoc_cdcusb_asyncfifo1_graycounter3_q_next_binary ^ basesoc_cdcusb_asyncfifo1_graycounter3_q_next_binary[2:1]);
assign basesoc_timer_zero_trigger = (basesoc_timer_value == 1'd0);
assign basesoc_timer_zero0 = basesoc_timer_zero_status;
assign basesoc_timer_zero1 = basesoc_timer_zero_pending;
always @(*) begin
	basesoc_timer_zero_clear <= 1'd0;
	if ((basesoc_timer_pending_re & basesoc_timer_pending_r)) begin
		basesoc_timer_zero_clear <= 1'd1;
	end
end
assign basesoc_timer_irq = (basesoc_timer_pending_status & basesoc_timer_enable_storage);
assign basesoc_timer_zero_status = basesoc_timer_zero_trigger;
assign por_clk = clk48;
assign crg_por_done = (crg_por_count == 1'd0);
assign crg_pll_reset = (((~crg_por_done) | (~usr_btn)) | crg_rst);
assign crg_usb_pll_reset = (~crg_por_done);
assign crg_wait = (~usr_btn);
assign rst_n = (~crg_done);
assign crg_ecp5pll0_clkin = clk48;
assign sys2x_i_clk = crg_ecp5pll0_clkout0;
assign init_clk = crg_ecp5pll0_clkout1;
assign crg_pll_locked = (ecp5pll0_locked & (~crg_pll_reset));
assign crg_ecp5pll1_clkin = clk48;
assign usb_48_clk = crg_ecp5pll1_clkout0;
assign usb_12_clk = crg_ecp5pll1_clkout1;
assign crg_usb_pll_locked = (ecp5pll1_locked & (~crg_usb_pll_reset));
assign crg_done = (crg_count == 1'd0);
always @(*) begin
	ddrphy_dm_o_data0 <= 8'd0;
	ddrphy_dm_o_data0[0] <= ddrphy_dfi_p0_wrdata_mask[0];
	ddrphy_dm_o_data0[1] <= ddrphy_dfi_p0_wrdata_mask[2];
	ddrphy_dm_o_data0[2] <= ddrphy_dfi_p0_wrdata_mask[4];
	ddrphy_dm_o_data0[3] <= ddrphy_dfi_p0_wrdata_mask[6];
	ddrphy_dm_o_data0[4] <= ddrphy_dfi_p1_wrdata_mask[0];
	ddrphy_dm_o_data0[5] <= ddrphy_dfi_p1_wrdata_mask[2];
	ddrphy_dm_o_data0[6] <= ddrphy_dfi_p1_wrdata_mask[4];
	ddrphy_dm_o_data0[7] <= ddrphy_dfi_p1_wrdata_mask[6];
end
always @(*) begin
	ddrphy_dq_o_data0 <= 8'd0;
	ddrphy_dq_o_data0[0] <= ddrphy_dfi_p0_wrdata[0];
	ddrphy_dq_o_data0[1] <= ddrphy_dfi_p0_wrdata[16];
	ddrphy_dq_o_data0[2] <= ddrphy_dfi_p0_wrdata[32];
	ddrphy_dq_o_data0[3] <= ddrphy_dfi_p0_wrdata[48];
	ddrphy_dq_o_data0[4] <= ddrphy_dfi_p1_wrdata[0];
	ddrphy_dq_o_data0[5] <= ddrphy_dfi_p1_wrdata[16];
	ddrphy_dq_o_data0[6] <= ddrphy_dfi_p1_wrdata[32];
	ddrphy_dq_o_data0[7] <= ddrphy_dfi_p1_wrdata[48];
end
assign ddrphy_dq_i_data0 = {ddrphy_bitslip0_o, ddrphy_dq_i_bitslip_o_d0};
always @(*) begin
	ddrphy_dq_o_data1 <= 8'd0;
	ddrphy_dq_o_data1[0] <= ddrphy_dfi_p0_wrdata[1];
	ddrphy_dq_o_data1[1] <= ddrphy_dfi_p0_wrdata[17];
	ddrphy_dq_o_data1[2] <= ddrphy_dfi_p0_wrdata[33];
	ddrphy_dq_o_data1[3] <= ddrphy_dfi_p0_wrdata[49];
	ddrphy_dq_o_data1[4] <= ddrphy_dfi_p1_wrdata[1];
	ddrphy_dq_o_data1[5] <= ddrphy_dfi_p1_wrdata[17];
	ddrphy_dq_o_data1[6] <= ddrphy_dfi_p1_wrdata[33];
	ddrphy_dq_o_data1[7] <= ddrphy_dfi_p1_wrdata[49];
end
assign ddrphy_dq_i_data1 = {ddrphy_bitslip1_o, ddrphy_dq_i_bitslip_o_d1};
always @(*) begin
	ddrphy_dq_o_data2 <= 8'd0;
	ddrphy_dq_o_data2[0] <= ddrphy_dfi_p0_wrdata[2];
	ddrphy_dq_o_data2[1] <= ddrphy_dfi_p0_wrdata[18];
	ddrphy_dq_o_data2[2] <= ddrphy_dfi_p0_wrdata[34];
	ddrphy_dq_o_data2[3] <= ddrphy_dfi_p0_wrdata[50];
	ddrphy_dq_o_data2[4] <= ddrphy_dfi_p1_wrdata[2];
	ddrphy_dq_o_data2[5] <= ddrphy_dfi_p1_wrdata[18];
	ddrphy_dq_o_data2[6] <= ddrphy_dfi_p1_wrdata[34];
	ddrphy_dq_o_data2[7] <= ddrphy_dfi_p1_wrdata[50];
end
assign ddrphy_dq_i_data2 = {ddrphy_bitslip2_o, ddrphy_dq_i_bitslip_o_d2};
always @(*) begin
	ddrphy_dq_o_data3 <= 8'd0;
	ddrphy_dq_o_data3[0] <= ddrphy_dfi_p0_wrdata[3];
	ddrphy_dq_o_data3[1] <= ddrphy_dfi_p0_wrdata[19];
	ddrphy_dq_o_data3[2] <= ddrphy_dfi_p0_wrdata[35];
	ddrphy_dq_o_data3[3] <= ddrphy_dfi_p0_wrdata[51];
	ddrphy_dq_o_data3[4] <= ddrphy_dfi_p1_wrdata[3];
	ddrphy_dq_o_data3[5] <= ddrphy_dfi_p1_wrdata[19];
	ddrphy_dq_o_data3[6] <= ddrphy_dfi_p1_wrdata[35];
	ddrphy_dq_o_data3[7] <= ddrphy_dfi_p1_wrdata[51];
end
assign ddrphy_dq_i_data3 = {ddrphy_bitslip3_o, ddrphy_dq_i_bitslip_o_d3};
always @(*) begin
	ddrphy_dq_o_data4 <= 8'd0;
	ddrphy_dq_o_data4[0] <= ddrphy_dfi_p0_wrdata[4];
	ddrphy_dq_o_data4[1] <= ddrphy_dfi_p0_wrdata[20];
	ddrphy_dq_o_data4[2] <= ddrphy_dfi_p0_wrdata[36];
	ddrphy_dq_o_data4[3] <= ddrphy_dfi_p0_wrdata[52];
	ddrphy_dq_o_data4[4] <= ddrphy_dfi_p1_wrdata[4];
	ddrphy_dq_o_data4[5] <= ddrphy_dfi_p1_wrdata[20];
	ddrphy_dq_o_data4[6] <= ddrphy_dfi_p1_wrdata[36];
	ddrphy_dq_o_data4[7] <= ddrphy_dfi_p1_wrdata[52];
end
assign ddrphy_dq_i_data4 = {ddrphy_bitslip4_o, ddrphy_dq_i_bitslip_o_d4};
always @(*) begin
	ddrphy_dq_o_data5 <= 8'd0;
	ddrphy_dq_o_data5[0] <= ddrphy_dfi_p0_wrdata[5];
	ddrphy_dq_o_data5[1] <= ddrphy_dfi_p0_wrdata[21];
	ddrphy_dq_o_data5[2] <= ddrphy_dfi_p0_wrdata[37];
	ddrphy_dq_o_data5[3] <= ddrphy_dfi_p0_wrdata[53];
	ddrphy_dq_o_data5[4] <= ddrphy_dfi_p1_wrdata[5];
	ddrphy_dq_o_data5[5] <= ddrphy_dfi_p1_wrdata[21];
	ddrphy_dq_o_data5[6] <= ddrphy_dfi_p1_wrdata[37];
	ddrphy_dq_o_data5[7] <= ddrphy_dfi_p1_wrdata[53];
end
assign ddrphy_dq_i_data5 = {ddrphy_bitslip5_o, ddrphy_dq_i_bitslip_o_d5};
always @(*) begin
	ddrphy_dq_o_data6 <= 8'd0;
	ddrphy_dq_o_data6[0] <= ddrphy_dfi_p0_wrdata[6];
	ddrphy_dq_o_data6[1] <= ddrphy_dfi_p0_wrdata[22];
	ddrphy_dq_o_data6[2] <= ddrphy_dfi_p0_wrdata[38];
	ddrphy_dq_o_data6[3] <= ddrphy_dfi_p0_wrdata[54];
	ddrphy_dq_o_data6[4] <= ddrphy_dfi_p1_wrdata[6];
	ddrphy_dq_o_data6[5] <= ddrphy_dfi_p1_wrdata[22];
	ddrphy_dq_o_data6[6] <= ddrphy_dfi_p1_wrdata[38];
	ddrphy_dq_o_data6[7] <= ddrphy_dfi_p1_wrdata[54];
end
assign ddrphy_dq_i_data6 = {ddrphy_bitslip6_o, ddrphy_dq_i_bitslip_o_d6};
always @(*) begin
	ddrphy_dq_o_data7 <= 8'd0;
	ddrphy_dq_o_data7[0] <= ddrphy_dfi_p0_wrdata[7];
	ddrphy_dq_o_data7[1] <= ddrphy_dfi_p0_wrdata[23];
	ddrphy_dq_o_data7[2] <= ddrphy_dfi_p0_wrdata[39];
	ddrphy_dq_o_data7[3] <= ddrphy_dfi_p0_wrdata[55];
	ddrphy_dq_o_data7[4] <= ddrphy_dfi_p1_wrdata[7];
	ddrphy_dq_o_data7[5] <= ddrphy_dfi_p1_wrdata[23];
	ddrphy_dq_o_data7[6] <= ddrphy_dfi_p1_wrdata[39];
	ddrphy_dq_o_data7[7] <= ddrphy_dfi_p1_wrdata[55];
end
assign ddrphy_dq_i_data7 = {ddrphy_bitslip7_o, ddrphy_dq_i_bitslip_o_d7};
always @(*) begin
	ddrphy_dm_o_data1 <= 8'd0;
	ddrphy_dm_o_data1[0] <= ddrphy_dfi_p0_wrdata_mask[1];
	ddrphy_dm_o_data1[1] <= ddrphy_dfi_p0_wrdata_mask[3];
	ddrphy_dm_o_data1[2] <= ddrphy_dfi_p0_wrdata_mask[5];
	ddrphy_dm_o_data1[3] <= ddrphy_dfi_p0_wrdata_mask[7];
	ddrphy_dm_o_data1[4] <= ddrphy_dfi_p1_wrdata_mask[1];
	ddrphy_dm_o_data1[5] <= ddrphy_dfi_p1_wrdata_mask[3];
	ddrphy_dm_o_data1[6] <= ddrphy_dfi_p1_wrdata_mask[5];
	ddrphy_dm_o_data1[7] <= ddrphy_dfi_p1_wrdata_mask[7];
end
always @(*) begin
	ddrphy_dq_o_data8 <= 8'd0;
	ddrphy_dq_o_data8[0] <= ddrphy_dfi_p0_wrdata[8];
	ddrphy_dq_o_data8[1] <= ddrphy_dfi_p0_wrdata[24];
	ddrphy_dq_o_data8[2] <= ddrphy_dfi_p0_wrdata[40];
	ddrphy_dq_o_data8[3] <= ddrphy_dfi_p0_wrdata[56];
	ddrphy_dq_o_data8[4] <= ddrphy_dfi_p1_wrdata[8];
	ddrphy_dq_o_data8[5] <= ddrphy_dfi_p1_wrdata[24];
	ddrphy_dq_o_data8[6] <= ddrphy_dfi_p1_wrdata[40];
	ddrphy_dq_o_data8[7] <= ddrphy_dfi_p1_wrdata[56];
end
assign ddrphy_dq_i_data8 = {ddrphy_bitslip8_o, ddrphy_dq_i_bitslip_o_d8};
always @(*) begin
	ddrphy_dq_o_data9 <= 8'd0;
	ddrphy_dq_o_data9[0] <= ddrphy_dfi_p0_wrdata[9];
	ddrphy_dq_o_data9[1] <= ddrphy_dfi_p0_wrdata[25];
	ddrphy_dq_o_data9[2] <= ddrphy_dfi_p0_wrdata[41];
	ddrphy_dq_o_data9[3] <= ddrphy_dfi_p0_wrdata[57];
	ddrphy_dq_o_data9[4] <= ddrphy_dfi_p1_wrdata[9];
	ddrphy_dq_o_data9[5] <= ddrphy_dfi_p1_wrdata[25];
	ddrphy_dq_o_data9[6] <= ddrphy_dfi_p1_wrdata[41];
	ddrphy_dq_o_data9[7] <= ddrphy_dfi_p1_wrdata[57];
end
assign ddrphy_dq_i_data9 = {ddrphy_bitslip9_o, ddrphy_dq_i_bitslip_o_d9};
always @(*) begin
	ddrphy_dq_o_data10 <= 8'd0;
	ddrphy_dq_o_data10[0] <= ddrphy_dfi_p0_wrdata[10];
	ddrphy_dq_o_data10[1] <= ddrphy_dfi_p0_wrdata[26];
	ddrphy_dq_o_data10[2] <= ddrphy_dfi_p0_wrdata[42];
	ddrphy_dq_o_data10[3] <= ddrphy_dfi_p0_wrdata[58];
	ddrphy_dq_o_data10[4] <= ddrphy_dfi_p1_wrdata[10];
	ddrphy_dq_o_data10[5] <= ddrphy_dfi_p1_wrdata[26];
	ddrphy_dq_o_data10[6] <= ddrphy_dfi_p1_wrdata[42];
	ddrphy_dq_o_data10[7] <= ddrphy_dfi_p1_wrdata[58];
end
assign ddrphy_dq_i_data10 = {ddrphy_bitslip10_o, ddrphy_dq_i_bitslip_o_d10};
always @(*) begin
	ddrphy_dq_o_data11 <= 8'd0;
	ddrphy_dq_o_data11[0] <= ddrphy_dfi_p0_wrdata[11];
	ddrphy_dq_o_data11[1] <= ddrphy_dfi_p0_wrdata[27];
	ddrphy_dq_o_data11[2] <= ddrphy_dfi_p0_wrdata[43];
	ddrphy_dq_o_data11[3] <= ddrphy_dfi_p0_wrdata[59];
	ddrphy_dq_o_data11[4] <= ddrphy_dfi_p1_wrdata[11];
	ddrphy_dq_o_data11[5] <= ddrphy_dfi_p1_wrdata[27];
	ddrphy_dq_o_data11[6] <= ddrphy_dfi_p1_wrdata[43];
	ddrphy_dq_o_data11[7] <= ddrphy_dfi_p1_wrdata[59];
end
assign ddrphy_dq_i_data11 = {ddrphy_bitslip11_o, ddrphy_dq_i_bitslip_o_d11};
always @(*) begin
	ddrphy_dq_o_data12 <= 8'd0;
	ddrphy_dq_o_data12[0] <= ddrphy_dfi_p0_wrdata[12];
	ddrphy_dq_o_data12[1] <= ddrphy_dfi_p0_wrdata[28];
	ddrphy_dq_o_data12[2] <= ddrphy_dfi_p0_wrdata[44];
	ddrphy_dq_o_data12[3] <= ddrphy_dfi_p0_wrdata[60];
	ddrphy_dq_o_data12[4] <= ddrphy_dfi_p1_wrdata[12];
	ddrphy_dq_o_data12[5] <= ddrphy_dfi_p1_wrdata[28];
	ddrphy_dq_o_data12[6] <= ddrphy_dfi_p1_wrdata[44];
	ddrphy_dq_o_data12[7] <= ddrphy_dfi_p1_wrdata[60];
end
assign ddrphy_dq_i_data12 = {ddrphy_bitslip12_o, ddrphy_dq_i_bitslip_o_d12};
always @(*) begin
	ddrphy_dq_o_data13 <= 8'd0;
	ddrphy_dq_o_data13[0] <= ddrphy_dfi_p0_wrdata[13];
	ddrphy_dq_o_data13[1] <= ddrphy_dfi_p0_wrdata[29];
	ddrphy_dq_o_data13[2] <= ddrphy_dfi_p0_wrdata[45];
	ddrphy_dq_o_data13[3] <= ddrphy_dfi_p0_wrdata[61];
	ddrphy_dq_o_data13[4] <= ddrphy_dfi_p1_wrdata[13];
	ddrphy_dq_o_data13[5] <= ddrphy_dfi_p1_wrdata[29];
	ddrphy_dq_o_data13[6] <= ddrphy_dfi_p1_wrdata[45];
	ddrphy_dq_o_data13[7] <= ddrphy_dfi_p1_wrdata[61];
end
assign ddrphy_dq_i_data13 = {ddrphy_bitslip13_o, ddrphy_dq_i_bitslip_o_d13};
always @(*) begin
	ddrphy_dq_o_data14 <= 8'd0;
	ddrphy_dq_o_data14[0] <= ddrphy_dfi_p0_wrdata[14];
	ddrphy_dq_o_data14[1] <= ddrphy_dfi_p0_wrdata[30];
	ddrphy_dq_o_data14[2] <= ddrphy_dfi_p0_wrdata[46];
	ddrphy_dq_o_data14[3] <= ddrphy_dfi_p0_wrdata[62];
	ddrphy_dq_o_data14[4] <= ddrphy_dfi_p1_wrdata[14];
	ddrphy_dq_o_data14[5] <= ddrphy_dfi_p1_wrdata[30];
	ddrphy_dq_o_data14[6] <= ddrphy_dfi_p1_wrdata[46];
	ddrphy_dq_o_data14[7] <= ddrphy_dfi_p1_wrdata[62];
end
assign ddrphy_dq_i_data14 = {ddrphy_bitslip14_o, ddrphy_dq_i_bitslip_o_d14};
always @(*) begin
	ddrphy_dq_o_data15 <= 8'd0;
	ddrphy_dq_o_data15[0] <= ddrphy_dfi_p0_wrdata[15];
	ddrphy_dq_o_data15[1] <= ddrphy_dfi_p0_wrdata[31];
	ddrphy_dq_o_data15[2] <= ddrphy_dfi_p0_wrdata[47];
	ddrphy_dq_o_data15[3] <= ddrphy_dfi_p0_wrdata[63];
	ddrphy_dq_o_data15[4] <= ddrphy_dfi_p1_wrdata[15];
	ddrphy_dq_o_data15[5] <= ddrphy_dfi_p1_wrdata[31];
	ddrphy_dq_o_data15[6] <= ddrphy_dfi_p1_wrdata[47];
	ddrphy_dq_o_data15[7] <= ddrphy_dfi_p1_wrdata[63];
end
assign ddrphy_dq_i_data15 = {ddrphy_bitslip15_o, ddrphy_dq_i_bitslip_o_d15};
always @(*) begin
	ddrphy_dfi_p0_rddata <= 64'd0;
	ddrphy_dfi_p0_rddata[0] <= ddrphy_dq_i_data0[0];
	ddrphy_dfi_p0_rddata[16] <= ddrphy_dq_i_data0[1];
	ddrphy_dfi_p0_rddata[32] <= ddrphy_dq_i_data0[2];
	ddrphy_dfi_p0_rddata[48] <= ddrphy_dq_i_data0[3];
	ddrphy_dfi_p0_rddata[1] <= ddrphy_dq_i_data1[0];
	ddrphy_dfi_p0_rddata[17] <= ddrphy_dq_i_data1[1];
	ddrphy_dfi_p0_rddata[33] <= ddrphy_dq_i_data1[2];
	ddrphy_dfi_p0_rddata[49] <= ddrphy_dq_i_data1[3];
	ddrphy_dfi_p0_rddata[2] <= ddrphy_dq_i_data2[0];
	ddrphy_dfi_p0_rddata[18] <= ddrphy_dq_i_data2[1];
	ddrphy_dfi_p0_rddata[34] <= ddrphy_dq_i_data2[2];
	ddrphy_dfi_p0_rddata[50] <= ddrphy_dq_i_data2[3];
	ddrphy_dfi_p0_rddata[3] <= ddrphy_dq_i_data3[0];
	ddrphy_dfi_p0_rddata[19] <= ddrphy_dq_i_data3[1];
	ddrphy_dfi_p0_rddata[35] <= ddrphy_dq_i_data3[2];
	ddrphy_dfi_p0_rddata[51] <= ddrphy_dq_i_data3[3];
	ddrphy_dfi_p0_rddata[4] <= ddrphy_dq_i_data4[0];
	ddrphy_dfi_p0_rddata[20] <= ddrphy_dq_i_data4[1];
	ddrphy_dfi_p0_rddata[36] <= ddrphy_dq_i_data4[2];
	ddrphy_dfi_p0_rddata[52] <= ddrphy_dq_i_data4[3];
	ddrphy_dfi_p0_rddata[5] <= ddrphy_dq_i_data5[0];
	ddrphy_dfi_p0_rddata[21] <= ddrphy_dq_i_data5[1];
	ddrphy_dfi_p0_rddata[37] <= ddrphy_dq_i_data5[2];
	ddrphy_dfi_p0_rddata[53] <= ddrphy_dq_i_data5[3];
	ddrphy_dfi_p0_rddata[6] <= ddrphy_dq_i_data6[0];
	ddrphy_dfi_p0_rddata[22] <= ddrphy_dq_i_data6[1];
	ddrphy_dfi_p0_rddata[38] <= ddrphy_dq_i_data6[2];
	ddrphy_dfi_p0_rddata[54] <= ddrphy_dq_i_data6[3];
	ddrphy_dfi_p0_rddata[7] <= ddrphy_dq_i_data7[0];
	ddrphy_dfi_p0_rddata[23] <= ddrphy_dq_i_data7[1];
	ddrphy_dfi_p0_rddata[39] <= ddrphy_dq_i_data7[2];
	ddrphy_dfi_p0_rddata[55] <= ddrphy_dq_i_data7[3];
	ddrphy_dfi_p0_rddata[8] <= ddrphy_dq_i_data8[0];
	ddrphy_dfi_p0_rddata[24] <= ddrphy_dq_i_data8[1];
	ddrphy_dfi_p0_rddata[40] <= ddrphy_dq_i_data8[2];
	ddrphy_dfi_p0_rddata[56] <= ddrphy_dq_i_data8[3];
	ddrphy_dfi_p0_rddata[9] <= ddrphy_dq_i_data9[0];
	ddrphy_dfi_p0_rddata[25] <= ddrphy_dq_i_data9[1];
	ddrphy_dfi_p0_rddata[41] <= ddrphy_dq_i_data9[2];
	ddrphy_dfi_p0_rddata[57] <= ddrphy_dq_i_data9[3];
	ddrphy_dfi_p0_rddata[10] <= ddrphy_dq_i_data10[0];
	ddrphy_dfi_p0_rddata[26] <= ddrphy_dq_i_data10[1];
	ddrphy_dfi_p0_rddata[42] <= ddrphy_dq_i_data10[2];
	ddrphy_dfi_p0_rddata[58] <= ddrphy_dq_i_data10[3];
	ddrphy_dfi_p0_rddata[11] <= ddrphy_dq_i_data11[0];
	ddrphy_dfi_p0_rddata[27] <= ddrphy_dq_i_data11[1];
	ddrphy_dfi_p0_rddata[43] <= ddrphy_dq_i_data11[2];
	ddrphy_dfi_p0_rddata[59] <= ddrphy_dq_i_data11[3];
	ddrphy_dfi_p0_rddata[12] <= ddrphy_dq_i_data12[0];
	ddrphy_dfi_p0_rddata[28] <= ddrphy_dq_i_data12[1];
	ddrphy_dfi_p0_rddata[44] <= ddrphy_dq_i_data12[2];
	ddrphy_dfi_p0_rddata[60] <= ddrphy_dq_i_data12[3];
	ddrphy_dfi_p0_rddata[13] <= ddrphy_dq_i_data13[0];
	ddrphy_dfi_p0_rddata[29] <= ddrphy_dq_i_data13[1];
	ddrphy_dfi_p0_rddata[45] <= ddrphy_dq_i_data13[2];
	ddrphy_dfi_p0_rddata[61] <= ddrphy_dq_i_data13[3];
	ddrphy_dfi_p0_rddata[14] <= ddrphy_dq_i_data14[0];
	ddrphy_dfi_p0_rddata[30] <= ddrphy_dq_i_data14[1];
	ddrphy_dfi_p0_rddata[46] <= ddrphy_dq_i_data14[2];
	ddrphy_dfi_p0_rddata[62] <= ddrphy_dq_i_data14[3];
	ddrphy_dfi_p0_rddata[15] <= ddrphy_dq_i_data15[0];
	ddrphy_dfi_p0_rddata[31] <= ddrphy_dq_i_data15[1];
	ddrphy_dfi_p0_rddata[47] <= ddrphy_dq_i_data15[2];
	ddrphy_dfi_p0_rddata[63] <= ddrphy_dq_i_data15[3];
end
always @(*) begin
	ddrphy_dfi_p1_rddata <= 64'd0;
	ddrphy_dfi_p1_rddata[0] <= ddrphy_dq_i_data0[4];
	ddrphy_dfi_p1_rddata[16] <= ddrphy_dq_i_data0[5];
	ddrphy_dfi_p1_rddata[32] <= ddrphy_dq_i_data0[6];
	ddrphy_dfi_p1_rddata[48] <= ddrphy_dq_i_data0[7];
	ddrphy_dfi_p1_rddata[1] <= ddrphy_dq_i_data1[4];
	ddrphy_dfi_p1_rddata[17] <= ddrphy_dq_i_data1[5];
	ddrphy_dfi_p1_rddata[33] <= ddrphy_dq_i_data1[6];
	ddrphy_dfi_p1_rddata[49] <= ddrphy_dq_i_data1[7];
	ddrphy_dfi_p1_rddata[2] <= ddrphy_dq_i_data2[4];
	ddrphy_dfi_p1_rddata[18] <= ddrphy_dq_i_data2[5];
	ddrphy_dfi_p1_rddata[34] <= ddrphy_dq_i_data2[6];
	ddrphy_dfi_p1_rddata[50] <= ddrphy_dq_i_data2[7];
	ddrphy_dfi_p1_rddata[3] <= ddrphy_dq_i_data3[4];
	ddrphy_dfi_p1_rddata[19] <= ddrphy_dq_i_data3[5];
	ddrphy_dfi_p1_rddata[35] <= ddrphy_dq_i_data3[6];
	ddrphy_dfi_p1_rddata[51] <= ddrphy_dq_i_data3[7];
	ddrphy_dfi_p1_rddata[4] <= ddrphy_dq_i_data4[4];
	ddrphy_dfi_p1_rddata[20] <= ddrphy_dq_i_data4[5];
	ddrphy_dfi_p1_rddata[36] <= ddrphy_dq_i_data4[6];
	ddrphy_dfi_p1_rddata[52] <= ddrphy_dq_i_data4[7];
	ddrphy_dfi_p1_rddata[5] <= ddrphy_dq_i_data5[4];
	ddrphy_dfi_p1_rddata[21] <= ddrphy_dq_i_data5[5];
	ddrphy_dfi_p1_rddata[37] <= ddrphy_dq_i_data5[6];
	ddrphy_dfi_p1_rddata[53] <= ddrphy_dq_i_data5[7];
	ddrphy_dfi_p1_rddata[6] <= ddrphy_dq_i_data6[4];
	ddrphy_dfi_p1_rddata[22] <= ddrphy_dq_i_data6[5];
	ddrphy_dfi_p1_rddata[38] <= ddrphy_dq_i_data6[6];
	ddrphy_dfi_p1_rddata[54] <= ddrphy_dq_i_data6[7];
	ddrphy_dfi_p1_rddata[7] <= ddrphy_dq_i_data7[4];
	ddrphy_dfi_p1_rddata[23] <= ddrphy_dq_i_data7[5];
	ddrphy_dfi_p1_rddata[39] <= ddrphy_dq_i_data7[6];
	ddrphy_dfi_p1_rddata[55] <= ddrphy_dq_i_data7[7];
	ddrphy_dfi_p1_rddata[8] <= ddrphy_dq_i_data8[4];
	ddrphy_dfi_p1_rddata[24] <= ddrphy_dq_i_data8[5];
	ddrphy_dfi_p1_rddata[40] <= ddrphy_dq_i_data8[6];
	ddrphy_dfi_p1_rddata[56] <= ddrphy_dq_i_data8[7];
	ddrphy_dfi_p1_rddata[9] <= ddrphy_dq_i_data9[4];
	ddrphy_dfi_p1_rddata[25] <= ddrphy_dq_i_data9[5];
	ddrphy_dfi_p1_rddata[41] <= ddrphy_dq_i_data9[6];
	ddrphy_dfi_p1_rddata[57] <= ddrphy_dq_i_data9[7];
	ddrphy_dfi_p1_rddata[10] <= ddrphy_dq_i_data10[4];
	ddrphy_dfi_p1_rddata[26] <= ddrphy_dq_i_data10[5];
	ddrphy_dfi_p1_rddata[42] <= ddrphy_dq_i_data10[6];
	ddrphy_dfi_p1_rddata[58] <= ddrphy_dq_i_data10[7];
	ddrphy_dfi_p1_rddata[11] <= ddrphy_dq_i_data11[4];
	ddrphy_dfi_p1_rddata[27] <= ddrphy_dq_i_data11[5];
	ddrphy_dfi_p1_rddata[43] <= ddrphy_dq_i_data11[6];
	ddrphy_dfi_p1_rddata[59] <= ddrphy_dq_i_data11[7];
	ddrphy_dfi_p1_rddata[12] <= ddrphy_dq_i_data12[4];
	ddrphy_dfi_p1_rddata[28] <= ddrphy_dq_i_data12[5];
	ddrphy_dfi_p1_rddata[44] <= ddrphy_dq_i_data12[6];
	ddrphy_dfi_p1_rddata[60] <= ddrphy_dq_i_data12[7];
	ddrphy_dfi_p1_rddata[13] <= ddrphy_dq_i_data13[4];
	ddrphy_dfi_p1_rddata[29] <= ddrphy_dq_i_data13[5];
	ddrphy_dfi_p1_rddata[45] <= ddrphy_dq_i_data13[6];
	ddrphy_dfi_p1_rddata[61] <= ddrphy_dq_i_data13[7];
	ddrphy_dfi_p1_rddata[14] <= ddrphy_dq_i_data14[4];
	ddrphy_dfi_p1_rddata[30] <= ddrphy_dq_i_data14[5];
	ddrphy_dfi_p1_rddata[46] <= ddrphy_dq_i_data14[6];
	ddrphy_dfi_p1_rddata[62] <= ddrphy_dq_i_data14[7];
	ddrphy_dfi_p1_rddata[15] <= ddrphy_dq_i_data15[4];
	ddrphy_dfi_p1_rddata[31] <= ddrphy_dq_i_data15[5];
	ddrphy_dfi_p1_rddata[47] <= ddrphy_dq_i_data15[6];
	ddrphy_dfi_p1_rddata[63] <= ddrphy_dq_i_data15[7];
end
assign ddrphy_dfi_p0_rddata_valid = ddrphy_rddata_en_tappeddelayline12;
assign ddrphy_dfi_p1_rddata_valid = ddrphy_rddata_en_tappeddelayline12;
assign ddrphy_dqs_re = (ddrphy_rddata_en_tappeddelayline3 | ddrphy_rddata_en_tappeddelayline4);
assign ddrphy_dq_oe = (ddrphy_wrdata_en_tappeddelayline3 | ddrphy_wrdata_en_tappeddelayline4);
assign ddrphy_bl8_chunk = ddrphy_wrdata_en_tappeddelayline3;
assign ddrphy_dqs_oe = ddrphy_dq_oe;
assign ddrphy_dqs_preamble = (ddrphy_wrdata_en_tappeddelayline2 & (~ddrphy_wrdata_en_tappeddelayline3));
assign ddrphy_dqs_postamble = (ddrphy_wrdata_en_tappeddelayline5 & (~ddrphy_wrdata_en_tappeddelayline4));
assign ddrphy_new_lock = (ddrphy_lock1 & (~ddrphy_lock_d));
assign ddrphy_pause0 = ddrphy_pause1;
assign ddrphy_stop0 = ddrphy_stop1;
assign ddrphy_delay0 = ddrphy_delay1;
assign ddrphy_reset0 = ddrphy_reset1;
always @(*) begin
	ddrphy_bitslip0_o <= 4'd0;
	case (ddrphy_bitslip0_value)
		1'd0: begin
			ddrphy_bitslip0_o <= ddrphy_bitslip0_r[3:0];
		end
		1'd1: begin
			ddrphy_bitslip0_o <= ddrphy_bitslip0_r[4:1];
		end
		2'd2: begin
			ddrphy_bitslip0_o <= ddrphy_bitslip0_r[5:2];
		end
		2'd3: begin
			ddrphy_bitslip0_o <= ddrphy_bitslip0_r[6:3];
		end
	endcase
end
always @(*) begin
	ddrphy_bitslip1_o <= 4'd0;
	case (ddrphy_bitslip1_value)
		1'd0: begin
			ddrphy_bitslip1_o <= ddrphy_bitslip1_r[3:0];
		end
		1'd1: begin
			ddrphy_bitslip1_o <= ddrphy_bitslip1_r[4:1];
		end
		2'd2: begin
			ddrphy_bitslip1_o <= ddrphy_bitslip1_r[5:2];
		end
		2'd3: begin
			ddrphy_bitslip1_o <= ddrphy_bitslip1_r[6:3];
		end
	endcase
end
always @(*) begin
	ddrphy_bitslip2_o <= 4'd0;
	case (ddrphy_bitslip2_value)
		1'd0: begin
			ddrphy_bitslip2_o <= ddrphy_bitslip2_r[3:0];
		end
		1'd1: begin
			ddrphy_bitslip2_o <= ddrphy_bitslip2_r[4:1];
		end
		2'd2: begin
			ddrphy_bitslip2_o <= ddrphy_bitslip2_r[5:2];
		end
		2'd3: begin
			ddrphy_bitslip2_o <= ddrphy_bitslip2_r[6:3];
		end
	endcase
end
always @(*) begin
	ddrphy_bitslip3_o <= 4'd0;
	case (ddrphy_bitslip3_value)
		1'd0: begin
			ddrphy_bitslip3_o <= ddrphy_bitslip3_r[3:0];
		end
		1'd1: begin
			ddrphy_bitslip3_o <= ddrphy_bitslip3_r[4:1];
		end
		2'd2: begin
			ddrphy_bitslip3_o <= ddrphy_bitslip3_r[5:2];
		end
		2'd3: begin
			ddrphy_bitslip3_o <= ddrphy_bitslip3_r[6:3];
		end
	endcase
end
always @(*) begin
	ddrphy_bitslip4_o <= 4'd0;
	case (ddrphy_bitslip4_value)
		1'd0: begin
			ddrphy_bitslip4_o <= ddrphy_bitslip4_r[3:0];
		end
		1'd1: begin
			ddrphy_bitslip4_o <= ddrphy_bitslip4_r[4:1];
		end
		2'd2: begin
			ddrphy_bitslip4_o <= ddrphy_bitslip4_r[5:2];
		end
		2'd3: begin
			ddrphy_bitslip4_o <= ddrphy_bitslip4_r[6:3];
		end
	endcase
end
always @(*) begin
	ddrphy_bitslip5_o <= 4'd0;
	case (ddrphy_bitslip5_value)
		1'd0: begin
			ddrphy_bitslip5_o <= ddrphy_bitslip5_r[3:0];
		end
		1'd1: begin
			ddrphy_bitslip5_o <= ddrphy_bitslip5_r[4:1];
		end
		2'd2: begin
			ddrphy_bitslip5_o <= ddrphy_bitslip5_r[5:2];
		end
		2'd3: begin
			ddrphy_bitslip5_o <= ddrphy_bitslip5_r[6:3];
		end
	endcase
end
always @(*) begin
	ddrphy_bitslip6_o <= 4'd0;
	case (ddrphy_bitslip6_value)
		1'd0: begin
			ddrphy_bitslip6_o <= ddrphy_bitslip6_r[3:0];
		end
		1'd1: begin
			ddrphy_bitslip6_o <= ddrphy_bitslip6_r[4:1];
		end
		2'd2: begin
			ddrphy_bitslip6_o <= ddrphy_bitslip6_r[5:2];
		end
		2'd3: begin
			ddrphy_bitslip6_o <= ddrphy_bitslip6_r[6:3];
		end
	endcase
end
always @(*) begin
	ddrphy_bitslip7_o <= 4'd0;
	case (ddrphy_bitslip7_value)
		1'd0: begin
			ddrphy_bitslip7_o <= ddrphy_bitslip7_r[3:0];
		end
		1'd1: begin
			ddrphy_bitslip7_o <= ddrphy_bitslip7_r[4:1];
		end
		2'd2: begin
			ddrphy_bitslip7_o <= ddrphy_bitslip7_r[5:2];
		end
		2'd3: begin
			ddrphy_bitslip7_o <= ddrphy_bitslip7_r[6:3];
		end
	endcase
end
always @(*) begin
	ddrphy_bitslip8_o <= 4'd0;
	case (ddrphy_bitslip8_value)
		1'd0: begin
			ddrphy_bitslip8_o <= ddrphy_bitslip8_r[3:0];
		end
		1'd1: begin
			ddrphy_bitslip8_o <= ddrphy_bitslip8_r[4:1];
		end
		2'd2: begin
			ddrphy_bitslip8_o <= ddrphy_bitslip8_r[5:2];
		end
		2'd3: begin
			ddrphy_bitslip8_o <= ddrphy_bitslip8_r[6:3];
		end
	endcase
end
always @(*) begin
	ddrphy_bitslip9_o <= 4'd0;
	case (ddrphy_bitslip9_value)
		1'd0: begin
			ddrphy_bitslip9_o <= ddrphy_bitslip9_r[3:0];
		end
		1'd1: begin
			ddrphy_bitslip9_o <= ddrphy_bitslip9_r[4:1];
		end
		2'd2: begin
			ddrphy_bitslip9_o <= ddrphy_bitslip9_r[5:2];
		end
		2'd3: begin
			ddrphy_bitslip9_o <= ddrphy_bitslip9_r[6:3];
		end
	endcase
end
always @(*) begin
	ddrphy_bitslip10_o <= 4'd0;
	case (ddrphy_bitslip10_value)
		1'd0: begin
			ddrphy_bitslip10_o <= ddrphy_bitslip10_r[3:0];
		end
		1'd1: begin
			ddrphy_bitslip10_o <= ddrphy_bitslip10_r[4:1];
		end
		2'd2: begin
			ddrphy_bitslip10_o <= ddrphy_bitslip10_r[5:2];
		end
		2'd3: begin
			ddrphy_bitslip10_o <= ddrphy_bitslip10_r[6:3];
		end
	endcase
end
always @(*) begin
	ddrphy_bitslip11_o <= 4'd0;
	case (ddrphy_bitslip11_value)
		1'd0: begin
			ddrphy_bitslip11_o <= ddrphy_bitslip11_r[3:0];
		end
		1'd1: begin
			ddrphy_bitslip11_o <= ddrphy_bitslip11_r[4:1];
		end
		2'd2: begin
			ddrphy_bitslip11_o <= ddrphy_bitslip11_r[5:2];
		end
		2'd3: begin
			ddrphy_bitslip11_o <= ddrphy_bitslip11_r[6:3];
		end
	endcase
end
always @(*) begin
	ddrphy_bitslip12_o <= 4'd0;
	case (ddrphy_bitslip12_value)
		1'd0: begin
			ddrphy_bitslip12_o <= ddrphy_bitslip12_r[3:0];
		end
		1'd1: begin
			ddrphy_bitslip12_o <= ddrphy_bitslip12_r[4:1];
		end
		2'd2: begin
			ddrphy_bitslip12_o <= ddrphy_bitslip12_r[5:2];
		end
		2'd3: begin
			ddrphy_bitslip12_o <= ddrphy_bitslip12_r[6:3];
		end
	endcase
end
always @(*) begin
	ddrphy_bitslip13_o <= 4'd0;
	case (ddrphy_bitslip13_value)
		1'd0: begin
			ddrphy_bitslip13_o <= ddrphy_bitslip13_r[3:0];
		end
		1'd1: begin
			ddrphy_bitslip13_o <= ddrphy_bitslip13_r[4:1];
		end
		2'd2: begin
			ddrphy_bitslip13_o <= ddrphy_bitslip13_r[5:2];
		end
		2'd3: begin
			ddrphy_bitslip13_o <= ddrphy_bitslip13_r[6:3];
		end
	endcase
end
always @(*) begin
	ddrphy_bitslip14_o <= 4'd0;
	case (ddrphy_bitslip14_value)
		1'd0: begin
			ddrphy_bitslip14_o <= ddrphy_bitslip14_r[3:0];
		end
		1'd1: begin
			ddrphy_bitslip14_o <= ddrphy_bitslip14_r[4:1];
		end
		2'd2: begin
			ddrphy_bitslip14_o <= ddrphy_bitslip14_r[5:2];
		end
		2'd3: begin
			ddrphy_bitslip14_o <= ddrphy_bitslip14_r[6:3];
		end
	endcase
end
always @(*) begin
	ddrphy_bitslip15_o <= 4'd0;
	case (ddrphy_bitslip15_value)
		1'd0: begin
			ddrphy_bitslip15_o <= ddrphy_bitslip15_r[3:0];
		end
		1'd1: begin
			ddrphy_bitslip15_o <= ddrphy_bitslip15_r[4:1];
		end
		2'd2: begin
			ddrphy_bitslip15_o <= ddrphy_bitslip15_r[5:2];
		end
		2'd3: begin
			ddrphy_bitslip15_o <= ddrphy_bitslip15_r[6:3];
		end
	endcase
end
assign ddrphy_dfi_p0_address = basesoc_sdram_master_p0_address;
assign ddrphy_dfi_p0_bank = basesoc_sdram_master_p0_bank;
assign ddrphy_dfi_p0_cas_n = basesoc_sdram_master_p0_cas_n;
assign ddrphy_dfi_p0_cs_n = basesoc_sdram_master_p0_cs_n;
assign ddrphy_dfi_p0_ras_n = basesoc_sdram_master_p0_ras_n;
assign ddrphy_dfi_p0_we_n = basesoc_sdram_master_p0_we_n;
assign ddrphy_dfi_p0_cke = basesoc_sdram_master_p0_cke;
assign ddrphy_dfi_p0_odt = basesoc_sdram_master_p0_odt;
assign ddrphy_dfi_p0_reset_n = basesoc_sdram_master_p0_reset_n;
assign ddrphy_dfi_p0_act_n = basesoc_sdram_master_p0_act_n;
assign ddrphy_dfi_p0_wrdata = basesoc_sdram_master_p0_wrdata;
assign ddrphy_dfi_p0_wrdata_en = basesoc_sdram_master_p0_wrdata_en;
assign ddrphy_dfi_p0_wrdata_mask = basesoc_sdram_master_p0_wrdata_mask;
assign ddrphy_dfi_p0_rddata_en = basesoc_sdram_master_p0_rddata_en;
assign basesoc_sdram_master_p0_rddata = ddrphy_dfi_p0_rddata;
assign basesoc_sdram_master_p0_rddata_valid = ddrphy_dfi_p0_rddata_valid;
assign ddrphy_dfi_p1_address = basesoc_sdram_master_p1_address;
assign ddrphy_dfi_p1_bank = basesoc_sdram_master_p1_bank;
assign ddrphy_dfi_p1_cas_n = basesoc_sdram_master_p1_cas_n;
assign ddrphy_dfi_p1_cs_n = basesoc_sdram_master_p1_cs_n;
assign ddrphy_dfi_p1_ras_n = basesoc_sdram_master_p1_ras_n;
assign ddrphy_dfi_p1_we_n = basesoc_sdram_master_p1_we_n;
assign ddrphy_dfi_p1_cke = basesoc_sdram_master_p1_cke;
assign ddrphy_dfi_p1_odt = basesoc_sdram_master_p1_odt;
assign ddrphy_dfi_p1_reset_n = basesoc_sdram_master_p1_reset_n;
assign ddrphy_dfi_p1_act_n = basesoc_sdram_master_p1_act_n;
assign ddrphy_dfi_p1_wrdata = basesoc_sdram_master_p1_wrdata;
assign ddrphy_dfi_p1_wrdata_en = basesoc_sdram_master_p1_wrdata_en;
assign ddrphy_dfi_p1_wrdata_mask = basesoc_sdram_master_p1_wrdata_mask;
assign ddrphy_dfi_p1_rddata_en = basesoc_sdram_master_p1_rddata_en;
assign basesoc_sdram_master_p1_rddata = ddrphy_dfi_p1_rddata;
assign basesoc_sdram_master_p1_rddata_valid = ddrphy_dfi_p1_rddata_valid;
assign basesoc_sdram_slave_p0_address = basesoc_sdram_dfi_p0_address;
assign basesoc_sdram_slave_p0_bank = basesoc_sdram_dfi_p0_bank;
assign basesoc_sdram_slave_p0_cas_n = basesoc_sdram_dfi_p0_cas_n;
assign basesoc_sdram_slave_p0_cs_n = basesoc_sdram_dfi_p0_cs_n;
assign basesoc_sdram_slave_p0_ras_n = basesoc_sdram_dfi_p0_ras_n;
assign basesoc_sdram_slave_p0_we_n = basesoc_sdram_dfi_p0_we_n;
assign basesoc_sdram_slave_p0_cke = basesoc_sdram_dfi_p0_cke;
assign basesoc_sdram_slave_p0_odt = basesoc_sdram_dfi_p0_odt;
assign basesoc_sdram_slave_p0_reset_n = basesoc_sdram_dfi_p0_reset_n;
assign basesoc_sdram_slave_p0_act_n = basesoc_sdram_dfi_p0_act_n;
assign basesoc_sdram_slave_p0_wrdata = basesoc_sdram_dfi_p0_wrdata;
assign basesoc_sdram_slave_p0_wrdata_en = basesoc_sdram_dfi_p0_wrdata_en;
assign basesoc_sdram_slave_p0_wrdata_mask = basesoc_sdram_dfi_p0_wrdata_mask;
assign basesoc_sdram_slave_p0_rddata_en = basesoc_sdram_dfi_p0_rddata_en;
assign basesoc_sdram_dfi_p0_rddata = basesoc_sdram_slave_p0_rddata;
assign basesoc_sdram_dfi_p0_rddata_valid = basesoc_sdram_slave_p0_rddata_valid;
assign basesoc_sdram_slave_p1_address = basesoc_sdram_dfi_p1_address;
assign basesoc_sdram_slave_p1_bank = basesoc_sdram_dfi_p1_bank;
assign basesoc_sdram_slave_p1_cas_n = basesoc_sdram_dfi_p1_cas_n;
assign basesoc_sdram_slave_p1_cs_n = basesoc_sdram_dfi_p1_cs_n;
assign basesoc_sdram_slave_p1_ras_n = basesoc_sdram_dfi_p1_ras_n;
assign basesoc_sdram_slave_p1_we_n = basesoc_sdram_dfi_p1_we_n;
assign basesoc_sdram_slave_p1_cke = basesoc_sdram_dfi_p1_cke;
assign basesoc_sdram_slave_p1_odt = basesoc_sdram_dfi_p1_odt;
assign basesoc_sdram_slave_p1_reset_n = basesoc_sdram_dfi_p1_reset_n;
assign basesoc_sdram_slave_p1_act_n = basesoc_sdram_dfi_p1_act_n;
assign basesoc_sdram_slave_p1_wrdata = basesoc_sdram_dfi_p1_wrdata;
assign basesoc_sdram_slave_p1_wrdata_en = basesoc_sdram_dfi_p1_wrdata_en;
assign basesoc_sdram_slave_p1_wrdata_mask = basesoc_sdram_dfi_p1_wrdata_mask;
assign basesoc_sdram_slave_p1_rddata_en = basesoc_sdram_dfi_p1_rddata_en;
assign basesoc_sdram_dfi_p1_rddata = basesoc_sdram_slave_p1_rddata;
assign basesoc_sdram_dfi_p1_rddata_valid = basesoc_sdram_slave_p1_rddata_valid;
always @(*) begin
	basesoc_sdram_master_p0_ras_n <= 1'd1;
	basesoc_sdram_inti_p0_rddata <= 64'd0;
	basesoc_sdram_master_p0_we_n <= 1'd1;
	basesoc_sdram_inti_p0_rddata_valid <= 1'd0;
	basesoc_sdram_master_p0_cke <= 1'd0;
	basesoc_sdram_master_p0_odt <= 1'd0;
	basesoc_sdram_master_p0_reset_n <= 1'd0;
	basesoc_sdram_master_p0_act_n <= 1'd1;
	basesoc_sdram_master_p0_wrdata <= 64'd0;
	basesoc_sdram_master_p0_wrdata_en <= 1'd0;
	basesoc_sdram_master_p0_wrdata_mask <= 8'd0;
	basesoc_sdram_master_p0_rddata_en <= 1'd0;
	basesoc_sdram_master_p1_address <= 15'd0;
	basesoc_sdram_master_p1_bank <= 3'd0;
	basesoc_sdram_master_p1_cas_n <= 1'd1;
	basesoc_sdram_master_p1_cs_n <= 1'd1;
	basesoc_sdram_master_p1_ras_n <= 1'd1;
	basesoc_sdram_inti_p1_rddata <= 64'd0;
	basesoc_sdram_master_p1_we_n <= 1'd1;
	basesoc_sdram_inti_p1_rddata_valid <= 1'd0;
	basesoc_sdram_master_p1_cke <= 1'd0;
	basesoc_sdram_master_p1_odt <= 1'd0;
	basesoc_sdram_master_p1_reset_n <= 1'd0;
	basesoc_sdram_master_p1_act_n <= 1'd1;
	basesoc_sdram_master_p1_wrdata <= 64'd0;
	basesoc_sdram_master_p1_wrdata_en <= 1'd0;
	basesoc_sdram_master_p1_wrdata_mask <= 8'd0;
	basesoc_sdram_master_p1_rddata_en <= 1'd0;
	basesoc_sdram_slave_p0_rddata <= 64'd0;
	basesoc_sdram_slave_p0_rddata_valid <= 1'd0;
	basesoc_sdram_slave_p1_rddata <= 64'd0;
	basesoc_sdram_slave_p1_rddata_valid <= 1'd0;
	basesoc_sdram_master_p0_address <= 15'd0;
	basesoc_sdram_master_p0_bank <= 3'd0;
	basesoc_sdram_master_p0_cas_n <= 1'd1;
	basesoc_sdram_master_p0_cs_n <= 1'd1;
	if (basesoc_sdram_sel) begin
		basesoc_sdram_master_p0_address <= basesoc_sdram_slave_p0_address;
		basesoc_sdram_master_p0_bank <= basesoc_sdram_slave_p0_bank;
		basesoc_sdram_master_p0_cas_n <= basesoc_sdram_slave_p0_cas_n;
		basesoc_sdram_master_p0_cs_n <= basesoc_sdram_slave_p0_cs_n;
		basesoc_sdram_master_p0_ras_n <= basesoc_sdram_slave_p0_ras_n;
		basesoc_sdram_master_p0_we_n <= basesoc_sdram_slave_p0_we_n;
		basesoc_sdram_master_p0_cke <= basesoc_sdram_slave_p0_cke;
		basesoc_sdram_master_p0_odt <= basesoc_sdram_slave_p0_odt;
		basesoc_sdram_master_p0_reset_n <= basesoc_sdram_slave_p0_reset_n;
		basesoc_sdram_master_p0_act_n <= basesoc_sdram_slave_p0_act_n;
		basesoc_sdram_master_p0_wrdata <= basesoc_sdram_slave_p0_wrdata;
		basesoc_sdram_master_p0_wrdata_en <= basesoc_sdram_slave_p0_wrdata_en;
		basesoc_sdram_master_p0_wrdata_mask <= basesoc_sdram_slave_p0_wrdata_mask;
		basesoc_sdram_master_p0_rddata_en <= basesoc_sdram_slave_p0_rddata_en;
		basesoc_sdram_slave_p0_rddata <= basesoc_sdram_master_p0_rddata;
		basesoc_sdram_slave_p0_rddata_valid <= basesoc_sdram_master_p0_rddata_valid;
		basesoc_sdram_master_p1_address <= basesoc_sdram_slave_p1_address;
		basesoc_sdram_master_p1_bank <= basesoc_sdram_slave_p1_bank;
		basesoc_sdram_master_p1_cas_n <= basesoc_sdram_slave_p1_cas_n;
		basesoc_sdram_master_p1_cs_n <= basesoc_sdram_slave_p1_cs_n;
		basesoc_sdram_master_p1_ras_n <= basesoc_sdram_slave_p1_ras_n;
		basesoc_sdram_master_p1_we_n <= basesoc_sdram_slave_p1_we_n;
		basesoc_sdram_master_p1_cke <= basesoc_sdram_slave_p1_cke;
		basesoc_sdram_master_p1_odt <= basesoc_sdram_slave_p1_odt;
		basesoc_sdram_master_p1_reset_n <= basesoc_sdram_slave_p1_reset_n;
		basesoc_sdram_master_p1_act_n <= basesoc_sdram_slave_p1_act_n;
		basesoc_sdram_master_p1_wrdata <= basesoc_sdram_slave_p1_wrdata;
		basesoc_sdram_master_p1_wrdata_en <= basesoc_sdram_slave_p1_wrdata_en;
		basesoc_sdram_master_p1_wrdata_mask <= basesoc_sdram_slave_p1_wrdata_mask;
		basesoc_sdram_master_p1_rddata_en <= basesoc_sdram_slave_p1_rddata_en;
		basesoc_sdram_slave_p1_rddata <= basesoc_sdram_master_p1_rddata;
		basesoc_sdram_slave_p1_rddata_valid <= basesoc_sdram_master_p1_rddata_valid;
	end else begin
		basesoc_sdram_master_p0_address <= basesoc_sdram_inti_p0_address;
		basesoc_sdram_master_p0_bank <= basesoc_sdram_inti_p0_bank;
		basesoc_sdram_master_p0_cas_n <= basesoc_sdram_inti_p0_cas_n;
		basesoc_sdram_master_p0_cs_n <= basesoc_sdram_inti_p0_cs_n;
		basesoc_sdram_master_p0_ras_n <= basesoc_sdram_inti_p0_ras_n;
		basesoc_sdram_master_p0_we_n <= basesoc_sdram_inti_p0_we_n;
		basesoc_sdram_master_p0_cke <= basesoc_sdram_inti_p0_cke;
		basesoc_sdram_master_p0_odt <= basesoc_sdram_inti_p0_odt;
		basesoc_sdram_master_p0_reset_n <= basesoc_sdram_inti_p0_reset_n;
		basesoc_sdram_master_p0_act_n <= basesoc_sdram_inti_p0_act_n;
		basesoc_sdram_master_p0_wrdata <= basesoc_sdram_inti_p0_wrdata;
		basesoc_sdram_master_p0_wrdata_en <= basesoc_sdram_inti_p0_wrdata_en;
		basesoc_sdram_master_p0_wrdata_mask <= basesoc_sdram_inti_p0_wrdata_mask;
		basesoc_sdram_master_p0_rddata_en <= basesoc_sdram_inti_p0_rddata_en;
		basesoc_sdram_inti_p0_rddata <= basesoc_sdram_master_p0_rddata;
		basesoc_sdram_inti_p0_rddata_valid <= basesoc_sdram_master_p0_rddata_valid;
		basesoc_sdram_master_p1_address <= basesoc_sdram_inti_p1_address;
		basesoc_sdram_master_p1_bank <= basesoc_sdram_inti_p1_bank;
		basesoc_sdram_master_p1_cas_n <= basesoc_sdram_inti_p1_cas_n;
		basesoc_sdram_master_p1_cs_n <= basesoc_sdram_inti_p1_cs_n;
		basesoc_sdram_master_p1_ras_n <= basesoc_sdram_inti_p1_ras_n;
		basesoc_sdram_master_p1_we_n <= basesoc_sdram_inti_p1_we_n;
		basesoc_sdram_master_p1_cke <= basesoc_sdram_inti_p1_cke;
		basesoc_sdram_master_p1_odt <= basesoc_sdram_inti_p1_odt;
		basesoc_sdram_master_p1_reset_n <= basesoc_sdram_inti_p1_reset_n;
		basesoc_sdram_master_p1_act_n <= basesoc_sdram_inti_p1_act_n;
		basesoc_sdram_master_p1_wrdata <= basesoc_sdram_inti_p1_wrdata;
		basesoc_sdram_master_p1_wrdata_en <= basesoc_sdram_inti_p1_wrdata_en;
		basesoc_sdram_master_p1_wrdata_mask <= basesoc_sdram_inti_p1_wrdata_mask;
		basesoc_sdram_master_p1_rddata_en <= basesoc_sdram_inti_p1_rddata_en;
		basesoc_sdram_inti_p1_rddata <= basesoc_sdram_master_p1_rddata;
		basesoc_sdram_inti_p1_rddata_valid <= basesoc_sdram_master_p1_rddata_valid;
	end
end
assign basesoc_sdram_inti_p0_cke = basesoc_sdram_cke;
assign basesoc_sdram_inti_p1_cke = basesoc_sdram_cke;
assign basesoc_sdram_inti_p0_odt = basesoc_sdram_odt;
assign basesoc_sdram_inti_p1_odt = basesoc_sdram_odt;
assign basesoc_sdram_inti_p0_reset_n = basesoc_sdram_reset_n;
assign basesoc_sdram_inti_p1_reset_n = basesoc_sdram_reset_n;
always @(*) begin
	basesoc_sdram_inti_p0_cas_n <= 1'd1;
	basesoc_sdram_inti_p0_cs_n <= 1'd1;
	basesoc_sdram_inti_p0_ras_n <= 1'd1;
	basesoc_sdram_inti_p0_we_n <= 1'd1;
	if (basesoc_sdram_phaseinjector0_command_issue_re) begin
		basesoc_sdram_inti_p0_cs_n <= {1{(~basesoc_sdram_phaseinjector0_command_storage[0])}};
		basesoc_sdram_inti_p0_we_n <= (~basesoc_sdram_phaseinjector0_command_storage[1]);
		basesoc_sdram_inti_p0_cas_n <= (~basesoc_sdram_phaseinjector0_command_storage[2]);
		basesoc_sdram_inti_p0_ras_n <= (~basesoc_sdram_phaseinjector0_command_storage[3]);
	end else begin
		basesoc_sdram_inti_p0_cs_n <= {1{1'd1}};
		basesoc_sdram_inti_p0_we_n <= 1'd1;
		basesoc_sdram_inti_p0_cas_n <= 1'd1;
		basesoc_sdram_inti_p0_ras_n <= 1'd1;
	end
end
assign basesoc_sdram_inti_p0_address = basesoc_sdram_phaseinjector0_address_storage;
assign basesoc_sdram_inti_p0_bank = basesoc_sdram_phaseinjector0_baddress_storage;
assign basesoc_sdram_inti_p0_wrdata_en = (basesoc_sdram_phaseinjector0_command_issue_re & basesoc_sdram_phaseinjector0_command_storage[4]);
assign basesoc_sdram_inti_p0_rddata_en = (basesoc_sdram_phaseinjector0_command_issue_re & basesoc_sdram_phaseinjector0_command_storage[5]);
assign basesoc_sdram_inti_p0_wrdata = basesoc_sdram_phaseinjector0_wrdata_storage;
assign basesoc_sdram_inti_p0_wrdata_mask = 1'd0;
always @(*) begin
	basesoc_sdram_inti_p1_cas_n <= 1'd1;
	basesoc_sdram_inti_p1_cs_n <= 1'd1;
	basesoc_sdram_inti_p1_ras_n <= 1'd1;
	basesoc_sdram_inti_p1_we_n <= 1'd1;
	if (basesoc_sdram_phaseinjector1_command_issue_re) begin
		basesoc_sdram_inti_p1_cs_n <= {1{(~basesoc_sdram_phaseinjector1_command_storage[0])}};
		basesoc_sdram_inti_p1_we_n <= (~basesoc_sdram_phaseinjector1_command_storage[1]);
		basesoc_sdram_inti_p1_cas_n <= (~basesoc_sdram_phaseinjector1_command_storage[2]);
		basesoc_sdram_inti_p1_ras_n <= (~basesoc_sdram_phaseinjector1_command_storage[3]);
	end else begin
		basesoc_sdram_inti_p1_cs_n <= {1{1'd1}};
		basesoc_sdram_inti_p1_we_n <= 1'd1;
		basesoc_sdram_inti_p1_cas_n <= 1'd1;
		basesoc_sdram_inti_p1_ras_n <= 1'd1;
	end
end
assign basesoc_sdram_inti_p1_address = basesoc_sdram_phaseinjector1_address_storage;
assign basesoc_sdram_inti_p1_bank = basesoc_sdram_phaseinjector1_baddress_storage;
assign basesoc_sdram_inti_p1_wrdata_en = (basesoc_sdram_phaseinjector1_command_issue_re & basesoc_sdram_phaseinjector1_command_storage[4]);
assign basesoc_sdram_inti_p1_rddata_en = (basesoc_sdram_phaseinjector1_command_issue_re & basesoc_sdram_phaseinjector1_command_storage[5]);
assign basesoc_sdram_inti_p1_wrdata = basesoc_sdram_phaseinjector1_wrdata_storage;
assign basesoc_sdram_inti_p1_wrdata_mask = 1'd0;
assign basesoc_sdram_bankmachine0_req_valid = basesoc_sdram_interface_bank0_valid;
assign basesoc_sdram_interface_bank0_ready = basesoc_sdram_bankmachine0_req_ready;
assign basesoc_sdram_bankmachine0_req_we = basesoc_sdram_interface_bank0_we;
assign basesoc_sdram_bankmachine0_req_addr = basesoc_sdram_interface_bank0_addr;
assign basesoc_sdram_interface_bank0_lock = basesoc_sdram_bankmachine0_req_lock;
assign basesoc_sdram_interface_bank0_wdata_ready = basesoc_sdram_bankmachine0_req_wdata_ready;
assign basesoc_sdram_interface_bank0_rdata_valid = basesoc_sdram_bankmachine0_req_rdata_valid;
assign basesoc_sdram_bankmachine1_req_valid = basesoc_sdram_interface_bank1_valid;
assign basesoc_sdram_interface_bank1_ready = basesoc_sdram_bankmachine1_req_ready;
assign basesoc_sdram_bankmachine1_req_we = basesoc_sdram_interface_bank1_we;
assign basesoc_sdram_bankmachine1_req_addr = basesoc_sdram_interface_bank1_addr;
assign basesoc_sdram_interface_bank1_lock = basesoc_sdram_bankmachine1_req_lock;
assign basesoc_sdram_interface_bank1_wdata_ready = basesoc_sdram_bankmachine1_req_wdata_ready;
assign basesoc_sdram_interface_bank1_rdata_valid = basesoc_sdram_bankmachine1_req_rdata_valid;
assign basesoc_sdram_bankmachine2_req_valid = basesoc_sdram_interface_bank2_valid;
assign basesoc_sdram_interface_bank2_ready = basesoc_sdram_bankmachine2_req_ready;
assign basesoc_sdram_bankmachine2_req_we = basesoc_sdram_interface_bank2_we;
assign basesoc_sdram_bankmachine2_req_addr = basesoc_sdram_interface_bank2_addr;
assign basesoc_sdram_interface_bank2_lock = basesoc_sdram_bankmachine2_req_lock;
assign basesoc_sdram_interface_bank2_wdata_ready = basesoc_sdram_bankmachine2_req_wdata_ready;
assign basesoc_sdram_interface_bank2_rdata_valid = basesoc_sdram_bankmachine2_req_rdata_valid;
assign basesoc_sdram_bankmachine3_req_valid = basesoc_sdram_interface_bank3_valid;
assign basesoc_sdram_interface_bank3_ready = basesoc_sdram_bankmachine3_req_ready;
assign basesoc_sdram_bankmachine3_req_we = basesoc_sdram_interface_bank3_we;
assign basesoc_sdram_bankmachine3_req_addr = basesoc_sdram_interface_bank3_addr;
assign basesoc_sdram_interface_bank3_lock = basesoc_sdram_bankmachine3_req_lock;
assign basesoc_sdram_interface_bank3_wdata_ready = basesoc_sdram_bankmachine3_req_wdata_ready;
assign basesoc_sdram_interface_bank3_rdata_valid = basesoc_sdram_bankmachine3_req_rdata_valid;
assign basesoc_sdram_bankmachine4_req_valid = basesoc_sdram_interface_bank4_valid;
assign basesoc_sdram_interface_bank4_ready = basesoc_sdram_bankmachine4_req_ready;
assign basesoc_sdram_bankmachine4_req_we = basesoc_sdram_interface_bank4_we;
assign basesoc_sdram_bankmachine4_req_addr = basesoc_sdram_interface_bank4_addr;
assign basesoc_sdram_interface_bank4_lock = basesoc_sdram_bankmachine4_req_lock;
assign basesoc_sdram_interface_bank4_wdata_ready = basesoc_sdram_bankmachine4_req_wdata_ready;
assign basesoc_sdram_interface_bank4_rdata_valid = basesoc_sdram_bankmachine4_req_rdata_valid;
assign basesoc_sdram_bankmachine5_req_valid = basesoc_sdram_interface_bank5_valid;
assign basesoc_sdram_interface_bank5_ready = basesoc_sdram_bankmachine5_req_ready;
assign basesoc_sdram_bankmachine5_req_we = basesoc_sdram_interface_bank5_we;
assign basesoc_sdram_bankmachine5_req_addr = basesoc_sdram_interface_bank5_addr;
assign basesoc_sdram_interface_bank5_lock = basesoc_sdram_bankmachine5_req_lock;
assign basesoc_sdram_interface_bank5_wdata_ready = basesoc_sdram_bankmachine5_req_wdata_ready;
assign basesoc_sdram_interface_bank5_rdata_valid = basesoc_sdram_bankmachine5_req_rdata_valid;
assign basesoc_sdram_bankmachine6_req_valid = basesoc_sdram_interface_bank6_valid;
assign basesoc_sdram_interface_bank6_ready = basesoc_sdram_bankmachine6_req_ready;
assign basesoc_sdram_bankmachine6_req_we = basesoc_sdram_interface_bank6_we;
assign basesoc_sdram_bankmachine6_req_addr = basesoc_sdram_interface_bank6_addr;
assign basesoc_sdram_interface_bank6_lock = basesoc_sdram_bankmachine6_req_lock;
assign basesoc_sdram_interface_bank6_wdata_ready = basesoc_sdram_bankmachine6_req_wdata_ready;
assign basesoc_sdram_interface_bank6_rdata_valid = basesoc_sdram_bankmachine6_req_rdata_valid;
assign basesoc_sdram_bankmachine7_req_valid = basesoc_sdram_interface_bank7_valid;
assign basesoc_sdram_interface_bank7_ready = basesoc_sdram_bankmachine7_req_ready;
assign basesoc_sdram_bankmachine7_req_we = basesoc_sdram_interface_bank7_we;
assign basesoc_sdram_bankmachine7_req_addr = basesoc_sdram_interface_bank7_addr;
assign basesoc_sdram_interface_bank7_lock = basesoc_sdram_bankmachine7_req_lock;
assign basesoc_sdram_interface_bank7_wdata_ready = basesoc_sdram_bankmachine7_req_wdata_ready;
assign basesoc_sdram_interface_bank7_rdata_valid = basesoc_sdram_bankmachine7_req_rdata_valid;
assign basesoc_sdram_timer_wait = (~basesoc_sdram_timer_done0);
assign basesoc_sdram_postponer_req_i = basesoc_sdram_timer_done0;
assign basesoc_sdram_wants_refresh = basesoc_sdram_postponer_req_o;
assign basesoc_sdram_wants_zqcs = basesoc_sdram_zqcs_timer_done0;
assign basesoc_sdram_zqcs_timer_wait = (~basesoc_sdram_zqcs_executer_done);
assign basesoc_sdram_timer_done1 = (basesoc_sdram_timer_count1 == 1'd0);
assign basesoc_sdram_timer_done0 = basesoc_sdram_timer_done1;
assign basesoc_sdram_timer_count0 = basesoc_sdram_timer_count1;
assign basesoc_sdram_sequencer_start1 = (basesoc_sdram_sequencer_start0 | (basesoc_sdram_sequencer_count != 1'd0));
assign basesoc_sdram_sequencer_done0 = (basesoc_sdram_sequencer_done1 & (basesoc_sdram_sequencer_count == 1'd0));
assign basesoc_sdram_zqcs_timer_done1 = (basesoc_sdram_zqcs_timer_count1 == 1'd0);
assign basesoc_sdram_zqcs_timer_done0 = basesoc_sdram_zqcs_timer_done1;
assign basesoc_sdram_zqcs_timer_count0 = basesoc_sdram_zqcs_timer_count1;
always @(*) begin
	basesoc_sdram_cmd_valid <= 1'd0;
	basesoc_sdram_zqcs_executer_start <= 1'd0;
	basesoc_sdram_cmd_last <= 1'd0;
	basesoc_sdram_sequencer_start0 <= 1'd0;
	refresher_next_state <= 2'd0;
	refresher_next_state <= refresher_state;
	case (refresher_state)
		1'd1: begin
			basesoc_sdram_cmd_valid <= 1'd1;
			if (basesoc_sdram_cmd_ready) begin
				basesoc_sdram_sequencer_start0 <= 1'd1;
				refresher_next_state <= 2'd2;
			end
		end
		2'd2: begin
			basesoc_sdram_cmd_valid <= 1'd1;
			if (basesoc_sdram_sequencer_done0) begin
				if (basesoc_sdram_wants_zqcs) begin
					basesoc_sdram_zqcs_executer_start <= 1'd1;
					refresher_next_state <= 2'd3;
				end else begin
					basesoc_sdram_cmd_valid <= 1'd0;
					basesoc_sdram_cmd_last <= 1'd1;
					refresher_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			basesoc_sdram_cmd_valid <= 1'd1;
			if (basesoc_sdram_zqcs_executer_done) begin
				basesoc_sdram_cmd_valid <= 1'd0;
				basesoc_sdram_cmd_last <= 1'd1;
				refresher_next_state <= 1'd0;
			end
		end
		default: begin
			if (1'd1) begin
				if (basesoc_sdram_wants_refresh) begin
					refresher_next_state <= 1'd1;
				end
			end
		end
	endcase
end
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid = basesoc_sdram_bankmachine0_req_valid;
assign basesoc_sdram_bankmachine0_req_ready = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we = basesoc_sdram_bankmachine0_req_we;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr = basesoc_sdram_bankmachine0_req_addr;
assign basesoc_sdram_bankmachine0_cmd_buffer_sink_valid = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready = basesoc_sdram_bankmachine0_cmd_buffer_sink_ready;
assign basesoc_sdram_bankmachine0_cmd_buffer_sink_first = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_first;
assign basesoc_sdram_bankmachine0_cmd_buffer_sink_last = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_last;
assign basesoc_sdram_bankmachine0_cmd_buffer_sink_payload_we = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
assign basesoc_sdram_bankmachine0_cmd_buffer_sink_payload_addr = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
assign basesoc_sdram_bankmachine0_cmd_buffer_source_ready = (basesoc_sdram_bankmachine0_req_wdata_ready | basesoc_sdram_bankmachine0_req_rdata_valid);
assign basesoc_sdram_bankmachine0_req_lock = (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid | basesoc_sdram_bankmachine0_cmd_buffer_source_valid);
assign basesoc_sdram_bankmachine0_row_hit = (basesoc_sdram_bankmachine0_row == basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:7]);
assign basesoc_sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
	basesoc_sdram_bankmachine0_cmd_payload_a <= 15'd0;
	if (basesoc_sdram_bankmachine0_row_col_n_addr_sel) begin
		basesoc_sdram_bankmachine0_cmd_payload_a <= basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:7];
	end else begin
		basesoc_sdram_bankmachine0_cmd_payload_a <= ((basesoc_sdram_bankmachine0_auto_precharge <<< 4'd10) | {basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
end
assign basesoc_sdram_bankmachine0_twtpcon_valid = ((basesoc_sdram_bankmachine0_cmd_valid & basesoc_sdram_bankmachine0_cmd_ready) & basesoc_sdram_bankmachine0_cmd_payload_is_write);
assign basesoc_sdram_bankmachine0_trccon_valid = ((basesoc_sdram_bankmachine0_cmd_valid & basesoc_sdram_bankmachine0_cmd_ready) & basesoc_sdram_bankmachine0_row_open);
assign basesoc_sdram_bankmachine0_trascon_valid = ((basesoc_sdram_bankmachine0_cmd_valid & basesoc_sdram_bankmachine0_cmd_ready) & basesoc_sdram_bankmachine0_row_open);
always @(*) begin
	basesoc_sdram_bankmachine0_auto_precharge <= 1'd0;
	if ((basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid & basesoc_sdram_bankmachine0_cmd_buffer_source_valid)) begin
		if ((basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21:7] != basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:7])) begin
			basesoc_sdram_bankmachine0_auto_precharge <= (basesoc_sdram_bankmachine0_row_close == 1'd0);
		end
	end
end
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din = {basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last, basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first, basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr, basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we};
assign {basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_first = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_last = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
always @(*) begin
	basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace) begin
		basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce;
	end
end
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we = (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable | basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace));
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read = (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable & basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re);
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable = (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level != 4'd8);
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable = (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level != 1'd0);
assign basesoc_sdram_bankmachine0_cmd_buffer_sink_ready = ((~basesoc_sdram_bankmachine0_cmd_buffer_source_valid) | basesoc_sdram_bankmachine0_cmd_buffer_source_ready);
always @(*) begin
	basesoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
	basesoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
	basesoc_sdram_bankmachine0_req_wdata_ready <= 1'd0;
	basesoc_sdram_bankmachine0_req_rdata_valid <= 1'd0;
	basesoc_sdram_bankmachine0_refresh_gnt <= 1'd0;
	basesoc_sdram_bankmachine0_cmd_valid <= 1'd0;
	bankmachine0_next_state <= 3'd0;
	basesoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
	basesoc_sdram_bankmachine0_row_open <= 1'd0;
	basesoc_sdram_bankmachine0_row_close <= 1'd0;
	basesoc_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
	basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
	basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd0;
	basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
	bankmachine0_next_state <= bankmachine0_state;
	case (bankmachine0_state)
		1'd1: begin
			if ((basesoc_sdram_bankmachine0_twtpcon_ready & basesoc_sdram_bankmachine0_trascon_ready)) begin
				basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
				if (basesoc_sdram_bankmachine0_cmd_ready) begin
					bankmachine0_next_state <= 3'd5;
				end
				basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
				basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
				basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			end
			basesoc_sdram_bankmachine0_row_close <= 1'd1;
		end
		2'd2: begin
			if ((basesoc_sdram_bankmachine0_twtpcon_ready & basesoc_sdram_bankmachine0_trascon_ready)) begin
				bankmachine0_next_state <= 3'd5;
			end
			basesoc_sdram_bankmachine0_row_close <= 1'd1;
		end
		2'd3: begin
			if (basesoc_sdram_bankmachine0_trccon_ready) begin
				basesoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
				basesoc_sdram_bankmachine0_row_open <= 1'd1;
				basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
				basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
				if (basesoc_sdram_bankmachine0_cmd_ready) begin
					bankmachine0_next_state <= 3'd6;
				end
				basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (basesoc_sdram_bankmachine0_twtpcon_ready) begin
				basesoc_sdram_bankmachine0_refresh_gnt <= 1'd1;
			end
			basesoc_sdram_bankmachine0_row_close <= 1'd1;
			basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			if ((~basesoc_sdram_bankmachine0_refresh_req)) begin
				bankmachine0_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine0_next_state <= 2'd3;
		end
		3'd6: begin
			bankmachine0_next_state <= 1'd0;
		end
		default: begin
			if (basesoc_sdram_bankmachine0_refresh_req) begin
				bankmachine0_next_state <= 3'd4;
			end else begin
				if (basesoc_sdram_bankmachine0_cmd_buffer_source_valid) begin
					if (basesoc_sdram_bankmachine0_row_opened) begin
						if (basesoc_sdram_bankmachine0_row_hit) begin
							basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
							if (basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we) begin
								basesoc_sdram_bankmachine0_req_wdata_ready <= basesoc_sdram_bankmachine0_cmd_ready;
								basesoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
								basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
							end else begin
								basesoc_sdram_bankmachine0_req_rdata_valid <= basesoc_sdram_bankmachine0_cmd_ready;
								basesoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
							end
							basesoc_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
							if ((basesoc_sdram_bankmachine0_cmd_ready & basesoc_sdram_bankmachine0_auto_precharge)) begin
								bankmachine0_next_state <= 2'd2;
							end
						end else begin
							bankmachine0_next_state <= 1'd1;
						end
					end else begin
						bankmachine0_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid = basesoc_sdram_bankmachine1_req_valid;
assign basesoc_sdram_bankmachine1_req_ready = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we = basesoc_sdram_bankmachine1_req_we;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr = basesoc_sdram_bankmachine1_req_addr;
assign basesoc_sdram_bankmachine1_cmd_buffer_sink_valid = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready = basesoc_sdram_bankmachine1_cmd_buffer_sink_ready;
assign basesoc_sdram_bankmachine1_cmd_buffer_sink_first = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_first;
assign basesoc_sdram_bankmachine1_cmd_buffer_sink_last = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_last;
assign basesoc_sdram_bankmachine1_cmd_buffer_sink_payload_we = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
assign basesoc_sdram_bankmachine1_cmd_buffer_sink_payload_addr = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
assign basesoc_sdram_bankmachine1_cmd_buffer_source_ready = (basesoc_sdram_bankmachine1_req_wdata_ready | basesoc_sdram_bankmachine1_req_rdata_valid);
assign basesoc_sdram_bankmachine1_req_lock = (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid | basesoc_sdram_bankmachine1_cmd_buffer_source_valid);
assign basesoc_sdram_bankmachine1_row_hit = (basesoc_sdram_bankmachine1_row == basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:7]);
assign basesoc_sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
	basesoc_sdram_bankmachine1_cmd_payload_a <= 15'd0;
	if (basesoc_sdram_bankmachine1_row_col_n_addr_sel) begin
		basesoc_sdram_bankmachine1_cmd_payload_a <= basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:7];
	end else begin
		basesoc_sdram_bankmachine1_cmd_payload_a <= ((basesoc_sdram_bankmachine1_auto_precharge <<< 4'd10) | {basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
end
assign basesoc_sdram_bankmachine1_twtpcon_valid = ((basesoc_sdram_bankmachine1_cmd_valid & basesoc_sdram_bankmachine1_cmd_ready) & basesoc_sdram_bankmachine1_cmd_payload_is_write);
assign basesoc_sdram_bankmachine1_trccon_valid = ((basesoc_sdram_bankmachine1_cmd_valid & basesoc_sdram_bankmachine1_cmd_ready) & basesoc_sdram_bankmachine1_row_open);
assign basesoc_sdram_bankmachine1_trascon_valid = ((basesoc_sdram_bankmachine1_cmd_valid & basesoc_sdram_bankmachine1_cmd_ready) & basesoc_sdram_bankmachine1_row_open);
always @(*) begin
	basesoc_sdram_bankmachine1_auto_precharge <= 1'd0;
	if ((basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid & basesoc_sdram_bankmachine1_cmd_buffer_source_valid)) begin
		if ((basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21:7] != basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:7])) begin
			basesoc_sdram_bankmachine1_auto_precharge <= (basesoc_sdram_bankmachine1_row_close == 1'd0);
		end
	end
end
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din = {basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last, basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first, basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr, basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we};
assign {basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_first = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_last = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
always @(*) begin
	basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace) begin
		basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce;
	end
end
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we = (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable | basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace));
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read = (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable & basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re);
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable = (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level != 4'd8);
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable = (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level != 1'd0);
assign basesoc_sdram_bankmachine1_cmd_buffer_sink_ready = ((~basesoc_sdram_bankmachine1_cmd_buffer_source_valid) | basesoc_sdram_bankmachine1_cmd_buffer_source_ready);
always @(*) begin
	basesoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
	basesoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
	basesoc_sdram_bankmachine1_req_wdata_ready <= 1'd0;
	basesoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
	basesoc_sdram_bankmachine1_req_rdata_valid <= 1'd0;
	bankmachine1_next_state <= 3'd0;
	basesoc_sdram_bankmachine1_refresh_gnt <= 1'd0;
	basesoc_sdram_bankmachine1_cmd_valid <= 1'd0;
	basesoc_sdram_bankmachine1_row_open <= 1'd0;
	basesoc_sdram_bankmachine1_row_close <= 1'd0;
	basesoc_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
	basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
	basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd0;
	basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
	bankmachine1_next_state <= bankmachine1_state;
	case (bankmachine1_state)
		1'd1: begin
			if ((basesoc_sdram_bankmachine1_twtpcon_ready & basesoc_sdram_bankmachine1_trascon_ready)) begin
				basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
				if (basesoc_sdram_bankmachine1_cmd_ready) begin
					bankmachine1_next_state <= 3'd5;
				end
				basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
				basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
				basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			end
			basesoc_sdram_bankmachine1_row_close <= 1'd1;
		end
		2'd2: begin
			if ((basesoc_sdram_bankmachine1_twtpcon_ready & basesoc_sdram_bankmachine1_trascon_ready)) begin
				bankmachine1_next_state <= 3'd5;
			end
			basesoc_sdram_bankmachine1_row_close <= 1'd1;
		end
		2'd3: begin
			if (basesoc_sdram_bankmachine1_trccon_ready) begin
				basesoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
				basesoc_sdram_bankmachine1_row_open <= 1'd1;
				basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
				basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
				if (basesoc_sdram_bankmachine1_cmd_ready) begin
					bankmachine1_next_state <= 3'd6;
				end
				basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (basesoc_sdram_bankmachine1_twtpcon_ready) begin
				basesoc_sdram_bankmachine1_refresh_gnt <= 1'd1;
			end
			basesoc_sdram_bankmachine1_row_close <= 1'd1;
			basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			if ((~basesoc_sdram_bankmachine1_refresh_req)) begin
				bankmachine1_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine1_next_state <= 2'd3;
		end
		3'd6: begin
			bankmachine1_next_state <= 1'd0;
		end
		default: begin
			if (basesoc_sdram_bankmachine1_refresh_req) begin
				bankmachine1_next_state <= 3'd4;
			end else begin
				if (basesoc_sdram_bankmachine1_cmd_buffer_source_valid) begin
					if (basesoc_sdram_bankmachine1_row_opened) begin
						if (basesoc_sdram_bankmachine1_row_hit) begin
							basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
							if (basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we) begin
								basesoc_sdram_bankmachine1_req_wdata_ready <= basesoc_sdram_bankmachine1_cmd_ready;
								basesoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
								basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
							end else begin
								basesoc_sdram_bankmachine1_req_rdata_valid <= basesoc_sdram_bankmachine1_cmd_ready;
								basesoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
							end
							basesoc_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
							if ((basesoc_sdram_bankmachine1_cmd_ready & basesoc_sdram_bankmachine1_auto_precharge)) begin
								bankmachine1_next_state <= 2'd2;
							end
						end else begin
							bankmachine1_next_state <= 1'd1;
						end
					end else begin
						bankmachine1_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid = basesoc_sdram_bankmachine2_req_valid;
assign basesoc_sdram_bankmachine2_req_ready = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we = basesoc_sdram_bankmachine2_req_we;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr = basesoc_sdram_bankmachine2_req_addr;
assign basesoc_sdram_bankmachine2_cmd_buffer_sink_valid = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready = basesoc_sdram_bankmachine2_cmd_buffer_sink_ready;
assign basesoc_sdram_bankmachine2_cmd_buffer_sink_first = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_first;
assign basesoc_sdram_bankmachine2_cmd_buffer_sink_last = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_last;
assign basesoc_sdram_bankmachine2_cmd_buffer_sink_payload_we = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
assign basesoc_sdram_bankmachine2_cmd_buffer_sink_payload_addr = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
assign basesoc_sdram_bankmachine2_cmd_buffer_source_ready = (basesoc_sdram_bankmachine2_req_wdata_ready | basesoc_sdram_bankmachine2_req_rdata_valid);
assign basesoc_sdram_bankmachine2_req_lock = (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid | basesoc_sdram_bankmachine2_cmd_buffer_source_valid);
assign basesoc_sdram_bankmachine2_row_hit = (basesoc_sdram_bankmachine2_row == basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:7]);
assign basesoc_sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
	basesoc_sdram_bankmachine2_cmd_payload_a <= 15'd0;
	if (basesoc_sdram_bankmachine2_row_col_n_addr_sel) begin
		basesoc_sdram_bankmachine2_cmd_payload_a <= basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:7];
	end else begin
		basesoc_sdram_bankmachine2_cmd_payload_a <= ((basesoc_sdram_bankmachine2_auto_precharge <<< 4'd10) | {basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
end
assign basesoc_sdram_bankmachine2_twtpcon_valid = ((basesoc_sdram_bankmachine2_cmd_valid & basesoc_sdram_bankmachine2_cmd_ready) & basesoc_sdram_bankmachine2_cmd_payload_is_write);
assign basesoc_sdram_bankmachine2_trccon_valid = ((basesoc_sdram_bankmachine2_cmd_valid & basesoc_sdram_bankmachine2_cmd_ready) & basesoc_sdram_bankmachine2_row_open);
assign basesoc_sdram_bankmachine2_trascon_valid = ((basesoc_sdram_bankmachine2_cmd_valid & basesoc_sdram_bankmachine2_cmd_ready) & basesoc_sdram_bankmachine2_row_open);
always @(*) begin
	basesoc_sdram_bankmachine2_auto_precharge <= 1'd0;
	if ((basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid & basesoc_sdram_bankmachine2_cmd_buffer_source_valid)) begin
		if ((basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21:7] != basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:7])) begin
			basesoc_sdram_bankmachine2_auto_precharge <= (basesoc_sdram_bankmachine2_row_close == 1'd0);
		end
	end
end
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din = {basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last, basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first, basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr, basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we};
assign {basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_first = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_last = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
always @(*) begin
	basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace) begin
		basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce;
	end
end
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we = (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable | basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace));
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read = (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable & basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re);
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable = (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level != 4'd8);
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable = (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level != 1'd0);
assign basesoc_sdram_bankmachine2_cmd_buffer_sink_ready = ((~basesoc_sdram_bankmachine2_cmd_buffer_source_valid) | basesoc_sdram_bankmachine2_cmd_buffer_source_ready);
always @(*) begin
	basesoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
	basesoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
	basesoc_sdram_bankmachine2_req_wdata_ready <= 1'd0;
	bankmachine2_next_state <= 3'd0;
	basesoc_sdram_bankmachine2_req_rdata_valid <= 1'd0;
	basesoc_sdram_bankmachine2_refresh_gnt <= 1'd0;
	basesoc_sdram_bankmachine2_cmd_valid <= 1'd0;
	basesoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
	basesoc_sdram_bankmachine2_row_open <= 1'd0;
	basesoc_sdram_bankmachine2_row_close <= 1'd0;
	basesoc_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
	basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
	basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd0;
	basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
	bankmachine2_next_state <= bankmachine2_state;
	case (bankmachine2_state)
		1'd1: begin
			if ((basesoc_sdram_bankmachine2_twtpcon_ready & basesoc_sdram_bankmachine2_trascon_ready)) begin
				basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
				if (basesoc_sdram_bankmachine2_cmd_ready) begin
					bankmachine2_next_state <= 3'd5;
				end
				basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
				basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
				basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			end
			basesoc_sdram_bankmachine2_row_close <= 1'd1;
		end
		2'd2: begin
			if ((basesoc_sdram_bankmachine2_twtpcon_ready & basesoc_sdram_bankmachine2_trascon_ready)) begin
				bankmachine2_next_state <= 3'd5;
			end
			basesoc_sdram_bankmachine2_row_close <= 1'd1;
		end
		2'd3: begin
			if (basesoc_sdram_bankmachine2_trccon_ready) begin
				basesoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
				basesoc_sdram_bankmachine2_row_open <= 1'd1;
				basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
				basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
				if (basesoc_sdram_bankmachine2_cmd_ready) begin
					bankmachine2_next_state <= 3'd6;
				end
				basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (basesoc_sdram_bankmachine2_twtpcon_ready) begin
				basesoc_sdram_bankmachine2_refresh_gnt <= 1'd1;
			end
			basesoc_sdram_bankmachine2_row_close <= 1'd1;
			basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			if ((~basesoc_sdram_bankmachine2_refresh_req)) begin
				bankmachine2_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine2_next_state <= 2'd3;
		end
		3'd6: begin
			bankmachine2_next_state <= 1'd0;
		end
		default: begin
			if (basesoc_sdram_bankmachine2_refresh_req) begin
				bankmachine2_next_state <= 3'd4;
			end else begin
				if (basesoc_sdram_bankmachine2_cmd_buffer_source_valid) begin
					if (basesoc_sdram_bankmachine2_row_opened) begin
						if (basesoc_sdram_bankmachine2_row_hit) begin
							basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
							if (basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we) begin
								basesoc_sdram_bankmachine2_req_wdata_ready <= basesoc_sdram_bankmachine2_cmd_ready;
								basesoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
								basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
							end else begin
								basesoc_sdram_bankmachine2_req_rdata_valid <= basesoc_sdram_bankmachine2_cmd_ready;
								basesoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
							end
							basesoc_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
							if ((basesoc_sdram_bankmachine2_cmd_ready & basesoc_sdram_bankmachine2_auto_precharge)) begin
								bankmachine2_next_state <= 2'd2;
							end
						end else begin
							bankmachine2_next_state <= 1'd1;
						end
					end else begin
						bankmachine2_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid = basesoc_sdram_bankmachine3_req_valid;
assign basesoc_sdram_bankmachine3_req_ready = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we = basesoc_sdram_bankmachine3_req_we;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr = basesoc_sdram_bankmachine3_req_addr;
assign basesoc_sdram_bankmachine3_cmd_buffer_sink_valid = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready = basesoc_sdram_bankmachine3_cmd_buffer_sink_ready;
assign basesoc_sdram_bankmachine3_cmd_buffer_sink_first = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_first;
assign basesoc_sdram_bankmachine3_cmd_buffer_sink_last = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_last;
assign basesoc_sdram_bankmachine3_cmd_buffer_sink_payload_we = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
assign basesoc_sdram_bankmachine3_cmd_buffer_sink_payload_addr = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
assign basesoc_sdram_bankmachine3_cmd_buffer_source_ready = (basesoc_sdram_bankmachine3_req_wdata_ready | basesoc_sdram_bankmachine3_req_rdata_valid);
assign basesoc_sdram_bankmachine3_req_lock = (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid | basesoc_sdram_bankmachine3_cmd_buffer_source_valid);
assign basesoc_sdram_bankmachine3_row_hit = (basesoc_sdram_bankmachine3_row == basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:7]);
assign basesoc_sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
	basesoc_sdram_bankmachine3_cmd_payload_a <= 15'd0;
	if (basesoc_sdram_bankmachine3_row_col_n_addr_sel) begin
		basesoc_sdram_bankmachine3_cmd_payload_a <= basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:7];
	end else begin
		basesoc_sdram_bankmachine3_cmd_payload_a <= ((basesoc_sdram_bankmachine3_auto_precharge <<< 4'd10) | {basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
end
assign basesoc_sdram_bankmachine3_twtpcon_valid = ((basesoc_sdram_bankmachine3_cmd_valid & basesoc_sdram_bankmachine3_cmd_ready) & basesoc_sdram_bankmachine3_cmd_payload_is_write);
assign basesoc_sdram_bankmachine3_trccon_valid = ((basesoc_sdram_bankmachine3_cmd_valid & basesoc_sdram_bankmachine3_cmd_ready) & basesoc_sdram_bankmachine3_row_open);
assign basesoc_sdram_bankmachine3_trascon_valid = ((basesoc_sdram_bankmachine3_cmd_valid & basesoc_sdram_bankmachine3_cmd_ready) & basesoc_sdram_bankmachine3_row_open);
always @(*) begin
	basesoc_sdram_bankmachine3_auto_precharge <= 1'd0;
	if ((basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid & basesoc_sdram_bankmachine3_cmd_buffer_source_valid)) begin
		if ((basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21:7] != basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:7])) begin
			basesoc_sdram_bankmachine3_auto_precharge <= (basesoc_sdram_bankmachine3_row_close == 1'd0);
		end
	end
end
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din = {basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last, basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first, basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr, basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we};
assign {basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first, basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_first = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_last = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
always @(*) begin
	basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace) begin
		basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce;
	end
end
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we = (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable | basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace));
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read = (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable & basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re);
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable = (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level != 4'd8);
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable = (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level != 1'd0);
assign basesoc_sdram_bankmachine3_cmd_buffer_sink_ready = ((~basesoc_sdram_bankmachine3_cmd_buffer_source_valid) | basesoc_sdram_bankmachine3_cmd_buffer_source_ready);
always @(*) begin
	basesoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
	basesoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
	bankmachine3_next_state <= 3'd0;
	basesoc_sdram_bankmachine3_req_wdata_ready <= 1'd0;
	basesoc_sdram_bankmachine3_req_rdata_valid <= 1'd0;
	basesoc_sdram_bankmachine3_refresh_gnt <= 1'd0;
	basesoc_sdram_bankmachine3_cmd_valid <= 1'd0;
	basesoc_sdram_bankmachine3_row_open <= 1'd0;
	basesoc_sdram_bankmachine3_row_close <= 1'd0;
	basesoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
	basesoc_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
	basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
	basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd0;
	basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
	bankmachine3_next_state <= bankmachine3_state;
	case (bankmachine3_state)
		1'd1: begin
			if ((basesoc_sdram_bankmachine3_twtpcon_ready & basesoc_sdram_bankmachine3_trascon_ready)) begin
				basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
				if (basesoc_sdram_bankmachine3_cmd_ready) begin
					bankmachine3_next_state <= 3'd5;
				end
				basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
				basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
				basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			end
			basesoc_sdram_bankmachine3_row_close <= 1'd1;
		end
		2'd2: begin
			if ((basesoc_sdram_bankmachine3_twtpcon_ready & basesoc_sdram_bankmachine3_trascon_ready)) begin
				bankmachine3_next_state <= 3'd5;
			end
			basesoc_sdram_bankmachine3_row_close <= 1'd1;
		end
		2'd3: begin
			if (basesoc_sdram_bankmachine3_trccon_ready) begin
				basesoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
				basesoc_sdram_bankmachine3_row_open <= 1'd1;
				basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
				basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
				if (basesoc_sdram_bankmachine3_cmd_ready) begin
					bankmachine3_next_state <= 3'd6;
				end
				basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (basesoc_sdram_bankmachine3_twtpcon_ready) begin
				basesoc_sdram_bankmachine3_refresh_gnt <= 1'd1;
			end
			basesoc_sdram_bankmachine3_row_close <= 1'd1;
			basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			if ((~basesoc_sdram_bankmachine3_refresh_req)) begin
				bankmachine3_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine3_next_state <= 2'd3;
		end
		3'd6: begin
			bankmachine3_next_state <= 1'd0;
		end
		default: begin
			if (basesoc_sdram_bankmachine3_refresh_req) begin
				bankmachine3_next_state <= 3'd4;
			end else begin
				if (basesoc_sdram_bankmachine3_cmd_buffer_source_valid) begin
					if (basesoc_sdram_bankmachine3_row_opened) begin
						if (basesoc_sdram_bankmachine3_row_hit) begin
							basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
							if (basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we) begin
								basesoc_sdram_bankmachine3_req_wdata_ready <= basesoc_sdram_bankmachine3_cmd_ready;
								basesoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
								basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
							end else begin
								basesoc_sdram_bankmachine3_req_rdata_valid <= basesoc_sdram_bankmachine3_cmd_ready;
								basesoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
							end
							basesoc_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
							if ((basesoc_sdram_bankmachine3_cmd_ready & basesoc_sdram_bankmachine3_auto_precharge)) begin
								bankmachine3_next_state <= 2'd2;
							end
						end else begin
							bankmachine3_next_state <= 1'd1;
						end
					end else begin
						bankmachine3_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid = basesoc_sdram_bankmachine4_req_valid;
assign basesoc_sdram_bankmachine4_req_ready = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we = basesoc_sdram_bankmachine4_req_we;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr = basesoc_sdram_bankmachine4_req_addr;
assign basesoc_sdram_bankmachine4_cmd_buffer_sink_valid = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_ready = basesoc_sdram_bankmachine4_cmd_buffer_sink_ready;
assign basesoc_sdram_bankmachine4_cmd_buffer_sink_first = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_first;
assign basesoc_sdram_bankmachine4_cmd_buffer_sink_last = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_last;
assign basesoc_sdram_bankmachine4_cmd_buffer_sink_payload_we = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we;
assign basesoc_sdram_bankmachine4_cmd_buffer_sink_payload_addr = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr;
assign basesoc_sdram_bankmachine4_cmd_buffer_source_ready = (basesoc_sdram_bankmachine4_req_wdata_ready | basesoc_sdram_bankmachine4_req_rdata_valid);
assign basesoc_sdram_bankmachine4_req_lock = (basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid | basesoc_sdram_bankmachine4_cmd_buffer_source_valid);
assign basesoc_sdram_bankmachine4_row_hit = (basesoc_sdram_bankmachine4_row == basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[21:7]);
assign basesoc_sdram_bankmachine4_cmd_payload_ba = 3'd4;
always @(*) begin
	basesoc_sdram_bankmachine4_cmd_payload_a <= 15'd0;
	if (basesoc_sdram_bankmachine4_row_col_n_addr_sel) begin
		basesoc_sdram_bankmachine4_cmd_payload_a <= basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[21:7];
	end else begin
		basesoc_sdram_bankmachine4_cmd_payload_a <= ((basesoc_sdram_bankmachine4_auto_precharge <<< 4'd10) | {basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
end
assign basesoc_sdram_bankmachine4_twtpcon_valid = ((basesoc_sdram_bankmachine4_cmd_valid & basesoc_sdram_bankmachine4_cmd_ready) & basesoc_sdram_bankmachine4_cmd_payload_is_write);
assign basesoc_sdram_bankmachine4_trccon_valid = ((basesoc_sdram_bankmachine4_cmd_valid & basesoc_sdram_bankmachine4_cmd_ready) & basesoc_sdram_bankmachine4_row_open);
assign basesoc_sdram_bankmachine4_trascon_valid = ((basesoc_sdram_bankmachine4_cmd_valid & basesoc_sdram_bankmachine4_cmd_ready) & basesoc_sdram_bankmachine4_row_open);
always @(*) begin
	basesoc_sdram_bankmachine4_auto_precharge <= 1'd0;
	if ((basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid & basesoc_sdram_bankmachine4_cmd_buffer_source_valid)) begin
		if ((basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[21:7] != basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[21:7])) begin
			basesoc_sdram_bankmachine4_auto_precharge <= (basesoc_sdram_bankmachine4_row_close == 1'd0);
		end
	end
end
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din = {basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last, basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first, basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr, basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we};
assign {basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last, basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first, basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_first = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_last = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_ready;
always @(*) begin
	basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (basesoc_sdram_bankmachine4_cmd_buffer_lookahead_replace) begin
		basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= (basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce;
	end
end
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we = (basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & (basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable | basesoc_sdram_bankmachine4_cmd_buffer_lookahead_replace));
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read = (basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable & basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re);
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout = basesoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable = (basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level != 4'd8);
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable = (basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level != 1'd0);
assign basesoc_sdram_bankmachine4_cmd_buffer_sink_ready = ((~basesoc_sdram_bankmachine4_cmd_buffer_source_valid) | basesoc_sdram_bankmachine4_cmd_buffer_source_ready);
always @(*) begin
	basesoc_sdram_bankmachine4_cmd_payload_is_read <= 1'd0;
	basesoc_sdram_bankmachine4_row_col_n_addr_sel <= 1'd0;
	basesoc_sdram_bankmachine4_cmd_payload_is_write <= 1'd0;
	basesoc_sdram_bankmachine4_req_wdata_ready <= 1'd0;
	basesoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd0;
	basesoc_sdram_bankmachine4_req_rdata_valid <= 1'd0;
	basesoc_sdram_bankmachine4_refresh_gnt <= 1'd0;
	basesoc_sdram_bankmachine4_cmd_valid <= 1'd0;
	basesoc_sdram_bankmachine4_row_open <= 1'd0;
	basesoc_sdram_bankmachine4_row_close <= 1'd0;
	basesoc_sdram_bankmachine4_cmd_payload_cas <= 1'd0;
	basesoc_sdram_bankmachine4_cmd_payload_ras <= 1'd0;
	basesoc_sdram_bankmachine4_cmd_payload_we <= 1'd0;
	bankmachine4_next_state <= 3'd0;
	bankmachine4_next_state <= bankmachine4_state;
	case (bankmachine4_state)
		1'd1: begin
			if ((basesoc_sdram_bankmachine4_twtpcon_ready & basesoc_sdram_bankmachine4_trascon_ready)) begin
				basesoc_sdram_bankmachine4_cmd_valid <= 1'd1;
				if (basesoc_sdram_bankmachine4_cmd_ready) begin
					bankmachine4_next_state <= 3'd5;
				end
				basesoc_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
				basesoc_sdram_bankmachine4_cmd_payload_we <= 1'd1;
				basesoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
			end
			basesoc_sdram_bankmachine4_row_close <= 1'd1;
		end
		2'd2: begin
			if ((basesoc_sdram_bankmachine4_twtpcon_ready & basesoc_sdram_bankmachine4_trascon_ready)) begin
				bankmachine4_next_state <= 3'd5;
			end
			basesoc_sdram_bankmachine4_row_close <= 1'd1;
		end
		2'd3: begin
			if (basesoc_sdram_bankmachine4_trccon_ready) begin
				basesoc_sdram_bankmachine4_row_col_n_addr_sel <= 1'd1;
				basesoc_sdram_bankmachine4_row_open <= 1'd1;
				basesoc_sdram_bankmachine4_cmd_valid <= 1'd1;
				basesoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
				if (basesoc_sdram_bankmachine4_cmd_ready) begin
					bankmachine4_next_state <= 3'd6;
				end
				basesoc_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (basesoc_sdram_bankmachine4_twtpcon_ready) begin
				basesoc_sdram_bankmachine4_refresh_gnt <= 1'd1;
			end
			basesoc_sdram_bankmachine4_row_close <= 1'd1;
			basesoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
			if ((~basesoc_sdram_bankmachine4_refresh_req)) begin
				bankmachine4_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine4_next_state <= 2'd3;
		end
		3'd6: begin
			bankmachine4_next_state <= 1'd0;
		end
		default: begin
			if (basesoc_sdram_bankmachine4_refresh_req) begin
				bankmachine4_next_state <= 3'd4;
			end else begin
				if (basesoc_sdram_bankmachine4_cmd_buffer_source_valid) begin
					if (basesoc_sdram_bankmachine4_row_opened) begin
						if (basesoc_sdram_bankmachine4_row_hit) begin
							basesoc_sdram_bankmachine4_cmd_valid <= 1'd1;
							if (basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we) begin
								basesoc_sdram_bankmachine4_req_wdata_ready <= basesoc_sdram_bankmachine4_cmd_ready;
								basesoc_sdram_bankmachine4_cmd_payload_is_write <= 1'd1;
								basesoc_sdram_bankmachine4_cmd_payload_we <= 1'd1;
							end else begin
								basesoc_sdram_bankmachine4_req_rdata_valid <= basesoc_sdram_bankmachine4_cmd_ready;
								basesoc_sdram_bankmachine4_cmd_payload_is_read <= 1'd1;
							end
							basesoc_sdram_bankmachine4_cmd_payload_cas <= 1'd1;
							if ((basesoc_sdram_bankmachine4_cmd_ready & basesoc_sdram_bankmachine4_auto_precharge)) begin
								bankmachine4_next_state <= 2'd2;
							end
						end else begin
							bankmachine4_next_state <= 1'd1;
						end
					end else begin
						bankmachine4_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid = basesoc_sdram_bankmachine5_req_valid;
assign basesoc_sdram_bankmachine5_req_ready = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we = basesoc_sdram_bankmachine5_req_we;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr = basesoc_sdram_bankmachine5_req_addr;
assign basesoc_sdram_bankmachine5_cmd_buffer_sink_valid = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_ready = basesoc_sdram_bankmachine5_cmd_buffer_sink_ready;
assign basesoc_sdram_bankmachine5_cmd_buffer_sink_first = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_first;
assign basesoc_sdram_bankmachine5_cmd_buffer_sink_last = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_last;
assign basesoc_sdram_bankmachine5_cmd_buffer_sink_payload_we = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we;
assign basesoc_sdram_bankmachine5_cmd_buffer_sink_payload_addr = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr;
assign basesoc_sdram_bankmachine5_cmd_buffer_source_ready = (basesoc_sdram_bankmachine5_req_wdata_ready | basesoc_sdram_bankmachine5_req_rdata_valid);
assign basesoc_sdram_bankmachine5_req_lock = (basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid | basesoc_sdram_bankmachine5_cmd_buffer_source_valid);
assign basesoc_sdram_bankmachine5_row_hit = (basesoc_sdram_bankmachine5_row == basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[21:7]);
assign basesoc_sdram_bankmachine5_cmd_payload_ba = 3'd5;
always @(*) begin
	basesoc_sdram_bankmachine5_cmd_payload_a <= 15'd0;
	if (basesoc_sdram_bankmachine5_row_col_n_addr_sel) begin
		basesoc_sdram_bankmachine5_cmd_payload_a <= basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[21:7];
	end else begin
		basesoc_sdram_bankmachine5_cmd_payload_a <= ((basesoc_sdram_bankmachine5_auto_precharge <<< 4'd10) | {basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
end
assign basesoc_sdram_bankmachine5_twtpcon_valid = ((basesoc_sdram_bankmachine5_cmd_valid & basesoc_sdram_bankmachine5_cmd_ready) & basesoc_sdram_bankmachine5_cmd_payload_is_write);
assign basesoc_sdram_bankmachine5_trccon_valid = ((basesoc_sdram_bankmachine5_cmd_valid & basesoc_sdram_bankmachine5_cmd_ready) & basesoc_sdram_bankmachine5_row_open);
assign basesoc_sdram_bankmachine5_trascon_valid = ((basesoc_sdram_bankmachine5_cmd_valid & basesoc_sdram_bankmachine5_cmd_ready) & basesoc_sdram_bankmachine5_row_open);
always @(*) begin
	basesoc_sdram_bankmachine5_auto_precharge <= 1'd0;
	if ((basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid & basesoc_sdram_bankmachine5_cmd_buffer_source_valid)) begin
		if ((basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[21:7] != basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[21:7])) begin
			basesoc_sdram_bankmachine5_auto_precharge <= (basesoc_sdram_bankmachine5_row_close == 1'd0);
		end
	end
end
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din = {basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last, basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first, basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr, basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we};
assign {basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last, basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first, basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_first = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_last = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_ready;
always @(*) begin
	basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (basesoc_sdram_bankmachine5_cmd_buffer_lookahead_replace) begin
		basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= (basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce;
	end
end
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we = (basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & (basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable | basesoc_sdram_bankmachine5_cmd_buffer_lookahead_replace));
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read = (basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable & basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re);
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout = basesoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable = (basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level != 4'd8);
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable = (basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level != 1'd0);
assign basesoc_sdram_bankmachine5_cmd_buffer_sink_ready = ((~basesoc_sdram_bankmachine5_cmd_buffer_source_valid) | basesoc_sdram_bankmachine5_cmd_buffer_source_ready);
always @(*) begin
	basesoc_sdram_bankmachine5_cmd_payload_is_read <= 1'd0;
	basesoc_sdram_bankmachine5_cmd_payload_is_write <= 1'd0;
	basesoc_sdram_bankmachine5_req_wdata_ready <= 1'd0;
	basesoc_sdram_bankmachine5_req_rdata_valid <= 1'd0;
	basesoc_sdram_bankmachine5_row_col_n_addr_sel <= 1'd0;
	basesoc_sdram_bankmachine5_cmd_payload_ras <= 1'd0;
	basesoc_sdram_bankmachine5_refresh_gnt <= 1'd0;
	basesoc_sdram_bankmachine5_cmd_valid <= 1'd0;
	basesoc_sdram_bankmachine5_row_open <= 1'd0;
	basesoc_sdram_bankmachine5_row_close <= 1'd0;
	basesoc_sdram_bankmachine5_cmd_payload_cas <= 1'd0;
	bankmachine5_next_state <= 3'd0;
	basesoc_sdram_bankmachine5_cmd_payload_we <= 1'd0;
	basesoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd0;
	bankmachine5_next_state <= bankmachine5_state;
	case (bankmachine5_state)
		1'd1: begin
			if ((basesoc_sdram_bankmachine5_twtpcon_ready & basesoc_sdram_bankmachine5_trascon_ready)) begin
				basesoc_sdram_bankmachine5_cmd_valid <= 1'd1;
				if (basesoc_sdram_bankmachine5_cmd_ready) begin
					bankmachine5_next_state <= 3'd5;
				end
				basesoc_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
				basesoc_sdram_bankmachine5_cmd_payload_we <= 1'd1;
				basesoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
			end
			basesoc_sdram_bankmachine5_row_close <= 1'd1;
		end
		2'd2: begin
			if ((basesoc_sdram_bankmachine5_twtpcon_ready & basesoc_sdram_bankmachine5_trascon_ready)) begin
				bankmachine5_next_state <= 3'd5;
			end
			basesoc_sdram_bankmachine5_row_close <= 1'd1;
		end
		2'd3: begin
			if (basesoc_sdram_bankmachine5_trccon_ready) begin
				basesoc_sdram_bankmachine5_row_col_n_addr_sel <= 1'd1;
				basesoc_sdram_bankmachine5_row_open <= 1'd1;
				basesoc_sdram_bankmachine5_cmd_valid <= 1'd1;
				basesoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
				if (basesoc_sdram_bankmachine5_cmd_ready) begin
					bankmachine5_next_state <= 3'd6;
				end
				basesoc_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (basesoc_sdram_bankmachine5_twtpcon_ready) begin
				basesoc_sdram_bankmachine5_refresh_gnt <= 1'd1;
			end
			basesoc_sdram_bankmachine5_row_close <= 1'd1;
			basesoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
			if ((~basesoc_sdram_bankmachine5_refresh_req)) begin
				bankmachine5_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine5_next_state <= 2'd3;
		end
		3'd6: begin
			bankmachine5_next_state <= 1'd0;
		end
		default: begin
			if (basesoc_sdram_bankmachine5_refresh_req) begin
				bankmachine5_next_state <= 3'd4;
			end else begin
				if (basesoc_sdram_bankmachine5_cmd_buffer_source_valid) begin
					if (basesoc_sdram_bankmachine5_row_opened) begin
						if (basesoc_sdram_bankmachine5_row_hit) begin
							basesoc_sdram_bankmachine5_cmd_valid <= 1'd1;
							if (basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we) begin
								basesoc_sdram_bankmachine5_req_wdata_ready <= basesoc_sdram_bankmachine5_cmd_ready;
								basesoc_sdram_bankmachine5_cmd_payload_is_write <= 1'd1;
								basesoc_sdram_bankmachine5_cmd_payload_we <= 1'd1;
							end else begin
								basesoc_sdram_bankmachine5_req_rdata_valid <= basesoc_sdram_bankmachine5_cmd_ready;
								basesoc_sdram_bankmachine5_cmd_payload_is_read <= 1'd1;
							end
							basesoc_sdram_bankmachine5_cmd_payload_cas <= 1'd1;
							if ((basesoc_sdram_bankmachine5_cmd_ready & basesoc_sdram_bankmachine5_auto_precharge)) begin
								bankmachine5_next_state <= 2'd2;
							end
						end else begin
							bankmachine5_next_state <= 1'd1;
						end
					end else begin
						bankmachine5_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid = basesoc_sdram_bankmachine6_req_valid;
assign basesoc_sdram_bankmachine6_req_ready = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we = basesoc_sdram_bankmachine6_req_we;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr = basesoc_sdram_bankmachine6_req_addr;
assign basesoc_sdram_bankmachine6_cmd_buffer_sink_valid = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_ready = basesoc_sdram_bankmachine6_cmd_buffer_sink_ready;
assign basesoc_sdram_bankmachine6_cmd_buffer_sink_first = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_first;
assign basesoc_sdram_bankmachine6_cmd_buffer_sink_last = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_last;
assign basesoc_sdram_bankmachine6_cmd_buffer_sink_payload_we = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we;
assign basesoc_sdram_bankmachine6_cmd_buffer_sink_payload_addr = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr;
assign basesoc_sdram_bankmachine6_cmd_buffer_source_ready = (basesoc_sdram_bankmachine6_req_wdata_ready | basesoc_sdram_bankmachine6_req_rdata_valid);
assign basesoc_sdram_bankmachine6_req_lock = (basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid | basesoc_sdram_bankmachine6_cmd_buffer_source_valid);
assign basesoc_sdram_bankmachine6_row_hit = (basesoc_sdram_bankmachine6_row == basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[21:7]);
assign basesoc_sdram_bankmachine6_cmd_payload_ba = 3'd6;
always @(*) begin
	basesoc_sdram_bankmachine6_cmd_payload_a <= 15'd0;
	if (basesoc_sdram_bankmachine6_row_col_n_addr_sel) begin
		basesoc_sdram_bankmachine6_cmd_payload_a <= basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[21:7];
	end else begin
		basesoc_sdram_bankmachine6_cmd_payload_a <= ((basesoc_sdram_bankmachine6_auto_precharge <<< 4'd10) | {basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
end
assign basesoc_sdram_bankmachine6_twtpcon_valid = ((basesoc_sdram_bankmachine6_cmd_valid & basesoc_sdram_bankmachine6_cmd_ready) & basesoc_sdram_bankmachine6_cmd_payload_is_write);
assign basesoc_sdram_bankmachine6_trccon_valid = ((basesoc_sdram_bankmachine6_cmd_valid & basesoc_sdram_bankmachine6_cmd_ready) & basesoc_sdram_bankmachine6_row_open);
assign basesoc_sdram_bankmachine6_trascon_valid = ((basesoc_sdram_bankmachine6_cmd_valid & basesoc_sdram_bankmachine6_cmd_ready) & basesoc_sdram_bankmachine6_row_open);
always @(*) begin
	basesoc_sdram_bankmachine6_auto_precharge <= 1'd0;
	if ((basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid & basesoc_sdram_bankmachine6_cmd_buffer_source_valid)) begin
		if ((basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[21:7] != basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[21:7])) begin
			basesoc_sdram_bankmachine6_auto_precharge <= (basesoc_sdram_bankmachine6_row_close == 1'd0);
		end
	end
end
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din = {basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last, basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first, basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr, basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we};
assign {basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last, basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first, basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_first = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_last = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_ready;
always @(*) begin
	basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (basesoc_sdram_bankmachine6_cmd_buffer_lookahead_replace) begin
		basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= (basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce;
	end
end
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we = (basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & (basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable | basesoc_sdram_bankmachine6_cmd_buffer_lookahead_replace));
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read = (basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable & basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re);
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout = basesoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable = (basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level != 4'd8);
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable = (basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level != 1'd0);
assign basesoc_sdram_bankmachine6_cmd_buffer_sink_ready = ((~basesoc_sdram_bankmachine6_cmd_buffer_source_valid) | basesoc_sdram_bankmachine6_cmd_buffer_source_ready);
always @(*) begin
	basesoc_sdram_bankmachine6_cmd_payload_is_read <= 1'd0;
	basesoc_sdram_bankmachine6_cmd_payload_is_write <= 1'd0;
	basesoc_sdram_bankmachine6_req_wdata_ready <= 1'd0;
	basesoc_sdram_bankmachine6_req_rdata_valid <= 1'd0;
	basesoc_sdram_bankmachine6_refresh_gnt <= 1'd0;
	basesoc_sdram_bankmachine6_cmd_valid <= 1'd0;
	basesoc_sdram_bankmachine6_row_col_n_addr_sel <= 1'd0;
	basesoc_sdram_bankmachine6_row_open <= 1'd0;
	basesoc_sdram_bankmachine6_row_close <= 1'd0;
	bankmachine6_next_state <= 3'd0;
	basesoc_sdram_bankmachine6_cmd_payload_cas <= 1'd0;
	basesoc_sdram_bankmachine6_cmd_payload_ras <= 1'd0;
	basesoc_sdram_bankmachine6_cmd_payload_we <= 1'd0;
	basesoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd0;
	bankmachine6_next_state <= bankmachine6_state;
	case (bankmachine6_state)
		1'd1: begin
			if ((basesoc_sdram_bankmachine6_twtpcon_ready & basesoc_sdram_bankmachine6_trascon_ready)) begin
				basesoc_sdram_bankmachine6_cmd_valid <= 1'd1;
				if (basesoc_sdram_bankmachine6_cmd_ready) begin
					bankmachine6_next_state <= 3'd5;
				end
				basesoc_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
				basesoc_sdram_bankmachine6_cmd_payload_we <= 1'd1;
				basesoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
			end
			basesoc_sdram_bankmachine6_row_close <= 1'd1;
		end
		2'd2: begin
			if ((basesoc_sdram_bankmachine6_twtpcon_ready & basesoc_sdram_bankmachine6_trascon_ready)) begin
				bankmachine6_next_state <= 3'd5;
			end
			basesoc_sdram_bankmachine6_row_close <= 1'd1;
		end
		2'd3: begin
			if (basesoc_sdram_bankmachine6_trccon_ready) begin
				basesoc_sdram_bankmachine6_row_col_n_addr_sel <= 1'd1;
				basesoc_sdram_bankmachine6_row_open <= 1'd1;
				basesoc_sdram_bankmachine6_cmd_valid <= 1'd1;
				basesoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
				if (basesoc_sdram_bankmachine6_cmd_ready) begin
					bankmachine6_next_state <= 3'd6;
				end
				basesoc_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (basesoc_sdram_bankmachine6_twtpcon_ready) begin
				basesoc_sdram_bankmachine6_refresh_gnt <= 1'd1;
			end
			basesoc_sdram_bankmachine6_row_close <= 1'd1;
			basesoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
			if ((~basesoc_sdram_bankmachine6_refresh_req)) begin
				bankmachine6_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine6_next_state <= 2'd3;
		end
		3'd6: begin
			bankmachine6_next_state <= 1'd0;
		end
		default: begin
			if (basesoc_sdram_bankmachine6_refresh_req) begin
				bankmachine6_next_state <= 3'd4;
			end else begin
				if (basesoc_sdram_bankmachine6_cmd_buffer_source_valid) begin
					if (basesoc_sdram_bankmachine6_row_opened) begin
						if (basesoc_sdram_bankmachine6_row_hit) begin
							basesoc_sdram_bankmachine6_cmd_valid <= 1'd1;
							if (basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we) begin
								basesoc_sdram_bankmachine6_req_wdata_ready <= basesoc_sdram_bankmachine6_cmd_ready;
								basesoc_sdram_bankmachine6_cmd_payload_is_write <= 1'd1;
								basesoc_sdram_bankmachine6_cmd_payload_we <= 1'd1;
							end else begin
								basesoc_sdram_bankmachine6_req_rdata_valid <= basesoc_sdram_bankmachine6_cmd_ready;
								basesoc_sdram_bankmachine6_cmd_payload_is_read <= 1'd1;
							end
							basesoc_sdram_bankmachine6_cmd_payload_cas <= 1'd1;
							if ((basesoc_sdram_bankmachine6_cmd_ready & basesoc_sdram_bankmachine6_auto_precharge)) begin
								bankmachine6_next_state <= 2'd2;
							end
						end else begin
							bankmachine6_next_state <= 1'd1;
						end
					end else begin
						bankmachine6_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid = basesoc_sdram_bankmachine7_req_valid;
assign basesoc_sdram_bankmachine7_req_ready = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we = basesoc_sdram_bankmachine7_req_we;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr = basesoc_sdram_bankmachine7_req_addr;
assign basesoc_sdram_bankmachine7_cmd_buffer_sink_valid = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_ready = basesoc_sdram_bankmachine7_cmd_buffer_sink_ready;
assign basesoc_sdram_bankmachine7_cmd_buffer_sink_first = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_first;
assign basesoc_sdram_bankmachine7_cmd_buffer_sink_last = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_last;
assign basesoc_sdram_bankmachine7_cmd_buffer_sink_payload_we = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we;
assign basesoc_sdram_bankmachine7_cmd_buffer_sink_payload_addr = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr;
assign basesoc_sdram_bankmachine7_cmd_buffer_source_ready = (basesoc_sdram_bankmachine7_req_wdata_ready | basesoc_sdram_bankmachine7_req_rdata_valid);
assign basesoc_sdram_bankmachine7_req_lock = (basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid | basesoc_sdram_bankmachine7_cmd_buffer_source_valid);
assign basesoc_sdram_bankmachine7_row_hit = (basesoc_sdram_bankmachine7_row == basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[21:7]);
assign basesoc_sdram_bankmachine7_cmd_payload_ba = 3'd7;
always @(*) begin
	basesoc_sdram_bankmachine7_cmd_payload_a <= 15'd0;
	if (basesoc_sdram_bankmachine7_row_col_n_addr_sel) begin
		basesoc_sdram_bankmachine7_cmd_payload_a <= basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[21:7];
	end else begin
		basesoc_sdram_bankmachine7_cmd_payload_a <= ((basesoc_sdram_bankmachine7_auto_precharge <<< 4'd10) | {basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
end
assign basesoc_sdram_bankmachine7_twtpcon_valid = ((basesoc_sdram_bankmachine7_cmd_valid & basesoc_sdram_bankmachine7_cmd_ready) & basesoc_sdram_bankmachine7_cmd_payload_is_write);
assign basesoc_sdram_bankmachine7_trccon_valid = ((basesoc_sdram_bankmachine7_cmd_valid & basesoc_sdram_bankmachine7_cmd_ready) & basesoc_sdram_bankmachine7_row_open);
assign basesoc_sdram_bankmachine7_trascon_valid = ((basesoc_sdram_bankmachine7_cmd_valid & basesoc_sdram_bankmachine7_cmd_ready) & basesoc_sdram_bankmachine7_row_open);
always @(*) begin
	basesoc_sdram_bankmachine7_auto_precharge <= 1'd0;
	if ((basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid & basesoc_sdram_bankmachine7_cmd_buffer_source_valid)) begin
		if ((basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[21:7] != basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[21:7])) begin
			basesoc_sdram_bankmachine7_auto_precharge <= (basesoc_sdram_bankmachine7_row_close == 1'd0);
		end
	end
end
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din = {basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last, basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first, basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr, basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we};
assign {basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last, basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first, basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_first = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_last = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_ready;
always @(*) begin
	basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (basesoc_sdram_bankmachine7_cmd_buffer_lookahead_replace) begin
		basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= (basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce;
	end
end
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we = (basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & (basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable | basesoc_sdram_bankmachine7_cmd_buffer_lookahead_replace));
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read = (basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable & basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re);
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout = basesoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable = (basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level != 4'd8);
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable = (basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level != 1'd0);
assign basesoc_sdram_bankmachine7_cmd_buffer_sink_ready = ((~basesoc_sdram_bankmachine7_cmd_buffer_source_valid) | basesoc_sdram_bankmachine7_cmd_buffer_source_ready);
always @(*) begin
	basesoc_sdram_bankmachine7_cmd_payload_is_read <= 1'd0;
	basesoc_sdram_bankmachine7_cmd_payload_is_write <= 1'd0;
	basesoc_sdram_bankmachine7_req_wdata_ready <= 1'd0;
	basesoc_sdram_bankmachine7_req_rdata_valid <= 1'd0;
	basesoc_sdram_bankmachine7_refresh_gnt <= 1'd0;
	basesoc_sdram_bankmachine7_cmd_valid <= 1'd0;
	bankmachine7_next_state <= 3'd0;
	basesoc_sdram_bankmachine7_row_open <= 1'd0;
	basesoc_sdram_bankmachine7_row_close <= 1'd0;
	basesoc_sdram_bankmachine7_cmd_payload_cas <= 1'd0;
	basesoc_sdram_bankmachine7_cmd_payload_ras <= 1'd0;
	basesoc_sdram_bankmachine7_row_col_n_addr_sel <= 1'd0;
	basesoc_sdram_bankmachine7_cmd_payload_we <= 1'd0;
	basesoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd0;
	bankmachine7_next_state <= bankmachine7_state;
	case (bankmachine7_state)
		1'd1: begin
			if ((basesoc_sdram_bankmachine7_twtpcon_ready & basesoc_sdram_bankmachine7_trascon_ready)) begin
				basesoc_sdram_bankmachine7_cmd_valid <= 1'd1;
				if (basesoc_sdram_bankmachine7_cmd_ready) begin
					bankmachine7_next_state <= 3'd5;
				end
				basesoc_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
				basesoc_sdram_bankmachine7_cmd_payload_we <= 1'd1;
				basesoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
			end
			basesoc_sdram_bankmachine7_row_close <= 1'd1;
		end
		2'd2: begin
			if ((basesoc_sdram_bankmachine7_twtpcon_ready & basesoc_sdram_bankmachine7_trascon_ready)) begin
				bankmachine7_next_state <= 3'd5;
			end
			basesoc_sdram_bankmachine7_row_close <= 1'd1;
		end
		2'd3: begin
			if (basesoc_sdram_bankmachine7_trccon_ready) begin
				basesoc_sdram_bankmachine7_row_col_n_addr_sel <= 1'd1;
				basesoc_sdram_bankmachine7_row_open <= 1'd1;
				basesoc_sdram_bankmachine7_cmd_valid <= 1'd1;
				basesoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
				if (basesoc_sdram_bankmachine7_cmd_ready) begin
					bankmachine7_next_state <= 3'd6;
				end
				basesoc_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (basesoc_sdram_bankmachine7_twtpcon_ready) begin
				basesoc_sdram_bankmachine7_refresh_gnt <= 1'd1;
			end
			basesoc_sdram_bankmachine7_row_close <= 1'd1;
			basesoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
			if ((~basesoc_sdram_bankmachine7_refresh_req)) begin
				bankmachine7_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine7_next_state <= 2'd3;
		end
		3'd6: begin
			bankmachine7_next_state <= 1'd0;
		end
		default: begin
			if (basesoc_sdram_bankmachine7_refresh_req) begin
				bankmachine7_next_state <= 3'd4;
			end else begin
				if (basesoc_sdram_bankmachine7_cmd_buffer_source_valid) begin
					if (basesoc_sdram_bankmachine7_row_opened) begin
						if (basesoc_sdram_bankmachine7_row_hit) begin
							basesoc_sdram_bankmachine7_cmd_valid <= 1'd1;
							if (basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we) begin
								basesoc_sdram_bankmachine7_req_wdata_ready <= basesoc_sdram_bankmachine7_cmd_ready;
								basesoc_sdram_bankmachine7_cmd_payload_is_write <= 1'd1;
								basesoc_sdram_bankmachine7_cmd_payload_we <= 1'd1;
							end else begin
								basesoc_sdram_bankmachine7_req_rdata_valid <= basesoc_sdram_bankmachine7_cmd_ready;
								basesoc_sdram_bankmachine7_cmd_payload_is_read <= 1'd1;
							end
							basesoc_sdram_bankmachine7_cmd_payload_cas <= 1'd1;
							if ((basesoc_sdram_bankmachine7_cmd_ready & basesoc_sdram_bankmachine7_auto_precharge)) begin
								bankmachine7_next_state <= 2'd2;
							end
						end else begin
							bankmachine7_next_state <= 1'd1;
						end
					end else begin
						bankmachine7_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign basesoc_sdram_trrdcon_valid = ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & ((basesoc_sdram_choose_cmd_cmd_payload_ras & (~basesoc_sdram_choose_cmd_cmd_payload_cas)) & (~basesoc_sdram_choose_cmd_cmd_payload_we)));
assign basesoc_sdram_tfawcon_valid = ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & ((basesoc_sdram_choose_cmd_cmd_payload_ras & (~basesoc_sdram_choose_cmd_cmd_payload_cas)) & (~basesoc_sdram_choose_cmd_cmd_payload_we)));
assign basesoc_sdram_ras_allowed = (basesoc_sdram_trrdcon_ready & basesoc_sdram_tfawcon_ready);
assign basesoc_sdram_tccdcon_valid = ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_cmd_payload_is_write | basesoc_sdram_choose_req_cmd_payload_is_read));
assign basesoc_sdram_cas_allowed = basesoc_sdram_tccdcon_ready;
assign basesoc_sdram_twtrcon_valid = ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_is_write);
assign basesoc_sdram_read_available = ((((((((basesoc_sdram_bankmachine0_cmd_valid & basesoc_sdram_bankmachine0_cmd_payload_is_read) | (basesoc_sdram_bankmachine1_cmd_valid & basesoc_sdram_bankmachine1_cmd_payload_is_read)) | (basesoc_sdram_bankmachine2_cmd_valid & basesoc_sdram_bankmachine2_cmd_payload_is_read)) | (basesoc_sdram_bankmachine3_cmd_valid & basesoc_sdram_bankmachine3_cmd_payload_is_read)) | (basesoc_sdram_bankmachine4_cmd_valid & basesoc_sdram_bankmachine4_cmd_payload_is_read)) | (basesoc_sdram_bankmachine5_cmd_valid & basesoc_sdram_bankmachine5_cmd_payload_is_read)) | (basesoc_sdram_bankmachine6_cmd_valid & basesoc_sdram_bankmachine6_cmd_payload_is_read)) | (basesoc_sdram_bankmachine7_cmd_valid & basesoc_sdram_bankmachine7_cmd_payload_is_read));
assign basesoc_sdram_write_available = ((((((((basesoc_sdram_bankmachine0_cmd_valid & basesoc_sdram_bankmachine0_cmd_payload_is_write) | (basesoc_sdram_bankmachine1_cmd_valid & basesoc_sdram_bankmachine1_cmd_payload_is_write)) | (basesoc_sdram_bankmachine2_cmd_valid & basesoc_sdram_bankmachine2_cmd_payload_is_write)) | (basesoc_sdram_bankmachine3_cmd_valid & basesoc_sdram_bankmachine3_cmd_payload_is_write)) | (basesoc_sdram_bankmachine4_cmd_valid & basesoc_sdram_bankmachine4_cmd_payload_is_write)) | (basesoc_sdram_bankmachine5_cmd_valid & basesoc_sdram_bankmachine5_cmd_payload_is_write)) | (basesoc_sdram_bankmachine6_cmd_valid & basesoc_sdram_bankmachine6_cmd_payload_is_write)) | (basesoc_sdram_bankmachine7_cmd_valid & basesoc_sdram_bankmachine7_cmd_payload_is_write));
assign basesoc_sdram_max_time0 = (basesoc_sdram_time0 == 1'd0);
assign basesoc_sdram_max_time1 = (basesoc_sdram_time1 == 1'd0);
assign basesoc_sdram_bankmachine0_refresh_req = basesoc_sdram_cmd_valid;
assign basesoc_sdram_bankmachine1_refresh_req = basesoc_sdram_cmd_valid;
assign basesoc_sdram_bankmachine2_refresh_req = basesoc_sdram_cmd_valid;
assign basesoc_sdram_bankmachine3_refresh_req = basesoc_sdram_cmd_valid;
assign basesoc_sdram_bankmachine4_refresh_req = basesoc_sdram_cmd_valid;
assign basesoc_sdram_bankmachine5_refresh_req = basesoc_sdram_cmd_valid;
assign basesoc_sdram_bankmachine6_refresh_req = basesoc_sdram_cmd_valid;
assign basesoc_sdram_bankmachine7_refresh_req = basesoc_sdram_cmd_valid;
assign basesoc_sdram_go_to_refresh = (((((((basesoc_sdram_bankmachine0_refresh_gnt & basesoc_sdram_bankmachine1_refresh_gnt) & basesoc_sdram_bankmachine2_refresh_gnt) & basesoc_sdram_bankmachine3_refresh_gnt) & basesoc_sdram_bankmachine4_refresh_gnt) & basesoc_sdram_bankmachine5_refresh_gnt) & basesoc_sdram_bankmachine6_refresh_gnt) & basesoc_sdram_bankmachine7_refresh_gnt);
assign basesoc_sdram_interface_rdata = {basesoc_sdram_dfi_p1_rddata, basesoc_sdram_dfi_p0_rddata};
assign {basesoc_sdram_dfi_p1_wrdata, basesoc_sdram_dfi_p0_wrdata} = basesoc_sdram_interface_wdata;
assign {basesoc_sdram_dfi_p1_wrdata_mask, basesoc_sdram_dfi_p0_wrdata_mask} = (~basesoc_sdram_interface_wdata_we);
always @(*) begin
	basesoc_sdram_choose_cmd_valids <= 8'd0;
	basesoc_sdram_choose_cmd_valids[0] <= (basesoc_sdram_bankmachine0_cmd_valid & (((basesoc_sdram_bankmachine0_cmd_payload_is_cmd & basesoc_sdram_choose_cmd_want_cmds) & ((~((basesoc_sdram_bankmachine0_cmd_payload_ras & (~basesoc_sdram_bankmachine0_cmd_payload_cas)) & (~basesoc_sdram_bankmachine0_cmd_payload_we))) | basesoc_sdram_choose_cmd_want_activates)) | ((basesoc_sdram_bankmachine0_cmd_payload_is_read == basesoc_sdram_choose_cmd_want_reads) & (basesoc_sdram_bankmachine0_cmd_payload_is_write == basesoc_sdram_choose_cmd_want_writes))));
	basesoc_sdram_choose_cmd_valids[1] <= (basesoc_sdram_bankmachine1_cmd_valid & (((basesoc_sdram_bankmachine1_cmd_payload_is_cmd & basesoc_sdram_choose_cmd_want_cmds) & ((~((basesoc_sdram_bankmachine1_cmd_payload_ras & (~basesoc_sdram_bankmachine1_cmd_payload_cas)) & (~basesoc_sdram_bankmachine1_cmd_payload_we))) | basesoc_sdram_choose_cmd_want_activates)) | ((basesoc_sdram_bankmachine1_cmd_payload_is_read == basesoc_sdram_choose_cmd_want_reads) & (basesoc_sdram_bankmachine1_cmd_payload_is_write == basesoc_sdram_choose_cmd_want_writes))));
	basesoc_sdram_choose_cmd_valids[2] <= (basesoc_sdram_bankmachine2_cmd_valid & (((basesoc_sdram_bankmachine2_cmd_payload_is_cmd & basesoc_sdram_choose_cmd_want_cmds) & ((~((basesoc_sdram_bankmachine2_cmd_payload_ras & (~basesoc_sdram_bankmachine2_cmd_payload_cas)) & (~basesoc_sdram_bankmachine2_cmd_payload_we))) | basesoc_sdram_choose_cmd_want_activates)) | ((basesoc_sdram_bankmachine2_cmd_payload_is_read == basesoc_sdram_choose_cmd_want_reads) & (basesoc_sdram_bankmachine2_cmd_payload_is_write == basesoc_sdram_choose_cmd_want_writes))));
	basesoc_sdram_choose_cmd_valids[3] <= (basesoc_sdram_bankmachine3_cmd_valid & (((basesoc_sdram_bankmachine3_cmd_payload_is_cmd & basesoc_sdram_choose_cmd_want_cmds) & ((~((basesoc_sdram_bankmachine3_cmd_payload_ras & (~basesoc_sdram_bankmachine3_cmd_payload_cas)) & (~basesoc_sdram_bankmachine3_cmd_payload_we))) | basesoc_sdram_choose_cmd_want_activates)) | ((basesoc_sdram_bankmachine3_cmd_payload_is_read == basesoc_sdram_choose_cmd_want_reads) & (basesoc_sdram_bankmachine3_cmd_payload_is_write == basesoc_sdram_choose_cmd_want_writes))));
	basesoc_sdram_choose_cmd_valids[4] <= (basesoc_sdram_bankmachine4_cmd_valid & (((basesoc_sdram_bankmachine4_cmd_payload_is_cmd & basesoc_sdram_choose_cmd_want_cmds) & ((~((basesoc_sdram_bankmachine4_cmd_payload_ras & (~basesoc_sdram_bankmachine4_cmd_payload_cas)) & (~basesoc_sdram_bankmachine4_cmd_payload_we))) | basesoc_sdram_choose_cmd_want_activates)) | ((basesoc_sdram_bankmachine4_cmd_payload_is_read == basesoc_sdram_choose_cmd_want_reads) & (basesoc_sdram_bankmachine4_cmd_payload_is_write == basesoc_sdram_choose_cmd_want_writes))));
	basesoc_sdram_choose_cmd_valids[5] <= (basesoc_sdram_bankmachine5_cmd_valid & (((basesoc_sdram_bankmachine5_cmd_payload_is_cmd & basesoc_sdram_choose_cmd_want_cmds) & ((~((basesoc_sdram_bankmachine5_cmd_payload_ras & (~basesoc_sdram_bankmachine5_cmd_payload_cas)) & (~basesoc_sdram_bankmachine5_cmd_payload_we))) | basesoc_sdram_choose_cmd_want_activates)) | ((basesoc_sdram_bankmachine5_cmd_payload_is_read == basesoc_sdram_choose_cmd_want_reads) & (basesoc_sdram_bankmachine5_cmd_payload_is_write == basesoc_sdram_choose_cmd_want_writes))));
	basesoc_sdram_choose_cmd_valids[6] <= (basesoc_sdram_bankmachine6_cmd_valid & (((basesoc_sdram_bankmachine6_cmd_payload_is_cmd & basesoc_sdram_choose_cmd_want_cmds) & ((~((basesoc_sdram_bankmachine6_cmd_payload_ras & (~basesoc_sdram_bankmachine6_cmd_payload_cas)) & (~basesoc_sdram_bankmachine6_cmd_payload_we))) | basesoc_sdram_choose_cmd_want_activates)) | ((basesoc_sdram_bankmachine6_cmd_payload_is_read == basesoc_sdram_choose_cmd_want_reads) & (basesoc_sdram_bankmachine6_cmd_payload_is_write == basesoc_sdram_choose_cmd_want_writes))));
	basesoc_sdram_choose_cmd_valids[7] <= (basesoc_sdram_bankmachine7_cmd_valid & (((basesoc_sdram_bankmachine7_cmd_payload_is_cmd & basesoc_sdram_choose_cmd_want_cmds) & ((~((basesoc_sdram_bankmachine7_cmd_payload_ras & (~basesoc_sdram_bankmachine7_cmd_payload_cas)) & (~basesoc_sdram_bankmachine7_cmd_payload_we))) | basesoc_sdram_choose_cmd_want_activates)) | ((basesoc_sdram_bankmachine7_cmd_payload_is_read == basesoc_sdram_choose_cmd_want_reads) & (basesoc_sdram_bankmachine7_cmd_payload_is_write == basesoc_sdram_choose_cmd_want_writes))));
end
assign basesoc_sdram_choose_cmd_request = basesoc_sdram_choose_cmd_valids;
assign basesoc_sdram_choose_cmd_cmd_valid = rhs_array_muxed0;
assign basesoc_sdram_choose_cmd_cmd_payload_a = rhs_array_muxed1;
assign basesoc_sdram_choose_cmd_cmd_payload_ba = rhs_array_muxed2;
assign basesoc_sdram_choose_cmd_cmd_payload_is_read = rhs_array_muxed3;
assign basesoc_sdram_choose_cmd_cmd_payload_is_write = rhs_array_muxed4;
assign basesoc_sdram_choose_cmd_cmd_payload_is_cmd = rhs_array_muxed5;
always @(*) begin
	basesoc_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
	if (basesoc_sdram_choose_cmd_cmd_valid) begin
		basesoc_sdram_choose_cmd_cmd_payload_cas <= t_array_muxed0;
	end
end
always @(*) begin
	basesoc_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
	if (basesoc_sdram_choose_cmd_cmd_valid) begin
		basesoc_sdram_choose_cmd_cmd_payload_ras <= t_array_muxed1;
	end
end
always @(*) begin
	basesoc_sdram_choose_cmd_cmd_payload_we <= 1'd0;
	if (basesoc_sdram_choose_cmd_cmd_valid) begin
		basesoc_sdram_choose_cmd_cmd_payload_we <= t_array_muxed2;
	end
end
assign basesoc_sdram_choose_cmd_ce = (basesoc_sdram_choose_cmd_cmd_ready | (~basesoc_sdram_choose_cmd_cmd_valid));
always @(*) begin
	basesoc_sdram_choose_req_valids <= 8'd0;
	basesoc_sdram_choose_req_valids[0] <= (basesoc_sdram_bankmachine0_cmd_valid & (((basesoc_sdram_bankmachine0_cmd_payload_is_cmd & basesoc_sdram_choose_req_want_cmds) & ((~((basesoc_sdram_bankmachine0_cmd_payload_ras & (~basesoc_sdram_bankmachine0_cmd_payload_cas)) & (~basesoc_sdram_bankmachine0_cmd_payload_we))) | basesoc_sdram_choose_req_want_activates)) | ((basesoc_sdram_bankmachine0_cmd_payload_is_read == basesoc_sdram_choose_req_want_reads) & (basesoc_sdram_bankmachine0_cmd_payload_is_write == basesoc_sdram_choose_req_want_writes))));
	basesoc_sdram_choose_req_valids[1] <= (basesoc_sdram_bankmachine1_cmd_valid & (((basesoc_sdram_bankmachine1_cmd_payload_is_cmd & basesoc_sdram_choose_req_want_cmds) & ((~((basesoc_sdram_bankmachine1_cmd_payload_ras & (~basesoc_sdram_bankmachine1_cmd_payload_cas)) & (~basesoc_sdram_bankmachine1_cmd_payload_we))) | basesoc_sdram_choose_req_want_activates)) | ((basesoc_sdram_bankmachine1_cmd_payload_is_read == basesoc_sdram_choose_req_want_reads) & (basesoc_sdram_bankmachine1_cmd_payload_is_write == basesoc_sdram_choose_req_want_writes))));
	basesoc_sdram_choose_req_valids[2] <= (basesoc_sdram_bankmachine2_cmd_valid & (((basesoc_sdram_bankmachine2_cmd_payload_is_cmd & basesoc_sdram_choose_req_want_cmds) & ((~((basesoc_sdram_bankmachine2_cmd_payload_ras & (~basesoc_sdram_bankmachine2_cmd_payload_cas)) & (~basesoc_sdram_bankmachine2_cmd_payload_we))) | basesoc_sdram_choose_req_want_activates)) | ((basesoc_sdram_bankmachine2_cmd_payload_is_read == basesoc_sdram_choose_req_want_reads) & (basesoc_sdram_bankmachine2_cmd_payload_is_write == basesoc_sdram_choose_req_want_writes))));
	basesoc_sdram_choose_req_valids[3] <= (basesoc_sdram_bankmachine3_cmd_valid & (((basesoc_sdram_bankmachine3_cmd_payload_is_cmd & basesoc_sdram_choose_req_want_cmds) & ((~((basesoc_sdram_bankmachine3_cmd_payload_ras & (~basesoc_sdram_bankmachine3_cmd_payload_cas)) & (~basesoc_sdram_bankmachine3_cmd_payload_we))) | basesoc_sdram_choose_req_want_activates)) | ((basesoc_sdram_bankmachine3_cmd_payload_is_read == basesoc_sdram_choose_req_want_reads) & (basesoc_sdram_bankmachine3_cmd_payload_is_write == basesoc_sdram_choose_req_want_writes))));
	basesoc_sdram_choose_req_valids[4] <= (basesoc_sdram_bankmachine4_cmd_valid & (((basesoc_sdram_bankmachine4_cmd_payload_is_cmd & basesoc_sdram_choose_req_want_cmds) & ((~((basesoc_sdram_bankmachine4_cmd_payload_ras & (~basesoc_sdram_bankmachine4_cmd_payload_cas)) & (~basesoc_sdram_bankmachine4_cmd_payload_we))) | basesoc_sdram_choose_req_want_activates)) | ((basesoc_sdram_bankmachine4_cmd_payload_is_read == basesoc_sdram_choose_req_want_reads) & (basesoc_sdram_bankmachine4_cmd_payload_is_write == basesoc_sdram_choose_req_want_writes))));
	basesoc_sdram_choose_req_valids[5] <= (basesoc_sdram_bankmachine5_cmd_valid & (((basesoc_sdram_bankmachine5_cmd_payload_is_cmd & basesoc_sdram_choose_req_want_cmds) & ((~((basesoc_sdram_bankmachine5_cmd_payload_ras & (~basesoc_sdram_bankmachine5_cmd_payload_cas)) & (~basesoc_sdram_bankmachine5_cmd_payload_we))) | basesoc_sdram_choose_req_want_activates)) | ((basesoc_sdram_bankmachine5_cmd_payload_is_read == basesoc_sdram_choose_req_want_reads) & (basesoc_sdram_bankmachine5_cmd_payload_is_write == basesoc_sdram_choose_req_want_writes))));
	basesoc_sdram_choose_req_valids[6] <= (basesoc_sdram_bankmachine6_cmd_valid & (((basesoc_sdram_bankmachine6_cmd_payload_is_cmd & basesoc_sdram_choose_req_want_cmds) & ((~((basesoc_sdram_bankmachine6_cmd_payload_ras & (~basesoc_sdram_bankmachine6_cmd_payload_cas)) & (~basesoc_sdram_bankmachine6_cmd_payload_we))) | basesoc_sdram_choose_req_want_activates)) | ((basesoc_sdram_bankmachine6_cmd_payload_is_read == basesoc_sdram_choose_req_want_reads) & (basesoc_sdram_bankmachine6_cmd_payload_is_write == basesoc_sdram_choose_req_want_writes))));
	basesoc_sdram_choose_req_valids[7] <= (basesoc_sdram_bankmachine7_cmd_valid & (((basesoc_sdram_bankmachine7_cmd_payload_is_cmd & basesoc_sdram_choose_req_want_cmds) & ((~((basesoc_sdram_bankmachine7_cmd_payload_ras & (~basesoc_sdram_bankmachine7_cmd_payload_cas)) & (~basesoc_sdram_bankmachine7_cmd_payload_we))) | basesoc_sdram_choose_req_want_activates)) | ((basesoc_sdram_bankmachine7_cmd_payload_is_read == basesoc_sdram_choose_req_want_reads) & (basesoc_sdram_bankmachine7_cmd_payload_is_write == basesoc_sdram_choose_req_want_writes))));
end
assign basesoc_sdram_choose_req_request = basesoc_sdram_choose_req_valids;
assign basesoc_sdram_choose_req_cmd_valid = rhs_array_muxed6;
assign basesoc_sdram_choose_req_cmd_payload_a = rhs_array_muxed7;
assign basesoc_sdram_choose_req_cmd_payload_ba = rhs_array_muxed8;
assign basesoc_sdram_choose_req_cmd_payload_is_read = rhs_array_muxed9;
assign basesoc_sdram_choose_req_cmd_payload_is_write = rhs_array_muxed10;
assign basesoc_sdram_choose_req_cmd_payload_is_cmd = rhs_array_muxed11;
always @(*) begin
	basesoc_sdram_choose_req_cmd_payload_cas <= 1'd0;
	if (basesoc_sdram_choose_req_cmd_valid) begin
		basesoc_sdram_choose_req_cmd_payload_cas <= t_array_muxed3;
	end
end
always @(*) begin
	basesoc_sdram_choose_req_cmd_payload_ras <= 1'd0;
	if (basesoc_sdram_choose_req_cmd_valid) begin
		basesoc_sdram_choose_req_cmd_payload_ras <= t_array_muxed4;
	end
end
always @(*) begin
	basesoc_sdram_choose_req_cmd_payload_we <= 1'd0;
	if (basesoc_sdram_choose_req_cmd_valid) begin
		basesoc_sdram_choose_req_cmd_payload_we <= t_array_muxed5;
	end
end
always @(*) begin
	basesoc_sdram_bankmachine0_cmd_ready <= 1'd0;
	if (((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & (basesoc_sdram_choose_cmd_grant == 1'd0))) begin
		basesoc_sdram_bankmachine0_cmd_ready <= 1'd1;
	end
	if (((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_grant == 1'd0))) begin
		basesoc_sdram_bankmachine0_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	basesoc_sdram_bankmachine1_cmd_ready <= 1'd0;
	if (((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & (basesoc_sdram_choose_cmd_grant == 1'd1))) begin
		basesoc_sdram_bankmachine1_cmd_ready <= 1'd1;
	end
	if (((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_grant == 1'd1))) begin
		basesoc_sdram_bankmachine1_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	basesoc_sdram_bankmachine2_cmd_ready <= 1'd0;
	if (((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & (basesoc_sdram_choose_cmd_grant == 2'd2))) begin
		basesoc_sdram_bankmachine2_cmd_ready <= 1'd1;
	end
	if (((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_grant == 2'd2))) begin
		basesoc_sdram_bankmachine2_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	basesoc_sdram_bankmachine3_cmd_ready <= 1'd0;
	if (((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & (basesoc_sdram_choose_cmd_grant == 2'd3))) begin
		basesoc_sdram_bankmachine3_cmd_ready <= 1'd1;
	end
	if (((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_grant == 2'd3))) begin
		basesoc_sdram_bankmachine3_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	basesoc_sdram_bankmachine4_cmd_ready <= 1'd0;
	if (((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & (basesoc_sdram_choose_cmd_grant == 3'd4))) begin
		basesoc_sdram_bankmachine4_cmd_ready <= 1'd1;
	end
	if (((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_grant == 3'd4))) begin
		basesoc_sdram_bankmachine4_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	basesoc_sdram_bankmachine5_cmd_ready <= 1'd0;
	if (((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & (basesoc_sdram_choose_cmd_grant == 3'd5))) begin
		basesoc_sdram_bankmachine5_cmd_ready <= 1'd1;
	end
	if (((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_grant == 3'd5))) begin
		basesoc_sdram_bankmachine5_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	basesoc_sdram_bankmachine6_cmd_ready <= 1'd0;
	if (((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & (basesoc_sdram_choose_cmd_grant == 3'd6))) begin
		basesoc_sdram_bankmachine6_cmd_ready <= 1'd1;
	end
	if (((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_grant == 3'd6))) begin
		basesoc_sdram_bankmachine6_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	basesoc_sdram_bankmachine7_cmd_ready <= 1'd0;
	if (((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & (basesoc_sdram_choose_cmd_grant == 3'd7))) begin
		basesoc_sdram_bankmachine7_cmd_ready <= 1'd1;
	end
	if (((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_grant == 3'd7))) begin
		basesoc_sdram_bankmachine7_cmd_ready <= 1'd1;
	end
end
assign basesoc_sdram_choose_req_ce = (basesoc_sdram_choose_req_cmd_ready | (~basesoc_sdram_choose_req_cmd_valid));
assign basesoc_sdram_dfi_p0_reset_n = 1'd1;
assign basesoc_sdram_dfi_p0_cke = {1{basesoc_sdram_steerer0}};
assign basesoc_sdram_dfi_p0_odt = {1{basesoc_sdram_steerer1}};
assign basesoc_sdram_dfi_p1_reset_n = 1'd1;
assign basesoc_sdram_dfi_p1_cke = {1{basesoc_sdram_steerer2}};
assign basesoc_sdram_dfi_p1_odt = {1{basesoc_sdram_steerer3}};
assign basesoc_sdram_tfawcon_count = ((basesoc_sdram_tfawcon_window[0] + basesoc_sdram_tfawcon_window[1]) + basesoc_sdram_tfawcon_window[2]);
always @(*) begin
	basesoc_sdram_steerer_sel1 <= 2'd0;
	basesoc_sdram_choose_cmd_want_activates <= 1'd0;
	basesoc_sdram_cmd_ready <= 1'd0;
	basesoc_sdram_choose_cmd_cmd_ready <= 1'd0;
	basesoc_sdram_choose_req_want_reads <= 1'd0;
	basesoc_sdram_choose_req_want_writes <= 1'd0;
	basesoc_sdram_en0 <= 1'd0;
	multiplexer_next_state <= 4'd0;
	basesoc_sdram_choose_req_cmd_ready <= 1'd0;
	basesoc_sdram_en1 <= 1'd0;
	basesoc_sdram_steerer_sel0 <= 2'd0;
	multiplexer_next_state <= multiplexer_state;
	case (multiplexer_state)
		1'd1: begin
			basesoc_sdram_en1 <= 1'd1;
			basesoc_sdram_choose_req_want_writes <= 1'd1;
			if (1'd0) begin
				basesoc_sdram_choose_req_cmd_ready <= (basesoc_sdram_cas_allowed & ((~((basesoc_sdram_choose_req_cmd_payload_ras & (~basesoc_sdram_choose_req_cmd_payload_cas)) & (~basesoc_sdram_choose_req_cmd_payload_we))) | basesoc_sdram_ras_allowed));
			end else begin
				basesoc_sdram_choose_cmd_want_activates <= basesoc_sdram_ras_allowed;
				basesoc_sdram_choose_cmd_cmd_ready <= ((~((basesoc_sdram_choose_cmd_cmd_payload_ras & (~basesoc_sdram_choose_cmd_cmd_payload_cas)) & (~basesoc_sdram_choose_cmd_cmd_payload_we))) | basesoc_sdram_ras_allowed);
				basesoc_sdram_choose_req_cmd_ready <= basesoc_sdram_cas_allowed;
			end
			basesoc_sdram_steerer_sel0 <= 1'd0;
			if (1'd0) begin
				basesoc_sdram_steerer_sel0 <= 2'd2;
			end
			if (1'd1) begin
				basesoc_sdram_steerer_sel0 <= 1'd1;
			end
			basesoc_sdram_steerer_sel1 <= 1'd0;
			if (1'd1) begin
				basesoc_sdram_steerer_sel1 <= 2'd2;
			end
			if (1'd0) begin
				basesoc_sdram_steerer_sel1 <= 1'd1;
			end
			if (basesoc_sdram_read_available) begin
				if (((~basesoc_sdram_write_available) | basesoc_sdram_max_time1)) begin
					multiplexer_next_state <= 2'd3;
				end
			end
			if (basesoc_sdram_go_to_refresh) begin
				multiplexer_next_state <= 2'd2;
			end
		end
		2'd2: begin
			basesoc_sdram_steerer_sel0 <= 2'd3;
			basesoc_sdram_cmd_ready <= 1'd1;
			if (basesoc_sdram_cmd_last) begin
				multiplexer_next_state <= 1'd0;
			end
		end
		2'd3: begin
			if (basesoc_sdram_twtrcon_ready) begin
				multiplexer_next_state <= 1'd0;
			end
		end
		3'd4: begin
			multiplexer_next_state <= 3'd5;
		end
		3'd5: begin
			multiplexer_next_state <= 3'd6;
		end
		3'd6: begin
			multiplexer_next_state <= 3'd7;
		end
		3'd7: begin
			multiplexer_next_state <= 4'd8;
		end
		4'd8: begin
			multiplexer_next_state <= 4'd9;
		end
		4'd9: begin
			multiplexer_next_state <= 4'd10;
		end
		4'd10: begin
			multiplexer_next_state <= 4'd11;
		end
		4'd11: begin
			multiplexer_next_state <= 4'd12;
		end
		4'd12: begin
			multiplexer_next_state <= 4'd13;
		end
		4'd13: begin
			multiplexer_next_state <= 4'd14;
		end
		4'd14: begin
			multiplexer_next_state <= 4'd15;
		end
		4'd15: begin
			multiplexer_next_state <= 1'd1;
		end
		default: begin
			basesoc_sdram_en0 <= 1'd1;
			basesoc_sdram_choose_req_want_reads <= 1'd1;
			if (1'd0) begin
				basesoc_sdram_choose_req_cmd_ready <= (basesoc_sdram_cas_allowed & ((~((basesoc_sdram_choose_req_cmd_payload_ras & (~basesoc_sdram_choose_req_cmd_payload_cas)) & (~basesoc_sdram_choose_req_cmd_payload_we))) | basesoc_sdram_ras_allowed));
			end else begin
				basesoc_sdram_choose_cmd_want_activates <= basesoc_sdram_ras_allowed;
				basesoc_sdram_choose_cmd_cmd_ready <= ((~((basesoc_sdram_choose_cmd_cmd_payload_ras & (~basesoc_sdram_choose_cmd_cmd_payload_cas)) & (~basesoc_sdram_choose_cmd_cmd_payload_we))) | basesoc_sdram_ras_allowed);
				basesoc_sdram_choose_req_cmd_ready <= basesoc_sdram_cas_allowed;
			end
			basesoc_sdram_steerer_sel0 <= 1'd0;
			if (1'd1) begin
				basesoc_sdram_steerer_sel0 <= 2'd2;
			end
			if (1'd0) begin
				basesoc_sdram_steerer_sel0 <= 1'd1;
			end
			basesoc_sdram_steerer_sel1 <= 1'd0;
			if (1'd0) begin
				basesoc_sdram_steerer_sel1 <= 2'd2;
			end
			if (1'd1) begin
				basesoc_sdram_steerer_sel1 <= 1'd1;
			end
			if (basesoc_sdram_write_available) begin
				if (((~basesoc_sdram_read_available) | basesoc_sdram_max_time0)) begin
					multiplexer_next_state <= 3'd4;
				end
			end
			if (basesoc_sdram_go_to_refresh) begin
				multiplexer_next_state <= 2'd2;
			end
		end
	endcase
end
assign roundrobin0_request = {(((basesoc_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((locked0 | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & basesoc_port_cmd_valid)};
assign roundrobin0_ce = ((~basesoc_sdram_interface_bank0_valid) & (~basesoc_sdram_interface_bank0_lock));
assign basesoc_sdram_interface_bank0_addr = rhs_array_muxed12;
assign basesoc_sdram_interface_bank0_we = rhs_array_muxed13;
assign basesoc_sdram_interface_bank0_valid = rhs_array_muxed14;
assign roundrobin1_request = {(((basesoc_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((locked1 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & basesoc_port_cmd_valid)};
assign roundrobin1_ce = ((~basesoc_sdram_interface_bank1_valid) & (~basesoc_sdram_interface_bank1_lock));
assign basesoc_sdram_interface_bank1_addr = rhs_array_muxed15;
assign basesoc_sdram_interface_bank1_we = rhs_array_muxed16;
assign basesoc_sdram_interface_bank1_valid = rhs_array_muxed17;
assign roundrobin2_request = {(((basesoc_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((locked2 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & basesoc_port_cmd_valid)};
assign roundrobin2_ce = ((~basesoc_sdram_interface_bank2_valid) & (~basesoc_sdram_interface_bank2_lock));
assign basesoc_sdram_interface_bank2_addr = rhs_array_muxed18;
assign basesoc_sdram_interface_bank2_we = rhs_array_muxed19;
assign basesoc_sdram_interface_bank2_valid = rhs_array_muxed20;
assign roundrobin3_request = {(((basesoc_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((locked3 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & basesoc_port_cmd_valid)};
assign roundrobin3_ce = ((~basesoc_sdram_interface_bank3_valid) & (~basesoc_sdram_interface_bank3_lock));
assign basesoc_sdram_interface_bank3_addr = rhs_array_muxed21;
assign basesoc_sdram_interface_bank3_we = rhs_array_muxed22;
assign basesoc_sdram_interface_bank3_valid = rhs_array_muxed23;
assign roundrobin4_request = {(((basesoc_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((locked4 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & basesoc_port_cmd_valid)};
assign roundrobin4_ce = ((~basesoc_sdram_interface_bank4_valid) & (~basesoc_sdram_interface_bank4_lock));
assign basesoc_sdram_interface_bank4_addr = rhs_array_muxed24;
assign basesoc_sdram_interface_bank4_we = rhs_array_muxed25;
assign basesoc_sdram_interface_bank4_valid = rhs_array_muxed26;
assign roundrobin5_request = {(((basesoc_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((locked5 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & basesoc_port_cmd_valid)};
assign roundrobin5_ce = ((~basesoc_sdram_interface_bank5_valid) & (~basesoc_sdram_interface_bank5_lock));
assign basesoc_sdram_interface_bank5_addr = rhs_array_muxed27;
assign basesoc_sdram_interface_bank5_we = rhs_array_muxed28;
assign basesoc_sdram_interface_bank5_valid = rhs_array_muxed29;
assign roundrobin6_request = {(((basesoc_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((locked6 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & basesoc_port_cmd_valid)};
assign roundrobin6_ce = ((~basesoc_sdram_interface_bank6_valid) & (~basesoc_sdram_interface_bank6_lock));
assign basesoc_sdram_interface_bank6_addr = rhs_array_muxed30;
assign basesoc_sdram_interface_bank6_we = rhs_array_muxed31;
assign basesoc_sdram_interface_bank6_valid = rhs_array_muxed32;
assign roundrobin7_request = {(((basesoc_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((locked7 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))))) & basesoc_port_cmd_valid)};
assign roundrobin7_ce = ((~basesoc_sdram_interface_bank7_valid) & (~basesoc_sdram_interface_bank7_lock));
assign basesoc_sdram_interface_bank7_addr = rhs_array_muxed33;
assign basesoc_sdram_interface_bank7_we = rhs_array_muxed34;
assign basesoc_sdram_interface_bank7_valid = rhs_array_muxed35;
assign basesoc_port_cmd_ready = ((((((((1'd0 | (((roundrobin0_grant == 1'd0) & ((basesoc_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((locked0 | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & basesoc_sdram_interface_bank0_ready)) | (((roundrobin1_grant == 1'd0) & ((basesoc_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((locked1 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & basesoc_sdram_interface_bank1_ready)) | (((roundrobin2_grant == 1'd0) & ((basesoc_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((locked2 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & basesoc_sdram_interface_bank2_ready)) | (((roundrobin3_grant == 1'd0) & ((basesoc_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((locked3 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & basesoc_sdram_interface_bank3_ready)) | (((roundrobin4_grant == 1'd0) & ((basesoc_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((locked4 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & basesoc_sdram_interface_bank4_ready)) | (((roundrobin5_grant == 1'd0) & ((basesoc_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((locked5 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & basesoc_sdram_interface_bank5_ready)) | (((roundrobin6_grant == 1'd0) & ((basesoc_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((locked6 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & basesoc_sdram_interface_bank6_ready)) | (((roundrobin7_grant == 1'd0) & ((basesoc_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((locked7 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0)))))) & basesoc_sdram_interface_bank7_ready));
assign basesoc_port_wdata_ready = new_master_wdata_ready3;
assign basesoc_port_rdata_valid = new_master_rdata_valid13;
always @(*) begin
	basesoc_sdram_interface_wdata <= 128'd0;
	basesoc_sdram_interface_wdata_we <= 16'd0;
	case ({new_master_wdata_ready3})
		1'd1: begin
			basesoc_sdram_interface_wdata <= basesoc_port_wdata_payload_data;
			basesoc_sdram_interface_wdata_we <= basesoc_port_wdata_payload_we;
		end
		default: begin
			basesoc_sdram_interface_wdata <= 1'd0;
			basesoc_sdram_interface_wdata_we <= 1'd0;
		end
	endcase
end
assign basesoc_port_rdata_payload_data = basesoc_sdram_interface_rdata;
assign roundrobin0_grant = 1'd0;
assign roundrobin1_grant = 1'd0;
assign roundrobin2_grant = 1'd0;
assign roundrobin3_grant = 1'd0;
assign roundrobin4_grant = 1'd0;
assign roundrobin5_grant = 1'd0;
assign roundrobin6_grant = 1'd0;
assign roundrobin7_grant = 1'd0;
assign basesoc_data_port_adr = basesoc_wb_sdram_adr[10:2];
always @(*) begin
	basesoc_data_port_dat_w <= 128'd0;
	basesoc_data_port_we <= 16'd0;
	if (basesoc_write_from_slave) begin
		basesoc_data_port_dat_w <= basesoc_interface_dat_r;
		basesoc_data_port_we <= {16{1'd1}};
	end else begin
		basesoc_data_port_dat_w <= {4{basesoc_wb_sdram_dat_w}};
		if ((((basesoc_wb_sdram_cyc & basesoc_wb_sdram_stb) & basesoc_wb_sdram_we) & basesoc_wb_sdram_ack)) begin
			basesoc_data_port_we <= {({4{(basesoc_wb_sdram_adr[1:0] == 1'd0)}} & basesoc_wb_sdram_sel), ({4{(basesoc_wb_sdram_adr[1:0] == 1'd1)}} & basesoc_wb_sdram_sel), ({4{(basesoc_wb_sdram_adr[1:0] == 2'd2)}} & basesoc_wb_sdram_sel), ({4{(basesoc_wb_sdram_adr[1:0] == 2'd3)}} & basesoc_wb_sdram_sel)};
		end
	end
end
assign basesoc_interface_dat_w = basesoc_data_port_dat_r;
assign basesoc_interface_sel = 16'd65535;
always @(*) begin
	basesoc_wb_sdram_dat_r <= 32'd0;
	case (basesoc_adr_offset_r)
		1'd0: begin
			basesoc_wb_sdram_dat_r <= basesoc_data_port_dat_r[127:96];
		end
		1'd1: begin
			basesoc_wb_sdram_dat_r <= basesoc_data_port_dat_r[95:64];
		end
		2'd2: begin
			basesoc_wb_sdram_dat_r <= basesoc_data_port_dat_r[63:32];
		end
		default: begin
			basesoc_wb_sdram_dat_r <= basesoc_data_port_dat_r[31:0];
		end
	endcase
end
assign {basesoc_tag_do_dirty, basesoc_tag_do_tag} = basesoc_tag_port_dat_r;
assign basesoc_tag_port_dat_w = {basesoc_tag_di_dirty, basesoc_tag_di_tag};
assign basesoc_tag_port_adr = basesoc_wb_sdram_adr[10:2];
assign basesoc_tag_di_tag = basesoc_wb_sdram_adr[29:11];
assign basesoc_interface_adr = {basesoc_tag_do_tag, basesoc_wb_sdram_adr[10:2]};
always @(*) begin
	basesoc_tag_di_dirty <= 1'd0;
	fullmemorywe_next_state <= 2'd0;
	basesoc_word_clr <= 1'd0;
	basesoc_word_inc <= 1'd0;
	basesoc_write_from_slave <= 1'd0;
	basesoc_interface_cyc <= 1'd0;
	basesoc_interface_stb <= 1'd0;
	basesoc_tag_port_we <= 1'd0;
	basesoc_interface_we <= 1'd0;
	basesoc_wb_sdram_ack <= 1'd0;
	fullmemorywe_next_state <= fullmemorywe_state;
	case (fullmemorywe_state)
		1'd1: begin
			basesoc_word_clr <= 1'd1;
			if ((basesoc_tag_do_tag == basesoc_wb_sdram_adr[29:11])) begin
				basesoc_wb_sdram_ack <= 1'd1;
				if (basesoc_wb_sdram_we) begin
					basesoc_tag_di_dirty <= 1'd1;
					basesoc_tag_port_we <= 1'd1;
				end
				fullmemorywe_next_state <= 1'd0;
			end else begin
				if (basesoc_tag_do_dirty) begin
					fullmemorywe_next_state <= 2'd2;
				end else begin
					basesoc_tag_port_we <= 1'd1;
					basesoc_word_clr <= 1'd1;
					fullmemorywe_next_state <= 2'd3;
				end
			end
		end
		2'd2: begin
			basesoc_interface_stb <= 1'd1;
			basesoc_interface_cyc <= 1'd1;
			basesoc_interface_we <= 1'd1;
			if (basesoc_interface_ack) begin
				basesoc_word_inc <= 1'd1;
				if (1'd1) begin
					basesoc_tag_port_we <= 1'd1;
					basesoc_word_clr <= 1'd1;
					fullmemorywe_next_state <= 2'd3;
				end
			end
		end
		2'd3: begin
			basesoc_interface_stb <= 1'd1;
			basesoc_interface_cyc <= 1'd1;
			basesoc_interface_we <= 1'd0;
			if (basesoc_interface_ack) begin
				basesoc_write_from_slave <= 1'd1;
				basesoc_word_inc <= 1'd1;
				if (1'd1) begin
					fullmemorywe_next_state <= 1'd1;
				end else begin
					fullmemorywe_next_state <= 2'd3;
				end
			end
		end
		default: begin
			if ((basesoc_wb_sdram_cyc & basesoc_wb_sdram_stb)) begin
				fullmemorywe_next_state <= 1'd1;
			end
		end
	endcase
end
assign basesoc_port_cmd_payload_addr = (basesoc_interface_adr - 27'd67108864);
assign basesoc_port_cmd_payload_we = basesoc_interface_we;
assign basesoc_port_cmd_last = (~basesoc_interface_we);
assign basesoc_port_flush = (~basesoc_interface_cyc);
always @(*) begin
	basesoc_port_wdata_valid <= 1'd0;
	basesoc_port_wdata_valid <= (basesoc_interface_stb & basesoc_interface_we);
	if (1'd1) begin
		if ((~basesoc_is_ongoing)) begin
			basesoc_port_wdata_valid <= 1'd0;
		end
	end
end
assign basesoc_port_wdata_payload_data = basesoc_interface_dat_w;
assign basesoc_port_wdata_payload_we = basesoc_interface_sel;
assign basesoc_port_rdata_ready = 1'd1;
always @(*) begin
	basesoc_port_cmd_valid <= 1'd0;
	basesoc_aborted_subfragments_next_value <= 1'd0;
	basesoc_aborted_subfragments_next_value_ce <= 1'd0;
	basesoc_interface_dat_r <= 128'd0;
	basesoc_interface_ack <= 1'd0;
	litedramwishbone2native_next_state <= 2'd0;
	basesoc_is_ongoing <= 1'd0;
	litedramwishbone2native_next_state <= litedramwishbone2native_state;
	case (litedramwishbone2native_state)
		1'd1: begin
			basesoc_is_ongoing <= 1'd1;
			basesoc_aborted_subfragments_next_value <= ((~basesoc_interface_cyc) | basesoc_aborted);
			basesoc_aborted_subfragments_next_value_ce <= 1'd1;
			if ((basesoc_port_wdata_valid & basesoc_port_wdata_ready)) begin
				basesoc_interface_ack <= (basesoc_interface_cyc & (~basesoc_aborted));
				litedramwishbone2native_next_state <= 1'd0;
			end
		end
		2'd2: begin
			basesoc_aborted_subfragments_next_value <= ((~basesoc_interface_cyc) | basesoc_aborted);
			basesoc_aborted_subfragments_next_value_ce <= 1'd1;
			if (basesoc_port_rdata_valid) begin
				basesoc_interface_ack <= (basesoc_interface_cyc & (~basesoc_aborted));
				basesoc_interface_dat_r <= basesoc_port_rdata_payload_data;
				litedramwishbone2native_next_state <= 1'd0;
			end
		end
		default: begin
			basesoc_port_cmd_valid <= (basesoc_interface_cyc & basesoc_interface_stb);
			if (((basesoc_port_cmd_valid & basesoc_port_cmd_ready) & basesoc_interface_we)) begin
				litedramwishbone2native_next_state <= 1'd1;
			end
			if (((basesoc_port_cmd_valid & basesoc_port_cmd_ready) & (~basesoc_interface_we))) begin
				litedramwishbone2native_next_state <= 2'd2;
			end
			basesoc_aborted_subfragments_next_value <= 1'd0;
			basesoc_aborted_subfragments_next_value_ce <= 1'd1;
		end
	endcase
end
assign leds_wait = (~leds_done);
always @(*) begin
	user_led2 <= 1'd0;
	user_led0 <= 1'd0;
	user_led1 <= 1'd0;
	if ((leds_mode == 1'd1)) begin
		{user_led2, user_led1, user_led0} <= leds_storage;
	end else begin
		{user_led2, user_led1, user_led0} <= leds_chaser;
	end
end
assign leds_done = (leds_count == 1'd0);
always @(*) begin
	next_state <= 2'd0;
	basesoc_dat_w_basesoc_next_value0 <= 32'd0;
	basesoc_wishbone_dat_r <= 32'd0;
	basesoc_dat_w_basesoc_next_value_ce0 <= 1'd0;
	basesoc_adr_basesoc_next_value1 <= 14'd0;
	basesoc_adr_basesoc_next_value_ce1 <= 1'd0;
	basesoc_wishbone_ack <= 1'd0;
	basesoc_we_basesoc_next_value2 <= 1'd0;
	basesoc_we_basesoc_next_value_ce2 <= 1'd0;
	next_state <= state;
	case (state)
		1'd1: begin
			basesoc_adr_basesoc_next_value1 <= 1'd0;
			basesoc_adr_basesoc_next_value_ce1 <= 1'd1;
			basesoc_we_basesoc_next_value2 <= 1'd0;
			basesoc_we_basesoc_next_value_ce2 <= 1'd1;
			next_state <= 2'd2;
		end
		2'd2: begin
			basesoc_wishbone_ack <= 1'd1;
			basesoc_wishbone_dat_r <= basesoc_dat_r;
			next_state <= 1'd0;
		end
		default: begin
			basesoc_dat_w_basesoc_next_value0 <= basesoc_wishbone_dat_w;
			basesoc_dat_w_basesoc_next_value_ce0 <= 1'd1;
			if ((basesoc_wishbone_cyc & basesoc_wishbone_stb)) begin
				basesoc_adr_basesoc_next_value1 <= basesoc_wishbone_adr;
				basesoc_adr_basesoc_next_value_ce1 <= 1'd1;
				basesoc_we_basesoc_next_value2 <= (basesoc_wishbone_we & (basesoc_wishbone_sel != 1'd0));
				basesoc_we_basesoc_next_value_ce2 <= 1'd1;
				next_state <= 1'd1;
			end
		end
	endcase
end
assign shared_adr = rhs_array_muxed36;
assign shared_dat_w = rhs_array_muxed37;
assign shared_sel = rhs_array_muxed38;
assign shared_cyc = rhs_array_muxed39;
assign shared_stb = rhs_array_muxed40;
assign shared_we = rhs_array_muxed41;
assign shared_cti = rhs_array_muxed42;
assign shared_bte = rhs_array_muxed43;
assign basesoc_ibus_dat_r = shared_dat_r;
assign basesoc_dbus_dat_r = shared_dat_r;
assign basesoc_ibus_ack = (shared_ack & (grant == 1'd0));
assign basesoc_dbus_ack = (shared_ack & (grant == 1'd1));
assign basesoc_ibus_err = (shared_err & (grant == 1'd0));
assign basesoc_dbus_err = (shared_err & (grant == 1'd1));
assign request = {basesoc_dbus_cyc, basesoc_ibus_cyc};
always @(*) begin
	slave_sel <= 4'd0;
	slave_sel[0] <= (shared_adr[29:15] == 1'd0);
	slave_sel[1] <= (shared_adr[29:11] == 12'd2048);
	slave_sel[2] <= (shared_adr[29:27] == 2'd2);
	slave_sel[3] <= (shared_adr[29:14] == 16'd33280);
end
assign basesoc_basesoc_ram_bus_adr = shared_adr;
assign basesoc_basesoc_ram_bus_dat_w = shared_dat_w;
assign basesoc_basesoc_ram_bus_sel = shared_sel;
assign basesoc_basesoc_ram_bus_stb = shared_stb;
assign basesoc_basesoc_ram_bus_we = shared_we;
assign basesoc_basesoc_ram_bus_cti = shared_cti;
assign basesoc_basesoc_ram_bus_bte = shared_bte;
assign basesoc_ram_bus_ram_bus_adr = shared_adr;
assign basesoc_ram_bus_ram_bus_dat_w = shared_dat_w;
assign basesoc_ram_bus_ram_bus_sel = shared_sel;
assign basesoc_ram_bus_ram_bus_stb = shared_stb;
assign basesoc_ram_bus_ram_bus_we = shared_we;
assign basesoc_ram_bus_ram_bus_cti = shared_cti;
assign basesoc_ram_bus_ram_bus_bte = shared_bte;
assign basesoc_wb_sdram_adr = shared_adr;
assign basesoc_wb_sdram_dat_w = shared_dat_w;
assign basesoc_wb_sdram_sel = shared_sel;
assign basesoc_wb_sdram_stb = shared_stb;
assign basesoc_wb_sdram_we = shared_we;
assign basesoc_wb_sdram_cti = shared_cti;
assign basesoc_wb_sdram_bte = shared_bte;
assign basesoc_wishbone_adr = shared_adr;
assign basesoc_wishbone_dat_w = shared_dat_w;
assign basesoc_wishbone_sel = shared_sel;
assign basesoc_wishbone_stb = shared_stb;
assign basesoc_wishbone_we = shared_we;
assign basesoc_wishbone_cti = shared_cti;
assign basesoc_wishbone_bte = shared_bte;
assign basesoc_basesoc_ram_bus_cyc = (shared_cyc & slave_sel[0]);
assign basesoc_ram_bus_ram_bus_cyc = (shared_cyc & slave_sel[1]);
assign basesoc_wb_sdram_cyc = (shared_cyc & slave_sel[2]);
assign basesoc_wishbone_cyc = (shared_cyc & slave_sel[3]);
assign shared_err = (((basesoc_basesoc_ram_bus_err | basesoc_ram_bus_ram_bus_err) | basesoc_wb_sdram_err) | basesoc_wishbone_err);
assign wait_1 = ((shared_stb & shared_cyc) & (~shared_ack));
always @(*) begin
	shared_ack <= 1'd0;
	error <= 1'd0;
	shared_dat_r <= 32'd0;
	shared_ack <= (((basesoc_basesoc_ram_bus_ack | basesoc_ram_bus_ram_bus_ack) | basesoc_wb_sdram_ack) | basesoc_wishbone_ack);
	shared_dat_r <= (((({32{slave_sel_r[0]}} & basesoc_basesoc_ram_bus_dat_r) | ({32{slave_sel_r[1]}} & basesoc_ram_bus_ram_bus_dat_r)) | ({32{slave_sel_r[2]}} & basesoc_wb_sdram_dat_r)) | ({32{slave_sel_r[3]}} & basesoc_wishbone_dat_r));
	if (done) begin
		shared_dat_r <= 32'd4294967295;
		shared_ack <= 1'd1;
		error <= 1'd1;
	end
end
assign done = (count == 1'd0);
assign csr_bankarray_csrbank0_sel = (csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd0);
assign csr_bankarray_csrbank0_reset0_r = csr_bankarray_interface0_bank_bus_dat_w[1:0];
always @(*) begin
	csr_bankarray_csrbank0_reset0_re <= 1'd0;
	csr_bankarray_csrbank0_reset0_we <= 1'd0;
	if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
		csr_bankarray_csrbank0_reset0_re <= csr_bankarray_interface0_bank_bus_we;
		csr_bankarray_csrbank0_reset0_we <= (~csr_bankarray_interface0_bank_bus_we);
	end
end
assign csr_bankarray_csrbank0_scratch0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank0_scratch0_we <= 1'd0;
	csr_bankarray_csrbank0_scratch0_re <= 1'd0;
	if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
		csr_bankarray_csrbank0_scratch0_re <= csr_bankarray_interface0_bank_bus_we;
		csr_bankarray_csrbank0_scratch0_we <= (~csr_bankarray_interface0_bank_bus_we);
	end
end
assign csr_bankarray_csrbank0_bus_errors_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank0_bus_errors_we <= 1'd0;
	csr_bankarray_csrbank0_bus_errors_re <= 1'd0;
	if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
		csr_bankarray_csrbank0_bus_errors_re <= csr_bankarray_interface0_bank_bus_we;
		csr_bankarray_csrbank0_bus_errors_we <= (~csr_bankarray_interface0_bank_bus_we);
	end
end
always @(*) begin
	basesoc_soc_rst <= 1'd0;
	if (basesoc_reset_re) begin
		basesoc_soc_rst <= basesoc_reset_storage[0];
	end
end
assign basesoc_cpu_rst = basesoc_reset_storage[1];
assign csr_bankarray_csrbank0_reset0_w = basesoc_reset_storage[1:0];
assign csr_bankarray_csrbank0_scratch0_w = basesoc_scratch_storage[31:0];
assign csr_bankarray_csrbank0_bus_errors_w = basesoc_bus_errors_status[31:0];
assign basesoc_bus_errors_we = csr_bankarray_csrbank0_bus_errors_we;
assign csr_bankarray_csrbank1_sel = (csr_bankarray_interface1_bank_bus_adr[13:9] == 1'd1);
assign csr_bankarray_csrbank1_dly_sel0_r = csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
	csr_bankarray_csrbank1_dly_sel0_we <= 1'd0;
	csr_bankarray_csrbank1_dly_sel0_re <= 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
		csr_bankarray_csrbank1_dly_sel0_re <= csr_bankarray_interface1_bank_bus_we;
		csr_bankarray_csrbank1_dly_sel0_we <= (~csr_bankarray_interface1_bank_bus_we);
	end
end
assign ddrphy_rdly_dq_rst_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
	ddrphy_rdly_dq_rst_re <= 1'd0;
	ddrphy_rdly_dq_rst_we <= 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
		ddrphy_rdly_dq_rst_re <= csr_bankarray_interface1_bank_bus_we;
		ddrphy_rdly_dq_rst_we <= (~csr_bankarray_interface1_bank_bus_we);
	end
end
assign ddrphy_rdly_dq_inc_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
	ddrphy_rdly_dq_inc_re <= 1'd0;
	ddrphy_rdly_dq_inc_we <= 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
		ddrphy_rdly_dq_inc_re <= csr_bankarray_interface1_bank_bus_we;
		ddrphy_rdly_dq_inc_we <= (~csr_bankarray_interface1_bank_bus_we);
	end
end
assign ddrphy_rdly_dq_bitslip_rst_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
	ddrphy_rdly_dq_bitslip_rst_we <= 1'd0;
	ddrphy_rdly_dq_bitslip_rst_re <= 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd3))) begin
		ddrphy_rdly_dq_bitslip_rst_re <= csr_bankarray_interface1_bank_bus_we;
		ddrphy_rdly_dq_bitslip_rst_we <= (~csr_bankarray_interface1_bank_bus_we);
	end
end
assign ddrphy_rdly_dq_bitslip_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
	ddrphy_rdly_dq_bitslip_we <= 1'd0;
	ddrphy_rdly_dq_bitslip_re <= 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd4))) begin
		ddrphy_rdly_dq_bitslip_re <= csr_bankarray_interface1_bank_bus_we;
		ddrphy_rdly_dq_bitslip_we <= (~csr_bankarray_interface1_bank_bus_we);
	end
end
assign ddrphy_burstdet_clr_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
	ddrphy_burstdet_clr_we <= 1'd0;
	ddrphy_burstdet_clr_re <= 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd5))) begin
		ddrphy_burstdet_clr_re <= csr_bankarray_interface1_bank_bus_we;
		ddrphy_burstdet_clr_we <= (~csr_bankarray_interface1_bank_bus_we);
	end
end
assign csr_bankarray_csrbank1_burstdet_seen_r = csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
	csr_bankarray_csrbank1_burstdet_seen_re <= 1'd0;
	csr_bankarray_csrbank1_burstdet_seen_we <= 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd6))) begin
		csr_bankarray_csrbank1_burstdet_seen_re <= csr_bankarray_interface1_bank_bus_we;
		csr_bankarray_csrbank1_burstdet_seen_we <= (~csr_bankarray_interface1_bank_bus_we);
	end
end
assign csr_bankarray_csrbank1_dly_sel0_w = ddrphy_dly_sel_storage[1:0];
assign csr_bankarray_csrbank1_burstdet_seen_w = ddrphy_burstdet_seen_status[1:0];
assign ddrphy_burstdet_seen_we = csr_bankarray_csrbank1_burstdet_seen_we;
assign csr_bankarray_sel = (csr_bankarray_sram_bus_adr[13:9] == 2'd2);
always @(*) begin
	csr_bankarray_sram_bus_dat_r <= 32'd0;
	if (csr_bankarray_sel_r) begin
		csr_bankarray_sram_bus_dat_r <= csr_bankarray_dat_r;
	end
end
assign csr_bankarray_adr = csr_bankarray_sram_bus_adr[5:0];
assign csr_bankarray_csrbank2_sel = (csr_bankarray_interface2_bank_bus_adr[13:9] == 2'd3);
assign csr_bankarray_csrbank2_out0_r = csr_bankarray_interface2_bank_bus_dat_w[2:0];
always @(*) begin
	csr_bankarray_csrbank2_out0_re <= 1'd0;
	csr_bankarray_csrbank2_out0_we <= 1'd0;
	if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
		csr_bankarray_csrbank2_out0_re <= csr_bankarray_interface2_bank_bus_we;
		csr_bankarray_csrbank2_out0_we <= (~csr_bankarray_interface2_bank_bus_we);
	end
end
assign csr_bankarray_csrbank2_out0_w = leds_storage[2:0];
assign csr_bankarray_csrbank3_sel = (csr_bankarray_interface3_bank_bus_adr[13:9] == 3'd4);
assign csr_bankarray_csrbank3_dfii_control0_r = csr_bankarray_interface3_bank_bus_dat_w[3:0];
always @(*) begin
	csr_bankarray_csrbank3_dfii_control0_re <= 1'd0;
	csr_bankarray_csrbank3_dfii_control0_we <= 1'd0;
	if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
		csr_bankarray_csrbank3_dfii_control0_re <= csr_bankarray_interface3_bank_bus_we;
		csr_bankarray_csrbank3_dfii_control0_we <= (~csr_bankarray_interface3_bank_bus_we);
	end
end
assign csr_bankarray_csrbank3_dfii_pi0_command0_r = csr_bankarray_interface3_bank_bus_dat_w[5:0];
always @(*) begin
	csr_bankarray_csrbank3_dfii_pi0_command0_we <= 1'd0;
	csr_bankarray_csrbank3_dfii_pi0_command0_re <= 1'd0;
	if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
		csr_bankarray_csrbank3_dfii_pi0_command0_re <= csr_bankarray_interface3_bank_bus_we;
		csr_bankarray_csrbank3_dfii_pi0_command0_we <= (~csr_bankarray_interface3_bank_bus_we);
	end
end
assign basesoc_sdram_phaseinjector0_command_issue_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
	basesoc_sdram_phaseinjector0_command_issue_re <= 1'd0;
	basesoc_sdram_phaseinjector0_command_issue_we <= 1'd0;
	if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd2))) begin
		basesoc_sdram_phaseinjector0_command_issue_re <= csr_bankarray_interface3_bank_bus_we;
		basesoc_sdram_phaseinjector0_command_issue_we <= (~csr_bankarray_interface3_bank_bus_we);
	end
end
assign csr_bankarray_csrbank3_dfii_pi0_address0_r = csr_bankarray_interface3_bank_bus_dat_w[14:0];
always @(*) begin
	csr_bankarray_csrbank3_dfii_pi0_address0_we <= 1'd0;
	csr_bankarray_csrbank3_dfii_pi0_address0_re <= 1'd0;
	if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd3))) begin
		csr_bankarray_csrbank3_dfii_pi0_address0_re <= csr_bankarray_interface3_bank_bus_we;
		csr_bankarray_csrbank3_dfii_pi0_address0_we <= (~csr_bankarray_interface3_bank_bus_we);
	end
end
assign csr_bankarray_csrbank3_dfii_pi0_baddress0_r = csr_bankarray_interface3_bank_bus_dat_w[2:0];
always @(*) begin
	csr_bankarray_csrbank3_dfii_pi0_baddress0_re <= 1'd0;
	csr_bankarray_csrbank3_dfii_pi0_baddress0_we <= 1'd0;
	if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd4))) begin
		csr_bankarray_csrbank3_dfii_pi0_baddress0_re <= csr_bankarray_interface3_bank_bus_we;
		csr_bankarray_csrbank3_dfii_pi0_baddress0_we <= (~csr_bankarray_interface3_bank_bus_we);
	end
end
assign csr_bankarray_csrbank3_dfii_pi0_wrdata1_r = csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank3_dfii_pi0_wrdata1_we <= 1'd0;
	csr_bankarray_csrbank3_dfii_pi0_wrdata1_re <= 1'd0;
	if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd5))) begin
		csr_bankarray_csrbank3_dfii_pi0_wrdata1_re <= csr_bankarray_interface3_bank_bus_we;
		csr_bankarray_csrbank3_dfii_pi0_wrdata1_we <= (~csr_bankarray_interface3_bank_bus_we);
	end
end
assign csr_bankarray_csrbank3_dfii_pi0_wrdata0_r = csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank3_dfii_pi0_wrdata0_re <= 1'd0;
	csr_bankarray_csrbank3_dfii_pi0_wrdata0_we <= 1'd0;
	if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd6))) begin
		csr_bankarray_csrbank3_dfii_pi0_wrdata0_re <= csr_bankarray_interface3_bank_bus_we;
		csr_bankarray_csrbank3_dfii_pi0_wrdata0_we <= (~csr_bankarray_interface3_bank_bus_we);
	end
end
assign csr_bankarray_csrbank3_dfii_pi0_rddata1_r = csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank3_dfii_pi0_rddata1_re <= 1'd0;
	csr_bankarray_csrbank3_dfii_pi0_rddata1_we <= 1'd0;
	if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd7))) begin
		csr_bankarray_csrbank3_dfii_pi0_rddata1_re <= csr_bankarray_interface3_bank_bus_we;
		csr_bankarray_csrbank3_dfii_pi0_rddata1_we <= (~csr_bankarray_interface3_bank_bus_we);
	end
end
assign csr_bankarray_csrbank3_dfii_pi0_rddata0_r = csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank3_dfii_pi0_rddata0_we <= 1'd0;
	csr_bankarray_csrbank3_dfii_pi0_rddata0_re <= 1'd0;
	if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd8))) begin
		csr_bankarray_csrbank3_dfii_pi0_rddata0_re <= csr_bankarray_interface3_bank_bus_we;
		csr_bankarray_csrbank3_dfii_pi0_rddata0_we <= (~csr_bankarray_interface3_bank_bus_we);
	end
end
assign csr_bankarray_csrbank3_dfii_pi1_command0_r = csr_bankarray_interface3_bank_bus_dat_w[5:0];
always @(*) begin
	csr_bankarray_csrbank3_dfii_pi1_command0_we <= 1'd0;
	csr_bankarray_csrbank3_dfii_pi1_command0_re <= 1'd0;
	if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd9))) begin
		csr_bankarray_csrbank3_dfii_pi1_command0_re <= csr_bankarray_interface3_bank_bus_we;
		csr_bankarray_csrbank3_dfii_pi1_command0_we <= (~csr_bankarray_interface3_bank_bus_we);
	end
end
assign basesoc_sdram_phaseinjector1_command_issue_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
	basesoc_sdram_phaseinjector1_command_issue_re <= 1'd0;
	basesoc_sdram_phaseinjector1_command_issue_we <= 1'd0;
	if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd10))) begin
		basesoc_sdram_phaseinjector1_command_issue_re <= csr_bankarray_interface3_bank_bus_we;
		basesoc_sdram_phaseinjector1_command_issue_we <= (~csr_bankarray_interface3_bank_bus_we);
	end
end
assign csr_bankarray_csrbank3_dfii_pi1_address0_r = csr_bankarray_interface3_bank_bus_dat_w[14:0];
always @(*) begin
	csr_bankarray_csrbank3_dfii_pi1_address0_re <= 1'd0;
	csr_bankarray_csrbank3_dfii_pi1_address0_we <= 1'd0;
	if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd11))) begin
		csr_bankarray_csrbank3_dfii_pi1_address0_re <= csr_bankarray_interface3_bank_bus_we;
		csr_bankarray_csrbank3_dfii_pi1_address0_we <= (~csr_bankarray_interface3_bank_bus_we);
	end
end
assign csr_bankarray_csrbank3_dfii_pi1_baddress0_r = csr_bankarray_interface3_bank_bus_dat_w[2:0];
always @(*) begin
	csr_bankarray_csrbank3_dfii_pi1_baddress0_we <= 1'd0;
	csr_bankarray_csrbank3_dfii_pi1_baddress0_re <= 1'd0;
	if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd12))) begin
		csr_bankarray_csrbank3_dfii_pi1_baddress0_re <= csr_bankarray_interface3_bank_bus_we;
		csr_bankarray_csrbank3_dfii_pi1_baddress0_we <= (~csr_bankarray_interface3_bank_bus_we);
	end
end
assign csr_bankarray_csrbank3_dfii_pi1_wrdata1_r = csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank3_dfii_pi1_wrdata1_re <= 1'd0;
	csr_bankarray_csrbank3_dfii_pi1_wrdata1_we <= 1'd0;
	if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd13))) begin
		csr_bankarray_csrbank3_dfii_pi1_wrdata1_re <= csr_bankarray_interface3_bank_bus_we;
		csr_bankarray_csrbank3_dfii_pi1_wrdata1_we <= (~csr_bankarray_interface3_bank_bus_we);
	end
end
assign csr_bankarray_csrbank3_dfii_pi1_wrdata0_r = csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank3_dfii_pi1_wrdata0_re <= 1'd0;
	csr_bankarray_csrbank3_dfii_pi1_wrdata0_we <= 1'd0;
	if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd14))) begin
		csr_bankarray_csrbank3_dfii_pi1_wrdata0_re <= csr_bankarray_interface3_bank_bus_we;
		csr_bankarray_csrbank3_dfii_pi1_wrdata0_we <= (~csr_bankarray_interface3_bank_bus_we);
	end
end
assign csr_bankarray_csrbank3_dfii_pi1_rddata1_r = csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank3_dfii_pi1_rddata1_we <= 1'd0;
	csr_bankarray_csrbank3_dfii_pi1_rddata1_re <= 1'd0;
	if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd15))) begin
		csr_bankarray_csrbank3_dfii_pi1_rddata1_re <= csr_bankarray_interface3_bank_bus_we;
		csr_bankarray_csrbank3_dfii_pi1_rddata1_we <= (~csr_bankarray_interface3_bank_bus_we);
	end
end
assign csr_bankarray_csrbank3_dfii_pi1_rddata0_r = csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank3_dfii_pi1_rddata0_re <= 1'd0;
	csr_bankarray_csrbank3_dfii_pi1_rddata0_we <= 1'd0;
	if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd16))) begin
		csr_bankarray_csrbank3_dfii_pi1_rddata0_re <= csr_bankarray_interface3_bank_bus_we;
		csr_bankarray_csrbank3_dfii_pi1_rddata0_we <= (~csr_bankarray_interface3_bank_bus_we);
	end
end
assign basesoc_sdram_sel = basesoc_sdram_storage[0];
assign basesoc_sdram_cke = basesoc_sdram_storage[1];
assign basesoc_sdram_odt = basesoc_sdram_storage[2];
assign basesoc_sdram_reset_n = basesoc_sdram_storage[3];
assign csr_bankarray_csrbank3_dfii_control0_w = basesoc_sdram_storage[3:0];
assign csr_bankarray_csrbank3_dfii_pi0_command0_w = basesoc_sdram_phaseinjector0_command_storage[5:0];
assign csr_bankarray_csrbank3_dfii_pi0_address0_w = basesoc_sdram_phaseinjector0_address_storage[14:0];
assign csr_bankarray_csrbank3_dfii_pi0_baddress0_w = basesoc_sdram_phaseinjector0_baddress_storage[2:0];
assign csr_bankarray_csrbank3_dfii_pi0_wrdata1_w = basesoc_sdram_phaseinjector0_wrdata_storage[63:32];
assign csr_bankarray_csrbank3_dfii_pi0_wrdata0_w = basesoc_sdram_phaseinjector0_wrdata_storage[31:0];
assign csr_bankarray_csrbank3_dfii_pi0_rddata1_w = basesoc_sdram_phaseinjector0_rddata_status[63:32];
assign csr_bankarray_csrbank3_dfii_pi0_rddata0_w = basesoc_sdram_phaseinjector0_rddata_status[31:0];
assign basesoc_sdram_phaseinjector0_rddata_we = csr_bankarray_csrbank3_dfii_pi0_rddata0_we;
assign csr_bankarray_csrbank3_dfii_pi1_command0_w = basesoc_sdram_phaseinjector1_command_storage[5:0];
assign csr_bankarray_csrbank3_dfii_pi1_address0_w = basesoc_sdram_phaseinjector1_address_storage[14:0];
assign csr_bankarray_csrbank3_dfii_pi1_baddress0_w = basesoc_sdram_phaseinjector1_baddress_storage[2:0];
assign csr_bankarray_csrbank3_dfii_pi1_wrdata1_w = basesoc_sdram_phaseinjector1_wrdata_storage[63:32];
assign csr_bankarray_csrbank3_dfii_pi1_wrdata0_w = basesoc_sdram_phaseinjector1_wrdata_storage[31:0];
assign csr_bankarray_csrbank3_dfii_pi1_rddata1_w = basesoc_sdram_phaseinjector1_rddata_status[63:32];
assign csr_bankarray_csrbank3_dfii_pi1_rddata0_w = basesoc_sdram_phaseinjector1_rddata_status[31:0];
assign basesoc_sdram_phaseinjector1_rddata_we = csr_bankarray_csrbank3_dfii_pi1_rddata0_we;
assign csr_bankarray_csrbank4_sel = (csr_bankarray_interface4_bank_bus_adr[13:9] == 3'd5);
assign csr_bankarray_csrbank4_load0_r = csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank4_load0_re <= 1'd0;
	csr_bankarray_csrbank4_load0_we <= 1'd0;
	if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
		csr_bankarray_csrbank4_load0_re <= csr_bankarray_interface4_bank_bus_we;
		csr_bankarray_csrbank4_load0_we <= (~csr_bankarray_interface4_bank_bus_we);
	end
end
assign csr_bankarray_csrbank4_reload0_r = csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank4_reload0_re <= 1'd0;
	csr_bankarray_csrbank4_reload0_we <= 1'd0;
	if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd1))) begin
		csr_bankarray_csrbank4_reload0_re <= csr_bankarray_interface4_bank_bus_we;
		csr_bankarray_csrbank4_reload0_we <= (~csr_bankarray_interface4_bank_bus_we);
	end
end
assign csr_bankarray_csrbank4_en0_r = csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
	csr_bankarray_csrbank4_en0_we <= 1'd0;
	csr_bankarray_csrbank4_en0_re <= 1'd0;
	if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd2))) begin
		csr_bankarray_csrbank4_en0_re <= csr_bankarray_interface4_bank_bus_we;
		csr_bankarray_csrbank4_en0_we <= (~csr_bankarray_interface4_bank_bus_we);
	end
end
assign csr_bankarray_csrbank4_update_value0_r = csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
	csr_bankarray_csrbank4_update_value0_re <= 1'd0;
	csr_bankarray_csrbank4_update_value0_we <= 1'd0;
	if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd3))) begin
		csr_bankarray_csrbank4_update_value0_re <= csr_bankarray_interface4_bank_bus_we;
		csr_bankarray_csrbank4_update_value0_we <= (~csr_bankarray_interface4_bank_bus_we);
	end
end
assign csr_bankarray_csrbank4_value_r = csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank4_value_we <= 1'd0;
	csr_bankarray_csrbank4_value_re <= 1'd0;
	if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd4))) begin
		csr_bankarray_csrbank4_value_re <= csr_bankarray_interface4_bank_bus_we;
		csr_bankarray_csrbank4_value_we <= (~csr_bankarray_interface4_bank_bus_we);
	end
end
assign csr_bankarray_csrbank4_ev_status_r = csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
	csr_bankarray_csrbank4_ev_status_we <= 1'd0;
	csr_bankarray_csrbank4_ev_status_re <= 1'd0;
	if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd5))) begin
		csr_bankarray_csrbank4_ev_status_re <= csr_bankarray_interface4_bank_bus_we;
		csr_bankarray_csrbank4_ev_status_we <= (~csr_bankarray_interface4_bank_bus_we);
	end
end
assign csr_bankarray_csrbank4_ev_pending_r = csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
	csr_bankarray_csrbank4_ev_pending_re <= 1'd0;
	csr_bankarray_csrbank4_ev_pending_we <= 1'd0;
	if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd6))) begin
		csr_bankarray_csrbank4_ev_pending_re <= csr_bankarray_interface4_bank_bus_we;
		csr_bankarray_csrbank4_ev_pending_we <= (~csr_bankarray_interface4_bank_bus_we);
	end
end
assign csr_bankarray_csrbank4_ev_enable0_r = csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
	csr_bankarray_csrbank4_ev_enable0_re <= 1'd0;
	csr_bankarray_csrbank4_ev_enable0_we <= 1'd0;
	if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd7))) begin
		csr_bankarray_csrbank4_ev_enable0_re <= csr_bankarray_interface4_bank_bus_we;
		csr_bankarray_csrbank4_ev_enable0_we <= (~csr_bankarray_interface4_bank_bus_we);
	end
end
assign csr_bankarray_csrbank4_load0_w = basesoc_timer_load_storage[31:0];
assign csr_bankarray_csrbank4_reload0_w = basesoc_timer_reload_storage[31:0];
assign csr_bankarray_csrbank4_en0_w = basesoc_timer_en_storage;
assign csr_bankarray_csrbank4_update_value0_w = basesoc_timer_update_value_storage;
assign csr_bankarray_csrbank4_value_w = basesoc_timer_value_status[31:0];
assign basesoc_timer_value_we = csr_bankarray_csrbank4_value_we;
assign basesoc_timer_status_status = basesoc_timer_zero0;
assign csr_bankarray_csrbank4_ev_status_w = basesoc_timer_status_status;
assign basesoc_timer_status_we = csr_bankarray_csrbank4_ev_status_we;
assign basesoc_timer_pending_status = basesoc_timer_zero1;
assign csr_bankarray_csrbank4_ev_pending_w = basesoc_timer_pending_status;
assign basesoc_timer_pending_we = csr_bankarray_csrbank4_ev_pending_we;
assign basesoc_timer_zero2 = basesoc_timer_enable_storage;
assign csr_bankarray_csrbank4_ev_enable0_w = basesoc_timer_enable_storage;
assign csr_bankarray_csrbank5_sel = (csr_bankarray_interface5_bank_bus_adr[13:9] == 3'd6);
assign basesoc_cdcusb_rxtx_r = csr_bankarray_interface5_bank_bus_dat_w[7:0];
always @(*) begin
	basesoc_cdcusb_rxtx_we <= 1'd0;
	basesoc_cdcusb_rxtx_re <= 1'd0;
	if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd0))) begin
		basesoc_cdcusb_rxtx_re <= csr_bankarray_interface5_bank_bus_we;
		basesoc_cdcusb_rxtx_we <= (~csr_bankarray_interface5_bank_bus_we);
	end
end
/*
always @(posedge sys_clk) begin
	if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd0))) begin
//		if (basesoc_cdcusb_rxtx_re)
//			$display("UART RX: %c", basesoc_cdcusb_rxtx_r);
	end
end
*/
assign csr_bankarray_csrbank5_txfull_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
	csr_bankarray_csrbank5_txfull_we <= 1'd0;
	csr_bankarray_csrbank5_txfull_re <= 1'd0;
	if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd1))) begin
		csr_bankarray_csrbank5_txfull_re <= csr_bankarray_interface5_bank_bus_we;
		csr_bankarray_csrbank5_txfull_we <= (~csr_bankarray_interface5_bank_bus_we);
	end
end
assign csr_bankarray_csrbank5_rxempty_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
	csr_bankarray_csrbank5_rxempty_we <= 1'd0;
	csr_bankarray_csrbank5_rxempty_re <= 1'd0;
	if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd2))) begin
		csr_bankarray_csrbank5_rxempty_re <= csr_bankarray_interface5_bank_bus_we;
		csr_bankarray_csrbank5_rxempty_we <= (~csr_bankarray_interface5_bank_bus_we);
	end
end
assign csr_bankarray_csrbank5_ev_status_r = csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
	csr_bankarray_csrbank5_ev_status_re <= 1'd0;
	csr_bankarray_csrbank5_ev_status_we <= 1'd0;
	if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd3))) begin
		csr_bankarray_csrbank5_ev_status_re <= csr_bankarray_interface5_bank_bus_we;
		csr_bankarray_csrbank5_ev_status_we <= (~csr_bankarray_interface5_bank_bus_we);
	end
end
assign csr_bankarray_csrbank5_ev_pending_r = csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
	csr_bankarray_csrbank5_ev_pending_re <= 1'd0;
	csr_bankarray_csrbank5_ev_pending_we <= 1'd0;
	if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd4))) begin
		csr_bankarray_csrbank5_ev_pending_re <= csr_bankarray_interface5_bank_bus_we;
		csr_bankarray_csrbank5_ev_pending_we <= (~csr_bankarray_interface5_bank_bus_we);
	end
end
assign csr_bankarray_csrbank5_ev_enable0_r = csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
	csr_bankarray_csrbank5_ev_enable0_we <= 1'd0;
	csr_bankarray_csrbank5_ev_enable0_re <= 1'd0;
	if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd5))) begin
		csr_bankarray_csrbank5_ev_enable0_re <= csr_bankarray_interface5_bank_bus_we;
		csr_bankarray_csrbank5_ev_enable0_we <= (~csr_bankarray_interface5_bank_bus_we);
	end
end
assign csr_bankarray_csrbank5_tuning_word0_r = csr_bankarray_interface5_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank5_tuning_word0_re <= 1'd0;
	csr_bankarray_csrbank5_tuning_word0_we <= 1'd0;
	if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd6))) begin
		csr_bankarray_csrbank5_tuning_word0_re <= csr_bankarray_interface5_bank_bus_we;
		csr_bankarray_csrbank5_tuning_word0_we <= (~csr_bankarray_interface5_bank_bus_we);
	end
end
assign basesoc_cdcusb_configured_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
	basesoc_cdcusb_configured_we <= 1'd0;
	basesoc_cdcusb_configured_re <= 1'd0;
	if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd7))) begin
		basesoc_cdcusb_configured_re <= csr_bankarray_interface5_bank_bus_we;
		basesoc_cdcusb_configured_we <= (~csr_bankarray_interface5_bank_bus_we);
	end
end
assign csr_bankarray_csrbank5_txfull_w = basesoc_cdcusb_txfull_status;
assign basesoc_cdcusb_txfull_we = csr_bankarray_csrbank5_txfull_we;
assign csr_bankarray_csrbank5_rxempty_w = basesoc_cdcusb_rxempty_status;
assign basesoc_cdcusb_rxempty_we = csr_bankarray_csrbank5_rxempty_we;
always @(*) begin
	basesoc_cdcusb_status_status <= 2'd0;
	basesoc_cdcusb_status_status[0] <= basesoc_cdcusb_tx0;
	basesoc_cdcusb_status_status[1] <= basesoc_cdcusb_rx0;
end
assign csr_bankarray_csrbank5_ev_status_w = basesoc_cdcusb_status_status[1:0];
assign basesoc_cdcusb_status_we = csr_bankarray_csrbank5_ev_status_we;
always @(*) begin
	basesoc_cdcusb_pending_status <= 2'd0;
	basesoc_cdcusb_pending_status[0] <= basesoc_cdcusb_tx1;
	basesoc_cdcusb_pending_status[1] <= basesoc_cdcusb_rx1;
end
assign csr_bankarray_csrbank5_ev_pending_w = basesoc_cdcusb_pending_status[1:0];
assign basesoc_cdcusb_pending_we = csr_bankarray_csrbank5_ev_pending_we;
assign basesoc_cdcusb_tx2 = basesoc_cdcusb_enable_storage[0];
assign basesoc_cdcusb_rx2 = basesoc_cdcusb_enable_storage[1];
assign csr_bankarray_csrbank5_ev_enable0_w = basesoc_cdcusb_enable_storage[1:0];
assign csr_bankarray_csrbank5_tuning_word0_w = basesoc_cdcusb_tuning_word_storage[31:0];
assign csr_interconnect_adr = basesoc_adr;
assign csr_interconnect_we = basesoc_we;
assign csr_interconnect_dat_w = basesoc_dat_w;
assign basesoc_dat_r = csr_interconnect_dat_r;
assign csr_bankarray_interface0_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface1_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface2_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface3_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface4_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface5_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_sram_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface0_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface1_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface2_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface3_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface4_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface5_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_sram_bus_we = csr_interconnect_we;
assign csr_bankarray_interface0_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface1_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface2_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface3_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface4_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface5_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_sram_bus_dat_w = csr_interconnect_dat_w;
assign csr_interconnect_dat_r = ((((((csr_bankarray_interface0_bank_bus_dat_r | csr_bankarray_interface1_bank_bus_dat_r) | csr_bankarray_interface2_bank_bus_dat_r) | csr_bankarray_interface3_bank_bus_dat_r) | csr_bankarray_interface4_bank_bus_dat_r) | csr_bankarray_interface5_bank_bus_dat_r) | csr_bankarray_sram_bus_dat_r);
assign slice_proxy = 9'd1;
always @(*) begin
	rhs_array_muxed0 <= 1'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed0 <= basesoc_sdram_choose_cmd_valids[0];
		end
		1'd1: begin
			rhs_array_muxed0 <= basesoc_sdram_choose_cmd_valids[1];
		end
		2'd2: begin
			rhs_array_muxed0 <= basesoc_sdram_choose_cmd_valids[2];
		end
		2'd3: begin
			rhs_array_muxed0 <= basesoc_sdram_choose_cmd_valids[3];
		end
		3'd4: begin
			rhs_array_muxed0 <= basesoc_sdram_choose_cmd_valids[4];
		end
		3'd5: begin
			rhs_array_muxed0 <= basesoc_sdram_choose_cmd_valids[5];
		end
		3'd6: begin
			rhs_array_muxed0 <= basesoc_sdram_choose_cmd_valids[6];
		end
		default: begin
			rhs_array_muxed0 <= basesoc_sdram_choose_cmd_valids[7];
		end
	endcase
end
always @(*) begin
	rhs_array_muxed1 <= 15'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed1 <= basesoc_sdram_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			rhs_array_muxed1 <= basesoc_sdram_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			rhs_array_muxed1 <= basesoc_sdram_bankmachine2_cmd_payload_a;
		end
		2'd3: begin
			rhs_array_muxed1 <= basesoc_sdram_bankmachine3_cmd_payload_a;
		end
		3'd4: begin
			rhs_array_muxed1 <= basesoc_sdram_bankmachine4_cmd_payload_a;
		end
		3'd5: begin
			rhs_array_muxed1 <= basesoc_sdram_bankmachine5_cmd_payload_a;
		end
		3'd6: begin
			rhs_array_muxed1 <= basesoc_sdram_bankmachine6_cmd_payload_a;
		end
		default: begin
			rhs_array_muxed1 <= basesoc_sdram_bankmachine7_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed2 <= 3'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed2 <= basesoc_sdram_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			rhs_array_muxed2 <= basesoc_sdram_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			rhs_array_muxed2 <= basesoc_sdram_bankmachine2_cmd_payload_ba;
		end
		2'd3: begin
			rhs_array_muxed2 <= basesoc_sdram_bankmachine3_cmd_payload_ba;
		end
		3'd4: begin
			rhs_array_muxed2 <= basesoc_sdram_bankmachine4_cmd_payload_ba;
		end
		3'd5: begin
			rhs_array_muxed2 <= basesoc_sdram_bankmachine5_cmd_payload_ba;
		end
		3'd6: begin
			rhs_array_muxed2 <= basesoc_sdram_bankmachine6_cmd_payload_ba;
		end
		default: begin
			rhs_array_muxed2 <= basesoc_sdram_bankmachine7_cmd_payload_ba;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed3 <= 1'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed3 <= basesoc_sdram_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			rhs_array_muxed3 <= basesoc_sdram_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			rhs_array_muxed3 <= basesoc_sdram_bankmachine2_cmd_payload_is_read;
		end
		2'd3: begin
			rhs_array_muxed3 <= basesoc_sdram_bankmachine3_cmd_payload_is_read;
		end
		3'd4: begin
			rhs_array_muxed3 <= basesoc_sdram_bankmachine4_cmd_payload_is_read;
		end
		3'd5: begin
			rhs_array_muxed3 <= basesoc_sdram_bankmachine5_cmd_payload_is_read;
		end
		3'd6: begin
			rhs_array_muxed3 <= basesoc_sdram_bankmachine6_cmd_payload_is_read;
		end
		default: begin
			rhs_array_muxed3 <= basesoc_sdram_bankmachine7_cmd_payload_is_read;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed4 <= 1'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed4 <= basesoc_sdram_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			rhs_array_muxed4 <= basesoc_sdram_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			rhs_array_muxed4 <= basesoc_sdram_bankmachine2_cmd_payload_is_write;
		end
		2'd3: begin
			rhs_array_muxed4 <= basesoc_sdram_bankmachine3_cmd_payload_is_write;
		end
		3'd4: begin
			rhs_array_muxed4 <= basesoc_sdram_bankmachine4_cmd_payload_is_write;
		end
		3'd5: begin
			rhs_array_muxed4 <= basesoc_sdram_bankmachine5_cmd_payload_is_write;
		end
		3'd6: begin
			rhs_array_muxed4 <= basesoc_sdram_bankmachine6_cmd_payload_is_write;
		end
		default: begin
			rhs_array_muxed4 <= basesoc_sdram_bankmachine7_cmd_payload_is_write;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed5 <= 1'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed5 <= basesoc_sdram_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			rhs_array_muxed5 <= basesoc_sdram_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			rhs_array_muxed5 <= basesoc_sdram_bankmachine2_cmd_payload_is_cmd;
		end
		2'd3: begin
			rhs_array_muxed5 <= basesoc_sdram_bankmachine3_cmd_payload_is_cmd;
		end
		3'd4: begin
			rhs_array_muxed5 <= basesoc_sdram_bankmachine4_cmd_payload_is_cmd;
		end
		3'd5: begin
			rhs_array_muxed5 <= basesoc_sdram_bankmachine5_cmd_payload_is_cmd;
		end
		3'd6: begin
			rhs_array_muxed5 <= basesoc_sdram_bankmachine6_cmd_payload_is_cmd;
		end
		default: begin
			rhs_array_muxed5 <= basesoc_sdram_bankmachine7_cmd_payload_is_cmd;
		end
	endcase
end
always @(*) begin
	t_array_muxed0 <= 1'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			t_array_muxed0 <= basesoc_sdram_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			t_array_muxed0 <= basesoc_sdram_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			t_array_muxed0 <= basesoc_sdram_bankmachine2_cmd_payload_cas;
		end
		2'd3: begin
			t_array_muxed0 <= basesoc_sdram_bankmachine3_cmd_payload_cas;
		end
		3'd4: begin
			t_array_muxed0 <= basesoc_sdram_bankmachine4_cmd_payload_cas;
		end
		3'd5: begin
			t_array_muxed0 <= basesoc_sdram_bankmachine5_cmd_payload_cas;
		end
		3'd6: begin
			t_array_muxed0 <= basesoc_sdram_bankmachine6_cmd_payload_cas;
		end
		default: begin
			t_array_muxed0 <= basesoc_sdram_bankmachine7_cmd_payload_cas;
		end
	endcase
end
always @(*) begin
	t_array_muxed1 <= 1'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			t_array_muxed1 <= basesoc_sdram_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			t_array_muxed1 <= basesoc_sdram_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			t_array_muxed1 <= basesoc_sdram_bankmachine2_cmd_payload_ras;
		end
		2'd3: begin
			t_array_muxed1 <= basesoc_sdram_bankmachine3_cmd_payload_ras;
		end
		3'd4: begin
			t_array_muxed1 <= basesoc_sdram_bankmachine4_cmd_payload_ras;
		end
		3'd5: begin
			t_array_muxed1 <= basesoc_sdram_bankmachine5_cmd_payload_ras;
		end
		3'd6: begin
			t_array_muxed1 <= basesoc_sdram_bankmachine6_cmd_payload_ras;
		end
		default: begin
			t_array_muxed1 <= basesoc_sdram_bankmachine7_cmd_payload_ras;
		end
	endcase
end
always @(*) begin
	t_array_muxed2 <= 1'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			t_array_muxed2 <= basesoc_sdram_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			t_array_muxed2 <= basesoc_sdram_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			t_array_muxed2 <= basesoc_sdram_bankmachine2_cmd_payload_we;
		end
		2'd3: begin
			t_array_muxed2 <= basesoc_sdram_bankmachine3_cmd_payload_we;
		end
		3'd4: begin
			t_array_muxed2 <= basesoc_sdram_bankmachine4_cmd_payload_we;
		end
		3'd5: begin
			t_array_muxed2 <= basesoc_sdram_bankmachine5_cmd_payload_we;
		end
		3'd6: begin
			t_array_muxed2 <= basesoc_sdram_bankmachine6_cmd_payload_we;
		end
		default: begin
			t_array_muxed2 <= basesoc_sdram_bankmachine7_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed6 <= 1'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed6 <= basesoc_sdram_choose_req_valids[0];
		end
		1'd1: begin
			rhs_array_muxed6 <= basesoc_sdram_choose_req_valids[1];
		end
		2'd2: begin
			rhs_array_muxed6 <= basesoc_sdram_choose_req_valids[2];
		end
		2'd3: begin
			rhs_array_muxed6 <= basesoc_sdram_choose_req_valids[3];
		end
		3'd4: begin
			rhs_array_muxed6 <= basesoc_sdram_choose_req_valids[4];
		end
		3'd5: begin
			rhs_array_muxed6 <= basesoc_sdram_choose_req_valids[5];
		end
		3'd6: begin
			rhs_array_muxed6 <= basesoc_sdram_choose_req_valids[6];
		end
		default: begin
			rhs_array_muxed6 <= basesoc_sdram_choose_req_valids[7];
		end
	endcase
end
always @(*) begin
	rhs_array_muxed7 <= 15'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed7 <= basesoc_sdram_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			rhs_array_muxed7 <= basesoc_sdram_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			rhs_array_muxed7 <= basesoc_sdram_bankmachine2_cmd_payload_a;
		end
		2'd3: begin
			rhs_array_muxed7 <= basesoc_sdram_bankmachine3_cmd_payload_a;
		end
		3'd4: begin
			rhs_array_muxed7 <= basesoc_sdram_bankmachine4_cmd_payload_a;
		end
		3'd5: begin
			rhs_array_muxed7 <= basesoc_sdram_bankmachine5_cmd_payload_a;
		end
		3'd6: begin
			rhs_array_muxed7 <= basesoc_sdram_bankmachine6_cmd_payload_a;
		end
		default: begin
			rhs_array_muxed7 <= basesoc_sdram_bankmachine7_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed8 <= 3'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed8 <= basesoc_sdram_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			rhs_array_muxed8 <= basesoc_sdram_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			rhs_array_muxed8 <= basesoc_sdram_bankmachine2_cmd_payload_ba;
		end
		2'd3: begin
			rhs_array_muxed8 <= basesoc_sdram_bankmachine3_cmd_payload_ba;
		end
		3'd4: begin
			rhs_array_muxed8 <= basesoc_sdram_bankmachine4_cmd_payload_ba;
		end
		3'd5: begin
			rhs_array_muxed8 <= basesoc_sdram_bankmachine5_cmd_payload_ba;
		end
		3'd6: begin
			rhs_array_muxed8 <= basesoc_sdram_bankmachine6_cmd_payload_ba;
		end
		default: begin
			rhs_array_muxed8 <= basesoc_sdram_bankmachine7_cmd_payload_ba;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed9 <= 1'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed9 <= basesoc_sdram_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			rhs_array_muxed9 <= basesoc_sdram_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			rhs_array_muxed9 <= basesoc_sdram_bankmachine2_cmd_payload_is_read;
		end
		2'd3: begin
			rhs_array_muxed9 <= basesoc_sdram_bankmachine3_cmd_payload_is_read;
		end
		3'd4: begin
			rhs_array_muxed9 <= basesoc_sdram_bankmachine4_cmd_payload_is_read;
		end
		3'd5: begin
			rhs_array_muxed9 <= basesoc_sdram_bankmachine5_cmd_payload_is_read;
		end
		3'd6: begin
			rhs_array_muxed9 <= basesoc_sdram_bankmachine6_cmd_payload_is_read;
		end
		default: begin
			rhs_array_muxed9 <= basesoc_sdram_bankmachine7_cmd_payload_is_read;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed10 <= 1'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed10 <= basesoc_sdram_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			rhs_array_muxed10 <= basesoc_sdram_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			rhs_array_muxed10 <= basesoc_sdram_bankmachine2_cmd_payload_is_write;
		end
		2'd3: begin
			rhs_array_muxed10 <= basesoc_sdram_bankmachine3_cmd_payload_is_write;
		end
		3'd4: begin
			rhs_array_muxed10 <= basesoc_sdram_bankmachine4_cmd_payload_is_write;
		end
		3'd5: begin
			rhs_array_muxed10 <= basesoc_sdram_bankmachine5_cmd_payload_is_write;
		end
		3'd6: begin
			rhs_array_muxed10 <= basesoc_sdram_bankmachine6_cmd_payload_is_write;
		end
		default: begin
			rhs_array_muxed10 <= basesoc_sdram_bankmachine7_cmd_payload_is_write;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed11 <= 1'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed11 <= basesoc_sdram_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			rhs_array_muxed11 <= basesoc_sdram_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			rhs_array_muxed11 <= basesoc_sdram_bankmachine2_cmd_payload_is_cmd;
		end
		2'd3: begin
			rhs_array_muxed11 <= basesoc_sdram_bankmachine3_cmd_payload_is_cmd;
		end
		3'd4: begin
			rhs_array_muxed11 <= basesoc_sdram_bankmachine4_cmd_payload_is_cmd;
		end
		3'd5: begin
			rhs_array_muxed11 <= basesoc_sdram_bankmachine5_cmd_payload_is_cmd;
		end
		3'd6: begin
			rhs_array_muxed11 <= basesoc_sdram_bankmachine6_cmd_payload_is_cmd;
		end
		default: begin
			rhs_array_muxed11 <= basesoc_sdram_bankmachine7_cmd_payload_is_cmd;
		end
	endcase
end
always @(*) begin
	t_array_muxed3 <= 1'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			t_array_muxed3 <= basesoc_sdram_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			t_array_muxed3 <= basesoc_sdram_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			t_array_muxed3 <= basesoc_sdram_bankmachine2_cmd_payload_cas;
		end
		2'd3: begin
			t_array_muxed3 <= basesoc_sdram_bankmachine3_cmd_payload_cas;
		end
		3'd4: begin
			t_array_muxed3 <= basesoc_sdram_bankmachine4_cmd_payload_cas;
		end
		3'd5: begin
			t_array_muxed3 <= basesoc_sdram_bankmachine5_cmd_payload_cas;
		end
		3'd6: begin
			t_array_muxed3 <= basesoc_sdram_bankmachine6_cmd_payload_cas;
		end
		default: begin
			t_array_muxed3 <= basesoc_sdram_bankmachine7_cmd_payload_cas;
		end
	endcase
end
always @(*) begin
	t_array_muxed4 <= 1'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			t_array_muxed4 <= basesoc_sdram_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			t_array_muxed4 <= basesoc_sdram_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			t_array_muxed4 <= basesoc_sdram_bankmachine2_cmd_payload_ras;
		end
		2'd3: begin
			t_array_muxed4 <= basesoc_sdram_bankmachine3_cmd_payload_ras;
		end
		3'd4: begin
			t_array_muxed4 <= basesoc_sdram_bankmachine4_cmd_payload_ras;
		end
		3'd5: begin
			t_array_muxed4 <= basesoc_sdram_bankmachine5_cmd_payload_ras;
		end
		3'd6: begin
			t_array_muxed4 <= basesoc_sdram_bankmachine6_cmd_payload_ras;
		end
		default: begin
			t_array_muxed4 <= basesoc_sdram_bankmachine7_cmd_payload_ras;
		end
	endcase
end
always @(*) begin
	t_array_muxed5 <= 1'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			t_array_muxed5 <= basesoc_sdram_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			t_array_muxed5 <= basesoc_sdram_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			t_array_muxed5 <= basesoc_sdram_bankmachine2_cmd_payload_we;
		end
		2'd3: begin
			t_array_muxed5 <= basesoc_sdram_bankmachine3_cmd_payload_we;
		end
		3'd4: begin
			t_array_muxed5 <= basesoc_sdram_bankmachine4_cmd_payload_we;
		end
		3'd5: begin
			t_array_muxed5 <= basesoc_sdram_bankmachine5_cmd_payload_we;
		end
		3'd6: begin
			t_array_muxed5 <= basesoc_sdram_bankmachine6_cmd_payload_we;
		end
		default: begin
			t_array_muxed5 <= basesoc_sdram_bankmachine7_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed12 <= 22'd0;
	case (roundrobin0_grant)
		default: begin
			rhs_array_muxed12 <= {basesoc_port_cmd_payload_addr[24:10], basesoc_port_cmd_payload_addr[6:0]};
		end
	endcase
end
always @(*) begin
	rhs_array_muxed13 <= 1'd0;
	case (roundrobin0_grant)
		default: begin
			rhs_array_muxed13 <= basesoc_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed14 <= 1'd0;
	case (roundrobin0_grant)
		default: begin
			rhs_array_muxed14 <= (((basesoc_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((locked0 | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & basesoc_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	rhs_array_muxed15 <= 22'd0;
	case (roundrobin1_grant)
		default: begin
			rhs_array_muxed15 <= {basesoc_port_cmd_payload_addr[24:10], basesoc_port_cmd_payload_addr[6:0]};
		end
	endcase
end
always @(*) begin
	rhs_array_muxed16 <= 1'd0;
	case (roundrobin1_grant)
		default: begin
			rhs_array_muxed16 <= basesoc_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed17 <= 1'd0;
	case (roundrobin1_grant)
		default: begin
			rhs_array_muxed17 <= (((basesoc_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((locked1 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & basesoc_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	rhs_array_muxed18 <= 22'd0;
	case (roundrobin2_grant)
		default: begin
			rhs_array_muxed18 <= {basesoc_port_cmd_payload_addr[24:10], basesoc_port_cmd_payload_addr[6:0]};
		end
	endcase
end
always @(*) begin
	rhs_array_muxed19 <= 1'd0;
	case (roundrobin2_grant)
		default: begin
			rhs_array_muxed19 <= basesoc_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed20 <= 1'd0;
	case (roundrobin2_grant)
		default: begin
			rhs_array_muxed20 <= (((basesoc_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((locked2 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & basesoc_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	rhs_array_muxed21 <= 22'd0;
	case (roundrobin3_grant)
		default: begin
			rhs_array_muxed21 <= {basesoc_port_cmd_payload_addr[24:10], basesoc_port_cmd_payload_addr[6:0]};
		end
	endcase
end
always @(*) begin
	rhs_array_muxed22 <= 1'd0;
	case (roundrobin3_grant)
		default: begin
			rhs_array_muxed22 <= basesoc_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed23 <= 1'd0;
	case (roundrobin3_grant)
		default: begin
			rhs_array_muxed23 <= (((basesoc_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((locked3 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & basesoc_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	rhs_array_muxed24 <= 22'd0;
	case (roundrobin4_grant)
		default: begin
			rhs_array_muxed24 <= {basesoc_port_cmd_payload_addr[24:10], basesoc_port_cmd_payload_addr[6:0]};
		end
	endcase
end
always @(*) begin
	rhs_array_muxed25 <= 1'd0;
	case (roundrobin4_grant)
		default: begin
			rhs_array_muxed25 <= basesoc_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed26 <= 1'd0;
	case (roundrobin4_grant)
		default: begin
			rhs_array_muxed26 <= (((basesoc_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((locked4 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & basesoc_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	rhs_array_muxed27 <= 22'd0;
	case (roundrobin5_grant)
		default: begin
			rhs_array_muxed27 <= {basesoc_port_cmd_payload_addr[24:10], basesoc_port_cmd_payload_addr[6:0]};
		end
	endcase
end
always @(*) begin
	rhs_array_muxed28 <= 1'd0;
	case (roundrobin5_grant)
		default: begin
			rhs_array_muxed28 <= basesoc_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed29 <= 1'd0;
	case (roundrobin5_grant)
		default: begin
			rhs_array_muxed29 <= (((basesoc_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((locked5 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & basesoc_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	rhs_array_muxed30 <= 22'd0;
	case (roundrobin6_grant)
		default: begin
			rhs_array_muxed30 <= {basesoc_port_cmd_payload_addr[24:10], basesoc_port_cmd_payload_addr[6:0]};
		end
	endcase
end
always @(*) begin
	rhs_array_muxed31 <= 1'd0;
	case (roundrobin6_grant)
		default: begin
			rhs_array_muxed31 <= basesoc_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed32 <= 1'd0;
	case (roundrobin6_grant)
		default: begin
			rhs_array_muxed32 <= (((basesoc_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((locked6 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & basesoc_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	rhs_array_muxed33 <= 22'd0;
	case (roundrobin7_grant)
		default: begin
			rhs_array_muxed33 <= {basesoc_port_cmd_payload_addr[24:10], basesoc_port_cmd_payload_addr[6:0]};
		end
	endcase
end
always @(*) begin
	rhs_array_muxed34 <= 1'd0;
	case (roundrobin7_grant)
		default: begin
			rhs_array_muxed34 <= basesoc_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed35 <= 1'd0;
	case (roundrobin7_grant)
		default: begin
			rhs_array_muxed35 <= (((basesoc_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((locked7 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (basesoc_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (basesoc_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (basesoc_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))))) & basesoc_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	rhs_array_muxed36 <= 30'd0;
	case (grant)
		1'd0: begin
			rhs_array_muxed36 <= basesoc_ibus_adr;
		end
		default: begin
			rhs_array_muxed36 <= basesoc_dbus_adr;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed37 <= 32'd0;
	case (grant)
		1'd0: begin
			rhs_array_muxed37 <= basesoc_ibus_dat_w;
		end
		default: begin
			rhs_array_muxed37 <= basesoc_dbus_dat_w;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed38 <= 4'd0;
	case (grant)
		1'd0: begin
			rhs_array_muxed38 <= basesoc_ibus_sel;
		end
		default: begin
			rhs_array_muxed38 <= basesoc_dbus_sel;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed39 <= 1'd0;
	case (grant)
		1'd0: begin
			rhs_array_muxed39 <= basesoc_ibus_cyc;
		end
		default: begin
			rhs_array_muxed39 <= basesoc_dbus_cyc;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed40 <= 1'd0;
	case (grant)
		1'd0: begin
			rhs_array_muxed40 <= basesoc_ibus_stb;
		end
		default: begin
			rhs_array_muxed40 <= basesoc_dbus_stb;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed41 <= 1'd0;
	case (grant)
		1'd0: begin
			rhs_array_muxed41 <= basesoc_ibus_we;
		end
		default: begin
			rhs_array_muxed41 <= basesoc_dbus_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed42 <= 3'd0;
	case (grant)
		1'd0: begin
			rhs_array_muxed42 <= basesoc_ibus_cti;
		end
		default: begin
			rhs_array_muxed42 <= basesoc_dbus_cti;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed43 <= 2'd0;
	case (grant)
		1'd0: begin
			rhs_array_muxed43 <= basesoc_ibus_bte;
		end
		default: begin
			rhs_array_muxed43 <= basesoc_dbus_bte;
		end
	endcase
end
always @(*) begin
	array_muxed0 <= 3'd0;
	case (basesoc_sdram_steerer_sel0)
		1'd0: begin
			array_muxed0 <= basesoc_sdram_nop_ba[2:0];
		end
		1'd1: begin
			array_muxed0 <= basesoc_sdram_choose_cmd_cmd_payload_ba[2:0];
		end
		2'd2: begin
			array_muxed0 <= basesoc_sdram_choose_req_cmd_payload_ba[2:0];
		end
		default: begin
			array_muxed0 <= basesoc_sdram_cmd_payload_ba[2:0];
		end
	endcase
end
always @(*) begin
	array_muxed1 <= 15'd0;
	case (basesoc_sdram_steerer_sel0)
		1'd0: begin
			array_muxed1 <= basesoc_sdram_nop_a;
		end
		1'd1: begin
			array_muxed1 <= basesoc_sdram_choose_cmd_cmd_payload_a;
		end
		2'd2: begin
			array_muxed1 <= basesoc_sdram_choose_req_cmd_payload_a;
		end
		default: begin
			array_muxed1 <= basesoc_sdram_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	array_muxed2 <= 1'd0;
	case (basesoc_sdram_steerer_sel0)
		1'd0: begin
			array_muxed2 <= 1'd0;
		end
		1'd1: begin
			array_muxed2 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_cas);
		end
		2'd2: begin
			array_muxed2 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_cas);
		end
		default: begin
			array_muxed2 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_cas);
		end
	endcase
end
always @(*) begin
	array_muxed3 <= 1'd0;
	case (basesoc_sdram_steerer_sel0)
		1'd0: begin
			array_muxed3 <= 1'd0;
		end
		1'd1: begin
			array_muxed3 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_ras);
		end
		2'd2: begin
			array_muxed3 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_ras);
		end
		default: begin
			array_muxed3 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_ras);
		end
	endcase
end
always @(*) begin
	array_muxed4 <= 1'd0;
	case (basesoc_sdram_steerer_sel0)
		1'd0: begin
			array_muxed4 <= 1'd0;
		end
		1'd1: begin
			array_muxed4 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_we);
		end
		2'd2: begin
			array_muxed4 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_we);
		end
		default: begin
			array_muxed4 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_we);
		end
	endcase
end
always @(*) begin
	array_muxed5 <= 1'd0;
	case (basesoc_sdram_steerer_sel0)
		1'd0: begin
			array_muxed5 <= 1'd0;
		end
		1'd1: begin
			array_muxed5 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_is_read);
		end
		2'd2: begin
			array_muxed5 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_is_read);
		end
		default: begin
			array_muxed5 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_is_read);
		end
	endcase
end
always @(*) begin
	array_muxed6 <= 1'd0;
	case (basesoc_sdram_steerer_sel0)
		1'd0: begin
			array_muxed6 <= 1'd0;
		end
		1'd1: begin
			array_muxed6 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_is_write);
		end
		2'd2: begin
			array_muxed6 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_is_write);
		end
		default: begin
			array_muxed6 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_is_write);
		end
	endcase
end
always @(*) begin
	array_muxed7 <= 3'd0;
	case (basesoc_sdram_steerer_sel1)
		1'd0: begin
			array_muxed7 <= basesoc_sdram_nop_ba[2:0];
		end
		1'd1: begin
			array_muxed7 <= basesoc_sdram_choose_cmd_cmd_payload_ba[2:0];
		end
		2'd2: begin
			array_muxed7 <= basesoc_sdram_choose_req_cmd_payload_ba[2:0];
		end
		default: begin
			array_muxed7 <= basesoc_sdram_cmd_payload_ba[2:0];
		end
	endcase
end
always @(*) begin
	array_muxed8 <= 15'd0;
	case (basesoc_sdram_steerer_sel1)
		1'd0: begin
			array_muxed8 <= basesoc_sdram_nop_a;
		end
		1'd1: begin
			array_muxed8 <= basesoc_sdram_choose_cmd_cmd_payload_a;
		end
		2'd2: begin
			array_muxed8 <= basesoc_sdram_choose_req_cmd_payload_a;
		end
		default: begin
			array_muxed8 <= basesoc_sdram_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	array_muxed9 <= 1'd0;
	case (basesoc_sdram_steerer_sel1)
		1'd0: begin
			array_muxed9 <= 1'd0;
		end
		1'd1: begin
			array_muxed9 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_cas);
		end
		2'd2: begin
			array_muxed9 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_cas);
		end
		default: begin
			array_muxed9 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_cas);
		end
	endcase
end
always @(*) begin
	array_muxed10 <= 1'd0;
	case (basesoc_sdram_steerer_sel1)
		1'd0: begin
			array_muxed10 <= 1'd0;
		end
		1'd1: begin
			array_muxed10 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_ras);
		end
		2'd2: begin
			array_muxed10 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_ras);
		end
		default: begin
			array_muxed10 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_ras);
		end
	endcase
end
always @(*) begin
	array_muxed11 <= 1'd0;
	case (basesoc_sdram_steerer_sel1)
		1'd0: begin
			array_muxed11 <= 1'd0;
		end
		1'd1: begin
			array_muxed11 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_we);
		end
		2'd2: begin
			array_muxed11 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_we);
		end
		default: begin
			array_muxed11 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_we);
		end
	endcase
end
always @(*) begin
	array_muxed12 <= 1'd0;
	case (basesoc_sdram_steerer_sel1)
		1'd0: begin
			array_muxed12 <= 1'd0;
		end
		1'd1: begin
			array_muxed12 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_is_read);
		end
		2'd2: begin
			array_muxed12 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_is_read);
		end
		default: begin
			array_muxed12 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_is_read);
		end
	endcase
end
always @(*) begin
	array_muxed13 <= 1'd0;
	case (basesoc_sdram_steerer_sel1)
		1'd0: begin
			array_muxed13 <= 1'd0;
		end
		1'd1: begin
			array_muxed13 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_is_write);
		end
		2'd2: begin
			array_muxed13 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_is_write);
		end
		default: begin
			array_muxed13 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_is_write);
		end
	endcase
end
assign sdrio_clk = usb_48_clk;
assign sdrio_clk_1 = usb_48_clk;
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_dat = multiregimpl0_regs2;
assign basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_oe1 = multiregimpl1_regs2;
assign basesoc_cdcusb_cdcusbphy_usb_core_txstate_o_oe12 = multiregimpl2_regs;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_produce_rdomain = multiregimpl3_regs1;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_consume_wdomain = multiregimpl4_regs1;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_produce_rdomain = multiregimpl5_regs1;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_consume_wdomain = multiregimpl6_regs1;
assign basesoc_cdcusb_rts = multiregimpl7_regs1;
assign basesoc_cdcusb_dtr = multiregimpl8_regs1;
assign basesoc_cdcusb_toggle_o = multiregimpl9_regs1;
assign basesoc_cdcusb_asyncfifo0_produce_rdomain = multiregimpl10_regs1;
assign basesoc_cdcusb_asyncfifo0_consume_wdomain = multiregimpl11_regs1;
assign basesoc_cdcusb_asyncfifo1_produce_rdomain = multiregimpl12_regs1;
assign basesoc_cdcusb_asyncfifo1_consume_wdomain = multiregimpl13_regs1;
assign ddrphy_lock1 = multiregimpl14_regs1;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge init_clk) begin
	ddrphy_lock_d <= ddrphy_lock1;
	if ((ddrphy_counter == 4'd8)) begin
		ddrphy_freeze <= 1'd1;
	end
	if ((ddrphy_counter == 5'd16)) begin
		ddrphy_stop1 <= 1'd1;
	end
	if ((ddrphy_counter == 5'd24)) begin
		ddrphy_reset1 <= 1'd1;
	end
	if ((ddrphy_counter == 6'd32)) begin
		ddrphy_reset1 <= 1'd0;
	end
	if ((ddrphy_counter == 6'd40)) begin
		ddrphy_stop1 <= 1'd0;
	end
	if ((ddrphy_counter == 6'd48)) begin
		ddrphy_freeze <= 1'd0;
	end
	if ((ddrphy_counter == 6'd56)) begin
		ddrphy_pause1 <= 1'd1;
	end
	if ((ddrphy_counter == 7'd64)) begin
		ddrphy_update <= 1'd1;
	end
	if ((ddrphy_counter == 7'd72)) begin
		ddrphy_update <= 1'd0;
	end
	if ((ddrphy_counter == 7'd80)) begin
		ddrphy_pause1 <= 1'd0;
	end
	if ((ddrphy_counter == 7'd80)) begin
		ddrphy_counter <= 1'd0;
	end else begin
		if ((ddrphy_counter != 1'd0)) begin
			ddrphy_counter <= (ddrphy_counter + 1'd1);
		end else begin
			if (ddrphy_new_lock) begin
				ddrphy_counter <= 1'd1;
			end
		end
	end
	if (init_rst) begin
		ddrphy_update <= 1'd0;
		ddrphy_stop1 <= 1'd0;
		ddrphy_freeze <= 1'd0;
		ddrphy_pause1 <= 1'd0;
		ddrphy_reset1 <= 1'd0;
		ddrphy_lock_d <= 1'd0;
		ddrphy_counter <= 7'd0;
	end
	multiregimpl14_regs0 <= ddrphy_lock0;
	multiregimpl14_regs1 <= multiregimpl14_regs0;
end

always @(posedge por_clk) begin
	if ((~crg_por_done)) begin
		crg_por_count <= (crg_por_count - 1'd1);
	end
	if (crg_wait) begin
		if ((~crg_done)) begin
			crg_count <= (crg_count - 1'd1);
		end
	end else begin
		crg_count <= 26'd48000000;
	end
end

always @(posedge sdrio_clk) begin
	inferedsdrtristate0_oe <= basesoc_usb_iobuf_usb_tx_en;
	inferedsdrtristate1_oe <= basesoc_usb_iobuf_usb_tx_en;
end

always @(posedge sys_clk) begin
	if ((basesoc_bus_errors != 32'd4294967295)) begin
		if (basesoc_bus_error) begin
			basesoc_bus_errors <= (basesoc_bus_errors + 1'd1);
		end
	end
	basesoc_basesoc_ram_bus_ack <= 1'd0;
	if (((basesoc_basesoc_ram_bus_cyc & basesoc_basesoc_ram_bus_stb) & (~basesoc_basesoc_ram_bus_ack))) begin
		basesoc_basesoc_ram_bus_ack <= 1'd1;
	end
	basesoc_ram_bus_ram_bus_ack <= 1'd0;
	if (((basesoc_ram_bus_ram_bus_cyc & basesoc_ram_bus_ram_bus_stb) & (~basesoc_ram_bus_ram_bus_ack))) begin
		basesoc_ram_bus_ram_bus_ack <= 1'd1;
	end
	if (basesoc_timer_en_storage) begin
		if ((basesoc_timer_value == 1'd0)) begin
			basesoc_timer_value <= basesoc_timer_reload_storage;
		end else begin
			basesoc_timer_value <= (basesoc_timer_value - 1'd1);
		end
	end else begin
		basesoc_timer_value <= basesoc_timer_load_storage;
	end
	if (basesoc_timer_update_value_re) begin
		basesoc_timer_value_status <= basesoc_timer_value;
	end
	if (basesoc_timer_zero_clear) begin
		basesoc_timer_zero_pending <= 1'd0;
	end
	basesoc_timer_zero_trigger_d <= basesoc_timer_zero_trigger;
	if ((basesoc_timer_zero_trigger & (~basesoc_timer_zero_trigger_d))) begin
		basesoc_timer_zero_pending <= 1'd1;
	end
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_rst_re)) begin
		ddrphy_rdly0 <= 1'd0;
	end
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_inc_re)) begin
		ddrphy_rdly0 <= (ddrphy_rdly0 + 1'd1);
	end
	ddrphy_burstdet_d0 <= ddrphy_burstdet0;
	if (ddrphy_burstdet_clr_re) begin
		ddrphy_burstdet_seen_status[0] <= 1'd0;
	end
	if ((ddrphy_burstdet0 & (~ddrphy_burstdet_d0))) begin
		ddrphy_burstdet_seen_status[0] <= 1'd1;
	end
	ddrphy_dm_o_data_d0 <= ddrphy_dm_o_data0;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dm_o_data_muxed0 <= ddrphy_dm_o_data0[3:0];
		end
		1'd1: begin
			ddrphy_dm_o_data_muxed0 <= ddrphy_dm_o_data_d0[7:4];
		end
	endcase
	ddrphy_dq_o_data_d0 <= ddrphy_dq_o_data0;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dq_o_data_muxed0 <= ddrphy_dq_o_data0[3:0];
		end
		1'd1: begin
			ddrphy_dq_o_data_muxed0 <= ddrphy_dq_o_data_d0[7:4];
		end
	endcase
	ddrphy_dq_i_bitslip_o_d0 <= ddrphy_bitslip0_o;
	ddrphy_dq_o_data_d1 <= ddrphy_dq_o_data1;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dq_o_data_muxed1 <= ddrphy_dq_o_data1[3:0];
		end
		1'd1: begin
			ddrphy_dq_o_data_muxed1 <= ddrphy_dq_o_data_d1[7:4];
		end
	endcase
	ddrphy_dq_i_bitslip_o_d1 <= ddrphy_bitslip1_o;
	ddrphy_dq_o_data_d2 <= ddrphy_dq_o_data2;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dq_o_data_muxed2 <= ddrphy_dq_o_data2[3:0];
		end
		1'd1: begin
			ddrphy_dq_o_data_muxed2 <= ddrphy_dq_o_data_d2[7:4];
		end
	endcase
	ddrphy_dq_i_bitslip_o_d2 <= ddrphy_bitslip2_o;
	ddrphy_dq_o_data_d3 <= ddrphy_dq_o_data3;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dq_o_data_muxed3 <= ddrphy_dq_o_data3[3:0];
		end
		1'd1: begin
			ddrphy_dq_o_data_muxed3 <= ddrphy_dq_o_data_d3[7:4];
		end
	endcase
	ddrphy_dq_i_bitslip_o_d3 <= ddrphy_bitslip3_o;
	ddrphy_dq_o_data_d4 <= ddrphy_dq_o_data4;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dq_o_data_muxed4 <= ddrphy_dq_o_data4[3:0];
		end
		1'd1: begin
			ddrphy_dq_o_data_muxed4 <= ddrphy_dq_o_data_d4[7:4];
		end
	endcase
	ddrphy_dq_i_bitslip_o_d4 <= ddrphy_bitslip4_o;
	ddrphy_dq_o_data_d5 <= ddrphy_dq_o_data5;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dq_o_data_muxed5 <= ddrphy_dq_o_data5[3:0];
		end
		1'd1: begin
			ddrphy_dq_o_data_muxed5 <= ddrphy_dq_o_data_d5[7:4];
		end
	endcase
	ddrphy_dq_i_bitslip_o_d5 <= ddrphy_bitslip5_o;
	ddrphy_dq_o_data_d6 <= ddrphy_dq_o_data6;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dq_o_data_muxed6 <= ddrphy_dq_o_data6[3:0];
		end
		1'd1: begin
			ddrphy_dq_o_data_muxed6 <= ddrphy_dq_o_data_d6[7:4];
		end
	endcase
	ddrphy_dq_i_bitslip_o_d6 <= ddrphy_bitslip6_o;
	ddrphy_dq_o_data_d7 <= ddrphy_dq_o_data7;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dq_o_data_muxed7 <= ddrphy_dq_o_data7[3:0];
		end
		1'd1: begin
			ddrphy_dq_o_data_muxed7 <= ddrphy_dq_o_data_d7[7:4];
		end
	endcase
	ddrphy_dq_i_bitslip_o_d7 <= ddrphy_bitslip7_o;
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_rst_re)) begin
		ddrphy_rdly1 <= 1'd0;
	end
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_inc_re)) begin
		ddrphy_rdly1 <= (ddrphy_rdly1 + 1'd1);
	end
	ddrphy_burstdet_d1 <= ddrphy_burstdet1;
	if (ddrphy_burstdet_clr_re) begin
		ddrphy_burstdet_seen_status[1] <= 1'd0;
	end
	if ((ddrphy_burstdet1 & (~ddrphy_burstdet_d1))) begin
		ddrphy_burstdet_seen_status[1] <= 1'd1;
	end
	ddrphy_dm_o_data_d1 <= ddrphy_dm_o_data1;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dm_o_data_muxed1 <= ddrphy_dm_o_data1[3:0];
		end
		1'd1: begin
			ddrphy_dm_o_data_muxed1 <= ddrphy_dm_o_data_d1[7:4];
		end
	endcase
	ddrphy_dq_o_data_d8 <= ddrphy_dq_o_data8;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dq_o_data_muxed8 <= ddrphy_dq_o_data8[3:0];
		end
		1'd1: begin
			ddrphy_dq_o_data_muxed8 <= ddrphy_dq_o_data_d8[7:4];
		end
	endcase
	ddrphy_dq_i_bitslip_o_d8 <= ddrphy_bitslip8_o;
	ddrphy_dq_o_data_d9 <= ddrphy_dq_o_data9;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dq_o_data_muxed9 <= ddrphy_dq_o_data9[3:0];
		end
		1'd1: begin
			ddrphy_dq_o_data_muxed9 <= ddrphy_dq_o_data_d9[7:4];
		end
	endcase
	ddrphy_dq_i_bitslip_o_d9 <= ddrphy_bitslip9_o;
	ddrphy_dq_o_data_d10 <= ddrphy_dq_o_data10;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dq_o_data_muxed10 <= ddrphy_dq_o_data10[3:0];
		end
		1'd1: begin
			ddrphy_dq_o_data_muxed10 <= ddrphy_dq_o_data_d10[7:4];
		end
	endcase
	ddrphy_dq_i_bitslip_o_d10 <= ddrphy_bitslip10_o;
	ddrphy_dq_o_data_d11 <= ddrphy_dq_o_data11;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dq_o_data_muxed11 <= ddrphy_dq_o_data11[3:0];
		end
		1'd1: begin
			ddrphy_dq_o_data_muxed11 <= ddrphy_dq_o_data_d11[7:4];
		end
	endcase
	ddrphy_dq_i_bitslip_o_d11 <= ddrphy_bitslip11_o;
	ddrphy_dq_o_data_d12 <= ddrphy_dq_o_data12;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dq_o_data_muxed12 <= ddrphy_dq_o_data12[3:0];
		end
		1'd1: begin
			ddrphy_dq_o_data_muxed12 <= ddrphy_dq_o_data_d12[7:4];
		end
	endcase
	ddrphy_dq_i_bitslip_o_d12 <= ddrphy_bitslip12_o;
	ddrphy_dq_o_data_d13 <= ddrphy_dq_o_data13;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dq_o_data_muxed13 <= ddrphy_dq_o_data13[3:0];
		end
		1'd1: begin
			ddrphy_dq_o_data_muxed13 <= ddrphy_dq_o_data_d13[7:4];
		end
	endcase
	ddrphy_dq_i_bitslip_o_d13 <= ddrphy_bitslip13_o;
	ddrphy_dq_o_data_d14 <= ddrphy_dq_o_data14;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dq_o_data_muxed14 <= ddrphy_dq_o_data14[3:0];
		end
		1'd1: begin
			ddrphy_dq_o_data_muxed14 <= ddrphy_dq_o_data_d14[7:4];
		end
	endcase
	ddrphy_dq_i_bitslip_o_d14 <= ddrphy_bitslip14_o;
	ddrphy_dq_o_data_d15 <= ddrphy_dq_o_data15;
	case (ddrphy_bl8_chunk)
		1'd0: begin
			ddrphy_dq_o_data_muxed15 <= ddrphy_dq_o_data15[3:0];
		end
		1'd1: begin
			ddrphy_dq_o_data_muxed15 <= ddrphy_dq_o_data_d15[7:4];
		end
	endcase
	ddrphy_dq_i_bitslip_o_d15 <= ddrphy_bitslip15_o;
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_bitslip_re)) begin
		ddrphy_bitslip0_value <= (ddrphy_bitslip0_value + 1'd1);
	end
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_bitslip_rst_re)) begin
		ddrphy_bitslip0_value <= 1'd0;
	end
	ddrphy_bitslip0_r <= {ddrphy_bitslip0_i, ddrphy_bitslip0_r[7:4]};
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_bitslip_re)) begin
		ddrphy_bitslip1_value <= (ddrphy_bitslip1_value + 1'd1);
	end
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_bitslip_rst_re)) begin
		ddrphy_bitslip1_value <= 1'd0;
	end
	ddrphy_bitslip1_r <= {ddrphy_bitslip1_i, ddrphy_bitslip1_r[7:4]};
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_bitslip_re)) begin
		ddrphy_bitslip2_value <= (ddrphy_bitslip2_value + 1'd1);
	end
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_bitslip_rst_re)) begin
		ddrphy_bitslip2_value <= 1'd0;
	end
	ddrphy_bitslip2_r <= {ddrphy_bitslip2_i, ddrphy_bitslip2_r[7:4]};
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_bitslip_re)) begin
		ddrphy_bitslip3_value <= (ddrphy_bitslip3_value + 1'd1);
	end
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_bitslip_rst_re)) begin
		ddrphy_bitslip3_value <= 1'd0;
	end
	ddrphy_bitslip3_r <= {ddrphy_bitslip3_i, ddrphy_bitslip3_r[7:4]};
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_bitslip_re)) begin
		ddrphy_bitslip4_value <= (ddrphy_bitslip4_value + 1'd1);
	end
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_bitslip_rst_re)) begin
		ddrphy_bitslip4_value <= 1'd0;
	end
	ddrphy_bitslip4_r <= {ddrphy_bitslip4_i, ddrphy_bitslip4_r[7:4]};
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_bitslip_re)) begin
		ddrphy_bitslip5_value <= (ddrphy_bitslip5_value + 1'd1);
	end
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_bitslip_rst_re)) begin
		ddrphy_bitslip5_value <= 1'd0;
	end
	ddrphy_bitslip5_r <= {ddrphy_bitslip5_i, ddrphy_bitslip5_r[7:4]};
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_bitslip_re)) begin
		ddrphy_bitslip6_value <= (ddrphy_bitslip6_value + 1'd1);
	end
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_bitslip_rst_re)) begin
		ddrphy_bitslip6_value <= 1'd0;
	end
	ddrphy_bitslip6_r <= {ddrphy_bitslip6_i, ddrphy_bitslip6_r[7:4]};
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_bitslip_re)) begin
		ddrphy_bitslip7_value <= (ddrphy_bitslip7_value + 1'd1);
	end
	if ((ddrphy_dly_sel_storage[0] & ddrphy_rdly_dq_bitslip_rst_re)) begin
		ddrphy_bitslip7_value <= 1'd0;
	end
	ddrphy_bitslip7_r <= {ddrphy_bitslip7_i, ddrphy_bitslip7_r[7:4]};
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_bitslip_re)) begin
		ddrphy_bitslip8_value <= (ddrphy_bitslip8_value + 1'd1);
	end
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_bitslip_rst_re)) begin
		ddrphy_bitslip8_value <= 1'd0;
	end
	ddrphy_bitslip8_r <= {ddrphy_bitslip8_i, ddrphy_bitslip8_r[7:4]};
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_bitslip_re)) begin
		ddrphy_bitslip9_value <= (ddrphy_bitslip9_value + 1'd1);
	end
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_bitslip_rst_re)) begin
		ddrphy_bitslip9_value <= 1'd0;
	end
	ddrphy_bitslip9_r <= {ddrphy_bitslip9_i, ddrphy_bitslip9_r[7:4]};
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_bitslip_re)) begin
		ddrphy_bitslip10_value <= (ddrphy_bitslip10_value + 1'd1);
	end
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_bitslip_rst_re)) begin
		ddrphy_bitslip10_value <= 1'd0;
	end
	ddrphy_bitslip10_r <= {ddrphy_bitslip10_i, ddrphy_bitslip10_r[7:4]};
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_bitslip_re)) begin
		ddrphy_bitslip11_value <= (ddrphy_bitslip11_value + 1'd1);
	end
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_bitslip_rst_re)) begin
		ddrphy_bitslip11_value <= 1'd0;
	end
	ddrphy_bitslip11_r <= {ddrphy_bitslip11_i, ddrphy_bitslip11_r[7:4]};
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_bitslip_re)) begin
		ddrphy_bitslip12_value <= (ddrphy_bitslip12_value + 1'd1);
	end
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_bitslip_rst_re)) begin
		ddrphy_bitslip12_value <= 1'd0;
	end
	ddrphy_bitslip12_r <= {ddrphy_bitslip12_i, ddrphy_bitslip12_r[7:4]};
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_bitslip_re)) begin
		ddrphy_bitslip13_value <= (ddrphy_bitslip13_value + 1'd1);
	end
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_bitslip_rst_re)) begin
		ddrphy_bitslip13_value <= 1'd0;
	end
	ddrphy_bitslip13_r <= {ddrphy_bitslip13_i, ddrphy_bitslip13_r[7:4]};
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_bitslip_re)) begin
		ddrphy_bitslip14_value <= (ddrphy_bitslip14_value + 1'd1);
	end
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_bitslip_rst_re)) begin
		ddrphy_bitslip14_value <= 1'd0;
	end
	ddrphy_bitslip14_r <= {ddrphy_bitslip14_i, ddrphy_bitslip14_r[7:4]};
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_bitslip_re)) begin
		ddrphy_bitslip15_value <= (ddrphy_bitslip15_value + 1'd1);
	end
	if ((ddrphy_dly_sel_storage[1] & ddrphy_rdly_dq_bitslip_rst_re)) begin
		ddrphy_bitslip15_value <= 1'd0;
	end
	ddrphy_bitslip15_r <= {ddrphy_bitslip15_i, ddrphy_bitslip15_r[7:4]};
	ddrphy_rddata_en_tappeddelayline0 <= (ddrphy_dfi_p0_rddata_en | ddrphy_dfi_p1_rddata_en);
	ddrphy_rddata_en_tappeddelayline1 <= ddrphy_rddata_en_tappeddelayline0;
	ddrphy_rddata_en_tappeddelayline2 <= ddrphy_rddata_en_tappeddelayline1;
	ddrphy_rddata_en_tappeddelayline3 <= ddrphy_rddata_en_tappeddelayline2;
	ddrphy_rddata_en_tappeddelayline4 <= ddrphy_rddata_en_tappeddelayline3;
	ddrphy_rddata_en_tappeddelayline5 <= ddrphy_rddata_en_tappeddelayline4;
	ddrphy_rddata_en_tappeddelayline6 <= ddrphy_rddata_en_tappeddelayline5;
	ddrphy_rddata_en_tappeddelayline7 <= ddrphy_rddata_en_tappeddelayline6;
	ddrphy_rddata_en_tappeddelayline8 <= ddrphy_rddata_en_tappeddelayline7;
	ddrphy_rddata_en_tappeddelayline9 <= ddrphy_rddata_en_tappeddelayline8;
	ddrphy_rddata_en_tappeddelayline10 <= ddrphy_rddata_en_tappeddelayline9;
	ddrphy_rddata_en_tappeddelayline11 <= ddrphy_rddata_en_tappeddelayline10;
	ddrphy_rddata_en_tappeddelayline12 <= ddrphy_rddata_en_tappeddelayline11;
	ddrphy_wrdata_en_tappeddelayline0 <= (ddrphy_dfi_p0_wrdata_en | ddrphy_dfi_p1_wrdata_en);
	ddrphy_wrdata_en_tappeddelayline1 <= ddrphy_wrdata_en_tappeddelayline0;
	ddrphy_wrdata_en_tappeddelayline2 <= ddrphy_wrdata_en_tappeddelayline1;
	ddrphy_wrdata_en_tappeddelayline3 <= ddrphy_wrdata_en_tappeddelayline2;
	ddrphy_wrdata_en_tappeddelayline4 <= ddrphy_wrdata_en_tappeddelayline3;
	ddrphy_wrdata_en_tappeddelayline5 <= ddrphy_wrdata_en_tappeddelayline4;
	ddrphy_wrdata_en_tappeddelayline6 <= ddrphy_wrdata_en_tappeddelayline5;
	if (basesoc_sdram_inti_p0_rddata_valid) begin
		basesoc_sdram_phaseinjector0_rddata_status <= basesoc_sdram_inti_p0_rddata;
	end
	if (basesoc_sdram_inti_p1_rddata_valid) begin
		basesoc_sdram_phaseinjector1_rddata_status <= basesoc_sdram_inti_p1_rddata;
	end
	if ((basesoc_sdram_timer_wait & (~basesoc_sdram_timer_done0))) begin
		basesoc_sdram_timer_count1 <= (basesoc_sdram_timer_count1 - 1'd1);
	end else begin
		basesoc_sdram_timer_count1 <= 9'd374;
	end
	basesoc_sdram_postponer_req_o <= 1'd0;
	if (basesoc_sdram_postponer_req_i) begin
		basesoc_sdram_postponer_count <= (basesoc_sdram_postponer_count - 1'd1);
		if ((basesoc_sdram_postponer_count == 1'd0)) begin
			basesoc_sdram_postponer_count <= 1'd0;
			basesoc_sdram_postponer_req_o <= 1'd1;
		end
	end
	if (basesoc_sdram_sequencer_start0) begin
		basesoc_sdram_sequencer_count <= 1'd0;
	end else begin
		if (basesoc_sdram_sequencer_done1) begin
			if ((basesoc_sdram_sequencer_count != 1'd0)) begin
				basesoc_sdram_sequencer_count <= (basesoc_sdram_sequencer_count - 1'd1);
			end
		end
	end
	basesoc_sdram_cmd_payload_a <= 1'd0;
	basesoc_sdram_cmd_payload_ba <= 1'd0;
	basesoc_sdram_cmd_payload_cas <= 1'd0;
	basesoc_sdram_cmd_payload_ras <= 1'd0;
	basesoc_sdram_cmd_payload_we <= 1'd0;
	basesoc_sdram_sequencer_done1 <= 1'd0;
	if ((basesoc_sdram_sequencer_start1 & (basesoc_sdram_sequencer_counter == 1'd0))) begin
		basesoc_sdram_cmd_payload_a <= 11'd1024;
		basesoc_sdram_cmd_payload_ba <= 1'd0;
		basesoc_sdram_cmd_payload_cas <= 1'd0;
		basesoc_sdram_cmd_payload_ras <= 1'd1;
		basesoc_sdram_cmd_payload_we <= 1'd1;
	end
	if ((basesoc_sdram_sequencer_counter == 2'd2)) begin
		basesoc_sdram_cmd_payload_a <= 11'd1024;
		basesoc_sdram_cmd_payload_ba <= 1'd0;
		basesoc_sdram_cmd_payload_cas <= 1'd1;
		basesoc_sdram_cmd_payload_ras <= 1'd1;
		basesoc_sdram_cmd_payload_we <= 1'd0;
	end
	if ((basesoc_sdram_sequencer_counter == 7'd106)) begin
		basesoc_sdram_cmd_payload_a <= 1'd0;
		basesoc_sdram_cmd_payload_ba <= 1'd0;
		basesoc_sdram_cmd_payload_cas <= 1'd0;
		basesoc_sdram_cmd_payload_ras <= 1'd0;
		basesoc_sdram_cmd_payload_we <= 1'd0;
		basesoc_sdram_sequencer_done1 <= 1'd1;
	end
	if ((basesoc_sdram_sequencer_counter == 7'd106)) begin
		basesoc_sdram_sequencer_counter <= 1'd0;
	end else begin
		if ((basesoc_sdram_sequencer_counter != 1'd0)) begin
			basesoc_sdram_sequencer_counter <= (basesoc_sdram_sequencer_counter + 1'd1);
		end else begin
			if (basesoc_sdram_sequencer_start1) begin
				basesoc_sdram_sequencer_counter <= 1'd1;
			end
		end
	end
	if ((basesoc_sdram_zqcs_timer_wait & (~basesoc_sdram_zqcs_timer_done0))) begin
		basesoc_sdram_zqcs_timer_count1 <= (basesoc_sdram_zqcs_timer_count1 - 1'd1);
	end else begin
		basesoc_sdram_zqcs_timer_count1 <= 26'd47999999;
	end
	basesoc_sdram_zqcs_executer_done <= 1'd0;
	if ((basesoc_sdram_zqcs_executer_start & (basesoc_sdram_zqcs_executer_counter == 1'd0))) begin
		basesoc_sdram_cmd_payload_a <= 11'd1024;
		basesoc_sdram_cmd_payload_ba <= 1'd0;
		basesoc_sdram_cmd_payload_cas <= 1'd0;
		basesoc_sdram_cmd_payload_ras <= 1'd1;
		basesoc_sdram_cmd_payload_we <= 1'd1;
	end
	if ((basesoc_sdram_zqcs_executer_counter == 2'd2)) begin
		basesoc_sdram_cmd_payload_a <= 1'd0;
		basesoc_sdram_cmd_payload_ba <= 1'd0;
		basesoc_sdram_cmd_payload_cas <= 1'd0;
		basesoc_sdram_cmd_payload_ras <= 1'd0;
		basesoc_sdram_cmd_payload_we <= 1'd1;
	end
	if ((basesoc_sdram_zqcs_executer_counter == 6'd34)) begin
		basesoc_sdram_cmd_payload_a <= 1'd0;
		basesoc_sdram_cmd_payload_ba <= 1'd0;
		basesoc_sdram_cmd_payload_cas <= 1'd0;
		basesoc_sdram_cmd_payload_ras <= 1'd0;
		basesoc_sdram_cmd_payload_we <= 1'd0;
		basesoc_sdram_zqcs_executer_done <= 1'd1;
	end
	if ((basesoc_sdram_zqcs_executer_counter == 6'd34)) begin
		basesoc_sdram_zqcs_executer_counter <= 1'd0;
	end else begin
		if ((basesoc_sdram_zqcs_executer_counter != 1'd0)) begin
			basesoc_sdram_zqcs_executer_counter <= (basesoc_sdram_zqcs_executer_counter + 1'd1);
		end else begin
			if (basesoc_sdram_zqcs_executer_start) begin
				basesoc_sdram_zqcs_executer_counter <= 1'd1;
			end
		end
	end
	refresher_state <= refresher_next_state;
	if (basesoc_sdram_bankmachine0_row_close) begin
		basesoc_sdram_bankmachine0_row_opened <= 1'd0;
	end else begin
		if (basesoc_sdram_bankmachine0_row_open) begin
			basesoc_sdram_bankmachine0_row_opened <= 1'd1;
			basesoc_sdram_bankmachine0_row <= basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
		basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce <= (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
		basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume <= (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
		if ((~basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read)) begin
			basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
			basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~basesoc_sdram_bankmachine0_cmd_buffer_source_valid) | basesoc_sdram_bankmachine0_cmd_buffer_source_ready)) begin
		basesoc_sdram_bankmachine0_cmd_buffer_source_valid <= basesoc_sdram_bankmachine0_cmd_buffer_sink_valid;
		basesoc_sdram_bankmachine0_cmd_buffer_source_first <= basesoc_sdram_bankmachine0_cmd_buffer_sink_first;
		basesoc_sdram_bankmachine0_cmd_buffer_source_last <= basesoc_sdram_bankmachine0_cmd_buffer_sink_last;
		basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we <= basesoc_sdram_bankmachine0_cmd_buffer_sink_payload_we;
		basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr <= basesoc_sdram_bankmachine0_cmd_buffer_sink_payload_addr;
	end
	if (basesoc_sdram_bankmachine0_twtpcon_valid) begin
		basesoc_sdram_bankmachine0_twtpcon_count <= 3'd6;
		if (1'd0) begin
			basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine0_twtpcon_ready)) begin
			basesoc_sdram_bankmachine0_twtpcon_count <= (basesoc_sdram_bankmachine0_twtpcon_count - 1'd1);
			if ((basesoc_sdram_bankmachine0_twtpcon_count == 1'd1)) begin
				basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_bankmachine0_trccon_valid) begin
		basesoc_sdram_bankmachine0_trccon_count <= 2'd2;
		if (1'd0) begin
			basesoc_sdram_bankmachine0_trccon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine0_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine0_trccon_ready)) begin
			basesoc_sdram_bankmachine0_trccon_count <= (basesoc_sdram_bankmachine0_trccon_count - 1'd1);
			if ((basesoc_sdram_bankmachine0_trccon_count == 1'd1)) begin
				basesoc_sdram_bankmachine0_trccon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_bankmachine0_trascon_valid) begin
		basesoc_sdram_bankmachine0_trascon_count <= 2'd2;
		if (1'd0) begin
			basesoc_sdram_bankmachine0_trascon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine0_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine0_trascon_ready)) begin
			basesoc_sdram_bankmachine0_trascon_count <= (basesoc_sdram_bankmachine0_trascon_count - 1'd1);
			if ((basesoc_sdram_bankmachine0_trascon_count == 1'd1)) begin
				basesoc_sdram_bankmachine0_trascon_ready <= 1'd1;
			end
		end
	end
	bankmachine0_state <= bankmachine0_next_state;
	if (basesoc_sdram_bankmachine1_row_close) begin
		basesoc_sdram_bankmachine1_row_opened <= 1'd0;
	end else begin
		if (basesoc_sdram_bankmachine1_row_open) begin
			basesoc_sdram_bankmachine1_row_opened <= 1'd1;
			basesoc_sdram_bankmachine1_row <= basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
		basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce <= (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
		basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume <= (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
		if ((~basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read)) begin
			basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
			basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~basesoc_sdram_bankmachine1_cmd_buffer_source_valid) | basesoc_sdram_bankmachine1_cmd_buffer_source_ready)) begin
		basesoc_sdram_bankmachine1_cmd_buffer_source_valid <= basesoc_sdram_bankmachine1_cmd_buffer_sink_valid;
		basesoc_sdram_bankmachine1_cmd_buffer_source_first <= basesoc_sdram_bankmachine1_cmd_buffer_sink_first;
		basesoc_sdram_bankmachine1_cmd_buffer_source_last <= basesoc_sdram_bankmachine1_cmd_buffer_sink_last;
		basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we <= basesoc_sdram_bankmachine1_cmd_buffer_sink_payload_we;
		basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr <= basesoc_sdram_bankmachine1_cmd_buffer_sink_payload_addr;
	end
	if (basesoc_sdram_bankmachine1_twtpcon_valid) begin
		basesoc_sdram_bankmachine1_twtpcon_count <= 3'd6;
		if (1'd0) begin
			basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine1_twtpcon_ready)) begin
			basesoc_sdram_bankmachine1_twtpcon_count <= (basesoc_sdram_bankmachine1_twtpcon_count - 1'd1);
			if ((basesoc_sdram_bankmachine1_twtpcon_count == 1'd1)) begin
				basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_bankmachine1_trccon_valid) begin
		basesoc_sdram_bankmachine1_trccon_count <= 2'd2;
		if (1'd0) begin
			basesoc_sdram_bankmachine1_trccon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine1_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine1_trccon_ready)) begin
			basesoc_sdram_bankmachine1_trccon_count <= (basesoc_sdram_bankmachine1_trccon_count - 1'd1);
			if ((basesoc_sdram_bankmachine1_trccon_count == 1'd1)) begin
				basesoc_sdram_bankmachine1_trccon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_bankmachine1_trascon_valid) begin
		basesoc_sdram_bankmachine1_trascon_count <= 2'd2;
		if (1'd0) begin
			basesoc_sdram_bankmachine1_trascon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine1_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine1_trascon_ready)) begin
			basesoc_sdram_bankmachine1_trascon_count <= (basesoc_sdram_bankmachine1_trascon_count - 1'd1);
			if ((basesoc_sdram_bankmachine1_trascon_count == 1'd1)) begin
				basesoc_sdram_bankmachine1_trascon_ready <= 1'd1;
			end
		end
	end
	bankmachine1_state <= bankmachine1_next_state;
	if (basesoc_sdram_bankmachine2_row_close) begin
		basesoc_sdram_bankmachine2_row_opened <= 1'd0;
	end else begin
		if (basesoc_sdram_bankmachine2_row_open) begin
			basesoc_sdram_bankmachine2_row_opened <= 1'd1;
			basesoc_sdram_bankmachine2_row <= basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
		basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce <= (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
		basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume <= (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
		if ((~basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read)) begin
			basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
			basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~basesoc_sdram_bankmachine2_cmd_buffer_source_valid) | basesoc_sdram_bankmachine2_cmd_buffer_source_ready)) begin
		basesoc_sdram_bankmachine2_cmd_buffer_source_valid <= basesoc_sdram_bankmachine2_cmd_buffer_sink_valid;
		basesoc_sdram_bankmachine2_cmd_buffer_source_first <= basesoc_sdram_bankmachine2_cmd_buffer_sink_first;
		basesoc_sdram_bankmachine2_cmd_buffer_source_last <= basesoc_sdram_bankmachine2_cmd_buffer_sink_last;
		basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we <= basesoc_sdram_bankmachine2_cmd_buffer_sink_payload_we;
		basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr <= basesoc_sdram_bankmachine2_cmd_buffer_sink_payload_addr;
	end
	if (basesoc_sdram_bankmachine2_twtpcon_valid) begin
		basesoc_sdram_bankmachine2_twtpcon_count <= 3'd6;
		if (1'd0) begin
			basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine2_twtpcon_ready)) begin
			basesoc_sdram_bankmachine2_twtpcon_count <= (basesoc_sdram_bankmachine2_twtpcon_count - 1'd1);
			if ((basesoc_sdram_bankmachine2_twtpcon_count == 1'd1)) begin
				basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_bankmachine2_trccon_valid) begin
		basesoc_sdram_bankmachine2_trccon_count <= 2'd2;
		if (1'd0) begin
			basesoc_sdram_bankmachine2_trccon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine2_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine2_trccon_ready)) begin
			basesoc_sdram_bankmachine2_trccon_count <= (basesoc_sdram_bankmachine2_trccon_count - 1'd1);
			if ((basesoc_sdram_bankmachine2_trccon_count == 1'd1)) begin
				basesoc_sdram_bankmachine2_trccon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_bankmachine2_trascon_valid) begin
		basesoc_sdram_bankmachine2_trascon_count <= 2'd2;
		if (1'd0) begin
			basesoc_sdram_bankmachine2_trascon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine2_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine2_trascon_ready)) begin
			basesoc_sdram_bankmachine2_trascon_count <= (basesoc_sdram_bankmachine2_trascon_count - 1'd1);
			if ((basesoc_sdram_bankmachine2_trascon_count == 1'd1)) begin
				basesoc_sdram_bankmachine2_trascon_ready <= 1'd1;
			end
		end
	end
	bankmachine2_state <= bankmachine2_next_state;
	if (basesoc_sdram_bankmachine3_row_close) begin
		basesoc_sdram_bankmachine3_row_opened <= 1'd0;
	end else begin
		if (basesoc_sdram_bankmachine3_row_open) begin
			basesoc_sdram_bankmachine3_row_opened <= 1'd1;
			basesoc_sdram_bankmachine3_row <= basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
		basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce <= (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
		basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume <= (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
		if ((~basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read)) begin
			basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
			basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~basesoc_sdram_bankmachine3_cmd_buffer_source_valid) | basesoc_sdram_bankmachine3_cmd_buffer_source_ready)) begin
		basesoc_sdram_bankmachine3_cmd_buffer_source_valid <= basesoc_sdram_bankmachine3_cmd_buffer_sink_valid;
		basesoc_sdram_bankmachine3_cmd_buffer_source_first <= basesoc_sdram_bankmachine3_cmd_buffer_sink_first;
		basesoc_sdram_bankmachine3_cmd_buffer_source_last <= basesoc_sdram_bankmachine3_cmd_buffer_sink_last;
		basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we <= basesoc_sdram_bankmachine3_cmd_buffer_sink_payload_we;
		basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr <= basesoc_sdram_bankmachine3_cmd_buffer_sink_payload_addr;
	end
	if (basesoc_sdram_bankmachine3_twtpcon_valid) begin
		basesoc_sdram_bankmachine3_twtpcon_count <= 3'd6;
		if (1'd0) begin
			basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine3_twtpcon_ready)) begin
			basesoc_sdram_bankmachine3_twtpcon_count <= (basesoc_sdram_bankmachine3_twtpcon_count - 1'd1);
			if ((basesoc_sdram_bankmachine3_twtpcon_count == 1'd1)) begin
				basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_bankmachine3_trccon_valid) begin
		basesoc_sdram_bankmachine3_trccon_count <= 2'd2;
		if (1'd0) begin
			basesoc_sdram_bankmachine3_trccon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine3_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine3_trccon_ready)) begin
			basesoc_sdram_bankmachine3_trccon_count <= (basesoc_sdram_bankmachine3_trccon_count - 1'd1);
			if ((basesoc_sdram_bankmachine3_trccon_count == 1'd1)) begin
				basesoc_sdram_bankmachine3_trccon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_bankmachine3_trascon_valid) begin
		basesoc_sdram_bankmachine3_trascon_count <= 2'd2;
		if (1'd0) begin
			basesoc_sdram_bankmachine3_trascon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine3_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine3_trascon_ready)) begin
			basesoc_sdram_bankmachine3_trascon_count <= (basesoc_sdram_bankmachine3_trascon_count - 1'd1);
			if ((basesoc_sdram_bankmachine3_trascon_count == 1'd1)) begin
				basesoc_sdram_bankmachine3_trascon_ready <= 1'd1;
			end
		end
	end
	bankmachine3_state <= bankmachine3_next_state;
	if (basesoc_sdram_bankmachine4_row_close) begin
		basesoc_sdram_bankmachine4_row_opened <= 1'd0;
	end else begin
		if (basesoc_sdram_bankmachine4_row_open) begin
			basesoc_sdram_bankmachine4_row_opened <= 1'd1;
			basesoc_sdram_bankmachine4_row <= basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~basesoc_sdram_bankmachine4_cmd_buffer_lookahead_replace))) begin
		basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce <= (basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read) begin
		basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume <= (basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~basesoc_sdram_bankmachine4_cmd_buffer_lookahead_replace))) begin
		if ((~basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read)) begin
			basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read) begin
			basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~basesoc_sdram_bankmachine4_cmd_buffer_source_valid) | basesoc_sdram_bankmachine4_cmd_buffer_source_ready)) begin
		basesoc_sdram_bankmachine4_cmd_buffer_source_valid <= basesoc_sdram_bankmachine4_cmd_buffer_sink_valid;
		basesoc_sdram_bankmachine4_cmd_buffer_source_first <= basesoc_sdram_bankmachine4_cmd_buffer_sink_first;
		basesoc_sdram_bankmachine4_cmd_buffer_source_last <= basesoc_sdram_bankmachine4_cmd_buffer_sink_last;
		basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we <= basesoc_sdram_bankmachine4_cmd_buffer_sink_payload_we;
		basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr <= basesoc_sdram_bankmachine4_cmd_buffer_sink_payload_addr;
	end
	if (basesoc_sdram_bankmachine4_twtpcon_valid) begin
		basesoc_sdram_bankmachine4_twtpcon_count <= 3'd6;
		if (1'd0) begin
			basesoc_sdram_bankmachine4_twtpcon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine4_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine4_twtpcon_ready)) begin
			basesoc_sdram_bankmachine4_twtpcon_count <= (basesoc_sdram_bankmachine4_twtpcon_count - 1'd1);
			if ((basesoc_sdram_bankmachine4_twtpcon_count == 1'd1)) begin
				basesoc_sdram_bankmachine4_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_bankmachine4_trccon_valid) begin
		basesoc_sdram_bankmachine4_trccon_count <= 2'd2;
		if (1'd0) begin
			basesoc_sdram_bankmachine4_trccon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine4_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine4_trccon_ready)) begin
			basesoc_sdram_bankmachine4_trccon_count <= (basesoc_sdram_bankmachine4_trccon_count - 1'd1);
			if ((basesoc_sdram_bankmachine4_trccon_count == 1'd1)) begin
				basesoc_sdram_bankmachine4_trccon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_bankmachine4_trascon_valid) begin
		basesoc_sdram_bankmachine4_trascon_count <= 2'd2;
		if (1'd0) begin
			basesoc_sdram_bankmachine4_trascon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine4_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine4_trascon_ready)) begin
			basesoc_sdram_bankmachine4_trascon_count <= (basesoc_sdram_bankmachine4_trascon_count - 1'd1);
			if ((basesoc_sdram_bankmachine4_trascon_count == 1'd1)) begin
				basesoc_sdram_bankmachine4_trascon_ready <= 1'd1;
			end
		end
	end
	bankmachine4_state <= bankmachine4_next_state;
	if (basesoc_sdram_bankmachine5_row_close) begin
		basesoc_sdram_bankmachine5_row_opened <= 1'd0;
	end else begin
		if (basesoc_sdram_bankmachine5_row_open) begin
			basesoc_sdram_bankmachine5_row_opened <= 1'd1;
			basesoc_sdram_bankmachine5_row <= basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~basesoc_sdram_bankmachine5_cmd_buffer_lookahead_replace))) begin
		basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce <= (basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read) begin
		basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume <= (basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~basesoc_sdram_bankmachine5_cmd_buffer_lookahead_replace))) begin
		if ((~basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read)) begin
			basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read) begin
			basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~basesoc_sdram_bankmachine5_cmd_buffer_source_valid) | basesoc_sdram_bankmachine5_cmd_buffer_source_ready)) begin
		basesoc_sdram_bankmachine5_cmd_buffer_source_valid <= basesoc_sdram_bankmachine5_cmd_buffer_sink_valid;
		basesoc_sdram_bankmachine5_cmd_buffer_source_first <= basesoc_sdram_bankmachine5_cmd_buffer_sink_first;
		basesoc_sdram_bankmachine5_cmd_buffer_source_last <= basesoc_sdram_bankmachine5_cmd_buffer_sink_last;
		basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we <= basesoc_sdram_bankmachine5_cmd_buffer_sink_payload_we;
		basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr <= basesoc_sdram_bankmachine5_cmd_buffer_sink_payload_addr;
	end
	if (basesoc_sdram_bankmachine5_twtpcon_valid) begin
		basesoc_sdram_bankmachine5_twtpcon_count <= 3'd6;
		if (1'd0) begin
			basesoc_sdram_bankmachine5_twtpcon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine5_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine5_twtpcon_ready)) begin
			basesoc_sdram_bankmachine5_twtpcon_count <= (basesoc_sdram_bankmachine5_twtpcon_count - 1'd1);
			if ((basesoc_sdram_bankmachine5_twtpcon_count == 1'd1)) begin
				basesoc_sdram_bankmachine5_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_bankmachine5_trccon_valid) begin
		basesoc_sdram_bankmachine5_trccon_count <= 2'd2;
		if (1'd0) begin
			basesoc_sdram_bankmachine5_trccon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine5_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine5_trccon_ready)) begin
			basesoc_sdram_bankmachine5_trccon_count <= (basesoc_sdram_bankmachine5_trccon_count - 1'd1);
			if ((basesoc_sdram_bankmachine5_trccon_count == 1'd1)) begin
				basesoc_sdram_bankmachine5_trccon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_bankmachine5_trascon_valid) begin
		basesoc_sdram_bankmachine5_trascon_count <= 2'd2;
		if (1'd0) begin
			basesoc_sdram_bankmachine5_trascon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine5_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine5_trascon_ready)) begin
			basesoc_sdram_bankmachine5_trascon_count <= (basesoc_sdram_bankmachine5_trascon_count - 1'd1);
			if ((basesoc_sdram_bankmachine5_trascon_count == 1'd1)) begin
				basesoc_sdram_bankmachine5_trascon_ready <= 1'd1;
			end
		end
	end
	bankmachine5_state <= bankmachine5_next_state;
	if (basesoc_sdram_bankmachine6_row_close) begin
		basesoc_sdram_bankmachine6_row_opened <= 1'd0;
	end else begin
		if (basesoc_sdram_bankmachine6_row_open) begin
			basesoc_sdram_bankmachine6_row_opened <= 1'd1;
			basesoc_sdram_bankmachine6_row <= basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~basesoc_sdram_bankmachine6_cmd_buffer_lookahead_replace))) begin
		basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce <= (basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read) begin
		basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume <= (basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~basesoc_sdram_bankmachine6_cmd_buffer_lookahead_replace))) begin
		if ((~basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read)) begin
			basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read) begin
			basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~basesoc_sdram_bankmachine6_cmd_buffer_source_valid) | basesoc_sdram_bankmachine6_cmd_buffer_source_ready)) begin
		basesoc_sdram_bankmachine6_cmd_buffer_source_valid <= basesoc_sdram_bankmachine6_cmd_buffer_sink_valid;
		basesoc_sdram_bankmachine6_cmd_buffer_source_first <= basesoc_sdram_bankmachine6_cmd_buffer_sink_first;
		basesoc_sdram_bankmachine6_cmd_buffer_source_last <= basesoc_sdram_bankmachine6_cmd_buffer_sink_last;
		basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we <= basesoc_sdram_bankmachine6_cmd_buffer_sink_payload_we;
		basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr <= basesoc_sdram_bankmachine6_cmd_buffer_sink_payload_addr;
	end
	if (basesoc_sdram_bankmachine6_twtpcon_valid) begin
		basesoc_sdram_bankmachine6_twtpcon_count <= 3'd6;
		if (1'd0) begin
			basesoc_sdram_bankmachine6_twtpcon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine6_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine6_twtpcon_ready)) begin
			basesoc_sdram_bankmachine6_twtpcon_count <= (basesoc_sdram_bankmachine6_twtpcon_count - 1'd1);
			if ((basesoc_sdram_bankmachine6_twtpcon_count == 1'd1)) begin
				basesoc_sdram_bankmachine6_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_bankmachine6_trccon_valid) begin
		basesoc_sdram_bankmachine6_trccon_count <= 2'd2;
		if (1'd0) begin
			basesoc_sdram_bankmachine6_trccon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine6_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine6_trccon_ready)) begin
			basesoc_sdram_bankmachine6_trccon_count <= (basesoc_sdram_bankmachine6_trccon_count - 1'd1);
			if ((basesoc_sdram_bankmachine6_trccon_count == 1'd1)) begin
				basesoc_sdram_bankmachine6_trccon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_bankmachine6_trascon_valid) begin
		basesoc_sdram_bankmachine6_trascon_count <= 2'd2;
		if (1'd0) begin
			basesoc_sdram_bankmachine6_trascon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine6_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine6_trascon_ready)) begin
			basesoc_sdram_bankmachine6_trascon_count <= (basesoc_sdram_bankmachine6_trascon_count - 1'd1);
			if ((basesoc_sdram_bankmachine6_trascon_count == 1'd1)) begin
				basesoc_sdram_bankmachine6_trascon_ready <= 1'd1;
			end
		end
	end
	bankmachine6_state <= bankmachine6_next_state;
	if (basesoc_sdram_bankmachine7_row_close) begin
		basesoc_sdram_bankmachine7_row_opened <= 1'd0;
	end else begin
		if (basesoc_sdram_bankmachine7_row_open) begin
			basesoc_sdram_bankmachine7_row_opened <= 1'd1;
			basesoc_sdram_bankmachine7_row <= basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~basesoc_sdram_bankmachine7_cmd_buffer_lookahead_replace))) begin
		basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce <= (basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read) begin
		basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume <= (basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~basesoc_sdram_bankmachine7_cmd_buffer_lookahead_replace))) begin
		if ((~basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read)) begin
			basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read) begin
			basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~basesoc_sdram_bankmachine7_cmd_buffer_source_valid) | basesoc_sdram_bankmachine7_cmd_buffer_source_ready)) begin
		basesoc_sdram_bankmachine7_cmd_buffer_source_valid <= basesoc_sdram_bankmachine7_cmd_buffer_sink_valid;
		basesoc_sdram_bankmachine7_cmd_buffer_source_first <= basesoc_sdram_bankmachine7_cmd_buffer_sink_first;
		basesoc_sdram_bankmachine7_cmd_buffer_source_last <= basesoc_sdram_bankmachine7_cmd_buffer_sink_last;
		basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we <= basesoc_sdram_bankmachine7_cmd_buffer_sink_payload_we;
		basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr <= basesoc_sdram_bankmachine7_cmd_buffer_sink_payload_addr;
	end
	if (basesoc_sdram_bankmachine7_twtpcon_valid) begin
		basesoc_sdram_bankmachine7_twtpcon_count <= 3'd6;
		if (1'd0) begin
			basesoc_sdram_bankmachine7_twtpcon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine7_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine7_twtpcon_ready)) begin
			basesoc_sdram_bankmachine7_twtpcon_count <= (basesoc_sdram_bankmachine7_twtpcon_count - 1'd1);
			if ((basesoc_sdram_bankmachine7_twtpcon_count == 1'd1)) begin
				basesoc_sdram_bankmachine7_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_bankmachine7_trccon_valid) begin
		basesoc_sdram_bankmachine7_trccon_count <= 2'd2;
		if (1'd0) begin
			basesoc_sdram_bankmachine7_trccon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine7_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine7_trccon_ready)) begin
			basesoc_sdram_bankmachine7_trccon_count <= (basesoc_sdram_bankmachine7_trccon_count - 1'd1);
			if ((basesoc_sdram_bankmachine7_trccon_count == 1'd1)) begin
				basesoc_sdram_bankmachine7_trccon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_bankmachine7_trascon_valid) begin
		basesoc_sdram_bankmachine7_trascon_count <= 2'd2;
		if (1'd0) begin
			basesoc_sdram_bankmachine7_trascon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine7_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine7_trascon_ready)) begin
			basesoc_sdram_bankmachine7_trascon_count <= (basesoc_sdram_bankmachine7_trascon_count - 1'd1);
			if ((basesoc_sdram_bankmachine7_trascon_count == 1'd1)) begin
				basesoc_sdram_bankmachine7_trascon_ready <= 1'd1;
			end
		end
	end
	bankmachine7_state <= bankmachine7_next_state;
	if ((~basesoc_sdram_en0)) begin
		basesoc_sdram_time0 <= 5'd31;
	end else begin
		if ((~basesoc_sdram_max_time0)) begin
			basesoc_sdram_time0 <= (basesoc_sdram_time0 - 1'd1);
		end
	end
	if ((~basesoc_sdram_en1)) begin
		basesoc_sdram_time1 <= 4'd15;
	end else begin
		if ((~basesoc_sdram_max_time1)) begin
			basesoc_sdram_time1 <= (basesoc_sdram_time1 - 1'd1);
		end
	end
	if (basesoc_sdram_choose_cmd_ce) begin
		case (basesoc_sdram_choose_cmd_grant)
			1'd0: begin
				if (basesoc_sdram_choose_cmd_request[1]) begin
					basesoc_sdram_choose_cmd_grant <= 1'd1;
				end else begin
					if (basesoc_sdram_choose_cmd_request[2]) begin
						basesoc_sdram_choose_cmd_grant <= 2'd2;
					end else begin
						if (basesoc_sdram_choose_cmd_request[3]) begin
							basesoc_sdram_choose_cmd_grant <= 2'd3;
						end else begin
							if (basesoc_sdram_choose_cmd_request[4]) begin
								basesoc_sdram_choose_cmd_grant <= 3'd4;
							end else begin
								if (basesoc_sdram_choose_cmd_request[5]) begin
									basesoc_sdram_choose_cmd_grant <= 3'd5;
								end else begin
									if (basesoc_sdram_choose_cmd_request[6]) begin
										basesoc_sdram_choose_cmd_grant <= 3'd6;
									end else begin
										if (basesoc_sdram_choose_cmd_request[7]) begin
											basesoc_sdram_choose_cmd_grant <= 3'd7;
										end
									end
								end
							end
						end
					end
				end
			end
			1'd1: begin
				if (basesoc_sdram_choose_cmd_request[2]) begin
					basesoc_sdram_choose_cmd_grant <= 2'd2;
				end else begin
					if (basesoc_sdram_choose_cmd_request[3]) begin
						basesoc_sdram_choose_cmd_grant <= 2'd3;
					end else begin
						if (basesoc_sdram_choose_cmd_request[4]) begin
							basesoc_sdram_choose_cmd_grant <= 3'd4;
						end else begin
							if (basesoc_sdram_choose_cmd_request[5]) begin
								basesoc_sdram_choose_cmd_grant <= 3'd5;
							end else begin
								if (basesoc_sdram_choose_cmd_request[6]) begin
									basesoc_sdram_choose_cmd_grant <= 3'd6;
								end else begin
									if (basesoc_sdram_choose_cmd_request[7]) begin
										basesoc_sdram_choose_cmd_grant <= 3'd7;
									end else begin
										if (basesoc_sdram_choose_cmd_request[0]) begin
											basesoc_sdram_choose_cmd_grant <= 1'd0;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd2: begin
				if (basesoc_sdram_choose_cmd_request[3]) begin
					basesoc_sdram_choose_cmd_grant <= 2'd3;
				end else begin
					if (basesoc_sdram_choose_cmd_request[4]) begin
						basesoc_sdram_choose_cmd_grant <= 3'd4;
					end else begin
						if (basesoc_sdram_choose_cmd_request[5]) begin
							basesoc_sdram_choose_cmd_grant <= 3'd5;
						end else begin
							if (basesoc_sdram_choose_cmd_request[6]) begin
								basesoc_sdram_choose_cmd_grant <= 3'd6;
							end else begin
								if (basesoc_sdram_choose_cmd_request[7]) begin
									basesoc_sdram_choose_cmd_grant <= 3'd7;
								end else begin
									if (basesoc_sdram_choose_cmd_request[0]) begin
										basesoc_sdram_choose_cmd_grant <= 1'd0;
									end else begin
										if (basesoc_sdram_choose_cmd_request[1]) begin
											basesoc_sdram_choose_cmd_grant <= 1'd1;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd3: begin
				if (basesoc_sdram_choose_cmd_request[4]) begin
					basesoc_sdram_choose_cmd_grant <= 3'd4;
				end else begin
					if (basesoc_sdram_choose_cmd_request[5]) begin
						basesoc_sdram_choose_cmd_grant <= 3'd5;
					end else begin
						if (basesoc_sdram_choose_cmd_request[6]) begin
							basesoc_sdram_choose_cmd_grant <= 3'd6;
						end else begin
							if (basesoc_sdram_choose_cmd_request[7]) begin
								basesoc_sdram_choose_cmd_grant <= 3'd7;
							end else begin
								if (basesoc_sdram_choose_cmd_request[0]) begin
									basesoc_sdram_choose_cmd_grant <= 1'd0;
								end else begin
									if (basesoc_sdram_choose_cmd_request[1]) begin
										basesoc_sdram_choose_cmd_grant <= 1'd1;
									end else begin
										if (basesoc_sdram_choose_cmd_request[2]) begin
											basesoc_sdram_choose_cmd_grant <= 2'd2;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd4: begin
				if (basesoc_sdram_choose_cmd_request[5]) begin
					basesoc_sdram_choose_cmd_grant <= 3'd5;
				end else begin
					if (basesoc_sdram_choose_cmd_request[6]) begin
						basesoc_sdram_choose_cmd_grant <= 3'd6;
					end else begin
						if (basesoc_sdram_choose_cmd_request[7]) begin
							basesoc_sdram_choose_cmd_grant <= 3'd7;
						end else begin
							if (basesoc_sdram_choose_cmd_request[0]) begin
								basesoc_sdram_choose_cmd_grant <= 1'd0;
							end else begin
								if (basesoc_sdram_choose_cmd_request[1]) begin
									basesoc_sdram_choose_cmd_grant <= 1'd1;
								end else begin
									if (basesoc_sdram_choose_cmd_request[2]) begin
										basesoc_sdram_choose_cmd_grant <= 2'd2;
									end else begin
										if (basesoc_sdram_choose_cmd_request[3]) begin
											basesoc_sdram_choose_cmd_grant <= 2'd3;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd5: begin
				if (basesoc_sdram_choose_cmd_request[6]) begin
					basesoc_sdram_choose_cmd_grant <= 3'd6;
				end else begin
					if (basesoc_sdram_choose_cmd_request[7]) begin
						basesoc_sdram_choose_cmd_grant <= 3'd7;
					end else begin
						if (basesoc_sdram_choose_cmd_request[0]) begin
							basesoc_sdram_choose_cmd_grant <= 1'd0;
						end else begin
							if (basesoc_sdram_choose_cmd_request[1]) begin
								basesoc_sdram_choose_cmd_grant <= 1'd1;
							end else begin
								if (basesoc_sdram_choose_cmd_request[2]) begin
									basesoc_sdram_choose_cmd_grant <= 2'd2;
								end else begin
									if (basesoc_sdram_choose_cmd_request[3]) begin
										basesoc_sdram_choose_cmd_grant <= 2'd3;
									end else begin
										if (basesoc_sdram_choose_cmd_request[4]) begin
											basesoc_sdram_choose_cmd_grant <= 3'd4;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd6: begin
				if (basesoc_sdram_choose_cmd_request[7]) begin
					basesoc_sdram_choose_cmd_grant <= 3'd7;
				end else begin
					if (basesoc_sdram_choose_cmd_request[0]) begin
						basesoc_sdram_choose_cmd_grant <= 1'd0;
					end else begin
						if (basesoc_sdram_choose_cmd_request[1]) begin
							basesoc_sdram_choose_cmd_grant <= 1'd1;
						end else begin
							if (basesoc_sdram_choose_cmd_request[2]) begin
								basesoc_sdram_choose_cmd_grant <= 2'd2;
							end else begin
								if (basesoc_sdram_choose_cmd_request[3]) begin
									basesoc_sdram_choose_cmd_grant <= 2'd3;
								end else begin
									if (basesoc_sdram_choose_cmd_request[4]) begin
										basesoc_sdram_choose_cmd_grant <= 3'd4;
									end else begin
										if (basesoc_sdram_choose_cmd_request[5]) begin
											basesoc_sdram_choose_cmd_grant <= 3'd5;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd7: begin
				if (basesoc_sdram_choose_cmd_request[0]) begin
					basesoc_sdram_choose_cmd_grant <= 1'd0;
				end else begin
					if (basesoc_sdram_choose_cmd_request[1]) begin
						basesoc_sdram_choose_cmd_grant <= 1'd1;
					end else begin
						if (basesoc_sdram_choose_cmd_request[2]) begin
							basesoc_sdram_choose_cmd_grant <= 2'd2;
						end else begin
							if (basesoc_sdram_choose_cmd_request[3]) begin
								basesoc_sdram_choose_cmd_grant <= 2'd3;
							end else begin
								if (basesoc_sdram_choose_cmd_request[4]) begin
									basesoc_sdram_choose_cmd_grant <= 3'd4;
								end else begin
									if (basesoc_sdram_choose_cmd_request[5]) begin
										basesoc_sdram_choose_cmd_grant <= 3'd5;
									end else begin
										if (basesoc_sdram_choose_cmd_request[6]) begin
											basesoc_sdram_choose_cmd_grant <= 3'd6;
										end
									end
								end
							end
						end
					end
				end
			end
		endcase
	end
	if (basesoc_sdram_choose_req_ce) begin
		case (basesoc_sdram_choose_req_grant)
			1'd0: begin
				if (basesoc_sdram_choose_req_request[1]) begin
					basesoc_sdram_choose_req_grant <= 1'd1;
				end else begin
					if (basesoc_sdram_choose_req_request[2]) begin
						basesoc_sdram_choose_req_grant <= 2'd2;
					end else begin
						if (basesoc_sdram_choose_req_request[3]) begin
							basesoc_sdram_choose_req_grant <= 2'd3;
						end else begin
							if (basesoc_sdram_choose_req_request[4]) begin
								basesoc_sdram_choose_req_grant <= 3'd4;
							end else begin
								if (basesoc_sdram_choose_req_request[5]) begin
									basesoc_sdram_choose_req_grant <= 3'd5;
								end else begin
									if (basesoc_sdram_choose_req_request[6]) begin
										basesoc_sdram_choose_req_grant <= 3'd6;
									end else begin
										if (basesoc_sdram_choose_req_request[7]) begin
											basesoc_sdram_choose_req_grant <= 3'd7;
										end
									end
								end
							end
						end
					end
				end
			end
			1'd1: begin
				if (basesoc_sdram_choose_req_request[2]) begin
					basesoc_sdram_choose_req_grant <= 2'd2;
				end else begin
					if (basesoc_sdram_choose_req_request[3]) begin
						basesoc_sdram_choose_req_grant <= 2'd3;
					end else begin
						if (basesoc_sdram_choose_req_request[4]) begin
							basesoc_sdram_choose_req_grant <= 3'd4;
						end else begin
							if (basesoc_sdram_choose_req_request[5]) begin
								basesoc_sdram_choose_req_grant <= 3'd5;
							end else begin
								if (basesoc_sdram_choose_req_request[6]) begin
									basesoc_sdram_choose_req_grant <= 3'd6;
								end else begin
									if (basesoc_sdram_choose_req_request[7]) begin
										basesoc_sdram_choose_req_grant <= 3'd7;
									end else begin
										if (basesoc_sdram_choose_req_request[0]) begin
											basesoc_sdram_choose_req_grant <= 1'd0;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd2: begin
				if (basesoc_sdram_choose_req_request[3]) begin
					basesoc_sdram_choose_req_grant <= 2'd3;
				end else begin
					if (basesoc_sdram_choose_req_request[4]) begin
						basesoc_sdram_choose_req_grant <= 3'd4;
					end else begin
						if (basesoc_sdram_choose_req_request[5]) begin
							basesoc_sdram_choose_req_grant <= 3'd5;
						end else begin
							if (basesoc_sdram_choose_req_request[6]) begin
								basesoc_sdram_choose_req_grant <= 3'd6;
							end else begin
								if (basesoc_sdram_choose_req_request[7]) begin
									basesoc_sdram_choose_req_grant <= 3'd7;
								end else begin
									if (basesoc_sdram_choose_req_request[0]) begin
										basesoc_sdram_choose_req_grant <= 1'd0;
									end else begin
										if (basesoc_sdram_choose_req_request[1]) begin
											basesoc_sdram_choose_req_grant <= 1'd1;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd3: begin
				if (basesoc_sdram_choose_req_request[4]) begin
					basesoc_sdram_choose_req_grant <= 3'd4;
				end else begin
					if (basesoc_sdram_choose_req_request[5]) begin
						basesoc_sdram_choose_req_grant <= 3'd5;
					end else begin
						if (basesoc_sdram_choose_req_request[6]) begin
							basesoc_sdram_choose_req_grant <= 3'd6;
						end else begin
							if (basesoc_sdram_choose_req_request[7]) begin
								basesoc_sdram_choose_req_grant <= 3'd7;
							end else begin
								if (basesoc_sdram_choose_req_request[0]) begin
									basesoc_sdram_choose_req_grant <= 1'd0;
								end else begin
									if (basesoc_sdram_choose_req_request[1]) begin
										basesoc_sdram_choose_req_grant <= 1'd1;
									end else begin
										if (basesoc_sdram_choose_req_request[2]) begin
											basesoc_sdram_choose_req_grant <= 2'd2;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd4: begin
				if (basesoc_sdram_choose_req_request[5]) begin
					basesoc_sdram_choose_req_grant <= 3'd5;
				end else begin
					if (basesoc_sdram_choose_req_request[6]) begin
						basesoc_sdram_choose_req_grant <= 3'd6;
					end else begin
						if (basesoc_sdram_choose_req_request[7]) begin
							basesoc_sdram_choose_req_grant <= 3'd7;
						end else begin
							if (basesoc_sdram_choose_req_request[0]) begin
								basesoc_sdram_choose_req_grant <= 1'd0;
							end else begin
								if (basesoc_sdram_choose_req_request[1]) begin
									basesoc_sdram_choose_req_grant <= 1'd1;
								end else begin
									if (basesoc_sdram_choose_req_request[2]) begin
										basesoc_sdram_choose_req_grant <= 2'd2;
									end else begin
										if (basesoc_sdram_choose_req_request[3]) begin
											basesoc_sdram_choose_req_grant <= 2'd3;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd5: begin
				if (basesoc_sdram_choose_req_request[6]) begin
					basesoc_sdram_choose_req_grant <= 3'd6;
				end else begin
					if (basesoc_sdram_choose_req_request[7]) begin
						basesoc_sdram_choose_req_grant <= 3'd7;
					end else begin
						if (basesoc_sdram_choose_req_request[0]) begin
							basesoc_sdram_choose_req_grant <= 1'd0;
						end else begin
							if (basesoc_sdram_choose_req_request[1]) begin
								basesoc_sdram_choose_req_grant <= 1'd1;
							end else begin
								if (basesoc_sdram_choose_req_request[2]) begin
									basesoc_sdram_choose_req_grant <= 2'd2;
								end else begin
									if (basesoc_sdram_choose_req_request[3]) begin
										basesoc_sdram_choose_req_grant <= 2'd3;
									end else begin
										if (basesoc_sdram_choose_req_request[4]) begin
											basesoc_sdram_choose_req_grant <= 3'd4;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd6: begin
				if (basesoc_sdram_choose_req_request[7]) begin
					basesoc_sdram_choose_req_grant <= 3'd7;
				end else begin
					if (basesoc_sdram_choose_req_request[0]) begin
						basesoc_sdram_choose_req_grant <= 1'd0;
					end else begin
						if (basesoc_sdram_choose_req_request[1]) begin
							basesoc_sdram_choose_req_grant <= 1'd1;
						end else begin
							if (basesoc_sdram_choose_req_request[2]) begin
								basesoc_sdram_choose_req_grant <= 2'd2;
							end else begin
								if (basesoc_sdram_choose_req_request[3]) begin
									basesoc_sdram_choose_req_grant <= 2'd3;
								end else begin
									if (basesoc_sdram_choose_req_request[4]) begin
										basesoc_sdram_choose_req_grant <= 3'd4;
									end else begin
										if (basesoc_sdram_choose_req_request[5]) begin
											basesoc_sdram_choose_req_grant <= 3'd5;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd7: begin
				if (basesoc_sdram_choose_req_request[0]) begin
					basesoc_sdram_choose_req_grant <= 1'd0;
				end else begin
					if (basesoc_sdram_choose_req_request[1]) begin
						basesoc_sdram_choose_req_grant <= 1'd1;
					end else begin
						if (basesoc_sdram_choose_req_request[2]) begin
							basesoc_sdram_choose_req_grant <= 2'd2;
						end else begin
							if (basesoc_sdram_choose_req_request[3]) begin
								basesoc_sdram_choose_req_grant <= 2'd3;
							end else begin
								if (basesoc_sdram_choose_req_request[4]) begin
									basesoc_sdram_choose_req_grant <= 3'd4;
								end else begin
									if (basesoc_sdram_choose_req_request[5]) begin
										basesoc_sdram_choose_req_grant <= 3'd5;
									end else begin
										if (basesoc_sdram_choose_req_request[6]) begin
											basesoc_sdram_choose_req_grant <= 3'd6;
										end
									end
								end
							end
						end
					end
				end
			end
		endcase
	end
	basesoc_sdram_dfi_p0_cs_n <= 1'd0;
	basesoc_sdram_dfi_p0_bank <= array_muxed0;
	basesoc_sdram_dfi_p0_address <= array_muxed1;
	basesoc_sdram_dfi_p0_cas_n <= (~array_muxed2);
	basesoc_sdram_dfi_p0_ras_n <= (~array_muxed3);
	basesoc_sdram_dfi_p0_we_n <= (~array_muxed4);
	basesoc_sdram_dfi_p0_rddata_en <= array_muxed5;
	basesoc_sdram_dfi_p0_wrdata_en <= array_muxed6;
	basesoc_sdram_dfi_p1_cs_n <= 1'd0;
	basesoc_sdram_dfi_p1_bank <= array_muxed7;
	basesoc_sdram_dfi_p1_address <= array_muxed8;
	basesoc_sdram_dfi_p1_cas_n <= (~array_muxed9);
	basesoc_sdram_dfi_p1_ras_n <= (~array_muxed10);
	basesoc_sdram_dfi_p1_we_n <= (~array_muxed11);
	basesoc_sdram_dfi_p1_rddata_en <= array_muxed12;
	basesoc_sdram_dfi_p1_wrdata_en <= array_muxed13;
	if (basesoc_sdram_trrdcon_valid) begin
		basesoc_sdram_trrdcon_count <= 1'd1;
		if (1'd0) begin
			basesoc_sdram_trrdcon_ready <= 1'd1;
		end else begin
			basesoc_sdram_trrdcon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_trrdcon_ready)) begin
			basesoc_sdram_trrdcon_count <= (basesoc_sdram_trrdcon_count - 1'd1);
			if ((basesoc_sdram_trrdcon_count == 1'd1)) begin
				basesoc_sdram_trrdcon_ready <= 1'd1;
			end
		end
	end
	basesoc_sdram_tfawcon_window <= {basesoc_sdram_tfawcon_window, basesoc_sdram_tfawcon_valid};
	if ((basesoc_sdram_tfawcon_count < 3'd4)) begin
		if ((basesoc_sdram_tfawcon_count == 2'd3)) begin
			basesoc_sdram_tfawcon_ready <= (~basesoc_sdram_tfawcon_valid);
		end else begin
			basesoc_sdram_tfawcon_ready <= 1'd1;
		end
	end
	if (basesoc_sdram_tccdcon_valid) begin
		basesoc_sdram_tccdcon_count <= 1'd1;
		if (1'd0) begin
			basesoc_sdram_tccdcon_ready <= 1'd1;
		end else begin
			basesoc_sdram_tccdcon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_tccdcon_ready)) begin
			basesoc_sdram_tccdcon_count <= (basesoc_sdram_tccdcon_count - 1'd1);
			if ((basesoc_sdram_tccdcon_count == 1'd1)) begin
				basesoc_sdram_tccdcon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_twtrcon_valid) begin
		basesoc_sdram_twtrcon_count <= 3'd6;
		if (1'd0) begin
			basesoc_sdram_twtrcon_ready <= 1'd1;
		end else begin
			basesoc_sdram_twtrcon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_twtrcon_ready)) begin
			basesoc_sdram_twtrcon_count <= (basesoc_sdram_twtrcon_count - 1'd1);
			if ((basesoc_sdram_twtrcon_count == 1'd1)) begin
				basesoc_sdram_twtrcon_ready <= 1'd1;
			end
		end
	end
	multiplexer_state <= multiplexer_next_state;
	new_master_wdata_ready0 <= ((((((((1'd0 | ((roundrobin0_grant == 1'd0) & basesoc_sdram_interface_bank0_wdata_ready)) | ((roundrobin1_grant == 1'd0) & basesoc_sdram_interface_bank1_wdata_ready)) | ((roundrobin2_grant == 1'd0) & basesoc_sdram_interface_bank2_wdata_ready)) | ((roundrobin3_grant == 1'd0) & basesoc_sdram_interface_bank3_wdata_ready)) | ((roundrobin4_grant == 1'd0) & basesoc_sdram_interface_bank4_wdata_ready)) | ((roundrobin5_grant == 1'd0) & basesoc_sdram_interface_bank5_wdata_ready)) | ((roundrobin6_grant == 1'd0) & basesoc_sdram_interface_bank6_wdata_ready)) | ((roundrobin7_grant == 1'd0) & basesoc_sdram_interface_bank7_wdata_ready));
	new_master_wdata_ready1 <= new_master_wdata_ready0;
	new_master_wdata_ready2 <= new_master_wdata_ready1;
	new_master_wdata_ready3 <= new_master_wdata_ready2;
	new_master_rdata_valid0 <= ((((((((1'd0 | ((roundrobin0_grant == 1'd0) & basesoc_sdram_interface_bank0_rdata_valid)) | ((roundrobin1_grant == 1'd0) & basesoc_sdram_interface_bank1_rdata_valid)) | ((roundrobin2_grant == 1'd0) & basesoc_sdram_interface_bank2_rdata_valid)) | ((roundrobin3_grant == 1'd0) & basesoc_sdram_interface_bank3_rdata_valid)) | ((roundrobin4_grant == 1'd0) & basesoc_sdram_interface_bank4_rdata_valid)) | ((roundrobin5_grant == 1'd0) & basesoc_sdram_interface_bank5_rdata_valid)) | ((roundrobin6_grant == 1'd0) & basesoc_sdram_interface_bank6_rdata_valid)) | ((roundrobin7_grant == 1'd0) & basesoc_sdram_interface_bank7_rdata_valid));
	new_master_rdata_valid1 <= new_master_rdata_valid0;
	new_master_rdata_valid2 <= new_master_rdata_valid1;
	new_master_rdata_valid3 <= new_master_rdata_valid2;
	new_master_rdata_valid4 <= new_master_rdata_valid3;
	new_master_rdata_valid5 <= new_master_rdata_valid4;
	new_master_rdata_valid6 <= new_master_rdata_valid5;
	new_master_rdata_valid7 <= new_master_rdata_valid6;
	new_master_rdata_valid8 <= new_master_rdata_valid7;
	new_master_rdata_valid9 <= new_master_rdata_valid8;
	new_master_rdata_valid10 <= new_master_rdata_valid9;
	new_master_rdata_valid11 <= new_master_rdata_valid10;
	new_master_rdata_valid12 <= new_master_rdata_valid11;
	new_master_rdata_valid13 <= new_master_rdata_valid12;
	basesoc_adr_offset_r <= basesoc_wb_sdram_adr[1:0];
	fullmemorywe_state <= fullmemorywe_next_state;
	litedramwishbone2native_state <= litedramwishbone2native_next_state;
	if (basesoc_aborted_subfragments_next_value_ce) begin
		basesoc_aborted <= basesoc_aborted_subfragments_next_value;
	end
	if (leds_done) begin
		leds_chaser <= {leds_chaser, (~leds_chaser[2])};
	end
	if (leds_re) begin
		leds_mode <= 1'd1;
	end
	if (leds_wait) begin
		if ((~leds_done)) begin
			leds_count <= (leds_count - 1'd1);
		end
	end else begin
		leds_count <= 23'd8000000;
	end
	state <= next_state;
	if (basesoc_dat_w_basesoc_next_value_ce0) begin
		basesoc_dat_w <= basesoc_dat_w_basesoc_next_value0;
	end
	if (basesoc_adr_basesoc_next_value_ce1) begin
		basesoc_adr <= basesoc_adr_basesoc_next_value1;
	end
	if (basesoc_we_basesoc_next_value_ce2) begin
		basesoc_we <= basesoc_we_basesoc_next_value2;
	end
	case (grant)
		1'd0: begin
			if ((~request[0])) begin
				if (request[1]) begin
					grant <= 1'd1;
				end
			end
		end
		1'd1: begin
			if ((~request[1])) begin
				if (request[0]) begin
					grant <= 1'd0;
				end
			end
		end
	endcase
	slave_sel_r <= slave_sel;
	if (wait_1) begin
		if ((~done)) begin
			count <= (count - 1'd1);
		end
	end else begin
		count <= 20'd1000000;
	end
	csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
	if (csr_bankarray_csrbank0_sel) begin
		case (csr_bankarray_interface0_bank_bus_adr[8:0])
			1'd0: begin
				csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_reset0_w;
			end
			1'd1: begin
				csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_scratch0_w;
			end
			2'd2: begin
				csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_bus_errors_w;
			end
		endcase
	end
	if (csr_bankarray_csrbank0_reset0_re) begin
		basesoc_reset_storage[1:0] <= csr_bankarray_csrbank0_reset0_r;
	end
	basesoc_reset_re <= csr_bankarray_csrbank0_reset0_re;
	if (csr_bankarray_csrbank0_scratch0_re) begin
		basesoc_scratch_storage[31:0] <= csr_bankarray_csrbank0_scratch0_r;
	end
	basesoc_scratch_re <= csr_bankarray_csrbank0_scratch0_re;
	basesoc_bus_errors_re <= csr_bankarray_csrbank0_bus_errors_re;
	csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
	if (csr_bankarray_csrbank1_sel) begin
		case (csr_bankarray_interface1_bank_bus_adr[8:0])
			1'd0: begin
				csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_dly_sel0_w;
			end
			1'd1: begin
				csr_bankarray_interface1_bank_bus_dat_r <= ddrphy_rdly_dq_rst_w;
			end
			2'd2: begin
				csr_bankarray_interface1_bank_bus_dat_r <= ddrphy_rdly_dq_inc_w;
			end
			2'd3: begin
				csr_bankarray_interface1_bank_bus_dat_r <= ddrphy_rdly_dq_bitslip_rst_w;
			end
			3'd4: begin
				csr_bankarray_interface1_bank_bus_dat_r <= ddrphy_rdly_dq_bitslip_w;
			end
			3'd5: begin
				csr_bankarray_interface1_bank_bus_dat_r <= ddrphy_burstdet_clr_w;
			end
			3'd6: begin
				csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_burstdet_seen_w;
			end
		endcase
	end
	if (csr_bankarray_csrbank1_dly_sel0_re) begin
		ddrphy_dly_sel_storage[1:0] <= csr_bankarray_csrbank1_dly_sel0_r;
	end
	ddrphy_dly_sel_re <= csr_bankarray_csrbank1_dly_sel0_re;
	ddrphy_burstdet_seen_re <= csr_bankarray_csrbank1_burstdet_seen_re;
	csr_bankarray_sel_r <= csr_bankarray_sel;
	csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
	if (csr_bankarray_csrbank2_sel) begin
		case (csr_bankarray_interface2_bank_bus_adr[8:0])
			1'd0: begin
				csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_out0_w;
			end
		endcase
	end
	if (csr_bankarray_csrbank2_out0_re) begin
		leds_storage[2:0] <= csr_bankarray_csrbank2_out0_r;
	end
	leds_re <= csr_bankarray_csrbank2_out0_re;
	csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
	if (csr_bankarray_csrbank3_sel) begin
		case (csr_bankarray_interface3_bank_bus_adr[8:0])
			1'd0: begin
				csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_dfii_control0_w;
			end
			1'd1: begin
				csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_dfii_pi0_command0_w;
			end
			2'd2: begin
				csr_bankarray_interface3_bank_bus_dat_r <= basesoc_sdram_phaseinjector0_command_issue_w;
			end
			2'd3: begin
				csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_dfii_pi0_address0_w;
			end
			3'd4: begin
				csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_dfii_pi0_baddress0_w;
			end
			3'd5: begin
				csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_dfii_pi0_wrdata1_w;
			end
			3'd6: begin
				csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_dfii_pi0_wrdata0_w;
			end
			3'd7: begin
				csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_dfii_pi0_rddata1_w;
			end
			4'd8: begin
				csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_dfii_pi0_rddata0_w;
			end
			4'd9: begin
				csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_dfii_pi1_command0_w;
			end
			4'd10: begin
				csr_bankarray_interface3_bank_bus_dat_r <= basesoc_sdram_phaseinjector1_command_issue_w;
			end
			4'd11: begin
				csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_dfii_pi1_address0_w;
			end
			4'd12: begin
				csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_dfii_pi1_baddress0_w;
			end
			4'd13: begin
				csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_dfii_pi1_wrdata1_w;
			end
			4'd14: begin
				csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_dfii_pi1_wrdata0_w;
			end
			4'd15: begin
				csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_dfii_pi1_rddata1_w;
			end
			5'd16: begin
				csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_dfii_pi1_rddata0_w;
			end
		endcase
	end
	if (csr_bankarray_csrbank3_dfii_control0_re) begin
		basesoc_sdram_storage[3:0] <= csr_bankarray_csrbank3_dfii_control0_r;
	end
	basesoc_sdram_re <= csr_bankarray_csrbank3_dfii_control0_re;
	if (csr_bankarray_csrbank3_dfii_pi0_command0_re) begin
		basesoc_sdram_phaseinjector0_command_storage[5:0] <= csr_bankarray_csrbank3_dfii_pi0_command0_r;
	end
	basesoc_sdram_phaseinjector0_command_re <= csr_bankarray_csrbank3_dfii_pi0_command0_re;
	if (csr_bankarray_csrbank3_dfii_pi0_address0_re) begin
		basesoc_sdram_phaseinjector0_address_storage[14:0] <= csr_bankarray_csrbank3_dfii_pi0_address0_r;
	end
	basesoc_sdram_phaseinjector0_address_re <= csr_bankarray_csrbank3_dfii_pi0_address0_re;
	if (csr_bankarray_csrbank3_dfii_pi0_baddress0_re) begin
		basesoc_sdram_phaseinjector0_baddress_storage[2:0] <= csr_bankarray_csrbank3_dfii_pi0_baddress0_r;
	end
	basesoc_sdram_phaseinjector0_baddress_re <= csr_bankarray_csrbank3_dfii_pi0_baddress0_re;
	if (csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) begin
		basesoc_sdram_phaseinjector0_wrdata_storage[63:32] <= csr_bankarray_csrbank3_dfii_pi0_wrdata1_r;
	end
	if (csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) begin
		basesoc_sdram_phaseinjector0_wrdata_storage[31:0] <= csr_bankarray_csrbank3_dfii_pi0_wrdata0_r;
	end
	basesoc_sdram_phaseinjector0_wrdata_re <= csr_bankarray_csrbank3_dfii_pi0_wrdata0_re;
	basesoc_sdram_phaseinjector0_rddata_re <= csr_bankarray_csrbank3_dfii_pi0_rddata0_re;
	if (csr_bankarray_csrbank3_dfii_pi1_command0_re) begin
		basesoc_sdram_phaseinjector1_command_storage[5:0] <= csr_bankarray_csrbank3_dfii_pi1_command0_r;
	end
	basesoc_sdram_phaseinjector1_command_re <= csr_bankarray_csrbank3_dfii_pi1_command0_re;
	if (csr_bankarray_csrbank3_dfii_pi1_address0_re) begin
		basesoc_sdram_phaseinjector1_address_storage[14:0] <= csr_bankarray_csrbank3_dfii_pi1_address0_r;
	end
	basesoc_sdram_phaseinjector1_address_re <= csr_bankarray_csrbank3_dfii_pi1_address0_re;
	if (csr_bankarray_csrbank3_dfii_pi1_baddress0_re) begin
		basesoc_sdram_phaseinjector1_baddress_storage[2:0] <= csr_bankarray_csrbank3_dfii_pi1_baddress0_r;
	end
	basesoc_sdram_phaseinjector1_baddress_re <= csr_bankarray_csrbank3_dfii_pi1_baddress0_re;
	if (csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) begin
		basesoc_sdram_phaseinjector1_wrdata_storage[63:32] <= csr_bankarray_csrbank3_dfii_pi1_wrdata1_r;
	end
	if (csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) begin
		basesoc_sdram_phaseinjector1_wrdata_storage[31:0] <= csr_bankarray_csrbank3_dfii_pi1_wrdata0_r;
	end
	basesoc_sdram_phaseinjector1_wrdata_re <= csr_bankarray_csrbank3_dfii_pi1_wrdata0_re;
	basesoc_sdram_phaseinjector1_rddata_re <= csr_bankarray_csrbank3_dfii_pi1_rddata0_re;
	csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
	if (csr_bankarray_csrbank4_sel) begin
		case (csr_bankarray_interface4_bank_bus_adr[8:0])
			1'd0: begin
				csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_load0_w;
			end
			1'd1: begin
				csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_reload0_w;
			end
			2'd2: begin
				csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_en0_w;
			end
			2'd3: begin
				csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_update_value0_w;
			end
			3'd4: begin
				csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_value_w;
			end
			3'd5: begin
				csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_ev_status_w;
			end
			3'd6: begin
				csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_ev_pending_w;
			end
			3'd7: begin
				csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_ev_enable0_w;
			end
		endcase
	end
	if (csr_bankarray_csrbank4_load0_re) begin
		basesoc_timer_load_storage[31:0] <= csr_bankarray_csrbank4_load0_r;
	end
	basesoc_timer_load_re <= csr_bankarray_csrbank4_load0_re;
	if (csr_bankarray_csrbank4_reload0_re) begin
		basesoc_timer_reload_storage[31:0] <= csr_bankarray_csrbank4_reload0_r;
	end
	basesoc_timer_reload_re <= csr_bankarray_csrbank4_reload0_re;
	if (csr_bankarray_csrbank4_en0_re) begin
		basesoc_timer_en_storage <= csr_bankarray_csrbank4_en0_r;
	end
	basesoc_timer_en_re <= csr_bankarray_csrbank4_en0_re;
	if (csr_bankarray_csrbank4_update_value0_re) begin
		basesoc_timer_update_value_storage <= csr_bankarray_csrbank4_update_value0_r;
	end
	basesoc_timer_update_value_re <= csr_bankarray_csrbank4_update_value0_re;
	basesoc_timer_value_re <= csr_bankarray_csrbank4_value_re;
	basesoc_timer_status_re <= csr_bankarray_csrbank4_ev_status_re;
	if (csr_bankarray_csrbank4_ev_pending_re) begin
		basesoc_timer_pending_r <= csr_bankarray_csrbank4_ev_pending_r;
	end
	basesoc_timer_pending_re <= csr_bankarray_csrbank4_ev_pending_re;
	if (csr_bankarray_csrbank4_ev_enable0_re) begin
		basesoc_timer_enable_storage <= csr_bankarray_csrbank4_ev_enable0_r;
	end
	basesoc_timer_enable_re <= csr_bankarray_csrbank4_ev_enable0_re;
	csr_bankarray_interface5_bank_bus_dat_r <= 1'd0;
	if (csr_bankarray_csrbank5_sel) begin
		case (csr_bankarray_interface5_bank_bus_adr[8:0])
			1'd0: begin
				csr_bankarray_interface5_bank_bus_dat_r <= basesoc_cdcusb_rxtx_w;
			end
			1'd1: begin
				csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_txfull_w;
			end
			2'd2: begin
				csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_rxempty_w;
			end
			2'd3: begin
				csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_ev_status_w;
			end
			3'd4: begin
				csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_ev_pending_w;
			end
			3'd5: begin
				csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_ev_enable0_w;
			end
			3'd6: begin
				csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_tuning_word0_w;
			end
			3'd7: begin
				csr_bankarray_interface5_bank_bus_dat_r <= basesoc_cdcusb_configured_w;
			end
		endcase
	end
	basesoc_cdcusb_txfull_re <= csr_bankarray_csrbank5_txfull_re;
	basesoc_cdcusb_rxempty_re <= csr_bankarray_csrbank5_rxempty_re;
	basesoc_cdcusb_status_re <= csr_bankarray_csrbank5_ev_status_re;
	if (csr_bankarray_csrbank5_ev_pending_re) begin
		basesoc_cdcusb_pending_r[1:0] <= csr_bankarray_csrbank5_ev_pending_r;
	end
	basesoc_cdcusb_pending_re <= csr_bankarray_csrbank5_ev_pending_re;
	if (csr_bankarray_csrbank5_ev_enable0_re) begin
		basesoc_cdcusb_enable_storage[1:0] <= csr_bankarray_csrbank5_ev_enable0_r;
	end
	basesoc_cdcusb_enable_re <= csr_bankarray_csrbank5_ev_enable0_re;
	if (csr_bankarray_csrbank5_tuning_word0_re) begin
		basesoc_cdcusb_tuning_word_storage[31:0] <= csr_bankarray_csrbank5_tuning_word0_r;
	end
	basesoc_cdcusb_tuning_word_re <= csr_bankarray_csrbank5_tuning_word0_re;
	if (sys_rst) begin
		basesoc_reset_storage <= 2'd0;
		basesoc_reset_re <= 1'd0;
		basesoc_scratch_storage <= 32'd305419896;
		basesoc_scratch_re <= 1'd0;
		basesoc_bus_errors_re <= 1'd0;
		basesoc_bus_errors <= 32'd0;
		basesoc_basesoc_ram_bus_ack <= 1'd0;
		basesoc_ram_bus_ram_bus_ack <= 1'd0;
		basesoc_cdcusb_txfull_re <= 1'd0;
		basesoc_cdcusb_rxempty_re <= 1'd0;
		basesoc_cdcusb_status_re <= 1'd0;
		basesoc_cdcusb_pending_re <= 1'd0;
		basesoc_cdcusb_pending_r <= 2'd0;
		basesoc_cdcusb_enable_storage <= 2'd0;
		basesoc_cdcusb_enable_re <= 1'd0;
		basesoc_cdcusb_tuning_word_storage <= 32'd0;
		basesoc_cdcusb_tuning_word_re <= 1'd0;
		basesoc_timer_load_storage <= 32'd0;
		basesoc_timer_load_re <= 1'd0;
		basesoc_timer_reload_storage <= 32'd0;
		basesoc_timer_reload_re <= 1'd0;
		basesoc_timer_en_storage <= 1'd0;
		basesoc_timer_en_re <= 1'd0;
		basesoc_timer_update_value_storage <= 1'd0;
		basesoc_timer_update_value_re <= 1'd0;
		basesoc_timer_value_status <= 32'd0;
		basesoc_timer_value_re <= 1'd0;
		basesoc_timer_zero_pending <= 1'd0;
		basesoc_timer_zero_trigger_d <= 1'd0;
		basesoc_timer_status_re <= 1'd0;
		basesoc_timer_pending_re <= 1'd0;
		basesoc_timer_pending_r <= 1'd0;
		basesoc_timer_enable_storage <= 1'd0;
		basesoc_timer_enable_re <= 1'd0;
		basesoc_timer_value <= 32'd0;
		ddrphy_dly_sel_storage <= 2'd0;
		ddrphy_dly_sel_re <= 1'd0;
		ddrphy_burstdet_seen_status <= 2'd0;
		ddrphy_burstdet_seen_re <= 1'd0;
		ddrphy_rdly0 <= 7'd0;
		ddrphy_burstdet_d0 <= 1'd0;
		ddrphy_dm_o_data_d0 <= 8'd0;
		ddrphy_dm_o_data_muxed0 <= 4'd0;
		ddrphy_dq_o_data_d0 <= 8'd0;
		ddrphy_dq_o_data_muxed0 <= 4'd0;
		ddrphy_bitslip0_value <= 2'd0;
		ddrphy_dq_i_bitslip_o_d0 <= 4'd0;
		ddrphy_dq_o_data_d1 <= 8'd0;
		ddrphy_dq_o_data_muxed1 <= 4'd0;
		ddrphy_bitslip1_value <= 2'd0;
		ddrphy_dq_i_bitslip_o_d1 <= 4'd0;
		ddrphy_dq_o_data_d2 <= 8'd0;
		ddrphy_dq_o_data_muxed2 <= 4'd0;
		ddrphy_bitslip2_value <= 2'd0;
		ddrphy_dq_i_bitslip_o_d2 <= 4'd0;
		ddrphy_dq_o_data_d3 <= 8'd0;
		ddrphy_dq_o_data_muxed3 <= 4'd0;
		ddrphy_bitslip3_value <= 2'd0;
		ddrphy_dq_i_bitslip_o_d3 <= 4'd0;
		ddrphy_dq_o_data_d4 <= 8'd0;
		ddrphy_dq_o_data_muxed4 <= 4'd0;
		ddrphy_bitslip4_value <= 2'd0;
		ddrphy_dq_i_bitslip_o_d4 <= 4'd0;
		ddrphy_dq_o_data_d5 <= 8'd0;
		ddrphy_dq_o_data_muxed5 <= 4'd0;
		ddrphy_bitslip5_value <= 2'd0;
		ddrphy_dq_i_bitslip_o_d5 <= 4'd0;
		ddrphy_dq_o_data_d6 <= 8'd0;
		ddrphy_dq_o_data_muxed6 <= 4'd0;
		ddrphy_bitslip6_value <= 2'd0;
		ddrphy_dq_i_bitslip_o_d6 <= 4'd0;
		ddrphy_dq_o_data_d7 <= 8'd0;
		ddrphy_dq_o_data_muxed7 <= 4'd0;
		ddrphy_bitslip7_value <= 2'd0;
		ddrphy_dq_i_bitslip_o_d7 <= 4'd0;
		ddrphy_rdly1 <= 7'd0;
		ddrphy_burstdet_d1 <= 1'd0;
		ddrphy_dm_o_data_d1 <= 8'd0;
		ddrphy_dm_o_data_muxed1 <= 4'd0;
		ddrphy_dq_o_data_d8 <= 8'd0;
		ddrphy_dq_o_data_muxed8 <= 4'd0;
		ddrphy_bitslip8_value <= 2'd0;
		ddrphy_dq_i_bitslip_o_d8 <= 4'd0;
		ddrphy_dq_o_data_d9 <= 8'd0;
		ddrphy_dq_o_data_muxed9 <= 4'd0;
		ddrphy_bitslip9_value <= 2'd0;
		ddrphy_dq_i_bitslip_o_d9 <= 4'd0;
		ddrphy_dq_o_data_d10 <= 8'd0;
		ddrphy_dq_o_data_muxed10 <= 4'd0;
		ddrphy_bitslip10_value <= 2'd0;
		ddrphy_dq_i_bitslip_o_d10 <= 4'd0;
		ddrphy_dq_o_data_d11 <= 8'd0;
		ddrphy_dq_o_data_muxed11 <= 4'd0;
		ddrphy_bitslip11_value <= 2'd0;
		ddrphy_dq_i_bitslip_o_d11 <= 4'd0;
		ddrphy_dq_o_data_d12 <= 8'd0;
		ddrphy_dq_o_data_muxed12 <= 4'd0;
		ddrphy_bitslip12_value <= 2'd0;
		ddrphy_dq_i_bitslip_o_d12 <= 4'd0;
		ddrphy_dq_o_data_d13 <= 8'd0;
		ddrphy_dq_o_data_muxed13 <= 4'd0;
		ddrphy_bitslip13_value <= 2'd0;
		ddrphy_dq_i_bitslip_o_d13 <= 4'd0;
		ddrphy_dq_o_data_d14 <= 8'd0;
		ddrphy_dq_o_data_muxed14 <= 4'd0;
		ddrphy_bitslip14_value <= 2'd0;
		ddrphy_dq_i_bitslip_o_d14 <= 4'd0;
		ddrphy_dq_o_data_d15 <= 8'd0;
		ddrphy_dq_o_data_muxed15 <= 4'd0;
		ddrphy_bitslip15_value <= 2'd0;
		ddrphy_dq_i_bitslip_o_d15 <= 4'd0;
		ddrphy_rddata_en_tappeddelayline0 <= 1'd0;
		ddrphy_rddata_en_tappeddelayline1 <= 1'd0;
		ddrphy_rddata_en_tappeddelayline2 <= 1'd0;
		ddrphy_rddata_en_tappeddelayline3 <= 1'd0;
		ddrphy_rddata_en_tappeddelayline4 <= 1'd0;
		ddrphy_rddata_en_tappeddelayline5 <= 1'd0;
		ddrphy_rddata_en_tappeddelayline6 <= 1'd0;
		ddrphy_rddata_en_tappeddelayline7 <= 1'd0;
		ddrphy_rddata_en_tappeddelayline8 <= 1'd0;
		ddrphy_rddata_en_tappeddelayline9 <= 1'd0;
		ddrphy_rddata_en_tappeddelayline10 <= 1'd0;
		ddrphy_rddata_en_tappeddelayline11 <= 1'd0;
		ddrphy_rddata_en_tappeddelayline12 <= 1'd0;
		ddrphy_wrdata_en_tappeddelayline0 <= 1'd0;
		ddrphy_wrdata_en_tappeddelayline1 <= 1'd0;
		ddrphy_wrdata_en_tappeddelayline2 <= 1'd0;
		ddrphy_wrdata_en_tappeddelayline3 <= 1'd0;
		ddrphy_wrdata_en_tappeddelayline4 <= 1'd0;
		ddrphy_wrdata_en_tappeddelayline5 <= 1'd0;
		ddrphy_wrdata_en_tappeddelayline6 <= 1'd0;
		basesoc_sdram_storage <= 4'd1;
		basesoc_sdram_re <= 1'd0;
		basesoc_sdram_phaseinjector0_command_storage <= 6'd0;
		basesoc_sdram_phaseinjector0_command_re <= 1'd0;
		basesoc_sdram_phaseinjector0_address_re <= 1'd0;
		basesoc_sdram_phaseinjector0_baddress_re <= 1'd0;
		basesoc_sdram_phaseinjector0_wrdata_re <= 1'd0;
		basesoc_sdram_phaseinjector0_rddata_status <= 64'd0;
		basesoc_sdram_phaseinjector0_rddata_re <= 1'd0;
		basesoc_sdram_phaseinjector1_command_storage <= 6'd0;
		basesoc_sdram_phaseinjector1_command_re <= 1'd0;
		basesoc_sdram_phaseinjector1_address_re <= 1'd0;
		basesoc_sdram_phaseinjector1_baddress_re <= 1'd0;
		basesoc_sdram_phaseinjector1_wrdata_re <= 1'd0;
		basesoc_sdram_phaseinjector1_rddata_status <= 64'd0;
		basesoc_sdram_phaseinjector1_rddata_re <= 1'd0;
		basesoc_sdram_dfi_p0_address <= 15'd0;
		basesoc_sdram_dfi_p0_bank <= 3'd0;
		basesoc_sdram_dfi_p0_cas_n <= 1'd1;
		basesoc_sdram_dfi_p0_cs_n <= 1'd1;
		basesoc_sdram_dfi_p0_ras_n <= 1'd1;
		basesoc_sdram_dfi_p0_we_n <= 1'd1;
		basesoc_sdram_dfi_p0_wrdata_en <= 1'd0;
		basesoc_sdram_dfi_p0_rddata_en <= 1'd0;
		basesoc_sdram_dfi_p1_address <= 15'd0;
		basesoc_sdram_dfi_p1_bank <= 3'd0;
		basesoc_sdram_dfi_p1_cas_n <= 1'd1;
		basesoc_sdram_dfi_p1_cs_n <= 1'd1;
		basesoc_sdram_dfi_p1_ras_n <= 1'd1;
		basesoc_sdram_dfi_p1_we_n <= 1'd1;
		basesoc_sdram_dfi_p1_wrdata_en <= 1'd0;
		basesoc_sdram_dfi_p1_rddata_en <= 1'd0;
		basesoc_sdram_cmd_payload_a <= 15'd0;
		basesoc_sdram_cmd_payload_ba <= 3'd0;
		basesoc_sdram_cmd_payload_cas <= 1'd0;
		basesoc_sdram_cmd_payload_ras <= 1'd0;
		basesoc_sdram_cmd_payload_we <= 1'd0;
		basesoc_sdram_timer_count1 <= 9'd374;
		basesoc_sdram_postponer_req_o <= 1'd0;
		basesoc_sdram_postponer_count <= 1'd0;
		basesoc_sdram_sequencer_done1 <= 1'd0;
		basesoc_sdram_sequencer_counter <= 7'd0;
		basesoc_sdram_sequencer_count <= 1'd0;
		basesoc_sdram_zqcs_timer_count1 <= 26'd47999999;
		basesoc_sdram_zqcs_executer_done <= 1'd0;
		basesoc_sdram_zqcs_executer_counter <= 6'd0;
		basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level <= 4'd0;
		basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce <= 3'd0;
		basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume <= 3'd0;
		basesoc_sdram_bankmachine0_cmd_buffer_source_valid <= 1'd0;
		basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we <= 1'd0;
		basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr <= 22'd0;
		basesoc_sdram_bankmachine0_row <= 15'd0;
		basesoc_sdram_bankmachine0_row_opened <= 1'd0;
		basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd0;
		basesoc_sdram_bankmachine0_twtpcon_count <= 3'd0;
		basesoc_sdram_bankmachine0_trccon_ready <= 1'd0;
		basesoc_sdram_bankmachine0_trccon_count <= 2'd0;
		basesoc_sdram_bankmachine0_trascon_ready <= 1'd0;
		basesoc_sdram_bankmachine0_trascon_count <= 2'd0;
		basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level <= 4'd0;
		basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce <= 3'd0;
		basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume <= 3'd0;
		basesoc_sdram_bankmachine1_cmd_buffer_source_valid <= 1'd0;
		basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we <= 1'd0;
		basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr <= 22'd0;
		basesoc_sdram_bankmachine1_row <= 15'd0;
		basesoc_sdram_bankmachine1_row_opened <= 1'd0;
		basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd0;
		basesoc_sdram_bankmachine1_twtpcon_count <= 3'd0;
		basesoc_sdram_bankmachine1_trccon_ready <= 1'd0;
		basesoc_sdram_bankmachine1_trccon_count <= 2'd0;
		basesoc_sdram_bankmachine1_trascon_ready <= 1'd0;
		basesoc_sdram_bankmachine1_trascon_count <= 2'd0;
		basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level <= 4'd0;
		basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce <= 3'd0;
		basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume <= 3'd0;
		basesoc_sdram_bankmachine2_cmd_buffer_source_valid <= 1'd0;
		basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we <= 1'd0;
		basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr <= 22'd0;
		basesoc_sdram_bankmachine2_row <= 15'd0;
		basesoc_sdram_bankmachine2_row_opened <= 1'd0;
		basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd0;
		basesoc_sdram_bankmachine2_twtpcon_count <= 3'd0;
		basesoc_sdram_bankmachine2_trccon_ready <= 1'd0;
		basesoc_sdram_bankmachine2_trccon_count <= 2'd0;
		basesoc_sdram_bankmachine2_trascon_ready <= 1'd0;
		basesoc_sdram_bankmachine2_trascon_count <= 2'd0;
		basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level <= 4'd0;
		basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce <= 3'd0;
		basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume <= 3'd0;
		basesoc_sdram_bankmachine3_cmd_buffer_source_valid <= 1'd0;
		basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we <= 1'd0;
		basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr <= 22'd0;
		basesoc_sdram_bankmachine3_row <= 15'd0;
		basesoc_sdram_bankmachine3_row_opened <= 1'd0;
		basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd0;
		basesoc_sdram_bankmachine3_twtpcon_count <= 3'd0;
		basesoc_sdram_bankmachine3_trccon_ready <= 1'd0;
		basesoc_sdram_bankmachine3_trccon_count <= 2'd0;
		basesoc_sdram_bankmachine3_trascon_ready <= 1'd0;
		basesoc_sdram_bankmachine3_trascon_count <= 2'd0;
		basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level <= 4'd0;
		basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce <= 3'd0;
		basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume <= 3'd0;
		basesoc_sdram_bankmachine4_cmd_buffer_source_valid <= 1'd0;
		basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we <= 1'd0;
		basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr <= 22'd0;
		basesoc_sdram_bankmachine4_row <= 15'd0;
		basesoc_sdram_bankmachine4_row_opened <= 1'd0;
		basesoc_sdram_bankmachine4_twtpcon_ready <= 1'd0;
		basesoc_sdram_bankmachine4_twtpcon_count <= 3'd0;
		basesoc_sdram_bankmachine4_trccon_ready <= 1'd0;
		basesoc_sdram_bankmachine4_trccon_count <= 2'd0;
		basesoc_sdram_bankmachine4_trascon_ready <= 1'd0;
		basesoc_sdram_bankmachine4_trascon_count <= 2'd0;
		basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level <= 4'd0;
		basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce <= 3'd0;
		basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume <= 3'd0;
		basesoc_sdram_bankmachine5_cmd_buffer_source_valid <= 1'd0;
		basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we <= 1'd0;
		basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr <= 22'd0;
		basesoc_sdram_bankmachine5_row <= 15'd0;
		basesoc_sdram_bankmachine5_row_opened <= 1'd0;
		basesoc_sdram_bankmachine5_twtpcon_ready <= 1'd0;
		basesoc_sdram_bankmachine5_twtpcon_count <= 3'd0;
		basesoc_sdram_bankmachine5_trccon_ready <= 1'd0;
		basesoc_sdram_bankmachine5_trccon_count <= 2'd0;
		basesoc_sdram_bankmachine5_trascon_ready <= 1'd0;
		basesoc_sdram_bankmachine5_trascon_count <= 2'd0;
		basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level <= 4'd0;
		basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce <= 3'd0;
		basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume <= 3'd0;
		basesoc_sdram_bankmachine6_cmd_buffer_source_valid <= 1'd0;
		basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we <= 1'd0;
		basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr <= 22'd0;
		basesoc_sdram_bankmachine6_row <= 15'd0;
		basesoc_sdram_bankmachine6_row_opened <= 1'd0;
		basesoc_sdram_bankmachine6_twtpcon_ready <= 1'd0;
		basesoc_sdram_bankmachine6_twtpcon_count <= 3'd0;
		basesoc_sdram_bankmachine6_trccon_ready <= 1'd0;
		basesoc_sdram_bankmachine6_trccon_count <= 2'd0;
		basesoc_sdram_bankmachine6_trascon_ready <= 1'd0;
		basesoc_sdram_bankmachine6_trascon_count <= 2'd0;
		basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level <= 4'd0;
		basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce <= 3'd0;
		basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume <= 3'd0;
		basesoc_sdram_bankmachine7_cmd_buffer_source_valid <= 1'd0;
		basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we <= 1'd0;
		basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr <= 22'd0;
		basesoc_sdram_bankmachine7_row <= 15'd0;
		basesoc_sdram_bankmachine7_row_opened <= 1'd0;
		basesoc_sdram_bankmachine7_twtpcon_ready <= 1'd0;
		basesoc_sdram_bankmachine7_twtpcon_count <= 3'd0;
		basesoc_sdram_bankmachine7_trccon_ready <= 1'd0;
		basesoc_sdram_bankmachine7_trccon_count <= 2'd0;
		basesoc_sdram_bankmachine7_trascon_ready <= 1'd0;
		basesoc_sdram_bankmachine7_trascon_count <= 2'd0;
		basesoc_sdram_choose_cmd_grant <= 3'd0;
		basesoc_sdram_choose_req_grant <= 3'd0;
		basesoc_sdram_trrdcon_ready <= 1'd0;
		basesoc_sdram_trrdcon_count <= 1'd0;
		basesoc_sdram_tfawcon_ready <= 1'd1;
		basesoc_sdram_tfawcon_window <= 3'd0;
		basesoc_sdram_tccdcon_ready <= 1'd0;
		basesoc_sdram_tccdcon_count <= 1'd0;
		basesoc_sdram_twtrcon_ready <= 1'd0;
		basesoc_sdram_twtrcon_count <= 3'd0;
		basesoc_sdram_time0 <= 5'd0;
		basesoc_sdram_time1 <= 4'd0;
		basesoc_aborted <= 1'd0;
		leds_storage <= 3'd0;
		leds_re <= 1'd0;
		leds_chaser <= 3'd0;
		leds_mode <= 1'd0;
		leds_count <= 23'd8000000;
		refresher_state <= 2'd0;
		bankmachine0_state <= 3'd0;
		bankmachine1_state <= 3'd0;
		bankmachine2_state <= 3'd0;
		bankmachine3_state <= 3'd0;
		bankmachine4_state <= 3'd0;
		bankmachine5_state <= 3'd0;
		bankmachine6_state <= 3'd0;
		bankmachine7_state <= 3'd0;
		multiplexer_state <= 4'd0;
		new_master_wdata_ready0 <= 1'd0;
		new_master_wdata_ready1 <= 1'd0;
		new_master_wdata_ready2 <= 1'd0;
		new_master_wdata_ready3 <= 1'd0;
		new_master_rdata_valid0 <= 1'd0;
		new_master_rdata_valid1 <= 1'd0;
		new_master_rdata_valid2 <= 1'd0;
		new_master_rdata_valid3 <= 1'd0;
		new_master_rdata_valid4 <= 1'd0;
		new_master_rdata_valid5 <= 1'd0;
		new_master_rdata_valid6 <= 1'd0;
		new_master_rdata_valid7 <= 1'd0;
		new_master_rdata_valid8 <= 1'd0;
		new_master_rdata_valid9 <= 1'd0;
		new_master_rdata_valid10 <= 1'd0;
		new_master_rdata_valid11 <= 1'd0;
		new_master_rdata_valid12 <= 1'd0;
		new_master_rdata_valid13 <= 1'd0;
		fullmemorywe_state <= 2'd0;
		litedramwishbone2native_state <= 2'd0;
		basesoc_we <= 1'd0;
		grant <= 1'd0;
		slave_sel_r <= 4'd0;
		count <= 20'd1000000;
		csr_bankarray_sel_r <= 1'd0;
		state <= 2'd0;
	end
end

always @(posedge sys_usb_clk) begin
	if (basesoc_cdcusb_tx_clear) begin
		basesoc_cdcusb_tx_pending <= 1'd0;
	end
	basesoc_cdcusb_tx_trigger_d <= basesoc_cdcusb_tx_trigger;
	if (((~basesoc_cdcusb_tx_trigger) & basesoc_cdcusb_tx_trigger_d)) begin
		basesoc_cdcusb_tx_pending <= 1'd1;
	end
	if (basesoc_cdcusb_rx_clear) begin
		basesoc_cdcusb_rx_pending <= 1'd0;
	end
	basesoc_cdcusb_rx_trigger_d <= basesoc_cdcusb_rx_trigger;
	if (((~basesoc_cdcusb_rx_trigger) & basesoc_cdcusb_rx_trigger_d)) begin
		basesoc_cdcusb_rx_pending <= 1'd1;
	end
	if (basesoc_cdcusb_i) begin
		basesoc_cdcusb_toggle_i <= (~basesoc_cdcusb_toggle_i);
	end
	basesoc_cdcusb_asyncfifo0_graycounter0_q_binary <= basesoc_cdcusb_asyncfifo0_graycounter0_q_next_binary;
	basesoc_cdcusb_asyncfifo0_graycounter0_q <= basesoc_cdcusb_asyncfifo0_graycounter0_q_next;
	basesoc_cdcusb_asyncfifo1_graycounter3_q_binary <= basesoc_cdcusb_asyncfifo1_graycounter3_q_next_binary;
	basesoc_cdcusb_asyncfifo1_graycounter3_q <= basesoc_cdcusb_asyncfifo1_graycounter3_q_next;
	if (sys_usb_rst) begin
		basesoc_cdcusb_tx_pending <= 1'd0;
		basesoc_cdcusb_tx_trigger_d <= 1'd0;
		basesoc_cdcusb_rx_pending <= 1'd0;
		basesoc_cdcusb_rx_trigger_d <= 1'd0;
		basesoc_cdcusb_asyncfifo0_graycounter0_q <= 3'd0;
		basesoc_cdcusb_asyncfifo0_graycounter0_q_binary <= 3'd0;
		basesoc_cdcusb_asyncfifo1_graycounter3_q <= 3'd0;
		basesoc_cdcusb_asyncfifo1_graycounter3_q_binary <= 3'd0;
	end
	multiregimpl7_regs0 <= basesoc_cdcusb_cdcusbphy_rts;
	multiregimpl7_regs1 <= multiregimpl7_regs0;
	multiregimpl8_regs0 <= basesoc_cdcusb_cdcusbphy_dtr;
	multiregimpl8_regs1 <= multiregimpl8_regs0;
	multiregimpl11_regs0 <= basesoc_cdcusb_asyncfifo0_graycounter1_q;
	multiregimpl11_regs1 <= multiregimpl11_regs0;
	multiregimpl12_regs0 <= basesoc_cdcusb_asyncfifo1_graycounter2_q;
	multiregimpl12_regs1 <= multiregimpl12_regs0;
end

always @(posedge usb_12_clk) begin
	basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_valid_data <= (((~basesoc_cdcusb_cdcusbphy_usb_core_tx_stall) & basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_o_get) & basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe);
	csrtransform_fsm_state <= csrtransform_fsm_next_state;
	if (basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse_subfragments_csrtransform_txpipeline_next_value_ce0) begin
		basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse <= basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse_subfragments_csrtransform_txpipeline_next_value0;
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value_ce1) begin
		basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray <= basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray_subfragments_csrtransform_txpipeline_next_value1;
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_ce) begin
		basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_pos <= (basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_pos >>> 1'd1);
		basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_shifter <= (basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_shifter >>> 1'd1);
		if (basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_empty) begin
			basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_shifter <= basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_i_data;
			basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_pos <= 8'd128;
		end
		basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_o_get <= basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_empty;
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_reset) begin
		basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_o_get <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_shifter <= 8'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_pos <= 8'd1;
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_stuff_bit) begin
		basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_o_data <= 1'd0;
	end else begin
		basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_o_data <= basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_i_data;
	end
	csrtransform_resetinserter_state <= csrtransform_resetinserter_next_state;
	if (basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_reset) begin
		basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_o_data <= 1'd0;
		csrtransform_resetinserter_state <= 3'd0;
	end
	csrtransform_txpacketsend_state <= csrtransform_txpacketsend_next_state;
	if (basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe_subfragments_csrtransform_txpacketsend_next_value_ce0) begin
		basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe <= basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe_subfragments_csrtransform_txpacketsend_next_value0;
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_txstate_pid_subfragments_csrtransform_txpacketsend_next_value_ce1) begin
		basesoc_cdcusb_cdcusbphy_usb_core_txstate_pid <= basesoc_cdcusb_cdcusbphy_usb_core_txstate_pid_subfragments_csrtransform_txpacketsend_next_value1;
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_txstate_i_data_strobe) begin
		basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur <= basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_next;
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_txstate_reset) begin
		basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur <= 16'd65535;
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_rx_o_pkt_start) begin
		basesoc_cdcusb_cdcusbphy_usb_core_rx_o_pkt_in_progress <= 1'd1;
	end else begin
		if (basesoc_cdcusb_cdcusbphy_usb_core_rx_o_pkt_end) begin
			basesoc_cdcusb_cdcusbphy_usb_core_rx_o_pkt_in_progress <= 1'd0;
		end
	end
	basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q_binary <= basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q_next_binary;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q <= basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q_next;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q_binary <= basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q_next_binary;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q <= basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q_next;
	csrtransform_packetheaderdecode_state <= csrtransform_packetheaderdecode_next_state;
	if (basesoc_cdcusb_cdcusbphy_usb_core_o_pid_subfragments_csrtransform_packetheaderdecode_next_value_ce0) begin
		basesoc_cdcusb_cdcusbphy_usb_core_o_pid <= basesoc_cdcusb_cdcusbphy_usb_core_o_pid_subfragments_csrtransform_packetheaderdecode_next_value0;
	end
	if (csrtransform_packetheaderdecode_next_value_ce) begin
		basesoc_cdcusb_cdcusbphy_usb_core_o_addr[6:0] <= csrtransform_packetheaderdecode_next_value;
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_endp4_subfragments_csrtransform_packetheaderdecode_next_value_ce1) begin
		basesoc_cdcusb_cdcusbphy_usb_core_endp4 <= basesoc_cdcusb_cdcusbphy_usb_core_endp4_subfragments_csrtransform_packetheaderdecode_next_value1;
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_o_endp_subfragments_csrtransform_packetheaderdecode_next_value_ce2) begin
		basesoc_cdcusb_cdcusbphy_usb_core_o_endp <= basesoc_cdcusb_cdcusbphy_usb_core_o_endp_subfragments_csrtransform_packetheaderdecode_next_value2;
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_crc5_subfragments_csrtransform_packetheaderdecode_next_value_ce3) begin
		basesoc_cdcusb_cdcusbphy_usb_core_crc5 <= basesoc_cdcusb_cdcusbphy_usb_core_crc5_subfragments_csrtransform_packetheaderdecode_next_value3;
	end
	csrtransform_clockdomainsrenamer_state <= csrtransform_clockdomainsrenamer_next_state;
	if (basesoc_cdcusb_cdcusbphy_usb_core_tok_subfragments_csrtransform_f_next_value_ce0) begin
		basesoc_cdcusb_cdcusbphy_usb_core_tok <= basesoc_cdcusb_cdcusbphy_usb_core_tok_subfragments_csrtransform_f_next_value0;
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_endp_subfragments_csrtransform_f_next_value_ce1) begin
		basesoc_cdcusb_cdcusbphy_usb_core_endp <= basesoc_cdcusb_cdcusbphy_usb_core_endp_subfragments_csrtransform_f_next_value1;
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_response_pid_subfragments_csrtransform_t_next_value_ce) begin
		basesoc_cdcusb_cdcusbphy_usb_core_response_pid <= basesoc_cdcusb_cdcusbphy_usb_core_response_pid_subfragments_csrtransform_t_next_value;
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_transfer_reset) begin
		basesoc_cdcusb_cdcusbphy_usb_core_tok <= 4'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_endp <= 4'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_response_pid <= 4'd0;
		csrtransform_clockdomainsrenamer_state <= 4'd1;
	end
	if (basesoc_cdcusb_cdcusbphy_setuphandler_packet_clear) begin
		basesoc_cdcusb_cdcusbphy_setuphandler_packet_pending <= 1'd0;
	end
	if (basesoc_cdcusb_cdcusbphy_setuphandler_packet_trigger) begin
		basesoc_cdcusb_cdcusbphy_setuphandler_packet_pending <= 1'd1;
	end
	if (basesoc_cdcusb_cdcusbphy_setuphandler_reset_clear) begin
		basesoc_cdcusb_cdcusbphy_setuphandler_reset_pending <= 1'd0;
	end
	basesoc_cdcusb_cdcusbphy_setuphandler_reset_trigger_d <= basesoc_cdcusb_cdcusbphy_setuphandler_reset_trigger;
	if (((~basesoc_cdcusb_cdcusbphy_setuphandler_reset_trigger) & basesoc_cdcusb_cdcusbphy_setuphandler_reset_trigger_d)) begin
		basesoc_cdcusb_cdcusbphy_setuphandler_reset_pending <= 1'd1;
	end
	if (basesoc_cdcusb_cdcusbphy_setuphandler_data_recv_put) begin
		if ((basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_data_byte == 1'd0)) begin
			basesoc_cdcusb_cdcusbphy_setuphandler_epno <= basesoc_cdcusb_cdcusbphy_usb_core_endp;
			basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_is_in <= basesoc_cdcusb_cdcusbphy_setuphandler_data_recv_payload[7];
		end else begin
			if ((basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_data_byte == 3'd6)) begin
				if (basesoc_cdcusb_cdcusbphy_setuphandler_data_recv_payload) begin
					basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_have_data_stage <= 1'd1;
				end
			end else begin
				if ((basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_data_byte == 3'd7)) begin
					if (basesoc_cdcusb_cdcusbphy_setuphandler_data_recv_payload) begin
						basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_have_data_stage <= 1'd1;
					end
				end
			end
		end
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_data_byte <= (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_data_byte + 1'd1);
	end
	if (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_re) begin
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_readable <= 1'd1;
	end else begin
		if (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_re) begin
			basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_readable <= 1'd0;
		end
	end
	if (((basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_we & basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_writable) & (~basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_replace))) begin
		if ((basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_produce == 4'd9)) begin
			basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_produce <= 1'd0;
		end else begin
			basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_produce <= (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_produce + 1'd1);
		end
	end
	if (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_do_read) begin
		if ((basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_consume == 4'd9)) begin
			basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_consume <= 1'd0;
		end else begin
			basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_consume <= (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_consume + 1'd1);
		end
	end
	if (((basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_we & basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_syncfifo_writable) & (~basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_replace))) begin
		if ((~basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_do_read)) begin
			basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_level0 <= (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_level0 + 1'd1);
		end
	end else begin
		if (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_do_read) begin
			basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_level0 <= (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_level0 - 1'd1);
		end
	end
	if (basesoc_cdcusb_cdcusbphy_setuphandler_inner_reset) begin
		basesoc_cdcusb_cdcusbphy_setuphandler_epno <= 1'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_readable <= 1'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_level0 <= 4'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_produce <= 4'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_consume <= 4'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_data_byte <= 4'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_have_data_stage <= 1'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_is_in <= 1'd0;
	end
	if (basesoc_cdcusb_cdcusbphy_inhandler_csrfield_reset) begin
		basesoc_cdcusb_cdcusbphy_inhandler_stall_status <= 1'd0;
	end else begin
		if ((basesoc_cdcusb_cdcusbphy_usb_core_setup | (basesoc_cdcusb_cdcusbphy_inhandler_ctrl_re & (~basesoc_cdcusb_cdcusbphy_inhandler_csrfield_stall)))) begin
			basesoc_cdcusb_cdcusbphy_inhandler_stall_status <= (basesoc_cdcusb_cdcusbphy_inhandler_stall_status & (~basesoc_cdcusb_cdcusbphy_inhandler_ep_stall_mask));
		end else begin
			if (basesoc_cdcusb_cdcusbphy_inhandler_ctrl_re) begin
				basesoc_cdcusb_cdcusbphy_inhandler_stall_status <= (basesoc_cdcusb_cdcusbphy_inhandler_stall_status | basesoc_cdcusb_cdcusbphy_inhandler_ep_stall_mask);
			end
		end
	end
	if (basesoc_cdcusb_cdcusbphy_inhandler_csrfield_reset) begin
		basesoc_cdcusb_cdcusbphy_inhandler_queued <= 1'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_was_queued <= 1'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_transmitted <= 1'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_dtbs <= 1'd1;
	end else begin
		if (basesoc_cdcusb_cdcusbphy_inhandler_dtb_reset) begin
			basesoc_cdcusb_cdcusbphy_inhandler_dtbs <= (basesoc_cdcusb_cdcusbphy_inhandler_dtbs | 1'd1);
		end else begin
			if ((basesoc_cdcusb_cdcusbphy_inhandler_ctrl_re & (~basesoc_cdcusb_cdcusbphy_inhandler_csrfield_stall))) begin
				basesoc_cdcusb_cdcusbphy_inhandler_queued <= 1'd1;
			end else begin
				if ((basesoc_cdcusb_cdcusbphy_usb_core_poll & basesoc_cdcusb_cdcusbphy_inhandler_response)) begin
					basesoc_cdcusb_cdcusbphy_inhandler_transmitted <= 1'd1;
				end else begin
					if ((((basesoc_cdcusb_cdcusbphy_usb_core_commit & basesoc_cdcusb_cdcusbphy_inhandler_transmitted) & basesoc_cdcusb_cdcusbphy_inhandler_response) & (~basesoc_cdcusb_cdcusbphy_inhandler_stalled))) begin
						basesoc_cdcusb_cdcusbphy_inhandler_queued <= 1'd0;
						basesoc_cdcusb_cdcusbphy_inhandler_transmitted <= 1'd0;
						basesoc_cdcusb_cdcusbphy_inhandler_dtbs <= (basesoc_cdcusb_cdcusbphy_inhandler_dtbs ^ (1'd1 <<< basesoc_cdcusb_cdcusbphy_inhandler_csrfield_epno));
					end else begin
						basesoc_cdcusb_cdcusbphy_inhandler_was_queued <= basesoc_cdcusb_cdcusbphy_inhandler_queued;
					end
				end
			end
		end
	end
	if (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_re) begin
		basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_readable <= 1'd1;
	end else begin
		if (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_re) begin
			basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_readable <= 1'd0;
		end
	end
	if (((basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_we & basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_writable) & (~basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_replace))) begin
		basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_produce <= (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_produce + 1'd1);
	end
	if (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_do_read) begin
		basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_consume <= (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_consume + 1'd1);
	end
	if (((basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_we & basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_syncfifo_writable) & (~basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_replace))) begin
		if ((~basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_do_read)) begin
			basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_level0 <= (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_level0 + 1'd1);
		end
	end else begin
		if (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_do_read) begin
			basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_level0 <= (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_level0 - 1'd1);
		end
	end
	if (basesoc_cdcusb_cdcusbphy_inhandler_data_buf_reset) begin
		basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_readable <= 1'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_level0 <= 7'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_produce <= 6'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_consume <= 6'd0;
	end
	if (basesoc_cdcusb_cdcusbphy_inhandler_packet_clear) begin
		basesoc_cdcusb_cdcusbphy_inhandler_packet_pending <= 1'd0;
	end
	if (basesoc_cdcusb_cdcusbphy_inhandler_packet_trigger) begin
		basesoc_cdcusb_cdcusbphy_inhandler_packet_pending <= 1'd1;
	end
	if ((basesoc_cdcusb_cdcusbphy_outhandler_csrfield_reset | basesoc_cdcusb_cdcusbphy_outhandler_usb_reset)) begin
		basesoc_cdcusb_cdcusbphy_outhandler_stall_status <= 1'd0;
	end else begin
		if ((basesoc_cdcusb_cdcusbphy_usb_core_setup | (basesoc_cdcusb_cdcusbphy_outhandler_ctrl_re & (~basesoc_cdcusb_cdcusbphy_outhandler_csrfield_stall)))) begin
			basesoc_cdcusb_cdcusbphy_outhandler_stall_status <= (basesoc_cdcusb_cdcusbphy_outhandler_stall_status & (~basesoc_cdcusb_cdcusbphy_outhandler_ep_mask));
		end else begin
			if (basesoc_cdcusb_cdcusbphy_outhandler_ctrl_re) begin
				basesoc_cdcusb_cdcusbphy_outhandler_stall_status <= (basesoc_cdcusb_cdcusbphy_outhandler_stall_status | basesoc_cdcusb_cdcusbphy_outhandler_ep_mask);
			end
		end
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_poll) begin
		basesoc_cdcusb_cdcusbphy_outhandler_responding <= basesoc_cdcusb_cdcusbphy_outhandler_response;
	end
	if (basesoc_cdcusb_cdcusbphy_outhandler_csrfield_reset) begin
		basesoc_cdcusb_cdcusbphy_outhandler_enable_status <= 1'd0;
	end else begin
		if ((basesoc_cdcusb_cdcusbphy_usb_core_commit & basesoc_cdcusb_cdcusbphy_outhandler_responding)) begin
			basesoc_cdcusb_cdcusbphy_outhandler_epno <= basesoc_cdcusb_cdcusbphy_usb_core_endp;
			basesoc_cdcusb_cdcusbphy_outhandler_enable_status <= (basesoc_cdcusb_cdcusbphy_outhandler_enable_status & (~basesoc_cdcusb_cdcusbphy_outhandler_ep_mask));
			basesoc_cdcusb_cdcusbphy_outhandler_responding <= 1'd0;
		end else begin
			if (basesoc_cdcusb_cdcusbphy_outhandler_ctrl_re) begin
				if (basesoc_cdcusb_cdcusbphy_outhandler_csrfield_enable) begin
					basesoc_cdcusb_cdcusbphy_outhandler_enable_status <= (basesoc_cdcusb_cdcusbphy_outhandler_enable_status | basesoc_cdcusb_cdcusbphy_outhandler_ep_mask);
				end else begin
					basesoc_cdcusb_cdcusbphy_outhandler_enable_status <= (basesoc_cdcusb_cdcusbphy_outhandler_enable_status & (~basesoc_cdcusb_cdcusbphy_outhandler_ep_mask));
				end
			end
		end
	end
	if (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_re) begin
		basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_readable <= 1'd1;
	end else begin
		if (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_re) begin
			basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_readable <= 1'd0;
		end
	end
	if (((basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_we & basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_writable) & (~basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_replace))) begin
		if ((basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_produce == 7'd65)) begin
			basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_produce <= 1'd0;
		end else begin
			basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_produce <= (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_produce + 1'd1);
		end
	end
	if (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_do_read) begin
		if ((basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_consume == 7'd65)) begin
			basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_consume <= 1'd0;
		end else begin
			basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_consume <= (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_consume + 1'd1);
		end
	end
	if (((basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_we & basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_syncfifo_writable) & (~basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_replace))) begin
		if ((~basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_do_read)) begin
			basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_level0 <= (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_level0 + 1'd1);
		end
	end else begin
		if (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_do_read) begin
			basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_level0 <= (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_level0 - 1'd1);
		end
	end
	if (basesoc_cdcusb_cdcusbphy_outhandler_data_buf_reset) begin
		basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_readable <= 1'd0;
		basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_level0 <= 7'd0;
		basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_produce <= 7'd0;
		basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_consume <= 7'd0;
	end
	if (basesoc_cdcusb_cdcusbphy_outhandler_packet_clear) begin
		basesoc_cdcusb_cdcusbphy_outhandler_packet_pending <= 1'd0;
	end
	if (basesoc_cdcusb_cdcusbphy_outhandler_packet_trigger) begin
		basesoc_cdcusb_cdcusbphy_outhandler_packet_pending <= 1'd1;
	end
	csrtransform_state <= csrtransform_next_state;
	if (basesoc_cdcusb_cdcusbphy_usb_core_addr_subfragments_csrtransform_next_value_ce) begin
		basesoc_cdcusb_cdcusbphy_usb_core_addr <= basesoc_cdcusb_cdcusbphy_usb_core_addr_subfragments_csrtransform_next_value;
	end
	if (basesoc_cdcusb_cdcusbphy_resetinserter_reset) begin
		basesoc_cdcusb_cdcusbphy_usb_core_addr <= 7'd0;
		csrtransform_state <= 3'd0;
	end
	if ((basesoc_cdcusb_cdcusbphy_dtr & (basesoc_cdcusb_cdcusbphy_configured_delay > 1'd0))) begin
		basesoc_cdcusb_cdcusbphy_configured_delay <= (basesoc_cdcusb_cdcusbphy_configured_delay - 1'd1);
	end else begin
		if (basesoc_cdcusb_cdcusbphy_configure_set) begin
			basesoc_cdcusb_cdcusbphy_configured_delay <= 1'd0;
		end
	end
	basesoc_cdcusb_cdcusbphy_pullup_re <= basesoc_cdcusb_cdcusbphy_csrtransform_pullup_out_re;
	if (basesoc_cdcusb_cdcusbphy_csrtransform_pullup_out_re) begin
		basesoc_cdcusb_cdcusbphy_pullup_storage <= basesoc_cdcusb_cdcusbphy_csrtransform;
	end
	basesoc_cdcusb_cdcusbphy_csrstorage_re <= basesoc_cdcusb_cdcusbphy_csrtransform_address_re;
	if (basesoc_cdcusb_cdcusbphy_csrtransform_address_re) begin
		basesoc_cdcusb_cdcusbphy_csrstorage_storage[6:0] <= basesoc_cdcusb_cdcusbphy_csrtransform_address_addr0;
	end
	if (basesoc_cdcusb_cdcusbphy_address_reset) begin
		basesoc_cdcusb_cdcusbphy_csrstorage_storage <= 7'd0;
		basesoc_cdcusb_cdcusbphy_csrstorage_re <= 1'd0;
	end
	basesoc_cdcusb_cdcusbphy_setuphandler_ctrl_re <= basesoc_cdcusb_cdcusbphy_csrtransform_setup_ctrl_re;
	if (basesoc_cdcusb_cdcusbphy_csrtransform_setup_ctrl_re) begin
		basesoc_cdcusb_cdcusbphy_setuphandler_ctrl_storage[5] <= basesoc_cdcusb_cdcusbphy_csrtransform_setup_ctrl_reset0;
	end
	basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_enable_re <= basesoc_cdcusb_cdcusbphy_csrtransform_setup_ev_enable_re;
	if (basesoc_cdcusb_cdcusbphy_csrtransform_setup_ev_enable_re) begin
		basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_enable_storage[0] <= basesoc_cdcusb_cdcusbphy_csrtransform_setup_ev_enable_ready0;
	end
	if (basesoc_cdcusb_cdcusbphy_csrtransform_setup_ev_enable_re) begin
		basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_enable_storage[1] <= basesoc_cdcusb_cdcusbphy_csrtransform_setup_ev_enable_reset0;
	end
	basesoc_cdcusb_cdcusbphy_inhandler_data_re <= basesoc_cdcusb_cdcusbphy_csrtransform_in_data_re;
	if (basesoc_cdcusb_cdcusbphy_csrtransform_in_data_re) begin
		basesoc_cdcusb_cdcusbphy_inhandler_data_storage[7:0] <= basesoc_cdcusb_cdcusbphy_csrtransform_in_data_data0;
	end
	basesoc_cdcusb_cdcusbphy_inhandler_ctrl_re <= basesoc_cdcusb_cdcusbphy_csrtransform_in_ctrl_re;
	if (basesoc_cdcusb_cdcusbphy_csrtransform_in_ctrl_re) begin
		basesoc_cdcusb_cdcusbphy_inhandler_ctrl_storage[3:0] <= basesoc_cdcusb_cdcusbphy_csrtransform_in_ctrl_epno0;
	end
	if (basesoc_cdcusb_cdcusbphy_csrtransform_in_ctrl_re) begin
		basesoc_cdcusb_cdcusbphy_inhandler_ctrl_storage[5] <= basesoc_cdcusb_cdcusbphy_csrtransform_in_ctrl_reset0;
	end
	if (basesoc_cdcusb_cdcusbphy_csrtransform_in_ctrl_re) begin
		basesoc_cdcusb_cdcusbphy_inhandler_ctrl_storage[6] <= basesoc_cdcusb_cdcusbphy_csrtransform_in_ctrl_stall0;
	end
	basesoc_cdcusb_cdcusbphy_inhandler_enable_re <= basesoc_cdcusb_cdcusbphy_csrtransform_in_ev_enable_re;
	if (basesoc_cdcusb_cdcusbphy_csrtransform_in_ev_enable_re) begin
		basesoc_cdcusb_cdcusbphy_inhandler_enable_storage <= basesoc_cdcusb_cdcusbphy_csrtransform_in_ev_enable_done0;
	end
	basesoc_cdcusb_cdcusbphy_outhandler_ctrl_re <= basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_re;
	if (basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_re) begin
		basesoc_cdcusb_cdcusbphy_outhandler_ctrl_storage[3:0] <= basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_epno0;
	end
	if (basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_re) begin
		basesoc_cdcusb_cdcusbphy_outhandler_ctrl_storage[4] <= basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_enable0;
	end
	if (basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_re) begin
		basesoc_cdcusb_cdcusbphy_outhandler_ctrl_storage[5] <= basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_reset0;
	end
	if (basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_re) begin
		basesoc_cdcusb_cdcusbphy_outhandler_ctrl_storage[6] <= basesoc_cdcusb_cdcusbphy_csrtransform_out_ctrl_stall0;
	end
	basesoc_cdcusb_cdcusbphy_outhandler_enable_re <= basesoc_cdcusb_cdcusbphy_csrtransform_out_ev_enable_re;
	if (basesoc_cdcusb_cdcusbphy_csrtransform_out_ev_enable_re) begin
		basesoc_cdcusb_cdcusbphy_outhandler_enable_storage <= basesoc_cdcusb_cdcusbphy_csrtransform_out_ev_enable_done0;
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_usb_reset) begin
		basesoc_cdcusb_cdcusbphy_in_next <= 1'd0;
		basesoc_cdcusb_cdcusbphy_out_next <= 1'd0;
	end else begin
		if ((basesoc_cdcusb_cdcusbphy_inhandler_packet_pending & (~basesoc_cdcusb_cdcusbphy_outhandler_packet_pending))) begin
			basesoc_cdcusb_cdcusbphy_in_next <= 1'd1;
			basesoc_cdcusb_cdcusbphy_out_next <= 1'd0;
		end else begin
			if (((~basesoc_cdcusb_cdcusbphy_inhandler_packet_pending) & basesoc_cdcusb_cdcusbphy_outhandler_packet_pending)) begin
				basesoc_cdcusb_cdcusbphy_in_next <= 1'd0;
				basesoc_cdcusb_cdcusbphy_out_next <= 1'd1;
			end else begin
				if (((~basesoc_cdcusb_cdcusbphy_inhandler_packet_pending) & (~basesoc_cdcusb_cdcusbphy_outhandler_packet_pending))) begin
					basesoc_cdcusb_cdcusbphy_in_next <= 1'd0;
					basesoc_cdcusb_cdcusbphy_out_next <= 1'd0;
				end
			end
		end
	end
	fsm_state <= fsm_next_state;
	if (basesoc_cdcusb_cdcusbphy_setup_index_subfragments_fsm_next_value_ce0) begin
		basesoc_cdcusb_cdcusbphy_setup_index <= basesoc_cdcusb_cdcusbphy_setup_index_subfragments_fsm_next_value0;
	end
	if (basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value_ce1) begin
		basesoc_cdcusb_cdcusbphy_delayed_re <= basesoc_cdcusb_cdcusbphy_delayed_re_subfragments_fsm_next_value1;
	end
	if (basesoc_cdcusb_cdcusbphy_data_d1_subfragments_fsm_t_next_value_ce0) begin
		basesoc_cdcusb_cdcusbphy_data_d1 <= basesoc_cdcusb_cdcusbphy_data_d1_subfragments_fsm_t_next_value0;
	end
	if (basesoc_cdcusb_cdcusbphy_data_d2_subfragments_fsm_t_next_value_ce1) begin
		basesoc_cdcusb_cdcusbphy_data_d2 <= basesoc_cdcusb_cdcusbphy_data_d2_subfragments_fsm_t_next_value1;
	end
	if (basesoc_cdcusb_cdcusbphy_re_d1_subfragments_fsm_t_next_value_ce2) begin
		basesoc_cdcusb_cdcusbphy_re_d1 <= basesoc_cdcusb_cdcusbphy_re_d1_subfragments_fsm_t_next_value2;
	end
	if (basesoc_cdcusb_cdcusbphy_re_d2_subfragments_fsm_t_next_value_ce3) begin
		basesoc_cdcusb_cdcusbphy_re_d2 <= basesoc_cdcusb_cdcusbphy_re_d2_subfragments_fsm_t_next_value3;
	end
	if (basesoc_cdcusb_cdcusbphy_usbPacket_subfragments_fsm_cases_next_value_ce0) begin
		basesoc_cdcusb_cdcusbphy_usbPacket <= basesoc_cdcusb_cdcusbphy_usbPacket_subfragments_fsm_cases_next_value0;
	end
	if (basesoc_cdcusb_cdcusbphy_wLength_subfragments_fsm_cases_next_value_ce1) begin
		basesoc_cdcusb_cdcusbphy_wLength <= basesoc_cdcusb_cdcusbphy_wLength_subfragments_fsm_cases_next_value1;
	end
	if (basesoc_cdcusb_cdcusbphy_new_address_subfragments_fsm_t_next_value_ce4) begin
		basesoc_cdcusb_cdcusbphy_new_address <= basesoc_cdcusb_cdcusbphy_new_address_subfragments_fsm_t_next_value4;
	end
	if (basesoc_cdcusb_cdcusbphy_rts_subfragments_fsm_t_next_value_ce5) begin
		basesoc_cdcusb_cdcusbphy_rts <= basesoc_cdcusb_cdcusbphy_rts_subfragments_fsm_t_next_value5;
	end
	if (basesoc_cdcusb_cdcusbphy_dtr_subfragments_fsm_t_next_value_ce6) begin
		basesoc_cdcusb_cdcusbphy_dtr <= basesoc_cdcusb_cdcusbphy_dtr_subfragments_fsm_t_next_value6;
	end
	if (basesoc_cdcusb_cdcusbphy_bytes_remaining_subfragments_fsm_f_next_value_ce0) begin
		basesoc_cdcusb_cdcusbphy_bytes_remaining <= basesoc_cdcusb_cdcusbphy_bytes_remaining_subfragments_fsm_f_next_value0;
	end
	if (basesoc_cdcusb_cdcusbphy_bytes_addr_subfragments_fsm_f_next_value_ce1) begin
		basesoc_cdcusb_cdcusbphy_bytes_addr <= basesoc_cdcusb_cdcusbphy_bytes_addr_subfragments_fsm_f_next_value1;
	end
	basesoc_cdcusb_toggle_o_r <= basesoc_cdcusb_toggle_o;
	basesoc_cdcusb_asyncfifo0_graycounter1_q_binary <= basesoc_cdcusb_asyncfifo0_graycounter1_q_next_binary;
	basesoc_cdcusb_asyncfifo0_graycounter1_q <= basesoc_cdcusb_asyncfifo0_graycounter1_q_next;
	basesoc_cdcusb_asyncfifo1_graycounter2_q_binary <= basesoc_cdcusb_asyncfifo1_graycounter2_q_next_binary;
	basesoc_cdcusb_asyncfifo1_graycounter2_q <= basesoc_cdcusb_asyncfifo1_graycounter2_q_next;
	if (usb_12_rst) begin
		basesoc_cdcusb_cdcusbphy_usb_core_tx_i_oe <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_o_get <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_shifter <= 8'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_tx_shifter_pos <= 8'd1;
		basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_o_data <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_tx_sync_pulse <= 8'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_tx_bitstuff_valid_data <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_tx_state_gray <= 2'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_txstate_pid <= 4'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_txstate_crc_cur <= 16'd65535;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_o_pkt_in_progress <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q <= 2'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q_binary <= 2'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q <= 2'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q_binary <= 2'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_o_pid <= 4'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_o_addr <= 7'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_endp4 <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_o_endp <= 4'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_crc5 <= 5'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_addr <= 7'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_tok <= 4'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_endp <= 4'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_response_pid <= 4'd0;
		basesoc_cdcusb_cdcusbphy_pullup_storage <= 1'd0;
		basesoc_cdcusb_cdcusbphy_pullup_re <= 1'd0;
		basesoc_cdcusb_cdcusbphy_csrstorage_storage <= 7'd0;
		basesoc_cdcusb_cdcusbphy_csrstorage_re <= 1'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_epno <= 1'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_ctrl_storage <= 6'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_ctrl_re <= 1'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_packet_pending <= 1'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_reset_pending <= 1'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_reset_trigger_d <= 1'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_enable_storage <= 2'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_eventmanager_enable_re <= 1'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_readable <= 1'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_level0 <= 4'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_produce <= 4'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_consume <= 4'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_data_byte <= 4'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_have_data_stage <= 1'd0;
		basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_is_in <= 1'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_dtbs <= 16'd1;
		basesoc_cdcusb_cdcusbphy_inhandler_stall_status <= 16'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_readable <= 1'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_level0 <= 7'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_produce <= 6'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_consume <= 6'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_data_storage <= 8'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_data_re <= 1'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_ctrl_storage <= 7'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_ctrl_re <= 1'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_packet_pending <= 1'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_enable_storage <= 1'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_enable_re <= 1'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_queued <= 1'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_was_queued <= 1'd0;
		basesoc_cdcusb_cdcusbphy_inhandler_transmitted <= 1'd0;
		basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_readable <= 1'd0;
		basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_level0 <= 7'd0;
		basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_produce <= 7'd0;
		basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_consume <= 7'd0;
		basesoc_cdcusb_cdcusbphy_outhandler_ctrl_storage <= 7'd0;
		basesoc_cdcusb_cdcusbphy_outhandler_ctrl_re <= 1'd0;
		basesoc_cdcusb_cdcusbphy_outhandler_packet_pending <= 1'd0;
		basesoc_cdcusb_cdcusbphy_outhandler_enable_storage <= 1'd0;
		basesoc_cdcusb_cdcusbphy_outhandler_enable_re <= 1'd0;
		basesoc_cdcusb_cdcusbphy_outhandler_stall_status <= 16'd0;
		basesoc_cdcusb_cdcusbphy_outhandler_enable_status <= 16'd0;
		basesoc_cdcusb_cdcusbphy_outhandler_epno <= 4'd0;
		basesoc_cdcusb_cdcusbphy_outhandler_responding <= 1'd0;
		basesoc_cdcusb_cdcusbphy_in_next <= 1'd0;
		basesoc_cdcusb_cdcusbphy_out_next <= 1'd0;
		basesoc_cdcusb_cdcusbphy_rts <= 1'd0;
		basesoc_cdcusb_cdcusbphy_dtr <= 1'd0;
		basesoc_cdcusb_cdcusbphy_bytes_remaining <= 6'd0;
		basesoc_cdcusb_cdcusbphy_bytes_addr <= 9'd0;
		basesoc_cdcusb_cdcusbphy_new_address <= 7'd0;
		basesoc_cdcusb_cdcusbphy_configured_delay <= 16'd65535;
		basesoc_cdcusb_cdcusbphy_usbPacket <= 32'd0;
		basesoc_cdcusb_cdcusbphy_wLength <= 8'd0;
		basesoc_cdcusb_cdcusbphy_setup_index <= 4'd0;
		basesoc_cdcusb_cdcusbphy_delayed_re <= 1'd0;
		basesoc_cdcusb_cdcusbphy_data_d1 <= 8'd0;
		basesoc_cdcusb_cdcusbphy_re_d1 <= 1'd0;
		basesoc_cdcusb_cdcusbphy_data_d2 <= 8'd0;
		basesoc_cdcusb_cdcusbphy_re_d2 <= 1'd0;
		basesoc_cdcusb_asyncfifo0_graycounter1_q <= 3'd0;
		basesoc_cdcusb_asyncfifo0_graycounter1_q_binary <= 3'd0;
		basesoc_cdcusb_asyncfifo1_graycounter2_q <= 3'd0;
		basesoc_cdcusb_asyncfifo1_graycounter2_q_binary <= 3'd0;
		csrtransform_fsm_state <= 2'd0;
		csrtransform_resetinserter_state <= 3'd0;
		csrtransform_txpacketsend_state <= 4'd0;
		csrtransform_packetheaderdecode_state <= 3'd0;
		csrtransform_clockdomainsrenamer_state <= 4'd1;
		csrtransform_state <= 3'd0;
		fsm_state <= 3'd0;
	end
	multiregimpl2_regs <= basesoc_cdcusb_cdcusbphy_usb_core_tx_o_oe;
	multiregimpl3_regs0 <= basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q;
	multiregimpl3_regs1 <= multiregimpl3_regs0;
	multiregimpl5_regs0 <= basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q;
	multiregimpl5_regs1 <= multiregimpl5_regs0;
	multiregimpl9_regs0 <= basesoc_cdcusb_toggle_i;
	multiregimpl9_regs1 <= multiregimpl9_regs0;
	multiregimpl10_regs0 <= basesoc_cdcusb_asyncfifo0_graycounter0_q;
	multiregimpl10_regs1 <= multiregimpl10_regs0;
	multiregimpl13_regs0 <= basesoc_cdcusb_asyncfifo1_graycounter3_q;
	multiregimpl13_regs1 <= multiregimpl13_regs0;
end

always @(posedge usb_48_clk) begin
	basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_o_oe <= basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_oe0;
	basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_o_usbp <= basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbp;
	basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_o_usbn <= basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_usbn;
	csrtransform_txnrziencoder_state <= csrtransform_txnrziencoder_next_state;
	if (basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_valid) begin
		if (basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_se01) begin
			if ((~basesoc_cdcusb_cdcusbphy_usb_core_rx_reset_counter[6])) begin
				basesoc_cdcusb_cdcusbphy_usb_core_rx_reset_counter <= (basesoc_cdcusb_cdcusbphy_usb_core_rx_reset_counter + 1'd1);
			end
		end else begin
			basesoc_cdcusb_cdcusbphy_usb_core_rx_reset_counter <= 1'd0;
		end
	end
	basesoc_cdcusb_cdcusbphy_usb_core_rx_last_reset <= basesoc_cdcusb_cdcusbphy_usb_core_rx_reset1;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_valid <= (basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_phase == 1'd1);
	if (basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dt) begin
		basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_phase <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_valid <= 1'd0;
	end else begin
		basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_phase <= (basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_phase + 1'd1);
	end
	basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dj1 <= basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dj0;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dk1 <= basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dk0;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_se01 <= basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_se00;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_se11 <= basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_se10;
	csrtransform_rxpipeline_state <= csrtransform_rxpipeline_next_state;
	if (basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_i_valid) begin
		basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_last_data <= basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_i_dk;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_o_data <= (~(basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_i_dk ^ basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_last_data));
		basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_o_se0 <= ((~basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_i_dj) & (~basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_i_dk));
	end
	basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_o_valid <= basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_i_valid;
	csrtransform_rxpipeline_rxpacketdetect_state <= csrtransform_rxpipeline_rxpacketdetect_next_state;
	if (basesoc_cdcusb_cdcusbphy_usb_core_rx_detect_reset) begin
		csrtransform_rxpipeline_rxpacketdetect_state <= 3'd0;
	end
	basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_o_data <= basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_data;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_o_stall <= (basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_drop_bit | (~basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_valid));
	basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_o_error <= ((basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_drop_bit & basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_data) & basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_i_valid);
	csrtransform_rxpipeline_rxbitstuffremover_state <= csrtransform_rxpipeline_rxbitstuffremover_next_state;
	if (basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_reset) begin
		basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_o_data <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_o_error <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_o_stall <= 1'd1;
		csrtransform_rxpipeline_rxbitstuffremover_state <= 3'd0;
	end
	basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_o_put <= ((basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_shift_reg[7] & (~basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_shift_reg[8])) & basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_i_valid);
	if (basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_i_valid) begin
		if (basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_shift_reg[8]) begin
			basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_shift_reg <= {slice_proxy[7:0], basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_i_data};
		end else begin
			basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_shift_reg <= {basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_shift_reg[7:0], basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_i_data};
		end
	end
	if (basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_reset) begin
		basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_o_put <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_shift_reg <= 9'd1;
	end
	basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q_binary <= basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q_next_binary;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q <= basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q_next;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q_binary <= basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q_next_binary;
	basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q <= basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q_next;
	if (usb_48_rst) begin
		basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_o_usbp <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_o_usbn <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_tx_nrzi_o_oe <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_phase <= 2'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_valid <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dj1 <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_dk1 <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_se01 <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_line_state_se11 <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_reset_counter <= 7'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_o_valid <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_o_data <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_o_se0 <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_nrzi_last_data <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_o_data <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_o_error <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_bitstuff_o_stall <= 1'd1;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_last_reset <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_o_put <= 1'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_shifter_shift_reg <= 9'd1;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q <= 2'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter0_q_binary <= 2'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q <= 2'd0;
		basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter0_q_binary <= 2'd0;
		csrtransform_txnrziencoder_state <= 3'd0;
		csrtransform_rxpipeline_state <= 3'd0;
		csrtransform_rxpipeline_rxpacketdetect_state <= 3'd0;
		csrtransform_rxpipeline_rxbitstuffremover_state <= 3'd0;
	end
	multiregimpl0_regs0 <= basesoc_cdcusb_cdcusbphy_usb_core_tx_fit_dat;
	multiregimpl0_regs1 <= multiregimpl0_regs0;
	multiregimpl0_regs2 <= multiregimpl0_regs1;
	multiregimpl1_regs0 <= basesoc_cdcusb_cdcusbphy_usb_core_tx_fit_oe;
	multiregimpl1_regs1 <= multiregimpl1_regs0;
	multiregimpl1_regs2 <= multiregimpl1_regs1;
	multiregimpl4_regs0 <= basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_graycounter1_q;
	multiregimpl4_regs1 <= multiregimpl4_regs0;
	multiregimpl6_regs0 <= basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_graycounter1_q;
	multiregimpl6_regs1 <= multiregimpl6_regs0;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
// Memory mem: 6191-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [31:0] mem[0:6190];
initial begin
	$readmemh("mem.init", mem);
end
reg [31:0] mem_dat0;
always @(posedge sys_clk) begin
	mem_dat0 <= mem[basesoc_basesoc_adr];
end
assign basesoc_basesoc_dat_r = mem_dat0;


//------------------------------------------------------------------------------
// Memory mem_1: 2048-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [31:0] mem_1[0:2047];
initial begin
	$readmemh("mem_1.init", mem_1);
end
reg [10:0] mem_1_adr0;
always @(posedge sys_clk) begin
	if (basesoc_ram_we[0])
		mem_1[basesoc_ram_adr][7:0] <= basesoc_ram_dat_w[7:0];
	if (basesoc_ram_we[1])
		mem_1[basesoc_ram_adr][15:8] <= basesoc_ram_dat_w[15:8];
	if (basesoc_ram_we[2])
		mem_1[basesoc_ram_adr][23:16] <= basesoc_ram_dat_w[23:16];
	if (basesoc_ram_we[3])
		mem_1[basesoc_ram_adr][31:24] <= basesoc_ram_dat_w[31:24];
	mem_1_adr0 <= basesoc_ram_adr;
end
assign basesoc_ram_dat_r = mem_1[mem_1_adr0];


//------------------------------------------------------------------------------
// Memory mem_2: 44-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] mem_2[0:43];
initial begin
	$readmemh("mem_2.init", mem_2);
end
reg [5:0] mem_2_adr0;
always @(posedge sys_clk) begin
	mem_2_adr0 <= csr_bankarray_adr;
end
assign csr_bankarray_dat_r = mem_2[mem_2_adr0];


//------------------------------------------------------------------------------
// Memory storage: 2-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 8 
// Port 1 | Read: Sync  | Write: ---- | 
reg [7:0] storage[0:1];
reg [7:0] storage_dat0;
reg [7:0] storage_dat1;
always @(posedge usb_48_clk) begin
	if (basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_wrport_we)
		storage[basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_wrport_adr] <= basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_wrport_dat_w;
	storage_dat0 <= storage[basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_wrport_adr];
end
always @(posedge usb_12_clk) begin
	storage_dat1 <= storage[basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_rdport_adr];
end
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_wrport_dat_r = storage_dat0;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_payloadFifo_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 2-words x 2-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 2 
// Port 1 | Read: Sync  | Write: ---- | 
reg [1:0] storage_1[0:1];
reg [1:0] storage_1_dat0;
reg [1:0] storage_1_dat1;
always @(posedge usb_48_clk) begin
	if (basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_wrport_we)
		storage_1[basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_wrport_adr] <= basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_wrport_adr];
end
always @(posedge usb_12_clk) begin
	storage_1_dat1 <= storage_1[basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_rdport_adr];
end
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_wrport_dat_r = storage_1_dat0;
assign basesoc_cdcusb_cdcusbphy_usb_core_rx_flagsFifo_rdport_dat_r = storage_1_dat1;


//------------------------------------------------------------------------------
// Memory storage_2: 10-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 8 
// Port 1 | Read: Sync  | Write: ---- | 
reg [7:0] storage_2[0:9];
reg [7:0] storage_2_dat0;
reg [7:0] storage_2_dat1;
always @(posedge usb_12_clk) begin
	if (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_wrport_we)
		storage_2[basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_wrport_adr] <= basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_wrport_dat_w;
	storage_2_dat0 <= storage_2[basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_wrport_adr];
end
always @(posedge usb_12_clk) begin
	if (basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_rdport_re)
		storage_2_dat1 <= storage_2[basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_rdport_adr];
end
assign basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_wrport_dat_r = storage_2_dat0;
assign basesoc_cdcusb_cdcusbphy_setuphandler_setuphandlerinner_rdport_dat_r = storage_2_dat1;


//------------------------------------------------------------------------------
// Memory storage_3: 64-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 8 
// Port 1 | Read: Sync  | Write: ---- | 
reg [7:0] storage_3[0:63];
reg [7:0] storage_3_dat0;
reg [7:0] storage_3_dat1;
always @(posedge usb_12_clk) begin
	if (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_wrport_we)
		storage_3[basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_wrport_adr] <= basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_wrport_dat_w;
	storage_3_dat0 <= storage_3[basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_wrport_adr];
end
always @(posedge usb_12_clk) begin
	if (basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_rdport_re)
		storage_3_dat1 <= storage_3[basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_rdport_adr];
end
assign basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_wrport_dat_r = storage_3_dat0;
assign basesoc_cdcusb_cdcusbphy_inhandler_syncfifobuffered_rdport_dat_r = storage_3_dat1;


//------------------------------------------------------------------------------
// Memory storage_4: 66-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 8 
// Port 1 | Read: Sync  | Write: ---- | 
reg [7:0] storage_4[0:65];
reg [7:0] storage_4_dat0;
reg [7:0] storage_4_dat1;
always @(posedge usb_12_clk) begin
	if (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_wrport_we)
		storage_4[basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_wrport_adr] <= basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_wrport_dat_w;
	storage_4_dat0 <= storage_4[basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_wrport_adr];
end
always @(posedge usb_12_clk) begin
	if (basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_rdport_re)
		storage_4_dat1 <= storage_4[basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_rdport_adr];
end
assign basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_wrport_dat_r = storage_4_dat0;
assign basesoc_cdcusb_cdcusbphy_outhandler_syncfifobuffered_rdport_dat_r = storage_4_dat1;


//------------------------------------------------------------------------------
// Memory out_buffer: 219-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] out_buffer[0:218];
initial begin
	$readmemh("out_buffer.init", out_buffer);
end
reg [7:0] out_buffer_adr0;
always @(posedge usb_12_clk) begin
	out_buffer_adr0 <= basesoc_cdcusb_cdcusbphy_adr;
end
assign basesoc_cdcusb_cdcusbphy_dat_r = out_buffer[out_buffer_adr0];


//------------------------------------------------------------------------------
// Memory storage_5: 4-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_5[0:3];
reg [9:0] storage_5_dat0;
reg [9:0] storage_5_dat1;
always @(posedge sys_usb_clk) begin
	if (basesoc_cdcusb_asyncfifo0_wrport_we)
		storage_5[basesoc_cdcusb_asyncfifo0_wrport_adr] <= basesoc_cdcusb_asyncfifo0_wrport_dat_w;
	storage_5_dat0 <= storage_5[basesoc_cdcusb_asyncfifo0_wrport_adr];
end
always @(posedge usb_12_clk) begin
	storage_5_dat1 <= storage_5[basesoc_cdcusb_asyncfifo0_rdport_adr];
end
assign basesoc_cdcusb_asyncfifo0_wrport_dat_r = storage_5_dat0;
assign basesoc_cdcusb_asyncfifo0_rdport_dat_r = storage_5_dat1;


//------------------------------------------------------------------------------
// Memory storage_6: 4-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_6[0:3];
reg [9:0] storage_6_dat0;
reg [9:0] storage_6_dat1;
always @(posedge usb_12_clk) begin
	if (basesoc_cdcusb_asyncfifo1_wrport_we)
		storage_6[basesoc_cdcusb_asyncfifo1_wrport_adr] <= basesoc_cdcusb_asyncfifo1_wrport_dat_w;
	storage_6_dat0 <= storage_6[basesoc_cdcusb_asyncfifo1_wrport_adr];
end
always @(posedge sys_usb_clk) begin
	storage_6_dat1 <= storage_6[basesoc_cdcusb_asyncfifo1_rdport_adr];
end
assign basesoc_cdcusb_asyncfifo1_wrport_dat_r = storage_6_dat0;
assign basesoc_cdcusb_asyncfifo1_rdport_dat_r = storage_6_dat1;



//------------------------------------------------------------------------------
// Memory storage_7: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_7[0:7];
reg [24:0] storage_7_dat0;
always @(posedge sys_clk) begin
	if (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
		storage_7[basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr] <= basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
	storage_7_dat0 <= storage_7[basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r = storage_7_dat0;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r = storage_7[basesoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_8: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_8[0:7];
reg [24:0] storage_8_dat0;
always @(posedge sys_clk) begin
	if (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)
		storage_8[basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr] <= basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
	storage_8_dat0 <= storage_8[basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r = storage_8_dat0;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r = storage_8[basesoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_9: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_9[0:7];
reg [24:0] storage_9_dat0;
always @(posedge sys_clk) begin
	if (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
		storage_9[basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr] <= basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
	storage_9_dat0 <= storage_9[basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r = storage_9_dat0;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r = storage_9[basesoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_10: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_10[0:7];
reg [24:0] storage_10_dat0;
always @(posedge sys_clk) begin
	if (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
		storage_10[basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr] <= basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
	storage_10_dat0 <= storage_10[basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r = storage_10_dat0;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r = storage_10[basesoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_11: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_11[0:7];
reg [24:0] storage_11_dat0;
always @(posedge sys_clk) begin
	if (basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we)
		storage_11[basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr] <= basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w;
	storage_11_dat0 <= storage_11[basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r = storage_11_dat0;
assign basesoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r = storage_11[basesoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_12: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_12[0:7];
reg [24:0] storage_12_dat0;
always @(posedge sys_clk) begin
	if (basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we)
		storage_12[basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr] <= basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w;
	storage_12_dat0 <= storage_12[basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r = storage_12_dat0;
assign basesoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r = storage_12[basesoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_13: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_13[0:7];
reg [24:0] storage_13_dat0;
always @(posedge sys_clk) begin
	if (basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we)
		storage_13[basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr] <= basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w;
	storage_13_dat0 <= storage_13[basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r = storage_13_dat0;
assign basesoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r = storage_13[basesoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_14: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_14[0:7];
reg [24:0] storage_14_dat0;
always @(posedge sys_clk) begin
	if (basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we)
		storage_14[basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr] <= basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w;
	storage_14_dat0 <= storage_14[basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r = storage_14_dat0;
assign basesoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r = storage_14[basesoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr];


//------------------------------------------------------------------------------
// Memory tag_mem: 512-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 24 
reg [23:0] tag_mem[0:511];
reg [8:0] tag_mem_adr0;
always @(posedge sys_clk) begin
	if (basesoc_tag_port_we)
		tag_mem[basesoc_tag_port_adr] <= basesoc_tag_port_dat_w;
	tag_mem_adr0 <= basesoc_tag_port_adr;
end
assign basesoc_tag_port_dat_r = tag_mem[tag_mem_adr0];


Riskv Riskv(
	.clk(sys_clk),
	.dBusWishbone_ACK(basesoc_dbus_ack),
	.dBusWishbone_DAT_MISO(basesoc_dbus_dat_r),
	.dBusWishbone_ERR(basesoc_dbus_err),
	.externalResetVector(basesoc_riskv),
	.iBusWishbone_ACK(basesoc_ibus_ack),
	.iBusWishbone_DAT_MISO(basesoc_ibus_dat_r),
	.iBusWishbone_ERR(basesoc_ibus_err),
	.reset((sys_rst | basesoc_reset)),
	.dBusWishbone_ADR(basesoc_dbus_adr),
	.dBusWishbone_CYC(basesoc_dbus_cyc),
	.dBusWishbone_DAT_MOSI(basesoc_dbus_dat_w),
	.dBusWishbone_SEL(basesoc_dbus_sel),
	.dBusWishbone_STB(basesoc_dbus_stb),
	.dBusWishbone_WE(basesoc_dbus_we),
	.iBusWishbone_ADR(basesoc_ibus_adr),
	.iBusWishbone_CYC(basesoc_ibus_cyc),
	.iBusWishbone_SEL(basesoc_ibus_sel),
	.iBusWishbone_STB(basesoc_ibus_stb)
);


//------------------------------------------------------------------------------
// Memory data_mem_grain0: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain0[0:511];
reg [8:0] data_mem_grain0_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[0])
		data_mem_grain0[basesoc_data_port_adr] <= basesoc_data_port_dat_w[7:0];
	data_mem_grain0_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[7:0] = data_mem_grain0[data_mem_grain0_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain1: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain1[0:511];
reg [8:0] data_mem_grain1_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[1])
		data_mem_grain1[basesoc_data_port_adr] <= basesoc_data_port_dat_w[15:8];
	data_mem_grain1_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[15:8] = data_mem_grain1[data_mem_grain1_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain2: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain2[0:511];
reg [8:0] data_mem_grain2_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[2])
		data_mem_grain2[basesoc_data_port_adr] <= basesoc_data_port_dat_w[23:16];
	data_mem_grain2_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[23:16] = data_mem_grain2[data_mem_grain2_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain3: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain3[0:511];
reg [8:0] data_mem_grain3_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[3])
		data_mem_grain3[basesoc_data_port_adr] <= basesoc_data_port_dat_w[31:24];
	data_mem_grain3_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[31:24] = data_mem_grain3[data_mem_grain3_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain4: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain4[0:511];
reg [8:0] data_mem_grain4_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[4])
		data_mem_grain4[basesoc_data_port_adr] <= basesoc_data_port_dat_w[39:32];
	data_mem_grain4_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[39:32] = data_mem_grain4[data_mem_grain4_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain5: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain5[0:511];
reg [8:0] data_mem_grain5_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[5])
		data_mem_grain5[basesoc_data_port_adr] <= basesoc_data_port_dat_w[47:40];
	data_mem_grain5_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[47:40] = data_mem_grain5[data_mem_grain5_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain6: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain6[0:511];
reg [8:0] data_mem_grain6_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[6])
		data_mem_grain6[basesoc_data_port_adr] <= basesoc_data_port_dat_w[55:48];
	data_mem_grain6_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[55:48] = data_mem_grain6[data_mem_grain6_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain7: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain7[0:511];
reg [8:0] data_mem_grain7_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[7])
		data_mem_grain7[basesoc_data_port_adr] <= basesoc_data_port_dat_w[63:56];
	data_mem_grain7_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[63:56] = data_mem_grain7[data_mem_grain7_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain8: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain8[0:511];
reg [8:0] data_mem_grain8_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[8])
		data_mem_grain8[basesoc_data_port_adr] <= basesoc_data_port_dat_w[71:64];
	data_mem_grain8_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[71:64] = data_mem_grain8[data_mem_grain8_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain9: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain9[0:511];
reg [8:0] data_mem_grain9_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[9])
		data_mem_grain9[basesoc_data_port_adr] <= basesoc_data_port_dat_w[79:72];
	data_mem_grain9_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[79:72] = data_mem_grain9[data_mem_grain9_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain10: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain10[0:511];
reg [8:0] data_mem_grain10_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[10])
		data_mem_grain10[basesoc_data_port_adr] <= basesoc_data_port_dat_w[87:80];
	data_mem_grain10_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[87:80] = data_mem_grain10[data_mem_grain10_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain11: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain11[0:511];
reg [8:0] data_mem_grain11_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[11])
		data_mem_grain11[basesoc_data_port_adr] <= basesoc_data_port_dat_w[95:88];
	data_mem_grain11_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[95:88] = data_mem_grain11[data_mem_grain11_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain12: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain12[0:511];
reg [8:0] data_mem_grain12_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[12])
		data_mem_grain12[basesoc_data_port_adr] <= basesoc_data_port_dat_w[103:96];
	data_mem_grain12_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[103:96] = data_mem_grain12[data_mem_grain12_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain13: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain13[0:511];
reg [8:0] data_mem_grain13_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[13])
		data_mem_grain13[basesoc_data_port_adr] <= basesoc_data_port_dat_w[111:104];
	data_mem_grain13_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[111:104] = data_mem_grain13[data_mem_grain13_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain14: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain14[0:511];
reg [8:0] data_mem_grain14_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[14])
		data_mem_grain14[basesoc_data_port_adr] <= basesoc_data_port_dat_w[119:112];
	data_mem_grain14_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[119:112] = data_mem_grain14[data_mem_grain14_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain15: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain15[0:511];
reg [8:0] data_mem_grain15_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[15])
		data_mem_grain15[basesoc_data_port_adr] <= basesoc_data_port_dat_w[127:120];
	data_mem_grain15_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[127:120] = data_mem_grain15[data_mem_grain15_adr0];



endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2021-11-20 19:26:08.
//------------------------------------------------------------------------------
