###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        62229   # Number of WRITE/WRITEP commands
num_reads_done                 =       957313   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       746879   # Number of read row buffer hits
num_read_cmds                  =       957316   # Number of READ/READP commands
num_writes_done                =        62238   # Number of read requests issued
num_write_row_hits             =        37905   # Number of write row buffer hits
num_act_cmds                   =       235831   # Number of ACT commands
num_pre_cmds                   =       235807   # Number of PRE commands
num_ondemand_pres              =       213240   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9356390   # Cyles of rank active rank.0
rank_active_cycles.1           =      9059996   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       643610   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       940004   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       953697   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18573   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10603   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5063   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3271   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3486   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4932   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1106   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          467   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          441   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17951   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           21   # Write cmd latency (cycles)
write_latency[40-59]           =            7   # Write cmd latency (cycles)
write_latency[60-79]           =           27   # Write cmd latency (cycles)
write_latency[80-99]           =           59   # Write cmd latency (cycles)
write_latency[100-119]         =           94   # Write cmd latency (cycles)
write_latency[120-139]         =          202   # Write cmd latency (cycles)
write_latency[140-159]         =          287   # Write cmd latency (cycles)
write_latency[160-179]         =          498   # Write cmd latency (cycles)
write_latency[180-199]         =          668   # Write cmd latency (cycles)
write_latency[200-]            =        60366   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       302004   # Read request latency (cycles)
read_latency[40-59]            =       105283   # Read request latency (cycles)
read_latency[60-79]            =       113329   # Read request latency (cycles)
read_latency[80-99]            =        60279   # Read request latency (cycles)
read_latency[100-119]          =        48388   # Read request latency (cycles)
read_latency[120-139]          =        43930   # Read request latency (cycles)
read_latency[140-159]          =        33099   # Read request latency (cycles)
read_latency[160-179]          =        27460   # Read request latency (cycles)
read_latency[180-199]          =        23601   # Read request latency (cycles)
read_latency[200-]             =       199937   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.10647e+08   # Write energy
read_energy                    =   3.8599e+09   # Read energy
act_energy                     =  6.45234e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.08933e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.51202e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83839e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65344e+09   # Active standby energy rank.1
average_read_latency           =       152.97   # Average read request latency (cycles)
average_interarrival           =      9.80786   # Average request interarrival latency (cycles)
total_energy                   =  1.77724e+10   # Total energy (pJ)
average_power                  =      1777.24   # Average power (mW)
average_bandwidth              =      8.70017   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        61805   # Number of WRITE/WRITEP commands
num_reads_done                 =       987547   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       751834   # Number of read row buffer hits
num_read_cmds                  =       987550   # Number of READ/READP commands
num_writes_done                =        61822   # Number of read requests issued
num_write_row_hits             =        37324   # Number of write row buffer hits
num_act_cmds                   =       261400   # Number of ACT commands
num_pre_cmds                   =       261373   # Number of PRE commands
num_ondemand_pres              =       238295   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9178463   # Cyles of rank active rank.0
rank_active_cycles.1           =      9183398   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       821537   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       816602   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       983324   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19312   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10361   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4966   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3244   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3459   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4784   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1125   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          494   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          454   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17879   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           12   # Write cmd latency (cycles)
write_latency[40-59]           =           16   # Write cmd latency (cycles)
write_latency[60-79]           =           46   # Write cmd latency (cycles)
write_latency[80-99]           =           77   # Write cmd latency (cycles)
write_latency[100-119]         =           99   # Write cmd latency (cycles)
write_latency[120-139]         =          192   # Write cmd latency (cycles)
write_latency[140-159]         =          302   # Write cmd latency (cycles)
write_latency[160-179]         =          503   # Write cmd latency (cycles)
write_latency[180-199]         =          712   # Write cmd latency (cycles)
write_latency[200-]            =        59846   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       287029   # Read request latency (cycles)
read_latency[40-59]            =       107535   # Read request latency (cycles)
read_latency[60-79]            =       127726   # Read request latency (cycles)
read_latency[80-99]            =        67201   # Read request latency (cycles)
read_latency[100-119]          =        54601   # Read request latency (cycles)
read_latency[120-139]          =        49399   # Read request latency (cycles)
read_latency[140-159]          =        35662   # Read request latency (cycles)
read_latency[160-179]          =        29305   # Read request latency (cycles)
read_latency[180-199]          =        24540   # Read request latency (cycles)
read_latency[200-]             =       204546   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.08531e+08   # Write energy
read_energy                    =   3.9818e+09   # Read energy
act_energy                     =   7.1519e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.94338e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.91969e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.72736e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73044e+09   # Active standby energy rank.1
average_read_latency           =      160.659   # Average read request latency (cycles)
average_interarrival           =      9.52924   # Average request interarrival latency (cycles)
total_energy                   =  1.79543e+10   # Total energy (pJ)
average_power                  =      1795.43   # Average power (mW)
average_bandwidth              =      8.95462   # Average bandwidth
