Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Nov 22 17:05:02 2019
| Host             : Lab-9999 running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.731        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.584        |
| Device Static (W)        | 0.147        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.0         |
| Junction Temperature (C) | 45.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.030 |        4 |       --- |             --- |
| Slice Logic              |     0.005 |    30906 |       --- |             --- |
|   LUT as Logic           |     0.004 |     7850 |     53200 |           14.76 |
|   Register               |    <0.001 |    15302 |    106400 |           14.38 |
|   CARRY4                 |    <0.001 |      507 |     13300 |            3.81 |
|   LUT as Shift Register  |    <0.001 |     1107 |     17400 |            6.36 |
|   LUT as Distributed RAM |    <0.001 |     1718 |     17400 |            9.87 |
|   F7/F8 Muxes            |    <0.001 |      389 |     53200 |            0.73 |
|   Others                 |     0.000 |     1449 |       --- |             --- |
| Signals                  |     0.011 |    21822 |       --- |             --- |
| Block RAM                |     0.010 |     25.5 |       140 |           18.21 |
| I/O                      |    <0.001 |       25 |       125 |           20.00 |
| PS7                      |     1.528 |        1 |       --- |             --- |
| Static Power             |     0.147 |          |           |                 |
| Total                    |     1.731 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.071 |       0.055 |      0.016 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.750 |       0.719 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]            |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                                    |     1.584 |
|   dbg_hub                                                                                         |     0.002 |
|     inst                                                                                          |     0.002 |
|       BSCANID.u_xsdbm_id                                                                          |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                                      |     0.001 |
|           U_ICON_INTERFACE                                                                        |     0.001 |
|             U_CMD1                                                                                |    <0.001 |
|             U_CMD2                                                                                |    <0.001 |
|             U_CMD3                                                                                |    <0.001 |
|             U_CMD4                                                                                |    <0.001 |
|             U_CMD5                                                                                |    <0.001 |
|             U_CMD6_RD                                                                             |    <0.001 |
|               U_RD_FIFO                                                                           |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                             |    <0.001 |
|                   inst_fifo_gen                                                                   |    <0.001 |
|                     gconvfifo.rf                                                                  |    <0.001 |
|                       grf.rf                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                           gr1.gr1_int.rfwft                                                       |    <0.001 |
|                           gras.rsts                                                               |    <0.001 |
|                           rpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                           gwas.wsts                                                               |    <0.001 |
|                           wpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                           gdm.dm_gen.dm                                                           |    <0.001 |
|                             RAM_reg_0_15_0_5                                                      |    <0.001 |
|                             RAM_reg_0_15_12_15                                                    |    <0.001 |
|                             RAM_reg_0_15_6_11                                                     |    <0.001 |
|                         rstblk                                                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|             U_CMD6_WR                                                                             |    <0.001 |
|               U_WR_FIFO                                                                           |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                             |    <0.001 |
|                   inst_fifo_gen                                                                   |    <0.001 |
|                     gconvfifo.rf                                                                  |    <0.001 |
|                       grf.rf                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                           gras.rsts                                                               |    <0.001 |
|                           rpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                           gwas.wsts                                                               |    <0.001 |
|                           wpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                           gdm.dm_gen.dm                                                           |    <0.001 |
|                             RAM_reg_0_15_0_5                                                      |    <0.001 |
|                             RAM_reg_0_15_12_15                                                    |    <0.001 |
|                             RAM_reg_0_15_6_11                                                     |    <0.001 |
|                         rstblk                                                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|             U_CMD7_CTL                                                                            |    <0.001 |
|             U_CMD7_STAT                                                                           |    <0.001 |
|             U_STATIC_STATUS                                                                       |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                               |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                          |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                   |    <0.001 |
|             U_RD_ABORT_FLAG                                                                       |    <0.001 |
|             U_RD_REQ_FLAG                                                                         |    <0.001 |
|             U_TIMER                                                                               |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                           |    <0.001 |
|         CORE_XSDB.U_ICON                                                                          |    <0.001 |
|           U_CMD                                                                                   |    <0.001 |
|           U_STAT                                                                                  |    <0.001 |
|           U_SYNC                                                                                  |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                             |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                           |    <0.001 |
|   system_i                                                                                        |     1.559 |
|     ad7606_sample_0                                                                               |     0.013 |
|       inst                                                                                        |     0.013 |
|         ad7606_sample_v1_0_S00_AXI_inst                                                           |     0.013 |
|           sample_inst                                                                             |     0.012 |
|             ad7606_if_m0                                                                          |     0.003 |
|             afifo_inst                                                                            |     0.008 |
|               U0                                                                                  |     0.008 |
|                 inst_fifo_gen                                                                     |     0.008 |
|                   gconvfifo.rf                                                                    |     0.008 |
|                     grf.rf                                                                        |     0.008 |
|                       gntv_or_sync_fifo.gcx.clkx                                                  |    <0.001 |
|                         rd_pntr_cdc_inst                                                          |    <0.001 |
|                         wr_pntr_cdc_inst                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                    |     0.005 |
|                         gras.grdc1.rdc                                                            |    <0.001 |
|                         gras.rsts                                                                 |    <0.001 |
|                           c0                                                                      |    <0.001 |
|                           c1                                                                      |    <0.001 |
|                         rpntr                                                                     |     0.005 |
|                       gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                         gwas.wsts                                                                 |    <0.001 |
|                           c1                                                                      |    <0.001 |
|                           c2                                                                      |    <0.001 |
|                         wpntr                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                       |     0.002 |
|                         gdm.dm_gen.dm                                                             |     0.002 |
|                           RAM_reg_0_63_0_2                                                        |    <0.001 |
|                           RAM_reg_0_63_12_14                                                      |    <0.001 |
|                           RAM_reg_0_63_15_17                                                      |    <0.001 |
|                           RAM_reg_0_63_18_20                                                      |    <0.001 |
|                           RAM_reg_0_63_21_23                                                      |    <0.001 |
|                           RAM_reg_0_63_24_26                                                      |    <0.001 |
|                           RAM_reg_0_63_27_29                                                      |    <0.001 |
|                           RAM_reg_0_63_30_32                                                      |    <0.001 |
|                           RAM_reg_0_63_33_35                                                      |    <0.001 |
|                           RAM_reg_0_63_36_38                                                      |    <0.001 |
|                           RAM_reg_0_63_39_41                                                      |    <0.001 |
|                           RAM_reg_0_63_3_5                                                        |    <0.001 |
|                           RAM_reg_0_63_42_44                                                      |    <0.001 |
|                           RAM_reg_0_63_45_47                                                      |    <0.001 |
|                           RAM_reg_0_63_48_50                                                      |    <0.001 |
|                           RAM_reg_0_63_51_53                                                      |    <0.001 |
|                           RAM_reg_0_63_54_56                                                      |    <0.001 |
|                           RAM_reg_0_63_57_59                                                      |    <0.001 |
|                           RAM_reg_0_63_60_62                                                      |    <0.001 |
|                           RAM_reg_0_63_63_63                                                      |    <0.001 |
|                           RAM_reg_0_63_6_8                                                        |    <0.001 |
|                           RAM_reg_0_63_9_11                                                       |    <0.001 |
|                           RAM_reg_128_191_0_2                                                     |    <0.001 |
|                           RAM_reg_128_191_12_14                                                   |    <0.001 |
|                           RAM_reg_128_191_15_17                                                   |    <0.001 |
|                           RAM_reg_128_191_18_20                                                   |    <0.001 |
|                           RAM_reg_128_191_21_23                                                   |    <0.001 |
|                           RAM_reg_128_191_24_26                                                   |    <0.001 |
|                           RAM_reg_128_191_27_29                                                   |    <0.001 |
|                           RAM_reg_128_191_30_32                                                   |    <0.001 |
|                           RAM_reg_128_191_33_35                                                   |    <0.001 |
|                           RAM_reg_128_191_36_38                                                   |    <0.001 |
|                           RAM_reg_128_191_39_41                                                   |    <0.001 |
|                           RAM_reg_128_191_3_5                                                     |    <0.001 |
|                           RAM_reg_128_191_42_44                                                   |    <0.001 |
|                           RAM_reg_128_191_45_47                                                   |    <0.001 |
|                           RAM_reg_128_191_48_50                                                   |    <0.001 |
|                           RAM_reg_128_191_51_53                                                   |    <0.001 |
|                           RAM_reg_128_191_54_56                                                   |    <0.001 |
|                           RAM_reg_128_191_57_59                                                   |    <0.001 |
|                           RAM_reg_128_191_60_62                                                   |    <0.001 |
|                           RAM_reg_128_191_63_63                                                   |    <0.001 |
|                           RAM_reg_128_191_6_8                                                     |    <0.001 |
|                           RAM_reg_128_191_9_11                                                    |    <0.001 |
|                           RAM_reg_192_255_0_2                                                     |    <0.001 |
|                           RAM_reg_192_255_12_14                                                   |    <0.001 |
|                           RAM_reg_192_255_15_17                                                   |    <0.001 |
|                           RAM_reg_192_255_18_20                                                   |    <0.001 |
|                           RAM_reg_192_255_21_23                                                   |    <0.001 |
|                           RAM_reg_192_255_24_26                                                   |    <0.001 |
|                           RAM_reg_192_255_27_29                                                   |    <0.001 |
|                           RAM_reg_192_255_30_32                                                   |    <0.001 |
|                           RAM_reg_192_255_33_35                                                   |    <0.001 |
|                           RAM_reg_192_255_36_38                                                   |    <0.001 |
|                           RAM_reg_192_255_39_41                                                   |    <0.001 |
|                           RAM_reg_192_255_3_5                                                     |    <0.001 |
|                           RAM_reg_192_255_42_44                                                   |    <0.001 |
|                           RAM_reg_192_255_45_47                                                   |    <0.001 |
|                           RAM_reg_192_255_48_50                                                   |    <0.001 |
|                           RAM_reg_192_255_51_53                                                   |    <0.001 |
|                           RAM_reg_192_255_54_56                                                   |    <0.001 |
|                           RAM_reg_192_255_57_59                                                   |    <0.001 |
|                           RAM_reg_192_255_60_62                                                   |    <0.001 |
|                           RAM_reg_192_255_63_63                                                   |    <0.001 |
|                           RAM_reg_192_255_6_8                                                     |    <0.001 |
|                           RAM_reg_192_255_9_11                                                    |    <0.001 |
|                           RAM_reg_256_319_0_2                                                     |    <0.001 |
|                           RAM_reg_256_319_12_14                                                   |    <0.001 |
|                           RAM_reg_256_319_15_17                                                   |    <0.001 |
|                           RAM_reg_256_319_18_20                                                   |    <0.001 |
|                           RAM_reg_256_319_21_23                                                   |    <0.001 |
|                           RAM_reg_256_319_24_26                                                   |    <0.001 |
|                           RAM_reg_256_319_27_29                                                   |    <0.001 |
|                           RAM_reg_256_319_30_32                                                   |    <0.001 |
|                           RAM_reg_256_319_33_35                                                   |    <0.001 |
|                           RAM_reg_256_319_36_38                                                   |    <0.001 |
|                           RAM_reg_256_319_39_41                                                   |    <0.001 |
|                           RAM_reg_256_319_3_5                                                     |    <0.001 |
|                           RAM_reg_256_319_42_44                                                   |    <0.001 |
|                           RAM_reg_256_319_45_47                                                   |    <0.001 |
|                           RAM_reg_256_319_48_50                                                   |    <0.001 |
|                           RAM_reg_256_319_51_53                                                   |    <0.001 |
|                           RAM_reg_256_319_54_56                                                   |    <0.001 |
|                           RAM_reg_256_319_57_59                                                   |    <0.001 |
|                           RAM_reg_256_319_60_62                                                   |    <0.001 |
|                           RAM_reg_256_319_63_63                                                   |    <0.001 |
|                           RAM_reg_256_319_6_8                                                     |    <0.001 |
|                           RAM_reg_256_319_9_11                                                    |    <0.001 |
|                           RAM_reg_320_383_0_2                                                     |    <0.001 |
|                           RAM_reg_320_383_12_14                                                   |    <0.001 |
|                           RAM_reg_320_383_15_17                                                   |    <0.001 |
|                           RAM_reg_320_383_18_20                                                   |    <0.001 |
|                           RAM_reg_320_383_21_23                                                   |    <0.001 |
|                           RAM_reg_320_383_24_26                                                   |    <0.001 |
|                           RAM_reg_320_383_27_29                                                   |    <0.001 |
|                           RAM_reg_320_383_30_32                                                   |    <0.001 |
|                           RAM_reg_320_383_33_35                                                   |    <0.001 |
|                           RAM_reg_320_383_36_38                                                   |    <0.001 |
|                           RAM_reg_320_383_39_41                                                   |    <0.001 |
|                           RAM_reg_320_383_3_5                                                     |    <0.001 |
|                           RAM_reg_320_383_42_44                                                   |    <0.001 |
|                           RAM_reg_320_383_45_47                                                   |    <0.001 |
|                           RAM_reg_320_383_48_50                                                   |    <0.001 |
|                           RAM_reg_320_383_51_53                                                   |    <0.001 |
|                           RAM_reg_320_383_54_56                                                   |    <0.001 |
|                           RAM_reg_320_383_57_59                                                   |    <0.001 |
|                           RAM_reg_320_383_60_62                                                   |    <0.001 |
|                           RAM_reg_320_383_63_63                                                   |    <0.001 |
|                           RAM_reg_320_383_6_8                                                     |    <0.001 |
|                           RAM_reg_320_383_9_11                                                    |    <0.001 |
|                           RAM_reg_384_447_0_2                                                     |    <0.001 |
|                           RAM_reg_384_447_12_14                                                   |    <0.001 |
|                           RAM_reg_384_447_15_17                                                   |    <0.001 |
|                           RAM_reg_384_447_18_20                                                   |    <0.001 |
|                           RAM_reg_384_447_21_23                                                   |    <0.001 |
|                           RAM_reg_384_447_24_26                                                   |    <0.001 |
|                           RAM_reg_384_447_27_29                                                   |    <0.001 |
|                           RAM_reg_384_447_30_32                                                   |    <0.001 |
|                           RAM_reg_384_447_33_35                                                   |    <0.001 |
|                           RAM_reg_384_447_36_38                                                   |    <0.001 |
|                           RAM_reg_384_447_39_41                                                   |    <0.001 |
|                           RAM_reg_384_447_3_5                                                     |    <0.001 |
|                           RAM_reg_384_447_42_44                                                   |    <0.001 |
|                           RAM_reg_384_447_45_47                                                   |    <0.001 |
|                           RAM_reg_384_447_48_50                                                   |    <0.001 |
|                           RAM_reg_384_447_51_53                                                   |    <0.001 |
|                           RAM_reg_384_447_54_56                                                   |    <0.001 |
|                           RAM_reg_384_447_57_59                                                   |    <0.001 |
|                           RAM_reg_384_447_60_62                                                   |    <0.001 |
|                           RAM_reg_384_447_63_63                                                   |    <0.001 |
|                           RAM_reg_384_447_6_8                                                     |    <0.001 |
|                           RAM_reg_384_447_9_11                                                    |    <0.001 |
|                           RAM_reg_448_511_0_2                                                     |    <0.001 |
|                           RAM_reg_448_511_12_14                                                   |    <0.001 |
|                           RAM_reg_448_511_15_17                                                   |    <0.001 |
|                           RAM_reg_448_511_18_20                                                   |    <0.001 |
|                           RAM_reg_448_511_21_23                                                   |    <0.001 |
|                           RAM_reg_448_511_24_26                                                   |    <0.001 |
|                           RAM_reg_448_511_27_29                                                   |    <0.001 |
|                           RAM_reg_448_511_30_32                                                   |    <0.001 |
|                           RAM_reg_448_511_33_35                                                   |    <0.001 |
|                           RAM_reg_448_511_36_38                                                   |    <0.001 |
|                           RAM_reg_448_511_39_41                                                   |    <0.001 |
|                           RAM_reg_448_511_3_5                                                     |    <0.001 |
|                           RAM_reg_448_511_42_44                                                   |    <0.001 |
|                           RAM_reg_448_511_45_47                                                   |    <0.001 |
|                           RAM_reg_448_511_48_50                                                   |    <0.001 |
|                           RAM_reg_448_511_51_53                                                   |    <0.001 |
|                           RAM_reg_448_511_54_56                                                   |    <0.001 |
|                           RAM_reg_448_511_57_59                                                   |    <0.001 |
|                           RAM_reg_448_511_60_62                                                   |    <0.001 |
|                           RAM_reg_448_511_63_63                                                   |    <0.001 |
|                           RAM_reg_448_511_6_8                                                     |    <0.001 |
|                           RAM_reg_448_511_9_11                                                    |    <0.001 |
|                           RAM_reg_512_575_0_2                                                     |    <0.001 |
|                           RAM_reg_512_575_12_14                                                   |    <0.001 |
|                           RAM_reg_512_575_15_17                                                   |    <0.001 |
|                           RAM_reg_512_575_18_20                                                   |    <0.001 |
|                           RAM_reg_512_575_21_23                                                   |    <0.001 |
|                           RAM_reg_512_575_24_26                                                   |    <0.001 |
|                           RAM_reg_512_575_27_29                                                   |    <0.001 |
|                           RAM_reg_512_575_30_32                                                   |    <0.001 |
|                           RAM_reg_512_575_33_35                                                   |    <0.001 |
|                           RAM_reg_512_575_36_38                                                   |    <0.001 |
|                           RAM_reg_512_575_39_41                                                   |    <0.001 |
|                           RAM_reg_512_575_3_5                                                     |    <0.001 |
|                           RAM_reg_512_575_42_44                                                   |    <0.001 |
|                           RAM_reg_512_575_45_47                                                   |    <0.001 |
|                           RAM_reg_512_575_48_50                                                   |    <0.001 |
|                           RAM_reg_512_575_51_53                                                   |    <0.001 |
|                           RAM_reg_512_575_54_56                                                   |    <0.001 |
|                           RAM_reg_512_575_57_59                                                   |    <0.001 |
|                           RAM_reg_512_575_60_62                                                   |    <0.001 |
|                           RAM_reg_512_575_63_63                                                   |    <0.001 |
|                           RAM_reg_512_575_6_8                                                     |    <0.001 |
|                           RAM_reg_512_575_9_11                                                    |    <0.001 |
|                           RAM_reg_576_639_0_2                                                     |    <0.001 |
|                           RAM_reg_576_639_12_14                                                   |    <0.001 |
|                           RAM_reg_576_639_15_17                                                   |    <0.001 |
|                           RAM_reg_576_639_18_20                                                   |    <0.001 |
|                           RAM_reg_576_639_21_23                                                   |    <0.001 |
|                           RAM_reg_576_639_24_26                                                   |    <0.001 |
|                           RAM_reg_576_639_27_29                                                   |    <0.001 |
|                           RAM_reg_576_639_30_32                                                   |    <0.001 |
|                           RAM_reg_576_639_33_35                                                   |    <0.001 |
|                           RAM_reg_576_639_36_38                                                   |    <0.001 |
|                           RAM_reg_576_639_39_41                                                   |    <0.001 |
|                           RAM_reg_576_639_3_5                                                     |    <0.001 |
|                           RAM_reg_576_639_42_44                                                   |    <0.001 |
|                           RAM_reg_576_639_45_47                                                   |    <0.001 |
|                           RAM_reg_576_639_48_50                                                   |    <0.001 |
|                           RAM_reg_576_639_51_53                                                   |    <0.001 |
|                           RAM_reg_576_639_54_56                                                   |    <0.001 |
|                           RAM_reg_576_639_57_59                                                   |    <0.001 |
|                           RAM_reg_576_639_60_62                                                   |    <0.001 |
|                           RAM_reg_576_639_63_63                                                   |    <0.001 |
|                           RAM_reg_576_639_6_8                                                     |    <0.001 |
|                           RAM_reg_576_639_9_11                                                    |    <0.001 |
|                           RAM_reg_640_703_0_2                                                     |    <0.001 |
|                           RAM_reg_640_703_12_14                                                   |    <0.001 |
|                           RAM_reg_640_703_15_17                                                   |    <0.001 |
|                           RAM_reg_640_703_18_20                                                   |    <0.001 |
|                           RAM_reg_640_703_21_23                                                   |    <0.001 |
|                           RAM_reg_640_703_24_26                                                   |    <0.001 |
|                           RAM_reg_640_703_27_29                                                   |    <0.001 |
|                           RAM_reg_640_703_30_32                                                   |    <0.001 |
|                           RAM_reg_640_703_33_35                                                   |    <0.001 |
|                           RAM_reg_640_703_36_38                                                   |    <0.001 |
|                           RAM_reg_640_703_39_41                                                   |    <0.001 |
|                           RAM_reg_640_703_3_5                                                     |    <0.001 |
|                           RAM_reg_640_703_42_44                                                   |    <0.001 |
|                           RAM_reg_640_703_45_47                                                   |    <0.001 |
|                           RAM_reg_640_703_48_50                                                   |    <0.001 |
|                           RAM_reg_640_703_51_53                                                   |    <0.001 |
|                           RAM_reg_640_703_54_56                                                   |    <0.001 |
|                           RAM_reg_640_703_57_59                                                   |    <0.001 |
|                           RAM_reg_640_703_60_62                                                   |    <0.001 |
|                           RAM_reg_640_703_63_63                                                   |    <0.001 |
|                           RAM_reg_640_703_6_8                                                     |    <0.001 |
|                           RAM_reg_640_703_9_11                                                    |    <0.001 |
|                           RAM_reg_64_127_0_2                                                      |    <0.001 |
|                           RAM_reg_64_127_12_14                                                    |    <0.001 |
|                           RAM_reg_64_127_15_17                                                    |    <0.001 |
|                           RAM_reg_64_127_18_20                                                    |    <0.001 |
|                           RAM_reg_64_127_21_23                                                    |    <0.001 |
|                           RAM_reg_64_127_24_26                                                    |    <0.001 |
|                           RAM_reg_64_127_27_29                                                    |    <0.001 |
|                           RAM_reg_64_127_30_32                                                    |    <0.001 |
|                           RAM_reg_64_127_33_35                                                    |    <0.001 |
|                           RAM_reg_64_127_36_38                                                    |    <0.001 |
|                           RAM_reg_64_127_39_41                                                    |    <0.001 |
|                           RAM_reg_64_127_3_5                                                      |    <0.001 |
|                           RAM_reg_64_127_42_44                                                    |    <0.001 |
|                           RAM_reg_64_127_45_47                                                    |    <0.001 |
|                           RAM_reg_64_127_48_50                                                    |    <0.001 |
|                           RAM_reg_64_127_51_53                                                    |    <0.001 |
|                           RAM_reg_64_127_54_56                                                    |    <0.001 |
|                           RAM_reg_64_127_57_59                                                    |    <0.001 |
|                           RAM_reg_64_127_60_62                                                    |    <0.001 |
|                           RAM_reg_64_127_63_63                                                    |    <0.001 |
|                           RAM_reg_64_127_6_8                                                      |    <0.001 |
|                           RAM_reg_64_127_9_11                                                     |    <0.001 |
|                           RAM_reg_704_767_0_2                                                     |    <0.001 |
|                           RAM_reg_704_767_12_14                                                   |    <0.001 |
|                           RAM_reg_704_767_15_17                                                   |    <0.001 |
|                           RAM_reg_704_767_18_20                                                   |    <0.001 |
|                           RAM_reg_704_767_21_23                                                   |    <0.001 |
|                           RAM_reg_704_767_24_26                                                   |    <0.001 |
|                           RAM_reg_704_767_27_29                                                   |    <0.001 |
|                           RAM_reg_704_767_30_32                                                   |    <0.001 |
|                           RAM_reg_704_767_33_35                                                   |    <0.001 |
|                           RAM_reg_704_767_36_38                                                   |    <0.001 |
|                           RAM_reg_704_767_39_41                                                   |    <0.001 |
|                           RAM_reg_704_767_3_5                                                     |    <0.001 |
|                           RAM_reg_704_767_42_44                                                   |    <0.001 |
|                           RAM_reg_704_767_45_47                                                   |    <0.001 |
|                           RAM_reg_704_767_48_50                                                   |    <0.001 |
|                           RAM_reg_704_767_51_53                                                   |    <0.001 |
|                           RAM_reg_704_767_54_56                                                   |    <0.001 |
|                           RAM_reg_704_767_57_59                                                   |    <0.001 |
|                           RAM_reg_704_767_60_62                                                   |    <0.001 |
|                           RAM_reg_704_767_63_63                                                   |    <0.001 |
|                           RAM_reg_704_767_6_8                                                     |    <0.001 |
|                           RAM_reg_704_767_9_11                                                    |    <0.001 |
|                           RAM_reg_768_831_0_2                                                     |    <0.001 |
|                           RAM_reg_768_831_12_14                                                   |    <0.001 |
|                           RAM_reg_768_831_15_17                                                   |    <0.001 |
|                           RAM_reg_768_831_18_20                                                   |    <0.001 |
|                           RAM_reg_768_831_21_23                                                   |    <0.001 |
|                           RAM_reg_768_831_24_26                                                   |    <0.001 |
|                           RAM_reg_768_831_27_29                                                   |    <0.001 |
|                           RAM_reg_768_831_30_32                                                   |    <0.001 |
|                           RAM_reg_768_831_33_35                                                   |    <0.001 |
|                           RAM_reg_768_831_36_38                                                   |    <0.001 |
|                           RAM_reg_768_831_39_41                                                   |    <0.001 |
|                           RAM_reg_768_831_3_5                                                     |    <0.001 |
|                           RAM_reg_768_831_42_44                                                   |    <0.001 |
|                           RAM_reg_768_831_45_47                                                   |    <0.001 |
|                           RAM_reg_768_831_48_50                                                   |    <0.001 |
|                           RAM_reg_768_831_51_53                                                   |    <0.001 |
|                           RAM_reg_768_831_54_56                                                   |    <0.001 |
|                           RAM_reg_768_831_57_59                                                   |    <0.001 |
|                           RAM_reg_768_831_60_62                                                   |    <0.001 |
|                           RAM_reg_768_831_63_63                                                   |    <0.001 |
|                           RAM_reg_768_831_6_8                                                     |    <0.001 |
|                           RAM_reg_768_831_9_11                                                    |    <0.001 |
|                           RAM_reg_832_895_0_2                                                     |    <0.001 |
|                           RAM_reg_832_895_12_14                                                   |    <0.001 |
|                           RAM_reg_832_895_15_17                                                   |    <0.001 |
|                           RAM_reg_832_895_18_20                                                   |    <0.001 |
|                           RAM_reg_832_895_21_23                                                   |    <0.001 |
|                           RAM_reg_832_895_24_26                                                   |    <0.001 |
|                           RAM_reg_832_895_27_29                                                   |    <0.001 |
|                           RAM_reg_832_895_30_32                                                   |    <0.001 |
|                           RAM_reg_832_895_33_35                                                   |    <0.001 |
|                           RAM_reg_832_895_36_38                                                   |    <0.001 |
|                           RAM_reg_832_895_39_41                                                   |    <0.001 |
|                           RAM_reg_832_895_3_5                                                     |    <0.001 |
|                           RAM_reg_832_895_42_44                                                   |    <0.001 |
|                           RAM_reg_832_895_45_47                                                   |    <0.001 |
|                           RAM_reg_832_895_48_50                                                   |    <0.001 |
|                           RAM_reg_832_895_51_53                                                   |    <0.001 |
|                           RAM_reg_832_895_54_56                                                   |    <0.001 |
|                           RAM_reg_832_895_57_59                                                   |    <0.001 |
|                           RAM_reg_832_895_60_62                                                   |    <0.001 |
|                           RAM_reg_832_895_63_63                                                   |    <0.001 |
|                           RAM_reg_832_895_6_8                                                     |    <0.001 |
|                           RAM_reg_832_895_9_11                                                    |    <0.001 |
|                           RAM_reg_896_959_0_2                                                     |    <0.001 |
|                           RAM_reg_896_959_12_14                                                   |    <0.001 |
|                           RAM_reg_896_959_15_17                                                   |    <0.001 |
|                           RAM_reg_896_959_18_20                                                   |    <0.001 |
|                           RAM_reg_896_959_21_23                                                   |    <0.001 |
|                           RAM_reg_896_959_24_26                                                   |    <0.001 |
|                           RAM_reg_896_959_27_29                                                   |    <0.001 |
|                           RAM_reg_896_959_30_32                                                   |    <0.001 |
|                           RAM_reg_896_959_33_35                                                   |    <0.001 |
|                           RAM_reg_896_959_36_38                                                   |    <0.001 |
|                           RAM_reg_896_959_39_41                                                   |    <0.001 |
|                           RAM_reg_896_959_3_5                                                     |    <0.001 |
|                           RAM_reg_896_959_42_44                                                   |    <0.001 |
|                           RAM_reg_896_959_45_47                                                   |    <0.001 |
|                           RAM_reg_896_959_48_50                                                   |    <0.001 |
|                           RAM_reg_896_959_51_53                                                   |    <0.001 |
|                           RAM_reg_896_959_54_56                                                   |    <0.001 |
|                           RAM_reg_896_959_57_59                                                   |    <0.001 |
|                           RAM_reg_896_959_60_62                                                   |    <0.001 |
|                           RAM_reg_896_959_63_63                                                   |    <0.001 |
|                           RAM_reg_896_959_6_8                                                     |    <0.001 |
|                           RAM_reg_896_959_9_11                                                    |    <0.001 |
|                           RAM_reg_960_1023_0_2                                                    |    <0.001 |
|                           RAM_reg_960_1023_12_14                                                  |    <0.001 |
|                           RAM_reg_960_1023_15_17                                                  |    <0.001 |
|                           RAM_reg_960_1023_18_20                                                  |    <0.001 |
|                           RAM_reg_960_1023_21_23                                                  |    <0.001 |
|                           RAM_reg_960_1023_24_26                                                  |    <0.001 |
|                           RAM_reg_960_1023_27_29                                                  |    <0.001 |
|                           RAM_reg_960_1023_30_32                                                  |    <0.001 |
|                           RAM_reg_960_1023_33_35                                                  |    <0.001 |
|                           RAM_reg_960_1023_36_38                                                  |    <0.001 |
|                           RAM_reg_960_1023_39_41                                                  |    <0.001 |
|                           RAM_reg_960_1023_3_5                                                    |    <0.001 |
|                           RAM_reg_960_1023_42_44                                                  |    <0.001 |
|                           RAM_reg_960_1023_45_47                                                  |    <0.001 |
|                           RAM_reg_960_1023_48_50                                                  |    <0.001 |
|                           RAM_reg_960_1023_51_53                                                  |    <0.001 |
|                           RAM_reg_960_1023_54_56                                                  |    <0.001 |
|                           RAM_reg_960_1023_57_59                                                  |    <0.001 |
|                           RAM_reg_960_1023_60_62                                                  |    <0.001 |
|                           RAM_reg_960_1023_63_63                                                  |    <0.001 |
|                           RAM_reg_960_1023_6_8                                                    |    <0.001 |
|                           RAM_reg_960_1023_9_11                                                   |    <0.001 |
|                       rstblk                                                                      |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst               |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr    |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd    |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |    <0.001 |
|     axi_dma_0                                                                                     |     0.004 |
|       U0                                                                                          |     0.004 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                 |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                    |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                 |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                    |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                      |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                           |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                  |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                         |     0.004 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                       |    <0.001 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                      |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                           |    <0.001 |
|               I_DATA_FIFO                                                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|             I_ADDR_CNTL                                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|               I_CMD_FIFO                                                                          |    <0.001 |
|             I_MSTR_PCC                                                                            |    <0.001 |
|             I_RD_DATA_CNTL                                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                     |    <0.001 |
|             I_RESET                                                                               |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                       |     0.003 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                 |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                   |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                               |    <0.001 |
|               I_DATA_FIFO                                                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|               I_XD_FIFO                                                                           |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                   |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9                                 |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                 |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                  |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                  |    <0.001 |
|                 I_TSTRB_FIFO                                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|                 SLICE_INSERTION                                                                   |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_ADDR_CNTL                                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|               I_CMD_FIFO                                                                          |    <0.001 |
|             I_RESET                                                                               |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                  |    <0.001 |
|             I_WR_DATA_CNTL                                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|               GEN_INDET_BTT.I_STRT_STRB_GEN                                                       |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                     |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|         I_RST_MODULE                                                                              |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                              |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                              |    <0.001 |
|           REG_HRD_RST                                                                             |    <0.001 |
|           REG_HRD_RST_OUT                                                                         |    <0.001 |
|     axi_smc                                                                                       |     0.008 |
|       inst                                                                                        |     0.008 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.002 |
|           m00_exit                                                                                |     0.002 |
|             inst                                                                                  |     0.002 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_axi3.axi3_conv_inst                                                           |    <0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                             |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                       |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                           |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                       |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                                     |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                       gen_srls[4].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.write_data_inst                                                       |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m00_nodes                                                                                 |     0.002 |
|           m00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|           m00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m00_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_r_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         s00_entry_pipeline                                                                        |    <0.001 |
|           s00_mmu                                                                                 |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|         s00_nodes                                                                                 |    <0.001 |
|           s00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         s01_entry_pipeline                                                                        |    <0.001 |
|           s01_mmu                                                                                 |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s01_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|         s01_nodes                                                                                 |     0.001 |
|           s01_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         switchboards                                                                              |    <0.001 |
|           ar_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           aw_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           b_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|           r_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           w_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|     axis_data_fifo_0                                                                              |     0.003 |
|       inst                                                                                        |     0.003 |
|         gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                           |    <0.001 |
|         gen_fifo_generator.fifo_generator_inst                                                    |     0.003 |
|           inst_fifo_gen                                                                           |     0.003 |
|             gaxis_fifo.gaxisf.axisf                                                               |     0.003 |
|               grf.rf                                                                              |     0.003 |
|                 gntv_or_sync_fifo.gcx.clkx                                                        |    <0.001 |
|                   rd_pntr_cdc_inst                                                                |    <0.001 |
|                   wr_pntr_cdc_inst                                                                |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                   gr1.gr1_int.rfwft                                                               |    <0.001 |
|                   gr1.grdc2.rdc                                                                   |    <0.001 |
|                   gras.rsts                                                                       |    <0.001 |
|                     c0                                                                            |    <0.001 |
|                     c1                                                                            |    <0.001 |
|                   rpntr                                                                           |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                   gwas.wsts                                                                       |    <0.001 |
|                     c1                                                                            |    <0.001 |
|                     c2                                                                            |    <0.001 |
|                   wpntr                                                                           |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                             |     0.002 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                        |     0.002 |
|                     inst_blk_mem_gen                                                              |     0.002 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                        |     0.002 |
|                         valid.cstr                                                                |     0.002 |
|                           ramloop[0].ram.r                                                        |    <0.001 |
|                             prim_noinit.ram                                                       |    <0.001 |
|                           ramloop[1].ram.r                                                        |    <0.001 |
|                             prim_noinit.ram                                                       |    <0.001 |
|                           ramloop[2].ram.r                                                        |    <0.001 |
|                             prim_noinit.ram                                                       |    <0.001 |
|                 rstblk                                                                            |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr           |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd           |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst            |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                    |    <0.001 |
|     processing_system7_0                                                                          |     1.529 |
|       inst                                                                                        |     1.529 |
|     ps7_0_axi_periph                                                                              |     0.002 |
|       s00_couplers                                                                                |     0.002 |
|         auto_pc                                                                                   |     0.002 |
|           inst                                                                                    |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.002 |
|               RD.ar_channel_0                                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |    <0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|       xbar                                                                                        |    <0.001 |
|         inst                                                                                      |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                |    <0.001 |
|             addr_arbiter_inst                                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|             reg_slice_r                                                                           |    <0.001 |
|             splitter_ar                                                                           |    <0.001 |
|             splitter_aw                                                                           |    <0.001 |
|     rst_ps7_0_100M                                                                                |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     xlconcat_0                                                                                    |     0.000 |
|   u_ila_0                                                                                         |     0.023 |
|     inst                                                                                          |     0.023 |
|       ila_core_inst                                                                               |     0.020 |
|         ila_trace_memory_inst                                                                     |     0.007 |
|           SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                                           |     0.005 |
|             inst_blk_mem_gen                                                                      |     0.005 |
|               gnbram.gnativebmg.native_blk_mem_gen                                                |     0.005 |
|                 valid.cstr                                                                        |     0.005 |
|                   ramloop[0].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[10].ram.r                                                               |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[11].ram.r                                                               |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[12].ram.r                                                               |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[13].ram.r                                                               |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[14].ram.r                                                               |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[1].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[2].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[3].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[4].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[5].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[6].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[7].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[8].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[9].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|           SUBCORE_RAM.trace_block_memory                                                          |     0.002 |
|             inst_blk_mem_gen                                                                      |     0.002 |
|               gnbram.gnativebmg.native_blk_mem_gen                                                |     0.002 |
|                 valid.cstr                                                                        |     0.002 |
|                   ramloop[0].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[1].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[2].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[3].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[4].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[5].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[6].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|         u_ila_cap_ctrl                                                                            |    <0.001 |
|           U_CDONE                                                                                 |    <0.001 |
|           U_NS0                                                                                   |    <0.001 |
|           U_NS1                                                                                   |    <0.001 |
|           u_cap_addrgen                                                                           |    <0.001 |
|             U_CMPRESET                                                                            |    <0.001 |
|             u_cap_sample_counter                                                                  |    <0.001 |
|               U_SCE                                                                               |    <0.001 |
|               U_SCMPCE                                                                            |    <0.001 |
|               U_SCRST                                                                             |    <0.001 |
|               u_scnt_cmp                                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|             u_cap_window_counter                                                                  |    <0.001 |
|               U_WCE                                                                               |    <0.001 |
|               U_WHCMPCE                                                                           |    <0.001 |
|               U_WLCMPCE                                                                           |    <0.001 |
|               u_wcnt_hcmp                                                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               u_wcnt_lcmp                                                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|         u_ila_regs                                                                                |     0.004 |
|           MU_SRL[0].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[25].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[26].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[27].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[28].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[29].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[30].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[31].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[32].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[33].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[34].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[35].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[36].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[37].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[38].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[39].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[40].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[41].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[42].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                                    |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                    |    <0.001 |
|           U_XSDB_SLAVE                                                                            |    <0.001 |
|           reg_15                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_16                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_17                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_18                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_19                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_1a                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_6                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_7                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_8                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_80                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_81                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_82                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_83                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_84                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_85                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_887                                                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_88d                                                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_890                                                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_9                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_srl_fff                                                                             |    <0.001 |
|           reg_stream_ffd                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_stream_ffe                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|         u_ila_reset_ctrl                                                                          |    <0.001 |
|           arm_detection_inst                                                                      |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                              |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                             |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                             |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                            |    <0.001 |
|           halt_detection_inst                                                                     |    <0.001 |
|         u_trig                                                                                    |     0.004 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|               DUT                                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                   u_srlA                                                                          |    <0.001 |
|                   u_srlB                                                                          |    <0.001 |
|                   u_srlC                                                                          |    <0.001 |
|                   u_srlD                                                                          |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                   u_srlA                                                                          |    <0.001 |
|                   u_srlB                                                                          |    <0.001 |
|                   u_srlC                                                                          |    <0.001 |
|                   u_srlD                                                                          |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                      |    <0.001 |
|                   u_srlA                                                                          |    <0.001 |
|                   u_srlB                                                                          |    <0.001 |
|                   u_srlC                                                                          |    <0.001 |
|                   u_srlD                                                                          |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                      |    <0.001 |
|                   u_srlA                                                                          |    <0.001 |
|                   u_srlB                                                                          |    <0.001 |
|                   u_srlC                                                                          |    <0.001 |
|                   u_srlD                                                                          |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                      |    <0.001 |
|                   u_srlA                                                                          |    <0.001 |
|                   u_srlB                                                                          |    <0.001 |
|                   u_srlC                                                                          |    <0.001 |
|                   u_srlD                                                                          |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                      |    <0.001 |
|                   u_srlA                                                                          |    <0.001 |
|                   u_srlB                                                                          |    <0.001 |
|                   u_srlC                                                                          |    <0.001 |
|                   u_srlD                                                                          |    <0.001 |
|           U_TM                                                                                    |     0.004 |
|             N_DDR_MODE.G_NMU[0].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[24].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[25].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[26].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[27].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[28].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[29].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[30].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[31].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[32].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[33].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[34].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[35].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[36].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[37].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[38].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[39].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[40].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[41].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[42].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|         xsdb_memory_read_inst                                                                     |     0.001 |
+---------------------------------------------------------------------------------------------------+-----------+


