;redcode
;assert 1
	SPL 0, 390
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, @2
	SUB #0, @2
	SLT 1, 20
	JMP -270, 90
	SUB #0, 7
	ADD 10, 10
	ADD 10, 10
	SPL 80, <2
	ADD 270, 60
	SUB #0, @902
	SUB @12, @10
	DJN 261, 30
	SUB #0, @2
	DJN 200, 0
	ADD 895, 29
	ADD 895, 29
	SUB @5, -2
	SUB #0, @2
	SUB @0, @2
	ADD 995, 60
	ADD 10, 10
	SPL <5, #2
	SPL 0, 90
	SUB @-127, 100
	SLT 1, 20
	JMN -272, <-128
	SLT 1, 20
	SUB #-0, 9
	JMN -272, <-128
	MOV -1, <-26
	SUB @127, 106
	DAT <-0, #9
	MOV -1, <-26
	SUB -207, <-120
	SPL 0, 390
	SPL <5, #2
	SPL 0, 390
	DAT #-127, #100
	MOV @121, 106
	SUB #0, @2
	SUB #-0, 9
	CMP -207, <-120
	MOV @121, 106
	CMP -207, <-120
