static void arkfb_settile(struct fb_info *info, struct fb_tilemap *map)\r\n{\r\nconst u8 *font = map->data;\r\nu8 __iomem *fb = (u8 __iomem *)info->screen_base;\r\nint i, c;\r\nif ((map->width != 8) || (map->height != 16) ||\r\n(map->depth != 1) || (map->length != 256)) {\r\nfb_err(info, "unsupported font parameters: width %d, height %d, depth %d, length %d\n",\r\nmap->width, map->height, map->depth, map->length);\r\nreturn;\r\n}\r\nfb += 2;\r\nfor (c = 0; c < map->length; c++) {\r\nfor (i = 0; i < map->height; i++) {\r\nfb_writeb(font[i], &fb[i * 4]);\r\nfb_writeb(font[i], &fb[i * 4 + (128 * 8)]);\r\n}\r\nfb += 128;\r\nif ((c % 8) == 7)\r\nfb += 128*8;\r\nfont += map->height;\r\n}\r\n}\r\nstatic void arkfb_tilecursor(struct fb_info *info, struct fb_tilecursor *cursor)\r\n{\r\nstruct arkfb_info *par = info->par;\r\nsvga_tilecursor(par->state.vgabase, info, cursor);\r\n}\r\nstatic inline u32 expand_color(u32 c)\r\n{\r\nreturn ((c & 1) | ((c & 2) << 7) | ((c & 4) << 14) | ((c & 8) << 21)) * 0xFF;\r\n}\r\nstatic void arkfb_iplan_imageblit(struct fb_info *info, const struct fb_image *image)\r\n{\r\nu32 fg = expand_color(image->fg_color);\r\nu32 bg = expand_color(image->bg_color);\r\nconst u8 *src1, *src;\r\nu8 __iomem *dst1;\r\nu32 __iomem *dst;\r\nu32 val;\r\nint x, y;\r\nsrc1 = image->data;\r\ndst1 = info->screen_base + (image->dy * info->fix.line_length)\r\n+ ((image->dx / 8) * 4);\r\nfor (y = 0; y < image->height; y++) {\r\nsrc = src1;\r\ndst = (u32 __iomem *) dst1;\r\nfor (x = 0; x < image->width; x += 8) {\r\nval = *(src++) * 0x01010101;\r\nval = (val & fg) | (~val & bg);\r\nfb_writel(val, dst++);\r\n}\r\nsrc1 += image->width / 8;\r\ndst1 += info->fix.line_length;\r\n}\r\n}\r\nstatic void arkfb_iplan_fillrect(struct fb_info *info, const struct fb_fillrect *rect)\r\n{\r\nu32 fg = expand_color(rect->color);\r\nu8 __iomem *dst1;\r\nu32 __iomem *dst;\r\nint x, y;\r\ndst1 = info->screen_base + (rect->dy * info->fix.line_length)\r\n+ ((rect->dx / 8) * 4);\r\nfor (y = 0; y < rect->height; y++) {\r\ndst = (u32 __iomem *) dst1;\r\nfor (x = 0; x < rect->width; x += 8) {\r\nfb_writel(fg, dst++);\r\n}\r\ndst1 += info->fix.line_length;\r\n}\r\n}\r\nstatic inline u32 expand_pixel(u32 c)\r\n{\r\nreturn (((c & 1) << 24) | ((c & 2) << 27) | ((c & 4) << 14) | ((c & 8) << 17) |\r\n((c & 16) << 4) | ((c & 32) << 7) | ((c & 64) >> 6) | ((c & 128) >> 3)) * 0xF;\r\n}\r\nstatic void arkfb_cfb4_imageblit(struct fb_info *info, const struct fb_image *image)\r\n{\r\nu32 fg = image->fg_color * 0x11111111;\r\nu32 bg = image->bg_color * 0x11111111;\r\nconst u8 *src1, *src;\r\nu8 __iomem *dst1;\r\nu32 __iomem *dst;\r\nu32 val;\r\nint x, y;\r\nsrc1 = image->data;\r\ndst1 = info->screen_base + (image->dy * info->fix.line_length)\r\n+ ((image->dx / 8) * 4);\r\nfor (y = 0; y < image->height; y++) {\r\nsrc = src1;\r\ndst = (u32 __iomem *) dst1;\r\nfor (x = 0; x < image->width; x += 8) {\r\nval = expand_pixel(*(src++));\r\nval = (val & fg) | (~val & bg);\r\nfb_writel(val, dst++);\r\n}\r\nsrc1 += image->width / 8;\r\ndst1 += info->fix.line_length;\r\n}\r\n}\r\nstatic void arkfb_imageblit(struct fb_info *info, const struct fb_image *image)\r\n{\r\nif ((info->var.bits_per_pixel == 4) && (image->depth == 1)\r\n&& ((image->width % 8) == 0) && ((image->dx % 8) == 0)) {\r\nif (info->fix.type == FB_TYPE_INTERLEAVED_PLANES)\r\narkfb_iplan_imageblit(info, image);\r\nelse\r\narkfb_cfb4_imageblit(info, image);\r\n} else\r\ncfb_imageblit(info, image);\r\n}\r\nstatic void arkfb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)\r\n{\r\nif ((info->var.bits_per_pixel == 4)\r\n&& ((rect->width % 8) == 0) && ((rect->dx % 8) == 0)\r\n&& (info->fix.type == FB_TYPE_INTERLEAVED_PLANES))\r\narkfb_iplan_fillrect(info, rect);\r\nelse\r\ncfb_fillrect(info, rect);\r\n}\r\nstatic inline u8 dac_read_reg(struct dac_info *info, u8 reg)\r\n{\r\nu8 code[2] = {reg, 0};\r\ninfo->dac_read_regs(info->data, code, 1);\r\nreturn code[1];\r\n}\r\nstatic inline void dac_read_regs(struct dac_info *info, u8 *code, int count)\r\n{\r\ninfo->dac_read_regs(info->data, code, count);\r\n}\r\nstatic inline void dac_write_reg(struct dac_info *info, u8 reg, u8 val)\r\n{\r\nu8 code[2] = {reg, val};\r\ninfo->dac_write_regs(info->data, code, 1);\r\n}\r\nstatic inline void dac_write_regs(struct dac_info *info, u8 *code, int count)\r\n{\r\ninfo->dac_write_regs(info->data, code, count);\r\n}\r\nstatic inline int dac_set_mode(struct dac_info *info, int mode)\r\n{\r\nreturn info->dacops->dac_set_mode(info, mode);\r\n}\r\nstatic inline int dac_set_freq(struct dac_info *info, int channel, u32 freq)\r\n{\r\nreturn info->dacops->dac_set_freq(info, channel, freq);\r\n}\r\nstatic inline void dac_release(struct dac_info *info)\r\n{\r\ninfo->dacops->dac_release(info);\r\n}\r\nstatic int ics5342_set_mode(struct dac_info *info, int mode)\r\n{\r\nu8 code;\r\nif (mode >= DAC_MAX)\r\nreturn -EINVAL;\r\ncode = ics5342_mode_table[mode];\r\nif (! code)\r\nreturn -EINVAL;\r\ndac_write_reg(info, 6, code & 0xF0);\r\nDAC_PAR(info)->mode = mode;\r\nreturn 0;\r\n}\r\nstatic int ics5342_set_freq(struct dac_info *info, int channel, u32 freq)\r\n{\r\nu16 m, n, r;\r\nint rv = svga_compute_pll((DAC_PAR(info)->mode == DAC_PSEUDO8_16)\r\n? &ics5342_pll_pd4 : &ics5342_pll,\r\nfreq, &m, &n, &r, 0);\r\nif (rv < 0) {\r\nreturn -EINVAL;\r\n} else {\r\nu8 code[6] = {4, 3, 5, m-2, 5, (n-2) | (r << 5)};\r\ndac_write_regs(info, code, 3);\r\nreturn 0;\r\n}\r\n}\r\nstatic void ics5342_release(struct dac_info *info)\r\n{\r\nics5342_set_mode(info, DAC_PSEUDO8_8);\r\nkfree(info);\r\n}\r\nstatic struct dac_info * ics5342_init(dac_read_regs_t drr, dac_write_regs_t dwr, void *data)\r\n{\r\nstruct dac_info *info = kzalloc(sizeof(struct ics5342_info), GFP_KERNEL);\r\nif (! info)\r\nreturn NULL;\r\ninfo->dacops = &ics5342_ops;\r\ninfo->dac_read_regs = drr;\r\ninfo->dac_write_regs = dwr;\r\ninfo->data = data;\r\nDAC_PAR(info)->mode = DAC_PSEUDO8_8;\r\nreturn info;\r\n}\r\nstatic void ark_dac_read_regs(void *data, u8 *code, int count)\r\n{\r\nstruct fb_info *info = data;\r\nstruct arkfb_info *par;\r\nu8 regval;\r\npar = info->par;\r\nregval = vga_rseq(par->state.vgabase, 0x1C);\r\nwhile (count != 0)\r\n{\r\nvga_wseq(par->state.vgabase, 0x1C, regval | (code[0] & 4 ? 0x80 : 0));\r\ncode[1] = vga_r(par->state.vgabase, dac_regs[code[0] & 3]);\r\ncount--;\r\ncode += 2;\r\n}\r\nvga_wseq(par->state.vgabase, 0x1C, regval);\r\n}\r\nstatic void ark_dac_write_regs(void *data, u8 *code, int count)\r\n{\r\nstruct fb_info *info = data;\r\nstruct arkfb_info *par;\r\nu8 regval;\r\npar = info->par;\r\nregval = vga_rseq(par->state.vgabase, 0x1C);\r\nwhile (count != 0)\r\n{\r\nvga_wseq(par->state.vgabase, 0x1C, regval | (code[0] & 4 ? 0x80 : 0));\r\nvga_w(par->state.vgabase, dac_regs[code[0] & 3], code[1]);\r\ncount--;\r\ncode += 2;\r\n}\r\nvga_wseq(par->state.vgabase, 0x1C, regval);\r\n}\r\nstatic void ark_set_pixclock(struct fb_info *info, u32 pixclock)\r\n{\r\nstruct arkfb_info *par = info->par;\r\nu8 regval;\r\nint rv = dac_set_freq(par->dac, 0, 1000000000 / pixclock);\r\nif (rv < 0) {\r\nfb_err(info, "cannot set requested pixclock, keeping old value\n");\r\nreturn;\r\n}\r\nregval = vga_r(par->state.vgabase, VGA_MIS_R);\r\nvga_w(par->state.vgabase, VGA_MIS_W, regval | VGA_MIS_ENB_PLL_LOAD);\r\n}\r\nstatic int arkfb_open(struct fb_info *info, int user)\r\n{\r\nstruct arkfb_info *par = info->par;\r\nmutex_lock(&(par->open_lock));\r\nif (par->ref_count == 0) {\r\nvoid __iomem *vgabase = par->state.vgabase;\r\nmemset(&(par->state), 0, sizeof(struct vgastate));\r\npar->state.vgabase = vgabase;\r\npar->state.flags = VGA_SAVE_MODE | VGA_SAVE_FONTS | VGA_SAVE_CMAP;\r\npar->state.num_crtc = 0x60;\r\npar->state.num_seq = 0x30;\r\nsave_vga(&(par->state));\r\n}\r\npar->ref_count++;\r\nmutex_unlock(&(par->open_lock));\r\nreturn 0;\r\n}\r\nstatic int arkfb_release(struct fb_info *info, int user)\r\n{\r\nstruct arkfb_info *par = info->par;\r\nmutex_lock(&(par->open_lock));\r\nif (par->ref_count == 0) {\r\nmutex_unlock(&(par->open_lock));\r\nreturn -EINVAL;\r\n}\r\nif (par->ref_count == 1) {\r\nrestore_vga(&(par->state));\r\ndac_set_mode(par->dac, DAC_PSEUDO8_8);\r\n}\r\npar->ref_count--;\r\nmutex_unlock(&(par->open_lock));\r\nreturn 0;\r\n}\r\nstatic int arkfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)\r\n{\r\nint rv, mem, step;\r\nrv = svga_match_format (arkfb_formats, var, NULL);\r\nif (rv < 0)\r\n{\r\nfb_err(info, "unsupported mode requested\n");\r\nreturn rv;\r\n}\r\nif (var->xres > var->xres_virtual)\r\nvar->xres_virtual = var->xres;\r\nif (var->yres > var->yres_virtual)\r\nvar->yres_virtual = var->yres;\r\nstep = arkfb_formats[rv].xresstep - 1;\r\nvar->xres_virtual = (var->xres_virtual+step) & ~step;\r\nmem = ((var->bits_per_pixel * var->xres_virtual) >> 3) * var->yres_virtual;\r\nif (mem > info->screen_size)\r\n{\r\nfb_err(info, "not enough framebuffer memory (%d kB requested, %d kB available)\n",\r\nmem >> 10, (unsigned int) (info->screen_size >> 10));\r\nreturn -EINVAL;\r\n}\r\nrv = svga_check_timings (&ark_timing_regs, var, info->node);\r\nif (rv < 0)\r\n{\r\nfb_err(info, "invalid timings requested\n");\r\nreturn rv;\r\n}\r\nif (var->vmode & FB_VMODE_INTERLACED)\r\nreturn -EINVAL;\r\nreturn 0;\r\n}\r\nstatic int arkfb_set_par(struct fb_info *info)\r\n{\r\nstruct arkfb_info *par = info->par;\r\nu32 value, mode, hmul, hdiv, offset_value, screen_size;\r\nu32 bpp = info->var.bits_per_pixel;\r\nu8 regval;\r\nif (bpp != 0) {\r\ninfo->fix.ypanstep = 1;\r\ninfo->fix.line_length = (info->var.xres_virtual * bpp) / 8;\r\ninfo->flags &= ~FBINFO_MISC_TILEBLITTING;\r\ninfo->tileops = NULL;\r\ninfo->pixmap.blit_x = (bpp == 4) ? (1 << (8 - 1)) : (~(u32)0);\r\ninfo->pixmap.blit_y = ~(u32)0;\r\noffset_value = (info->var.xres_virtual * bpp) / 64;\r\nscreen_size = info->var.yres_virtual * info->fix.line_length;\r\n} else {\r\ninfo->fix.ypanstep = 16;\r\ninfo->fix.line_length = 0;\r\ninfo->flags |= FBINFO_MISC_TILEBLITTING;\r\ninfo->tileops = &arkfb_tile_ops;\r\ninfo->pixmap.blit_x = 1 << (8 - 1);\r\ninfo->pixmap.blit_y = 1 << (16 - 1);\r\noffset_value = info->var.xres_virtual / 16;\r\nscreen_size = (info->var.xres_virtual * info->var.yres_virtual) / 64;\r\n}\r\ninfo->var.xoffset = 0;\r\ninfo->var.yoffset = 0;\r\ninfo->var.activate = FB_ACTIVATE_NOW;\r\nsvga_wcrt_mask(par->state.vgabase, 0x11, 0x00, 0x80);\r\nsvga_wseq_mask(par->state.vgabase, 0x01, 0x20, 0x20);\r\nsvga_wcrt_mask(par->state.vgabase, 0x17, 0x00, 0x80);\r\nsvga_set_default_gfx_regs(par->state.vgabase);\r\nsvga_set_default_atc_regs(par->state.vgabase);\r\nsvga_set_default_seq_regs(par->state.vgabase);\r\nsvga_set_default_crt_regs(par->state.vgabase);\r\nsvga_wcrt_multi(par->state.vgabase, ark_line_compare_regs, 0xFFFFFFFF);\r\nsvga_wcrt_multi(par->state.vgabase, ark_start_address_regs, 0);\r\nsvga_wseq_mask(par->state.vgabase, 0x10, 0x1F, 0x1F);\r\nsvga_wseq_mask(par->state.vgabase, 0x12, 0x03, 0x03);\r\nvga_wseq(par->state.vgabase, 0x13, info->fix.smem_start >> 16);\r\nvga_wseq(par->state.vgabase, 0x14, info->fix.smem_start >> 24);\r\nvga_wseq(par->state.vgabase, 0x15, 0);\r\nvga_wseq(par->state.vgabase, 0x16, 0);\r\nregval = 0x10 | ((threshold & 0x0E) >> 1) | (threshold & 0x01) << 7 | (threshold & 0x10) << 1;\r\nvga_wseq(par->state.vgabase, 0x18, regval);\r\nfb_dbg(info, "offset register : %d\n", offset_value);\r\nsvga_wcrt_multi(par->state.vgabase, ark_offset_regs, offset_value);\r\nsvga_wcrt_mask(par->state.vgabase, 0x40, 0x08, 0x08);\r\nif (info->var.vmode & FB_VMODE_DOUBLE)\r\nsvga_wcrt_mask(par->state.vgabase, 0x09, 0x80, 0x80);\r\nelse\r\nsvga_wcrt_mask(par->state.vgabase, 0x09, 0x00, 0x80);\r\nif (info->var.vmode & FB_VMODE_INTERLACED)\r\nsvga_wcrt_mask(par->state.vgabase, 0x44, 0x04, 0x04);\r\nelse\r\nsvga_wcrt_mask(par->state.vgabase, 0x44, 0x00, 0x04);\r\nhmul = 1;\r\nhdiv = 1;\r\nmode = svga_match_format(arkfb_formats, &(info->var), &(info->fix));\r\nswitch (mode) {\r\ncase 0:\r\nfb_dbg(info, "text mode\n");\r\nsvga_set_textmode_vga_regs(par->state.vgabase);\r\nvga_wseq(par->state.vgabase, 0x11, 0x10);\r\nsvga_wcrt_mask(par->state.vgabase, 0x46, 0x00, 0x04);\r\ndac_set_mode(par->dac, DAC_PSEUDO8_8);\r\nbreak;\r\ncase 1:\r\nfb_dbg(info, "4 bit pseudocolor\n");\r\nvga_wgfx(par->state.vgabase, VGA_GFX_MODE, 0x40);\r\nvga_wseq(par->state.vgabase, 0x11, 0x10);\r\nsvga_wcrt_mask(par->state.vgabase, 0x46, 0x00, 0x04);\r\ndac_set_mode(par->dac, DAC_PSEUDO8_8);\r\nbreak;\r\ncase 2:\r\nfb_dbg(info, "4 bit pseudocolor, planar\n");\r\nvga_wseq(par->state.vgabase, 0x11, 0x10);\r\nsvga_wcrt_mask(par->state.vgabase, 0x46, 0x00, 0x04);\r\ndac_set_mode(par->dac, DAC_PSEUDO8_8);\r\nbreak;\r\ncase 3:\r\nfb_dbg(info, "8 bit pseudocolor\n");\r\nvga_wseq(par->state.vgabase, 0x11, 0x16);\r\nif (info->var.pixclock > 20000) {\r\nfb_dbg(info, "not using multiplex\n");\r\nsvga_wcrt_mask(par->state.vgabase, 0x46, 0x00, 0x04);\r\ndac_set_mode(par->dac, DAC_PSEUDO8_8);\r\n} else {\r\nfb_dbg(info, "using multiplex\n");\r\nsvga_wcrt_mask(par->state.vgabase, 0x46, 0x04, 0x04);\r\ndac_set_mode(par->dac, DAC_PSEUDO8_16);\r\nhdiv = 2;\r\n}\r\nbreak;\r\ncase 4:\r\nfb_dbg(info, "5/5/5 truecolor\n");\r\nvga_wseq(par->state.vgabase, 0x11, 0x1A);\r\nsvga_wcrt_mask(par->state.vgabase, 0x46, 0x04, 0x04);\r\ndac_set_mode(par->dac, DAC_RGB1555_16);\r\nbreak;\r\ncase 5:\r\nfb_dbg(info, "5/6/5 truecolor\n");\r\nvga_wseq(par->state.vgabase, 0x11, 0x1A);\r\nsvga_wcrt_mask(par->state.vgabase, 0x46, 0x04, 0x04);\r\ndac_set_mode(par->dac, DAC_RGB0565_16);\r\nbreak;\r\ncase 6:\r\nfb_dbg(info, "8/8/8 truecolor\n");\r\nvga_wseq(par->state.vgabase, 0x11, 0x16);\r\nsvga_wcrt_mask(par->state.vgabase, 0x46, 0x04, 0x04);\r\ndac_set_mode(par->dac, DAC_RGB0888_16);\r\nhmul = 3;\r\nhdiv = 2;\r\nbreak;\r\ncase 7:\r\nfb_dbg(info, "8/8/8/8 truecolor\n");\r\nvga_wseq(par->state.vgabase, 0x11, 0x1E);\r\nsvga_wcrt_mask(par->state.vgabase, 0x46, 0x04, 0x04);\r\ndac_set_mode(par->dac, DAC_RGB8888_16);\r\nhmul = 2;\r\nbreak;\r\ndefault:\r\nfb_err(info, "unsupported mode - bug\n");\r\nreturn -EINVAL;\r\n}\r\nark_set_pixclock(info, (hdiv * info->var.pixclock) / hmul);\r\nsvga_set_timings(par->state.vgabase, &ark_timing_regs, &(info->var), hmul, hdiv,\r\n(info->var.vmode & FB_VMODE_DOUBLE) ? 2 : 1,\r\n(info->var.vmode & FB_VMODE_INTERLACED) ? 2 : 1,\r\nhmul, info->node);\r\nvalue = info->var.xres + info->var.left_margin + info->var.right_margin + info->var.hsync_len;\r\nvalue = ((value * hmul / hdiv) / 8) - 5;\r\nvga_wcrt(par->state.vgabase, 0x42, (value + 1) / 2);\r\nmemset_io(info->screen_base, 0x00, screen_size);\r\nsvga_wcrt_mask(par->state.vgabase, 0x17, 0x80, 0x80);\r\nsvga_wseq_mask(par->state.vgabase, 0x01, 0x00, 0x20);\r\nreturn 0;\r\n}\r\nstatic int arkfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,\r\nu_int transp, struct fb_info *fb)\r\n{\r\nswitch (fb->var.bits_per_pixel) {\r\ncase 0:\r\ncase 4:\r\nif (regno >= 16)\r\nreturn -EINVAL;\r\nif ((fb->var.bits_per_pixel == 4) &&\r\n(fb->var.nonstd == 0)) {\r\noutb(0xF0, VGA_PEL_MSK);\r\noutb(regno*16, VGA_PEL_IW);\r\n} else {\r\noutb(0x0F, VGA_PEL_MSK);\r\noutb(regno, VGA_PEL_IW);\r\n}\r\noutb(red >> 10, VGA_PEL_D);\r\noutb(green >> 10, VGA_PEL_D);\r\noutb(blue >> 10, VGA_PEL_D);\r\nbreak;\r\ncase 8:\r\nif (regno >= 256)\r\nreturn -EINVAL;\r\noutb(0xFF, VGA_PEL_MSK);\r\noutb(regno, VGA_PEL_IW);\r\noutb(red >> 10, VGA_PEL_D);\r\noutb(green >> 10, VGA_PEL_D);\r\noutb(blue >> 10, VGA_PEL_D);\r\nbreak;\r\ncase 16:\r\nif (regno >= 16)\r\nreturn 0;\r\nif (fb->var.green.length == 5)\r\n((u32*)fb->pseudo_palette)[regno] = ((red & 0xF800) >> 1) |\r\n((green & 0xF800) >> 6) | ((blue & 0xF800) >> 11);\r\nelse if (fb->var.green.length == 6)\r\n((u32*)fb->pseudo_palette)[regno] = (red & 0xF800) |\r\n((green & 0xFC00) >> 5) | ((blue & 0xF800) >> 11);\r\nelse\r\nreturn -EINVAL;\r\nbreak;\r\ncase 24:\r\ncase 32:\r\nif (regno >= 16)\r\nreturn 0;\r\n((u32*)fb->pseudo_palette)[regno] = ((red & 0xFF00) << 8) |\r\n(green & 0xFF00) | ((blue & 0xFF00) >> 8);\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn 0;\r\n}\r\nstatic int arkfb_blank(int blank_mode, struct fb_info *info)\r\n{\r\nstruct arkfb_info *par = info->par;\r\nswitch (blank_mode) {\r\ncase FB_BLANK_UNBLANK:\r\nfb_dbg(info, "unblank\n");\r\nsvga_wseq_mask(par->state.vgabase, 0x01, 0x00, 0x20);\r\nsvga_wcrt_mask(par->state.vgabase, 0x17, 0x80, 0x80);\r\nbreak;\r\ncase FB_BLANK_NORMAL:\r\nfb_dbg(info, "blank\n");\r\nsvga_wseq_mask(par->state.vgabase, 0x01, 0x20, 0x20);\r\nsvga_wcrt_mask(par->state.vgabase, 0x17, 0x80, 0x80);\r\nbreak;\r\ncase FB_BLANK_POWERDOWN:\r\ncase FB_BLANK_HSYNC_SUSPEND:\r\ncase FB_BLANK_VSYNC_SUSPEND:\r\nfb_dbg(info, "sync down\n");\r\nsvga_wseq_mask(par->state.vgabase, 0x01, 0x20, 0x20);\r\nsvga_wcrt_mask(par->state.vgabase, 0x17, 0x00, 0x80);\r\nbreak;\r\n}\r\nreturn 0;\r\n}\r\nstatic int arkfb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)\r\n{\r\nstruct arkfb_info *par = info->par;\r\nunsigned int offset;\r\nif (info->var.bits_per_pixel == 0) {\r\noffset = (var->yoffset / 16) * (info->var.xres_virtual / 2)\r\n+ (var->xoffset / 2);\r\noffset = offset >> 2;\r\n} else {\r\noffset = (var->yoffset * info->fix.line_length) +\r\n(var->xoffset * info->var.bits_per_pixel / 8);\r\noffset = offset >> ((info->var.bits_per_pixel == 4) ? 2 : 3);\r\n}\r\nsvga_wcrt_multi(par->state.vgabase, ark_start_address_regs, offset);\r\nreturn 0;\r\n}\r\nstatic int ark_pci_probe(struct pci_dev *dev, const struct pci_device_id *id)\r\n{\r\nstruct pci_bus_region bus_reg;\r\nstruct resource vga_res;\r\nstruct fb_info *info;\r\nstruct arkfb_info *par;\r\nint rc;\r\nu8 regval;\r\nif (! svga_primary_device(dev)) {\r\ndev_info(&(dev->dev), "ignoring secondary device\n");\r\nreturn -ENODEV;\r\n}\r\ninfo = framebuffer_alloc(sizeof(struct arkfb_info), &(dev->dev));\r\nif (! info) {\r\ndev_err(&(dev->dev), "cannot allocate memory\n");\r\nreturn -ENOMEM;\r\n}\r\npar = info->par;\r\nmutex_init(&par->open_lock);\r\ninfo->flags = FBINFO_PARTIAL_PAN_OK | FBINFO_HWACCEL_YPAN;\r\ninfo->fbops = &arkfb_ops;\r\nrc = pci_enable_device(dev);\r\nif (rc < 0) {\r\ndev_err(info->device, "cannot enable PCI device\n");\r\ngoto err_enable_device;\r\n}\r\nrc = pci_request_regions(dev, "arkfb");\r\nif (rc < 0) {\r\ndev_err(info->device, "cannot reserve framebuffer region\n");\r\ngoto err_request_regions;\r\n}\r\npar->dac = ics5342_init(ark_dac_read_regs, ark_dac_write_regs, info);\r\nif (! par->dac) {\r\nrc = -ENOMEM;\r\ndev_err(info->device, "RAMDAC initialization failed\n");\r\ngoto err_dac;\r\n}\r\ninfo->fix.smem_start = pci_resource_start(dev, 0);\r\ninfo->fix.smem_len = pci_resource_len(dev, 0);\r\ninfo->screen_base = pci_iomap(dev, 0, 0);\r\nif (! info->screen_base) {\r\nrc = -ENOMEM;\r\ndev_err(info->device, "iomap for framebuffer failed\n");\r\ngoto err_iomap;\r\n}\r\nbus_reg.start = 0;\r\nbus_reg.end = 64 * 1024;\r\nvga_res.flags = IORESOURCE_IO;\r\npcibios_bus_to_resource(dev->bus, &vga_res, &bus_reg);\r\npar->state.vgabase = (void __iomem *) vga_res.start;\r\nregval = vga_rseq(par->state.vgabase, 0x10);\r\ninfo->screen_size = (1 << (regval >> 6)) << 20;\r\ninfo->fix.smem_len = info->screen_size;\r\nstrcpy(info->fix.id, "ARK 2000PV");\r\ninfo->fix.mmio_start = 0;\r\ninfo->fix.mmio_len = 0;\r\ninfo->fix.type = FB_TYPE_PACKED_PIXELS;\r\ninfo->fix.visual = FB_VISUAL_PSEUDOCOLOR;\r\ninfo->fix.ypanstep = 0;\r\ninfo->fix.accel = FB_ACCEL_NONE;\r\ninfo->pseudo_palette = (void*) (par->pseudo_palette);\r\nrc = fb_find_mode(&(info->var), info, mode_option, NULL, 0, NULL, 8);\r\nif (! ((rc == 1) || (rc == 2))) {\r\nrc = -EINVAL;\r\ndev_err(info->device, "mode %s not found\n", mode_option);\r\ngoto err_find_mode;\r\n}\r\nrc = fb_alloc_cmap(&info->cmap, 256, 0);\r\nif (rc < 0) {\r\ndev_err(info->device, "cannot allocate colormap\n");\r\ngoto err_alloc_cmap;\r\n}\r\nrc = register_framebuffer(info);\r\nif (rc < 0) {\r\ndev_err(info->device, "cannot register framebuffer\n");\r\ngoto err_reg_fb;\r\n}\r\nfb_info(info, "%s on %s, %d MB RAM\n",\r\ninfo->fix.id, pci_name(dev), info->fix.smem_len >> 20);\r\npci_set_drvdata(dev, info);\r\n#ifdef CONFIG_MTRR\r\nif (mtrr) {\r\npar->mtrr_reg = -1;\r\npar->mtrr_reg = mtrr_add(info->fix.smem_start, info->fix.smem_len, MTRR_TYPE_WRCOMB, 1);\r\n}\r\n#endif\r\nreturn 0;\r\nerr_reg_fb:\r\nfb_dealloc_cmap(&info->cmap);\r\nerr_alloc_cmap:\r\nerr_find_mode:\r\npci_iounmap(dev, info->screen_base);\r\nerr_iomap:\r\ndac_release(par->dac);\r\nerr_dac:\r\npci_release_regions(dev);\r\nerr_request_regions:\r\nerr_enable_device:\r\nframebuffer_release(info);\r\nreturn rc;\r\n}\r\nstatic void ark_pci_remove(struct pci_dev *dev)\r\n{\r\nstruct fb_info *info = pci_get_drvdata(dev);\r\nif (info) {\r\nstruct arkfb_info *par = info->par;\r\n#ifdef CONFIG_MTRR\r\nif (par->mtrr_reg >= 0) {\r\nmtrr_del(par->mtrr_reg, 0, 0);\r\npar->mtrr_reg = -1;\r\n}\r\n#endif\r\ndac_release(par->dac);\r\nunregister_framebuffer(info);\r\nfb_dealloc_cmap(&info->cmap);\r\npci_iounmap(dev, info->screen_base);\r\npci_release_regions(dev);\r\nframebuffer_release(info);\r\n}\r\n}\r\nstatic int ark_pci_suspend (struct pci_dev* dev, pm_message_t state)\r\n{\r\nstruct fb_info *info = pci_get_drvdata(dev);\r\nstruct arkfb_info *par = info->par;\r\ndev_info(info->device, "suspend\n");\r\nconsole_lock();\r\nmutex_lock(&(par->open_lock));\r\nif ((state.event == PM_EVENT_FREEZE) || (par->ref_count == 0)) {\r\nmutex_unlock(&(par->open_lock));\r\nconsole_unlock();\r\nreturn 0;\r\n}\r\nfb_set_suspend(info, 1);\r\npci_save_state(dev);\r\npci_disable_device(dev);\r\npci_set_power_state(dev, pci_choose_state(dev, state));\r\nmutex_unlock(&(par->open_lock));\r\nconsole_unlock();\r\nreturn 0;\r\n}\r\nstatic int ark_pci_resume (struct pci_dev* dev)\r\n{\r\nstruct fb_info *info = pci_get_drvdata(dev);\r\nstruct arkfb_info *par = info->par;\r\ndev_info(info->device, "resume\n");\r\nconsole_lock();\r\nmutex_lock(&(par->open_lock));\r\nif (par->ref_count == 0)\r\ngoto fail;\r\npci_set_power_state(dev, PCI_D0);\r\npci_restore_state(dev);\r\nif (pci_enable_device(dev))\r\ngoto fail;\r\npci_set_master(dev);\r\narkfb_set_par(info);\r\nfb_set_suspend(info, 0);\r\nfail:\r\nmutex_unlock(&(par->open_lock));\r\nconsole_unlock();\r\nreturn 0;\r\n}\r\nstatic void __exit arkfb_cleanup(void)\r\n{\r\npr_debug("arkfb: cleaning up\n");\r\npci_unregister_driver(&arkfb_pci_driver);\r\n}\r\nstatic int __init arkfb_init(void)\r\n{\r\n#ifndef MODULE\r\nchar *option = NULL;\r\nif (fb_get_options("arkfb", &option))\r\nreturn -ENODEV;\r\nif (option && *option)\r\nmode_option = option;\r\n#endif\r\npr_debug("arkfb: initializing\n");\r\nreturn pci_register_driver(&arkfb_pci_driver);\r\n}
