<?xml version="1.0" encoding="UTF-8"?>
<ProgramExecution>
 <SOPCSystem>
  <CompileID>0</CompileID>
  <DeviceFamily>UNKNOWN</DeviceFamily>
  <HDLLanguage>VERILOG</HDLLanguage>
  <Qsys>0</Qsys>
  <SOPCModule>
   <C>162</C>
   <ModuleType>non_altera_module</ModuleType>
   <SOPCInterface>
    <C>163</C>
    <InterfaceType>clock_end</InterfaceType>
    <SOPCInterfaceParameter>
     <C>164</C>
     <Name>clockRate</Name>
     <Value>50000000</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>165</C>
     <Name>externallyDriven</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>166</C>
     <Name>ptfSchematicName</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>167</C>
     <Direction>Input</Direction>
     <Role>clk</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>168</C>
    <InterfaceType>reset_end</InterfaceType>
    <SOPCInterfaceParameter>
     <C>169</C>
     <Name>associatedClock</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>170</C>
     <Name>synchronousEdges</Name>
     <Value>NONE</Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>171</C>
     <Direction>Input</Direction>
     <Role>reset_n</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>172</C>
    <InterfaceType>clock_start</InterfaceType>
    <SOPCInterfaceParameter>
     <C>173</C>
     <Name>associatedDirectClock</Name>
     <Value>clk_in</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>174</C>
     <Name>clockRate</Name>
     <Value>50000000</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>175</C>
     <Name>clockRateKnown</Name>
     <Value>true</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>176</C>
     <Name>externallyDriven</Name>
     <Value>true</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>177</C>
     <Name>ptfSchematicName</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>178</C>
     <Direction>Output</Direction>
     <Role>clk</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>179</C>
    <InterfaceType>reset_start</InterfaceType>
    <SOPCInterfaceParameter>
     <C>180</C>
     <Name>associatedClock</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>181</C>
     <Name>associatedDirectReset</Name>
     <Value>clk_in_reset</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>182</C>
     <Name>associatedResetSinks</Name>
     <Value>clk_in_reset</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>183</C>
     <Name>synchronousEdges</Name>
     <Value>NONE</Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>184</C>
     <Direction>Output</Direction>
     <Role>reset_n</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
  </SOPCModule>
  <SOPCModule>
   <C>185</C>
   <ModuleType>altera_nios2</ModuleType>
   <SOPCModuleParameter>
    <C>186</C>
    <Name>userDefinedSettings</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>187</C>
    <Name>tightlyCoupledInstructionMaster3MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>188</C>
    <Name>tightlyCoupledInstructionMaster3AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>189</C>
    <Name>tightlyCoupledInstructionMaster2MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>190</C>
    <Name>tightlyCoupledInstructionMaster2AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>191</C>
    <Name>tightlyCoupledInstructionMaster1MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>192</C>
    <Name>tightlyCoupledInstructionMaster1AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>193</C>
    <Name>tightlyCoupledInstructionMaster0MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>194</C>
    <Name>tightlyCoupledInstructionMaster0AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>195</C>
    <Name>tightlyCoupledDataMaster3MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>196</C>
    <Name>tightlyCoupledDataMaster3AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>197</C>
    <Name>tightlyCoupledDataMaster2MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>198</C>
    <Name>tightlyCoupledDataMaster2AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>199</C>
    <Name>tightlyCoupledDataMaster1MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>200</C>
    <Name>tightlyCoupledDataMaster1AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>201</C>
    <Name>tightlyCoupledDataMaster0MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>202</C>
    <Name>tightlyCoupledDataMaster0AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>203</C>
    <Name>setting_showUnpublishedSettings</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>204</C>
    <Name>setting_showInternalSettings</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>205</C>
    <Name>setting_shadowRegisterSets</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>206</C>
    <Name>setting_preciseSlaveAccessErrorException</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>207</C>
    <Name>setting_preciseIllegalMemAccessException</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>208</C>
    <Name>setting_preciseDivisionErrorException</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>209</C>
    <Name>setting_performanceCounter</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>210</C>
    <Name>setting_perfCounterWidth</Name>
    <Value>_32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>211</C>
    <Name>setting_interruptControllerType</Name>
    <Value>Internal</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>212</C>
    <Name>setting_illegalMemAccessDetection</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>213</C>
    <Name>setting_illegalInstructionsTrap</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>214</C>
    <Name>setting_fullWaveformSignals</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>215</C>
    <Name>setting_extraExceptionInfo</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>216</C>
    <Name>setting_exportPCB</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>217</C>
    <Name>setting_debugSimGen</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>218</C>
    <Name>setting_clearXBitsLDNonBypass</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>219</C>
    <Name>setting_branchPredictionType</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>220</C>
    <Name>setting_bit31BypassDCache</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>221</C>
    <Name>setting_bigEndian</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>222</C>
    <Name>setting_bhtPtrSz</Name>
    <Value>_8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>223</C>
    <Name>setting_bhtIndexPcOnly</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>224</C>
    <Name>setting_avalonDebugPortPresent</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>225</C>
    <Name>setting_alwaysEncrypt</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>226</C>
    <Name>setting_allowFullAddressRange</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>227</C>
    <Name>setting_activateTrace</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>228</C>
    <Name>setting_activateTestEndChecker</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>229</C>
    <Name>setting_activateMonitors</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>230</C>
    <Name>setting_activateModelChecker</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>231</C>
    <Name>setting_HDLSimCachesCleared</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>232</C>
    <Name>setting_HBreakTest</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>233</C>
    <Name>resetSlave</Name>
    <Value>sdram_0.s1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>234</C>
    <Name>resetOffset</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>235</C>
    <Name>muldiv_multiplierType</Name>
    <Value>EmbeddedMulFast</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>236</C>
    <Name>muldiv_divider</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>237</C>
    <Name>mpu_useLimit</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>238</C>
    <Name>mpu_numOfInstRegion</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>239</C>
    <Name>mpu_numOfDataRegion</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>240</C>
    <Name>mpu_minInstRegionSize</Name>
    <Value>_12</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>241</C>
    <Name>mpu_minDataRegionSize</Name>
    <Value>_12</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>242</C>
    <Name>mpu_enabled</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>243</C>
    <Name>mmu_uitlbNumEntries</Name>
    <Value>_4</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>244</C>
    <Name>mmu_udtlbNumEntries</Name>
    <Value>_6</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>245</C>
    <Name>mmu_tlbPtrSz</Name>
    <Value>_7</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>246</C>
    <Name>mmu_tlbNumWays</Name>
    <Value>_16</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>247</C>
    <Name>mmu_processIDNumBits</Name>
    <Value>_8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>248</C>
    <Name>mmu_enabled</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>249</C>
    <Name>mmu_autoAssignTlbPtrSz</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>250</C>
    <Name>mmu_TLBMissExcSlave</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>251</C>
    <Name>mmu_TLBMissExcOffset</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>252</C>
    <Name>manuallyAssignCpuID</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>253</C>
    <Name>internalIrqMaskSystemInfo</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>254</C>
    <Name>instSlaveMapParam</Name>
    <Value><![CDATA[<address-map><slave name='cpu_0.jtag_debug_module' start='0x800' end='0x1000' /><slave name='sdram_0.s1' start='0x2000000' end='0x4000000' /></address-map>]]></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>255</C>
    <Name>instAddrWidth</Name>
    <Value>26</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>256</C>
    <Name>impl</Name>
    <Value>Fast</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>257</C>
    <Name>icache_size</Name>
    <Value>_4096</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>258</C>
    <Name>icache_ramBlockType</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>259</C>
    <Name>icache_numTCIM</Name>
    <Value>_0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>260</C>
    <Name>icache_burstType</Name>
    <Value>None</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>261</C>
    <Name>exceptionSlave</Name>
    <Value>sdram_0.s1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>262</C>
    <Name>exceptionOffset</Name>
    <Value>32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>263</C>
    <Name>deviceFeaturesSystemInfo</Name>
    <Value>NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>264</C>
    <Name>deviceFamilyName</Name>
    <Value>Cyclone IV E</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>265</C>
    <Name>debug_triggerArming</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>266</C>
    <Name>debug_level</Name>
    <Value>Level3</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>267</C>
    <Name>debug_jtagInstanceID</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>268</C>
    <Name>debug_embeddedPLL</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>269</C>
    <Name>debug_debugReqSignals</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>270</C>
    <Name>debug_assignJtagInstanceID</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>271</C>
    <Name>debug_OCIOnchipTrace</Name>
    <Value>_128</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>272</C>
    <Name>dcache_size</Name>
    <Value>_2048</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>273</C>
    <Name>dcache_ramBlockType</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>274</C>
    <Name>dcache_omitDataMaster</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>275</C>
    <Name>dcache_numTCDM</Name>
    <Value>_0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>276</C>
    <Name>dcache_lineSize</Name>
    <Value>_32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>277</C>
    <Name>dcache_bursts</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>278</C>
    <Name>dataSlaveMapParam</Name>
    <Value><![CDATA[<address-map><slave name='pio_led.s1' start='0x0' end='0x10' /><slave name='cpu_0.jtag_debug_module' start='0x800' end='0x1000' /><slave name='sdram_0.s1' start='0x2000000' end='0x4000000' /></address-map>]]></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>279</C>
    <Name>dataAddrWidth</Name>
    <Value>26</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>280</C>
    <Name>customInstSlavesSystemInfo</Name>
    <Value><![CDATA[<info/>]]></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>281</C>
    <Name>cpuReset</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>282</C>
    <Name>cpuID</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>283</C>
    <Name>clockFrequency</Name>
    <Value>50000000</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>284</C>
    <Name>breakSlave</Name>
    <Value>cpu_0.jtag_debug_module</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>285</C>
    <Name>breakOffset</Name>
    <Value>32</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>286</C>
   <ModuleType>altera_avalon_pio</ModuleType>
   <SOPCModuleParameter>
    <C>287</C>
    <Name>bitClearingEdgeCapReg</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>288</C>
    <Name>bitModifyingOutReg</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>289</C>
    <Name>captureEdge</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>290</C>
    <Name>clockRate</Name>
    <Value>50000000</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>291</C>
    <Name>direction</Name>
    <Value>Output</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>292</C>
    <Name>edgeType</Name>
    <Value>RISING</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>293</C>
    <Name>generateIRQ</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>294</C>
    <Name>irqType</Name>
    <Value>LEVEL</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>295</C>
    <Name>resetValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>296</C>
    <Name>simDoTestBenchWiring</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>297</C>
    <Name>simDrivenValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>298</C>
    <Name>width</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>299</C>
   <ModuleType>altera_avalon_new_sdram_controller</ModuleType>
   <SOPCModuleParameter>
    <C>300</C>
    <Name>TAC</Name>
    <Value>5.4</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>301</C>
    <Name>TMRD</Name>
    <Value>3</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>302</C>
    <Name>TRCD</Name>
    <Value>20.0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>303</C>
    <Name>TRFC</Name>
    <Value>70.0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>304</C>
    <Name>TRP</Name>
    <Value>20.0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>305</C>
    <Name>TWR</Name>
    <Value>14.0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>306</C>
    <Name>casLatency</Name>
    <Value>3</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>307</C>
    <Name>clockRate</Name>
    <Value>50000000</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>308</C>
    <Name>columnWidth</Name>
    <Value>9</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>309</C>
    <Name>dataWidth</Name>
    <Value>16</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>310</C>
    <Name>generateSimulationModel</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>311</C>
    <Name>initNOPDelay</Name>
    <Value>0.0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>312</C>
    <Name>initRefreshCommands</Name>
    <Value>2</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>313</C>
    <Name>masteredTristateBridgeSlave</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>314</C>
    <Name>model</Name>
    <Value>custom</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>315</C>
    <Name>numberOfBanks</Name>
    <Value>4</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>316</C>
    <Name>numberOfChipSelects</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>317</C>
    <Name>pinsSharedViaTriState</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>318</C>
    <Name>powerUpDelay</Name>
    <Value>100.0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>319</C>
    <Name>refreshPeriod</Name>
    <Value>15.625</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>320</C>
    <Name>registerDataIn</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>321</C>
    <Name>rowWidth</Name>
    <Value>13</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>322</C>
    <Name>size</Name>
    <Value>33554432</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SystemID>844073641</SystemID>
 </SOPCSystem>
 <SchemaVersion>schema_2011-12-20</SchemaVersion>
</ProgramExecution>
