// Seed: 1752991479
module module_0 ();
  assign id_1 = id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input tri id_2,
    output supply0 id_3,
    input wor id_4,
    input wire id_5,
    input wire id_6
);
  tri0 id_8;
  supply1 id_9;
  assign id_8 = 1;
  assign id_3 = id_6;
  supply0 id_10 = id_0;
  id_11 :
  assert property (@(posedge (id_6 + id_10)) id_9 - 1)
  else $display(1);
  supply1 id_12;
  initial begin : LABEL_0
    wait (1);
  end
  assign id_10 = id_9 == id_2;
  assign id_8  = 1 - id_5;
  wire id_13;
  module_0 modCall_1 ();
  assign id_12 = id_9;
  wire id_14;
  wire id_15;
  wire id_16, id_17;
  tri1 id_18 = id_10, id_19, id_20, id_21, id_22;
  wire id_23;
  logic [7:0] id_24;
  id_25(
      .id_0(), .id_1(1), .id_2(id_20), .id_3(id_13), .id_4(1)
  );
  wire id_26;
  assign id_24[1'b0] = id_4;
endmodule
