## 4 BIT RIPPLE CARRY ADDER
### DEVELOPED BY: S ADITYA
### REG NO:212223040007 

## AIM:
To design, implement, and verify a 4-bit ripple carry adder using Verilog HDL. The objective is to understand the working of a multi-bit adder by using full adder modules, simulate its behavior, and validate its functionality through a testbench.

## MATERIALS REQUIRED:
#### Computer with a Verilog simulator (e.g., ModelSim, Vivado, Quartus) 
#### Verilog HDL software (e.g., Vivado, Quartus, or any other IDE supporting Verilog)
#### Basic understanding of digital logic design
## PROCEDURE:
### Introduction to Ripple Carry Adder:
Explain the concept of a ripple carry adder, which is used to add multi-bit binary numbers by cascading several full adders .A 4-bit ripple carry adder uses four full adders connected in series, where the carry-out of each full adder is connected to the carry-in of the next full adder.
### Design of Full Adder Module:
Write the Verilog code for a full adder. The full adder should take two single-bit inputs and a carry-in and produce a single-bit sum and a carry-out.Design of 4-bit Ripple Carry Adder Implement the 4-bit ripple carry adder by cascading four full adder modules. Write the Verilog code for this design.
### Simulate the Design:
Create a testbench to simulate the 4-bit ripple carry adder.
```
module testbench;
 reg [3:0] a, b;
 reg cin;
 wire [3:0] sum;
 wire cout;
 ripple_carry_adder_4bit rca (.a(a), .b(b), .cin(cin), .sum(sum), .cout(cout));
 initial begin
 // Apply test vectors
 a = 4'b0000; b = 4'b0000; cin = 0;
 #10;
 a = 4'b0001; b = 4'b0001; cin = 0;
 #10;
 a = 4'b0010; b = 4'b0010; cin = 1;
 #10;
 a = 4'b1111; b = 4'b1111; cin = 1;
 #10;
 $stop; // End simulation
 end
endmodule
```
### Program :
```
// Full Adder Module
module full_adder (
 input a,
 input b,
 input cin,
 output sum,
 output cout
);
 // Sum is the XOR of the inputs
 assign sum = a ^ b ^ cin;
 // Carry-out is generated by the majority function
 assign cout = (a & b) | (b & cin) | (a & cin);
endmodule
// 4-bit Ripple Carry Adder Module
module workshop (
 input [3:0] a, b, // 4-bit inputs
 input cin, // Carry input
 output [3:0] sum, // 4-bit sum output
 output cout // Carry output
);
 wire c1, c2, c3; // Internal wires for carries between full adders
 // Instantiate four full adders
 full_adder fa0 (
 .a(a[0]), .b(b[0]), .cin(cin), 
 .sum(sum[0]), .cout(c1)
 );
 full_adder fa1 (
 .a(a[1]), .b(b[1]), .cin(c1), 
 .sum(sum[1]), .cout(c2)
 );
 full_adder fa2 (
 .a(a[2]), .b(b[2]), .cin(c2), 
 .sum(sum[2]), .cout(c3)
 );
 full_adder fa3 (
 .a(a[3]), .b(b[3]), .cin(c3), 
 .sum(sum[3]), .cout(cout)
 );
endmodule
```
## RTL SCHEMATIC VIEW:
![image](https://github.com/ADITYA-205/BIT-RIPPLE-CARRY-ADDER/assets/169021938/5a24506d-4ec9-401f-86d7-60cf33980713)

## OUTPUT WAVEFORMS:
![image](https://github.com/ADITYA-205/BIT-RIPPLE-CARRY-ADDER/assets/169021938/06fcb4e5-34a2-4866-9421-019994f25c7b)



 
 
