module fsm(clk,rst,state,Ts,Tt);		//有限状态机
input clk,rst,Ts,Tt;
output [1:0] state;
reg [1:0] state,next_state;
parameter state0=2'b00,state1=2'b01,state2=2'b10,state3=2'b11;

always @(posedge clk or posedge rst)		//状态寄存器
begin
	if(rst) state<=state0;
	else state<=next_state;
end

always @(state or Ts or Tt or rst)
begin
	case(state)
	state0:begin
	if(rst) next_state<=state0;
	else next_state<=state1;
	end
	state1:begin
	if(Ts) next_state<=state2;
	else if(Tt) next_state<=state3;
	else next_state<=state1;
	end
	state2:begin
	if(rst) next_state<=state0;
	else next_state<=state2;
	end
	state3:begin
	if(rst) next_state<=state0;
	else next_state<=state3;
	end
endcase
end

endmodule

