/*
 *  Created by Moaz Omar
 *  Date: 2/15/2023
 *  Title: Embedded Software Intern @ ITI
 *  GitHub: https://github.com/moazomar16
 */

#ifndef MCAL_RCC_RCC_PRIVATE_H_
#define MCAL_RCC_RCC_PRIVATE_H_

/*
 * RCC registers
 *
 */
/*
 * rcc offsets
 */
/*
#define RCC_CR_Offset 					0x00
#define RCC_PLLCFGR_Offset 				0x04
#define RCC_CFGR_Offset 				0x08
#define RCC_CIR_Offset 					0x0C

#define RCC_AHB1RSTR_Offset 			0x10
#define RCC_AHB2RSTR_Offset 			0x14

#define RCC_APB1RSTR_Offset 			0x20
#define RCC_APB2RSTR_Offset 			0x24

#define RCC_AHB1ENR_Offset 				0x30
#define RCC_AHB2ENR_Offset 				0x34
#define RCC_APB1ENR_Offset 				0x40
#define RCC_APB2ENR_Offset 				0x44

#define RCC_AHB1LPENR_Offset 			0x50
#define RCC_AHB2LPENR_Offset 			0x54

#define RCC_APB1LPENR_Offset 			0x60
#define RCC_APB2LPENR_Offset 			0x64

#define RCC_BDCR_Offset 				0x70
#define RCC_CSR_Offset 					0x74
#define RCC_SSCGR_Offset 				0x80
#define RCC_PLLI2SCFGR_Offset 			0x84
#define RCC_DCKCFGR_Offset 				0x8C

*/
/* RCC Registers address */
/*
#define RCC_BASE  						0x4002 3800
*/
/*
#define RCC_CR				 *((vuint32_t *) ( RCC_BASE + RCC_CR_Offset ))
#define RCC_PLLCFGR			 *((vuint32_t *) ( RCC_BASE + RCC_PLLCFGR_Offset ))
#define RCC_CFGR			 *((vuint32_t *) ( RCC_BASE + RCC_CFGR_Offset ))
#define RCC_CIR				 *((vuint32_t *) ( RCC_BASE + RCC_CIR_Offset ))
#define RCC_AHB1RSTR	     *((vuint32_t *) ( RCC_BASE + RCC_AHB1RSTR_Offset ))
#define RCC_AHB2RSTR	     *((vuint32_t *) ( RCC_BASE + RCC_AHB2RSTR_Offset ))
#define RCC_APB1RSTR		 *((vuint32_t *) ( RCC_BASE + RCC_APB1RSTR_Offset ))
#define RCC_APB2RSTR		 *((vuint32_t *) ( RCC_BASE + RCC_APB2RSTR_Offset ))
#define RCC_AHB1ENR			 *((vuint32_t *) ( RCC_BASE + RCC_AHB1ENR_Offset ))
#define RCC_AHB2ENR			 *((vuint32_t *) ( RCC_BASE + RCC_AHB2ENR_Offset ))
#define RCC_APB1ENR			 *((vuint32_t *) ( RCC_BASE + RCC_APB1ENR_Offset ))
#define RCC_APB2ENR			 *((vuint32_t *) ( RCC_BASE + RCC_APB2ENR_Offset ))
#define RCC_AHB1LPENR		 *((vuint32_t *) ( RCC_BASE + RCC_AHB1LPENR_Offset ))
#define RCC_AHB2LPENR		 *((vuint32_t *) ( RCC_BASE + RCC_AHB2LPENR_Offset ))
#define RCC_APB1LPENR		 *((vuint32_t *) ( RCC_BASE + RCC_APB1LPENR_Offset ))
#define RCC_APB2LPENR		 *((vuint32_t *) ( RCC_BASE + RCC_APB2LPENR_Offset ))
#define RCC_BDCR			 *((vuint32_t *) ( RCC_BASE + RCC_BDCR_Offset ))
#define RCC_CSR				 *((vuint32_t *) ( RCC_BASE + RCC_CSR_Offset ))
#define RCC_SSCGR			 *((vuint32_t *) ( RCC_BASE + RCC_SSCGR_Offset ))
#define RCC_PLLI2SCFGR		 *((vuint32_t *) ( RCC_BASE + RCC_PLLI2SCFGR_Offset ))
#define RCC_DCKCFGR			 *((vuint32_t *) ( RCC_BASE + RCC_DCKCFGR_Offset ))

*/
#endif /* MCAL_RCC_RCC_PRIVATE_H_ */
