;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #402
	JMP @12, #200
	SUB @121, 103
	SPL 30, <-0
	MOV -507, <-20
	SUB @-127, 100
	MOV -507, <-20
	SUB @127, 106
	SUB @127, -106
	MOV -507, <-20
	SUB @121, 103
	SUB @0, @0
	SUB @-127, 100
	SUB 700, 600
	ADD -1, <-20
	SLT 130, 9
	CMP -207, <-120
	CMP -207, <-120
	SUB @127, -106
	MOV -507, <-20
	SPL <127, 106
	SUB @127, 106
	SUB 370, 60
	MOV -507, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB @127, 106
	SUB @-127, 100
	SUB @-127, 100
	SLT 130, 9
	MOV -7, <-20
	MOV -7, <-20
	SLT 130, 9
	SUB @-127, 100
	SUB @-27, 100
	ADD 130, @9
	CMP -207, <-120
	ADD 130, @9
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB @127, -106
	SUB @127, -106
	MOV -1, <-20
	CMP -207, <-120
	SUB @127, -106
	SUB @127, -106
	SUB @127, -106
