Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct  1 13:48:29 2024
| Host         : Laptop-Chanatpakorn running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (90)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (12)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (90)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: btnD (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: btnL (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: btnR (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: btnU (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.148        0.000                      0                    1        0.567        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.148        0.000                      0                    1        0.567        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.148ns  (required time - arrival time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.580ns (31.422%)  route 1.266ns (68.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.624     5.145    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           1.266     6.867    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X4Y18          LUT1 (Prop_lut1_I0_O)        0.124     6.991 r  genblk1[0].fDiv/clkDiv_i_1__0/O
                         net (fo=1, routed)           0.000     6.991    genblk1[0].fDiv/p_0_in
    SLICE_X4Y18          FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.507    14.848    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)        0.029    15.139    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  8.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.274%)  route 0.472ns (71.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.586     1.469    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.472     2.082    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X4Y18          LUT1 (Prop_lut1_I0_O)        0.045     2.127 r  genblk1[0].fDiv/clkDiv_i_1__0/O
                         net (fo=1, routed)           0.000     2.127    genblk1[0].fDiv/p_0_in
    SLICE_X4Y18          FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.855     1.982    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.091     1.560    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.567    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    genblk1[0].fDiv/clkDiv_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.347ns  (logic 4.784ns (46.232%)  route 5.563ns (53.768%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.906     1.424    q7seg/ps[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I1_O)        0.152     1.576 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.887     2.462    q7seg/sel0[2]
    SLICE_X7Y14          LUT4 (Prop_lut4_I1_O)        0.376     2.838 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.771     6.609    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    10.347 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.347    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.157ns  (logic 4.547ns (44.771%)  route 5.609ns (55.229%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.906     1.424    q7seg/ps[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I1_O)        0.152     1.576 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.887     2.462    q7seg/sel0[2]
    SLICE_X7Y14          LUT4 (Prop_lut4_I1_O)        0.348     2.810 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.817     6.627    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.157 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.157    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.022ns  (logic 4.761ns (47.504%)  route 5.261ns (52.496%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.906     1.424    q7seg/ps[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I1_O)        0.152     1.576 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.661     2.236    q7seg/sel0[2]
    SLICE_X7Y14          LUT4 (Prop_lut4_I1_O)        0.377     2.613 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.695     6.308    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    10.022 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.022    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.964ns  (logic 4.553ns (45.697%)  route 5.411ns (54.303%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.906     1.424    q7seg/ps[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I1_O)        0.152     1.576 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.886     2.461    q7seg/sel0[2]
    SLICE_X7Y14          LUT4 (Prop_lut4_I3_O)        0.348     2.809 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.619     6.429    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.964 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.964    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.957ns  (logic 4.785ns (48.063%)  route 5.171ns (51.937%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.906     1.424    q7seg/ps[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I1_O)        0.152     1.576 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.886     2.461    q7seg/sel0[2]
    SLICE_X7Y14          LUT4 (Prop_lut4_I2_O)        0.376     2.837 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.380     6.217    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739     9.957 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.957    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.717ns  (logic 4.522ns (46.541%)  route 5.195ns (53.459%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.906     1.424    q7seg/ps[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I1_O)        0.152     1.576 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.661     2.236    q7seg/sel0[2]
    SLICE_X7Y14          LUT4 (Prop_lut4_I1_O)        0.348     2.584 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.628     6.213    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.717 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.717    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.159ns  (logic 4.533ns (49.492%)  route 4.626ns (50.508%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.717     1.195    q7seg/ps[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.321     1.516 r  q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.909     5.425    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.734     9.159 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.159    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.051ns  (logic 4.395ns (48.560%)  route 4.656ns (51.440%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.916     1.434    q7seg/ps[0]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.150     1.584 r  q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.740     5.324    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727     9.051 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.051    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.925ns  (logic 4.141ns (46.401%)  route 4.783ns (53.599%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.916     1.434    q7seg/ps[0]
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124     1.558 r  q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.868     5.425    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.925 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.925    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.809ns  (logic 4.538ns (51.517%)  route 4.271ns (48.483%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.906     1.424    q7seg/ps[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I1_O)        0.152     1.576 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.513     2.089    q7seg/sel0[2]
    SLICE_X7Y14          LUT4 (Prop_lut4_I2_O)        0.348     2.437 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.852     5.289    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.809 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.809    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[12].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[12].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  genblk1[12].fDiv/clkDiv_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[12].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[12].fDiv/clkDiv_reg_0
    SLICE_X5Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[12].fDiv/clkDiv_i_1__12/O
                         net (fo=1, routed)           0.000     0.354    genblk1[12].fDiv/clkDiv_i_1__12_n_0
    SLICE_X5Y19          FDRE                                         r  genblk1[12].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[13].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[13].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE                         0.000     0.000 r  genblk1[13].fDiv/clkDiv_reg/C
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[13].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[13].fDiv/clkDiv_reg_0
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[13].fDiv/clkDiv_i_1__13/O
                         net (fo=1, routed)           0.000     0.354    genblk1[13].fDiv/clkDiv_i_1__13_n_0
    SLICE_X5Y18          FDRE                                         r  genblk1[13].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[14].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[14].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE                         0.000     0.000 r  genblk1[14].fDiv/clkDiv_reg/C
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[14].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[14].fDiv/clkDiv_reg_0
    SLICE_X5Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[14].fDiv/clkDiv_i_1__14/O
                         net (fo=1, routed)           0.000     0.354    genblk1[14].fDiv/clkDiv_i_1__14_n_0
    SLICE_X5Y17          FDRE                                         r  genblk1[14].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[3].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[3].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  genblk1[3].fDiv/clkDiv_reg/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[3].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[3].fDiv/clkDiv_reg_0
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[3].fDiv/clkDiv_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    genblk1[3].fDiv/clkDiv_i_1__3_n_0
    SLICE_X1Y18          FDRE                                         r  genblk1[3].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[4].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  genblk1[4].fDiv/clkDiv_reg/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[4].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[4].fDiv/clkDiv_reg_0
    SLICE_X1Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[4].fDiv/clkDiv_i_1__4/O
                         net (fo=1, routed)           0.000     0.354    genblk1[4].fDiv/clkDiv_i_1__4_n_0
    SLICE_X1Y17          FDRE                                         r  genblk1[4].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[5].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  genblk1[5].fDiv/clkDiv_reg/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[5].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[5].fDiv/clkDiv_reg_0
    SLICE_X1Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[5].fDiv/clkDiv_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    genblk1[5].fDiv/clkDiv_i_1__5_n_0
    SLICE_X1Y16          FDRE                                         r  genblk1[5].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[7].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[7].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE                         0.000     0.000 r  genblk1[7].fDiv/clkDiv_reg/C
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[7].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[7].fDiv/clkDiv_reg_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[7].fDiv/clkDiv_i_1__7/O
                         net (fo=1, routed)           0.000     0.354    genblk1[7].fDiv/clkDiv_i_1__7_n_0
    SLICE_X3Y16          FDRE                                         r  genblk1[7].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[10].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[10].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE                         0.000     0.000 r  genblk1[10].fDiv/clkDiv_reg/C
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[10].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[10].fDiv/clkDiv_reg_0
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[10].fDiv/clkDiv_i_1__10/O
                         net (fo=1, routed)           0.000     0.371    genblk1[10].fDiv/clkDiv_i_1__10_n_0
    SLICE_X4Y20          FDRE                                         r  genblk1[10].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[17].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[17].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  genblk1[17].fDiv/clkDiv_reg/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[17].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[17].fDiv/clkDiv_reg_0
    SLICE_X4Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[17].fDiv/clkDiv_i_1__17/O
                         net (fo=1, routed)           0.000     0.371    genblk1[17].fDiv/clkDiv_i_1__17_n_0
    SLICE_X4Y15          FDRE                                         r  genblk1[17].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[8].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[8].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE                         0.000     0.000 r  genblk1[8].fDiv/clkDiv_reg/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[8].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[8].fDiv/clkDiv_reg_0
    SLICE_X4Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[8].fDiv/clkDiv_i_1__8/O
                         net (fo=1, routed)           0.000     0.371    genblk1[8].fDiv/clkDiv_i_1__8_n_0
    SLICE_X4Y16          FDRE                                         r  genblk1[8].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





