Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 20 00:36:02 2023
| Host         : Senku running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |           10 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------+-------------------------------+------------------+----------------+--------------+
|            Clock Signal            |  Enable Signal  |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+-----------------+-------------------------------+------------------+----------------+--------------+
|  clk_wiz_0_inst/U0/clk_out1        |                 | vga_driver/hsync0             |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/U0/clk_out1        |                 | vga_driver/vsync0             |                1 |              1 |         1.00 |
|  clk_in_IBUF_BUFG                  |                 |                               |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/U0/clk_out1        | vga_driver/eqOp |                               |                1 |              2 |         2.00 |
|  vga_driver/res__0                 |                 |                               |                1 |              2 |         2.00 |
|  clk_wiz_0_inst/U0/clk_out1        | vga_driver/eqOp | vga_driver/v_cnt0             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/U0/clk_out1        |                 | vga_driver/red_out[3]_i_1_n_0 |                5 |             10 |         2.00 |
|  clk_wiz_0_inst/U0/clk_out1        |                 | vga_driver/clear              |                3 |             11 |         3.67 |
|  my_gpu/wh1/x_norm_reg[10]_i_2_n_0 |                 |                               |                4 |             11 |         2.75 |
|  vga_driver/x_norm__0              |                 |                               |               10 |             20 |         2.00 |
|  clk_wiz_0_inst/U0/clk_out1        |                 |                               |               10 |             23 |         2.30 |
+------------------------------------+-----------------+-------------------------------+------------------+----------------+--------------+


