

================================================================
== Vivado HLS Report for 'Thresholding_Batch'
================================================================
* Date:           Sat Jan 30 13:15:49 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_Thresholding_Batch_2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.734 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50179|    50179| 0.502 ms | 0.502 ms |  50179|  50179|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    50177|    50177|         3|          1|          1|  50176|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i17]* @threshs_m_thresholds_8, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 6 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i17]* @threshs_m_thresholds_9, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i17]* @threshs_m_thresholds_10, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 8 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i17]* @threshs_m_thresholds_11, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 9 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i17]* @threshs_m_thresholds, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 10 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i17]* @threshs_m_thresholds_1, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 11 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i17]* @threshs_m_thresholds_2, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 12 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i17]* @threshs_m_thresholds_3, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 13 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i18]* @threshs_m_thresholds_4, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 14 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i18]* @threshs_m_thresholds_5, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 15 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i18]* @threshs_m_thresholds_6, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 16 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i18]* @threshs_m_thresholds_7, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 17 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i18]* @threshs_m_thresholds_12, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 18 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i18]* @threshs_m_thresholds_13, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 19 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [/workspace/finn-hlslib/activations.hpp:221]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.72>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%nf_assign = phi i32 [ 0, %0 ], [ %nf_1, %hls_label_0 ]"   --->   Operation 23 'phi' 'nf_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_0 = phi i16 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 24 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.42ns)   --->   "%icmp_ln221 = icmp eq i16 %i_0, -15360" [/workspace/finn-hlslib/activations.hpp:221]   --->   Operation 25 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50176, i64 50176, i64 50176)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.07ns)   --->   "%i = add i16 %i_0, 1" [/workspace/finn-hlslib/activations.hpp:221]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln221, label %2, label %hls_label_0" [/workspace/finn-hlslib/activations.hpp:221]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %in_V_V)" [/workspace/finn-hlslib/activations.hpp:226]   --->   Operation 29 'read' 'tmp_V_1' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i32 %nf_assign to i64" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 30 'zext' 'zext_ln142' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_14 = getelementptr [64 x i18]* @threshs_m_thresholds_13, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 31 'getelementptr' 'threshs_m_thresholds_14' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_15 = load i18* %threshs_m_thresholds_14, align 8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 32 'load' 'threshs_m_thresholds_15' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_16 = getelementptr [64 x i18]* @threshs_m_thresholds_12, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 33 'getelementptr' 'threshs_m_thresholds_16' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_17 = load i18* %threshs_m_thresholds_16, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 34 'load' 'threshs_m_thresholds_17' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_18 = getelementptr [64 x i18]* @threshs_m_thresholds_7, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 35 'getelementptr' 'threshs_m_thresholds_18' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_19 = load i18* %threshs_m_thresholds_18, align 8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 36 'load' 'threshs_m_thresholds_19' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_20 = getelementptr [64 x i18]* @threshs_m_thresholds_6, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 37 'getelementptr' 'threshs_m_thresholds_20' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_21 = load i18* %threshs_m_thresholds_20, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 38 'load' 'threshs_m_thresholds_21' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_22 = getelementptr [64 x i18]* @threshs_m_thresholds_5, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 39 'getelementptr' 'threshs_m_thresholds_22' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_23 = load i18* %threshs_m_thresholds_22, align 8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 40 'load' 'threshs_m_thresholds_23' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_24 = getelementptr [64 x i18]* @threshs_m_thresholds_4, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 41 'getelementptr' 'threshs_m_thresholds_24' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_25 = load i18* %threshs_m_thresholds_24, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 42 'load' 'threshs_m_thresholds_25' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_26 = getelementptr [64 x i17]* @threshs_m_thresholds_3, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 43 'getelementptr' 'threshs_m_thresholds_26' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_27 = load i17* %threshs_m_thresholds_26, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 44 'load' 'threshs_m_thresholds_27' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_28 = getelementptr [64 x i17]* @threshs_m_thresholds_2, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 45 'getelementptr' 'threshs_m_thresholds_28' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_29 = load i17* %threshs_m_thresholds_28, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 46 'load' 'threshs_m_thresholds_29' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_30 = getelementptr [64 x i17]* @threshs_m_thresholds_1, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 47 'getelementptr' 'threshs_m_thresholds_30' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_31 = load i17* %threshs_m_thresholds_30, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 48 'load' 'threshs_m_thresholds_31' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_32 = getelementptr [64 x i17]* @threshs_m_thresholds, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 49 'getelementptr' 'threshs_m_thresholds_32' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_33 = load i17* %threshs_m_thresholds_32, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 50 'load' 'threshs_m_thresholds_33' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_34 = getelementptr [64 x i17]* @threshs_m_thresholds_11, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 51 'getelementptr' 'threshs_m_thresholds_34' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_35 = load i17* %threshs_m_thresholds_34, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 52 'load' 'threshs_m_thresholds_35' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_36 = getelementptr [64 x i17]* @threshs_m_thresholds_10, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 53 'getelementptr' 'threshs_m_thresholds_36' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_37 = load i17* %threshs_m_thresholds_36, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 54 'load' 'threshs_m_thresholds_37' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_38 = getelementptr [64 x i17]* @threshs_m_thresholds_9, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 55 'getelementptr' 'threshs_m_thresholds_38' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_39 = load i17* %threshs_m_thresholds_38, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 56 'load' 'threshs_m_thresholds_39' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_40 = getelementptr [64 x i17]* @threshs_m_thresholds_8, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 57 'getelementptr' 'threshs_m_thresholds_40' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_41 = load i17* %threshs_m_thresholds_40, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 58 'load' 'threshs_m_thresholds_41' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_2 : Operation 59 [1/1] (2.55ns)   --->   "%nf = add i32 %nf_assign, 1" [/workspace/finn-hlslib/activations.hpp:235]   --->   Operation 59 'add' 'nf' <Predicate = (!icmp_ln221)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln235 = icmp eq i32 %nf, 64" [/workspace/finn-hlslib/activations.hpp:235]   --->   Operation 60 'icmp' 'icmp_ln235' <Predicate = (!icmp_ln221)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.69ns)   --->   "%nf_1 = select i1 %icmp_ln235, i32 0, i32 %nf" [/workspace/finn-hlslib/activations.hpp:235]   --->   Operation 61 'select' 'nf_1' <Predicate = (!icmp_ln221)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.73>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i16 %tmp_V_1 to i18" [/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 62 'sext' 'sext_ln68' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i16 %tmp_V_1 to i17" [/workspace/finn-hlslib/activations.hpp:137->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 63 'sext' 'sext_ln137' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_15 = load i18* %threshs_m_thresholds_14, align 8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 64 'load' 'threshs_m_thresholds_15' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_3 : Operation 65 [1/1] (2.43ns)   --->   "%icmp_ln899 = icmp slt i18 %sext_ln68, %threshs_m_thresholds_15" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 65 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln221)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_17 = load i18* %threshs_m_thresholds_16, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 66 'load' 'threshs_m_thresholds_17' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_3 : Operation 67 [1/1] (2.43ns)   --->   "%icmp_ln899_1 = icmp slt i18 %sext_ln68, %threshs_m_thresholds_17" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 67 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln221)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_19 = load i18* %threshs_m_thresholds_18, align 8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 68 'load' 'threshs_m_thresholds_19' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_3 : Operation 69 [1/1] (2.43ns)   --->   "%icmp_ln899_2 = icmp slt i18 %sext_ln68, %threshs_m_thresholds_19" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 69 'icmp' 'icmp_ln899_2' <Predicate = (!icmp_ln221)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_21 = load i18* %threshs_m_thresholds_20, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 70 'load' 'threshs_m_thresholds_21' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_3 : Operation 71 [1/1] (2.43ns)   --->   "%icmp_ln899_3 = icmp slt i18 %sext_ln68, %threshs_m_thresholds_21" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 71 'icmp' 'icmp_ln899_3' <Predicate = (!icmp_ln221)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_23 = load i18* %threshs_m_thresholds_22, align 8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 72 'load' 'threshs_m_thresholds_23' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_3 : Operation 73 [1/1] (2.43ns)   --->   "%icmp_ln899_4 = icmp slt i18 %sext_ln68, %threshs_m_thresholds_23" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 73 'icmp' 'icmp_ln899_4' <Predicate = (!icmp_ln221)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_25 = load i18* %threshs_m_thresholds_24, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 74 'load' 'threshs_m_thresholds_25' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_3 : Operation 75 [1/1] (2.43ns)   --->   "%icmp_ln899_5 = icmp slt i18 %sext_ln68, %threshs_m_thresholds_25" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 75 'icmp' 'icmp_ln899_5' <Predicate = (!icmp_ln221)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_27 = load i17* %threshs_m_thresholds_26, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 76 'load' 'threshs_m_thresholds_27' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_3 : Operation 77 [1/1] (2.43ns)   --->   "%icmp_ln899_6 = icmp slt i17 %sext_ln137, %threshs_m_thresholds_27" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 77 'icmp' 'icmp_ln899_6' <Predicate = (!icmp_ln221)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_29 = load i17* %threshs_m_thresholds_28, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 78 'load' 'threshs_m_thresholds_29' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_3 : Operation 79 [1/1] (2.43ns)   --->   "%icmp_ln899_7 = icmp slt i17 %sext_ln137, %threshs_m_thresholds_29" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 79 'icmp' 'icmp_ln899_7' <Predicate = (!icmp_ln221)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns)   --->   "%xor_ln899_7 = xor i1 %icmp_ln899_7, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 80 'xor' 'xor_ln899_7' <Predicate = (!icmp_ln221)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln142_7 = zext i1 %xor_ln899_7 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 81 'zext' 'zext_ln142_7' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 82 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_31 = load i17* %threshs_m_thresholds_30, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 82 'load' 'threshs_m_thresholds_31' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_3 : Operation 83 [1/1] (2.43ns)   --->   "%icmp_ln899_8 = icmp slt i17 %sext_ln137, %threshs_m_thresholds_31" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 83 'icmp' 'icmp_ln899_8' <Predicate = (!icmp_ln221)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.97ns)   --->   "%xor_ln899_8 = xor i1 %icmp_ln899_8, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 84 'xor' 'xor_ln899_8' <Predicate = (!icmp_ln221)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln142_8 = zext i1 %xor_ln899_8 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 85 'zext' 'zext_ln142_8' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 86 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_33 = load i17* %threshs_m_thresholds_32, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 86 'load' 'threshs_m_thresholds_33' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_3 : Operation 87 [1/1] (2.43ns)   --->   "%icmp_ln899_9 = icmp slt i17 %sext_ln137, %threshs_m_thresholds_33" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 87 'icmp' 'icmp_ln899_9' <Predicate = (!icmp_ln221)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.97ns)   --->   "%xor_ln899_9 = xor i1 %icmp_ln899_9, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 88 'xor' 'xor_ln899_9' <Predicate = (!icmp_ln221)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln142_9 = zext i1 %xor_ln899_9 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 89 'zext' 'zext_ln142_9' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 90 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_35 = load i17* %threshs_m_thresholds_34, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 90 'load' 'threshs_m_thresholds_35' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_3 : Operation 91 [1/1] (2.43ns)   --->   "%icmp_ln899_10 = icmp slt i17 %sext_ln137, %threshs_m_thresholds_35" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 91 'icmp' 'icmp_ln899_10' <Predicate = (!icmp_ln221)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_37 = load i17* %threshs_m_thresholds_36, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 92 'load' 'threshs_m_thresholds_37' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_3 : Operation 93 [1/1] (2.43ns)   --->   "%icmp_ln899_11 = icmp slt i17 %sext_ln137, %threshs_m_thresholds_37" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 93 'icmp' 'icmp_ln899_11' <Predicate = (!icmp_ln221)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_39 = load i17* %threshs_m_thresholds_38, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 94 'load' 'threshs_m_thresholds_39' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_3 : Operation 95 [1/1] (2.43ns)   --->   "%icmp_ln899_12 = icmp slt i17 %sext_ln137, %threshs_m_thresholds_39" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 95 'icmp' 'icmp_ln899_12' <Predicate = (!icmp_ln221)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_41 = load i17* %threshs_m_thresholds_40, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 96 'load' 'threshs_m_thresholds_41' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 17> <Depth = 64> <ROM>
ST_3 : Operation 97 [1/1] (2.43ns)   --->   "%icmp_ln899_13 = icmp slt i17 %sext_ln137, %threshs_m_thresholds_41" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 97 'icmp' 'icmp_ln899_13' <Predicate = (!icmp_ln221)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_6 = add i2 %zext_ln142_8, %zext_ln142_9" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 98 'add' 'add_ln700_6' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_7 = add i2 %add_ln700_6, %zext_ln142_7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 99 'add' 'add_ln700_7' <Predicate = (!icmp_ln221)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.57>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [/workspace/finn-hlslib/activations.hpp:222]   --->   Operation 100 'specregionbegin' 'tmp' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [/workspace/finn-hlslib/activations.hpp:223]   --->   Operation 101 'specpipeline' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_1)   --->   "%xor_ln899 = xor i1 %icmp_ln899, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 102 'xor' 'xor_ln899' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_1)   --->   "%select_ln700 = select i1 %xor_ln899, i4 -6, i4 -7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 103 'select' 'select_ln700' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%xor_ln899_1 = xor i1 %icmp_ln899_1, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 104 'xor' 'xor_ln899_1' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%zext_ln142_1 = zext i1 %xor_ln899_1 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 105 'zext' 'zext_ln142_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%xor_ln899_2 = xor i1 %icmp_ln899_2, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 106 'xor' 'xor_ln899_2' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%zext_ln142_2 = zext i1 %xor_ln899_2 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 107 'zext' 'zext_ln142_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_2)   --->   "%xor_ln899_3 = xor i1 %icmp_ln899_3, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 108 'xor' 'xor_ln899_3' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_2)   --->   "%zext_ln142_3 = zext i1 %xor_ln899_3 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 109 'zext' 'zext_ln142_3' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_2)   --->   "%xor_ln899_4 = xor i1 %icmp_ln899_4, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 110 'xor' 'xor_ln899_4' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_2)   --->   "%zext_ln142_4 = zext i1 %xor_ln899_4 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 111 'zext' 'zext_ln142_4' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_3)   --->   "%xor_ln899_5 = xor i1 %icmp_ln899_5, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 112 'xor' 'xor_ln899_5' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_3)   --->   "%zext_ln142_5 = zext i1 %xor_ln899_5 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 113 'zext' 'zext_ln142_5' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_3)   --->   "%xor_ln899_6 = xor i1 %icmp_ln899_6, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 114 'xor' 'xor_ln899_6' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_3)   --->   "%zext_ln142_6 = zext i1 %xor_ln899_6 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 115 'zext' 'zext_ln142_6' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_8)   --->   "%xor_ln899_10 = xor i1 %icmp_ln899_10, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 116 'xor' 'xor_ln899_10' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_8)   --->   "%zext_ln142_10 = zext i1 %xor_ln899_10 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 117 'zext' 'zext_ln142_10' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_8)   --->   "%xor_ln899_11 = xor i1 %icmp_ln899_11, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 118 'xor' 'xor_ln899_11' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_8)   --->   "%zext_ln142_11 = zext i1 %xor_ln899_11 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 119 'zext' 'zext_ln142_11' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_9)   --->   "%xor_ln899_12 = xor i1 %icmp_ln899_12, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 120 'xor' 'xor_ln899_12' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_9)   --->   "%zext_ln142_12 = zext i1 %xor_ln899_12 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 121 'zext' 'zext_ln142_12' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_9)   --->   "%xor_ln899_13 = xor i1 %icmp_ln899_13, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 122 'xor' 'xor_ln899_13' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_9)   --->   "%zext_ln700 = zext i1 %xor_ln899_13 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 123 'zext' 'zext_ln700' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700 = add i2 %zext_ln142_1, %zext_ln142_2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 124 'add' 'add_ln700' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_1)   --->   "%zext_ln700_1 = zext i2 %add_ln700 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 125 'zext' 'zext_ln700_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln700_1 = add i4 %zext_ln700_1, %select_ln700" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 126 'add' 'add_ln700_1' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_2 = add i2 %zext_ln142_3, %zext_ln142_4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 127 'add' 'add_ln700_2' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i2 %add_ln700_2 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 128 'zext' 'zext_ln700_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_3 = add i2 %zext_ln142_5, %zext_ln142_6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 129 'add' 'add_ln700_3' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln700_3 = zext i2 %add_ln700_3 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 130 'zext' 'zext_ln700_3' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.56ns)   --->   "%add_ln700_4 = add i3 %zext_ln700_3, %zext_ln700_2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 131 'add' 'add_ln700_4' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln700_4 = zext i3 %add_ln700_4 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 132 'zext' 'zext_ln700_4' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_5 = add i4 %zext_ln700_4, %add_ln700_1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 133 'add' 'add_ln700_5' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln700_5 = zext i2 %add_ln700_7 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 134 'zext' 'zext_ln700_5' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_8 = add i2 %zext_ln142_10, %zext_ln142_11" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 135 'add' 'add_ln700_8' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln700_6 = zext i2 %add_ln700_8 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 136 'zext' 'zext_ln700_6' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_9 = add i2 %zext_ln142_12, %zext_ln700" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 137 'add' 'add_ln700_9' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln700_7 = zext i2 %add_ln700_9 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 138 'zext' 'zext_ln700_7' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_10 = add i3 %zext_ln700_7, %zext_ln700_6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 139 'add' 'add_ln700_10' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln700_11 = add i3 %add_ln700_10, %zext_ln700_5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 140 'add' 'add_ln700_11' <Predicate = (!icmp_ln221)> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln700_8 = zext i3 %add_ln700_11 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 141 'zext' 'zext_ln700_8' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%tmp_V = add i4 %zext_ln700_8, %add_ln700_5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 142 'add' 'tmp_V' <Predicate = (!icmp_ln221)> <Delay = 3.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i4 %tmp_V to i8" [/workspace/finn-hlslib/activations.hpp:234]   --->   Operation 143 'zext' 'zext_ln182' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_V_V, i8 %zext_ln182)" [/workspace/finn-hlslib/activations.hpp:234]   --->   Operation 144 'write' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)" [/workspace/finn-hlslib/activations.hpp:239]   --->   Operation 145 'specregionend' 'empty_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "br label %1" [/workspace/finn-hlslib/activations.hpp:221]   --->   Operation 146 'br' <Predicate = (!icmp_ln221)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/activations.hpp:240]   --->   Operation 147 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('nf') with incoming values : ('nf', /workspace/finn-hlslib/activations.hpp:235) [49]  (1.77 ns)

 <State 2>: 5.72ns
The critical path consists of the following:
	'phi' operation ('nf') with incoming values : ('nf', /workspace/finn-hlslib/activations.hpp:235) [49]  (0 ns)
	'add' operation ('nf', /workspace/finn-hlslib/activations.hpp:235) [155]  (2.55 ns)
	'icmp' operation ('icmp_ln235', /workspace/finn-hlslib/activations.hpp:235) [156]  (2.47 ns)
	'select' operation ('nf', /workspace/finn-hlslib/activations.hpp:235) [157]  (0.698 ns)

 <State 3>: 8.73ns
The critical path consists of the following:
	'load' operation ('__x.V', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) on array 'threshs_m_thresholds_2' [98]  (3.25 ns)
	'icmp' operation ('icmp_ln899_7', /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [99]  (2.43 ns)
	'xor' operation ('xor_ln899_7', /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [100]  (0.978 ns)
	'add' operation ('add_ln700_7', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [143]  (2.07 ns)

 <State 4>: 7.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln899_10', /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [115]  (0 ns)
	'add' operation ('add_ln700_8', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [145]  (1.56 ns)
	'add' operation ('add_ln700_10', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [149]  (0 ns)
	'add' operation ('add_ln700_11', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [150]  (2.69 ns)
	'add' operation ('tmp.V', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [152]  (3.32 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
