{"vcs1":{"timestamp_begin":1678943813.480929685, "rt":0.39, "ut":0.15, "st":0.11}}
{"vcselab":{"timestamp_begin":1678943813.931828473, "rt":0.37, "ut":0.19, "st":0.08}}
{"link":{"timestamp_begin":1678943814.349685220, "rt":0.20, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678943813.213543668}
{"VCS_COMP_START_TIME": 1678943813.213543668}
{"VCS_COMP_END_TIME": 1678943814.625114296}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 339028}}
{"stitch_vcselab": {"peak_mem": 239040}}
