

================================================================
== Vivado HLS Report for 'load_input'
================================================================
* Date:           Thu Mar 31 15:01:33 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Conv1d
* Solution:       solution1_base
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      631|      631| 6.310 us | 6.310 us |  631|  631|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      629|      629|        23|          1|          1|   608|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 23, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 25 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size)"   --->   Operation 26 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p)"   --->   Operation 27 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n)"   --->   Operation 28 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %in_V_offset)"   --->   Operation 29 'read' 'in_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V, [6 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [3 x i8]* @p_str15, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.89ns)   --->   "%add_ln14 = add nsw i32 %size_read, 1" [Conv1d/conv1d.cpp:14]   --->   Operation 31 'add' 'add_ln14' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.89ns)   --->   "%add_ln13 = add i32 %p_read, -1" [Conv1d/conv1d.cpp:13]   --->   Operation 32 'add' 'add_ln13' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i32 %add_ln13 to i33" [Conv1d/conv1d.cpp:13]   --->   Operation 33 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i31 %in_V_offset_read to i34" [Conv1d/conv1d.cpp:9]   --->   Operation 34 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "br label %.preheader" [Conv1d/conv1d.cpp:9]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln9_2, %hls_label_0_end ]" [Conv1d/conv1d.cpp:9]   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%nn_0 = phi i3 [ 0, %0 ], [ %select_ln9_1, %hls_label_0_end ]" [Conv1d/conv1d.cpp:9]   --->   Operation 37 'phi' 'nn_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%pp_0 = phi i8 [ 0, %0 ], [ %pp, %hls_label_0_end ]"   --->   Operation 38 'phi' 'pp_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.94ns)   --->   "%icmp_ln9 = icmp eq i10 %indvar_flatten, -416" [Conv1d/conv1d.cpp:9]   --->   Operation 39 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.41ns)   --->   "%add_ln9_2 = add i10 %indvar_flatten, 1" [Conv1d/conv1d.cpp:9]   --->   Operation 40 'add' 'add_ln9_2' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %1, label %hls_label_0_begin" [Conv1d/conv1d.cpp:9]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [14/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 42 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.49>
ST_3 : Operation 43 [13/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 43 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.49>
ST_4 : Operation 44 [12/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 44 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.49>
ST_5 : Operation 45 [11/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 45 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.49>
ST_6 : Operation 46 [10/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 46 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.49>
ST_7 : Operation 47 [9/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 47 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.49>
ST_8 : Operation 48 [8/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 48 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.49>
ST_9 : Operation 49 [7/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 49 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.49>
ST_10 : Operation 50 [6/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 50 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.49>
ST_11 : Operation 51 [5/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 51 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.49>
ST_12 : Operation 52 [4/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 52 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.62>
ST_13 : Operation 53 [1/1] (1.31ns)   --->   "%icmp_ln10 = icmp eq i8 %pp_0, -104" [Conv1d/conv1d.cpp:10]   --->   Operation 53 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln9)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 54 [1/1] (0.44ns)   --->   "%select_ln9 = select i1 %icmp_ln10, i8 0, i8 %pp_0" [Conv1d/conv1d.cpp:9]   --->   Operation 54 'select' 'select_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 55 [1/1] (0.76ns)   --->   "%add_ln9_3 = add i3 1, %nn_0" [Conv1d/conv1d.cpp:9]   --->   Operation 55 'add' 'add_ln9_3' <Predicate = (!icmp_ln9)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 56 [1/1] (0.79ns)   --->   "%select_ln9_1 = select i1 %icmp_ln10, i3 %add_ln9_3, i3 %nn_0" [Conv1d/conv1d.cpp:9]   --->   Operation 56 'select' 'select_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i3 %select_ln9_1 to i32" [Conv1d/conv1d.cpp:9]   --->   Operation 57 'zext' 'zext_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (1.89ns)   --->   "%add_ln9 = add i32 %zext_ln9, %n_read" [Conv1d/conv1d.cpp:9]   --->   Operation 58 'add' 'add_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i3 %select_ln9_1 to i2" [Conv1d/conv1d.cpp:9]   --->   Operation 59 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i8 %select_ln9 to i32" [Conv1d/conv1d.cpp:10]   --->   Operation 60 'zext' 'zext_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 61 [3/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 61 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 62 [1/1] (1.89ns)   --->   "%add_ln14_1 = add nsw i32 %zext_ln10, %p_read" [Conv1d/conv1d.cpp:14]   --->   Operation 62 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 63 [1/1] (1.96ns)   --->   "%icmp_ln14 = icmp sgt i32 %add_ln14_1, 0" [Conv1d/conv1d.cpp:14]   --->   Operation 63 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 64 [1/1] (1.96ns)   --->   "%icmp_ln14_1 = icmp slt i32 %add_ln14_1, %add_ln14" [Conv1d/conv1d.cpp:14]   --->   Operation 64 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 65 [1/1] (0.96ns)   --->   "switch i2 %trunc_ln9, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [Conv1d/conv1d.cpp:15]   --->   Operation 65 'switch' <Predicate = true> <Delay = 0.96>
ST_13 : Operation 66 [1/1] (1.30ns)   --->   "%pp = add i8 %select_ln9, 1" [Conv1d/conv1d.cpp:10]   --->   Operation 66 'add' 'pp' <Predicate = (!icmp_ln9)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 67 [1/1] (7.05ns)   --->   "%mul_ln9 = mul i32 %add_ln9, %size_read" [Conv1d/conv1d.cpp:9]   --->   Operation 67 'mul' 'mul_ln9' <Predicate = (!icmp_ln9)> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 68 [2/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 68 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.12>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i32 %mul_ln9 to i33" [Conv1d/conv1d.cpp:9]   --->   Operation 69 'sext' 'sext_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 70 [1/1] (1.89ns)   --->   "%add_ln9_1 = add i33 %sext_ln9, %sext_ln13" [Conv1d/conv1d.cpp:9]   --->   Operation 70 'add' 'add_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i33 %add_ln9_1 to i34" [Conv1d/conv1d.cpp:10]   --->   Operation 71 'sext' 'sext_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 72 [1/1] (1.92ns)   --->   "%add_ln13_1 = add i34 %zext_ln9_1, %sext_ln10" [Conv1d/conv1d.cpp:13]   --->   Operation 72 'add' 'add_ln13_1' <Predicate = (!icmp_ln9)> <Delay = 1.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i34 %add_ln13_1 to i64" [Conv1d/conv1d.cpp:13]   --->   Operation 73 'sext' 'sext_ln13_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "%in_V_addr = getelementptr i16* %in_V, i64 %sext_ln13_1" [Conv1d/conv1d.cpp:13]   --->   Operation 74 'getelementptr' 'in_V_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 75 [1/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 75 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 76 [1/1] (1.62ns)   --->   "%empty_11 = icmp eq i10 %empty_10, 0" [Conv1d/conv1d.cpp:9]   --->   Operation 76 'icmp' 'empty_11' <Predicate = (!icmp_ln9)> <Delay = 1.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %empty_11, label %ReqBB, label %BurstBB" [Conv1d/conv1d.cpp:9]   --->   Operation 77 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 78 [7/7] (8.75ns)   --->   "%in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)" [Conv1d/conv1d.cpp:13]   --->   Operation 78 'readreq' 'in_V_addr_1_rd_req' <Predicate = (empty_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 79 [6/7] (8.75ns)   --->   "%in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)" [Conv1d/conv1d.cpp:13]   --->   Operation 79 'readreq' 'in_V_addr_1_rd_req' <Predicate = (empty_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 80 [5/7] (8.75ns)   --->   "%in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)" [Conv1d/conv1d.cpp:13]   --->   Operation 80 'readreq' 'in_V_addr_1_rd_req' <Predicate = (empty_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 81 [4/7] (8.75ns)   --->   "%in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)" [Conv1d/conv1d.cpp:13]   --->   Operation 81 'readreq' 'in_V_addr_1_rd_req' <Predicate = (empty_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 82 [3/7] (8.75ns)   --->   "%in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)" [Conv1d/conv1d.cpp:13]   --->   Operation 82 'readreq' 'in_V_addr_1_rd_req' <Predicate = (empty_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 83 [2/7] (8.75ns)   --->   "%in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)" [Conv1d/conv1d.cpp:13]   --->   Operation 83 'readreq' 'in_V_addr_1_rd_req' <Predicate = (empty_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 84 [1/7] (8.75ns)   --->   "%in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)" [Conv1d/conv1d.cpp:13]   --->   Operation 84 'readreq' 'in_V_addr_1_rd_req' <Predicate = (empty_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 85 [1/1] (8.75ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in_V_addr)" [Conv1d/conv1d.cpp:13]   --->   Operation 85 'read' 'tmp_V' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 3.57>
ST_24 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 608, i64 608, i64 608)"   --->   Operation 86 'speclooptripcount' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 87 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [Conv1d/conv1d.cpp:10]   --->   Operation 87 'specregionbegin' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:11]   --->   Operation 88 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 89 [1/1] (0.00ns)   --->   "br label %BurstBB"   --->   Operation 89 'br' <Predicate = (empty_11)> <Delay = 0.00>
ST_24 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_195)   --->   "%and_ln14 = and i1 %icmp_ln14, %icmp_ln14_1" [Conv1d/conv1d.cpp:14]   --->   Operation 90 'and' 'and_ln14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i8 %select_ln9 to i64" [Conv1d/conv1d.cpp:15]   --->   Operation 91 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 92 [1/1] (0.00ns)   --->   "%buff_in_0_V_addr = getelementptr [152 x i16]* %buff_in_0_V, i64 0, i64 %zext_ln15" [Conv1d/conv1d.cpp:15]   --->   Operation 92 'getelementptr' 'buff_in_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 93 [1/1] (0.00ns)   --->   "%buff_in_1_V_addr = getelementptr [152 x i16]* %buff_in_1_V, i64 0, i64 %zext_ln15" [Conv1d/conv1d.cpp:15]   --->   Operation 93 'getelementptr' 'buff_in_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 94 [1/1] (0.00ns)   --->   "%buff_in_2_V_addr = getelementptr [152 x i16]* %buff_in_2_V, i64 0, i64 %zext_ln15" [Conv1d/conv1d.cpp:15]   --->   Operation 94 'getelementptr' 'buff_in_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 95 [1/1] (0.00ns)   --->   "%buff_in_3_V_addr = getelementptr [152 x i16]* %buff_in_3_V, i64 0, i64 %zext_ln15" [Conv1d/conv1d.cpp:15]   --->   Operation 95 'getelementptr' 'buff_in_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 96 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_V_195 = select i1 %and_ln14, i16 %tmp_V, i16 0" [Conv1d/conv1d.cpp:14]   --->   Operation 96 'select' 'tmp_V_195' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 97 [1/1] (2.77ns)   --->   "store i16 %tmp_V_195, i16* %buff_in_2_V_addr, align 2" [Conv1d/conv1d.cpp:15]   --->   Operation 97 'store' <Predicate = (trunc_ln9 == 2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 152> <RAM>
ST_24 : Operation 98 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [Conv1d/conv1d.cpp:15]   --->   Operation 98 'br' <Predicate = (trunc_ln9 == 2)> <Delay = 0.00>
ST_24 : Operation 99 [1/1] (2.77ns)   --->   "store i16 %tmp_V_195, i16* %buff_in_1_V_addr, align 2" [Conv1d/conv1d.cpp:15]   --->   Operation 99 'store' <Predicate = (trunc_ln9 == 1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 152> <RAM>
ST_24 : Operation 100 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [Conv1d/conv1d.cpp:15]   --->   Operation 100 'br' <Predicate = (trunc_ln9 == 1)> <Delay = 0.00>
ST_24 : Operation 101 [1/1] (2.77ns)   --->   "store i16 %tmp_V_195, i16* %buff_in_0_V_addr, align 2" [Conv1d/conv1d.cpp:15]   --->   Operation 101 'store' <Predicate = (trunc_ln9 == 0)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 152> <RAM>
ST_24 : Operation 102 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [Conv1d/conv1d.cpp:15]   --->   Operation 102 'br' <Predicate = (trunc_ln9 == 0)> <Delay = 0.00>
ST_24 : Operation 103 [1/1] (2.77ns)   --->   "store i16 %tmp_V_195, i16* %buff_in_3_V_addr, align 2" [Conv1d/conv1d.cpp:15]   --->   Operation 103 'store' <Predicate = (trunc_ln9 == 3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 152> <RAM>
ST_24 : Operation 104 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [Conv1d/conv1d.cpp:15]   --->   Operation 104 'br' <Predicate = (trunc_ln9 == 3)> <Delay = 0.00>
ST_24 : Operation 105 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [Conv1d/conv1d.cpp:18]   --->   Operation 105 'specregionend' 'empty' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader" [Conv1d/conv1d.cpp:10]   --->   Operation 106 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 25 <SV = 2> <Delay = 0.00>
ST_25 : Operation 107 [1/1] (0.00ns)   --->   "ret void" [Conv1d/conv1d.cpp:19]   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff_in_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buff_in_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buff_in_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buff_in_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read             (read             ) [ 00111111111111111111111110]
p_read                (read             ) [ 00111111111111111111111110]
n_read                (read             ) [ 00111111111111111111111110]
in_V_offset_read      (read             ) [ 00000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000]
add_ln14              (add              ) [ 00111111111111111111111110]
add_ln13              (add              ) [ 00000000000000000000000000]
sext_ln13             (sext             ) [ 00111111111111111111111110]
zext_ln9_1            (zext             ) [ 00111111111111111111111110]
br_ln9                (br               ) [ 01111111111111111111111110]
indvar_flatten        (phi              ) [ 00111111111111110000000000]
nn_0                  (phi              ) [ 00111111111111000000000000]
pp_0                  (phi              ) [ 00111111111111000000000000]
icmp_ln9              (icmp             ) [ 00111111111111111111111110]
add_ln9_2             (add              ) [ 01111111111111111111111110]
br_ln9                (br               ) [ 00000000000000000000000000]
icmp_ln10             (icmp             ) [ 00000000000000000000000000]
select_ln9            (select           ) [ 00100000000000111111111110]
add_ln9_3             (add              ) [ 00000000000000000000000000]
select_ln9_1          (select           ) [ 01100000000000111111111110]
zext_ln9              (zext             ) [ 00000000000000000000000000]
add_ln9               (add              ) [ 00100000000000100000000000]
trunc_ln9             (trunc            ) [ 00100000000000111111111110]
zext_ln10             (zext             ) [ 00000000000000000000000000]
add_ln14_1            (add              ) [ 00000000000000000000000000]
icmp_ln14             (icmp             ) [ 00100000000000111111111110]
icmp_ln14_1           (icmp             ) [ 00100000000000111111111110]
switch_ln15           (switch           ) [ 00000000000000000000000000]
pp                    (add              ) [ 01100000000000111111111110]
mul_ln9               (mul              ) [ 00100000000000010000000000]
sext_ln9              (sext             ) [ 00000000000000000000000000]
add_ln9_1             (add              ) [ 00000000000000000000000000]
sext_ln10             (sext             ) [ 00000000000000000000000000]
add_ln13_1            (add              ) [ 00000000000000000000000000]
sext_ln13_1           (sext             ) [ 00000000000000000000000000]
in_V_addr             (getelementptr    ) [ 00100000000000001111111100]
empty_10              (urem             ) [ 00000000000000000000000000]
empty_11              (icmp             ) [ 00100000000000001111111110]
br_ln9                (br               ) [ 00000000000000000000000000]
in_V_addr_1_rd_req    (readreq          ) [ 00000000000000000000000000]
tmp_V                 (read             ) [ 00100000000000000000000010]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000]
tmp                   (specregionbegin  ) [ 00000000000000000000000000]
specpipeline_ln11     (specpipeline     ) [ 00000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000]
and_ln14              (and              ) [ 00000000000000000000000000]
zext_ln15             (zext             ) [ 00000000000000000000000000]
buff_in_0_V_addr      (getelementptr    ) [ 00000000000000000000000000]
buff_in_1_V_addr      (getelementptr    ) [ 00000000000000000000000000]
buff_in_2_V_addr      (getelementptr    ) [ 00000000000000000000000000]
buff_in_3_V_addr      (getelementptr    ) [ 00000000000000000000000000]
tmp_V_195             (select           ) [ 00000000000000000000000000]
store_ln15            (store            ) [ 00000000000000000000000000]
br_ln15               (br               ) [ 00000000000000000000000000]
store_ln15            (store            ) [ 00000000000000000000000000]
br_ln15               (br               ) [ 00000000000000000000000000]
store_ln15            (store            ) [ 00000000000000000000000000]
br_ln15               (br               ) [ 00000000000000000000000000]
store_ln15            (store            ) [ 00000000000000000000000000]
br_ln15               (br               ) [ 00000000000000000000000000]
empty                 (specregionend    ) [ 00000000000000000000000000]
br_ln10               (br               ) [ 01111111111111111111111110]
ret_ln19              (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff_in_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_in_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_in_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_in_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buff_in_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_in_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buff_in_3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_in_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="n">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="size">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="size_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="n_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="in_V_offset_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="31" slack="0"/>
<pin id="108" dir="0" index="1" bw="31" slack="0"/>
<pin id="109" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_offset_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_readreq_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="1"/>
<pin id="115" dir="0" index="2" bw="9" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="in_V_addr_1_rd_req/16 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_V_read_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="8"/>
<pin id="122" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/23 "/>
</bind>
</comp>

<comp id="124" class="1004" name="buff_in_0_V_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_in_0_V_addr/24 "/>
</bind>
</comp>

<comp id="131" class="1004" name="buff_in_1_V_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="8" slack="0"/>
<pin id="135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_in_1_V_addr/24 "/>
</bind>
</comp>

<comp id="138" class="1004" name="buff_in_2_V_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_in_2_V_addr/24 "/>
</bind>
</comp>

<comp id="145" class="1004" name="buff_in_3_V_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_in_3_V_addr/24 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln15_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/24 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln15_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/24 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln15_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/24 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln15_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/24 "/>
</bind>
</comp>

<comp id="176" class="1005" name="indvar_flatten_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="1"/>
<pin id="178" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="indvar_flatten_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="10" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="nn_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="1"/>
<pin id="190" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="nn_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="nn_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="3" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="3" slack="11"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nn_0/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="pp_0_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pp_0 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="pp_0_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="8" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pp_0/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln14_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln13_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln13_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="33" slack="14"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln9_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="31" slack="0"/>
<pin id="230" dir="1" index="1" bw="34" slack="14"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln9_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="10" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln9_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_2/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="0" index="1" bw="9" slack="0"/>
<pin id="247" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="empty_10/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln10_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="11"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/13 "/>
</bind>
</comp>

<comp id="256" class="1004" name="select_ln9_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="11"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/13 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln9_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="11"/>
<pin id="267" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_3/13 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln9_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="3" slack="0"/>
<pin id="273" dir="0" index="2" bw="3" slack="11"/>
<pin id="274" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_1/13 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln9_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/13 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln9_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="12"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/13 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln9_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="1" index="1" bw="2" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/13 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln10_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/13 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln14_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="12"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/13 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln14_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/13 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln14_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="12"/>
<pin id="309" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_1/13 "/>
</bind>
</comp>

<comp id="311" class="1004" name="pp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pp/13 "/>
</bind>
</comp>

<comp id="317" class="1004" name="mul_ln9_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="0" index="1" bw="32" slack="13"/>
<pin id="320" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln9/14 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sext_ln9_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9/15 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln9_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="14"/>
<pin id="327" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/15 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln10_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="33" slack="0"/>
<pin id="331" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10/15 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln13_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="14"/>
<pin id="335" dir="0" index="1" bw="33" slack="0"/>
<pin id="336" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/15 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln13_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="34" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1/15 "/>
</bind>
</comp>

<comp id="342" class="1004" name="in_V_addr_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="34" slack="0"/>
<pin id="345" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_V_addr/15 "/>
</bind>
</comp>

<comp id="348" class="1004" name="empty_11_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_11/15 "/>
</bind>
</comp>

<comp id="354" class="1004" name="and_ln14_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="11"/>
<pin id="356" dir="0" index="1" bw="1" slack="11"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14/24 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln15_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="11"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/24 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_V_195_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="16" slack="1"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_195/24 "/>
</bind>
</comp>

<comp id="376" class="1005" name="size_read_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="13"/>
<pin id="378" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="381" class="1005" name="p_read_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="12"/>
<pin id="383" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="386" class="1005" name="n_read_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="12"/>
<pin id="388" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="391" class="1005" name="add_ln14_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="12"/>
<pin id="393" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="396" class="1005" name="sext_ln13_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="33" slack="14"/>
<pin id="398" dir="1" index="1" bw="33" slack="14"/>
</pin_list>
<bind>
<opset="sext_ln13 "/>
</bind>
</comp>

<comp id="401" class="1005" name="zext_ln9_1_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="34" slack="14"/>
<pin id="403" dir="1" index="1" bw="34" slack="14"/>
</pin_list>
<bind>
<opset="zext_ln9_1 "/>
</bind>
</comp>

<comp id="406" class="1005" name="icmp_ln9_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="410" class="1005" name="add_ln9_2_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="0"/>
<pin id="412" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9_2 "/>
</bind>
</comp>

<comp id="415" class="1005" name="select_ln9_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="11"/>
<pin id="417" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="select_ln9 "/>
</bind>
</comp>

<comp id="420" class="1005" name="select_ln9_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="1"/>
<pin id="422" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln9_1 "/>
</bind>
</comp>

<comp id="425" class="1005" name="add_ln9_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="430" class="1005" name="trunc_ln9_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="11"/>
<pin id="432" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="434" class="1005" name="icmp_ln14_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="11"/>
<pin id="436" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="439" class="1005" name="icmp_ln14_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="11"/>
<pin id="441" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln14_1 "/>
</bind>
</comp>

<comp id="444" class="1005" name="pp_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="1"/>
<pin id="446" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pp "/>
</bind>
</comp>

<comp id="449" class="1005" name="mul_ln9_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln9 "/>
</bind>
</comp>

<comp id="454" class="1005" name="in_V_addr_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="1"/>
<pin id="456" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_V_addr "/>
</bind>
</comp>

<comp id="460" class="1005" name="empty_11_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_11 "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_V_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="1"/>
<pin id="466" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="66" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="68" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="70" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="82" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="82" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="82" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="82" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="138" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="131" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="124" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="145" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="180" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="204" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="216"><net_src comp="88" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="94" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="106" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="180" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="180" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="180" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="200" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="54" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="200" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="56" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="188" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="250" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="264" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="188" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="270" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="256" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="26" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="295" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="256" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="64" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="328"><net_src comp="321" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="0" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="338" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="244" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="361"><net_src comp="358" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="370"><net_src comp="354" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="84" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="372"><net_src comp="365" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="373"><net_src comp="365" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="374"><net_src comp="365" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="375"><net_src comp="365" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="379"><net_src comp="88" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="384"><net_src comp="94" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="389"><net_src comp="100" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="394"><net_src comp="212" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="399"><net_src comp="224" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="404"><net_src comp="228" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="409"><net_src comp="232" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="238" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="418"><net_src comp="256" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="423"><net_src comp="270" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="428"><net_src comp="282" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="433"><net_src comp="287" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="300" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="442"><net_src comp="306" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="447"><net_src comp="311" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="452"><net_src comp="317" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="457"><net_src comp="342" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="463"><net_src comp="348" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="119" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="365" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buff_in_0_V | {24 }
	Port: buff_in_1_V | {24 }
	Port: buff_in_2_V | {24 }
	Port: buff_in_3_V | {24 }
 - Input state : 
	Port: load_input : in_V | {16 17 18 19 20 21 22 23 }
	Port: load_input : in_V_offset | {1 }
	Port: load_input : n | {1 }
	Port: load_input : p | {1 }
	Port: load_input : size | {1 }
  - Chain level:
	State 1
		sext_ln13 : 1
	State 2
		icmp_ln9 : 1
		add_ln9_2 : 1
		br_ln9 : 2
		empty_10 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		select_ln9 : 1
		select_ln9_1 : 1
		zext_ln9 : 2
		add_ln9 : 3
		trunc_ln9 : 2
		zext_ln10 : 2
		add_ln14_1 : 3
		icmp_ln14 : 4
		icmp_ln14_1 : 4
		switch_ln15 : 3
		pp : 2
	State 14
	State 15
		add_ln9_1 : 1
		sext_ln10 : 2
		add_ln13_1 : 3
		sext_ln13_1 : 4
		in_V_addr : 5
		empty_11 : 1
		br_ln9 : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		buff_in_0_V_addr : 1
		buff_in_1_V_addr : 1
		buff_in_2_V_addr : 1
		buff_in_3_V_addr : 1
		store_ln15 : 2
		store_ln15 : 2
		store_ln15 : 2
		store_ln15 : 2
		empty : 1
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   urem   |          grp_fu_244          |    0    |   282   |   194   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln14_fu_212       |    0    |    0    |    32   |
|          |        add_ln13_fu_218       |    0    |    0    |    32   |
|          |       add_ln9_2_fu_238       |    0    |    0    |    10   |
|          |       add_ln9_3_fu_264       |    0    |    0    |    4    |
|    add   |        add_ln9_fu_282        |    0    |    0    |    32   |
|          |       add_ln14_1_fu_295      |    0    |    0    |    32   |
|          |           pp_fu_311          |    0    |    0    |    8    |
|          |       add_ln9_1_fu_324       |    0    |    0    |    32   |
|          |       add_ln13_1_fu_333      |    0    |    0    |    33   |
|----------|------------------------------|---------|---------|---------|
|          |        icmp_ln9_fu_232       |    0    |    0    |    5    |
|          |       icmp_ln10_fu_250       |    0    |    0    |    4    |
|   icmp   |       icmp_ln14_fu_300       |    0    |    0    |    12   |
|          |      icmp_ln14_1_fu_306      |    0    |    0    |    12   |
|          |        empty_11_fu_348       |    0    |    0    |    5    |
|----------|------------------------------|---------|---------|---------|
|          |       select_ln9_fu_256      |    0    |    0    |    8    |
|  select  |      select_ln9_1_fu_270     |    0    |    0    |    3    |
|          |       tmp_V_195_fu_365       |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|    mul   |        mul_ln9_fu_317        |    3    |    0    |    21   |
|----------|------------------------------|---------|---------|---------|
|    and   |        and_ln14_fu_354       |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |     size_read_read_fu_88     |    0    |    0    |    0    |
|          |       p_read_read_fu_94      |    0    |    0    |    0    |
|   read   |      n_read_read_fu_100      |    0    |    0    |    0    |
|          | in_V_offset_read_read_fu_106 |    0    |    0    |    0    |
|          |       tmp_V_read_fu_119      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_112      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln13_fu_224       |    0    |    0    |    0    |
|   sext   |        sext_ln9_fu_321       |    0    |    0    |    0    |
|          |       sext_ln10_fu_329       |    0    |    0    |    0    |
|          |      sext_ln13_1_fu_338      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln9_1_fu_228      |    0    |    0    |    0    |
|   zext   |        zext_ln9_fu_278       |    0    |    0    |    0    |
|          |       zext_ln10_fu_291       |    0    |    0    |    0    |
|          |       zext_ln15_fu_358       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln9_fu_287       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   282   |   496   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln14_reg_391   |   32   |
|   add_ln9_2_reg_410  |   10   |
|    add_ln9_reg_425   |   32   |
|   empty_11_reg_460   |    1   |
|  icmp_ln14_1_reg_439 |    1   |
|   icmp_ln14_reg_434  |    1   |
|   icmp_ln9_reg_406   |    1   |
|   in_V_addr_reg_454  |   16   |
|indvar_flatten_reg_176|   10   |
|    mul_ln9_reg_449   |   32   |
|    n_read_reg_386    |   32   |
|     nn_0_reg_188     |    3   |
|    p_read_reg_381    |   32   |
|     pp_0_reg_200     |    8   |
|      pp_reg_444      |    8   |
| select_ln9_1_reg_420 |    3   |
|  select_ln9_reg_415  |    8   |
|   sext_ln13_reg_396  |   33   |
|   size_read_reg_376  |   32   |
|     tmp_V_reg_464    |   16   |
|   trunc_ln9_reg_430  |    2   |
|  zext_ln9_1_reg_401  |   34   |
+----------------------+--------+
|         Total        |   347  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| indvar_flatten_reg_176 |  p0  |   2  |  10  |   20   ||    3    |
|      nn_0_reg_188      |  p0  |   2  |   3  |    6   ||    3    |
|      pp_0_reg_200      |  p0  |   2  |   8  |   16   ||    3    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   42   ||  1.398  ||    9    |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   282  |   496  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   347  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   629  |   505  |
+-----------+--------+--------+--------+--------+
