module address_tb;

    // Inputs
    reg [7:0] in1;
    reg [7:0] in2;
	 reg [7:0] in3;
    // Outputs
    wire [7:0] out_address_aa;
	 wire [7:0] out_address_ab;
	 wire [7:0] out_address_ad;

    // Instantiate the Unit Under Test (UUT)
    address_select uut (
        .in1(in1), 
        .in2(in2), 
		  .in3(in3),
        .out_address_aa(out_address_aa),
		  .out_address_ab(out_address_ab),
		  .out_address_ad(out_address_ad)
    );

    initial begin
        // Apply Inputs
		  in1 = 8'd1;
		  in2 = 8'd1;
		  in3 = 8'd3;
		  #100
		  
		  in1 = 8'd2;
		  in2 = 8'd2;
		  in3 = 8'd2;
		  
        
    end
      
endmodule
