---
id: IEEE1076.4-2000
title:
- type: main
  content: IEEE Standard VITAL ASIC (Application Specific Integrated Circuit) Modeling
    Specification
  format: text/plain
link:
- content: https://ieeexplore.ieee.org/document/954750
  type: src
type: standard
docid:
- id: IEEE 1076.4-2000
  type: IEEE
  primary: true
- id: IEEE 1076.4â„¢-2000
  type: IEEE
  scope: trademark
  primary: true
- id: 978-1-5044-5727-9
  type: ISBN
- id: 10.1109/IEEESTD.2001.93351
  type: DOI
docnumber: IEEE 1076.4-2000
date:
- type: created
  value: '2001'
- type: published
  value: '2019-04-12'
- type: issued
  value: '2000-09-21'
contributor:
- organization:
    name:
    - Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
    contact:
    - address:
        city: New York
        country: USA
  role:
  - publisher
revdate: '2019-04-12'
language:
- en
script:
- Latn
abstract:
- content: The VITAL (VHDL Initiative Towards ASIC Libraries)ASIC Modeling Specification
    is defined in this standard.This modeling specification defines a methodology
    which promotes the development of highly accurate, efficient simulation models
    for ASIC (Application-Specific Integrated Circuit)components in VHDL.
  language:
  - en
  script:
  - Latn
  format: text/plain
docstatus:
  stage:
    value: Active
copyright:
- owner:
  - name:
    - Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
  from: '2001'
fetched: '2022-08-19'
keyword:
- IEEE Standards
- Integrated circuit modeling
- Timing
- Random access memory
- Application specific integrated circuits
- Computational modeling
- ASIC
- computer
- computer languages
- constraints
- delay calculation
- HDL
- modeling
- SDF
- timing
- Verilog
- VHDL
editorialgroup:
  committee:
  - Design Automation of the IEEE Computer Society
ics:
- code: '35.060'
  text: Languages used in information technology
