
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

08000000 <_vector_table>:
 8000000:	60 33 00 20 ad 58 00 08 15 e1 00 08 65 58 00 08     `3. .X......eX..
 8000010:	65 58 00 08 65 58 00 08 65 58 00 08 00 00 00 00     eX..eX..eX......
	...
 800002c:	b1 4b 00 08 65 58 00 08 00 00 00 00 5d 4b 00 08     .K..eX......]K..
 800003c:	fd 95 00 08                                         ....

08000040 <_irq_vector_table>:
 8000040:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 8000050:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 8000060:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 8000070:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 8000080:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 8000090:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 80000a0:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 80000b0:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 80000c0:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 80000d0:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 80000e0:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 80000f0:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 8000100:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 8000110:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 8000120:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 8000130:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 8000140:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 8000150:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 8000160:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 8000170:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 8000180:	89 4c 00 08 89 4c 00 08 89 4c 00 08 89 4c 00 08     .L...L...L...L..
 8000190:	89 4c 00 08                                         .L..

Disassembly of section text:

080001a0 <memchr>:
 80001a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001a4:	2a10      	cmp	r2, #16
 80001a6:	db2b      	blt.n	8000200 <memchr+0x60>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	d008      	beq.n	80001c0 <memchr+0x20>
 80001ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001b2:	3a01      	subs	r2, #1
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d02d      	beq.n	8000214 <memchr+0x74>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	b342      	cbz	r2, 8000210 <memchr+0x70>
 80001be:	d1f6      	bne.n	80001ae <memchr+0xe>
 80001c0:	b4f0      	push	{r4, r5, r6, r7}
 80001c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ca:	f022 0407 	bic.w	r4, r2, #7
 80001ce:	f07f 0700 	mvns.w	r7, #0
 80001d2:	2300      	movs	r3, #0
 80001d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001d8:	3c08      	subs	r4, #8
 80001da:	ea85 0501 	eor.w	r5, r5, r1
 80001de:	ea86 0601 	eor.w	r6, r6, r1
 80001e2:	fa85 f547 	uadd8	r5, r5, r7
 80001e6:	faa3 f587 	sel	r5, r3, r7
 80001ea:	fa86 f647 	uadd8	r6, r6, r7
 80001ee:	faa5 f687 	sel	r6, r5, r7
 80001f2:	b98e      	cbnz	r6, 8000218 <memchr+0x78>
 80001f4:	d1ee      	bne.n	80001d4 <memchr+0x34>
 80001f6:	bcf0      	pop	{r4, r5, r6, r7}
 80001f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001fc:	f002 0207 	and.w	r2, r2, #7
 8000200:	b132      	cbz	r2, 8000210 <memchr+0x70>
 8000202:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000206:	3a01      	subs	r2, #1
 8000208:	ea83 0301 	eor.w	r3, r3, r1
 800020c:	b113      	cbz	r3, 8000214 <memchr+0x74>
 800020e:	d1f8      	bne.n	8000202 <memchr+0x62>
 8000210:	2000      	movs	r0, #0
 8000212:	4770      	bx	lr
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr
 8000218:	2d00      	cmp	r5, #0
 800021a:	bf06      	itte	eq
 800021c:	4635      	moveq	r5, r6
 800021e:	3803      	subeq	r0, #3
 8000220:	3807      	subne	r0, #7
 8000222:	f015 0f01 	tst.w	r5, #1
 8000226:	d107      	bne.n	8000238 <memchr+0x98>
 8000228:	3001      	adds	r0, #1
 800022a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800022e:	bf02      	ittt	eq
 8000230:	3001      	addeq	r0, #1
 8000232:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000236:	3001      	addeq	r0, #1
 8000238:	bcf0      	pop	{r4, r5, r6, r7}
 800023a:	3801      	subs	r0, #1
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__aeabi_uldivmod>:
 80009dc:	b953      	cbnz	r3, 80009f4 <__aeabi_uldivmod+0x18>
 80009de:	b94a      	cbnz	r2, 80009f4 <__aeabi_uldivmod+0x18>
 80009e0:	2900      	cmp	r1, #0
 80009e2:	bf08      	it	eq
 80009e4:	2800      	cmpeq	r0, #0
 80009e6:	bf1c      	itt	ne
 80009e8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80009ec:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80009f0:	f000 b80c 	b.w	8000a0c <__aeabi_idiv0>
 80009f4:	f1ad 0c08 	sub.w	ip, sp, #8
 80009f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009fc:	f000 f8ce 	bl	8000b9c <__udivmoddi4>
 8000a00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a08:	b004      	add	sp, #16
 8000a0a:	4770      	bx	lr

08000a0c <__aeabi_idiv0>:
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <__gedf2>:
 8000a10:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a14:	e006      	b.n	8000a24 <__cmpdf2+0x4>
 8000a16:	bf00      	nop

08000a18 <__ledf2>:
 8000a18:	f04f 0c01 	mov.w	ip, #1
 8000a1c:	e002      	b.n	8000a24 <__cmpdf2+0x4>
 8000a1e:	bf00      	nop

08000a20 <__cmpdf2>:
 8000a20:	f04f 0c01 	mov.w	ip, #1
 8000a24:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	bf18      	it	ne
 8000a36:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3a:	d01b      	beq.n	8000a74 <__cmpdf2+0x54>
 8000a3c:	b001      	add	sp, #4
 8000a3e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a42:	bf0c      	ite	eq
 8000a44:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a48:	ea91 0f03 	teqne	r1, r3
 8000a4c:	bf02      	ittt	eq
 8000a4e:	ea90 0f02 	teqeq	r0, r2
 8000a52:	2000      	moveq	r0, #0
 8000a54:	4770      	bxeq	lr
 8000a56:	f110 0f00 	cmn.w	r0, #0
 8000a5a:	ea91 0f03 	teq	r1, r3
 8000a5e:	bf58      	it	pl
 8000a60:	4299      	cmppl	r1, r3
 8000a62:	bf08      	it	eq
 8000a64:	4290      	cmpeq	r0, r2
 8000a66:	bf2c      	ite	cs
 8000a68:	17d8      	asrcs	r0, r3, #31
 8000a6a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6e:	f040 0001 	orr.w	r0, r0, #1
 8000a72:	4770      	bx	lr
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__cmpdf2+0x64>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d107      	bne.n	8000a94 <__cmpdf2+0x74>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d1d6      	bne.n	8000a3c <__cmpdf2+0x1c>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d0d3      	beq.n	8000a3c <__cmpdf2+0x1c>
 8000a94:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_cdrcmple>:
 8000a9c:	4684      	mov	ip, r0
 8000a9e:	4610      	mov	r0, r2
 8000aa0:	4662      	mov	r2, ip
 8000aa2:	468c      	mov	ip, r1
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4663      	mov	r3, ip
 8000aa8:	e000      	b.n	8000aac <__aeabi_cdcmpeq>
 8000aaa:	bf00      	nop

08000aac <__aeabi_cdcmpeq>:
 8000aac:	b501      	push	{r0, lr}
 8000aae:	f7ff ffb7 	bl	8000a20 <__cmpdf2>
 8000ab2:	2800      	cmp	r0, #0
 8000ab4:	bf48      	it	mi
 8000ab6:	f110 0f00 	cmnmi.w	r0, #0
 8000aba:	bd01      	pop	{r0, pc}

08000abc <__aeabi_dcmpeq>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff fff4 	bl	8000aac <__aeabi_cdcmpeq>
 8000ac4:	bf0c      	ite	eq
 8000ac6:	2001      	moveq	r0, #1
 8000ac8:	2000      	movne	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmplt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffea 	bl	8000aac <__aeabi_cdcmpeq>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmple>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffe0 	bl	8000aac <__aeabi_cdcmpeq>
 8000aec:	bf94      	ite	ls
 8000aee:	2001      	movls	r0, #1
 8000af0:	2000      	movhi	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmpge>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffce 	bl	8000a9c <__aeabi_cdrcmple>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpgt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffc4 	bl	8000a9c <__aeabi_cdrcmple>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpun>:
 8000b20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b28:	d102      	bne.n	8000b30 <__aeabi_dcmpun+0x10>
 8000b2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2e:	d10a      	bne.n	8000b46 <__aeabi_dcmpun+0x26>
 8000b30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b38:	d102      	bne.n	8000b40 <__aeabi_dcmpun+0x20>
 8000b3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3e:	d102      	bne.n	8000b46 <__aeabi_dcmpun+0x26>
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	f04f 0001 	mov.w	r0, #1
 8000b4a:	4770      	bx	lr

08000b4c <__aeabi_d2iz>:
 8000b4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b54:	d215      	bcs.n	8000b82 <__aeabi_d2iz+0x36>
 8000b56:	d511      	bpl.n	8000b7c <__aeabi_d2iz+0x30>
 8000b58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b60:	d912      	bls.n	8000b88 <__aeabi_d2iz+0x3c>
 8000b62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b72:	fa23 f002 	lsr.w	r0, r3, r2
 8000b76:	bf18      	it	ne
 8000b78:	4240      	negne	r0, r0
 8000b7a:	4770      	bx	lr
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b86:	d105      	bne.n	8000b94 <__aeabi_d2iz+0x48>
 8000b88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	bf08      	it	eq
 8000b8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop

08000b9c <__udivmoddi4>:
 8000b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ba0:	4607      	mov	r7, r0
 8000ba2:	468c      	mov	ip, r1
 8000ba4:	4608      	mov	r0, r1
 8000ba6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8000ba8:	4615      	mov	r5, r2
 8000baa:	463c      	mov	r4, r7
 8000bac:	4619      	mov	r1, r3
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	f040 80c6 	bne.w	8000d40 <__udivmoddi4+0x1a4>
 8000bb4:	4282      	cmp	r2, r0
 8000bb6:	fab2 f782 	clz	r7, r2
 8000bba:	d946      	bls.n	8000c4a <__udivmoddi4+0xae>
 8000bbc:	b14f      	cbz	r7, 8000bd2 <__udivmoddi4+0x36>
 8000bbe:	f1c7 0e20 	rsb	lr, r7, #32
 8000bc2:	fa24 fe0e 	lsr.w	lr, r4, lr
 8000bc6:	fa00 f307 	lsl.w	r3, r0, r7
 8000bca:	40bd      	lsls	r5, r7
 8000bcc:	ea4e 0c03 	orr.w	ip, lr, r3
 8000bd0:	40bc      	lsls	r4, r7
 8000bd2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000bd6:	fa1f fe85 	uxth.w	lr, r5
 8000bda:	fbbc f9f8 	udiv	r9, ip, r8
 8000bde:	0c22      	lsrs	r2, r4, #16
 8000be0:	fb08 c319 	mls	r3, r8, r9, ip
 8000be4:	fb09 fa0e 	mul.w	sl, r9, lr
 8000be8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000bec:	459a      	cmp	sl, r3
 8000bee:	d928      	bls.n	8000c42 <__udivmoddi4+0xa6>
 8000bf0:	18eb      	adds	r3, r5, r3
 8000bf2:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000bf6:	d204      	bcs.n	8000c02 <__udivmoddi4+0x66>
 8000bf8:	459a      	cmp	sl, r3
 8000bfa:	d902      	bls.n	8000c02 <__udivmoddi4+0x66>
 8000bfc:	f1a9 0002 	sub.w	r0, r9, #2
 8000c00:	442b      	add	r3, r5
 8000c02:	eba3 030a 	sub.w	r3, r3, sl
 8000c06:	b2a4      	uxth	r4, r4
 8000c08:	fbb3 f2f8 	udiv	r2, r3, r8
 8000c0c:	fb08 3312 	mls	r3, r8, r2, r3
 8000c10:	fb02 fe0e 	mul.w	lr, r2, lr
 8000c14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c18:	45a6      	cmp	lr, r4
 8000c1a:	d914      	bls.n	8000c46 <__udivmoddi4+0xaa>
 8000c1c:	192c      	adds	r4, r5, r4
 8000c1e:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 8000c22:	d203      	bcs.n	8000c2c <__udivmoddi4+0x90>
 8000c24:	45a6      	cmp	lr, r4
 8000c26:	d901      	bls.n	8000c2c <__udivmoddi4+0x90>
 8000c28:	1e93      	subs	r3, r2, #2
 8000c2a:	442c      	add	r4, r5
 8000c2c:	eba4 040e 	sub.w	r4, r4, lr
 8000c30:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c34:	b11e      	cbz	r6, 8000c3e <__udivmoddi4+0xa2>
 8000c36:	40fc      	lsrs	r4, r7
 8000c38:	2300      	movs	r3, #0
 8000c3a:	6034      	str	r4, [r6, #0]
 8000c3c:	6073      	str	r3, [r6, #4]
 8000c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c42:	4648      	mov	r0, r9
 8000c44:	e7dd      	b.n	8000c02 <__udivmoddi4+0x66>
 8000c46:	4613      	mov	r3, r2
 8000c48:	e7f0      	b.n	8000c2c <__udivmoddi4+0x90>
 8000c4a:	b902      	cbnz	r2, 8000c4e <__udivmoddi4+0xb2>
 8000c4c:	deff      	udf	#255	; 0xff
 8000c4e:	bb87      	cbnz	r7, 8000cb2 <__udivmoddi4+0x116>
 8000c50:	1a83      	subs	r3, r0, r2
 8000c52:	2101      	movs	r1, #1
 8000c54:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c58:	b2aa      	uxth	r2, r5
 8000c5a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c5e:	0c20      	lsrs	r0, r4, #16
 8000c60:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c64:	fb0c f802 	mul.w	r8, ip, r2
 8000c68:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c6c:	4598      	cmp	r8, r3
 8000c6e:	d963      	bls.n	8000d38 <__udivmoddi4+0x19c>
 8000c70:	18eb      	adds	r3, r5, r3
 8000c72:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c76:	d204      	bcs.n	8000c82 <__udivmoddi4+0xe6>
 8000c78:	4598      	cmp	r8, r3
 8000c7a:	d902      	bls.n	8000c82 <__udivmoddi4+0xe6>
 8000c7c:	f1ac 0002 	sub.w	r0, ip, #2
 8000c80:	442b      	add	r3, r5
 8000c82:	eba3 0308 	sub.w	r3, r3, r8
 8000c86:	b2a4      	uxth	r4, r4
 8000c88:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c8c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c90:	fb0c f202 	mul.w	r2, ip, r2
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	42a2      	cmp	r2, r4
 8000c9a:	d94f      	bls.n	8000d3c <__udivmoddi4+0x1a0>
 8000c9c:	192c      	adds	r4, r5, r4
 8000c9e:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
 8000ca2:	d204      	bcs.n	8000cae <__udivmoddi4+0x112>
 8000ca4:	42a2      	cmp	r2, r4
 8000ca6:	d902      	bls.n	8000cae <__udivmoddi4+0x112>
 8000ca8:	f1ac 0302 	sub.w	r3, ip, #2
 8000cac:	442c      	add	r4, r5
 8000cae:	1aa4      	subs	r4, r4, r2
 8000cb0:	e7be      	b.n	8000c30 <__udivmoddi4+0x94>
 8000cb2:	f1c7 0c20 	rsb	ip, r7, #32
 8000cb6:	fa20 f80c 	lsr.w	r8, r0, ip
 8000cba:	fa00 f307 	lsl.w	r3, r0, r7
 8000cbe:	fa24 fc0c 	lsr.w	ip, r4, ip
 8000cc2:	40bd      	lsls	r5, r7
 8000cc4:	ea4c 0203 	orr.w	r2, ip, r3
 8000cc8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ccc:	b2ab      	uxth	r3, r5
 8000cce:	fbb8 fcfe 	udiv	ip, r8, lr
 8000cd2:	0c11      	lsrs	r1, r2, #16
 8000cd4:	fb0e 801c 	mls	r0, lr, ip, r8
 8000cd8:	fb0c f903 	mul.w	r9, ip, r3
 8000cdc:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
 8000ce0:	4581      	cmp	r9, r0
 8000ce2:	fa04 f407 	lsl.w	r4, r4, r7
 8000ce6:	d923      	bls.n	8000d30 <__udivmoddi4+0x194>
 8000ce8:	1828      	adds	r0, r5, r0
 8000cea:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 8000cee:	d204      	bcs.n	8000cfa <__udivmoddi4+0x15e>
 8000cf0:	4581      	cmp	r9, r0
 8000cf2:	d902      	bls.n	8000cfa <__udivmoddi4+0x15e>
 8000cf4:	f1ac 0102 	sub.w	r1, ip, #2
 8000cf8:	4428      	add	r0, r5
 8000cfa:	eba0 0009 	sub.w	r0, r0, r9
 8000cfe:	b292      	uxth	r2, r2
 8000d00:	fbb0 fcfe 	udiv	ip, r0, lr
 8000d04:	fb0e 001c 	mls	r0, lr, ip, r0
 8000d08:	fb0c f803 	mul.w	r8, ip, r3
 8000d0c:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
 8000d10:	4598      	cmp	r8, r3
 8000d12:	d90f      	bls.n	8000d34 <__udivmoddi4+0x198>
 8000d14:	18eb      	adds	r3, r5, r3
 8000d16:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 8000d1a:	d204      	bcs.n	8000d26 <__udivmoddi4+0x18a>
 8000d1c:	4598      	cmp	r8, r3
 8000d1e:	d902      	bls.n	8000d26 <__udivmoddi4+0x18a>
 8000d20:	f1ac 0202 	sub.w	r2, ip, #2
 8000d24:	442b      	add	r3, r5
 8000d26:	eba3 0308 	sub.w	r3, r3, r8
 8000d2a:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8000d2e:	e791      	b.n	8000c54 <__udivmoddi4+0xb8>
 8000d30:	4661      	mov	r1, ip
 8000d32:	e7e2      	b.n	8000cfa <__udivmoddi4+0x15e>
 8000d34:	4662      	mov	r2, ip
 8000d36:	e7f6      	b.n	8000d26 <__udivmoddi4+0x18a>
 8000d38:	4660      	mov	r0, ip
 8000d3a:	e7a2      	b.n	8000c82 <__udivmoddi4+0xe6>
 8000d3c:	4663      	mov	r3, ip
 8000d3e:	e7b6      	b.n	8000cae <__udivmoddi4+0x112>
 8000d40:	4283      	cmp	r3, r0
 8000d42:	d905      	bls.n	8000d50 <__udivmoddi4+0x1b4>
 8000d44:	b10e      	cbz	r6, 8000d4a <__udivmoddi4+0x1ae>
 8000d46:	e9c6 7000 	strd	r7, r0, [r6]
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	e776      	b.n	8000c3e <__udivmoddi4+0xa2>
 8000d50:	fab3 f183 	clz	r1, r3
 8000d54:	b981      	cbnz	r1, 8000d78 <__udivmoddi4+0x1dc>
 8000d56:	4283      	cmp	r3, r0
 8000d58:	d301      	bcc.n	8000d5e <__udivmoddi4+0x1c2>
 8000d5a:	42ba      	cmp	r2, r7
 8000d5c:	d80a      	bhi.n	8000d74 <__udivmoddi4+0x1d8>
 8000d5e:	1abc      	subs	r4, r7, r2
 8000d60:	eb60 0303 	sbc.w	r3, r0, r3
 8000d64:	2001      	movs	r0, #1
 8000d66:	469c      	mov	ip, r3
 8000d68:	2e00      	cmp	r6, #0
 8000d6a:	d068      	beq.n	8000e3e <__udivmoddi4+0x2a2>
 8000d6c:	e9c6 4c00 	strd	r4, ip, [r6]
 8000d70:	2100      	movs	r1, #0
 8000d72:	e764      	b.n	8000c3e <__udivmoddi4+0xa2>
 8000d74:	4608      	mov	r0, r1
 8000d76:	e7f7      	b.n	8000d68 <__udivmoddi4+0x1cc>
 8000d78:	f1c1 0c20 	rsb	ip, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f40c 	lsr.w	r4, r2, ip
 8000d82:	431c      	orrs	r4, r3
 8000d84:	fa02 f501 	lsl.w	r5, r2, r1
 8000d88:	fa00 f301 	lsl.w	r3, r0, r1
 8000d8c:	fa27 f20c 	lsr.w	r2, r7, ip
 8000d90:	fa20 fb0c 	lsr.w	fp, r0, ip
 8000d94:	ea4f 4914 	mov.w	r9, r4, lsr #16
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	fbbb f8f9 	udiv	r8, fp, r9
 8000d9e:	fa1f fe84 	uxth.w	lr, r4
 8000da2:	fb09 bb18 	mls	fp, r9, r8, fp
 8000da6:	0c1a      	lsrs	r2, r3, #16
 8000da8:	fb08 fa0e 	mul.w	sl, r8, lr
 8000dac:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
 8000db0:	4592      	cmp	sl, r2
 8000db2:	fa07 f701 	lsl.w	r7, r7, r1
 8000db6:	d93e      	bls.n	8000e36 <__udivmoddi4+0x29a>
 8000db8:	18a2      	adds	r2, r4, r2
 8000dba:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 8000dbe:	d204      	bcs.n	8000dca <__udivmoddi4+0x22e>
 8000dc0:	4592      	cmp	sl, r2
 8000dc2:	d902      	bls.n	8000dca <__udivmoddi4+0x22e>
 8000dc4:	f1a8 0002 	sub.w	r0, r8, #2
 8000dc8:	4422      	add	r2, r4
 8000dca:	eba2 020a 	sub.w	r2, r2, sl
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	fbb2 f8f9 	udiv	r8, r2, r9
 8000dd4:	fb09 2218 	mls	r2, r9, r8, r2
 8000dd8:	fb08 fe0e 	mul.w	lr, r8, lr
 8000ddc:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8000de0:	4596      	cmp	lr, r2
 8000de2:	d92a      	bls.n	8000e3a <__udivmoddi4+0x29e>
 8000de4:	18a2      	adds	r2, r4, r2
 8000de6:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8000dea:	d204      	bcs.n	8000df6 <__udivmoddi4+0x25a>
 8000dec:	4596      	cmp	lr, r2
 8000dee:	d902      	bls.n	8000df6 <__udivmoddi4+0x25a>
 8000df0:	f1a8 0302 	sub.w	r3, r8, #2
 8000df4:	4422      	add	r2, r4
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	fba0 9305 	umull	r9, r3, r0, r5
 8000dfe:	eba2 020e 	sub.w	r2, r2, lr
 8000e02:	429a      	cmp	r2, r3
 8000e04:	46ce      	mov	lr, r9
 8000e06:	4698      	mov	r8, r3
 8000e08:	d302      	bcc.n	8000e10 <__udivmoddi4+0x274>
 8000e0a:	d106      	bne.n	8000e1a <__udivmoddi4+0x27e>
 8000e0c:	454f      	cmp	r7, r9
 8000e0e:	d204      	bcs.n	8000e1a <__udivmoddi4+0x27e>
 8000e10:	ebb9 0e05 	subs.w	lr, r9, r5
 8000e14:	eb63 0804 	sbc.w	r8, r3, r4
 8000e18:	3801      	subs	r0, #1
 8000e1a:	b186      	cbz	r6, 8000e3e <__udivmoddi4+0x2a2>
 8000e1c:	ebb7 030e 	subs.w	r3, r7, lr
 8000e20:	eb62 0708 	sbc.w	r7, r2, r8
 8000e24:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e28:	40cb      	lsrs	r3, r1
 8000e2a:	ea4c 0303 	orr.w	r3, ip, r3
 8000e2e:	40cf      	lsrs	r7, r1
 8000e30:	e9c6 3700 	strd	r3, r7, [r6]
 8000e34:	e79c      	b.n	8000d70 <__udivmoddi4+0x1d4>
 8000e36:	4640      	mov	r0, r8
 8000e38:	e7c7      	b.n	8000dca <__udivmoddi4+0x22e>
 8000e3a:	4643      	mov	r3, r8
 8000e3c:	e7db      	b.n	8000df6 <__udivmoddi4+0x25a>
 8000e3e:	4631      	mov	r1, r6
 8000e40:	e6fd      	b.n	8000c3e <__udivmoddi4+0xa2>

08000e42 <strcmp>:
 8000e42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000e46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000e4a:	2a01      	cmp	r2, #1
 8000e4c:	bf28      	it	cs
 8000e4e:	429a      	cmpcs	r2, r3
 8000e50:	d0f7      	beq.n	8000e42 <strcmp>
 8000e52:	1ad0      	subs	r0, r2, r3
 8000e54:	4770      	bx	lr

08000e56 <strlen>:
 8000e56:	4603      	mov	r3, r0
 8000e58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000e5c:	2a00      	cmp	r2, #0
 8000e5e:	d1fb      	bne.n	8000e58 <strlen+0x2>
 8000e60:	1a18      	subs	r0, r3, r0
 8000e62:	3801      	subs	r0, #1
 8000e64:	4770      	bx	lr
	...

08000e68 <ws2812_pwm_init>:
                                        size_t num_channels) {
    LOG_ERR("update_channels not implemented");
    return -ENOTSUP;
}

static int ws2812_pwm_init(const struct device *dev) {
 8000e68:	b570      	push	{r4, r5, r6, lr}
 8000e6a:	b086      	sub	sp, #24
 8000e6c:	4605      	mov	r5, r0
    const struct ws2812_pwm_cfg *cfg = dev->config;
 8000e6e:	6844      	ldr	r4, [r0, #4]
    struct ws2812_pwm_data *ctx = dev->data;
 8000e70:	6906      	ldr	r6, [r0, #16]
    uint8_t i;

    if (!device_is_ready(cfg->pwm.dev)) {
 8000e72:	6820      	ldr	r0, [r4, #0]
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
 8000e74:	f00e fa89 	bl	800f38a <z_device_is_ready>
 8000e78:	b150      	cbz	r0, 8000e90 <ws2812_pwm_init+0x28>
        LOG_ERR("%s: pwm device not ready", cfg->pwm.dev->name);
        return -ENODEV;
    }

    for (i = 0; i < cfg->num_colors; i++) {
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	7e22      	ldrb	r2, [r4, #24]
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d222      	bcs.n	8000ec8 <ws2812_pwm_init+0x60>
        switch (cfg->color_mapping[i]) {
 8000e82:	69e2      	ldr	r2, [r4, #28]
 8000e84:	5cd2      	ldrb	r2, [r2, r3]
 8000e86:	2a03      	cmp	r2, #3
 8000e88:	d810      	bhi.n	8000eac <ws2812_pwm_init+0x44>
    for (i = 0; i < cfg->num_colors; i++) {
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	e7f5      	b.n	8000e7c <ws2812_pwm_init+0x14>
        LOG_ERR("%s: pwm device not ready", cfg->pwm.dev->name);
 8000e90:	6823      	ldr	r3, [r4, #0]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	9302      	str	r3, [sp, #8]
 8000e96:	4b28      	ldr	r3, [pc, #160]	; (8000f38 <ws2812_pwm_init+0xd0>)
 8000e98:	9301      	str	r3, [sp, #4]
 8000e9a:	9000      	str	r0, [sp, #0]
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	4926      	ldr	r1, [pc, #152]	; (8000f3c <ws2812_pwm_init+0xd4>)
 8000ea2:	f00e fa65 	bl	800f370 <z_log_msg2_runtime_create>
        return -ENODEV;
 8000ea6:	f06f 0012 	mvn.w	r0, #18
 8000eaa:	e03d      	b.n	8000f28 <ws2812_pwm_init+0xc0>
            case LED_COLOR_ID_RED:
            case LED_COLOR_ID_GREEN:
            case LED_COLOR_ID_BLUE:
                break;
            default:
                LOG_ERR("%s: invalid channel to color mapping."
 8000eac:	682b      	ldr	r3, [r5, #0]
 8000eae:	9302      	str	r3, [sp, #8]
 8000eb0:	4b23      	ldr	r3, [pc, #140]	; (8000f40 <ws2812_pwm_init+0xd8>)
 8000eb2:	9301      	str	r3, [sp, #4]
 8000eb4:	2000      	movs	r0, #0
 8000eb6:	9000      	str	r0, [sp, #0]
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2201      	movs	r2, #1
 8000ebc:	491f      	ldr	r1, [pc, #124]	; (8000f3c <ws2812_pwm_init+0xd4>)
 8000ebe:	f00e fa57 	bl	800f370 <z_log_msg2_runtime_create>
                            "Check the color-mapping DT property",
                            dev->name);
                return -EINVAL;
 8000ec2:	f06f 0015 	mvn.w	r0, #21
 8000ec6:	e02f      	b.n	8000f28 <ws2812_pwm_init+0xc0>
        }
    }

    uint64_t cycles_per_sec;
    pwm_get_cycles_per_sec(cfg->pwm.dev, cfg->pwm.channel, &cycles_per_sec);
 8000ec8:	6820      	ldr	r0, [r4, #0]
 8000eca:	6861      	ldr	r1, [r4, #4]
						uint32_t pwm,
						uint64_t *cycles)
{
	struct pwm_driver_api *api;

	api = (struct pwm_driver_api *)dev->api;
 8000ecc:	6883      	ldr	r3, [r0, #8]
	return api->get_cycles_per_sec(dev, pwm, cycles);
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	aa04      	add	r2, sp, #16
 8000ed2:	4798      	blx	r3

    ctx->pwm_period_cycles = (uint32_t)
        ((cfg->period_ns * cycles_per_sec) / NSEC_PER_SEC);
 8000ed4:	8ca5      	ldrh	r5, [r4, #36]	; 0x24
 8000ed6:	9804      	ldr	r0, [sp, #16]
 8000ed8:	fba0 0105 	umull	r0, r1, r0, r5
 8000edc:	a314      	add	r3, pc, #80	; (adr r3, 8000f30 <ws2812_pwm_init+0xc8>)
 8000ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ee2:	f8dd c014 	ldr.w	ip, [sp, #20]
 8000ee6:	fb05 110c 	mla	r1, r5, ip, r1
 8000eea:	f7ff fd77 	bl	80009dc <__aeabi_uldivmod>
    ctx->pwm_period_cycles = (uint32_t)
 8000eee:	6030      	str	r0, [r6, #0]
    ctx->pwm_t0h_cycles = (uint32_t)
        ((cfg->t0h_ns * cycles_per_sec) / NSEC_PER_SEC);
 8000ef0:	8c25      	ldrh	r5, [r4, #32]
 8000ef2:	9804      	ldr	r0, [sp, #16]
 8000ef4:	fba0 0105 	umull	r0, r1, r0, r5
 8000ef8:	a30d      	add	r3, pc, #52	; (adr r3, 8000f30 <ws2812_pwm_init+0xc8>)
 8000efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000efe:	f8dd c014 	ldr.w	ip, [sp, #20]
 8000f02:	fb05 110c 	mla	r1, r5, ip, r1
 8000f06:	f7ff fd69 	bl	80009dc <__aeabi_uldivmod>
    ctx->pwm_t0h_cycles = (uint32_t)
 8000f0a:	6070      	str	r0, [r6, #4]
    ctx->pwm_t1h_cycles = (uint32_t)
        ((cfg->t1h_ns * cycles_per_sec) / NSEC_PER_SEC);
 8000f0c:	8c64      	ldrh	r4, [r4, #34]	; 0x22
 8000f0e:	9804      	ldr	r0, [sp, #16]
 8000f10:	fba0 0104 	umull	r0, r1, r0, r4
 8000f14:	a306      	add	r3, pc, #24	; (adr r3, 8000f30 <ws2812_pwm_init+0xc8>)
 8000f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f1a:	9d05      	ldr	r5, [sp, #20]
 8000f1c:	fb04 1105 	mla	r1, r4, r5, r1
 8000f20:	f7ff fd5c 	bl	80009dc <__aeabi_uldivmod>
    ctx->pwm_t1h_cycles = (uint32_t)
 8000f24:	60b0      	str	r0, [r6, #8]

    return 0;
 8000f26:	2000      	movs	r0, #0
}
 8000f28:	b006      	add	sp, #24
 8000f2a:	bd70      	pop	{r4, r5, r6, pc}
 8000f2c:	f3af 8000 	nop.w
 8000f30:	3b9aca00 	.word	0x3b9aca00
 8000f34:	00000000 	.word	0x00000000
 8000f38:	08011a48 	.word	0x08011a48
 8000f3c:	08010754 	.word	0x08010754
 8000f40:	08011a64 	.word	0x08011a64
 8000f44:	00000000 	.word	0x00000000

08000f48 <_dtoa_r>:
 8000f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f4c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8000f4e:	b099      	sub	sp, #100	; 0x64
 8000f50:	4616      	mov	r6, r2
 8000f52:	461f      	mov	r7, r3
 8000f54:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8000f58:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8000f5c:	4605      	mov	r5, r0
 8000f5e:	b974      	cbnz	r4, 8000f7e <_dtoa_r+0x36>
 8000f60:	2010      	movs	r0, #16
 8000f62:	f00a fff5 	bl	800bf50 <malloc>
 8000f66:	4602      	mov	r2, r0
 8000f68:	6268      	str	r0, [r5, #36]	; 0x24
 8000f6a:	b920      	cbnz	r0, 8000f76 <_dtoa_r+0x2e>
 8000f6c:	4ba8      	ldr	r3, [pc, #672]	; (8001210 <_dtoa_r+0x2c8>)
 8000f6e:	21ea      	movs	r1, #234	; 0xea
 8000f70:	48a8      	ldr	r0, [pc, #672]	; (8001214 <_dtoa_r+0x2cc>)
 8000f72:	f00b ff1d 	bl	800cdb0 <__assert_func>
 8000f76:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8000f7a:	6004      	str	r4, [r0, #0]
 8000f7c:	60c4      	str	r4, [r0, #12]
 8000f7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000f80:	6819      	ldr	r1, [r3, #0]
 8000f82:	b151      	cbz	r1, 8000f9a <_dtoa_r+0x52>
 8000f84:	685a      	ldr	r2, [r3, #4]
 8000f86:	604a      	str	r2, [r1, #4]
 8000f88:	2301      	movs	r3, #1
 8000f8a:	4093      	lsls	r3, r2
 8000f8c:	608b      	str	r3, [r1, #8]
 8000f8e:	4628      	mov	r0, r5
 8000f90:	f00b fc3a 	bl	800c808 <_Bfree>
 8000f94:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	1e3b      	subs	r3, r7, #0
 8000f9c:	bfb9      	ittee	lt
 8000f9e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8000fa2:	9305      	strlt	r3, [sp, #20]
 8000fa4:	2300      	movge	r3, #0
 8000fa6:	f8c8 3000 	strge.w	r3, [r8]
 8000faa:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8000fae:	4b9a      	ldr	r3, [pc, #616]	; (8001218 <_dtoa_r+0x2d0>)
 8000fb0:	bfbc      	itt	lt
 8000fb2:	2201      	movlt	r2, #1
 8000fb4:	f8c8 2000 	strlt.w	r2, [r8]
 8000fb8:	ea33 0309 	bics.w	r3, r3, r9
 8000fbc:	d119      	bne.n	8000ff2 <_dtoa_r+0xaa>
 8000fbe:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8000fc0:	f242 730f 	movw	r3, #9999	; 0x270f
 8000fc4:	6013      	str	r3, [r2, #0]
 8000fc6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8000fca:	4333      	orrs	r3, r6
 8000fcc:	f000 8580 	beq.w	8001ad0 <_dtoa_r+0xb88>
 8000fd0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8000fd2:	b953      	cbnz	r3, 8000fea <_dtoa_r+0xa2>
 8000fd4:	4b91      	ldr	r3, [pc, #580]	; (800121c <_dtoa_r+0x2d4>)
 8000fd6:	e022      	b.n	800101e <_dtoa_r+0xd6>
 8000fd8:	4b91      	ldr	r3, [pc, #580]	; (8001220 <_dtoa_r+0x2d8>)
 8000fda:	9303      	str	r3, [sp, #12]
 8000fdc:	3308      	adds	r3, #8
 8000fde:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8000fe0:	6013      	str	r3, [r2, #0]
 8000fe2:	9803      	ldr	r0, [sp, #12]
 8000fe4:	b019      	add	sp, #100	; 0x64
 8000fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000fea:	4b8c      	ldr	r3, [pc, #560]	; (800121c <_dtoa_r+0x2d4>)
 8000fec:	9303      	str	r3, [sp, #12]
 8000fee:	3303      	adds	r3, #3
 8000ff0:	e7f5      	b.n	8000fde <_dtoa_r+0x96>
 8000ff2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8000ff6:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8000ffa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8000ffe:	2200      	movs	r2, #0
 8001000:	2300      	movs	r3, #0
 8001002:	f7ff fd5b 	bl	8000abc <__aeabi_dcmpeq>
 8001006:	4680      	mov	r8, r0
 8001008:	b158      	cbz	r0, 8001022 <_dtoa_r+0xda>
 800100a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800100c:	2301      	movs	r3, #1
 800100e:	6013      	str	r3, [r2, #0]
 8001010:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001012:	2b00      	cmp	r3, #0
 8001014:	f000 8559 	beq.w	8001aca <_dtoa_r+0xb82>
 8001018:	4882      	ldr	r0, [pc, #520]	; (8001224 <_dtoa_r+0x2dc>)
 800101a:	6018      	str	r0, [r3, #0]
 800101c:	1e43      	subs	r3, r0, #1
 800101e:	9303      	str	r3, [sp, #12]
 8001020:	e7df      	b.n	8000fe2 <_dtoa_r+0x9a>
 8001022:	ab16      	add	r3, sp, #88	; 0x58
 8001024:	9301      	str	r3, [sp, #4]
 8001026:	ab17      	add	r3, sp, #92	; 0x5c
 8001028:	9300      	str	r3, [sp, #0]
 800102a:	4628      	mov	r0, r5
 800102c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8001030:	f00b fe62 	bl	800ccf8 <__d2b>
 8001034:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8001038:	4683      	mov	fp, r0
 800103a:	2c00      	cmp	r4, #0
 800103c:	d07e      	beq.n	800113c <_dtoa_r+0x1f4>
 800103e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001040:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8001044:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001048:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800104c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8001050:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8001054:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8001058:	4b73      	ldr	r3, [pc, #460]	; (8001228 <_dtoa_r+0x2e0>)
 800105a:	2200      	movs	r2, #0
 800105c:	f7ff f8f4 	bl	8000248 <__aeabi_dsub>
 8001060:	a365      	add	r3, pc, #404	; (adr r3, 80011f8 <_dtoa_r+0x2b0>)
 8001062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001066:	f7ff faa7 	bl	80005b8 <__aeabi_dmul>
 800106a:	a365      	add	r3, pc, #404	; (adr r3, 8001200 <_dtoa_r+0x2b8>)
 800106c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001070:	f7ff f8ec 	bl	800024c <__adddf3>
 8001074:	4606      	mov	r6, r0
 8001076:	4620      	mov	r0, r4
 8001078:	460f      	mov	r7, r1
 800107a:	f7ff fa33 	bl	80004e4 <__aeabi_i2d>
 800107e:	a362      	add	r3, pc, #392	; (adr r3, 8001208 <_dtoa_r+0x2c0>)
 8001080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001084:	f7ff fa98 	bl	80005b8 <__aeabi_dmul>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	4630      	mov	r0, r6
 800108e:	4639      	mov	r1, r7
 8001090:	f7ff f8dc 	bl	800024c <__adddf3>
 8001094:	4606      	mov	r6, r0
 8001096:	460f      	mov	r7, r1
 8001098:	f7ff fd58 	bl	8000b4c <__aeabi_d2iz>
 800109c:	2200      	movs	r2, #0
 800109e:	4682      	mov	sl, r0
 80010a0:	2300      	movs	r3, #0
 80010a2:	4630      	mov	r0, r6
 80010a4:	4639      	mov	r1, r7
 80010a6:	f7ff fd13 	bl	8000ad0 <__aeabi_dcmplt>
 80010aa:	b148      	cbz	r0, 80010c0 <_dtoa_r+0x178>
 80010ac:	4650      	mov	r0, sl
 80010ae:	f7ff fa19 	bl	80004e4 <__aeabi_i2d>
 80010b2:	4632      	mov	r2, r6
 80010b4:	463b      	mov	r3, r7
 80010b6:	f7ff fd01 	bl	8000abc <__aeabi_dcmpeq>
 80010ba:	b908      	cbnz	r0, 80010c0 <_dtoa_r+0x178>
 80010bc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80010c0:	f1ba 0f16 	cmp.w	sl, #22
 80010c4:	d857      	bhi.n	8001176 <_dtoa_r+0x22e>
 80010c6:	4b59      	ldr	r3, [pc, #356]	; (800122c <_dtoa_r+0x2e4>)
 80010c8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80010cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80010d4:	f7ff fcfc 	bl	8000ad0 <__aeabi_dcmplt>
 80010d8:	2800      	cmp	r0, #0
 80010da:	d04e      	beq.n	800117a <_dtoa_r+0x232>
 80010dc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80010e0:	2300      	movs	r3, #0
 80010e2:	930f      	str	r3, [sp, #60]	; 0x3c
 80010e4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80010e6:	1b1c      	subs	r4, r3, r4
 80010e8:	1e63      	subs	r3, r4, #1
 80010ea:	9309      	str	r3, [sp, #36]	; 0x24
 80010ec:	bf45      	ittet	mi
 80010ee:	f1c4 0301 	rsbmi	r3, r4, #1
 80010f2:	9306      	strmi	r3, [sp, #24]
 80010f4:	2300      	movpl	r3, #0
 80010f6:	2300      	movmi	r3, #0
 80010f8:	bf4c      	ite	mi
 80010fa:	9309      	strmi	r3, [sp, #36]	; 0x24
 80010fc:	9306      	strpl	r3, [sp, #24]
 80010fe:	f1ba 0f00 	cmp.w	sl, #0
 8001102:	db3c      	blt.n	800117e <_dtoa_r+0x236>
 8001104:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001106:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800110a:	4453      	add	r3, sl
 800110c:	9309      	str	r3, [sp, #36]	; 0x24
 800110e:	2300      	movs	r3, #0
 8001110:	930a      	str	r3, [sp, #40]	; 0x28
 8001112:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001114:	2b09      	cmp	r3, #9
 8001116:	f200 808d 	bhi.w	8001234 <_dtoa_r+0x2ec>
 800111a:	2b05      	cmp	r3, #5
 800111c:	bfc4      	itt	gt
 800111e:	3b04      	subgt	r3, #4
 8001120:	9322      	strgt	r3, [sp, #136]	; 0x88
 8001122:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001124:	f1a3 0302 	sub.w	r3, r3, #2
 8001128:	bfcc      	ite	gt
 800112a:	2400      	movgt	r4, #0
 800112c:	2401      	movle	r4, #1
 800112e:	2b03      	cmp	r3, #3
 8001130:	f200 808c 	bhi.w	800124c <_dtoa_r+0x304>
 8001134:	e8df f003 	tbb	[pc, r3]
 8001138:	5b4d4f2d 	.word	0x5b4d4f2d
 800113c:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8001140:	441c      	add	r4, r3
 8001142:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8001146:	2b20      	cmp	r3, #32
 8001148:	bfc3      	ittte	gt
 800114a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800114e:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8001152:	fa09 f303 	lslgt.w	r3, r9, r3
 8001156:	f1c3 0320 	rsble	r3, r3, #32
 800115a:	bfc6      	itte	gt
 800115c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8001160:	4318      	orrgt	r0, r3
 8001162:	fa06 f003 	lslle.w	r0, r6, r3
 8001166:	f7ff f9ad 	bl	80004c4 <__aeabi_ui2d>
 800116a:	2301      	movs	r3, #1
 800116c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8001170:	3c01      	subs	r4, #1
 8001172:	9313      	str	r3, [sp, #76]	; 0x4c
 8001174:	e770      	b.n	8001058 <_dtoa_r+0x110>
 8001176:	2301      	movs	r3, #1
 8001178:	e7b3      	b.n	80010e2 <_dtoa_r+0x19a>
 800117a:	900f      	str	r0, [sp, #60]	; 0x3c
 800117c:	e7b2      	b.n	80010e4 <_dtoa_r+0x19c>
 800117e:	9b06      	ldr	r3, [sp, #24]
 8001180:	eba3 030a 	sub.w	r3, r3, sl
 8001184:	9306      	str	r3, [sp, #24]
 8001186:	f1ca 0300 	rsb	r3, sl, #0
 800118a:	930a      	str	r3, [sp, #40]	; 0x28
 800118c:	2300      	movs	r3, #0
 800118e:	930e      	str	r3, [sp, #56]	; 0x38
 8001190:	e7bf      	b.n	8001112 <_dtoa_r+0x1ca>
 8001192:	2300      	movs	r3, #0
 8001194:	930b      	str	r3, [sp, #44]	; 0x2c
 8001196:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8001198:	2b00      	cmp	r3, #0
 800119a:	dc5a      	bgt.n	8001252 <_dtoa_r+0x30a>
 800119c:	f04f 0901 	mov.w	r9, #1
 80011a0:	f8cd 9020 	str.w	r9, [sp, #32]
 80011a4:	464b      	mov	r3, r9
 80011a6:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80011aa:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80011ac:	2200      	movs	r2, #0
 80011ae:	6042      	str	r2, [r0, #4]
 80011b0:	2204      	movs	r2, #4
 80011b2:	f102 0614 	add.w	r6, r2, #20
 80011b6:	429e      	cmp	r6, r3
 80011b8:	6841      	ldr	r1, [r0, #4]
 80011ba:	d950      	bls.n	800125e <_dtoa_r+0x316>
 80011bc:	4628      	mov	r0, r5
 80011be:	f00b fae3 	bl	800c788 <_Balloc>
 80011c2:	9003      	str	r0, [sp, #12]
 80011c4:	2800      	cmp	r0, #0
 80011c6:	d14e      	bne.n	8001266 <_dtoa_r+0x31e>
 80011c8:	4b19      	ldr	r3, [pc, #100]	; (8001230 <_dtoa_r+0x2e8>)
 80011ca:	4602      	mov	r2, r0
 80011cc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80011d0:	e6ce      	b.n	8000f70 <_dtoa_r+0x28>
 80011d2:	2301      	movs	r3, #1
 80011d4:	e7de      	b.n	8001194 <_dtoa_r+0x24c>
 80011d6:	2300      	movs	r3, #0
 80011d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80011da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80011dc:	eb0a 0903 	add.w	r9, sl, r3
 80011e0:	f109 0301 	add.w	r3, r9, #1
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	9308      	str	r3, [sp, #32]
 80011e8:	bfb8      	it	lt
 80011ea:	2301      	movlt	r3, #1
 80011ec:	e7dd      	b.n	80011aa <_dtoa_r+0x262>
 80011ee:	2301      	movs	r3, #1
 80011f0:	e7f2      	b.n	80011d8 <_dtoa_r+0x290>
 80011f2:	bf00      	nop
 80011f4:	f3af 8000 	nop.w
 80011f8:	636f4361 	.word	0x636f4361
 80011fc:	3fd287a7 	.word	0x3fd287a7
 8001200:	8b60c8b3 	.word	0x8b60c8b3
 8001204:	3fc68a28 	.word	0x3fc68a28
 8001208:	509f79fb 	.word	0x509f79fb
 800120c:	3fd34413 	.word	0x3fd34413
 8001210:	08011e8e 	.word	0x08011e8e
 8001214:	08011ea5 	.word	0x08011ea5
 8001218:	7ff00000 	.word	0x7ff00000
 800121c:	08011e8a 	.word	0x08011e8a
 8001220:	08011e81 	.word	0x08011e81
 8001224:	08011e5e 	.word	0x08011e5e
 8001228:	3ff80000 	.word	0x3ff80000
 800122c:	08010848 	.word	0x08010848
 8001230:	08011eff 	.word	0x08011eff
 8001234:	2401      	movs	r4, #1
 8001236:	2300      	movs	r3, #0
 8001238:	9322      	str	r3, [sp, #136]	; 0x88
 800123a:	940b      	str	r4, [sp, #44]	; 0x2c
 800123c:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8001240:	2200      	movs	r2, #0
 8001242:	f8cd 9020 	str.w	r9, [sp, #32]
 8001246:	2312      	movs	r3, #18
 8001248:	9223      	str	r2, [sp, #140]	; 0x8c
 800124a:	e7ae      	b.n	80011aa <_dtoa_r+0x262>
 800124c:	2301      	movs	r3, #1
 800124e:	930b      	str	r3, [sp, #44]	; 0x2c
 8001250:	e7f4      	b.n	800123c <_dtoa_r+0x2f4>
 8001252:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8001256:	f8cd 9020 	str.w	r9, [sp, #32]
 800125a:	464b      	mov	r3, r9
 800125c:	e7a5      	b.n	80011aa <_dtoa_r+0x262>
 800125e:	3101      	adds	r1, #1
 8001260:	6041      	str	r1, [r0, #4]
 8001262:	0052      	lsls	r2, r2, #1
 8001264:	e7a5      	b.n	80011b2 <_dtoa_r+0x26a>
 8001266:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001268:	9a03      	ldr	r2, [sp, #12]
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	9b08      	ldr	r3, [sp, #32]
 800126e:	2b0e      	cmp	r3, #14
 8001270:	f200 80a8 	bhi.w	80013c4 <_dtoa_r+0x47c>
 8001274:	2c00      	cmp	r4, #0
 8001276:	f000 80a5 	beq.w	80013c4 <_dtoa_r+0x47c>
 800127a:	f1ba 0f00 	cmp.w	sl, #0
 800127e:	dd34      	ble.n	80012ea <_dtoa_r+0x3a2>
 8001280:	4a9a      	ldr	r2, [pc, #616]	; (80014ec <_dtoa_r+0x5a4>)
 8001282:	f00a 030f 	and.w	r3, sl, #15
 8001286:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800128a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800128e:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8001292:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8001296:	ea4f 142a 	mov.w	r4, sl, asr #4
 800129a:	d016      	beq.n	80012ca <_dtoa_r+0x382>
 800129c:	4b94      	ldr	r3, [pc, #592]	; (80014f0 <_dtoa_r+0x5a8>)
 800129e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80012a2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80012a6:	f7ff fab1 	bl	800080c <__aeabi_ddiv>
 80012aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80012ae:	f004 040f 	and.w	r4, r4, #15
 80012b2:	2703      	movs	r7, #3
 80012b4:	4e8e      	ldr	r6, [pc, #568]	; (80014f0 <_dtoa_r+0x5a8>)
 80012b6:	b954      	cbnz	r4, 80012ce <_dtoa_r+0x386>
 80012b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80012bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80012c0:	f7ff faa4 	bl	800080c <__aeabi_ddiv>
 80012c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80012c8:	e029      	b.n	800131e <_dtoa_r+0x3d6>
 80012ca:	2702      	movs	r7, #2
 80012cc:	e7f2      	b.n	80012b4 <_dtoa_r+0x36c>
 80012ce:	07e1      	lsls	r1, r4, #31
 80012d0:	d508      	bpl.n	80012e4 <_dtoa_r+0x39c>
 80012d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80012d6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80012da:	f7ff f96d 	bl	80005b8 <__aeabi_dmul>
 80012de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80012e2:	3701      	adds	r7, #1
 80012e4:	1064      	asrs	r4, r4, #1
 80012e6:	3608      	adds	r6, #8
 80012e8:	e7e5      	b.n	80012b6 <_dtoa_r+0x36e>
 80012ea:	f000 80a5 	beq.w	8001438 <_dtoa_r+0x4f0>
 80012ee:	f1ca 0400 	rsb	r4, sl, #0
 80012f2:	4b7e      	ldr	r3, [pc, #504]	; (80014ec <_dtoa_r+0x5a4>)
 80012f4:	4e7e      	ldr	r6, [pc, #504]	; (80014f0 <_dtoa_r+0x5a8>)
 80012f6:	f004 020f 	and.w	r2, r4, #15
 80012fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80012fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001302:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8001306:	f7ff f957 	bl	80005b8 <__aeabi_dmul>
 800130a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800130e:	1124      	asrs	r4, r4, #4
 8001310:	2300      	movs	r3, #0
 8001312:	2702      	movs	r7, #2
 8001314:	2c00      	cmp	r4, #0
 8001316:	f040 8084 	bne.w	8001422 <_dtoa_r+0x4da>
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1d2      	bne.n	80012c4 <_dtoa_r+0x37c>
 800131e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001320:	2b00      	cmp	r3, #0
 8001322:	f000 808b 	beq.w	800143c <_dtoa_r+0x4f4>
 8001326:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800132a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800132e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8001332:	4b70      	ldr	r3, [pc, #448]	; (80014f4 <_dtoa_r+0x5ac>)
 8001334:	2200      	movs	r2, #0
 8001336:	f7ff fbcb 	bl	8000ad0 <__aeabi_dcmplt>
 800133a:	2800      	cmp	r0, #0
 800133c:	d07e      	beq.n	800143c <_dtoa_r+0x4f4>
 800133e:	9b08      	ldr	r3, [sp, #32]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d07b      	beq.n	800143c <_dtoa_r+0x4f4>
 8001344:	f1b9 0f00 	cmp.w	r9, #0
 8001348:	dd38      	ble.n	80013bc <_dtoa_r+0x474>
 800134a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800134e:	4b6a      	ldr	r3, [pc, #424]	; (80014f8 <_dtoa_r+0x5b0>)
 8001350:	2200      	movs	r2, #0
 8001352:	f7ff f931 	bl	80005b8 <__aeabi_dmul>
 8001356:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800135a:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 800135e:	3701      	adds	r7, #1
 8001360:	464c      	mov	r4, r9
 8001362:	4638      	mov	r0, r7
 8001364:	f7ff f8be 	bl	80004e4 <__aeabi_i2d>
 8001368:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800136c:	f7ff f924 	bl	80005b8 <__aeabi_dmul>
 8001370:	4b62      	ldr	r3, [pc, #392]	; (80014fc <_dtoa_r+0x5b4>)
 8001372:	2200      	movs	r2, #0
 8001374:	f7fe ff6a 	bl	800024c <__adddf3>
 8001378:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800137c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8001380:	9611      	str	r6, [sp, #68]	; 0x44
 8001382:	2c00      	cmp	r4, #0
 8001384:	d15d      	bne.n	8001442 <_dtoa_r+0x4fa>
 8001386:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800138a:	4b5d      	ldr	r3, [pc, #372]	; (8001500 <_dtoa_r+0x5b8>)
 800138c:	2200      	movs	r2, #0
 800138e:	f7fe ff5b 	bl	8000248 <__aeabi_dsub>
 8001392:	4602      	mov	r2, r0
 8001394:	460b      	mov	r3, r1
 8001396:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800139a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800139c:	4633      	mov	r3, r6
 800139e:	f7ff fbb5 	bl	8000b0c <__aeabi_dcmpgt>
 80013a2:	2800      	cmp	r0, #0
 80013a4:	f040 829c 	bne.w	80018e0 <_dtoa_r+0x998>
 80013a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80013ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80013ae:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80013b2:	f7ff fb8d 	bl	8000ad0 <__aeabi_dcmplt>
 80013b6:	2800      	cmp	r0, #0
 80013b8:	f040 8290 	bne.w	80018dc <_dtoa_r+0x994>
 80013bc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80013c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80013c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	f2c0 8152 	blt.w	8001670 <_dtoa_r+0x728>
 80013cc:	f1ba 0f0e 	cmp.w	sl, #14
 80013d0:	f300 814e 	bgt.w	8001670 <_dtoa_r+0x728>
 80013d4:	4b45      	ldr	r3, [pc, #276]	; (80014ec <_dtoa_r+0x5a4>)
 80013d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80013da:	e9d3 3400 	ldrd	r3, r4, [r3]
 80013de:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80013e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	f280 80db 	bge.w	80015a0 <_dtoa_r+0x658>
 80013ea:	9b08      	ldr	r3, [sp, #32]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	f300 80d7 	bgt.w	80015a0 <_dtoa_r+0x658>
 80013f2:	f040 8272 	bne.w	80018da <_dtoa_r+0x992>
 80013f6:	4b42      	ldr	r3, [pc, #264]	; (8001500 <_dtoa_r+0x5b8>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80013fe:	f7ff f8db 	bl	80005b8 <__aeabi_dmul>
 8001402:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001406:	f7ff fb77 	bl	8000af8 <__aeabi_dcmpge>
 800140a:	9c08      	ldr	r4, [sp, #32]
 800140c:	4626      	mov	r6, r4
 800140e:	2800      	cmp	r0, #0
 8001410:	f040 8248 	bne.w	80018a4 <_dtoa_r+0x95c>
 8001414:	9f03      	ldr	r7, [sp, #12]
 8001416:	2331      	movs	r3, #49	; 0x31
 8001418:	f807 3b01 	strb.w	r3, [r7], #1
 800141c:	f10a 0a01 	add.w	sl, sl, #1
 8001420:	e244      	b.n	80018ac <_dtoa_r+0x964>
 8001422:	07e2      	lsls	r2, r4, #31
 8001424:	d505      	bpl.n	8001432 <_dtoa_r+0x4ea>
 8001426:	e9d6 2300 	ldrd	r2, r3, [r6]
 800142a:	f7ff f8c5 	bl	80005b8 <__aeabi_dmul>
 800142e:	3701      	adds	r7, #1
 8001430:	2301      	movs	r3, #1
 8001432:	1064      	asrs	r4, r4, #1
 8001434:	3608      	adds	r6, #8
 8001436:	e76d      	b.n	8001314 <_dtoa_r+0x3cc>
 8001438:	2702      	movs	r7, #2
 800143a:	e770      	b.n	800131e <_dtoa_r+0x3d6>
 800143c:	9c08      	ldr	r4, [sp, #32]
 800143e:	46d0      	mov	r8, sl
 8001440:	e78f      	b.n	8001362 <_dtoa_r+0x41a>
 8001442:	9903      	ldr	r1, [sp, #12]
 8001444:	4b29      	ldr	r3, [pc, #164]	; (80014ec <_dtoa_r+0x5a4>)
 8001446:	4421      	add	r1, r4
 8001448:	9112      	str	r1, [sp, #72]	; 0x48
 800144a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800144c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8001450:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8001454:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8001458:	2900      	cmp	r1, #0
 800145a:	d055      	beq.n	8001508 <_dtoa_r+0x5c0>
 800145c:	4929      	ldr	r1, [pc, #164]	; (8001504 <_dtoa_r+0x5bc>)
 800145e:	2000      	movs	r0, #0
 8001460:	f7ff f9d4 	bl	800080c <__aeabi_ddiv>
 8001464:	463b      	mov	r3, r7
 8001466:	4632      	mov	r2, r6
 8001468:	f7fe feee 	bl	8000248 <__aeabi_dsub>
 800146c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8001470:	9f03      	ldr	r7, [sp, #12]
 8001472:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001476:	f7ff fb69 	bl	8000b4c <__aeabi_d2iz>
 800147a:	4604      	mov	r4, r0
 800147c:	f7ff f832 	bl	80004e4 <__aeabi_i2d>
 8001480:	4602      	mov	r2, r0
 8001482:	460b      	mov	r3, r1
 8001484:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001488:	f7fe fede 	bl	8000248 <__aeabi_dsub>
 800148c:	3430      	adds	r4, #48	; 0x30
 800148e:	4602      	mov	r2, r0
 8001490:	460b      	mov	r3, r1
 8001492:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001496:	f807 4b01 	strb.w	r4, [r7], #1
 800149a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800149e:	f7ff fb17 	bl	8000ad0 <__aeabi_dcmplt>
 80014a2:	2800      	cmp	r0, #0
 80014a4:	d174      	bne.n	8001590 <_dtoa_r+0x648>
 80014a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80014aa:	4912      	ldr	r1, [pc, #72]	; (80014f4 <_dtoa_r+0x5ac>)
 80014ac:	2000      	movs	r0, #0
 80014ae:	f7fe fecb 	bl	8000248 <__aeabi_dsub>
 80014b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80014b6:	f7ff fb0b 	bl	8000ad0 <__aeabi_dcmplt>
 80014ba:	2800      	cmp	r0, #0
 80014bc:	f040 80b7 	bne.w	800162e <_dtoa_r+0x6e6>
 80014c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80014c2:	429f      	cmp	r7, r3
 80014c4:	f43f af7a 	beq.w	80013bc <_dtoa_r+0x474>
 80014c8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80014cc:	4b0a      	ldr	r3, [pc, #40]	; (80014f8 <_dtoa_r+0x5b0>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	f7ff f872 	bl	80005b8 <__aeabi_dmul>
 80014d4:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <_dtoa_r+0x5b0>)
 80014d6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80014da:	2200      	movs	r2, #0
 80014dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80014e0:	f7ff f86a 	bl	80005b8 <__aeabi_dmul>
 80014e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80014e8:	e7c3      	b.n	8001472 <_dtoa_r+0x52a>
 80014ea:	bf00      	nop
 80014ec:	08010848 	.word	0x08010848
 80014f0:	08010820 	.word	0x08010820
 80014f4:	3ff00000 	.word	0x3ff00000
 80014f8:	40240000 	.word	0x40240000
 80014fc:	401c0000 	.word	0x401c0000
 8001500:	40140000 	.word	0x40140000
 8001504:	3fe00000 	.word	0x3fe00000
 8001508:	4630      	mov	r0, r6
 800150a:	4639      	mov	r1, r7
 800150c:	f7ff f854 	bl	80005b8 <__aeabi_dmul>
 8001510:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8001514:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8001516:	9c03      	ldr	r4, [sp, #12]
 8001518:	9314      	str	r3, [sp, #80]	; 0x50
 800151a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800151e:	f7ff fb15 	bl	8000b4c <__aeabi_d2iz>
 8001522:	9015      	str	r0, [sp, #84]	; 0x54
 8001524:	f7fe ffde 	bl	80004e4 <__aeabi_i2d>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001530:	f7fe fe8a 	bl	8000248 <__aeabi_dsub>
 8001534:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8001536:	3330      	adds	r3, #48	; 0x30
 8001538:	f804 3b01 	strb.w	r3, [r4], #1
 800153c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800153e:	429c      	cmp	r4, r3
 8001540:	4606      	mov	r6, r0
 8001542:	460f      	mov	r7, r1
 8001544:	f04f 0200 	mov.w	r2, #0
 8001548:	d124      	bne.n	8001594 <_dtoa_r+0x64c>
 800154a:	4ba4      	ldr	r3, [pc, #656]	; (80017dc <_dtoa_r+0x894>)
 800154c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8001550:	f7fe fe7c 	bl	800024c <__adddf3>
 8001554:	4602      	mov	r2, r0
 8001556:	460b      	mov	r3, r1
 8001558:	4630      	mov	r0, r6
 800155a:	4639      	mov	r1, r7
 800155c:	f7ff fad6 	bl	8000b0c <__aeabi_dcmpgt>
 8001560:	2800      	cmp	r0, #0
 8001562:	d163      	bne.n	800162c <_dtoa_r+0x6e4>
 8001564:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8001568:	499c      	ldr	r1, [pc, #624]	; (80017dc <_dtoa_r+0x894>)
 800156a:	2000      	movs	r0, #0
 800156c:	f7fe fe6c 	bl	8000248 <__aeabi_dsub>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	4630      	mov	r0, r6
 8001576:	4639      	mov	r1, r7
 8001578:	f7ff faaa 	bl	8000ad0 <__aeabi_dcmplt>
 800157c:	2800      	cmp	r0, #0
 800157e:	f43f af1d 	beq.w	80013bc <_dtoa_r+0x474>
 8001582:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8001584:	1e7b      	subs	r3, r7, #1
 8001586:	9314      	str	r3, [sp, #80]	; 0x50
 8001588:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800158c:	2b30      	cmp	r3, #48	; 0x30
 800158e:	d0f8      	beq.n	8001582 <_dtoa_r+0x63a>
 8001590:	46c2      	mov	sl, r8
 8001592:	e03b      	b.n	800160c <_dtoa_r+0x6c4>
 8001594:	4b92      	ldr	r3, [pc, #584]	; (80017e0 <_dtoa_r+0x898>)
 8001596:	f7ff f80f 	bl	80005b8 <__aeabi_dmul>
 800159a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800159e:	e7bc      	b.n	800151a <_dtoa_r+0x5d2>
 80015a0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80015a4:	9f03      	ldr	r7, [sp, #12]
 80015a6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80015aa:	4640      	mov	r0, r8
 80015ac:	4649      	mov	r1, r9
 80015ae:	f7ff f92d 	bl	800080c <__aeabi_ddiv>
 80015b2:	f7ff facb 	bl	8000b4c <__aeabi_d2iz>
 80015b6:	4604      	mov	r4, r0
 80015b8:	f7fe ff94 	bl	80004e4 <__aeabi_i2d>
 80015bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80015c0:	f7fe fffa 	bl	80005b8 <__aeabi_dmul>
 80015c4:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80015c8:	4602      	mov	r2, r0
 80015ca:	460b      	mov	r3, r1
 80015cc:	4640      	mov	r0, r8
 80015ce:	4649      	mov	r1, r9
 80015d0:	f7fe fe3a 	bl	8000248 <__aeabi_dsub>
 80015d4:	f807 6b01 	strb.w	r6, [r7], #1
 80015d8:	9e03      	ldr	r6, [sp, #12]
 80015da:	f8dd c020 	ldr.w	ip, [sp, #32]
 80015de:	1bbe      	subs	r6, r7, r6
 80015e0:	45b4      	cmp	ip, r6
 80015e2:	4602      	mov	r2, r0
 80015e4:	460b      	mov	r3, r1
 80015e6:	d136      	bne.n	8001656 <_dtoa_r+0x70e>
 80015e8:	f7fe fe30 	bl	800024c <__adddf3>
 80015ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80015f0:	4680      	mov	r8, r0
 80015f2:	4689      	mov	r9, r1
 80015f4:	f7ff fa8a 	bl	8000b0c <__aeabi_dcmpgt>
 80015f8:	bb58      	cbnz	r0, 8001652 <_dtoa_r+0x70a>
 80015fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80015fe:	4640      	mov	r0, r8
 8001600:	4649      	mov	r1, r9
 8001602:	f7ff fa5b 	bl	8000abc <__aeabi_dcmpeq>
 8001606:	b108      	cbz	r0, 800160c <_dtoa_r+0x6c4>
 8001608:	07e1      	lsls	r1, r4, #31
 800160a:	d422      	bmi.n	8001652 <_dtoa_r+0x70a>
 800160c:	4628      	mov	r0, r5
 800160e:	4659      	mov	r1, fp
 8001610:	f00b f8fa 	bl	800c808 <_Bfree>
 8001614:	2300      	movs	r3, #0
 8001616:	703b      	strb	r3, [r7, #0]
 8001618:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800161a:	f10a 0001 	add.w	r0, sl, #1
 800161e:	6018      	str	r0, [r3, #0]
 8001620:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001622:	2b00      	cmp	r3, #0
 8001624:	f43f acdd 	beq.w	8000fe2 <_dtoa_r+0x9a>
 8001628:	601f      	str	r7, [r3, #0]
 800162a:	e4da      	b.n	8000fe2 <_dtoa_r+0x9a>
 800162c:	4627      	mov	r7, r4
 800162e:	463b      	mov	r3, r7
 8001630:	461f      	mov	r7, r3
 8001632:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8001636:	2a39      	cmp	r2, #57	; 0x39
 8001638:	d107      	bne.n	800164a <_dtoa_r+0x702>
 800163a:	9a03      	ldr	r2, [sp, #12]
 800163c:	429a      	cmp	r2, r3
 800163e:	d1f7      	bne.n	8001630 <_dtoa_r+0x6e8>
 8001640:	9903      	ldr	r1, [sp, #12]
 8001642:	2230      	movs	r2, #48	; 0x30
 8001644:	f108 0801 	add.w	r8, r8, #1
 8001648:	700a      	strb	r2, [r1, #0]
 800164a:	781a      	ldrb	r2, [r3, #0]
 800164c:	3201      	adds	r2, #1
 800164e:	701a      	strb	r2, [r3, #0]
 8001650:	e79e      	b.n	8001590 <_dtoa_r+0x648>
 8001652:	46d0      	mov	r8, sl
 8001654:	e7eb      	b.n	800162e <_dtoa_r+0x6e6>
 8001656:	4b62      	ldr	r3, [pc, #392]	; (80017e0 <_dtoa_r+0x898>)
 8001658:	2200      	movs	r2, #0
 800165a:	f7fe ffad 	bl	80005b8 <__aeabi_dmul>
 800165e:	2200      	movs	r2, #0
 8001660:	2300      	movs	r3, #0
 8001662:	4680      	mov	r8, r0
 8001664:	4689      	mov	r9, r1
 8001666:	f7ff fa29 	bl	8000abc <__aeabi_dcmpeq>
 800166a:	2800      	cmp	r0, #0
 800166c:	d09b      	beq.n	80015a6 <_dtoa_r+0x65e>
 800166e:	e7cd      	b.n	800160c <_dtoa_r+0x6c4>
 8001670:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001672:	2a00      	cmp	r2, #0
 8001674:	f000 80d0 	beq.w	8001818 <_dtoa_r+0x8d0>
 8001678:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800167a:	2a01      	cmp	r2, #1
 800167c:	f300 80b2 	bgt.w	80017e4 <_dtoa_r+0x89c>
 8001680:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8001682:	2a00      	cmp	r2, #0
 8001684:	f000 80a6 	beq.w	80017d4 <_dtoa_r+0x88c>
 8001688:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800168c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800168e:	9f06      	ldr	r7, [sp, #24]
 8001690:	9a06      	ldr	r2, [sp, #24]
 8001692:	441a      	add	r2, r3
 8001694:	9206      	str	r2, [sp, #24]
 8001696:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001698:	2101      	movs	r1, #1
 800169a:	441a      	add	r2, r3
 800169c:	4628      	mov	r0, r5
 800169e:	9209      	str	r2, [sp, #36]	; 0x24
 80016a0:	f00b f91a 	bl	800c8d8 <__i2b>
 80016a4:	4606      	mov	r6, r0
 80016a6:	2f00      	cmp	r7, #0
 80016a8:	dd0c      	ble.n	80016c4 <_dtoa_r+0x77c>
 80016aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	dd09      	ble.n	80016c4 <_dtoa_r+0x77c>
 80016b0:	42bb      	cmp	r3, r7
 80016b2:	9a06      	ldr	r2, [sp, #24]
 80016b4:	bfa8      	it	ge
 80016b6:	463b      	movge	r3, r7
 80016b8:	1ad2      	subs	r2, r2, r3
 80016ba:	9206      	str	r2, [sp, #24]
 80016bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80016be:	1aff      	subs	r7, r7, r3
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	9309      	str	r3, [sp, #36]	; 0x24
 80016c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80016c6:	b1f3      	cbz	r3, 8001706 <_dtoa_r+0x7be>
 80016c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	f000 80a8 	beq.w	8001820 <_dtoa_r+0x8d8>
 80016d0:	2c00      	cmp	r4, #0
 80016d2:	dd10      	ble.n	80016f6 <_dtoa_r+0x7ae>
 80016d4:	4631      	mov	r1, r6
 80016d6:	4622      	mov	r2, r4
 80016d8:	4628      	mov	r0, r5
 80016da:	f00b f9bb 	bl	800ca54 <__pow5mult>
 80016de:	465a      	mov	r2, fp
 80016e0:	4601      	mov	r1, r0
 80016e2:	4606      	mov	r6, r0
 80016e4:	4628      	mov	r0, r5
 80016e6:	f00b f90d 	bl	800c904 <__multiply>
 80016ea:	4659      	mov	r1, fp
 80016ec:	4680      	mov	r8, r0
 80016ee:	4628      	mov	r0, r5
 80016f0:	f00b f88a 	bl	800c808 <_Bfree>
 80016f4:	46c3      	mov	fp, r8
 80016f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80016f8:	1b1a      	subs	r2, r3, r4
 80016fa:	d004      	beq.n	8001706 <_dtoa_r+0x7be>
 80016fc:	4659      	mov	r1, fp
 80016fe:	4628      	mov	r0, r5
 8001700:	f00b f9a8 	bl	800ca54 <__pow5mult>
 8001704:	4683      	mov	fp, r0
 8001706:	2101      	movs	r1, #1
 8001708:	4628      	mov	r0, r5
 800170a:	f00b f8e5 	bl	800c8d8 <__i2b>
 800170e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001710:	2b00      	cmp	r3, #0
 8001712:	4604      	mov	r4, r0
 8001714:	f340 8086 	ble.w	8001824 <_dtoa_r+0x8dc>
 8001718:	461a      	mov	r2, r3
 800171a:	4601      	mov	r1, r0
 800171c:	4628      	mov	r0, r5
 800171e:	f00b f999 	bl	800ca54 <__pow5mult>
 8001722:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001724:	2b01      	cmp	r3, #1
 8001726:	4604      	mov	r4, r0
 8001728:	dd7f      	ble.n	800182a <_dtoa_r+0x8e2>
 800172a:	f04f 0800 	mov.w	r8, #0
 800172e:	6923      	ldr	r3, [r4, #16]
 8001730:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001734:	6918      	ldr	r0, [r3, #16]
 8001736:	f00e fbfe 	bl	800ff36 <__hi0bits>
 800173a:	f1c0 0020 	rsb	r0, r0, #32
 800173e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001740:	4418      	add	r0, r3
 8001742:	f010 001f 	ands.w	r0, r0, #31
 8001746:	f000 8092 	beq.w	800186e <_dtoa_r+0x926>
 800174a:	f1c0 0320 	rsb	r3, r0, #32
 800174e:	2b04      	cmp	r3, #4
 8001750:	f340 808a 	ble.w	8001868 <_dtoa_r+0x920>
 8001754:	f1c0 001c 	rsb	r0, r0, #28
 8001758:	9b06      	ldr	r3, [sp, #24]
 800175a:	4403      	add	r3, r0
 800175c:	9306      	str	r3, [sp, #24]
 800175e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001760:	4403      	add	r3, r0
 8001762:	4407      	add	r7, r0
 8001764:	9309      	str	r3, [sp, #36]	; 0x24
 8001766:	9b06      	ldr	r3, [sp, #24]
 8001768:	2b00      	cmp	r3, #0
 800176a:	dd05      	ble.n	8001778 <_dtoa_r+0x830>
 800176c:	4659      	mov	r1, fp
 800176e:	461a      	mov	r2, r3
 8001770:	4628      	mov	r0, r5
 8001772:	f00b f9c9 	bl	800cb08 <__lshift>
 8001776:	4683      	mov	fp, r0
 8001778:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800177a:	2b00      	cmp	r3, #0
 800177c:	dd05      	ble.n	800178a <_dtoa_r+0x842>
 800177e:	4621      	mov	r1, r4
 8001780:	461a      	mov	r2, r3
 8001782:	4628      	mov	r0, r5
 8001784:	f00b f9c0 	bl	800cb08 <__lshift>
 8001788:	4604      	mov	r4, r0
 800178a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800178c:	2b00      	cmp	r3, #0
 800178e:	d070      	beq.n	8001872 <_dtoa_r+0x92a>
 8001790:	4621      	mov	r1, r4
 8001792:	4658      	mov	r0, fp
 8001794:	f00e fc1c 	bl	800ffd0 <__mcmp>
 8001798:	2800      	cmp	r0, #0
 800179a:	da6a      	bge.n	8001872 <_dtoa_r+0x92a>
 800179c:	2300      	movs	r3, #0
 800179e:	4659      	mov	r1, fp
 80017a0:	220a      	movs	r2, #10
 80017a2:	4628      	mov	r0, r5
 80017a4:	f00b f852 	bl	800c84c <__multadd>
 80017a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80017aa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80017ae:	4683      	mov	fp, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	f000 8194 	beq.w	8001ade <_dtoa_r+0xb96>
 80017b6:	4631      	mov	r1, r6
 80017b8:	2300      	movs	r3, #0
 80017ba:	220a      	movs	r2, #10
 80017bc:	4628      	mov	r0, r5
 80017be:	f00b f845 	bl	800c84c <__multadd>
 80017c2:	f1b9 0f00 	cmp.w	r9, #0
 80017c6:	4606      	mov	r6, r0
 80017c8:	f300 8093 	bgt.w	80018f2 <_dtoa_r+0x9aa>
 80017cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	dc57      	bgt.n	8001882 <_dtoa_r+0x93a>
 80017d2:	e08e      	b.n	80018f2 <_dtoa_r+0x9aa>
 80017d4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80017d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80017da:	e757      	b.n	800168c <_dtoa_r+0x744>
 80017dc:	3fe00000 	.word	0x3fe00000
 80017e0:	40240000 	.word	0x40240000
 80017e4:	9b08      	ldr	r3, [sp, #32]
 80017e6:	1e5c      	subs	r4, r3, #1
 80017e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80017ea:	42a3      	cmp	r3, r4
 80017ec:	bfbf      	itttt	lt
 80017ee:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80017f0:	940a      	strlt	r4, [sp, #40]	; 0x28
 80017f2:	1ae2      	sublt	r2, r4, r3
 80017f4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80017f6:	bfb6      	itet	lt
 80017f8:	189b      	addlt	r3, r3, r2
 80017fa:	1b1c      	subge	r4, r3, r4
 80017fc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80017fe:	9b08      	ldr	r3, [sp, #32]
 8001800:	bfb8      	it	lt
 8001802:	2400      	movlt	r4, #0
 8001804:	2b00      	cmp	r3, #0
 8001806:	bfb9      	ittee	lt
 8001808:	9b06      	ldrlt	r3, [sp, #24]
 800180a:	9a08      	ldrlt	r2, [sp, #32]
 800180c:	9f06      	ldrge	r7, [sp, #24]
 800180e:	9b08      	ldrge	r3, [sp, #32]
 8001810:	bfbc      	itt	lt
 8001812:	1a9f      	sublt	r7, r3, r2
 8001814:	2300      	movlt	r3, #0
 8001816:	e73b      	b.n	8001690 <_dtoa_r+0x748>
 8001818:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800181a:	9f06      	ldr	r7, [sp, #24]
 800181c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800181e:	e742      	b.n	80016a6 <_dtoa_r+0x75e>
 8001820:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001822:	e76b      	b.n	80016fc <_dtoa_r+0x7b4>
 8001824:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001826:	2b01      	cmp	r3, #1
 8001828:	dc19      	bgt.n	800185e <_dtoa_r+0x916>
 800182a:	9b04      	ldr	r3, [sp, #16]
 800182c:	b9bb      	cbnz	r3, 800185e <_dtoa_r+0x916>
 800182e:	9b05      	ldr	r3, [sp, #20]
 8001830:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001834:	b99b      	cbnz	r3, 800185e <_dtoa_r+0x916>
 8001836:	9b05      	ldr	r3, [sp, #20]
 8001838:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800183c:	0d1b      	lsrs	r3, r3, #20
 800183e:	051b      	lsls	r3, r3, #20
 8001840:	b183      	cbz	r3, 8001864 <_dtoa_r+0x91c>
 8001842:	9b06      	ldr	r3, [sp, #24]
 8001844:	3301      	adds	r3, #1
 8001846:	9306      	str	r3, [sp, #24]
 8001848:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800184a:	3301      	adds	r3, #1
 800184c:	9309      	str	r3, [sp, #36]	; 0x24
 800184e:	f04f 0801 	mov.w	r8, #1
 8001852:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001854:	2b00      	cmp	r3, #0
 8001856:	f47f af6a 	bne.w	800172e <_dtoa_r+0x7e6>
 800185a:	2001      	movs	r0, #1
 800185c:	e76f      	b.n	800173e <_dtoa_r+0x7f6>
 800185e:	f04f 0800 	mov.w	r8, #0
 8001862:	e7f6      	b.n	8001852 <_dtoa_r+0x90a>
 8001864:	4698      	mov	r8, r3
 8001866:	e7f4      	b.n	8001852 <_dtoa_r+0x90a>
 8001868:	f43f af7d 	beq.w	8001766 <_dtoa_r+0x81e>
 800186c:	4618      	mov	r0, r3
 800186e:	301c      	adds	r0, #28
 8001870:	e772      	b.n	8001758 <_dtoa_r+0x810>
 8001872:	9b08      	ldr	r3, [sp, #32]
 8001874:	2b00      	cmp	r3, #0
 8001876:	dc36      	bgt.n	80018e6 <_dtoa_r+0x99e>
 8001878:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800187a:	2b02      	cmp	r3, #2
 800187c:	dd33      	ble.n	80018e6 <_dtoa_r+0x99e>
 800187e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001882:	f1b9 0f00 	cmp.w	r9, #0
 8001886:	d10d      	bne.n	80018a4 <_dtoa_r+0x95c>
 8001888:	4621      	mov	r1, r4
 800188a:	464b      	mov	r3, r9
 800188c:	2205      	movs	r2, #5
 800188e:	4628      	mov	r0, r5
 8001890:	f00a ffdc 	bl	800c84c <__multadd>
 8001894:	4601      	mov	r1, r0
 8001896:	4604      	mov	r4, r0
 8001898:	4658      	mov	r0, fp
 800189a:	f00e fb99 	bl	800ffd0 <__mcmp>
 800189e:	2800      	cmp	r0, #0
 80018a0:	f73f adb8 	bgt.w	8001414 <_dtoa_r+0x4cc>
 80018a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80018a6:	9f03      	ldr	r7, [sp, #12]
 80018a8:	ea6f 0a03 	mvn.w	sl, r3
 80018ac:	f04f 0800 	mov.w	r8, #0
 80018b0:	4621      	mov	r1, r4
 80018b2:	4628      	mov	r0, r5
 80018b4:	f00a ffa8 	bl	800c808 <_Bfree>
 80018b8:	2e00      	cmp	r6, #0
 80018ba:	f43f aea7 	beq.w	800160c <_dtoa_r+0x6c4>
 80018be:	f1b8 0f00 	cmp.w	r8, #0
 80018c2:	d005      	beq.n	80018d0 <_dtoa_r+0x988>
 80018c4:	45b0      	cmp	r8, r6
 80018c6:	d003      	beq.n	80018d0 <_dtoa_r+0x988>
 80018c8:	4641      	mov	r1, r8
 80018ca:	4628      	mov	r0, r5
 80018cc:	f00a ff9c 	bl	800c808 <_Bfree>
 80018d0:	4631      	mov	r1, r6
 80018d2:	4628      	mov	r0, r5
 80018d4:	f00a ff98 	bl	800c808 <_Bfree>
 80018d8:	e698      	b.n	800160c <_dtoa_r+0x6c4>
 80018da:	2400      	movs	r4, #0
 80018dc:	4626      	mov	r6, r4
 80018de:	e7e1      	b.n	80018a4 <_dtoa_r+0x95c>
 80018e0:	46c2      	mov	sl, r8
 80018e2:	4626      	mov	r6, r4
 80018e4:	e596      	b.n	8001414 <_dtoa_r+0x4cc>
 80018e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80018e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	f000 80fd 	beq.w	8001aec <_dtoa_r+0xba4>
 80018f2:	2f00      	cmp	r7, #0
 80018f4:	dd05      	ble.n	8001902 <_dtoa_r+0x9ba>
 80018f6:	4631      	mov	r1, r6
 80018f8:	463a      	mov	r2, r7
 80018fa:	4628      	mov	r0, r5
 80018fc:	f00b f904 	bl	800cb08 <__lshift>
 8001900:	4606      	mov	r6, r0
 8001902:	f1b8 0f00 	cmp.w	r8, #0
 8001906:	d05c      	beq.n	80019c2 <_dtoa_r+0xa7a>
 8001908:	6871      	ldr	r1, [r6, #4]
 800190a:	4628      	mov	r0, r5
 800190c:	f00a ff3c 	bl	800c788 <_Balloc>
 8001910:	4607      	mov	r7, r0
 8001912:	b928      	cbnz	r0, 8001920 <_dtoa_r+0x9d8>
 8001914:	4b80      	ldr	r3, [pc, #512]	; (8001b18 <_dtoa_r+0xbd0>)
 8001916:	4602      	mov	r2, r0
 8001918:	f240 21ea 	movw	r1, #746	; 0x2ea
 800191c:	f7ff bb28 	b.w	8000f70 <_dtoa_r+0x28>
 8001920:	6932      	ldr	r2, [r6, #16]
 8001922:	3202      	adds	r2, #2
 8001924:	0092      	lsls	r2, r2, #2
 8001926:	f106 010c 	add.w	r1, r6, #12
 800192a:	300c      	adds	r0, #12
 800192c:	f00e f94f 	bl	800fbce <memcpy>
 8001930:	2201      	movs	r2, #1
 8001932:	4639      	mov	r1, r7
 8001934:	4628      	mov	r0, r5
 8001936:	f00b f8e7 	bl	800cb08 <__lshift>
 800193a:	9b03      	ldr	r3, [sp, #12]
 800193c:	3301      	adds	r3, #1
 800193e:	9308      	str	r3, [sp, #32]
 8001940:	9b03      	ldr	r3, [sp, #12]
 8001942:	444b      	add	r3, r9
 8001944:	930a      	str	r3, [sp, #40]	; 0x28
 8001946:	9b04      	ldr	r3, [sp, #16]
 8001948:	f003 0301 	and.w	r3, r3, #1
 800194c:	46b0      	mov	r8, r6
 800194e:	9309      	str	r3, [sp, #36]	; 0x24
 8001950:	4606      	mov	r6, r0
 8001952:	9b08      	ldr	r3, [sp, #32]
 8001954:	4621      	mov	r1, r4
 8001956:	3b01      	subs	r3, #1
 8001958:	4658      	mov	r0, fp
 800195a:	9304      	str	r3, [sp, #16]
 800195c:	f00e fa64 	bl	800fe28 <quorem>
 8001960:	4603      	mov	r3, r0
 8001962:	3330      	adds	r3, #48	; 0x30
 8001964:	9006      	str	r0, [sp, #24]
 8001966:	4641      	mov	r1, r8
 8001968:	4658      	mov	r0, fp
 800196a:	930b      	str	r3, [sp, #44]	; 0x2c
 800196c:	f00e fb30 	bl	800ffd0 <__mcmp>
 8001970:	4632      	mov	r2, r6
 8001972:	4681      	mov	r9, r0
 8001974:	4621      	mov	r1, r4
 8001976:	4628      	mov	r0, r5
 8001978:	f00b f936 	bl	800cbe8 <__mdiff>
 800197c:	68c2      	ldr	r2, [r0, #12]
 800197e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001980:	4607      	mov	r7, r0
 8001982:	bb02      	cbnz	r2, 80019c6 <_dtoa_r+0xa7e>
 8001984:	4601      	mov	r1, r0
 8001986:	4658      	mov	r0, fp
 8001988:	f00e fb22 	bl	800ffd0 <__mcmp>
 800198c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800198e:	4602      	mov	r2, r0
 8001990:	4639      	mov	r1, r7
 8001992:	4628      	mov	r0, r5
 8001994:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8001998:	f00a ff36 	bl	800c808 <_Bfree>
 800199c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800199e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80019a0:	9f08      	ldr	r7, [sp, #32]
 80019a2:	ea43 0102 	orr.w	r1, r3, r2
 80019a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80019a8:	430b      	orrs	r3, r1
 80019aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80019ac:	d10d      	bne.n	80019ca <_dtoa_r+0xa82>
 80019ae:	2b39      	cmp	r3, #57	; 0x39
 80019b0:	d029      	beq.n	8001a06 <_dtoa_r+0xabe>
 80019b2:	f1b9 0f00 	cmp.w	r9, #0
 80019b6:	dd01      	ble.n	80019bc <_dtoa_r+0xa74>
 80019b8:	9b06      	ldr	r3, [sp, #24]
 80019ba:	3331      	adds	r3, #49	; 0x31
 80019bc:	9a04      	ldr	r2, [sp, #16]
 80019be:	7013      	strb	r3, [r2, #0]
 80019c0:	e776      	b.n	80018b0 <_dtoa_r+0x968>
 80019c2:	4630      	mov	r0, r6
 80019c4:	e7b9      	b.n	800193a <_dtoa_r+0x9f2>
 80019c6:	2201      	movs	r2, #1
 80019c8:	e7e2      	b.n	8001990 <_dtoa_r+0xa48>
 80019ca:	f1b9 0f00 	cmp.w	r9, #0
 80019ce:	db06      	blt.n	80019de <_dtoa_r+0xa96>
 80019d0:	9922      	ldr	r1, [sp, #136]	; 0x88
 80019d2:	ea41 0909 	orr.w	r9, r1, r9
 80019d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80019d8:	ea59 0101 	orrs.w	r1, r9, r1
 80019dc:	d120      	bne.n	8001a20 <_dtoa_r+0xad8>
 80019de:	2a00      	cmp	r2, #0
 80019e0:	ddec      	ble.n	80019bc <_dtoa_r+0xa74>
 80019e2:	4659      	mov	r1, fp
 80019e4:	2201      	movs	r2, #1
 80019e6:	4628      	mov	r0, r5
 80019e8:	9308      	str	r3, [sp, #32]
 80019ea:	f00b f88d 	bl	800cb08 <__lshift>
 80019ee:	4621      	mov	r1, r4
 80019f0:	4683      	mov	fp, r0
 80019f2:	f00e faed 	bl	800ffd0 <__mcmp>
 80019f6:	2800      	cmp	r0, #0
 80019f8:	9b08      	ldr	r3, [sp, #32]
 80019fa:	dc02      	bgt.n	8001a02 <_dtoa_r+0xaba>
 80019fc:	d1de      	bne.n	80019bc <_dtoa_r+0xa74>
 80019fe:	07da      	lsls	r2, r3, #31
 8001a00:	d5dc      	bpl.n	80019bc <_dtoa_r+0xa74>
 8001a02:	2b39      	cmp	r3, #57	; 0x39
 8001a04:	d1d8      	bne.n	80019b8 <_dtoa_r+0xa70>
 8001a06:	9a04      	ldr	r2, [sp, #16]
 8001a08:	2339      	movs	r3, #57	; 0x39
 8001a0a:	7013      	strb	r3, [r2, #0]
 8001a0c:	463b      	mov	r3, r7
 8001a0e:	461f      	mov	r7, r3
 8001a10:	3b01      	subs	r3, #1
 8001a12:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8001a16:	2a39      	cmp	r2, #57	; 0x39
 8001a18:	d050      	beq.n	8001abc <_dtoa_r+0xb74>
 8001a1a:	3201      	adds	r2, #1
 8001a1c:	701a      	strb	r2, [r3, #0]
 8001a1e:	e747      	b.n	80018b0 <_dtoa_r+0x968>
 8001a20:	2a00      	cmp	r2, #0
 8001a22:	dd03      	ble.n	8001a2c <_dtoa_r+0xae4>
 8001a24:	2b39      	cmp	r3, #57	; 0x39
 8001a26:	d0ee      	beq.n	8001a06 <_dtoa_r+0xabe>
 8001a28:	3301      	adds	r3, #1
 8001a2a:	e7c7      	b.n	80019bc <_dtoa_r+0xa74>
 8001a2c:	9a08      	ldr	r2, [sp, #32]
 8001a2e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001a30:	f802 3c01 	strb.w	r3, [r2, #-1]
 8001a34:	428a      	cmp	r2, r1
 8001a36:	d02a      	beq.n	8001a8e <_dtoa_r+0xb46>
 8001a38:	4659      	mov	r1, fp
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	220a      	movs	r2, #10
 8001a3e:	4628      	mov	r0, r5
 8001a40:	f00a ff04 	bl	800c84c <__multadd>
 8001a44:	45b0      	cmp	r8, r6
 8001a46:	4683      	mov	fp, r0
 8001a48:	f04f 0300 	mov.w	r3, #0
 8001a4c:	f04f 020a 	mov.w	r2, #10
 8001a50:	4641      	mov	r1, r8
 8001a52:	4628      	mov	r0, r5
 8001a54:	d107      	bne.n	8001a66 <_dtoa_r+0xb1e>
 8001a56:	f00a fef9 	bl	800c84c <__multadd>
 8001a5a:	4680      	mov	r8, r0
 8001a5c:	4606      	mov	r6, r0
 8001a5e:	9b08      	ldr	r3, [sp, #32]
 8001a60:	3301      	adds	r3, #1
 8001a62:	9308      	str	r3, [sp, #32]
 8001a64:	e775      	b.n	8001952 <_dtoa_r+0xa0a>
 8001a66:	f00a fef1 	bl	800c84c <__multadd>
 8001a6a:	4631      	mov	r1, r6
 8001a6c:	4680      	mov	r8, r0
 8001a6e:	2300      	movs	r3, #0
 8001a70:	220a      	movs	r2, #10
 8001a72:	4628      	mov	r0, r5
 8001a74:	f00a feea 	bl	800c84c <__multadd>
 8001a78:	4606      	mov	r6, r0
 8001a7a:	e7f0      	b.n	8001a5e <_dtoa_r+0xb16>
 8001a7c:	f1b9 0f00 	cmp.w	r9, #0
 8001a80:	9a03      	ldr	r2, [sp, #12]
 8001a82:	bfcc      	ite	gt
 8001a84:	464f      	movgt	r7, r9
 8001a86:	2701      	movle	r7, #1
 8001a88:	4417      	add	r7, r2
 8001a8a:	f04f 0800 	mov.w	r8, #0
 8001a8e:	4659      	mov	r1, fp
 8001a90:	2201      	movs	r2, #1
 8001a92:	4628      	mov	r0, r5
 8001a94:	9308      	str	r3, [sp, #32]
 8001a96:	f00b f837 	bl	800cb08 <__lshift>
 8001a9a:	4621      	mov	r1, r4
 8001a9c:	4683      	mov	fp, r0
 8001a9e:	f00e fa97 	bl	800ffd0 <__mcmp>
 8001aa2:	2800      	cmp	r0, #0
 8001aa4:	dcb2      	bgt.n	8001a0c <_dtoa_r+0xac4>
 8001aa6:	d102      	bne.n	8001aae <_dtoa_r+0xb66>
 8001aa8:	9b08      	ldr	r3, [sp, #32]
 8001aaa:	07db      	lsls	r3, r3, #31
 8001aac:	d4ae      	bmi.n	8001a0c <_dtoa_r+0xac4>
 8001aae:	463b      	mov	r3, r7
 8001ab0:	461f      	mov	r7, r3
 8001ab2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8001ab6:	2a30      	cmp	r2, #48	; 0x30
 8001ab8:	d0fa      	beq.n	8001ab0 <_dtoa_r+0xb68>
 8001aba:	e6f9      	b.n	80018b0 <_dtoa_r+0x968>
 8001abc:	9a03      	ldr	r2, [sp, #12]
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	d1a5      	bne.n	8001a0e <_dtoa_r+0xac6>
 8001ac2:	f10a 0a01 	add.w	sl, sl, #1
 8001ac6:	2331      	movs	r3, #49	; 0x31
 8001ac8:	e779      	b.n	80019be <_dtoa_r+0xa76>
 8001aca:	4b14      	ldr	r3, [pc, #80]	; (8001b1c <_dtoa_r+0xbd4>)
 8001acc:	f7ff baa7 	b.w	800101e <_dtoa_r+0xd6>
 8001ad0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	f47f aa80 	bne.w	8000fd8 <_dtoa_r+0x90>
 8001ad8:	4b11      	ldr	r3, [pc, #68]	; (8001b20 <_dtoa_r+0xbd8>)
 8001ada:	f7ff baa0 	b.w	800101e <_dtoa_r+0xd6>
 8001ade:	f1b9 0f00 	cmp.w	r9, #0
 8001ae2:	dc03      	bgt.n	8001aec <_dtoa_r+0xba4>
 8001ae4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	f73f aecb 	bgt.w	8001882 <_dtoa_r+0x93a>
 8001aec:	9f03      	ldr	r7, [sp, #12]
 8001aee:	4621      	mov	r1, r4
 8001af0:	4658      	mov	r0, fp
 8001af2:	f00e f999 	bl	800fe28 <quorem>
 8001af6:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8001afa:	f807 3b01 	strb.w	r3, [r7], #1
 8001afe:	9a03      	ldr	r2, [sp, #12]
 8001b00:	1aba      	subs	r2, r7, r2
 8001b02:	4591      	cmp	r9, r2
 8001b04:	ddba      	ble.n	8001a7c <_dtoa_r+0xb34>
 8001b06:	4659      	mov	r1, fp
 8001b08:	2300      	movs	r3, #0
 8001b0a:	220a      	movs	r2, #10
 8001b0c:	4628      	mov	r0, r5
 8001b0e:	f00a fe9d 	bl	800c84c <__multadd>
 8001b12:	4683      	mov	fp, r0
 8001b14:	e7eb      	b.n	8001aee <_dtoa_r+0xba6>
 8001b16:	bf00      	nop
 8001b18:	08011eff 	.word	0x08011eff
 8001b1c:	08011e5d 	.word	0x08011e5d
 8001b20:	08011e81 	.word	0x08011e81

08001b24 <set_con_status_pixels>:
//    led_strip_update_rgb(strip_dev, color_rgb, STRIP_NUM_PIXELS);
//}


static void set_con_status_pixels(uint8_t con_status, uint8_t *pos)
{
 8001b24:	b570      	push	{r4, r5, r6, lr}
 8001b26:	4606      	mov	r6, r0
 8001b28:	460c      	mov	r4, r1
    uint8_t start_pos = (*pos);
 8001b2a:	780d      	ldrb	r5, [r1, #0]
    while (*pos < start_pos + RSSI_LED_LEN) {
 8001b2c:	e008      	b.n	8001b40 <set_con_status_pixels+0x1c>
        if (*pos < start_pos + con_status) {
            if (*pos < start_pos + NUM_OF_RED_LEDS)
                led_hsv2rgb(&red_hsv, &pixels_rgb[(*pos)]);
            else
                led_hsv2rgb(&green_hsv, &pixels_rgb[(*pos)]);
 8001b2e:	4911      	ldr	r1, [pc, #68]	; (8001b74 <set_con_status_pixels+0x50>)
 8001b30:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8001b34:	4810      	ldr	r0, [pc, #64]	; (8001b78 <set_con_status_pixels+0x54>)
 8001b36:	f008 fa7f 	bl	800a038 <led_hsv2rgb>
        } else {
            led_hsv2rgb(&empty_hsv, &pixels_rgb[(*pos)]);
        }
        (*pos)++;
 8001b3a:	7823      	ldrb	r3, [r4, #0]
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	7023      	strb	r3, [r4, #0]
    while (*pos < start_pos + RSSI_LED_LEN) {
 8001b40:	1daa      	adds	r2, r5, #6
 8001b42:	7823      	ldrb	r3, [r4, #0]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	db13      	blt.n	8001b70 <set_con_status_pixels+0x4c>
        if (*pos < start_pos + con_status) {
 8001b48:	1972      	adds	r2, r6, r5
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	dd09      	ble.n	8001b62 <set_con_status_pixels+0x3e>
            if (*pos < start_pos + NUM_OF_RED_LEDS)
 8001b4e:	1c6a      	adds	r2, r5, #1
 8001b50:	429a      	cmp	r2, r3
 8001b52:	dbec      	blt.n	8001b2e <set_con_status_pixels+0xa>
                led_hsv2rgb(&red_hsv, &pixels_rgb[(*pos)]);
 8001b54:	4907      	ldr	r1, [pc, #28]	; (8001b74 <set_con_status_pixels+0x50>)
 8001b56:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8001b5a:	4808      	ldr	r0, [pc, #32]	; (8001b7c <set_con_status_pixels+0x58>)
 8001b5c:	f008 fa6c 	bl	800a038 <led_hsv2rgb>
 8001b60:	e7eb      	b.n	8001b3a <set_con_status_pixels+0x16>
            led_hsv2rgb(&empty_hsv, &pixels_rgb[(*pos)]);
 8001b62:	4904      	ldr	r1, [pc, #16]	; (8001b74 <set_con_status_pixels+0x50>)
 8001b64:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8001b68:	4805      	ldr	r0, [pc, #20]	; (8001b80 <set_con_status_pixels+0x5c>)
 8001b6a:	f008 fa65 	bl	800a038 <led_hsv2rgb>
 8001b6e:	e7e4      	b.n	8001b3a <set_con_status_pixels+0x16>
    }
}
 8001b70:	bd70      	pop	{r4, r5, r6, pc}
 8001b72:	bf00      	nop
 8001b74:	20000d58 	.word	0x20000d58
 8001b78:	08010934 	.word	0x08010934
 8001b7c:	0801093c 	.word	0x0801093c
 8001b80:	08010930 	.word	0x08010930

08001b84 <set_people_num_pixels>:


static void set_people_num_pixels(uint8_t people_num, uint8_t *pos)
{
 8001b84:	b570      	push	{r4, r5, r6, lr}
 8001b86:	4606      	mov	r6, r0
 8001b88:	460c      	mov	r4, r1
    uint8_t start_pos = (*pos);
 8001b8a:	780d      	ldrb	r5, [r1, #0]
    while (*pos < start_pos + WORKERS_LED_LEN) {
 8001b8c:	e008      	b.n	8001ba0 <set_people_num_pixels+0x1c>
        (people_num & BIT((*pos)-start_pos)) ? led_hsv2rgb(&blue_hsv, &pixels_rgb[ (*pos)])
            : led_hsv2rgb(&empty_hsv, &pixels_rgb[ (*pos)]);
 8001b8e:	490d      	ldr	r1, [pc, #52]	; (8001bc4 <set_people_num_pixels+0x40>)
 8001b90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8001b94:	480c      	ldr	r0, [pc, #48]	; (8001bc8 <set_people_num_pixels+0x44>)
 8001b96:	f008 fa4f 	bl	800a038 <led_hsv2rgb>
        (*pos)++;
 8001b9a:	7823      	ldrb	r3, [r4, #0]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	7023      	strb	r3, [r4, #0]
    while (*pos < start_pos + WORKERS_LED_LEN) {
 8001ba0:	1dab      	adds	r3, r5, #6
 8001ba2:	7822      	ldrb	r2, [r4, #0]
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	db0c      	blt.n	8001bc2 <set_people_num_pixels+0x3e>
        (people_num & BIT((*pos)-start_pos)) ? led_hsv2rgb(&blue_hsv, &pixels_rgb[ (*pos)])
 8001ba8:	1b53      	subs	r3, r2, r5
 8001baa:	fa26 f303 	lsr.w	r3, r6, r3
            : led_hsv2rgb(&empty_hsv, &pixels_rgb[ (*pos)]);
 8001bae:	f013 0f01 	tst.w	r3, #1
 8001bb2:	d0ec      	beq.n	8001b8e <set_people_num_pixels+0xa>
        (people_num & BIT((*pos)-start_pos)) ? led_hsv2rgb(&blue_hsv, &pixels_rgb[ (*pos)])
 8001bb4:	4903      	ldr	r1, [pc, #12]	; (8001bc4 <set_people_num_pixels+0x40>)
 8001bb6:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8001bba:	4804      	ldr	r0, [pc, #16]	; (8001bcc <set_people_num_pixels+0x48>)
 8001bbc:	f008 fa3c 	bl	800a038 <led_hsv2rgb>
 8001bc0:	e7eb      	b.n	8001b9a <set_people_num_pixels+0x16>
    }
}
 8001bc2:	bd70      	pop	{r4, r5, r6, pc}
 8001bc4:	20000d58 	.word	0x20000d58
 8001bc8:	08010930 	.word	0x08010930
 8001bcc:	0801092c 	.word	0x0801092c

08001bd0 <update_indication_task>:


_Noreturn void update_indication_task(void)
{
 8001bd0:	b500      	push	{lr}
 8001bd2:	b09d      	sub	sp, #116	; 0x74
    uint8_t cnt = 0;
 8001bd4:	2400      	movs	r4, #0
 8001bd6:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
    struct led_hsv color_hsv = {0};
 8001bda:	941a      	str	r4, [sp, #104]	; 0x68
    struct led_rgb color_rgb[STRIP_NUM_PIXELS] = {0};
 8001bdc:	2240      	movs	r2, #64	; 0x40
 8001bde:	4621      	mov	r1, r4
 8001be0:	a80a      	add	r0, sp, #40	; 0x28
 8001be2:	f00e f802 	bl	800fbea <memset>
    struct led_strip_indicate_s led_strip_indicate = {0};
 8001be6:	9404      	str	r4, [sp, #16]
 8001be8:	9405      	str	r4, [sp, #20]
 8001bea:	9406      	str	r4, [sp, #24]
 8001bec:	9407      	str	r4, [sp, #28]
 8001bee:	9408      	str	r4, [sp, #32]
 8001bf0:	9409      	str	r4, [sp, #36]	; 0x24
    union led_strip_state_u led_strip_state = {0};
 8001bf2:	9400      	str	r4, [sp, #0]
 8001bf4:	9401      	str	r4, [sp, #4]
 8001bf6:	9402      	str	r4, [sp, #8]
 8001bf8:	9403      	str	r4, [sp, #12]
 8001bfa:	e064      	b.n	8001cc6 <update_indication_task+0xf6>

            /* If "blink" set -> we blinked
             * Esle -> set on strip connection quality and people number */
            if (led_strip_indicate.blink) {

                switch (led_strip_state.blink_param.blink_color) {
 8001bfc:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8001c00:	2b04      	cmp	r3, #4
 8001c02:	d821      	bhi.n	8001c48 <update_indication_task+0x78>
 8001c04:	e8df f003 	tbb	[pc, r3]
 8001c08:	0f0b0703 	.word	0x0f0b0703
 8001c0c:	13          	.byte	0x13
 8001c0d:	00          	.byte	0x00
                    case COMMON_STRIP_COLOR_RED:
                        color_hsv = red_hsv;
 8001c0e:	4b41      	ldr	r3, [pc, #260]	; (8001d14 <update_indication_task+0x144>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	931a      	str	r3, [sp, #104]	; 0x68
                        break;
 8001c14:	e018      	b.n	8001c48 <update_indication_task+0x78>
                    case COMMON_STRIP_COLOR_GREEN:
                        color_hsv = green_hsv;
 8001c16:	4b40      	ldr	r3, [pc, #256]	; (8001d18 <update_indication_task+0x148>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	931a      	str	r3, [sp, #104]	; 0x68
                        break;
 8001c1c:	e014      	b.n	8001c48 <update_indication_task+0x78>
                    case COMMON_STRIP_COLOR_BLUE:
                        color_hsv = blue_hsv;
 8001c1e:	4b3f      	ldr	r3, [pc, #252]	; (8001d1c <update_indication_task+0x14c>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	931a      	str	r3, [sp, #104]	; 0x68
                        break;
 8001c24:	e010      	b.n	8001c48 <update_indication_task+0x78>
                    case COMMON_STRIP_COLOR_PURPLE:
                        color_hsv = purple_hsv;
 8001c26:	4b3e      	ldr	r3, [pc, #248]	; (8001d20 <update_indication_task+0x150>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	931a      	str	r3, [sp, #104]	; 0x68
                        break;
 8001c2c:	e00c      	b.n	8001c48 <update_indication_task+0x78>
                    case COMMON_STRIP_COLOR_YELLOW:
                        color_hsv = yellow_hsv;
 8001c2e:	4b3d      	ldr	r3, [pc, #244]	; (8001d24 <update_indication_task+0x154>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	931a      	str	r3, [sp, #104]	; 0x68
                        break;
 8001c34:	e008      	b.n	8001c48 <update_indication_task+0x78>
                    default:
                        break;
                }

                while (cnt < STRIP_NUM_PIXELS) {
                    led_hsv2rgb(&color_hsv, &color_rgb[cnt++]);
 8001c36:	1c4b      	adds	r3, r1, #1
 8001c38:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8001c3c:	ab0a      	add	r3, sp, #40	; 0x28
 8001c3e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8001c42:	a81a      	add	r0, sp, #104	; 0x68
 8001c44:	f008 f9f8 	bl	800a038 <led_hsv2rgb>
                while (cnt < STRIP_NUM_PIXELS) {
 8001c48:	f89d 106f 	ldrb.w	r1, [sp, #111]	; 0x6f
 8001c4c:	290f      	cmp	r1, #15
 8001c4e:	d9f2      	bls.n	8001c36 <update_indication_task+0x66>
                }

                /* If msec_timeout == K_FOREVER -> we should set color
                * Else -> blink
                * */
                if (led_strip_state.blink_param.msec_timeout.ticks == K_FOREVER.ticks) {
 8001c50:	9a00      	ldr	r2, [sp, #0]
 8001c52:	9b01      	ldr	r3, [sp, #4]
 8001c54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c58:	bf08      	it	eq
 8001c5a:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 8001c5e:	d107      	bne.n	8001c70 <update_indication_task+0xa0>
                    led_strip_update_rgb(strip_dev, color_rgb, STRIP_NUM_PIXELS);
 8001c60:	4b31      	ldr	r3, [pc, #196]	; (8001d28 <update_indication_task+0x158>)
 8001c62:	6818      	ldr	r0, [r3, #0]
 * @warning May overwrite @a pixels
 */
static inline int led_strip_update_rgb(const struct device *dev,
				       struct led_rgb *pixels,
				       size_t num_pixels) {
	const struct led_strip_driver_api *api =
 8001c64:	6883      	ldr	r3, [r0, #8]
		(const struct led_strip_driver_api *)dev->api;

	return api->update_rgb(dev, pixels, num_pixels);
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2210      	movs	r2, #16
 8001c6a:	a90a      	add	r1, sp, #40	; 0x28
 8001c6c:	4798      	blx	r3
 8001c6e:	e02a      	b.n	8001cc6 <update_indication_task+0xf6>
                } else {
                    cnt = 0;
 8001c70:	2300      	movs	r3, #0
 8001c72:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
                    while (cnt < led_strip_state.blink_param.blink_cnt) {
 8001c76:	e014      	b.n	8001ca2 <update_indication_task+0xd2>
                        led_strip_update_rgb(strip_dev, color_rgb, STRIP_NUM_PIXELS);
 8001c78:	4c2b      	ldr	r4, [pc, #172]	; (8001d28 <update_indication_task+0x158>)
 8001c7a:	6820      	ldr	r0, [r4, #0]
	const struct led_strip_driver_api *api =
 8001c7c:	6883      	ldr	r3, [r0, #8]
	return api->update_rgb(dev, pixels, num_pixels);
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2210      	movs	r2, #16
 8001c82:	a90a      	add	r1, sp, #40	; 0x28
 8001c84:	4798      	blx	r3
                        k_sleep(led_strip_state.blink_param.msec_timeout);
 8001c86:	e9dd 0100 	ldrd	r0, r1, [sp]
		/* coverity[OVERRUN] */
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
 8001c8a:	f009 fbc3 	bl	800b414 <z_impl_k_sleep>
                        led_strip_update_rgb(strip_dev, empty_rgb, STRIP_NUM_PIXELS);
 8001c8e:	6820      	ldr	r0, [r4, #0]
	const struct led_strip_driver_api *api =
 8001c90:	6883      	ldr	r3, [r0, #8]
	return api->update_rgb(dev, pixels, num_pixels);
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2210      	movs	r2, #16
 8001c96:	4925      	ldr	r1, [pc, #148]	; (8001d2c <update_indication_task+0x15c>)
 8001c98:	4798      	blx	r3
                        k_sleep(led_strip_state.blink_param.msec_timeout);
 8001c9a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8001c9e:	f009 fbb9 	bl	800b414 <z_impl_k_sleep>
                    while (cnt < led_strip_state.blink_param.blink_cnt) {
 8001ca2:	f89d 2009 	ldrb.w	r2, [sp, #9]
 8001ca6:	f89d 306f 	ldrb.w	r3, [sp, #111]	; 0x6f
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d8e4      	bhi.n	8001c78 <update_indication_task+0xa8>
 8001cae:	e00a      	b.n	8001cc6 <update_indication_task+0xf6>
                    }
                }
            } else {
                cnt = 0;
                if (led_strip_state.status.set_con_status)
                    set_con_status_pixels(led_strip_state.status.con_status, &cnt);
 8001cb0:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
 8001cb4:	f89d 0000 	ldrb.w	r0, [sp]
 8001cb8:	f7ff ff34 	bl	8001b24 <set_con_status_pixels>
 8001cbc:	e01e      	b.n	8001cfc <update_indication_task+0x12c>
 8001cbe:	2064      	movs	r0, #100	; 0x64
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	f009 fba7 	bl	800b414 <z_impl_k_sleep>
 */
__syscall uint32_t k_msgq_num_used_get(struct k_msgq *msgq);

static inline uint32_t z_impl_k_msgq_num_used_get(struct k_msgq *msgq)
{
	return msgq->used_msgs;
 8001cc6:	4b1a      	ldr	r3, [pc, #104]	; (8001d30 <update_indication_task+0x160>)
 8001cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if (k_msgq_num_used_get(&msgq_led_strip)) {
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d0f7      	beq.n	8001cbe <update_indication_task+0xee>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke4(*(uintptr_t *)&msgq, *(uintptr_t *)&data, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_MSGQ_GET);
	}
#endif
	compiler_barrier();
	return z_impl_k_msgq_get(msgq, data, timeout);
 8001cce:	ac04      	add	r4, sp, #16
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	4621      	mov	r1, r4
 8001cd6:	4816      	ldr	r0, [pc, #88]	; (8001d30 <update_indication_task+0x160>)
 8001cd8:	f008 fd30 	bl	800a73c <z_impl_k_msgq_get>
            led_strip_state = led_strip_indicate.led_strip_state;
 8001cdc:	46ec      	mov	ip, sp
 8001cde:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ce2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
            if (led_strip_indicate.blink) {
 8001ce6:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d186      	bne.n	8001bfc <update_indication_task+0x2c>
                cnt = 0;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
                if (led_strip_state.status.set_con_status)
 8001cf4:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d1d9      	bne.n	8001cb0 <update_indication_task+0xe0>

                if (led_strip_state.status.set_people_num)
 8001cfc:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d0e0      	beq.n	8001cc6 <update_indication_task+0xf6>
                    set_people_num_pixels(led_strip_state.status.people_num, &cnt);
 8001d04:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
 8001d08:	f89d 0001 	ldrb.w	r0, [sp, #1]
 8001d0c:	f7ff ff3a 	bl	8001b84 <set_people_num_pixels>
 8001d10:	e7d9      	b.n	8001cc6 <update_indication_task+0xf6>
 8001d12:	bf00      	nop
 8001d14:	0801093c 	.word	0x0801093c
 8001d18:	08010934 	.word	0x08010934
 8001d1c:	0801092c 	.word	0x0801092c
 8001d20:	08010938 	.word	0x08010938
 8001d24:	08010940 	.word	0x08010940
 8001d28:	20000000 	.word	0x20000000
 8001d2c:	20000d18 	.word	0x20000d18
 8001d30:	200003e4 	.word	0x200003e4

08001d34 <button_homeward_pressed_cb>:
    }
}


void button_homeward_pressed_cb(const struct device *dev, struct gpio_callback *cb, uint32_t pins)
{
 8001d34:	b510      	push	{r4, lr}
 8001d36:	b090      	sub	sp, #64	; 0x40
    LOG_DBG("Button homeward pressed");
 8001d38:	2401      	movs	r4, #1
 8001d3a:	f8ad 4008 	strh.w	r4, [sp, #8]
 8001d3e:	2302      	movs	r3, #2
 8001d40:	f8ad 300a 	strh.w	r3, [sp, #10]
 8001d44:	4b19      	ldr	r3, [pc, #100]	; (8001dac <button_homeward_pressed_cb+0x78>)
 8001d46:	930e      	str	r3, [sp, #56]	; 0x38
 8001d48:	4b19      	ldr	r3, [pc, #100]	; (8001db0 <button_homeward_pressed_cb+0x7c>)
 8001d4a:	930f      	str	r3, [sp, #60]	; 0x3c
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	9301      	str	r3, [sp, #4]
 8001d50:	2203      	movs	r2, #3
 8001d52:	f88d 2004 	strb.w	r2, [sp, #4]
 8001d56:	9a01      	ldr	r2, [sp, #4]
 8001d58:	920d      	str	r2, [sp, #52]	; 0x34
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	f363 0100 	bfi	r1, r3, #0, #1
 8001d60:	f363 0141 	bfi	r1, r3, #1, #1
 8001d64:	f363 0182 	bfi	r1, r3, #2, #1
 8001d68:	f363 01c5 	bfi	r1, r3, #3, #3
 8001d6c:	2204      	movs	r2, #4
 8001d6e:	f362 1188 	bfi	r1, r2, #6, #3
 8001d72:	220c      	movs	r2, #12
 8001d74:	f362 2152 	bfi	r1, r2, #9, #10
 8001d78:	f363 41de 	bfi	r1, r3, #19, #12
 8001d7c:	f363 71df 	bfi	r1, r3, #31, #1
		arch_syscall_invoke4(*(uintptr_t *)&source, *(uintptr_t *)&desc, *(uintptr_t *)&package, *(uintptr_t *)&data, K_SYSCALL_Z_LOG_MSG2_STATIC_CREATE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg2_static_create(source, desc, package, data);
 8001d80:	aa0d      	add	r2, sp, #52	; 0x34
 8001d82:	480c      	ldr	r0, [pc, #48]	; (8001db4 <button_homeward_pressed_cb+0x80>)
 8001d84:	f00c f941 	bl	800e00a <z_impl_z_log_msg2_static_create>
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 8001d88:	4b0b      	ldr	r3, [pc, #44]	; (8001db8 <button_homeward_pressed_cb+0x84>)
 8001d8a:	f3bf 8f5b 	dmb	ish
 8001d8e:	e853 2f00 	ldrex	r2, [r3]
 8001d92:	2a00      	cmp	r2, #0
 8001d94:	d103      	bne.n	8001d9e <button_homeward_pressed_cb+0x6a>
 8001d96:	e843 4100 	strex	r1, r4, [r3]
 8001d9a:	2900      	cmp	r1, #0
 8001d9c:	d1f7      	bne.n	8001d8e <button_homeward_pressed_cb+0x5a>
 8001d9e:	f3bf 8f5b 	dmb	ish
    atomic_cas(&home_msg_info.req_is_send, 0, 1);
    k_work_submit(&work_msg_mngr);
 8001da2:	4806      	ldr	r0, [pc, #24]	; (8001dbc <button_homeward_pressed_cb+0x88>)
 8001da4:	f008 ff68 	bl	800ac78 <k_work_submit>
}
 8001da8:	b010      	add	sp, #64	; 0x40
 8001daa:	bd10      	pop	{r4, pc}
 8001dac:	08010944 	.word	0x08010944
 8001db0:	08010b54 	.word	0x08010b54
 8001db4:	080106ec 	.word	0x080106ec
 8001db8:	20000db8 	.word	0x20000db8
 8001dbc:	20000e1c 	.word	0x20000e1c

08001dc0 <send_msg>:
{
 8001dc0:	b570      	push	{r4, r5, r6, lr}
 8001dc2:	b092      	sub	sp, #72	; 0x48
    volatile int rc = 0;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	930b      	str	r3, [sp, #44]	; 0x2c
    uint32_t new_msg = 0;
 8001dc8:	930a      	str	r3, [sp, #40]	; 0x28
    if (msgq_tx_msg_prio.used_msgs) {
 8001dca:	4b3a      	ldr	r3, [pc, #232]	; (8001eb4 <send_msg+0xf4>)
 8001dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dce:	b95b      	cbnz	r3, 8001de8 <send_msg+0x28>
    } else if (msgq_tx_msg.used_msgs) {
 8001dd0:	4b39      	ldr	r3, [pc, #228]	; (8001eb8 <send_msg+0xf8>)
 8001dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d03c      	beq.n	8001e52 <send_msg+0x92>
 8001dd8:	4e37      	ldr	r6, [pc, #220]	; (8001eb8 <send_msg+0xf8>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	2300      	movs	r3, #0
 8001dde:	4937      	ldr	r1, [pc, #220]	; (8001ebc <send_msg+0xfc>)
 8001de0:	4630      	mov	r0, r6
 8001de2:	f008 fcab 	bl	800a73c <z_impl_k_msgq_get>
        cur_queue = &msgq_tx_msg;
 8001de6:	e006      	b.n	8001df6 <send_msg+0x36>
 8001de8:	4e32      	ldr	r6, [pc, #200]	; (8001eb4 <send_msg+0xf4>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	2300      	movs	r3, #0
 8001dee:	4933      	ldr	r1, [pc, #204]	; (8001ebc <send_msg+0xfc>)
 8001df0:	4630      	mov	r0, r6
 8001df2:	f008 fca3 	bl	800a73c <z_impl_k_msgq_get>
    read_write_message(&new_msg, &tx_msg, true);
 8001df6:	2201      	movs	r2, #1
 8001df8:	4930      	ldr	r1, [pc, #192]	; (8001ebc <send_msg+0xfc>)
 8001dfa:	a80a      	add	r0, sp, #40	; 0x28
 8001dfc:	f001 f8ae 	bl	8002f5c <read_write_message>
    for (uint8_t i = 0; i < MESSAGE_LEN_IN_BYTES; ++i) {
 8001e00:	2400      	movs	r4, #0
 8001e02:	e00d      	b.n	8001e20 <send_msg+0x60>
        tx_buf[i] = (new_msg & (0x000000FF << i * 8) ) >> i * 8;
 8001e04:	00e3      	lsls	r3, r4, #3
 8001e06:	20ff      	movs	r0, #255	; 0xff
 8001e08:	4098      	lsls	r0, r3
 8001e0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001e0c:	4010      	ands	r0, r2
 8001e0e:	40d8      	lsrs	r0, r3
 8001e10:	b2c0      	uxtb	r0, r0
 8001e12:	4d2b      	ldr	r5, [pc, #172]	; (8001ec0 <send_msg+0x100>)
 8001e14:	5528      	strb	r0, [r5, r4]
        tx_buf[i] = reverse(tx_buf[i]);
 8001e16:	f00b fc7e 	bl	800d716 <reverse>
 8001e1a:	5528      	strb	r0, [r5, r4]
    for (uint8_t i = 0; i < MESSAGE_LEN_IN_BYTES; ++i) {
 8001e1c:	3401      	adds	r4, #1
 8001e1e:	b2e4      	uxtb	r4, r4
 8001e20:	2c01      	cmp	r4, #1
 8001e22:	d9ef      	bls.n	8001e04 <send_msg+0x44>
    if (!lora_cfg.tx) {
 8001e24:	4b27      	ldr	r3, [pc, #156]	; (8001ec4 <send_msg+0x104>)
 8001e26:	7adb      	ldrb	r3, [r3, #11]
 8001e28:	b95b      	cbnz	r3, 8001e42 <send_msg+0x82>
        lora_cfg.tx = true;
 8001e2a:	4926      	ldr	r1, [pc, #152]	; (8001ec4 <send_msg+0x104>)
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	72cb      	strb	r3, [r1, #11]
        rc = lora_config(lora_dev_ptr, &lora_cfg);
 8001e30:	4b25      	ldr	r3, [pc, #148]	; (8001ec8 <send_msg+0x108>)
 8001e32:	6818      	ldr	r0, [r3, #0]
 * @return 0 on success, negative on error
 */
static inline int lora_config(const struct device *dev,
			      struct lora_modem_config *config)
{
	const struct lora_driver_api *api =
 8001e34:	6883      	ldr	r3, [r0, #8]
		(const struct lora_driver_api *)dev->api;

	return api->config(dev, config);
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4798      	blx	r3
 8001e3a:	900b      	str	r0, [sp, #44]	; 0x2c
        if (rc < 0) {
 8001e3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	db09      	blt.n	8001e56 <send_msg+0x96>
    rc = lora_send(lora_dev_ptr, tx_buf, MESSAGE_LEN_IN_BYTES);
 8001e42:	4b21      	ldr	r3, [pc, #132]	; (8001ec8 <send_msg+0x108>)
 8001e44:	6818      	ldr	r0, [r3, #0]
 * @return 0 on success, negative on error
 */
static inline int lora_send(const struct device *dev,
			    uint8_t *data, uint32_t data_len)
{
	const struct lora_driver_api *api =
 8001e46:	6883      	ldr	r3, [r0, #8]
		(const struct lora_driver_api *)dev->api;

	return api->send(dev, data, data_len);
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	2202      	movs	r2, #2
 8001e4c:	491c      	ldr	r1, [pc, #112]	; (8001ec0 <send_msg+0x100>)
 8001e4e:	4798      	blx	r3
 8001e50:	900b      	str	r0, [sp, #44]	; 0x2c
}
 8001e52:	b012      	add	sp, #72	; 0x48
 8001e54:	bd70      	pop	{r4, r5, r6, pc}
            LOG_DBG("Modem not configure!!!");
 8001e56:	2301      	movs	r3, #1
 8001e58:	f8ad 3008 	strh.w	r3, [sp, #8]
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	f8ad 300a 	strh.w	r3, [sp, #10]
 8001e62:	4b1a      	ldr	r3, [pc, #104]	; (8001ecc <send_msg+0x10c>)
 8001e64:	9310      	str	r3, [sp, #64]	; 0x40
 8001e66:	4b1a      	ldr	r3, [pc, #104]	; (8001ed0 <send_msg+0x110>)
 8001e68:	9311      	str	r3, [sp, #68]	; 0x44
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	9301      	str	r3, [sp, #4]
 8001e6e:	2203      	movs	r2, #3
 8001e70:	f88d 2004 	strb.w	r2, [sp, #4]
 8001e74:	9a01      	ldr	r2, [sp, #4]
 8001e76:	920f      	str	r2, [sp, #60]	; 0x3c
 8001e78:	4619      	mov	r1, r3
 8001e7a:	f363 0100 	bfi	r1, r3, #0, #1
 8001e7e:	f363 0141 	bfi	r1, r3, #1, #1
 8001e82:	f363 0182 	bfi	r1, r3, #2, #1
 8001e86:	f363 01c5 	bfi	r1, r3, #3, #3
 8001e8a:	2204      	movs	r2, #4
 8001e8c:	f362 1188 	bfi	r1, r2, #6, #3
 8001e90:	220c      	movs	r2, #12
 8001e92:	f362 2152 	bfi	r1, r2, #9, #10
 8001e96:	f363 41de 	bfi	r1, r3, #19, #12
 8001e9a:	f363 71df 	bfi	r1, r3, #31, #1
 8001e9e:	aa0f      	add	r2, sp, #60	; 0x3c
 8001ea0:	480c      	ldr	r0, [pc, #48]	; (8001ed4 <send_msg+0x114>)
 8001ea2:	f00c f8b2 	bl	800e00a <z_impl_z_log_msg2_static_create>
	return z_impl_k_msgq_put(msgq, data, timeout);
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	4904      	ldr	r1, [pc, #16]	; (8001ebc <send_msg+0xfc>)
 8001eac:	4630      	mov	r0, r6
 8001eae:	f008 fbe9 	bl	800a684 <z_impl_k_msgq_put>
            return;
 8001eb2:	e7ce      	b.n	8001e52 <send_msg+0x92>
 8001eb4:	200004b4 	.word	0x200004b4
 8001eb8:	20000480 	.word	0x20000480
 8001ebc:	20000e04 	.word	0x20000e04
 8001ec0:	20000e00 	.word	0x20000e00
 8001ec4:	20000dd8 	.word	0x20000dd8
 8001ec8:	20000de4 	.word	0x20000de4
 8001ecc:	08010960 	.word	0x08010960
 8001ed0:	08010b70 	.word	0x08010b70
 8001ed4:	080106ec 	.word	0x080106ec

08001ed8 <periodic_timer_handler>:


static void periodic_timer_handler(struct k_timer* tim)
{
 8001ed8:	b508      	push	{r3, lr}
    current_state = transmit_state;
 8001eda:	4b0e      	ldr	r3, [pc, #56]	; (8001f14 <periodic_timer_handler+0x3c>)
 8001edc:	4a0e      	ldr	r2, [pc, #56]	; (8001f18 <periodic_timer_handler+0x40>)
 8001ede:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ee2:	e883 0003 	stmia.w	r3, {r0, r1}
    static uint8_t count = 10;
    if (count == 10) {
 8001ee6:	4b0d      	ldr	r3, [pc, #52]	; (8001f1c <periodic_timer_handler+0x44>)
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	2b0a      	cmp	r3, #10
 8001eec:	d008      	beq.n	8001f00 <periodic_timer_handler+0x28>
        k_msgq_put(&msgq_tx_msg, &sync_msg, K_NO_WAIT);
        count = 0;
    }
    count++;
 8001eee:	4a0b      	ldr	r2, [pc, #44]	; (8001f1c <periodic_timer_handler+0x44>)
 8001ef0:	7813      	ldrb	r3, [r2, #0]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	7013      	strb	r3, [r2, #0]
    k_wakeup(modem_task_id);
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	; (8001f20 <periodic_timer_handler+0x48>)
 8001ef8:	6818      	ldr	r0, [r3, #0]
	z_impl_k_wakeup(thread);
 8001efa:	f00d fcbe 	bl	800f87a <z_impl_k_wakeup>
}
 8001efe:	bd08      	pop	{r3, pc}
	return z_impl_k_msgq_put(msgq, data, timeout);
 8001f00:	2200      	movs	r2, #0
 8001f02:	2300      	movs	r3, #0
 8001f04:	4907      	ldr	r1, [pc, #28]	; (8001f24 <periodic_timer_handler+0x4c>)
 8001f06:	4808      	ldr	r0, [pc, #32]	; (8001f28 <periodic_timer_handler+0x50>)
 8001f08:	f008 fbbc 	bl	800a684 <z_impl_k_msgq_put>
        count = 0;
 8001f0c:	4b03      	ldr	r3, [pc, #12]	; (8001f1c <periodic_timer_handler+0x44>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	701a      	strb	r2, [r3, #0]
 8001f12:	e7ec      	b.n	8001eee <periodic_timer_handler+0x16>
 8001f14:	20000da8 	.word	0x20000da8
 8001f18:	08010bb8 	.word	0x08010bb8
 8001f1c:	200002a4 	.word	0x200002a4
 8001f20:	08010bec 	.word	0x08010bec
 8001f24:	20000dc8 	.word	0x20000dc8
 8001f28:	20000480 	.word	0x20000480

08001f2c <work_msg_mngr_handler>:
    k_mutex_unlock(&mut_buzzer_mode);
}


static void work_msg_mngr_handler(struct k_work *item)
{
 8001f2c:	b508      	push	{r3, lr}
    check_msg_status(&home_msg_info);
 8001f2e:	480c      	ldr	r0, [pc, #48]	; (8001f60 <work_msg_mngr_handler+0x34>)
 8001f30:	f00b fc3e 	bl	800d7b0 <check_msg_status>
	return z_impl_k_mutex_lock(mutex, timeout);
 8001f34:	2205      	movs	r2, #5
 8001f36:	2300      	movs	r3, #0
 8001f38:	480a      	ldr	r0, [pc, #40]	; (8001f64 <work_msg_mngr_handler+0x38>)
 8001f3a:	f008 fc5f 	bl	800a7fc <z_impl_k_mutex_lock>

    if(!k_mutex_lock(&mut_buzzer_mode, K_USEC(500))) {
 8001f3e:	b100      	cbz	r0, 8001f42 <work_msg_mngr_handler+0x16>
        buzzer_mode.single = true;
        k_mutex_unlock(&mut_buzzer_mode);
        while(k_work_busy_get(&work_buzzer)); // wait while work_buzzer is busy
        k_work_submit(&work_buzzer);
    }
}
 8001f40:	bd08      	pop	{r3, pc}
        buzzer_mode.single = true;
 8001f42:	4b09      	ldr	r3, [pc, #36]	; (8001f68 <work_msg_mngr_handler+0x3c>)
 8001f44:	2201      	movs	r2, #1
 8001f46:	705a      	strb	r2, [r3, #1]
	return z_impl_k_mutex_unlock(mutex);
 8001f48:	4806      	ldr	r0, [pc, #24]	; (8001f64 <work_msg_mngr_handler+0x38>)
 8001f4a:	f008 fce1 	bl	800a910 <z_impl_k_mutex_unlock>
        while(k_work_busy_get(&work_buzzer)); // wait while work_buzzer is busy
 8001f4e:	4807      	ldr	r0, [pc, #28]	; (8001f6c <work_msg_mngr_handler+0x40>)
 8001f50:	f00d fae3 	bl	800f51a <k_work_busy_get>
 8001f54:	2800      	cmp	r0, #0
 8001f56:	d1fa      	bne.n	8001f4e <work_msg_mngr_handler+0x22>
        k_work_submit(&work_buzzer);
 8001f58:	4804      	ldr	r0, [pc, #16]	; (8001f6c <work_msg_mngr_handler+0x40>)
 8001f5a:	f008 fe8d 	bl	800ac78 <k_work_submit>
 8001f5e:	e7ef      	b.n	8001f40 <work_msg_mngr_handler+0x14>
 8001f60:	20000db8 	.word	0x20000db8
 8001f64:	20000de8 	.word	0x20000de8
 8001f68:	20000dd4 	.word	0x20000dd4
 8001f6c:	20000e0c 	.word	0x20000e0c

08001f70 <system_init>:
{
 8001f70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f74:	b08b      	sub	sp, #44	; 0x2c
    buzzer_dev_ptr = DEVICE_DT_GET(PWM_CTLR);
 8001f76:	4853      	ldr	r0, [pc, #332]	; (80020c4 <system_init+0x154>)
 8001f78:	4b53      	ldr	r3, [pc, #332]	; (80020c8 <system_init+0x158>)
 8001f7a:	6018      	str	r0, [r3, #0]
 8001f7c:	f00d fa05 	bl	800f38a <z_device_is_ready>
    if (!device_is_ready(buzzer_dev_ptr)) {
 8001f80:	2800      	cmp	r0, #0
 8001f82:	f000 8087 	beq.w	8002094 <system_init+0x124>
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
 8001f86:	4851      	ldr	r0, [pc, #324]	; (80020cc <system_init+0x15c>)
 8001f88:	f008 f904 	bl	800a194 <z_impl_device_get_binding>
    button_homeward_gpio_dev_ptr = device_get_binding(BUTTON_HOMEWARD_GPIO_PORT);
 8001f8c:	4c50      	ldr	r4, [pc, #320]	; (80020d0 <system_init+0x160>)
 8001f8e:	6020      	str	r0, [r4, #0]

static inline int z_impl_gpio_pin_configure(const struct device *port,
					    gpio_pin_t pin,
					    gpio_flags_t flags)
{
	const struct gpio_driver_api *api =
 8001f90:	6881      	ldr	r1, [r0, #8]
		(const struct gpio_driver_api *)port->api;
	const struct gpio_driver_config *const cfg =
		(const struct gpio_driver_config *)port->config;
	struct gpio_driver_data *data =
 8001f92:	6902      	ldr	r2, [r0, #16]
	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
		data->invert |= (gpio_port_pins_t)BIT(pin);
 8001f94:	6813      	ldr	r3, [r2, #0]
 8001f96:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f9a:	6013      	str	r3, [r2, #0]
	} else {
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
	}

	return api->pin_configure(port, pin, flags);
 8001f9c:	680b      	ldr	r3, [r1, #0]
 8001f9e:	f240 1201 	movw	r2, #257	; 0x101
 8001fa2:	210d      	movs	r1, #13
 8001fa4:	4798      	blx	r3
    gpio_pin_interrupt_configure(button_homeward_gpio_dev_ptr, BUTTON_HOMEWARD_GPIO_PIN,
 8001fa6:	6820      	ldr	r0, [r4, #0]
	const struct gpio_driver_api *api =
 8001fa8:	6883      	ldr	r3, [r0, #8]
	const struct gpio_driver_data *const data =
 8001faa:	6902      	ldr	r2, [r0, #16]
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
 8001fac:	6812      	ldr	r2, [r2, #0]
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
 8001fae:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8001fb2:	f040 8084 	bne.w	80020be <system_init+0x14e>
 8001fb6:	f44f 22b8 	mov.w	r2, #376832	; 0x5c000
	return api->pin_interrupt_configure(port, pin, mode, trig);
 8001fba:	699c      	ldr	r4, [r3, #24]
 8001fbc:	f402 23c0 	and.w	r3, r2, #393216	; 0x60000
 8001fc0:	f402 32a0 	and.w	r2, r2, #81920	; 0x14000
 8001fc4:	210d      	movs	r1, #13
 8001fc6:	47a0      	blx	r4
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
 8001fc8:	4b42      	ldr	r3, [pc, #264]	; (80020d4 <system_init+0x164>)
 8001fca:	4a43      	ldr	r2, [pc, #268]	; (80020d8 <system_init+0x168>)
 8001fcc:	605a      	str	r2, [r3, #4]
	callback->pin_mask = pin_mask;
 8001fce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fd2:	609a      	str	r2, [r3, #8]
    gpio_add_callback(button_homeward_gpio_dev_ptr, &button_homeward_cb);
 8001fd4:	4b3e      	ldr	r3, [pc, #248]	; (80020d0 <system_init+0x160>)
 8001fd6:	6818      	ldr	r0, [r3, #0]
 * Note: enables to add as many callback as needed on the same port.
 */
static inline int gpio_add_callback(const struct device *port,
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
 8001fd8:	6883      	ldr	r3, [r0, #8]
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
 8001fda:	69db      	ldr	r3, [r3, #28]
 8001fdc:	b113      	cbz	r3, 8001fe4 <system_init+0x74>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
 8001fde:	2201      	movs	r2, #1
 8001fe0:	493c      	ldr	r1, [pc, #240]	; (80020d4 <system_init+0x164>)
 8001fe2:	4798      	blx	r3
    k_work_init(&work_buzzer, work_buzzer_handler);
 8001fe4:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 80020dc <system_init+0x16c>
 8001fe8:	493d      	ldr	r1, [pc, #244]	; (80020e0 <system_init+0x170>)
 8001fea:	4648      	mov	r0, r9
 8001fec:	f00d fa8e 	bl	800f50c <k_work_init>
    k_work_init(&work_msg_mngr, work_msg_mngr_handler);
 8001ff0:	493c      	ldr	r1, [pc, #240]	; (80020e4 <system_init+0x174>)
 8001ff2:	483d      	ldr	r0, [pc, #244]	; (80020e8 <system_init+0x178>)
 8001ff4:	f00d fa8a 	bl	800f50c <k_work_init>
    k_timer_init(&periodic_timer, periodic_timer_handler, NULL);
 8001ff8:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 80020ec <system_init+0x17c>
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	493c      	ldr	r1, [pc, #240]	; (80020f0 <system_init+0x180>)
 8002000:	4640      	mov	r0, r8
 8002002:	f00d fd35 	bl	800fa70 <k_timer_init>
	return z_impl_k_mutex_init(mutex);
 8002006:	483b      	ldr	r0, [pc, #236]	; (80020f4 <system_init+0x184>)
 8002008:	f00d fa66 	bl	800f4d8 <z_impl_k_mutex_init>
    struct led_strip_indicate_s strip_indicate = {
 800200c:	2400      	movs	r4, #0
 800200e:	9404      	str	r4, [sp, #16]
 8002010:	9405      	str	r4, [sp, #20]
 8002012:	9406      	str	r4, [sp, #24]
 8002014:	9407      	str	r4, [sp, #28]
 8002016:	9408      	str	r4, [sp, #32]
 8002018:	9409      	str	r4, [sp, #36]	; 0x24
 800201a:	2501      	movs	r5, #1
 800201c:	f88d 5012 	strb.w	r5, [sp, #18]
 8002020:	f88d 5013 	strb.w	r5, [sp, #19]
    k_msgq_put(&msgq_led_strip, &strip_indicate, K_NO_WAIT);
 8002024:	2600      	movs	r6, #0
 8002026:	2700      	movs	r7, #0
	return z_impl_k_msgq_put(msgq, data, timeout);
 8002028:	4632      	mov	r2, r6
 800202a:	463b      	mov	r3, r7
 800202c:	a904      	add	r1, sp, #16
 800202e:	4832      	ldr	r0, [pc, #200]	; (80020f8 <system_init+0x188>)
 8002030:	f008 fb28 	bl	800a684 <z_impl_k_msgq_put>
    current_state = recv_state;
 8002034:	4b31      	ldr	r3, [pc, #196]	; (80020fc <system_init+0x18c>)
 8002036:	4a32      	ldr	r2, [pc, #200]	; (8002100 <system_init+0x190>)
 8002038:	e892 0003 	ldmia.w	r2, {r0, r1}
 800203c:	e883 0003 	stmia.w	r3, {r0, r1}
    sync_msg.receiver_addr = BROADCAST_ADDR;
 8002040:	4b30      	ldr	r3, [pc, #192]	; (8002104 <system_init+0x194>)
 8002042:	2104      	movs	r1, #4
 8002044:	7059      	strb	r1, [r3, #1]
    sync_msg.sender_addr = cur_dev_addr;
 8002046:	701c      	strb	r4, [r3, #0]
    sync_msg.message_type = MESSAGE_TYPE_SYNC;
 8002048:	2205      	movs	r2, #5
 800204a:	709a      	strb	r2, [r3, #2]
    sync_msg.direction = REQUEST;
 800204c:	70dd      	strb	r5, [r3, #3]
    sync_msg.workers_in_safe_zone = cur_workers_in_safe_zone;
 800204e:	2203      	movs	r2, #3
 8002050:	715a      	strb	r2, [r3, #5]
    sync_msg.battery_level = BATTERY_LEVEL_GOOD;
 8002052:	711c      	strb	r4, [r3, #4]
    home_msg.receiver_addr = BROADCAST_ADDR;
 8002054:	4b2c      	ldr	r3, [pc, #176]	; (8002108 <system_init+0x198>)
 8002056:	7059      	strb	r1, [r3, #1]
    home_msg.sender_addr = cur_dev_addr;
 8002058:	701c      	strb	r4, [r3, #0]
    home_msg.message_type = MESSAGE_TYPE_HOMEWARD;
 800205a:	2102      	movs	r1, #2
 800205c:	7099      	strb	r1, [r3, #2]
    home_msg.direction = REQUEST;
 800205e:	70dd      	strb	r5, [r3, #3]
    home_msg.workers_in_safe_zone = cur_workers_in_safe_zone;
 8002060:	715a      	strb	r2, [r3, #5]
    home_msg.battery_level = BATTERY_LEVEL_GOOD;
 8002062:	711c      	strb	r4, [r3, #4]
    home_msg_info.msg_buf = &msgq_tx_msg;
 8002064:	4a29      	ldr	r2, [pc, #164]	; (800210c <system_init+0x19c>)
 8002066:	492a      	ldr	r1, [pc, #168]	; (8002110 <system_init+0x1a0>)
 8002068:	6091      	str	r1, [r2, #8]
    home_msg_info.msg = &home_msg;
 800206a:	60d3      	str	r3, [r2, #12]
    home_msg_info.resp_is_recv = ATOMIC_INIT(0);
 800206c:	6054      	str	r4, [r2, #4]
    home_msg_info.req_is_send = ATOMIC_INIT(0);
 800206e:	6014      	str	r4, [r2, #0]
    buzzer_mode.single = true;
 8002070:	4b28      	ldr	r3, [pc, #160]	; (8002114 <system_init+0x1a4>)
 8002072:	705d      	strb	r5, [r3, #1]
    k_work_submit(&work_buzzer);
 8002074:	4648      	mov	r0, r9
 8002076:	f008 fdff 	bl	800ac78 <k_work_submit>
	z_impl_k_timer_start(timer, duration, period);
 800207a:	f649 1220 	movw	r2, #39200	; 0x9920
 800207e:	2300      	movs	r3, #0
 8002080:	e9cd 2300 	strd	r2, r3, [sp]
 8002084:	4632      	mov	r2, r6
 8002086:	463b      	mov	r3, r7
 8002088:	4640      	mov	r0, r8
 800208a:	f009 fc01 	bl	800b890 <z_impl_k_timer_start>
}
 800208e:	b00b      	add	sp, #44	; 0x2c
 8002090:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        LOG_DBG("Error: PWM device %s is not ready\n", buzzer_dev_ptr->name);
 8002094:	4b0c      	ldr	r3, [pc, #48]	; (80020c8 <system_init+0x158>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	9303      	str	r3, [sp, #12]
 800209c:	4b1e      	ldr	r3, [pc, #120]	; (8002118 <system_init+0x1a8>)
 800209e:	9302      	str	r3, [sp, #8]
 80020a0:	4b1e      	ldr	r3, [pc, #120]	; (800211c <system_init+0x1ac>)
 80020a2:	9301      	str	r3, [sp, #4]
 80020a4:	9000      	str	r0, [sp, #0]
 80020a6:	4603      	mov	r3, r0
 80020a8:	2204      	movs	r2, #4
 80020aa:	491d      	ldr	r1, [pc, #116]	; (8002120 <system_init+0x1b0>)
 80020ac:	f00b fae1 	bl	800d672 <z_log_msg2_runtime_create>
	return z_impl_k_sleep(timeout);
 80020b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80020b4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80020b8:	f009 f9ac 	bl	800b414 <z_impl_k_sleep>
 80020bc:	e763      	b.n	8001f86 <system_init+0x16>
		flags ^= (GPIO_INT_LOW_0 | GPIO_INT_HIGH_1);
 80020be:	f44f 3270 	mov.w	r2, #245760	; 0x3c000
 80020c2:	e77a      	b.n	8001fba <system_init+0x4a>
 80020c4:	080103dc 	.word	0x080103dc
 80020c8:	20000dd0 	.word	0x20000dd0
 80020cc:	080109a4 	.word	0x080109a4
 80020d0:	20000da4 	.word	0x20000da4
 80020d4:	20000d98 	.word	0x20000d98
 80020d8:	08001d35 	.word	0x08001d35
 80020dc:	20000e0c 	.word	0x20000e0c
 80020e0:	080021fd 	.word	0x080021fd
 80020e4:	08001f2d 	.word	0x08001f2d
 80020e8:	20000e1c 	.word	0x20000e1c
 80020ec:	20000580 	.word	0x20000580
 80020f0:	08001ed9 	.word	0x08001ed9
 80020f4:	20000de8 	.word	0x20000de8
 80020f8:	200003e4 	.word	0x200003e4
 80020fc:	20000da8 	.word	0x20000da8
 8002100:	08010bb0 	.word	0x08010bb0
 8002104:	20000dc8 	.word	0x20000dc8
 8002108:	20000db0 	.word	0x20000db0
 800210c:	20000db8 	.word	0x20000db8
 8002110:	20000480 	.word	0x20000480
 8002114:	20000dd4 	.word	0x20000dd4
 8002118:	08010b7c 	.word	0x08010b7c
 800211c:	0801097c 	.word	0x0801097c
 8002120:	080106ec 	.word	0x080106ec

08002124 <recv_msg>:
{
 8002124:	b530      	push	{r4, r5, lr}
 8002126:	b089      	sub	sp, #36	; 0x24
    volatile int rc = -1;
 8002128:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800212c:	9307      	str	r3, [sp, #28]
    volatile uint32_t ticks = 0;
 800212e:	2300      	movs	r3, #0
 8002130:	9306      	str	r3, [sp, #24]
    int16_t rssi = 0;
 8002132:	f8ad 3016 	strh.w	r3, [sp, #22]
    int8_t snr = 0;
 8002136:	f88d 3015 	strb.w	r3, [sp, #21]
    if (lora_cfg.tx) {
 800213a:	4b28      	ldr	r3, [pc, #160]	; (80021dc <recv_msg+0xb8>)
 800213c:	7adb      	ldrb	r3, [r3, #11]
 800213e:	b15b      	cbz	r3, 8002158 <recv_msg+0x34>
        lora_cfg.tx = false;
 8002140:	4926      	ldr	r1, [pc, #152]	; (80021dc <recv_msg+0xb8>)
 8002142:	2300      	movs	r3, #0
 8002144:	72cb      	strb	r3, [r1, #11]
        rc = lora_config(lora_dev_ptr, &lora_cfg);
 8002146:	4b26      	ldr	r3, [pc, #152]	; (80021e0 <recv_msg+0xbc>)
 8002148:	6818      	ldr	r0, [r3, #0]
	const struct lora_driver_api *api =
 800214a:	6883      	ldr	r3, [r0, #8]
	return api->config(dev, config);
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4798      	blx	r3
 8002150:	9007      	str	r0, [sp, #28]
        if (rc < 0) {
 8002152:	9b07      	ldr	r3, [sp, #28]
 8002154:	2b00      	cmp	r3, #0
 8002156:	db28      	blt.n	80021aa <recv_msg+0x86>
	return z_timeout_remaining(&timer->timeout);
 8002158:	4822      	ldr	r0, [pc, #136]	; (80021e4 <recv_msg+0xc0>)
 800215a:	f00d fc3d 	bl	800f9d8 <z_timeout_remaining>
	 * the compiler correctly guess at the 32 bit result otherwise).
	 */
	if (div_ratio) {
		t += off;
		if (result32 && (t < BIT64(32))) {
			return ((uint32_t)t) / (from_hz / to_hz);
 800215e:	4b22      	ldr	r3, [pc, #136]	; (80021e8 <recv_msg+0xc4>)
 8002160:	fba3 3000 	umull	r3, r0, r3, r0
 8002164:	08c0      	lsrs	r0, r0, #3
    ticks = k_ticks_to_ms_floor32(k_timer_remaining_ticks(&periodic_timer));
 8002166:	9006      	str	r0, [sp, #24]
    rc = lora_recv(lora_dev_ptr, rx_buf, MESSAGE_LEN_IN_BYTES,
 8002168:	4b1d      	ldr	r3, [pc, #116]	; (80021e0 <recv_msg+0xbc>)
 800216a:	6818      	ldr	r0, [r3, #0]
                   K_MSEC(ticks), &rssi, &snr);
 800216c:	9b06      	ldr	r3, [sp, #24]
 800216e:	b1f3      	cbz	r3, 80021ae <recv_msg+0x8a>
 8002170:	9906      	ldr	r1, [sp, #24]
 8002172:	2200      	movs	r2, #0
		}
	} else if (mul_ratio) {
		if (result32) {
			return ((uint32_t)t) * (to_hz / from_hz);
		} else {
			return t * ((uint64_t)to_hz / from_hz);
 8002174:	ea4f 0c82 	mov.w	ip, r2, lsl #2
 8002178:	ea4c 7c91 	orr.w	ip, ip, r1, lsr #30
 800217c:	008b      	lsls	r3, r1, #2
 800217e:	185b      	adds	r3, r3, r1
 8002180:	eb42 020c 	adc.w	r2, r2, ip
 8002184:	18db      	adds	r3, r3, r3
 8002186:	4152      	adcs	r2, r2
 */
static inline int lora_recv(const struct device *dev, uint8_t *data,
			    uint8_t size,
			    k_timeout_t timeout, int16_t *rssi, int8_t *snr)
{
	const struct lora_driver_api *api =
 8002188:	6881      	ldr	r1, [r0, #8]
		(const struct lora_driver_api *)dev->api;

	return api->recv(dev, data, size, timeout, rssi, snr);
 800218a:	68cc      	ldr	r4, [r1, #12]
 800218c:	f10d 0115 	add.w	r1, sp, #21
 8002190:	9103      	str	r1, [sp, #12]
 8002192:	f10d 0116 	add.w	r1, sp, #22
 8002196:	9102      	str	r1, [sp, #8]
 8002198:	9300      	str	r3, [sp, #0]
 800219a:	9201      	str	r2, [sp, #4]
 800219c:	2202      	movs	r2, #2
 800219e:	4913      	ldr	r1, [pc, #76]	; (80021ec <recv_msg+0xc8>)
 80021a0:	47a0      	blx	r4
    rc = lora_recv(lora_dev_ptr, rx_buf, MESSAGE_LEN_IN_BYTES,
 80021a2:	9007      	str	r0, [sp, #28]
    if (rc > 0) {
 80021a4:	9b07      	ldr	r3, [sp, #28]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	dc04      	bgt.n	80021b4 <recv_msg+0x90>
}
 80021aa:	b009      	add	sp, #36	; 0x24
 80021ac:	bd30      	pop	{r4, r5, pc}
                   K_MSEC(ticks), &rssi, &snr);
 80021ae:	2100      	movs	r1, #0
 80021b0:	460a      	mov	r2, r1
 80021b2:	e7df      	b.n	8002174 <recv_msg+0x50>
        k_msgq_put(&msgq_rx_msg, &rx_buf, K_NO_WAIT);
 80021b4:	2400      	movs	r4, #0
 80021b6:	2500      	movs	r5, #0
	return z_impl_k_msgq_put(msgq, data, timeout);
 80021b8:	4622      	mov	r2, r4
 80021ba:	462b      	mov	r3, r5
 80021bc:	490b      	ldr	r1, [pc, #44]	; (80021ec <recv_msg+0xc8>)
 80021be:	480c      	ldr	r0, [pc, #48]	; (80021f0 <recv_msg+0xcc>)
 80021c0:	f008 fa60 	bl	800a684 <z_impl_k_msgq_put>
 80021c4:	4622      	mov	r2, r4
 80021c6:	462b      	mov	r3, r5
 80021c8:	f10d 0116 	add.w	r1, sp, #22
 80021cc:	4809      	ldr	r0, [pc, #36]	; (80021f4 <recv_msg+0xd0>)
 80021ce:	f008 fa59 	bl	800a684 <z_impl_k_msgq_put>
        k_wakeup(proc_task_id);
 80021d2:	4b09      	ldr	r3, [pc, #36]	; (80021f8 <recv_msg+0xd4>)
 80021d4:	6818      	ldr	r0, [r3, #0]
	z_impl_k_wakeup(thread);
 80021d6:	f00d fb50 	bl	800f87a <z_impl_k_wakeup>
 80021da:	e7e6      	b.n	80021aa <recv_msg+0x86>
 80021dc:	20000dd8 	.word	0x20000dd8
 80021e0:	20000de4 	.word	0x20000de4
 80021e4:	20000580 	.word	0x20000580
 80021e8:	cccccccd 	.word	0xcccccccd
 80021ec:	20000dfc 	.word	0x20000dfc
 80021f0:	2000044c 	.word	0x2000044c
 80021f4:	20000418 	.word	0x20000418
 80021f8:	08010bf0 	.word	0x08010bf0

080021fc <work_buzzer_handler>:
{
 80021fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002200:	b085      	sub	sp, #20
	return z_impl_k_mutex_lock(mutex, timeout);
 8002202:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002206:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800220a:	4892      	ldr	r0, [pc, #584]	; (8002454 <work_buzzer_handler+0x258>)
 800220c:	f008 faf6 	bl	800a7fc <z_impl_k_mutex_lock>
    if (buzzer_mode.single) {
 8002210:	4b91      	ldr	r3, [pc, #580]	; (8002458 <work_buzzer_handler+0x25c>)
 8002212:	785b      	ldrb	r3, [r3, #1]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d142      	bne.n	800229e <work_buzzer_handler+0xa2>
    } else if (buzzer_mode.continuous) {
 8002218:	4b8f      	ldr	r3, [pc, #572]	; (8002458 <work_buzzer_handler+0x25c>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	2b00      	cmp	r3, #0
 800221e:	f040 80aa 	bne.w	8002376 <work_buzzer_handler+0x17a>
    pwm_pin_set_usec(buzzer_dev_ptr, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 8002222:	4b8e      	ldr	r3, [pc, #568]	; (800245c <work_buzzer_handler+0x260>)
 8002224:	681d      	ldr	r5, [r3, #0]
	api = (struct pwm_driver_api *)dev->api;
 8002226:	68ab      	ldr	r3, [r5, #8]
	return api->get_cycles_per_sec(dev, pwm, cycles);
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	aa02      	add	r2, sp, #8
 800222c:	2102      	movs	r1, #2
 800222e:	4628      	mov	r0, r5
 8002230:	4798      	blx	r3
				   uint32_t period, uint32_t pulse,
				   pwm_flags_t flags)
{
	uint64_t period_cycles, pulse_cycles, cycles_per_sec;

	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 8002232:	bb70      	cbnz	r0, 8002292 <work_buzzer_handler+0x96>
		return -EIO;
	}

	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 8002234:	9c02      	ldr	r4, [sp, #8]
 8002236:	9e03      	ldr	r6, [sp, #12]
 8002238:	00b2      	lsls	r2, r6, #2
 800223a:	ea42 7294 	orr.w	r2, r2, r4, lsr #30
 800223e:	00a3      	lsls	r3, r4, #2
 8002240:	191b      	adds	r3, r3, r4
 8002242:	eb46 0202 	adc.w	r2, r6, r2
 8002246:	00d2      	lsls	r2, r2, #3
 8002248:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800224c:	00db      	lsls	r3, r3, #3
 800224e:	1b1b      	subs	r3, r3, r4
 8002250:	eb62 0206 	sbc.w	r2, r2, r6
 8002254:	0112      	lsls	r2, r2, #4
 8002256:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 800225a:	011b      	lsls	r3, r3, #4
 800225c:	191b      	adds	r3, r3, r4
 800225e:	eb46 0602 	adc.w	r6, r6, r2
 8002262:	01b6      	lsls	r6, r6, #6
 8002264:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8002268:	019c      	lsls	r4, r3, #6
 800226a:	4a7d      	ldr	r2, [pc, #500]	; (8002460 <work_buzzer_handler+0x264>)
 800226c:	2300      	movs	r3, #0
 800226e:	4620      	mov	r0, r4
 8002270:	4631      	mov	r1, r6
 8002272:	f7fe fbb3 	bl	80009dc <__aeabi_uldivmod>
 8002276:	4602      	mov	r2, r0
	if (period_cycles >= ((uint64_t)1 << 32)) {
 8002278:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800227c:	42a3      	cmp	r3, r4
 800227e:	4b79      	ldr	r3, [pc, #484]	; (8002464 <work_buzzer_handler+0x268>)
 8002280:	41b3      	sbcs	r3, r6
 8002282:	d306      	bcc.n	8002292 <work_buzzer_handler+0x96>
	api = (struct pwm_driver_api *)dev->api;
 8002284:	68ab      	ldr	r3, [r5, #8]
	return api->pin_set(dev, pwm, period, pulse, flags);
 8002286:	681c      	ldr	r4, [r3, #0]
 8002288:	2300      	movs	r3, #0
 800228a:	9300      	str	r3, [sp, #0]
 800228c:	2102      	movs	r1, #2
 800228e:	4628      	mov	r0, r5
 8002290:	47a0      	blx	r4
	return z_impl_k_mutex_unlock(mutex);
 8002292:	4870      	ldr	r0, [pc, #448]	; (8002454 <work_buzzer_handler+0x258>)
 8002294:	f008 fb3c 	bl	800a910 <z_impl_k_mutex_unlock>
}
 8002298:	b005      	add	sp, #20
 800229a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        pwm_pin_set_usec(buzzer_dev_ptr, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 800229e:	4b6f      	ldr	r3, [pc, #444]	; (800245c <work_buzzer_handler+0x260>)
 80022a0:	f8d3 8000 	ldr.w	r8, [r3]
	api = (struct pwm_driver_api *)dev->api;
 80022a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
	return api->get_cycles_per_sec(dev, pwm, cycles);
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	aa02      	add	r2, sp, #8
 80022ac:	2102      	movs	r1, #2
 80022ae:	4640      	mov	r0, r8
 80022b0:	4798      	blx	r3
	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 80022b2:	2800      	cmp	r0, #0
 80022b4:	d156      	bne.n	8002364 <work_buzzer_handler+0x168>
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 80022b6:	9e02      	ldr	r6, [sp, #8]
 80022b8:	9f03      	ldr	r7, [sp, #12]
 80022ba:	00bc      	lsls	r4, r7, #2
 80022bc:	ea44 7496 	orr.w	r4, r4, r6, lsr #30
 80022c0:	00b3      	lsls	r3, r6, #2
 80022c2:	199b      	adds	r3, r3, r6
 80022c4:	eb47 0404 	adc.w	r4, r7, r4
 80022c8:	00e4      	lsls	r4, r4, #3
 80022ca:	ea44 7453 	orr.w	r4, r4, r3, lsr #29
 80022ce:	00db      	lsls	r3, r3, #3
 80022d0:	1b9b      	subs	r3, r3, r6
 80022d2:	eb64 0407 	sbc.w	r4, r4, r7
 80022d6:	0124      	lsls	r4, r4, #4
 80022d8:	ea44 7413 	orr.w	r4, r4, r3, lsr #28
 80022dc:	011b      	lsls	r3, r3, #4
 80022de:	199b      	adds	r3, r3, r6
 80022e0:	eb47 0404 	adc.w	r4, r7, r4
 80022e4:	01a4      	lsls	r4, r4, #6
 80022e6:	ea44 6493 	orr.w	r4, r4, r3, lsr #26
 80022ea:	019d      	lsls	r5, r3, #6
 80022ec:	4a5c      	ldr	r2, [pc, #368]	; (8002460 <work_buzzer_handler+0x264>)
 80022ee:	2300      	movs	r3, #0
 80022f0:	4628      	mov	r0, r5
 80022f2:	4621      	mov	r1, r4
 80022f4:	f7fe fb72 	bl	80009dc <__aeabi_uldivmod>
 80022f8:	4681      	mov	r9, r0
	if (period_cycles >= ((uint64_t)1 << 32)) {
 80022fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80022fe:	42ab      	cmp	r3, r5
 8002300:	4b58      	ldr	r3, [pc, #352]	; (8002464 <work_buzzer_handler+0x268>)
 8002302:	41a3      	sbcs	r3, r4
 8002304:	d32e      	bcc.n	8002364 <work_buzzer_handler+0x168>
		return -ENOTSUP;
	}

	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 8002306:	00ba      	lsls	r2, r7, #2
 8002308:	ea42 7296 	orr.w	r2, r2, r6, lsr #30
 800230c:	00b3      	lsls	r3, r6, #2
 800230e:	199b      	adds	r3, r3, r6
 8002310:	eb47 0202 	adc.w	r2, r7, r2
 8002314:	00d2      	lsls	r2, r2, #3
 8002316:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	1b9b      	subs	r3, r3, r6
 800231e:	eb62 0207 	sbc.w	r2, r2, r7
 8002322:	0112      	lsls	r2, r2, #4
 8002324:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 8002328:	011b      	lsls	r3, r3, #4
 800232a:	199e      	adds	r6, r3, r6
 800232c:	eb47 0702 	adc.w	r7, r7, r2
 8002330:	017f      	lsls	r7, r7, #5
 8002332:	ea47 67d6 	orr.w	r7, r7, r6, lsr #27
 8002336:	0176      	lsls	r6, r6, #5
 8002338:	4a49      	ldr	r2, [pc, #292]	; (8002460 <work_buzzer_handler+0x264>)
 800233a:	2300      	movs	r3, #0
 800233c:	4630      	mov	r0, r6
 800233e:	4639      	mov	r1, r7
 8002340:	f7fe fb4c 	bl	80009dc <__aeabi_uldivmod>
 8002344:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
 8002346:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800234a:	42b2      	cmp	r2, r6
 800234c:	4a45      	ldr	r2, [pc, #276]	; (8002464 <work_buzzer_handler+0x268>)
 800234e:	41ba      	sbcs	r2, r7
 8002350:	d308      	bcc.n	8002364 <work_buzzer_handler+0x168>
	api = (struct pwm_driver_api *)dev->api;
 8002352:	f8d8 2008 	ldr.w	r2, [r8, #8]
	return api->pin_set(dev, pwm, period, pulse, flags);
 8002356:	6814      	ldr	r4, [r2, #0]
 8002358:	2200      	movs	r2, #0
 800235a:	9200      	str	r2, [sp, #0]
 800235c:	464a      	mov	r2, r9
 800235e:	2102      	movs	r1, #2
 8002360:	4640      	mov	r0, r8
 8002362:	47a0      	blx	r4
	return z_impl_k_sleep(timeout);
 8002364:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002368:	2100      	movs	r1, #0
 800236a:	f009 f853 	bl	800b414 <z_impl_k_sleep>
        buzzer_mode.single = false;
 800236e:	4b3a      	ldr	r3, [pc, #232]	; (8002458 <work_buzzer_handler+0x25c>)
 8002370:	2200      	movs	r2, #0
 8002372:	705a      	strb	r2, [r3, #1]
 8002374:	e755      	b.n	8002222 <work_buzzer_handler+0x26>
        pwm_pin_set_usec(buzzer_dev_ptr, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 8002376:	4b39      	ldr	r3, [pc, #228]	; (800245c <work_buzzer_handler+0x260>)
 8002378:	f8d3 8000 	ldr.w	r8, [r3]
	api = (struct pwm_driver_api *)dev->api;
 800237c:	f8d8 3008 	ldr.w	r3, [r8, #8]
	return api->get_cycles_per_sec(dev, pwm, cycles);
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	aa02      	add	r2, sp, #8
 8002384:	2102      	movs	r1, #2
 8002386:	4640      	mov	r0, r8
 8002388:	4798      	blx	r3
	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 800238a:	2800      	cmp	r0, #0
 800238c:	d156      	bne.n	800243c <work_buzzer_handler+0x240>
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800238e:	9e02      	ldr	r6, [sp, #8]
 8002390:	9f03      	ldr	r7, [sp, #12]
 8002392:	00bc      	lsls	r4, r7, #2
 8002394:	ea44 7496 	orr.w	r4, r4, r6, lsr #30
 8002398:	00b3      	lsls	r3, r6, #2
 800239a:	199b      	adds	r3, r3, r6
 800239c:	eb47 0404 	adc.w	r4, r7, r4
 80023a0:	00e4      	lsls	r4, r4, #3
 80023a2:	ea44 7453 	orr.w	r4, r4, r3, lsr #29
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	1b9b      	subs	r3, r3, r6
 80023aa:	eb64 0407 	sbc.w	r4, r4, r7
 80023ae:	0124      	lsls	r4, r4, #4
 80023b0:	ea44 7413 	orr.w	r4, r4, r3, lsr #28
 80023b4:	011b      	lsls	r3, r3, #4
 80023b6:	199b      	adds	r3, r3, r6
 80023b8:	eb47 0404 	adc.w	r4, r7, r4
 80023bc:	01a4      	lsls	r4, r4, #6
 80023be:	ea44 6493 	orr.w	r4, r4, r3, lsr #26
 80023c2:	019d      	lsls	r5, r3, #6
 80023c4:	4a26      	ldr	r2, [pc, #152]	; (8002460 <work_buzzer_handler+0x264>)
 80023c6:	2300      	movs	r3, #0
 80023c8:	4628      	mov	r0, r5
 80023ca:	4621      	mov	r1, r4
 80023cc:	f7fe fb06 	bl	80009dc <__aeabi_uldivmod>
 80023d0:	4681      	mov	r9, r0
	if (period_cycles >= ((uint64_t)1 << 32)) {
 80023d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80023d6:	42ab      	cmp	r3, r5
 80023d8:	4b22      	ldr	r3, [pc, #136]	; (8002464 <work_buzzer_handler+0x268>)
 80023da:	41a3      	sbcs	r3, r4
 80023dc:	d32e      	bcc.n	800243c <work_buzzer_handler+0x240>
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 80023de:	00ba      	lsls	r2, r7, #2
 80023e0:	ea42 7296 	orr.w	r2, r2, r6, lsr #30
 80023e4:	00b3      	lsls	r3, r6, #2
 80023e6:	199b      	adds	r3, r3, r6
 80023e8:	eb47 0202 	adc.w	r2, r7, r2
 80023ec:	00d2      	lsls	r2, r2, #3
 80023ee:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80023f2:	00db      	lsls	r3, r3, #3
 80023f4:	1b9b      	subs	r3, r3, r6
 80023f6:	eb62 0207 	sbc.w	r2, r2, r7
 80023fa:	0112      	lsls	r2, r2, #4
 80023fc:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 8002400:	011b      	lsls	r3, r3, #4
 8002402:	199e      	adds	r6, r3, r6
 8002404:	eb47 0702 	adc.w	r7, r7, r2
 8002408:	017f      	lsls	r7, r7, #5
 800240a:	ea47 67d6 	orr.w	r7, r7, r6, lsr #27
 800240e:	0176      	lsls	r6, r6, #5
 8002410:	4a13      	ldr	r2, [pc, #76]	; (8002460 <work_buzzer_handler+0x264>)
 8002412:	2300      	movs	r3, #0
 8002414:	4630      	mov	r0, r6
 8002416:	4639      	mov	r1, r7
 8002418:	f7fe fae0 	bl	80009dc <__aeabi_uldivmod>
 800241c:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
 800241e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002422:	42b2      	cmp	r2, r6
 8002424:	4a0f      	ldr	r2, [pc, #60]	; (8002464 <work_buzzer_handler+0x268>)
 8002426:	41ba      	sbcs	r2, r7
 8002428:	d308      	bcc.n	800243c <work_buzzer_handler+0x240>
	api = (struct pwm_driver_api *)dev->api;
 800242a:	f8d8 2008 	ldr.w	r2, [r8, #8]
	return api->pin_set(dev, pwm, period, pulse, flags);
 800242e:	6814      	ldr	r4, [r2, #0]
 8002430:	2200      	movs	r2, #0
 8002432:	9200      	str	r2, [sp, #0]
 8002434:	464a      	mov	r2, r9
 8002436:	2102      	movs	r1, #2
 8002438:	4640      	mov	r0, r8
 800243a:	47a0      	blx	r4
 800243c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002440:	2100      	movs	r1, #0
 8002442:	f008 ffe7 	bl	800b414 <z_impl_k_sleep>
        buzzer_mode.continuous = false;
 8002446:	4b04      	ldr	r3, [pc, #16]	; (8002458 <work_buzzer_handler+0x25c>)
 8002448:	2200      	movs	r2, #0
 800244a:	701a      	strb	r2, [r3, #0]
	return z_impl_k_mutex_unlock(mutex);
 800244c:	4801      	ldr	r0, [pc, #4]	; (8002454 <work_buzzer_handler+0x258>)
 800244e:	f008 fa5f 	bl	800a910 <z_impl_k_mutex_unlock>
        return;
 8002452:	e721      	b.n	8002298 <work_buzzer_handler+0x9c>
 8002454:	20000de8 	.word	0x20000de8
 8002458:	20000dd4 	.word	0x20000dd4
 800245c:	20000dd0 	.word	0x20000dd0
 8002460:	000f4240 	.word	0x000f4240
 8002464:	000f423f 	.word	0x000f423f

08002468 <base_station_proc_task>:
{
 8002468:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 800246c:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8002470:	af00      	add	r7, sp, #0
    int16_t rssi = 0;
 8002472:	2300      	movs	r3, #0
 8002474:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    uint32_t cur_msg = 0;
 8002478:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    struct message_s tx_msg_proc = {0};
 800247c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002480:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
    struct message_s rx_msg_proc = {0};
 8002484:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002488:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
    struct led_strip_indicate_s strip_indicate = {0};
 800248c:	673b      	str	r3, [r7, #112]	; 0x70
 800248e:	677b      	str	r3, [r7, #116]	; 0x74
 8002490:	67bb      	str	r3, [r7, #120]	; 0x78
 8002492:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002494:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002498:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	return z_impl_k_sleep(timeout);
 800249c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80024a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80024a4:	f008 ffb6 	bl	800b414 <z_impl_k_sleep>
    struct k_msgq* msgq_cur_msg_tx_ptr = &msgq_tx_msg; // Default queue
 80024a8:	4bc4      	ldr	r3, [pc, #784]	; (80027bc <base_station_proc_task+0x354>)
 80024aa:	647b      	str	r3, [r7, #68]	; 0x44
 80024ac:	f000 bc9a 	b.w	8002de4 <base_station_proc_task+0x97c>
            cur_msg = 0;
 80024b0:	2400      	movs	r4, #0
 80024b2:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
            for (uint8_t i = 0; i < MESSAGE_LEN_IN_BYTES; ++i) {
 80024b6:	e00e      	b.n	80024d6 <base_station_proc_task+0x6e>
                rx_buf_proc[i] = reverse(rx_buf_proc[i]);
 80024b8:	f107 059c 	add.w	r5, r7, #156	; 0x9c
 80024bc:	5d28      	ldrb	r0, [r5, r4]
 80024be:	f00b f92a 	bl	800d716 <reverse>
 80024c2:	5528      	strb	r0, [r5, r4]
                cur_msg |= (rx_buf_proc[i]) << i*8;
 80024c4:	00e3      	lsls	r3, r4, #3
 80024c6:	4098      	lsls	r0, r3
 80024c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80024cc:	4318      	orrs	r0, r3
 80024ce:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
            for (uint8_t i = 0; i < MESSAGE_LEN_IN_BYTES; ++i) {
 80024d2:	3401      	adds	r4, #1
 80024d4:	b2e4      	uxtb	r4, r4
 80024d6:	2c01      	cmp	r4, #1
 80024d8:	d9ee      	bls.n	80024b8 <base_station_proc_task+0x50>
            read_write_message(&cur_msg, &rx_msg_proc, false); // rx_msg struct is fill
 80024da:	2200      	movs	r2, #0
 80024dc:	f107 0188 	add.w	r1, r7, #136	; 0x88
 80024e0:	f107 0098 	add.w	r0, r7, #152	; 0x98
 80024e4:	f000 fd3a 	bl	8002f5c <read_write_message>
            if ( (rx_msg_proc.receiver_addr != BROADCAST_ADDR) &&
 80024e8:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 80024ec:	2b04      	cmp	r3, #4
 80024ee:	d002      	beq.n	80024f6 <base_station_proc_task+0x8e>
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	f040 8081 	bne.w	80025f8 <base_station_proc_task+0x190>
            switch (rx_msg_proc.direction) {
 80024f6:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	f000 828f 	beq.w	8002a1e <base_station_proc_task+0x5b6>
 8002500:	2b01      	cmp	r3, #1
 8002502:	f040 8421 	bne.w	8002d48 <base_station_proc_task+0x8e0>
                    LOG_DBG(" REQUEST");
 8002506:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 800250a:	f04f 0202 	mov.w	r2, #2
 800250e:	f8a7 2052 	strh.w	r2, [r7, #82]	; 0x52
 8002512:	4bab      	ldr	r3, [pc, #684]	; (80027c0 <base_station_proc_task+0x358>)
 8002514:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002518:	49aa      	ldr	r1, [pc, #680]	; (80027c4 <base_station_proc_task+0x35c>)
 800251a:	f8c7 10cc 	str.w	r1, [r7, #204]	; 0xcc
 800251e:	2400      	movs	r4, #0
 8002520:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002522:	f04f 0003 	mov.w	r0, #3
 8002526:	f887 004c 	strb.w	r0, [r7, #76]	; 0x4c
 800252a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800252c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002530:	f364 0b00 	bfi	fp, r4, #0, #1
 8002534:	f364 0b41 	bfi	fp, r4, #1, #1
 8002538:	f364 0b82 	bfi	fp, r4, #2, #1
 800253c:	f364 0bc5 	bfi	fp, r4, #3, #3
 8002540:	2504      	movs	r5, #4
 8002542:	f365 1b88 	bfi	fp, r5, #6, #3
 8002546:	f04f 0c0c 	mov.w	ip, #12
 800254a:	f36c 2b52 	bfi	fp, ip, #9, #10
 800254e:	f364 4bde 	bfi	fp, r4, #19, #12
 8002552:	f364 7bdf 	bfi	fp, r4, #31, #1
 8002556:	4623      	mov	r3, r4
 8002558:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 800255c:	4659      	mov	r1, fp
 800255e:	489a      	ldr	r0, [pc, #616]	; (80027c8 <base_station_proc_task+0x360>)
 8002560:	f00b fd53 	bl	800e00a <z_impl_z_log_msg2_static_create>
                    LOG_DBG("Message type:");
 8002564:	f04f 0301 	mov.w	r3, #1
 8002568:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 800256c:	f04f 0202 	mov.w	r2, #2
 8002570:	f8a7 2052 	strh.w	r2, [r7, #82]	; 0x52
 8002574:	4b95      	ldr	r3, [pc, #596]	; (80027cc <base_station_proc_task+0x364>)
 8002576:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800257a:	4992      	ldr	r1, [pc, #584]	; (80027c4 <base_station_proc_task+0x35c>)
 800257c:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
 8002580:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002582:	f04f 0003 	mov.w	r0, #3
 8002586:	f887 004c 	strb.w	r0, [r7, #76]	; 0x4c
 800258a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800258c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8002590:	f364 0600 	bfi	r6, r4, #0, #1
 8002594:	f364 0641 	bfi	r6, r4, #1, #1
 8002598:	f364 0682 	bfi	r6, r4, #2, #1
 800259c:	f364 06c5 	bfi	r6, r4, #3, #3
 80025a0:	f365 1688 	bfi	r6, r5, #6, #3
 80025a4:	f04f 0c0c 	mov.w	ip, #12
 80025a8:	f36c 2652 	bfi	r6, ip, #9, #10
 80025ac:	f364 46de 	bfi	r6, r4, #19, #12
 80025b0:	f364 76df 	bfi	r6, r4, #31, #1
 80025b4:	4623      	mov	r3, r4
 80025b6:	f107 02dc 	add.w	r2, r7, #220	; 0xdc
 80025ba:	4631      	mov	r1, r6
 80025bc:	4882      	ldr	r0, [pc, #520]	; (80027c8 <base_station_proc_task+0x360>)
 80025be:	f00b fd24 	bl	800e00a <z_impl_z_log_msg2_static_create>
                    tx_msg_proc.sender_addr = rx_msg_proc.sender_addr;
 80025c2:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 80025c6:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
                    tx_msg_proc.receiver_addr = BROADCAST_ADDR;
 80025ca:	f887 5091 	strb.w	r5, [r7, #145]	; 0x91
                    tx_msg_proc.message_type = rx_msg_proc.message_type;
 80025ce:	f897 308a 	ldrb.w	r3, [r7, #138]	; 0x8a
 80025d2:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92
                    tx_msg_proc.workers_in_safe_zone = 0;
 80025d6:	f887 4095 	strb.w	r4, [r7, #149]	; 0x95
                    tx_msg_proc.battery_level = BATTERY_LEVEL_GOOD; // change it after
 80025da:	f887 4094 	strb.w	r4, [r7, #148]	; 0x94
                    tx_msg_proc.direction = RESPONSE;
 80025de:	f887 4093 	strb.w	r4, [r7, #147]	; 0x93
                    switch (rx_msg_proc.message_type) {
 80025e2:	2b05      	cmp	r3, #5
 80025e4:	f200 81e9 	bhi.w	80029ba <base_station_proc_task+0x552>
 80025e8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80025ec:	00850133 	.word	0x00850133
 80025f0:	018401b5 	.word	0x018401b5
 80025f4:	01780184 	.word	0x01780184
                LOG_DBG("addr = 0x%02x, own addr = 0x%02x", rx_msg_proc.receiver_addr, cur_dev_addr);
 80025f8:	2201      	movs	r2, #1
 80025fa:	f8a7 2050 	strh.w	r2, [r7, #80]	; 0x50
 80025fe:	2202      	movs	r2, #2
 8002600:	f8a7 2052 	strh.w	r2, [r7, #82]	; 0x52
 8002604:	f8c7 d040 	str.w	sp, [r7, #64]	; 0x40
 8002608:	b088      	sub	sp, #32
 800260a:	4669      	mov	r1, sp
 800260c:	f111 020c 	adds.w	r2, r1, #12
 8002610:	d06b      	beq.n	80026ea <base_station_proc_task+0x282>
 8002612:	2014      	movs	r0, #20
 8002614:	2401      	movs	r4, #1
 8002616:	f8a7 4050 	strh.w	r4, [r7, #80]	; 0x50
 800261a:	b11a      	cbz	r2, 8002624 <base_station_proc_task+0x1bc>
 800261c:	2804      	cmp	r0, #4
 800261e:	dd01      	ble.n	8002624 <base_station_proc_task+0x1bc>
 8002620:	4c6b      	ldr	r4, [pc, #428]	; (80027d0 <base_station_proc_task+0x368>)
 8002622:	610c      	str	r4, [r1, #16]
 8002624:	2402      	movs	r4, #2
 8002626:	f8a7 4052 	strh.w	r4, [r7, #82]	; 0x52
 800262a:	b11a      	cbz	r2, 8002634 <base_station_proc_task+0x1cc>
 800262c:	2808      	cmp	r0, #8
 800262e:	dd01      	ble.n	8002634 <base_station_proc_task+0x1cc>
 8002630:	4c64      	ldr	r4, [pc, #400]	; (80027c4 <base_station_proc_task+0x35c>)
 8002632:	614c      	str	r4, [r1, #20]
 8002634:	b112      	cbz	r2, 800263c <base_station_proc_task+0x1d4>
 8002636:	280c      	cmp	r0, #12
 8002638:	dd00      	ble.n	800263c <base_station_proc_task+0x1d4>
 800263a:	618b      	str	r3, [r1, #24]
 800263c:	b11a      	cbz	r2, 8002646 <base_station_proc_task+0x1de>
 800263e:	2810      	cmp	r0, #16
 8002640:	dd01      	ble.n	8002646 <base_station_proc_task+0x1de>
 8002642:	2300      	movs	r3, #0
 8002644:	61cb      	str	r3, [r1, #28]
 8002646:	2813      	cmp	r0, #19
 8002648:	dd52      	ble.n	80026f0 <base_station_proc_task+0x288>
 800264a:	2314      	movs	r3, #20
 800264c:	b132      	cbz	r2, 800265c <base_station_proc_task+0x1f4>
 800264e:	2000      	movs	r0, #0
 8002650:	64f8      	str	r0, [r7, #76]	; 0x4c
 8002652:	2005      	movs	r0, #5
 8002654:	f887 004c 	strb.w	r0, [r7, #76]	; 0x4c
 8002658:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800265a:	60c8      	str	r0, [r1, #12]
 800265c:	f36f 0800 	bfc	r8, #0, #1
 8002660:	f36f 0841 	bfc	r8, #1, #1
 8002664:	f36f 0882 	bfc	r8, #2, #1
 8002668:	f36f 08c5 	bfc	r8, #3, #3
 800266c:	2504      	movs	r5, #4
 800266e:	f365 1888 	bfi	r8, r5, #6, #3
 8002672:	f403 737d 	and.w	r3, r3, #1012	; 0x3f4
 8002676:	f363 2852 	bfi	r8, r3, #9, #10
 800267a:	f36f 48de 	bfc	r8, #19, #12
 800267e:	f36f 78df 	bfc	r8, #31, #1
 8002682:	4c51      	ldr	r4, [pc, #324]	; (80027c8 <base_station_proc_task+0x360>)
 8002684:	2300      	movs	r3, #0
 8002686:	4641      	mov	r1, r8
 8002688:	4620      	mov	r0, r4
 800268a:	f00b fcbe 	bl	800e00a <z_impl_z_log_msg2_static_create>
 800268e:	f8d7 d040 	ldr.w	sp, [r7, #64]	; 0x40
                LOG_DBG("Packet is filtered");
 8002692:	2301      	movs	r3, #1
 8002694:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002698:	2302      	movs	r3, #2
 800269a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 800269e:	4b4d      	ldr	r3, [pc, #308]	; (80027d4 <base_station_proc_task+0x36c>)
 80026a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80026a4:	4b47      	ldr	r3, [pc, #284]	; (80027c4 <base_station_proc_task+0x35c>)
 80026a6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80026aa:	2300      	movs	r3, #0
 80026ac:	64fb      	str	r3, [r7, #76]	; 0x4c
 80026ae:	2203      	movs	r2, #3
 80026b0:	f887 204c 	strb.w	r2, [r7, #76]	; 0x4c
 80026b4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80026b6:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80026ba:	f363 0a00 	bfi	sl, r3, #0, #1
 80026be:	f363 0a41 	bfi	sl, r3, #1, #1
 80026c2:	f363 0a82 	bfi	sl, r3, #2, #1
 80026c6:	f363 0ac5 	bfi	sl, r3, #3, #3
 80026ca:	f365 1a88 	bfi	sl, r5, #6, #3
 80026ce:	220c      	movs	r2, #12
 80026d0:	f362 2a52 	bfi	sl, r2, #9, #10
 80026d4:	f363 4ade 	bfi	sl, r3, #19, #12
 80026d8:	f363 7adf 	bfi	sl, r3, #31, #1
 80026dc:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80026e0:	4651      	mov	r1, sl
 80026e2:	4620      	mov	r0, r4
 80026e4:	f00b fc91 	bl	800e00a <z_impl_z_log_msg2_static_create>
                continue;
 80026e8:	e37c      	b.n	8002de4 <base_station_proc_task+0x97c>
                LOG_DBG("addr = 0x%02x, own addr = 0x%02x", rx_msg_proc.receiver_addr, cur_dev_addr);
 80026ea:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 80026ee:	e791      	b.n	8002614 <base_station_proc_task+0x1ac>
 80026f0:	f06f 031b 	mvn.w	r3, #27
 80026f4:	e7aa      	b.n	800264c <base_station_proc_task+0x1e4>
                            LOG_DBG(" MESSAGE_TYPE_DISABLE_ALARM");
 80026f6:	2301      	movs	r3, #1
 80026f8:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80026fc:	2302      	movs	r3, #2
 80026fe:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002702:	4b35      	ldr	r3, [pc, #212]	; (80027d8 <base_station_proc_task+0x370>)
 8002704:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8002708:	4b2e      	ldr	r3, [pc, #184]	; (80027c4 <base_station_proc_task+0x35c>)
 800270a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800270e:	2300      	movs	r3, #0
 8002710:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002712:	2203      	movs	r2, #3
 8002714:	f887 204c 	strb.w	r2, [r7, #76]	; 0x4c
 8002718:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800271a:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 800271e:	6a3a      	ldr	r2, [r7, #32]
 8002720:	f363 0200 	bfi	r2, r3, #0, #1
 8002724:	f363 0241 	bfi	r2, r3, #1, #1
 8002728:	f363 0282 	bfi	r2, r3, #2, #1
 800272c:	f363 02c5 	bfi	r2, r3, #3, #3
 8002730:	4611      	mov	r1, r2
 8002732:	2204      	movs	r2, #4
 8002734:	f362 1188 	bfi	r1, r2, #6, #3
 8002738:	220c      	movs	r2, #12
 800273a:	f362 2152 	bfi	r1, r2, #9, #10
 800273e:	f363 41de 	bfi	r1, r3, #19, #12
 8002742:	f363 71df 	bfi	r1, r3, #31, #1
 8002746:	6239      	str	r1, [r7, #32]
 8002748:	f507 7292 	add.w	r2, r7, #292	; 0x124
 800274c:	481e      	ldr	r0, [pc, #120]	; (80027c8 <base_station_proc_task+0x360>)
 800274e:	f00b fc5c 	bl	800e00a <z_impl_z_log_msg2_static_create>
                            switch (rx_msg_proc.sender_addr) {
 8002752:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8002756:	2b03      	cmp	r3, #3
 8002758:	d042      	beq.n	80027e0 <base_station_proc_task+0x378>
                                    LOG_DBG("Undefined sender address for this message type");
 800275a:	2301      	movs	r3, #1
 800275c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002760:	2302      	movs	r3, #2
 8002762:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002766:	4b1d      	ldr	r3, [pc, #116]	; (80027dc <base_station_proc_task+0x374>)
 8002768:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800276c:	4b15      	ldr	r3, [pc, #84]	; (80027c4 <base_station_proc_task+0x35c>)
 800276e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8002772:	2300      	movs	r3, #0
 8002774:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002776:	2203      	movs	r2, #3
 8002778:	f887 204c 	strb.w	r2, [r7, #76]	; 0x4c
 800277c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800277e:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 8002782:	693a      	ldr	r2, [r7, #16]
 8002784:	f363 0200 	bfi	r2, r3, #0, #1
 8002788:	f363 0241 	bfi	r2, r3, #1, #1
 800278c:	f363 0282 	bfi	r2, r3, #2, #1
 8002790:	f363 02c5 	bfi	r2, r3, #3, #3
 8002794:	4611      	mov	r1, r2
 8002796:	2204      	movs	r2, #4
 8002798:	f362 1188 	bfi	r1, r2, #6, #3
 800279c:	220c      	movs	r2, #12
 800279e:	f362 2152 	bfi	r1, r2, #9, #10
 80027a2:	f363 41de 	bfi	r1, r3, #19, #12
 80027a6:	f363 71df 	bfi	r1, r3, #31, #1
 80027aa:	6139      	str	r1, [r7, #16]
 80027ac:	f507 72aa 	add.w	r2, r7, #340	; 0x154
 80027b0:	4805      	ldr	r0, [pc, #20]	; (80027c8 <base_station_proc_task+0x360>)
 80027b2:	f00b fc2a 	bl	800e00a <z_impl_z_log_msg2_static_create>
                            msgq_cur_msg_tx_ptr = &msgq_tx_msg;
 80027b6:	4b01      	ldr	r3, [pc, #4]	; (80027bc <base_station_proc_task+0x354>)
 80027b8:	647b      	str	r3, [r7, #68]	; 0x44
                                    break;
 80027ba:	e08f      	b.n	80028dc <base_station_proc_task+0x474>
 80027bc:	20000480 	.word	0x20000480
 80027c0:	08010a00 	.word	0x08010a00
 80027c4:	08010b88 	.word	0x08010b88
 80027c8:	080106ec 	.word	0x080106ec
 80027cc:	08010a10 	.word	0x08010a10
 80027d0:	080109c0 	.word	0x080109c0
 80027d4:	080109e8 	.word	0x080109e8
 80027d8:	08010a24 	.word	0x08010a24
 80027dc:	08010a68 	.word	0x08010a68
                                    LOG_DBG("Brigade chief disabled alarm");
 80027e0:	2301      	movs	r3, #1
 80027e2:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80027e6:	2302      	movs	r3, #2
 80027e8:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80027ec:	4bc2      	ldr	r3, [pc, #776]	; (8002af8 <base_station_proc_task+0x690>)
 80027ee:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 80027f2:	4bc2      	ldr	r3, [pc, #776]	; (8002afc <base_station_proc_task+0x694>)
 80027f4:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 80027f8:	2300      	movs	r3, #0
 80027fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80027fc:	2203      	movs	r2, #3
 80027fe:	f887 204c 	strb.w	r2, [r7, #76]	; 0x4c
 8002802:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002804:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8002808:	68fa      	ldr	r2, [r7, #12]
 800280a:	f363 0200 	bfi	r2, r3, #0, #1
 800280e:	f363 0241 	bfi	r2, r3, #1, #1
 8002812:	f363 0282 	bfi	r2, r3, #2, #1
 8002816:	f363 02c5 	bfi	r2, r3, #3, #3
 800281a:	4611      	mov	r1, r2
 800281c:	2204      	movs	r2, #4
 800281e:	f362 1188 	bfi	r1, r2, #6, #3
 8002822:	220c      	movs	r2, #12
 8002824:	f362 2152 	bfi	r1, r2, #9, #10
 8002828:	f363 41de 	bfi	r1, r3, #19, #12
 800282c:	f363 71df 	bfi	r1, r3, #31, #1
 8002830:	60f9      	str	r1, [r7, #12]
 8002832:	f507 729e 	add.w	r2, r7, #316	; 0x13c
 8002836:	48b2      	ldr	r0, [pc, #712]	; (8002b00 <base_station_proc_task+0x698>)
 8002838:	f00b fbe7 	bl	800e00a <z_impl_z_log_msg2_static_create>
                                    while(k_work_busy_get(&work_buzzer)); // wait while work_buzzer is busy
 800283c:	48b1      	ldr	r0, [pc, #708]	; (8002b04 <base_station_proc_task+0x69c>)
 800283e:	f00c fe6c 	bl	800f51a <k_work_busy_get>
 8002842:	2800      	cmp	r0, #0
 8002844:	d1fa      	bne.n	800283c <base_station_proc_task+0x3d4>
                                    k_work_submit(&work_buzzer);
 8002846:	48af      	ldr	r0, [pc, #700]	; (8002b04 <base_station_proc_task+0x69c>)
 8002848:	f008 fa16 	bl	800ac78 <k_work_submit>
                            msgq_cur_msg_tx_ptr = &msgq_tx_msg;
 800284c:	4bae      	ldr	r3, [pc, #696]	; (8002b08 <base_station_proc_task+0x6a0>)
 800284e:	647b      	str	r3, [r7, #68]	; 0x44
                                    break;
 8002850:	e044      	b.n	80028dc <base_station_proc_task+0x474>
                            LOG_DBG(" MESSAGE_TYPE_ALARM");
 8002852:	2501      	movs	r5, #1
 8002854:	f8a7 5050 	strh.w	r5, [r7, #80]	; 0x50
 8002858:	2302      	movs	r3, #2
 800285a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 800285e:	4bab      	ldr	r3, [pc, #684]	; (8002b0c <base_station_proc_task+0x6a4>)
 8002860:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8002864:	4ba5      	ldr	r3, [pc, #660]	; (8002afc <base_station_proc_task+0x694>)
 8002866:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 800286a:	2300      	movs	r3, #0
 800286c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800286e:	2203      	movs	r2, #3
 8002870:	f887 204c 	strb.w	r2, [r7, #76]	; 0x4c
 8002874:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002876:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 800287a:	69fa      	ldr	r2, [r7, #28]
 800287c:	f363 0200 	bfi	r2, r3, #0, #1
 8002880:	f363 0241 	bfi	r2, r3, #1, #1
 8002884:	f363 0282 	bfi	r2, r3, #2, #1
 8002888:	f363 02c5 	bfi	r2, r3, #3, #3
 800288c:	4611      	mov	r1, r2
 800288e:	2204      	movs	r2, #4
 8002890:	f362 1188 	bfi	r1, r2, #6, #3
 8002894:	220c      	movs	r2, #12
 8002896:	f362 2152 	bfi	r1, r2, #9, #10
 800289a:	f363 41de 	bfi	r1, r3, #19, #12
 800289e:	f363 71df 	bfi	r1, r3, #31, #1
 80028a2:	61f9      	str	r1, [r7, #28]
 80028a4:	f507 72b6 	add.w	r2, r7, #364	; 0x16c
 80028a8:	4895      	ldr	r0, [pc, #596]	; (8002b00 <base_station_proc_task+0x698>)
 80028aa:	f00b fbae 	bl	800e00a <z_impl_z_log_msg2_static_create>
	return z_impl_k_mutex_lock(mutex, timeout);
 80028ae:	4c98      	ldr	r4, [pc, #608]	; (8002b10 <base_station_proc_task+0x6a8>)
 80028b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80028b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80028b8:	4620      	mov	r0, r4
 80028ba:	f007 ff9f 	bl	800a7fc <z_impl_k_mutex_lock>
                            buzzer_mode.continuous = true;
 80028be:	4b95      	ldr	r3, [pc, #596]	; (8002b14 <base_station_proc_task+0x6ac>)
 80028c0:	701d      	strb	r5, [r3, #0]
	return z_impl_k_mutex_unlock(mutex);
 80028c2:	4620      	mov	r0, r4
 80028c4:	f008 f824 	bl	800a910 <z_impl_k_mutex_unlock>
                            while(k_work_busy_get(&work_buzzer)); // wait while work_buzzer is busy
 80028c8:	488e      	ldr	r0, [pc, #568]	; (8002b04 <base_station_proc_task+0x69c>)
 80028ca:	f00c fe26 	bl	800f51a <k_work_busy_get>
 80028ce:	2800      	cmp	r0, #0
 80028d0:	d1fa      	bne.n	80028c8 <base_station_proc_task+0x460>
                            k_work_submit(&work_buzzer);
 80028d2:	488c      	ldr	r0, [pc, #560]	; (8002b04 <base_station_proc_task+0x69c>)
 80028d4:	f008 f9d0 	bl	800ac78 <k_work_submit>
                            msgq_cur_msg_tx_ptr = &msgq_tx_msg_prio;
 80028d8:	4b8f      	ldr	r3, [pc, #572]	; (8002b18 <base_station_proc_task+0x6b0>)
 80028da:	647b      	str	r3, [r7, #68]	; 0x44
            if (msgq_cur_msg_tx_ptr)
 80028dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028de:	2b00      	cmp	r3, #0
 80028e0:	f000 8263 	beq.w	8002daa <base_station_proc_task+0x942>
	return z_impl_k_msgq_put(msgq, data, timeout);
 80028e4:	2200      	movs	r2, #0
 80028e6:	2300      	movs	r3, #0
 80028e8:	f107 0190 	add.w	r1, r7, #144	; 0x90
 80028ec:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80028ee:	f007 fec9 	bl	800a684 <z_impl_k_msgq_put>
 80028f2:	e25a      	b.n	8002daa <base_station_proc_task+0x942>
                            LOG_DBG(" MESSAGE_TYPE_TRAIN_PASSED");
 80028f4:	2301      	movs	r3, #1
 80028f6:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80028fa:	2302      	movs	r3, #2
 80028fc:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002900:	4b86      	ldr	r3, [pc, #536]	; (8002b1c <base_station_proc_task+0x6b4>)
 8002902:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8002906:	4b7d      	ldr	r3, [pc, #500]	; (8002afc <base_station_proc_task+0x694>)
 8002908:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800290c:	2300      	movs	r3, #0
 800290e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002910:	2203      	movs	r2, #3
 8002912:	f887 204c 	strb.w	r2, [r7, #76]	; 0x4c
 8002916:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002918:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	f363 0200 	bfi	r2, r3, #0, #1
 8002922:	f363 0241 	bfi	r2, r3, #1, #1
 8002926:	f363 0282 	bfi	r2, r3, #2, #1
 800292a:	f363 02c5 	bfi	r2, r3, #3, #3
 800292e:	4611      	mov	r1, r2
 8002930:	2204      	movs	r2, #4
 8002932:	f362 1188 	bfi	r1, r2, #6, #3
 8002936:	220c      	movs	r2, #12
 8002938:	f362 2152 	bfi	r1, r2, #9, #10
 800293c:	f363 41de 	bfi	r1, r3, #19, #12
 8002940:	f363 71df 	bfi	r1, r3, #31, #1
 8002944:	61b9      	str	r1, [r7, #24]
 8002946:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 800294a:	486d      	ldr	r0, [pc, #436]	; (8002b00 <base_station_proc_task+0x698>)
 800294c:	f00b fb5d 	bl	800e00a <z_impl_z_log_msg2_static_create>
                            msgq_cur_msg_tx_ptr = &msgq_tx_msg;
 8002950:	4b6d      	ldr	r3, [pc, #436]	; (8002b08 <base_station_proc_task+0x6a0>)
 8002952:	647b      	str	r3, [r7, #68]	; 0x44
                            break;
 8002954:	e7c2      	b.n	80028dc <base_station_proc_task+0x474>
                            LOG_DBG(" MESSAGE_TYPE_HOMEWARD");
 8002956:	2301      	movs	r3, #1
 8002958:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 800295c:	2302      	movs	r3, #2
 800295e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002962:	4b6f      	ldr	r3, [pc, #444]	; (8002b20 <base_station_proc_task+0x6b8>)
 8002964:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002968:	4b64      	ldr	r3, [pc, #400]	; (8002afc <base_station_proc_task+0x694>)
 800296a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800296e:	2400      	movs	r4, #0
 8002970:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002972:	2303      	movs	r3, #3
 8002974:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8002978:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800297a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	f364 0300 	bfi	r3, r4, #0, #1
 8002984:	f364 0341 	bfi	r3, r4, #1, #1
 8002988:	f364 0382 	bfi	r3, r4, #2, #1
 800298c:	f364 03c5 	bfi	r3, r4, #3, #3
 8002990:	461a      	mov	r2, r3
 8002992:	2304      	movs	r3, #4
 8002994:	f363 1288 	bfi	r2, r3, #6, #3
 8002998:	230c      	movs	r3, #12
 800299a:	f363 2252 	bfi	r2, r3, #9, #10
 800299e:	f364 42de 	bfi	r2, r4, #19, #12
 80029a2:	f364 72df 	bfi	r2, r4, #31, #1
 80029a6:	4611      	mov	r1, r2
 80029a8:	617a      	str	r2, [r7, #20]
 80029aa:	4623      	mov	r3, r4
 80029ac:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 80029b0:	4853      	ldr	r0, [pc, #332]	; (8002b00 <base_station_proc_task+0x698>)
 80029b2:	f00b fb2a 	bl	800e00a <z_impl_z_log_msg2_static_create>
                            msgq_cur_msg_tx_ptr = NULL;
 80029b6:	647c      	str	r4, [r7, #68]	; 0x44
 80029b8:	e1f7      	b.n	8002daa <base_station_proc_task+0x942>
                            LOG_DBG("Not correct message type");
 80029ba:	2301      	movs	r3, #1
 80029bc:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80029c0:	2302      	movs	r3, #2
 80029c2:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80029c6:	4b57      	ldr	r3, [pc, #348]	; (8002b24 <base_station_proc_task+0x6bc>)
 80029c8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80029cc:	4b4b      	ldr	r3, [pc, #300]	; (8002afc <base_station_proc_task+0x694>)
 80029ce:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 80029d2:	2400      	movs	r4, #0
 80029d4:	64fc      	str	r4, [r7, #76]	; 0x4c
 80029d6:	2303      	movs	r3, #3
 80029d8:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 80029dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029de:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	f364 0300 	bfi	r3, r4, #0, #1
 80029e8:	f364 0341 	bfi	r3, r4, #1, #1
 80029ec:	f364 0382 	bfi	r3, r4, #2, #1
 80029f0:	f364 03c5 	bfi	r3, r4, #3, #3
 80029f4:	461a      	mov	r2, r3
 80029f6:	2304      	movs	r3, #4
 80029f8:	f363 1288 	bfi	r2, r3, #6, #3
 80029fc:	230c      	movs	r3, #12
 80029fe:	f363 2252 	bfi	r2, r3, #9, #10
 8002a02:	f364 42de 	bfi	r2, r4, #19, #12
 8002a06:	f364 72df 	bfi	r2, r4, #31, #1
 8002a0a:	4611      	mov	r1, r2
 8002a0c:	60ba      	str	r2, [r7, #8]
 8002a0e:	4623      	mov	r3, r4
 8002a10:	f507 72c2 	add.w	r2, r7, #388	; 0x184
 8002a14:	483a      	ldr	r0, [pc, #232]	; (8002b00 <base_station_proc_task+0x698>)
 8002a16:	f00b faf8 	bl	800e00a <z_impl_z_log_msg2_static_create>
                            msgq_cur_msg_tx_ptr = NULL;
 8002a1a:	647c      	str	r4, [r7, #68]	; 0x44
 8002a1c:	e1c5      	b.n	8002daa <base_station_proc_task+0x942>
                    LOG_DBG(" RESPONSE");
 8002a1e:	f04f 0301 	mov.w	r3, #1
 8002a22:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002a26:	f04f 0202 	mov.w	r2, #2
 8002a2a:	f8a7 2052 	strh.w	r2, [r7, #82]	; 0x52
 8002a2e:	4b3e      	ldr	r3, [pc, #248]	; (8002b28 <base_station_proc_task+0x6c0>)
 8002a30:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002a34:	4931      	ldr	r1, [pc, #196]	; (8002afc <base_station_proc_task+0x694>)
 8002a36:	f8c7 11a4 	str.w	r1, [r7, #420]	; 0x1a4
 8002a3a:	2400      	movs	r4, #0
 8002a3c:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002a3e:	f04f 0003 	mov.w	r0, #3
 8002a42:	f887 004c 	strb.w	r0, [r7, #76]	; 0x4c
 8002a46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a48:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002a4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a4e:	f364 0300 	bfi	r3, r4, #0, #1
 8002a52:	f364 0341 	bfi	r3, r4, #1, #1
 8002a56:	f364 0382 	bfi	r3, r4, #2, #1
 8002a5a:	f364 03c5 	bfi	r3, r4, #3, #3
 8002a5e:	2504      	movs	r5, #4
 8002a60:	f365 1388 	bfi	r3, r5, #6, #3
 8002a64:	250c      	movs	r5, #12
 8002a66:	f365 2352 	bfi	r3, r5, #9, #10
 8002a6a:	f364 43de 	bfi	r3, r4, #19, #12
 8002a6e:	f364 73df 	bfi	r3, r4, #31, #1
 8002a72:	4619      	mov	r1, r3
 8002a74:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a76:	4623      	mov	r3, r4
 8002a78:	f507 72ce 	add.w	r2, r7, #412	; 0x19c
 8002a7c:	4820      	ldr	r0, [pc, #128]	; (8002b00 <base_station_proc_task+0x698>)
 8002a7e:	f00b fac4 	bl	800e00a <z_impl_z_log_msg2_static_create>
                    LOG_DBG("Message type:");
 8002a82:	f04f 0301 	mov.w	r3, #1
 8002a86:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002a8a:	f04f 0202 	mov.w	r2, #2
 8002a8e:	f8a7 2052 	strh.w	r2, [r7, #82]	; 0x52
 8002a92:	4b26      	ldr	r3, [pc, #152]	; (8002b2c <base_station_proc_task+0x6c4>)
 8002a94:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 8002a98:	4918      	ldr	r1, [pc, #96]	; (8002afc <base_station_proc_task+0x694>)
 8002a9a:	f8c7 11bc 	str.w	r1, [r7, #444]	; 0x1bc
 8002a9e:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002aa0:	f04f 0003 	mov.w	r0, #3
 8002aa4:	f887 004c 	strb.w	r0, [r7, #76]	; 0x4c
 8002aa8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002aaa:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
 8002aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ab0:	f364 0300 	bfi	r3, r4, #0, #1
 8002ab4:	f364 0341 	bfi	r3, r4, #1, #1
 8002ab8:	f364 0382 	bfi	r3, r4, #2, #1
 8002abc:	f364 03c5 	bfi	r3, r4, #3, #3
 8002ac0:	2204      	movs	r2, #4
 8002ac2:	f362 1388 	bfi	r3, r2, #6, #3
 8002ac6:	f365 2352 	bfi	r3, r5, #9, #10
 8002aca:	f364 43de 	bfi	r3, r4, #19, #12
 8002ace:	f364 73df 	bfi	r3, r4, #31, #1
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	63bb      	str	r3, [r7, #56]	; 0x38
 8002ad6:	4623      	mov	r3, r4
 8002ad8:	f507 72da 	add.w	r2, r7, #436	; 0x1b4
 8002adc:	4808      	ldr	r0, [pc, #32]	; (8002b00 <base_station_proc_task+0x698>)
 8002ade:	f00b fa94 	bl	800e00a <z_impl_z_log_msg2_static_create>
                    switch (rx_msg_proc.message_type) {
 8002ae2:	f897 308a 	ldrb.w	r3, [r7, #138]	; 0x8a
 8002ae6:	2b04      	cmp	r3, #4
 8002ae8:	f200 80fc 	bhi.w	8002ce4 <base_station_proc_task+0x87c>
 8002aec:	e8df f003 	tbb	[pc, r3]
 8002af0:	84b62052 	.word	0x84b62052
 8002af4:	84          	.byte	0x84
 8002af5:	00          	.byte	0x00
 8002af6:	bf00      	nop
 8002af8:	08010a44 	.word	0x08010a44
 8002afc:	08010b88 	.word	0x08010b88
 8002b00:	080106ec 	.word	0x080106ec
 8002b04:	20000e0c 	.word	0x20000e0c
 8002b08:	20000480 	.word	0x20000480
 8002b0c:	08010a9c 	.word	0x08010a9c
 8002b10:	20000de8 	.word	0x20000de8
 8002b14:	20000dd4 	.word	0x20000dd4
 8002b18:	200004b4 	.word	0x200004b4
 8002b1c:	08010ab4 	.word	0x08010ab4
 8002b20:	08010ad4 	.word	0x08010ad4
 8002b24:	08010af0 	.word	0x08010af0
 8002b28:	08010b10 	.word	0x08010b10
 8002b2c:	08010a10 	.word	0x08010a10
                            LOG_DBG(" MESSAGE_TYPE_DISABLE_ALARM");
 8002b30:	2301      	movs	r3, #1
 8002b32:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002b36:	2302      	movs	r3, #2
 8002b38:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002b3c:	4bd0      	ldr	r3, [pc, #832]	; (8002e80 <base_station_proc_task+0xa18>)
 8002b3e:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
 8002b42:	4bd0      	ldr	r3, [pc, #832]	; (8002e84 <base_station_proc_task+0xa1c>)
 8002b44:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 8002b48:	2400      	movs	r4, #0
 8002b4a:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8002b52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b54:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 8002b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b5a:	f364 0300 	bfi	r3, r4, #0, #1
 8002b5e:	f364 0341 	bfi	r3, r4, #1, #1
 8002b62:	f364 0382 	bfi	r3, r4, #2, #1
 8002b66:	f364 03c5 	bfi	r3, r4, #3, #3
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	2304      	movs	r3, #4
 8002b6e:	f363 1288 	bfi	r2, r3, #6, #3
 8002b72:	230c      	movs	r3, #12
 8002b74:	f363 2252 	bfi	r2, r3, #9, #10
 8002b78:	f364 42de 	bfi	r2, r4, #19, #12
 8002b7c:	f364 72df 	bfi	r2, r4, #31, #1
 8002b80:	4611      	mov	r1, r2
 8002b82:	633a      	str	r2, [r7, #48]	; 0x30
 8002b84:	4623      	mov	r3, r4
 8002b86:	f507 72fe 	add.w	r2, r7, #508	; 0x1fc
 8002b8a:	48bf      	ldr	r0, [pc, #764]	; (8002e88 <base_station_proc_task+0xa20>)
 8002b8c:	f00b fa3d 	bl	800e00a <z_impl_z_log_msg2_static_create>
                            msgq_cur_msg_tx_ptr = NULL;
 8002b90:	647c      	str	r4, [r7, #68]	; 0x44
 8002b92:	e10a      	b.n	8002daa <base_station_proc_task+0x942>
                            LOG_DBG(" MESSAGE_TYPE_ALARM");
 8002b94:	2301      	movs	r3, #1
 8002b96:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002b9a:	2302      	movs	r3, #2
 8002b9c:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002ba0:	4bba      	ldr	r3, [pc, #744]	; (8002e8c <base_station_proc_task+0xa24>)
 8002ba2:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8002ba6:	4bb7      	ldr	r3, [pc, #732]	; (8002e84 <base_station_proc_task+0xa1c>)
 8002ba8:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8002bac:	2400      	movs	r4, #0
 8002bae:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8002bb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bb8:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
 8002bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bbe:	f364 0300 	bfi	r3, r4, #0, #1
 8002bc2:	f364 0341 	bfi	r3, r4, #1, #1
 8002bc6:	f364 0382 	bfi	r3, r4, #2, #1
 8002bca:	f364 03c5 	bfi	r3, r4, #3, #3
 8002bce:	461a      	mov	r2, r3
 8002bd0:	2304      	movs	r3, #4
 8002bd2:	f363 1288 	bfi	r2, r3, #6, #3
 8002bd6:	230c      	movs	r3, #12
 8002bd8:	f363 2252 	bfi	r2, r3, #9, #10
 8002bdc:	f364 42de 	bfi	r2, r4, #19, #12
 8002be0:	f364 72df 	bfi	r2, r4, #31, #1
 8002be4:	4611      	mov	r1, r2
 8002be6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002be8:	4623      	mov	r3, r4
 8002bea:	f507 7205 	add.w	r2, r7, #532	; 0x214
 8002bee:	48a6      	ldr	r0, [pc, #664]	; (8002e88 <base_station_proc_task+0xa20>)
 8002bf0:	f00b fa0b 	bl	800e00a <z_impl_z_log_msg2_static_create>
                            msgq_cur_msg_tx_ptr = NULL;
 8002bf4:	647c      	str	r4, [r7, #68]	; 0x44
 8002bf6:	e0d8      	b.n	8002daa <base_station_proc_task+0x942>
                            LOG_DBG(" MESSAGE_TYPE_TRAIN_PASSED");
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002bfe:	2302      	movs	r3, #2
 8002c00:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002c04:	4ba2      	ldr	r3, [pc, #648]	; (8002e90 <base_station_proc_task+0xa28>)
 8002c06:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8002c0a:	4b9e      	ldr	r3, [pc, #632]	; (8002e84 <base_station_proc_task+0xa1c>)
 8002c0c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 8002c10:	2400      	movs	r4, #0
 8002c12:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002c14:	2303      	movs	r3, #3
 8002c16:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8002c1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c1c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
 8002c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c22:	f364 0300 	bfi	r3, r4, #0, #1
 8002c26:	f364 0341 	bfi	r3, r4, #1, #1
 8002c2a:	f364 0382 	bfi	r3, r4, #2, #1
 8002c2e:	f364 03c5 	bfi	r3, r4, #3, #3
 8002c32:	461a      	mov	r2, r3
 8002c34:	2304      	movs	r3, #4
 8002c36:	f363 1288 	bfi	r2, r3, #6, #3
 8002c3a:	230c      	movs	r3, #12
 8002c3c:	f363 2252 	bfi	r2, r3, #9, #10
 8002c40:	f364 42de 	bfi	r2, r4, #19, #12
 8002c44:	f364 72df 	bfi	r2, r4, #31, #1
 8002c48:	4611      	mov	r1, r2
 8002c4a:	62ba      	str	r2, [r7, #40]	; 0x28
 8002c4c:	4623      	mov	r3, r4
 8002c4e:	f507 72e6 	add.w	r2, r7, #460	; 0x1cc
 8002c52:	488d      	ldr	r0, [pc, #564]	; (8002e88 <base_station_proc_task+0xa20>)
 8002c54:	f00b f9d9 	bl	800e00a <z_impl_z_log_msg2_static_create>
                            msgq_cur_msg_tx_ptr = NULL;
 8002c58:	647c      	str	r4, [r7, #68]	; 0x44
 8002c5a:	e0a6      	b.n	8002daa <base_station_proc_task+0x942>
                            LOG_DBG(" MESSAGE_TYPE_HOMEWARD");
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002c62:	2302      	movs	r3, #2
 8002c64:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002c68:	4b8a      	ldr	r3, [pc, #552]	; (8002e94 <base_station_proc_task+0xa2c>)
 8002c6a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8002c6e:	4b85      	ldr	r3, [pc, #532]	; (8002e84 <base_station_proc_task+0xa1c>)
 8002c70:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8002c74:	2300      	movs	r3, #0
 8002c76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c78:	2203      	movs	r2, #3
 8002c7a:	f887 204c 	strb.w	r2, [r7, #76]	; 0x4c
 8002c7e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002c80:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 8002c84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c86:	f363 0200 	bfi	r2, r3, #0, #1
 8002c8a:	f363 0241 	bfi	r2, r3, #1, #1
 8002c8e:	f363 0282 	bfi	r2, r3, #2, #1
 8002c92:	f363 02c5 	bfi	r2, r3, #3, #3
 8002c96:	4611      	mov	r1, r2
 8002c98:	2204      	movs	r2, #4
 8002c9a:	f362 1188 	bfi	r1, r2, #6, #3
 8002c9e:	220c      	movs	r2, #12
 8002ca0:	f362 2152 	bfi	r1, r2, #9, #10
 8002ca4:	f363 41de 	bfi	r1, r3, #19, #12
 8002ca8:	f363 71df 	bfi	r1, r3, #31, #1
 8002cac:	6279      	str	r1, [r7, #36]	; 0x24
 8002cae:	f507 72f2 	add.w	r2, r7, #484	; 0x1e4
 8002cb2:	4875      	ldr	r0, [pc, #468]	; (8002e88 <base_station_proc_task+0xa20>)
 8002cb4:	f00b f9a9 	bl	800e00a <z_impl_z_log_msg2_static_create>
                            if (rx_msg_proc.sender_addr == cur_dev_addr) {
 8002cb8:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8002cbc:	b113      	cbz	r3, 8002cc4 <base_station_proc_task+0x85c>
                            msgq_cur_msg_tx_ptr = NULL;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	647b      	str	r3, [r7, #68]	; 0x44
 8002cc2:	e072      	b.n	8002daa <base_station_proc_task+0x942>
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_or(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
 8002cc4:	4b74      	ldr	r3, [pc, #464]	; (8002e98 <base_station_proc_task+0xa30>)
 8002cc6:	f3bf 8f5b 	dmb	ish
 8002cca:	e853 2f00 	ldrex	r2, [r3]
 8002cce:	f042 0201 	orr.w	r2, r2, #1
 8002cd2:	e843 2100 	strex	r1, r2, [r3]
 8002cd6:	2900      	cmp	r1, #0
 8002cd8:	d1f7      	bne.n	8002cca <base_station_proc_task+0x862>
 8002cda:	f3bf 8f5b 	dmb	ish
 8002cde:	2300      	movs	r3, #0
 8002ce0:	647b      	str	r3, [r7, #68]	; 0x44
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
}
 8002ce2:	e062      	b.n	8002daa <base_station_proc_task+0x942>
                            LOG_DBG("Not correct message type");
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002cea:	2302      	movs	r3, #2
 8002cec:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002cf0:	4b6a      	ldr	r3, [pc, #424]	; (8002e9c <base_station_proc_task+0xa34>)
 8002cf2:	f8c7 3230 	str.w	r3, [r7, #560]	; 0x230
 8002cf6:	4b63      	ldr	r3, [pc, #396]	; (8002e84 <base_station_proc_task+0xa1c>)
 8002cf8:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
 8002cfc:	2400      	movs	r4, #0
 8002cfe:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002d00:	2303      	movs	r3, #3
 8002d02:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8002d06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d08:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f364 0300 	bfi	r3, r4, #0, #1
 8002d12:	f364 0341 	bfi	r3, r4, #1, #1
 8002d16:	f364 0382 	bfi	r3, r4, #2, #1
 8002d1a:	f364 03c5 	bfi	r3, r4, #3, #3
 8002d1e:	461a      	mov	r2, r3
 8002d20:	2304      	movs	r3, #4
 8002d22:	f363 1288 	bfi	r2, r3, #6, #3
 8002d26:	230c      	movs	r3, #12
 8002d28:	f363 2252 	bfi	r2, r3, #9, #10
 8002d2c:	f364 42de 	bfi	r2, r4, #19, #12
 8002d30:	f364 72df 	bfi	r2, r4, #31, #1
 8002d34:	4611      	mov	r1, r2
 8002d36:	607a      	str	r2, [r7, #4]
 8002d38:	4623      	mov	r3, r4
 8002d3a:	f507 720b 	add.w	r2, r7, #556	; 0x22c
 8002d3e:	4852      	ldr	r0, [pc, #328]	; (8002e88 <base_station_proc_task+0xa20>)
 8002d40:	f00b f963 	bl	800e00a <z_impl_z_log_msg2_static_create>
                            msgq_cur_msg_tx_ptr = NULL;
 8002d44:	647c      	str	r4, [r7, #68]	; 0x44
 8002d46:	e030      	b.n	8002daa <base_station_proc_task+0x942>
                    LOG_DBG("Not correct message direction");
 8002d48:	2301      	movs	r3, #1
 8002d4a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002d4e:	2302      	movs	r3, #2
 8002d50:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002d54:	4b52      	ldr	r3, [pc, #328]	; (8002ea0 <base_station_proc_task+0xa38>)
 8002d56:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 8002d5a:	4b4a      	ldr	r3, [pc, #296]	; (8002e84 <base_station_proc_task+0xa1c>)
 8002d5c:	f8c7 324c 	str.w	r3, [r7, #588]	; 0x24c
 8002d60:	2400      	movs	r4, #0
 8002d62:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002d64:	2303      	movs	r3, #3
 8002d66:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8002d6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d6c:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
 8002d70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d72:	f364 0300 	bfi	r3, r4, #0, #1
 8002d76:	f364 0341 	bfi	r3, r4, #1, #1
 8002d7a:	f364 0382 	bfi	r3, r4, #2, #1
 8002d7e:	f364 03c5 	bfi	r3, r4, #3, #3
 8002d82:	461a      	mov	r2, r3
 8002d84:	2304      	movs	r3, #4
 8002d86:	f363 1288 	bfi	r2, r3, #6, #3
 8002d8a:	230c      	movs	r3, #12
 8002d8c:	f363 2252 	bfi	r2, r3, #9, #10
 8002d90:	f364 42de 	bfi	r2, r4, #19, #12
 8002d94:	f364 72df 	bfi	r2, r4, #31, #1
 8002d98:	4611      	mov	r1, r2
 8002d9a:	637a      	str	r2, [r7, #52]	; 0x34
 8002d9c:	4623      	mov	r3, r4
 8002d9e:	f507 7211 	add.w	r2, r7, #580	; 0x244
 8002da2:	4839      	ldr	r0, [pc, #228]	; (8002e88 <base_station_proc_task+0xa20>)
 8002da4:	f00b f931 	bl	800e00a <z_impl_z_log_msg2_static_create>
                    msgq_cur_msg_tx_ptr = NULL;
 8002da8:	647c      	str	r4, [r7, #68]	; 0x44
            rssi_num = check_rssi(rssi);
 8002daa:	f9b7 009e 	ldrsh.w	r0, [r7, #158]	; 0x9e
 8002dae:	f00a fcc3 	bl	800d738 <check_rssi>
            strip_indicate.led_strip_state.status.set_con_status = true;
 8002db2:	2301      	movs	r3, #1
 8002db4:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
            strip_indicate.led_strip_state.status.set_people_num = true;
 8002db8:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
            strip_indicate.led_strip_state.status.con_status = rssi_num;
 8002dbc:	f887 0070 	strb.w	r0, [r7, #112]	; 0x70
            strip_indicate.led_strip_state.status.people_num = rx_msg_proc.workers_in_safe_zone;
 8002dc0:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8002dc4:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
            strip_indicate.blink = false;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
 8002dce:	2200      	movs	r2, #0
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8002dd6:	4833      	ldr	r0, [pc, #204]	; (8002ea4 <base_station_proc_task+0xa3c>)
 8002dd8:	f007 fc54 	bl	800a684 <z_impl_k_msgq_put>
	return z_impl_k_sleep(timeout);
 8002ddc:	2001      	movs	r0, #1
 8002dde:	2100      	movs	r1, #0
 8002de0:	f008 fb18 	bl	800b414 <z_impl_k_sleep>
        if ( msgq_rx_msg.used_msgs ) {
 8002de4:	4b30      	ldr	r3, [pc, #192]	; (8002ea8 <base_station_proc_task+0xa40>)
 8002de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d0f7      	beq.n	8002ddc <base_station_proc_task+0x974>
            k_msgq_get(&msgq_rx_msg, &rx_buf_proc, K_NO_WAIT);
 8002dec:	2400      	movs	r4, #0
 8002dee:	2500      	movs	r5, #0
	return z_impl_k_msgq_get(msgq, data, timeout);
 8002df0:	4622      	mov	r2, r4
 8002df2:	462b      	mov	r3, r5
 8002df4:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 8002df8:	482b      	ldr	r0, [pc, #172]	; (8002ea8 <base_station_proc_task+0xa40>)
 8002dfa:	f007 fc9f 	bl	800a73c <z_impl_k_msgq_get>
 8002dfe:	4622      	mov	r2, r4
 8002e00:	462b      	mov	r3, r5
 8002e02:	f107 019e 	add.w	r1, r7, #158	; 0x9e
 8002e06:	4829      	ldr	r0, [pc, #164]	; (8002eac <base_station_proc_task+0xa44>)
 8002e08:	f007 fc98 	bl	800a73c <z_impl_k_msgq_get>
            if (rx_buf_proc[0] == rx_buf_proc[1] == rx_buf_proc[2] == 0) {
 8002e0c:	f897 309c 	ldrb.w	r3, [r7, #156]	; 0x9c
 8002e10:	f897 209d 	ldrb.w	r2, [r7, #157]	; 0x9d
 8002e14:	4293      	cmp	r3, r2
 8002e16:	bf14      	ite	ne
 8002e18:	2300      	movne	r3, #0
 8002e1a:	2301      	moveq	r3, #1
 8002e1c:	f897 209e 	ldrb.w	r2, [r7, #158]	; 0x9e
 8002e20:	4293      	cmp	r3, r2
 8002e22:	f43f ab45 	beq.w	80024b0 <base_station_proc_task+0x48>
                LOG_DBG("Empty message");
 8002e26:	2301      	movs	r3, #1
 8002e28:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002e32:	4b1f      	ldr	r3, [pc, #124]	; (8002eb0 <base_station_proc_task+0xa48>)
 8002e34:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
 8002e38:	4b12      	ldr	r3, [pc, #72]	; (8002e84 <base_station_proc_task+0xa1c>)
 8002e3a:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
 8002e3e:	2300      	movs	r3, #0
 8002e40:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e42:	2203      	movs	r2, #3
 8002e44:	f887 204c 	strb.w	r2, [r7, #76]	; 0x4c
 8002e48:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002e4a:	f8c7 225c 	str.w	r2, [r7, #604]	; 0x25c
 8002e4e:	f363 0900 	bfi	r9, r3, #0, #1
 8002e52:	f363 0941 	bfi	r9, r3, #1, #1
 8002e56:	f363 0982 	bfi	r9, r3, #2, #1
 8002e5a:	f363 09c5 	bfi	r9, r3, #3, #3
 8002e5e:	2204      	movs	r2, #4
 8002e60:	f362 1988 	bfi	r9, r2, #6, #3
 8002e64:	220c      	movs	r2, #12
 8002e66:	f362 2952 	bfi	r9, r2, #9, #10
 8002e6a:	f363 49de 	bfi	r9, r3, #19, #12
 8002e6e:	f363 79df 	bfi	r9, r3, #31, #1
 8002e72:	f507 7217 	add.w	r2, r7, #604	; 0x25c
 8002e76:	4649      	mov	r1, r9
 8002e78:	4803      	ldr	r0, [pc, #12]	; (8002e88 <base_station_proc_task+0xa20>)
 8002e7a:	f00b f8c6 	bl	800e00a <z_impl_z_log_msg2_static_create>
                continue;
 8002e7e:	e7b1      	b.n	8002de4 <base_station_proc_task+0x97c>
 8002e80:	08010a24 	.word	0x08010a24
 8002e84:	08010b88 	.word	0x08010b88
 8002e88:	080106ec 	.word	0x080106ec
 8002e8c:	08010a9c 	.word	0x08010a9c
 8002e90:	08010ab4 	.word	0x08010ab4
 8002e94:	08010ad4 	.word	0x08010ad4
 8002e98:	20000dbc 	.word	0x20000dbc
 8002e9c:	08010af0 	.word	0x08010af0
 8002ea0:	08010b20 	.word	0x08010b20
 8002ea4:	200003e4 	.word	0x200003e4
 8002ea8:	2000044c 	.word	0x2000044c
 8002eac:	20000418 	.word	0x20000418
 8002eb0:	080109ac 	.word	0x080109ac

08002eb4 <base_station_modem_task>:
{
 8002eb4:	b500      	push	{lr}
 8002eb6:	b083      	sub	sp, #12
    volatile uint32_t ticks = 0;
 8002eb8:	2200      	movs	r2, #0
 8002eba:	9201      	str	r2, [sp, #4]
    lora_cfg.frequency = 433000000;
 8002ebc:	4b22      	ldr	r3, [pc, #136]	; (8002f48 <base_station_modem_task+0x94>)
 8002ebe:	4923      	ldr	r1, [pc, #140]	; (8002f4c <base_station_modem_task+0x98>)
 8002ec0:	6019      	str	r1, [r3, #0]
    lora_cfg.bandwidth = BW_125_KHZ;
 8002ec2:	711a      	strb	r2, [r3, #4]
    lora_cfg.datarate = SF_12;
 8002ec4:	210c      	movs	r1, #12
 8002ec6:	7159      	strb	r1, [r3, #5]
    lora_cfg.preamble_len = 8;
 8002ec8:	2108      	movs	r1, #8
 8002eca:	8119      	strh	r1, [r3, #8]
    lora_cfg.coding_rate = CR_4_5;
 8002ecc:	2101      	movs	r1, #1
 8002ece:	7199      	strb	r1, [r3, #6]
    lora_cfg.tx_power = 0;
 8002ed0:	729a      	strb	r2, [r3, #10]
    lora_cfg.tx = true;
 8002ed2:	72d9      	strb	r1, [r3, #11]
    lora_dev_ptr = DEVICE_DT_GET(DEFAULT_RADIO_NODE);
 8002ed4:	481e      	ldr	r0, [pc, #120]	; (8002f50 <base_station_modem_task+0x9c>)
 8002ed6:	4b1f      	ldr	r3, [pc, #124]	; (8002f54 <base_station_modem_task+0xa0>)
 8002ed8:	6018      	str	r0, [r3, #0]
 8002eda:	f00c fa56 	bl	800f38a <z_device_is_ready>
    if (!device_is_ready(lora_dev_ptr)) {
 8002ede:	b180      	cbz	r0, 8002f02 <base_station_modem_task+0x4e>
    if (lora_config(lora_dev_ptr, &lora_cfg) < 0) {
 8002ee0:	4b1c      	ldr	r3, [pc, #112]	; (8002f54 <base_station_modem_task+0xa0>)
 8002ee2:	6818      	ldr	r0, [r3, #0]
	const struct lora_driver_api *api =
 8002ee4:	6883      	ldr	r3, [r0, #8]
	return api->config(dev, config);
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4917      	ldr	r1, [pc, #92]	; (8002f48 <base_station_modem_task+0x94>)
 8002eea:	4798      	blx	r3
 8002eec:	2800      	cmp	r0, #0
 8002eee:	db0f      	blt.n	8002f10 <base_station_modem_task+0x5c>
    system_init();
 8002ef0:	f7ff f83e 	bl	8001f70 <system_init>
	return z_impl_k_sleep(timeout);
 8002ef4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ef8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002efc:	f008 fa8a 	bl	800b414 <z_impl_k_sleep>
 8002f00:	e01b      	b.n	8002f3a <base_station_modem_task+0x86>
 8002f02:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f06:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002f0a:	f008 fa83 	bl	800b414 <z_impl_k_sleep>
 8002f0e:	e7e7      	b.n	8002ee0 <base_station_modem_task+0x2c>
 8002f10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f14:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002f18:	f008 fa7c 	bl	800b414 <z_impl_k_sleep>
 8002f1c:	e7e8      	b.n	8002ef0 <base_station_modem_task+0x3c>
            send_msg();
 8002f1e:	f7fe ff4f 	bl	8001dc0 <send_msg>
            current_state = *current_state.next;
 8002f22:	4b0d      	ldr	r3, [pc, #52]	; (8002f58 <base_station_modem_task+0xa4>)
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002f2a:	e883 0003 	stmia.w	r3, {r0, r1}
            recv_msg();
 8002f2e:	f7ff f8f9 	bl	8002124 <recv_msg>
 8002f32:	2001      	movs	r0, #1
 8002f34:	2100      	movs	r1, #0
 8002f36:	f008 fa6d 	bl	800b414 <z_impl_k_sleep>
        if (current_state.state == TRANSMIT) {
 8002f3a:	4b07      	ldr	r3, [pc, #28]	; (8002f58 <base_station_modem_task+0xa4>)
 8002f3c:	791b      	ldrb	r3, [r3, #4]
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d0ed      	beq.n	8002f1e <base_station_modem_task+0x6a>
            recv_msg();
 8002f42:	f7ff f8ef 	bl	8002124 <recv_msg>
 8002f46:	e7f4      	b.n	8002f32 <base_station_modem_task+0x7e>
 8002f48:	20000dd8 	.word	0x20000dd8
 8002f4c:	19cf0e40 	.word	0x19cf0e40
 8002f50:	0801040c 	.word	0x0801040c
 8002f54:	20000de4 	.word	0x20000de4
 8002f58:	20000da8 	.word	0x20000da8

08002f5c <read_write_message>:
    return output;
}


void read_write_message(uint32_t *new_msg, struct message_s *msg_ptr, bool write)
{
 8002f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	4607      	mov	r7, r0
 8002f62:	460e      	mov	r6, r1
 8002f64:	4615      	mov	r5, r2
    uint8_t pos = 0;
 8002f66:	2400      	movs	r4, #0
 8002f68:	f88d 4007 	strb.w	r4, [sp, #7]
    for (int cur_field = 0; cur_field < MESSAGE_FIELD_NUMBER; ++cur_field) {
 8002f6c:	e008      	b.n	8002f80 <read_write_message+0x24>
        switch (cur_field) {
            case SENDER_ADDR:
                write ? fill_msg_bit_field(new_msg, msg_ptr->sender_addr, SENDER_ADDR_FIELD_LEN, &pos) :
 8002f6e:	b1dd      	cbz	r5, 8002fa8 <read_write_message+0x4c>
 8002f70:	f10d 0307 	add.w	r3, sp, #7
 8002f74:	2202      	movs	r2, #2
 8002f76:	7831      	ldrb	r1, [r6, #0]
 8002f78:	4638      	mov	r0, r7
 8002f7a:	f00a fb87 	bl	800d68c <fill_msg_bit_field>
    for (int cur_field = 0; cur_field < MESSAGE_FIELD_NUMBER; ++cur_field) {
 8002f7e:	3401      	adds	r4, #1
 8002f80:	2c05      	cmp	r4, #5
 8002f82:	dc6e      	bgt.n	8003062 <read_write_message+0x106>
        switch (cur_field) {
 8002f84:	2c05      	cmp	r4, #5
 8002f86:	d8fa      	bhi.n	8002f7e <read_write_message+0x22>
 8002f88:	a301      	add	r3, pc, #4	; (adr r3, 8002f90 <read_write_message+0x34>)
 8002f8a:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
 8002f8e:	bf00      	nop
 8002f90:	08002f6f 	.word	0x08002f6f
 8002f94:	08002fb9 	.word	0x08002fb9
 8002f98:	08002fdb 	.word	0x08002fdb
 8002f9c:	08002ffd 	.word	0x08002ffd
 8002fa0:	0800301f 	.word	0x0800301f
 8002fa4:	08003041 	.word	0x08003041
                extract_msg_bit_field(new_msg, &msg_ptr->sender_addr, SENDER_ADDR_FIELD_LEN, &pos);
 8002fa8:	f10d 0307 	add.w	r3, sp, #7
 8002fac:	2202      	movs	r2, #2
 8002fae:	4631      	mov	r1, r6
 8002fb0:	4638      	mov	r0, r7
 8002fb2:	f00a fb8c 	bl	800d6ce <extract_msg_bit_field>
 8002fb6:	e7e2      	b.n	8002f7e <read_write_message+0x22>
                break;
            case RECEIVER_ADDR:
                write ? fill_msg_bit_field(new_msg, msg_ptr->receiver_addr, RECEIVER_ADDR_FIELD_LEN, &pos) :
 8002fb8:	b13d      	cbz	r5, 8002fca <read_write_message+0x6e>
 8002fba:	f10d 0307 	add.w	r3, sp, #7
 8002fbe:	2203      	movs	r2, #3
 8002fc0:	7871      	ldrb	r1, [r6, #1]
 8002fc2:	4638      	mov	r0, r7
 8002fc4:	f00a fb62 	bl	800d68c <fill_msg_bit_field>
 8002fc8:	e7d9      	b.n	8002f7e <read_write_message+0x22>
                extract_msg_bit_field(new_msg, &msg_ptr->receiver_addr, RECEIVER_ADDR_FIELD_LEN, &pos);
 8002fca:	f10d 0307 	add.w	r3, sp, #7
 8002fce:	2203      	movs	r2, #3
 8002fd0:	1c71      	adds	r1, r6, #1
 8002fd2:	4638      	mov	r0, r7
 8002fd4:	f00a fb7b 	bl	800d6ce <extract_msg_bit_field>
 8002fd8:	e7d1      	b.n	8002f7e <read_write_message+0x22>
                break;
            case MESSAGE_TYPE:
                write ? fill_msg_bit_field(new_msg, msg_ptr->message_type, MESSAGE_TYPE_FIELD_LEN, &pos) :
 8002fda:	b13d      	cbz	r5, 8002fec <read_write_message+0x90>
 8002fdc:	f10d 0307 	add.w	r3, sp, #7
 8002fe0:	2204      	movs	r2, #4
 8002fe2:	78b1      	ldrb	r1, [r6, #2]
 8002fe4:	4638      	mov	r0, r7
 8002fe6:	f00a fb51 	bl	800d68c <fill_msg_bit_field>
 8002fea:	e7c8      	b.n	8002f7e <read_write_message+0x22>
                extract_msg_bit_field(new_msg, &msg_ptr->message_type, MESSAGE_TYPE_FIELD_LEN, &pos);
 8002fec:	f10d 0307 	add.w	r3, sp, #7
 8002ff0:	2204      	movs	r2, #4
 8002ff2:	1cb1      	adds	r1, r6, #2
 8002ff4:	4638      	mov	r0, r7
 8002ff6:	f00a fb6a 	bl	800d6ce <extract_msg_bit_field>
 8002ffa:	e7c0      	b.n	8002f7e <read_write_message+0x22>
                break;
            case DIRECTION:
                write ? fill_msg_bit_field(new_msg, msg_ptr->direction, DIRECTION_FIELD_LEN, &pos) :
 8002ffc:	b13d      	cbz	r5, 800300e <read_write_message+0xb2>
 8002ffe:	f10d 0307 	add.w	r3, sp, #7
 8003002:	2201      	movs	r2, #1
 8003004:	78f1      	ldrb	r1, [r6, #3]
 8003006:	4638      	mov	r0, r7
 8003008:	f00a fb40 	bl	800d68c <fill_msg_bit_field>
 800300c:	e7b7      	b.n	8002f7e <read_write_message+0x22>
                extract_msg_bit_field(new_msg, &msg_ptr->direction, DIRECTION_FIELD_LEN, &pos);
 800300e:	f10d 0307 	add.w	r3, sp, #7
 8003012:	2201      	movs	r2, #1
 8003014:	1cf1      	adds	r1, r6, #3
 8003016:	4638      	mov	r0, r7
 8003018:	f00a fb59 	bl	800d6ce <extract_msg_bit_field>
 800301c:	e7af      	b.n	8002f7e <read_write_message+0x22>
                break;
            case BATTERY:
                write ? fill_msg_bit_field(new_msg, msg_ptr->battery_level, BATTERY_FIELD_LEN, &pos) :
 800301e:	b13d      	cbz	r5, 8003030 <read_write_message+0xd4>
 8003020:	f10d 0307 	add.w	r3, sp, #7
 8003024:	2201      	movs	r2, #1
 8003026:	7931      	ldrb	r1, [r6, #4]
 8003028:	4638      	mov	r0, r7
 800302a:	f00a fb2f 	bl	800d68c <fill_msg_bit_field>
 800302e:	e7a6      	b.n	8002f7e <read_write_message+0x22>
                extract_msg_bit_field(new_msg, &msg_ptr->battery_level, BATTERY_FIELD_LEN, &pos);
 8003030:	f10d 0307 	add.w	r3, sp, #7
 8003034:	2201      	movs	r2, #1
 8003036:	1d31      	adds	r1, r6, #4
 8003038:	4638      	mov	r0, r7
 800303a:	f00a fb48 	bl	800d6ce <extract_msg_bit_field>
 800303e:	e79e      	b.n	8002f7e <read_write_message+0x22>
                break;
            case PEOPLE_IN_SAFE_ZONE:
                write ? fill_msg_bit_field(new_msg, msg_ptr->workers_in_safe_zone, PEOPLE_IN_SAFE_ZONE_FIELD_LEN, &pos) :
 8003040:	b13d      	cbz	r5, 8003052 <read_write_message+0xf6>
 8003042:	f10d 0307 	add.w	r3, sp, #7
 8003046:	2203      	movs	r2, #3
 8003048:	7971      	ldrb	r1, [r6, #5]
 800304a:	4638      	mov	r0, r7
 800304c:	f00a fb1e 	bl	800d68c <fill_msg_bit_field>
 8003050:	e795      	b.n	8002f7e <read_write_message+0x22>
                extract_msg_bit_field(new_msg, &msg_ptr->workers_in_safe_zone, PEOPLE_IN_SAFE_ZONE_FIELD_LEN, &pos);
 8003052:	f10d 0307 	add.w	r3, sp, #7
 8003056:	2203      	movs	r2, #3
 8003058:	1d71      	adds	r1, r6, #5
 800305a:	4638      	mov	r0, r7
 800305c:	f00a fb37 	bl	800d6ce <extract_msg_bit_field>
 8003060:	e78d      	b.n	8002f7e <read_write_message+0x22>
                break;
            default:
                break;
        }
    }
}
 8003062:	b003      	add	sp, #12
 8003064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003066:	bf00      	nop

08003068 <cbvprintf_package>:

#endif

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
 8003068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800306c:	b089      	sub	sp, #36	; 0x24
 800306e:	9202      	str	r2, [sp, #8]
	unsigned int i;
	const char *s;
	bool parsing = false;

	/* Buffer must be aligned at least to size of a pointer. */
	if ((uintptr_t)packaged % sizeof(void *)) {
 8003070:	f010 0a03 	ands.w	sl, r0, #3
 8003074:	f040 8215 	bne.w	80034a2 <cbvprintf_package+0x43a>
 8003078:	4607      	mov	r7, r0
 800307a:	468b      	mov	fp, r1
	 *
	 * Given the next value to store is the format string pointer
	 * which is guaranteed to be at least 4 bytes, we just reserve
	 * a pointer size for the above to preserve alignment.
	 */
	buf += sizeof(char *);
 800307c:	1d04      	adds	r4, r0, #4
	 * When buf0 is NULL we don't store anything.
	 * Instead we count the needed space to store the data.
	 * In this case, incoming len argument indicates the anticipated
	 * buffer "misalignment" offset.
	 */
	if (buf0 == NULL) {
 800307e:	b1e0      	cbz	r0, 80030ba <cbvprintf_package+0x52>

	/*
	 * Otherwise we must ensure we can store at least
	 * thepointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
 8003080:	b127      	cbz	r7, 800308c <cbvprintf_package+0x24>
 8003082:	1be2      	subs	r2, r4, r7
 8003084:	3204      	adds	r2, #4
 8003086:	455a      	cmp	r2, fp
 8003088:	f200 820e 	bhi.w	80034a8 <cbvprintf_package+0x440>
	 * Here we branch directly into the code processing strings
	 * which is in the middle of the following while() loop. That's the
	 * reason for the post-decrement on fmt as it will be incremented
	 * prior to the next (actually first) round of that loop.
	 */
	s = fmt--;
 800308c:	1e5d      	subs	r5, r3, #1
	unsigned int s_ro_cnt = 0; /* number of ro strings */
 800308e:	f8cd a000 	str.w	sl, [sp]
	unsigned int s_rw_cnt = 0; /* number of rw strings */
 8003092:	f8cd a00c 	str.w	sl, [sp, #12]
	unsigned int s_idx = 0;    /* index into str_ptr_pos[] */
 8003096:	f8cd a004 	str.w	sl, [sp, #4]
	bool parsing = false;
 800309a:	2600      	movs	r6, #0
	align = VA_STACK_ALIGN(char *);
 800309c:	f04f 0804 	mov.w	r8, #4
	size = sizeof(char *);
 80030a0:	46c1      	mov	r9, r8

		/* copy va_list data over to our buffer */
		if (*fmt == 's') {
			s = va_arg(ap, char *);
process_string:
			if (buf0 != NULL) {
 80030a2:	b107      	cbz	r7, 80030a6 <cbvprintf_package+0x3e>
				*(const char **)buf = s;
 80030a4:	6023      	str	r3, [r4, #0]
	return ((addr >= (const char *)RO_START) &&
 80030a6:	4ac6      	ldr	r2, [pc, #792]	; (80033c0 <cbvprintf_package+0x358>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	f0c0 815a 	bcc.w	8003362 <cbvprintf_package+0x2fa>
 80030ae:	4ac5      	ldr	r2, [pc, #788]	; (80033c4 <cbvprintf_package+0x35c>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	f0c0 817f 	bcc.w	80033b4 <cbvprintf_package+0x34c>
 80030b6:	2200      	movs	r2, #0
 80030b8:	e154      	b.n	8003364 <cbvprintf_package+0x2fc>
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
 80030ba:	f001 0b07 	and.w	fp, r1, #7
 80030be:	445c      	add	r4, fp
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
 80030c0:	f1cb 0b08 	rsb	fp, fp, #8
 80030c4:	e7dc      	b.n	8003080 <cbvprintf_package+0x18>
			if (*fmt == '%') {
 80030c6:	2b25      	cmp	r3, #37	; 0x25
 80030c8:	d105      	bne.n	80030d6 <cbvprintf_package+0x6e>
				parsing = true;
 80030ca:	2601      	movs	r6, #1
				align = VA_STACK_ALIGN(int);
 80030cc:	f04f 0804 	mov.w	r8, #4
				size = sizeof(int);
 80030d0:	46c1      	mov	r9, r8
			continue;
 80030d2:	e000      	b.n	80030d6 <cbvprintf_package+0x6e>
		switch (*fmt) {
 80030d4:	2600      	movs	r6, #0
 80030d6:	4665      	mov	r5, ip
	while (*++fmt != '\0') {
 80030d8:	f105 0c01 	add.w	ip, r5, #1
 80030dc:	786b      	ldrb	r3, [r5, #1]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	f000 8184 	beq.w	80033ec <cbvprintf_package+0x384>
		if (!parsing) {
 80030e4:	2e00      	cmp	r6, #0
 80030e6:	d0ee      	beq.n	80030c6 <cbvprintf_package+0x5e>
		switch (*fmt) {
 80030e8:	f1a3 0120 	sub.w	r1, r3, #32
 80030ec:	295a      	cmp	r1, #90	; 0x5a
 80030ee:	d8f1      	bhi.n	80030d4 <cbvprintf_package+0x6c>
 80030f0:	a201      	add	r2, pc, #4	; (adr r2, 80030f8 <cbvprintf_package+0x90>)
 80030f2:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 80030f6:	bf00      	nop
 80030f8:	080030d7 	.word	0x080030d7
 80030fc:	080030d5 	.word	0x080030d5
 8003100:	080030d5 	.word	0x080030d5
 8003104:	080030d7 	.word	0x080030d7
 8003108:	080030d5 	.word	0x080030d5
 800310c:	080030d5 	.word	0x080030d5
 8003110:	080030d5 	.word	0x080030d5
 8003114:	080030d5 	.word	0x080030d5
 8003118:	080030d5 	.word	0x080030d5
 800311c:	080030d5 	.word	0x080030d5
 8003120:	08003285 	.word	0x08003285
 8003124:	080030d7 	.word	0x080030d7
 8003128:	080030d5 	.word	0x080030d5
 800312c:	080030d7 	.word	0x080030d7
 8003130:	080030d7 	.word	0x080030d7
 8003134:	080030d5 	.word	0x080030d5
 8003138:	080030d7 	.word	0x080030d7
 800313c:	080030d7 	.word	0x080030d7
 8003140:	080030d7 	.word	0x080030d7
 8003144:	080030d7 	.word	0x080030d7
 8003148:	080030d7 	.word	0x080030d7
 800314c:	080030d7 	.word	0x080030d7
 8003150:	080030d7 	.word	0x080030d7
 8003154:	080030d7 	.word	0x080030d7
 8003158:	080030d7 	.word	0x080030d7
 800315c:	080030d7 	.word	0x080030d7
 8003160:	080030d5 	.word	0x080030d5
 8003164:	080030d5 	.word	0x080030d5
 8003168:	080030d5 	.word	0x080030d5
 800316c:	080030d5 	.word	0x080030d5
 8003170:	080030d5 	.word	0x080030d5
 8003174:	080030d5 	.word	0x080030d5
 8003178:	080030d5 	.word	0x080030d5
 800317c:	080032ed 	.word	0x080032ed
 8003180:	080030d5 	.word	0x080030d5
 8003184:	080030d5 	.word	0x080030d5
 8003188:	080030d5 	.word	0x080030d5
 800318c:	080032ed 	.word	0x080032ed
 8003190:	080032ed 	.word	0x080032ed
 8003194:	080032ed 	.word	0x080032ed
 8003198:	080030d5 	.word	0x080030d5
 800319c:	080030d5 	.word	0x080030d5
 80031a0:	080030d5 	.word	0x080030d5
 80031a4:	080030d5 	.word	0x080030d5
 80031a8:	080030d7 	.word	0x080030d7
 80031ac:	080030d5 	.word	0x080030d5
 80031b0:	080030d5 	.word	0x080030d5
 80031b4:	080030d5 	.word	0x080030d5
 80031b8:	080030d5 	.word	0x080030d5
 80031bc:	080030d5 	.word	0x080030d5
 80031c0:	080030d5 	.word	0x080030d5
 80031c4:	080030d5 	.word	0x080030d5
 80031c8:	080030d5 	.word	0x080030d5
 80031cc:	080030d5 	.word	0x080030d5
 80031d0:	080030d5 	.word	0x080030d5
 80031d4:	080030d5 	.word	0x080030d5
 80031d8:	0800327d 	.word	0x0800327d
 80031dc:	080030d5 	.word	0x080030d5
 80031e0:	080030d5 	.word	0x080030d5
 80031e4:	080030d5 	.word	0x080030d5
 80031e8:	080030d5 	.word	0x080030d5
 80031ec:	080030d5 	.word	0x080030d5
 80031f0:	080030d5 	.word	0x080030d5
 80031f4:	080030d5 	.word	0x080030d5
 80031f8:	080030d5 	.word	0x080030d5
 80031fc:	080032ed 	.word	0x080032ed
 8003200:	080030d5 	.word	0x080030d5
 8003204:	0800327d 	.word	0x0800327d
 8003208:	0800327d 	.word	0x0800327d
 800320c:	080032ed 	.word	0x080032ed
 8003210:	080032ed 	.word	0x080032ed
 8003214:	080032ed 	.word	0x080032ed
 8003218:	080030d7 	.word	0x080030d7
 800321c:	0800327d 	.word	0x0800327d
 8003220:	08003265 	.word	0x08003265
 8003224:	080030d5 	.word	0x080030d5
 8003228:	080030d7 	.word	0x080030d7
 800322c:	080030d5 	.word	0x080030d5
 8003230:	0800334d 	.word	0x0800334d
 8003234:	0800327d 	.word	0x0800327d
 8003238:	0800334d 	.word	0x0800334d
 800323c:	080030d5 	.word	0x080030d5
 8003240:	080030d5 	.word	0x080030d5
 8003244:	0800334d 	.word	0x0800334d
 8003248:	08003275 	.word	0x08003275
 800324c:	0800327d 	.word	0x0800327d
 8003250:	080030d5 	.word	0x080030d5
 8003254:	080030d5 	.word	0x080030d5
 8003258:	0800327d 	.word	0x0800327d
 800325c:	080030d5 	.word	0x080030d5
 8003260:	0800326d 	.word	0x0800326d
			align = VA_STACK_ALIGN(intmax_t);
 8003264:	f04f 0808 	mov.w	r8, #8
			size = sizeof(intmax_t);
 8003268:	46c1      	mov	r9, r8
			continue;
 800326a:	e734      	b.n	80030d6 <cbvprintf_package+0x6e>
			align = VA_STACK_ALIGN(size_t);
 800326c:	f04f 0804 	mov.w	r8, #4
			size = sizeof(size_t);
 8003270:	46c1      	mov	r9, r8
			continue;
 8003272:	e730      	b.n	80030d6 <cbvprintf_package+0x6e>
			align = VA_STACK_ALIGN(ptrdiff_t);
 8003274:	f04f 0804 	mov.w	r8, #4
			size = sizeof(ptrdiff_t);
 8003278:	46c1      	mov	r9, r8
			continue;
 800327a:	e72c      	b.n	80030d6 <cbvprintf_package+0x6e>
			if (fmt[-1] == 'l') {
 800327c:	782a      	ldrb	r2, [r5, #0]
 800327e:	2a6c      	cmp	r2, #108	; 0x6c
 8003280:	d026      	beq.n	80032d0 <cbvprintf_package+0x268>
			parsing = false;
 8003282:	2600      	movs	r6, #0
		buf = (void *) ROUND_UP(buf, align);
 8003284:	eb04 0208 	add.w	r2, r4, r8
 8003288:	3a01      	subs	r2, #1
 800328a:	f1c8 0100 	rsb	r1, r8, #0
 800328e:	400a      	ands	r2, r1
 8003290:	4614      	mov	r4, r2
		if (buf0 != NULL && BUF_OFFSET + size > len) {
 8003292:	b127      	cbz	r7, 800329e <cbvprintf_package+0x236>
 8003294:	1bd1      	subs	r1, r2, r7
 8003296:	4449      	add	r1, r9
 8003298:	458b      	cmp	fp, r1
 800329a:	f0c0 8108 	bcc.w	80034ae <cbvprintf_package+0x446>
		if (*fmt == 's') {
 800329e:	2b73      	cmp	r3, #115	; 0x73
 80032a0:	d059      	beq.n	8003356 <cbvprintf_package+0x2ee>
				}

				s_idx++;
			}
			buf += sizeof(char *);
		} else if (size == sizeof(int)) {
 80032a2:	f1b9 0f04 	cmp.w	r9, #4
 80032a6:	f000 8099 	beq.w	80033dc <cbvprintf_package+0x374>

			if (buf0 != NULL) {
				*(long *)buf = v;
			}
			buf += sizeof(long);
		} else if (size == sizeof(long long)) {
 80032aa:	f1b9 0f08 	cmp.w	r9, #8
 80032ae:	f040 8107 	bne.w	80034c0 <cbvprintf_package+0x458>
			long long v = va_arg(ap, long long);
 80032b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80032b4:	3307      	adds	r3, #7
 80032b6:	f023 0307 	bic.w	r3, r3, #7
 80032ba:	f103 0108 	add.w	r1, r3, #8
 80032be:	9112      	str	r1, [sp, #72]	; 0x48
 80032c0:	e9d3 0100 	ldrd	r0, r1, [r3]

			if (buf0 != NULL) {
 80032c4:	b10f      	cbz	r7, 80032ca <cbvprintf_package+0x262>
				if (Z_CBPRINTF_VA_STACK_LL_DBL_MEMCPY) {
					memcpy(buf, &v, sizeof(long long));
				} else {
					*(long long *)buf = v;
 80032c6:	e9c2 0100 	strd	r0, r1, [r2]
				}
			}
			buf += sizeof(long long);
 80032ca:	f102 0408 	add.w	r4, r2, #8
 80032ce:	e702      	b.n	80030d6 <cbvprintf_package+0x6e>
				if (fmt[-2] == 'l') {
 80032d0:	f81c 2c02 	ldrb.w	r2, [ip, #-2]
 80032d4:	2a6c      	cmp	r2, #108	; 0x6c
 80032d6:	d004      	beq.n	80032e2 <cbvprintf_package+0x27a>
			parsing = false;
 80032d8:	2600      	movs	r6, #0
					align = VA_STACK_ALIGN(long);
 80032da:	f04f 0804 	mov.w	r8, #4
					size = sizeof(long);
 80032de:	46c1      	mov	r9, r8
 80032e0:	e7d0      	b.n	8003284 <cbvprintf_package+0x21c>
			parsing = false;
 80032e2:	2600      	movs	r6, #0
					align = VA_STACK_ALIGN(long long);
 80032e4:	f04f 0808 	mov.w	r8, #8
					size = sizeof(long long);
 80032e8:	46c1      	mov	r9, r8
 80032ea:	e7cb      	b.n	8003284 <cbvprintf_package+0x21c>
			if (fmt[-1] == 'L') {
 80032ec:	782b      	ldrb	r3, [r5, #0]
 80032ee:	2b4c      	cmp	r3, #76	; 0x4c
 80032f0:	d01c      	beq.n	800332c <cbvprintf_package+0x2c4>
				v.d = va_arg(ap, double);
 80032f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80032f4:	3307      	adds	r3, #7
 80032f6:	f023 0307 	bic.w	r3, r3, #7
 80032fa:	f103 0208 	add.w	r2, r3, #8
 80032fe:	9212      	str	r2, [sp, #72]	; 0x48
 8003300:	e9d3 0100 	ldrd	r0, r1, [r3]
			buf = (void *) ROUND_UP(buf, align);
 8003304:	1de2      	adds	r2, r4, #7
 8003306:	f022 0207 	bic.w	r2, r2, #7
			if (buf0 != NULL) {
 800330a:	b147      	cbz	r7, 800331e <cbvprintf_package+0x2b6>
				if (BUF_OFFSET + size > len) {
 800330c:	1bd3      	subs	r3, r2, r7
 800330e:	3308      	adds	r3, #8
 8003310:	455b      	cmp	r3, fp
 8003312:	d815      	bhi.n	8003340 <cbvprintf_package+0x2d8>
				} else if (fmt[-1] == 'L') {
 8003314:	782b      	ldrb	r3, [r5, #0]
 8003316:	2b4c      	cmp	r3, #76	; 0x4c
 8003318:	d015      	beq.n	8003346 <cbvprintf_package+0x2de>
					*(double *)buf = v.d;
 800331a:	e9c2 0100 	strd	r0, r1, [r2]
			buf += size;
 800331e:	f102 0408 	add.w	r4, r2, #8
			parsing = false;
 8003322:	2600      	movs	r6, #0
			continue;
 8003324:	f04f 0808 	mov.w	r8, #8
 8003328:	46c1      	mov	r9, r8
 800332a:	e6d4      	b.n	80030d6 <cbvprintf_package+0x6e>
				v.ld = va_arg(ap, long double);
 800332c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800332e:	3307      	adds	r3, #7
 8003330:	f023 0307 	bic.w	r3, r3, #7
 8003334:	f103 0208 	add.w	r2, r3, #8
 8003338:	9212      	str	r2, [sp, #72]	; 0x48
 800333a:	e9d3 0100 	ldrd	r0, r1, [r3]
				size = sizeof(long double);
 800333e:	e7e1      	b.n	8003304 <cbvprintf_package+0x29c>
					return -ENOSPC;
 8003340:	f06f 001b 	mvn.w	r0, #27
 8003344:	e0aa      	b.n	800349c <cbvprintf_package+0x434>
					*(long double *)buf = v.ld;
 8003346:	e9c2 0100 	strd	r0, r1, [r2]
 800334a:	e7e8      	b.n	800331e <cbvprintf_package+0x2b6>
			parsing = false;
 800334c:	2600      	movs	r6, #0
			align = VA_STACK_ALIGN(void *);
 800334e:	f04f 0804 	mov.w	r8, #4
			size = sizeof(void *);
 8003352:	46c1      	mov	r9, r8
 8003354:	e796      	b.n	8003284 <cbvprintf_package+0x21c>
			s = va_arg(ap, char *);
 8003356:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003358:	1d1a      	adds	r2, r3, #4
 800335a:	9212      	str	r2, [sp, #72]	; 0x48
 800335c:	681b      	ldr	r3, [r3, #0]
	while (*++fmt != '\0') {
 800335e:	4665      	mov	r5, ip
 8003360:	e69f      	b.n	80030a2 <cbvprintf_package+0x3a>
	return ((addr >= (const char *)RO_START) &&
 8003362:	2200      	movs	r2, #0
			bool do_all = !!(flags & CBPRINTF_PACKAGE_ADD_STRING_IDXS);
 8003364:	9902      	ldr	r1, [sp, #8]
 8003366:	f001 0101 	and.w	r1, r1, #1
			if (is_ro && !do_all) {
 800336a:	4610      	mov	r0, r2
 800336c:	b102      	cbz	r2, 8003370 <cbvprintf_package+0x308>
 800336e:	b1f9      	cbz	r1, 80033b0 <cbvprintf_package+0x348>
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
 8003370:	eba4 0c07 	sub.w	ip, r4, r7
 8003374:	ea4f 029c 	mov.w	r2, ip, lsr #2
				if (do_all && s_ptr_idx > STR_POS_MASK) {
 8003378:	b119      	cbz	r1, 8003382 <cbvprintf_package+0x31a>
 800337a:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 800337e:	f080 8099 	bcs.w	80034b4 <cbvprintf_package+0x44c>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
 8003382:	9901      	ldr	r1, [sp, #4]
 8003384:	290f      	cmp	r1, #15
 8003386:	f200 8098 	bhi.w	80034ba <cbvprintf_package+0x452>
				if (buf0 != NULL) {
 800338a:	b1ef      	cbz	r7, 80033c8 <cbvprintf_package+0x360>
					str_ptr_pos[s_idx] = s_ptr_idx;
 800338c:	b2d2      	uxtb	r2, r2
 800338e:	ab08      	add	r3, sp, #32
 8003390:	440b      	add	r3, r1
 8003392:	f803 2c10 	strb.w	r2, [r3, #-16]
					if (is_ro) {
 8003396:	b178      	cbz	r0, 80033b8 <cbvprintf_package+0x350>
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
 8003398:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800339c:	ab08      	add	r3, sp, #32
 800339e:	440b      	add	r3, r1
 80033a0:	f803 2c10 	strb.w	r2, [r3, #-16]
						s_ro_cnt++;
 80033a4:	9b00      	ldr	r3, [sp, #0]
 80033a6:	3301      	adds	r3, #1
 80033a8:	9300      	str	r3, [sp, #0]
				s_idx++;
 80033aa:	9b01      	ldr	r3, [sp, #4]
 80033ac:	3301      	adds	r3, #1
 80033ae:	9301      	str	r3, [sp, #4]
			buf += sizeof(char *);
 80033b0:	3404      	adds	r4, #4
 80033b2:	e691      	b.n	80030d8 <cbvprintf_package+0x70>
	return ((addr >= (const char *)RO_START) &&
 80033b4:	2201      	movs	r2, #1
 80033b6:	e7d5      	b.n	8003364 <cbvprintf_package+0x2fc>
						s_rw_cnt++;
 80033b8:	9b03      	ldr	r3, [sp, #12]
 80033ba:	3301      	adds	r3, #1
 80033bc:	9303      	str	r3, [sp, #12]
 80033be:	e7f4      	b.n	80033aa <cbvprintf_package+0x342>
 80033c0:	08010254 	.word	0x08010254
 80033c4:	08011fc4 	.word	0x08011fc4
				} else if (is_ro) {
 80033c8:	b110      	cbz	r0, 80033d0 <cbvprintf_package+0x368>
					len += 1;
 80033ca:	f10b 0b01 	add.w	fp, fp, #1
 80033ce:	e7ec      	b.n	80033aa <cbvprintf_package+0x342>
					len += strlen(s) + 1 + 1;
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7fd fd40 	bl	8000e56 <strlen>
 80033d6:	1c83      	adds	r3, r0, #2
 80033d8:	449b      	add	fp, r3
 80033da:	e7e6      	b.n	80033aa <cbvprintf_package+0x342>
			int v = va_arg(ap, int);
 80033dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80033de:	1d19      	adds	r1, r3, #4
 80033e0:	9112      	str	r1, [sp, #72]	; 0x48
 80033e2:	681b      	ldr	r3, [r3, #0]
			if (buf0 != NULL) {
 80033e4:	b107      	cbz	r7, 80033e8 <cbvprintf_package+0x380>
				*(int *)buf = v;
 80033e6:	6013      	str	r3, [r2, #0]
			buf += sizeof(int);
 80033e8:	1d14      	adds	r4, r2, #4
 80033ea:	e674      	b.n	80030d6 <cbvprintf_package+0x6e>
	 * We remember the size of the argument list as a multiple of
	 * sizeof(int) and limit it to a 8-bit field. That means 1020 bytes
	 * worth of va_list, or about 127 arguments on a 64-bit system
	 * (twice that on 32-bit systems). That ought to be good enough.
	 */
	if (BUF_OFFSET / sizeof(int) > 255) {
 80033ec:	1be3      	subs	r3, r4, r7
 80033ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033f2:	d268      	bcs.n	80034c6 <cbvprintf_package+0x45e>

	/*
	 * If all we wanted was to count required buffer size
	 * then we have it now.
	 */
	if (buf0 == NULL) {
 80033f4:	b15f      	cbz	r7, 800340e <cbvprintf_package+0x3a6>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
	}

	/* Clear our buffer header. We made room for it initially. */
	*(char **)buf0 = NULL;
 80033f6:	2200      	movs	r2, #0
 80033f8:	603a      	str	r2, [r7, #0]

	/* Record end of argument list and number of appended strings. */
	buf0[0] = BUF_OFFSET / sizeof(int);
 80033fa:	089b      	lsrs	r3, r3, #2
 80033fc:	703b      	strb	r3, [r7, #0]
	buf0[1] = s_rw_cnt;
 80033fe:	9b03      	ldr	r3, [sp, #12]
 8003400:	707b      	strb	r3, [r7, #1]
	buf0[2] = s_ro_cnt;
 8003402:	9b00      	ldr	r3, [sp, #0]
 8003404:	70bb      	strb	r3, [r7, #2]

	/* Store strings pointer locations of read only strings. */
	if (s_ro_cnt) {
 8003406:	b9d3      	cbnz	r3, 800343e <cbvprintf_package+0x3d6>
 8003408:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800340c:	e039      	b.n	8003482 <cbvprintf_package+0x41a>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
 800340e:	445b      	add	r3, fp
 8003410:	f1a3 0008 	sub.w	r0, r3, #8
 8003414:	e042      	b.n	800349c <cbvprintf_package+0x434>
		for (i = 0; i < s_idx; i++) {
 8003416:	3301      	adds	r3, #1
 8003418:	4298      	cmp	r0, r3
 800341a:	d913      	bls.n	8003444 <cbvprintf_package+0x3dc>
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
 800341c:	aa08      	add	r2, sp, #32
 800341e:	441a      	add	r2, r3
 8003420:	f812 1c10 	ldrb.w	r1, [r2, #-16]
 8003424:	f912 2c10 	ldrsb.w	r2, [r2, #-16]
 8003428:	2a00      	cmp	r2, #0
 800342a:	daf4      	bge.n	8003416 <cbvprintf_package+0x3ae>
				continue;
			}

			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
 800342c:	f001 017f 	and.w	r1, r1, #127	; 0x7f

			/* make sure it fits */
			if (BUF_OFFSET + 1 > len) {
 8003430:	1be2      	subs	r2, r4, r7
 8003432:	3201      	adds	r2, #1
 8003434:	4593      	cmp	fp, r2
 8003436:	d349      	bcc.n	80034cc <cbvprintf_package+0x464>
				return -ENOSPC;
			}
			/* store the pointer position prefix */
			*buf++ = pos;
 8003438:	f804 1b01 	strb.w	r1, [r4], #1
 800343c:	e7eb      	b.n	8003416 <cbvprintf_package+0x3ae>
		for (i = 0; i < s_idx; i++) {
 800343e:	4653      	mov	r3, sl
 8003440:	9801      	ldr	r0, [sp, #4]
 8003442:	e7e9      	b.n	8003418 <cbvprintf_package+0x3b0>
 8003444:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8003448:	e01b      	b.n	8003482 <cbvprintf_package+0x41a>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
			continue;
		}

		/* retrieve the string pointer */
		s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
 800344a:	ab08      	add	r3, sp, #32
 800344c:	4453      	add	r3, sl
 800344e:	f813 6c10 	ldrb.w	r6, [r3, #-16]
 8003452:	f857 8026 	ldr.w	r8, [r7, r6, lsl #2]
		/* clear the in-buffer pointer (less entropy if compressed) */
		*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
 8003456:	2300      	movs	r3, #0
 8003458:	f847 3026 	str.w	r3, [r7, r6, lsl #2]
		/* find the string length including terminating '\0' */
		size = strlen(s) + 1;
 800345c:	4640      	mov	r0, r8
 800345e:	f7fd fcfa 	bl	8000e56 <strlen>
 8003462:	1c45      	adds	r5, r0, #1
		/* make sure it fits */
		if (BUF_OFFSET + 1 + size > len) {
 8003464:	1be3      	subs	r3, r4, r7
 8003466:	442b      	add	r3, r5
 8003468:	3301      	adds	r3, #1
 800346a:	459b      	cmp	fp, r3
 800346c:	d331      	bcc.n	80034d2 <cbvprintf_package+0x46a>
			return -ENOSPC;
		}
		/* store the pointer position prefix */
		*buf++ = str_ptr_pos[i];
 800346e:	f804 6b01 	strb.w	r6, [r4], #1
__ ## fun ## _ichk(type1 __restrict dst, type2 __restrict src) { \
	return __builtin___ ## fun ## _chk(dst, src, __ssp_bos0(dst)); \
}

__BEGIN_DECLS
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
 8003472:	462a      	mov	r2, r5
 8003474:	4641      	mov	r1, r8
 8003476:	4620      	mov	r0, r4
 8003478:	f00c fba9 	bl	800fbce <memcpy>
		/* copy the string with its terminating '\0' */
		memcpy(buf, s, size);
		buf += size;
 800347c:	442c      	add	r4, r5
	for (i = 0; i < s_idx; i++) {
 800347e:	f10a 0a01 	add.w	sl, sl, #1
 8003482:	45d1      	cmp	r9, sl
 8003484:	d909      	bls.n	800349a <cbvprintf_package+0x432>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
 8003486:	9b00      	ldr	r3, [sp, #0]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d0de      	beq.n	800344a <cbvprintf_package+0x3e2>
 800348c:	ab08      	add	r3, sp, #32
 800348e:	4453      	add	r3, sl
 8003490:	f913 3c10 	ldrsb.w	r3, [r3, #-16]
 8003494:	2b00      	cmp	r3, #0
 8003496:	dad8      	bge.n	800344a <cbvprintf_package+0x3e2>
 8003498:	e7f1      	b.n	800347e <cbvprintf_package+0x416>
	/*
	 * TODO: remove pointers for appended strings since they're useless.
	 * TODO: explore leveraging same mechanism to remove alignment padding
	 */

	return BUF_OFFSET;
 800349a:	1be0      	subs	r0, r4, r7

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
 800349c:	b009      	add	sp, #36	; 0x24
 800349e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return -EFAULT;
 80034a2:	f06f 000d 	mvn.w	r0, #13
 80034a6:	e7f9      	b.n	800349c <cbvprintf_package+0x434>
		return -ENOSPC;
 80034a8:	f06f 001b 	mvn.w	r0, #27
 80034ac:	e7f6      	b.n	800349c <cbvprintf_package+0x434>
			return -ENOSPC;
 80034ae:	f06f 001b 	mvn.w	r0, #27
 80034b2:	e7f3      	b.n	800349c <cbvprintf_package+0x434>
					return -EINVAL;
 80034b4:	f06f 0015 	mvn.w	r0, #21
 80034b8:	e7f0      	b.n	800349c <cbvprintf_package+0x434>
					return -EINVAL;
 80034ba:	f06f 0015 	mvn.w	r0, #21
 80034be:	e7ed      	b.n	800349c <cbvprintf_package+0x434>
			return -EINVAL;
 80034c0:	f06f 0015 	mvn.w	r0, #21
 80034c4:	e7ea      	b.n	800349c <cbvprintf_package+0x434>
		return -EINVAL;
 80034c6:	f06f 0015 	mvn.w	r0, #21
 80034ca:	e7e7      	b.n	800349c <cbvprintf_package+0x434>
				return -ENOSPC;
 80034cc:	f06f 001b 	mvn.w	r0, #27
 80034d0:	e7e4      	b.n	800349c <cbvprintf_package+0x434>
			return -ENOSPC;
 80034d2:	f06f 001b 	mvn.w	r0, #27
 80034d6:	e7e1      	b.n	800349c <cbvprintf_package+0x434>

080034d8 <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
 80034d8:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
 80034da:	680b      	ldr	r3, [r1, #0]
 80034dc:	3301      	adds	r3, #1
 80034de:	600b      	str	r3, [r1, #0]
	return _char_out(c);
 80034e0:	4b01      	ldr	r3, [pc, #4]	; (80034e8 <char_out+0x10>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4798      	blx	r3
}
 80034e6:	bd08      	pop	{r3, pc}
 80034e8:	20000004 	.word	0x20000004

080034ec <__printk_hook_install>:
	_char_out = fn;
 80034ec:	4b01      	ldr	r3, [pc, #4]	; (80034f4 <__printk_hook_install+0x8>)
 80034ee:	6018      	str	r0, [r3, #0]
}
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop
 80034f4:	20000004 	.word	0x20000004

080034f8 <vprintk>:

void vprintk(const char *fmt, va_list ap)
{
 80034f8:	b500      	push	{lr}
 80034fa:	b083      	sub	sp, #12
 80034fc:	4602      	mov	r2, r0
 80034fe:	460b      	mov	r3, r1

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
 8003500:	2100      	movs	r1, #0
 8003502:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
		k_spinlock_key_t key = k_spin_lock(&lock);
#endif

		cbvprintf(char_out, &ctx, fmt, ap);
 8003504:	a901      	add	r1, sp, #4
 8003506:	4803      	ldr	r0, [pc, #12]	; (8003514 <vprintk+0x1c>)
 8003508:	f000 fa2c 	bl	8003964 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
 800350c:	b003      	add	sp, #12
 800350e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003512:	bf00      	nop
 8003514:	080034d9 	.word	0x080034d9

08003518 <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
 8003518:	b510      	push	{r4, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	4604      	mov	r4, r0
	struct str_context ctx = { str, size, 0 };
 800351e:	9001      	str	r0, [sp, #4]
 8003520:	9102      	str	r1, [sp, #8]
 8003522:	2100      	movs	r1, #0
 8003524:	9103      	str	r1, [sp, #12]

	cbvprintf(str_out, &ctx, fmt, ap);
 8003526:	a901      	add	r1, sp, #4
 8003528:	4805      	ldr	r0, [pc, #20]	; (8003540 <vsnprintk+0x28>)
 800352a:	f000 fa1b 	bl	8003964 <cbvprintf>

	if (ctx.count < ctx.max) {
 800352e:	9b03      	ldr	r3, [sp, #12]
 8003530:	9a02      	ldr	r2, [sp, #8]
 8003532:	4293      	cmp	r3, r2
 8003534:	da01      	bge.n	800353a <vsnprintk+0x22>
		str[ctx.count] = '\0';
 8003536:	2200      	movs	r2, #0
 8003538:	54e2      	strb	r2, [r4, r3]
	}

	return ctx.count;
}
 800353a:	9803      	ldr	r0, [sp, #12]
 800353c:	b004      	add	sp, #16
 800353e:	bd10      	pop	{r4, pc}
 8003540:	0800d855 	.word	0x0800d855

08003544 <extract_decimal>:
 * the referenced text.
 *
 * @return the decoded integer value.
 */
static size_t extract_decimal(const char **str)
{
 8003544:	4684      	mov	ip, r0
	const char *sp = *str;
 8003546:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
 8003548:	2000      	movs	r0, #0

	while (isdigit((int)(unsigned char)*sp)) {
 800354a:	e005      	b.n	8003558 <extract_decimal+0x14>
		val = 10U * val + *sp++ - '0';
 800354c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003550:	3201      	adds	r2, #1
 8003552:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8003556:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
 8003558:	7813      	ldrb	r3, [r2, #0]
 800355a:	4904      	ldr	r1, [pc, #16]	; (800356c <extract_decimal+0x28>)
 800355c:	5c59      	ldrb	r1, [r3, r1]
 800355e:	f011 0f04 	tst.w	r1, #4
 8003562:	d1f3      	bne.n	800354c <extract_decimal+0x8>
	}
	*str = sp;
 8003564:	f8cc 2000 	str.w	r2, [ip]
	return val;
}
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	08011d4d 	.word	0x08011d4d

08003570 <extract_conversion>:
 *
 * @return pointer to the first character that follows the specification.
 */
static inline const char *extract_conversion(struct conversion *conv,
					     const char *sp)
{
 8003570:	b570      	push	{r4, r5, r6, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	4604      	mov	r4, r0
	*conv = (struct conversion) {
 8003576:	2300      	movs	r3, #0
 8003578:	6003      	str	r3, [r0, #0]
 800357a:	6043      	str	r3, [r0, #4]
 800357c:	6083      	str	r3, [r0, #8]
	/* Skip over the opening %.  If the conversion specifier is %,
	 * that's the only thing that should be there, so
	 * fast-exit.
	 */
	++sp;
	if (*sp == '%') {
 800357e:	784b      	ldrb	r3, [r1, #1]
 8003580:	2b25      	cmp	r3, #37	; 0x25
 8003582:	d002      	beq.n	800358a <extract_conversion+0x1a>
 8003584:	1c4e      	adds	r6, r1, #1
	bool loop = true;
 8003586:	2501      	movs	r5, #1
 8003588:	e01f      	b.n	80035ca <extract_conversion+0x5a>
		conv->specifier = *sp++;
 800358a:	1c88      	adds	r0, r1, #2
 800358c:	70e3      	strb	r3, [r4, #3]
		return sp;
 800358e:	e145      	b.n	800381c <extract_conversion+0x2ac>
			conv->flag_dash = true;
 8003590:	7823      	ldrb	r3, [r4, #0]
 8003592:	f043 0304 	orr.w	r3, r3, #4
 8003596:	7023      	strb	r3, [r4, #0]
		if (loop) {
 8003598:	b1b5      	cbz	r5, 80035c8 <extract_conversion+0x58>
			++sp;
 800359a:	3601      	adds	r6, #1
 800359c:	e014      	b.n	80035c8 <extract_conversion+0x58>
			conv->flag_plus = true;
 800359e:	7823      	ldrb	r3, [r4, #0]
 80035a0:	f043 0308 	orr.w	r3, r3, #8
 80035a4:	7023      	strb	r3, [r4, #0]
			break;
 80035a6:	e7f7      	b.n	8003598 <extract_conversion+0x28>
			conv->flag_space = true;
 80035a8:	7823      	ldrb	r3, [r4, #0]
 80035aa:	f043 0310 	orr.w	r3, r3, #16
 80035ae:	7023      	strb	r3, [r4, #0]
			break;
 80035b0:	e7f2      	b.n	8003598 <extract_conversion+0x28>
			conv->flag_hash = true;
 80035b2:	7823      	ldrb	r3, [r4, #0]
 80035b4:	f043 0320 	orr.w	r3, r3, #32
 80035b8:	7023      	strb	r3, [r4, #0]
			break;
 80035ba:	e7ed      	b.n	8003598 <extract_conversion+0x28>
			conv->flag_zero = true;
 80035bc:	7823      	ldrb	r3, [r4, #0]
 80035be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035c2:	7023      	strb	r3, [r4, #0]
			break;
 80035c4:	e7e8      	b.n	8003598 <extract_conversion+0x28>
		switch (*sp) {
 80035c6:	2500      	movs	r5, #0
	} while (loop);
 80035c8:	b345      	cbz	r5, 800361c <extract_conversion+0xac>
		switch (*sp) {
 80035ca:	7833      	ldrb	r3, [r6, #0]
 80035cc:	3b20      	subs	r3, #32
 80035ce:	2b10      	cmp	r3, #16
 80035d0:	d8f9      	bhi.n	80035c6 <extract_conversion+0x56>
 80035d2:	a201      	add	r2, pc, #4	; (adr r2, 80035d8 <extract_conversion+0x68>)
 80035d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035d8:	080035a9 	.word	0x080035a9
 80035dc:	080035c7 	.word	0x080035c7
 80035e0:	080035c7 	.word	0x080035c7
 80035e4:	080035b3 	.word	0x080035b3
 80035e8:	080035c7 	.word	0x080035c7
 80035ec:	080035c7 	.word	0x080035c7
 80035f0:	080035c7 	.word	0x080035c7
 80035f4:	080035c7 	.word	0x080035c7
 80035f8:	080035c7 	.word	0x080035c7
 80035fc:	080035c7 	.word	0x080035c7
 8003600:	080035c7 	.word	0x080035c7
 8003604:	0800359f 	.word	0x0800359f
 8003608:	080035c7 	.word	0x080035c7
 800360c:	08003591 	.word	0x08003591
 8003610:	080035c7 	.word	0x080035c7
 8003614:	080035c7 	.word	0x080035c7
 8003618:	080035bd 	.word	0x080035bd
	if (conv->flag_zero && conv->flag_dash) {
 800361c:	7823      	ldrb	r3, [r4, #0]
 800361e:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8003622:	2b44      	cmp	r3, #68	; 0x44
 8003624:	d05f      	beq.n	80036e6 <extract_conversion+0x176>
	}

	sp = extract_flags(conv, sp);
	sp = extract_width(conv, sp);
 8003626:	9601      	str	r6, [sp, #4]
	conv->width_present = true;
 8003628:	7823      	ldrb	r3, [r4, #0]
 800362a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800362e:	7023      	strb	r3, [r4, #0]
	if (*sp == '*') {
 8003630:	7833      	ldrb	r3, [r6, #0]
 8003632:	2b2a      	cmp	r3, #42	; 0x2a
 8003634:	d05c      	beq.n	80036f0 <extract_conversion+0x180>
	size_t width = extract_decimal(&sp);
 8003636:	a801      	add	r0, sp, #4
 8003638:	f7ff ff84 	bl	8003544 <extract_decimal>
	if (sp != wp) {
 800363c:	9b01      	ldr	r3, [sp, #4]
 800363e:	429e      	cmp	r6, r3
 8003640:	d00f      	beq.n	8003662 <extract_conversion+0xf2>
		conv->width_present = true;
 8003642:	7823      	ldrb	r3, [r4, #0]
 8003644:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003648:	7023      	strb	r3, [r4, #0]
		conv->width_value = width;
 800364a:	6060      	str	r0, [r4, #4]
		conv->unsupported |= ((conv->width_value < 0)
 800364c:	b2db      	uxtb	r3, r3
 800364e:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
 8003652:	2800      	cmp	r0, #0
 8003654:	db54      	blt.n	8003700 <extract_conversion+0x190>
 8003656:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
 8003658:	4313      	orrs	r3, r2
 800365a:	7822      	ldrb	r2, [r4, #0]
 800365c:	f363 0241 	bfi	r2, r3, #1, #1
 8003660:	7022      	strb	r2, [r4, #0]
	return sp;
 8003662:	9b01      	ldr	r3, [sp, #4]
	sp = extract_prec(conv, sp);
 8003664:	9301      	str	r3, [sp, #4]
	conv->prec_present = (*sp == '.');
 8003666:	781b      	ldrb	r3, [r3, #0]
 8003668:	2b2e      	cmp	r3, #46	; 0x2e
 800366a:	bf14      	ite	ne
 800366c:	2300      	movne	r3, #0
 800366e:	2301      	moveq	r3, #1
 8003670:	7862      	ldrb	r2, [r4, #1]
 8003672:	f363 0241 	bfi	r2, r3, #1, #1
 8003676:	7062      	strb	r2, [r4, #1]
	if (!conv->prec_present) {
 8003678:	2b00      	cmp	r3, #0
 800367a:	d043      	beq.n	8003704 <extract_conversion+0x194>
	++sp;
 800367c:	9b01      	ldr	r3, [sp, #4]
 800367e:	1c5a      	adds	r2, r3, #1
 8003680:	9201      	str	r2, [sp, #4]
	if (*sp == '*') {
 8003682:	785b      	ldrb	r3, [r3, #1]
 8003684:	2b2a      	cmp	r3, #42	; 0x2a
 8003686:	d03f      	beq.n	8003708 <extract_conversion+0x198>
	size_t prec = extract_decimal(&sp);
 8003688:	a801      	add	r0, sp, #4
 800368a:	f7ff ff5b 	bl	8003544 <extract_decimal>
	conv->prec_value = prec;
 800368e:	60a0      	str	r0, [r4, #8]
	conv->unsupported |= ((conv->prec_value < 0)
 8003690:	7823      	ldrb	r3, [r4, #0]
 8003692:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
 8003696:	2800      	cmp	r0, #0
 8003698:	db3e      	blt.n	8003718 <extract_conversion+0x1a8>
 800369a:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
 800369c:	4313      	orrs	r3, r2
 800369e:	7822      	ldrb	r2, [r4, #0]
 80036a0:	f363 0241 	bfi	r2, r3, #1, #1
 80036a4:	7022      	strb	r2, [r4, #0]
	return sp;
 80036a6:	9801      	ldr	r0, [sp, #4]
	switch (*sp) {
 80036a8:	7803      	ldrb	r3, [r0, #0]
 80036aa:	3b4c      	subs	r3, #76	; 0x4c
 80036ac:	2b2e      	cmp	r3, #46	; 0x2e
 80036ae:	f200 809d 	bhi.w	80037ec <extract_conversion+0x27c>
 80036b2:	e8df f003 	tbb	[pc, r3]
 80036b6:	9b90      	.short	0x9b90
 80036b8:	9b9b9b9b 	.word	0x9b9b9b9b
 80036bc:	9b9b9b9b 	.word	0x9b9b9b9b
 80036c0:	9b9b9b9b 	.word	0x9b9b9b9b
 80036c4:	9b9b9b9b 	.word	0x9b9b9b9b
 80036c8:	9b9b9b9b 	.word	0x9b9b9b9b
 80036cc:	9b9b9b9b 	.word	0x9b9b9b9b
 80036d0:	9b339b9b 	.word	0x9b339b9b
 80036d4:	9b459b57 	.word	0x9b459b57
 80036d8:	9b9b9b9b 	.word	0x9b9b9b9b
 80036dc:	9b899b9b 	.word	0x9b899b9b
 80036e0:	9b9b9b9b 	.word	0x9b9b9b9b
 80036e4:	82          	.byte	0x82
 80036e5:	00          	.byte	0x00
		conv->flag_zero = false;
 80036e6:	7823      	ldrb	r3, [r4, #0]
 80036e8:	f36f 1386 	bfc	r3, #6, #1
 80036ec:	7023      	strb	r3, [r4, #0]
 80036ee:	e79a      	b.n	8003626 <extract_conversion+0xb6>
		conv->width_star = true;
 80036f0:	7863      	ldrb	r3, [r4, #1]
 80036f2:	f043 0301 	orr.w	r3, r3, #1
 80036f6:	7063      	strb	r3, [r4, #1]
		return ++sp;
 80036f8:	4633      	mov	r3, r6
 80036fa:	3301      	adds	r3, #1
 80036fc:	9301      	str	r3, [sp, #4]
 80036fe:	e7b1      	b.n	8003664 <extract_conversion+0xf4>
				      || (width != (size_t)conv->width_value));
 8003700:	2201      	movs	r2, #1
 8003702:	e7a9      	b.n	8003658 <extract_conversion+0xe8>
		return sp;
 8003704:	9801      	ldr	r0, [sp, #4]
 8003706:	e7cf      	b.n	80036a8 <extract_conversion+0x138>
		conv->prec_star = true;
 8003708:	7863      	ldrb	r3, [r4, #1]
 800370a:	f043 0304 	orr.w	r3, r3, #4
 800370e:	7063      	strb	r3, [r4, #1]
		return ++sp;
 8003710:	4610      	mov	r0, r2
 8003712:	3001      	adds	r0, #1
 8003714:	9001      	str	r0, [sp, #4]
 8003716:	e7c7      	b.n	80036a8 <extract_conversion+0x138>
			      || (prec != (size_t)conv->prec_value));
 8003718:	2201      	movs	r2, #1
 800371a:	e7bf      	b.n	800369c <extract_conversion+0x12c>
		if (*++sp == 'h') {
 800371c:	1c42      	adds	r2, r0, #1
 800371e:	7843      	ldrb	r3, [r0, #1]
 8003720:	2b68      	cmp	r3, #104	; 0x68
 8003722:	d006      	beq.n	8003732 <extract_conversion+0x1c2>
			conv->length_mod = LENGTH_H;
 8003724:	7863      	ldrb	r3, [r4, #1]
 8003726:	2102      	movs	r1, #2
 8003728:	f361 03c6 	bfi	r3, r1, #3, #4
 800372c:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'h') {
 800372e:	4610      	mov	r0, r2
 8003730:	e01e      	b.n	8003770 <extract_conversion+0x200>
			conv->length_mod = LENGTH_HH;
 8003732:	7863      	ldrb	r3, [r4, #1]
 8003734:	2201      	movs	r2, #1
 8003736:	f362 03c6 	bfi	r3, r2, #3, #4
 800373a:	7063      	strb	r3, [r4, #1]
			++sp;
 800373c:	3002      	adds	r0, #2
 800373e:	e017      	b.n	8003770 <extract_conversion+0x200>
		if (*++sp == 'l') {
 8003740:	1c42      	adds	r2, r0, #1
 8003742:	7843      	ldrb	r3, [r0, #1]
 8003744:	2b6c      	cmp	r3, #108	; 0x6c
 8003746:	d006      	beq.n	8003756 <extract_conversion+0x1e6>
			conv->length_mod = LENGTH_L;
 8003748:	7863      	ldrb	r3, [r4, #1]
 800374a:	2103      	movs	r1, #3
 800374c:	f361 03c6 	bfi	r3, r1, #3, #4
 8003750:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'l') {
 8003752:	4610      	mov	r0, r2
 8003754:	e00c      	b.n	8003770 <extract_conversion+0x200>
			conv->length_mod = LENGTH_LL;
 8003756:	7863      	ldrb	r3, [r4, #1]
 8003758:	2204      	movs	r2, #4
 800375a:	f362 03c6 	bfi	r3, r2, #3, #4
 800375e:	7063      	strb	r3, [r4, #1]
			++sp;
 8003760:	3002      	adds	r0, #2
 8003762:	e005      	b.n	8003770 <extract_conversion+0x200>
		conv->length_mod = LENGTH_J;
 8003764:	7863      	ldrb	r3, [r4, #1]
 8003766:	2205      	movs	r2, #5
 8003768:	f362 03c6 	bfi	r3, r2, #3, #4
 800376c:	7063      	strb	r3, [r4, #1]
		++sp;
 800376e:	3001      	adds	r0, #1
	conv->specifier = *sp++;
 8003770:	f810 3b01 	ldrb.w	r3, [r0], #1
 8003774:	70e3      	strb	r3, [r4, #3]
	switch (conv->specifier) {
 8003776:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800377a:	2a37      	cmp	r2, #55	; 0x37
 800377c:	d87d      	bhi.n	800387a <extract_conversion+0x30a>
 800377e:	e8df f002 	tbb	[pc, r2]
 8003782:	7c5e      	.short	0x7c5e
 8003784:	5e5e7c7c 	.word	0x5e5e7c7c
 8003788:	7c7c7c5e 	.word	0x7c7c7c5e
 800378c:	7c7c7c7c 	.word	0x7c7c7c7c
 8003790:	7c7c7c7c 	.word	0x7c7c7c7c
 8003794:	7c7c7c7c 	.word	0x7c7c7c7c
 8003798:	7c7c4f7c 	.word	0x7c7c4f7c
 800379c:	7c7c7c7c 	.word	0x7c7c7c7c
 80037a0:	7c5e7c7c 	.word	0x7c5e7c7c
 80037a4:	5e5e3a4f 	.word	0x5e5e3a4f
 80037a8:	7c3a7c5e 	.word	0x7c3a7c5e
 80037ac:	657c7c7c 	.word	0x657c7c7c
 80037b0:	7c7c714f 	.word	0x7c7c714f
 80037b4:	7c4f7c71 	.word	0x7c4f7c71
 80037b8:	4f7c      	.short	0x4f7c
		conv->length_mod = LENGTH_Z;
 80037ba:	7863      	ldrb	r3, [r4, #1]
 80037bc:	2206      	movs	r2, #6
 80037be:	f362 03c6 	bfi	r3, r2, #3, #4
 80037c2:	7063      	strb	r3, [r4, #1]
		++sp;
 80037c4:	3001      	adds	r0, #1
		break;
 80037c6:	e7d3      	b.n	8003770 <extract_conversion+0x200>
		conv->length_mod = LENGTH_T;
 80037c8:	7863      	ldrb	r3, [r4, #1]
 80037ca:	2207      	movs	r2, #7
 80037cc:	f362 03c6 	bfi	r3, r2, #3, #4
 80037d0:	7063      	strb	r3, [r4, #1]
		++sp;
 80037d2:	3001      	adds	r0, #1
		break;
 80037d4:	e7cc      	b.n	8003770 <extract_conversion+0x200>
		conv->length_mod = LENGTH_UPPER_L;
 80037d6:	7863      	ldrb	r3, [r4, #1]
 80037d8:	2208      	movs	r2, #8
 80037da:	f362 03c6 	bfi	r3, r2, #3, #4
 80037de:	7063      	strb	r3, [r4, #1]
		++sp;
 80037e0:	3001      	adds	r0, #1
		conv->unsupported = true;
 80037e2:	7823      	ldrb	r3, [r4, #0]
 80037e4:	f043 0302 	orr.w	r3, r3, #2
 80037e8:	7023      	strb	r3, [r4, #0]
		break;
 80037ea:	e7c1      	b.n	8003770 <extract_conversion+0x200>
		conv->length_mod = LENGTH_NONE;
 80037ec:	7863      	ldrb	r3, [r4, #1]
 80037ee:	f36f 03c6 	bfc	r3, #3, #4
 80037f2:	7063      	strb	r3, [r4, #1]
		break;
 80037f4:	e7bc      	b.n	8003770 <extract_conversion+0x200>
		conv->specifier_cat = SPECIFIER_SINT;
 80037f6:	78a2      	ldrb	r2, [r4, #2]
 80037f8:	2101      	movs	r1, #1
 80037fa:	f361 0202 	bfi	r2, r1, #0, #3
 80037fe:	70a2      	strb	r2, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
 8003800:	7862      	ldrb	r2, [r4, #1]
 8003802:	f002 0278 	and.w	r2, r2, #120	; 0x78
 8003806:	2a40      	cmp	r2, #64	; 0x40
 8003808:	d010      	beq.n	800382c <extract_conversion+0x2bc>
		if (conv->specifier == 'c') {
 800380a:	2b63      	cmp	r3, #99	; 0x63
 800380c:	d013      	beq.n	8003836 <extract_conversion+0x2c6>
	conv->unsupported |= unsupported;
 800380e:	7823      	ldrb	r3, [r4, #0]
 8003810:	f3c3 0240 	ubfx	r2, r3, #1, #1
 8003814:	4315      	orrs	r5, r2
 8003816:	f365 0341 	bfi	r3, r5, #1, #1
 800381a:	7023      	strb	r3, [r4, #0]
	sp = extract_length(conv, sp);
	sp = extract_specifier(conv, sp);

	return sp;
}
 800381c:	b002      	add	sp, #8
 800381e:	bd70      	pop	{r4, r5, r6, pc}
		conv->specifier_cat = SPECIFIER_UINT;
 8003820:	78a2      	ldrb	r2, [r4, #2]
 8003822:	2102      	movs	r1, #2
 8003824:	f361 0202 	bfi	r2, r1, #0, #3
 8003828:	70a2      	strb	r2, [r4, #2]
 800382a:	e7e9      	b.n	8003800 <extract_conversion+0x290>
			conv->invalid = true;
 800382c:	7821      	ldrb	r1, [r4, #0]
 800382e:	f041 0101 	orr.w	r1, r1, #1
 8003832:	7021      	strb	r1, [r4, #0]
 8003834:	e7e9      	b.n	800380a <extract_conversion+0x29a>
			unsupported = (conv->length_mod != LENGTH_NONE);
 8003836:	1e15      	subs	r5, r2, #0
 8003838:	bf18      	it	ne
 800383a:	2501      	movne	r5, #1
 800383c:	e7e7      	b.n	800380e <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_FP;
 800383e:	78a3      	ldrb	r3, [r4, #2]
 8003840:	2204      	movs	r2, #4
 8003842:	f362 0302 	bfi	r3, r2, #0, #3
 8003846:	70a3      	strb	r3, [r4, #2]
			unsupported = true;
 8003848:	2501      	movs	r5, #1
			break;
 800384a:	e7e0      	b.n	800380e <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_PTR;
 800384c:	78a3      	ldrb	r3, [r4, #2]
 800384e:	2203      	movs	r2, #3
 8003850:	f362 0302 	bfi	r3, r2, #0, #3
 8003854:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
 8003856:	7863      	ldrb	r3, [r4, #1]
 8003858:	f003 0378 	and.w	r3, r3, #120	; 0x78
 800385c:	2b40      	cmp	r3, #64	; 0x40
 800385e:	d1d6      	bne.n	800380e <extract_conversion+0x29e>
			unsupported = true;
 8003860:	2501      	movs	r5, #1
 8003862:	e7d4      	b.n	800380e <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_PTR;
 8003864:	78a3      	ldrb	r3, [r4, #2]
 8003866:	2203      	movs	r2, #3
 8003868:	f362 0302 	bfi	r3, r2, #0, #3
 800386c:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod != LENGTH_NONE) {
 800386e:	7863      	ldrb	r3, [r4, #1]
 8003870:	f013 0f78 	tst.w	r3, #120	; 0x78
 8003874:	d0cb      	beq.n	800380e <extract_conversion+0x29e>
			unsupported = true;
 8003876:	2501      	movs	r5, #1
 8003878:	e7c9      	b.n	800380e <extract_conversion+0x29e>
		conv->invalid = true;
 800387a:	7823      	ldrb	r3, [r4, #0]
 800387c:	f043 0301 	orr.w	r3, r3, #1
 8003880:	7023      	strb	r3, [r4, #0]
		break;
 8003882:	e7c4      	b.n	800380e <extract_conversion+0x29e>

08003884 <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
 8003884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003888:	b083      	sub	sp, #12
 800388a:	4604      	mov	r4, r0
 800388c:	460d      	mov	r5, r1
 800388e:	9201      	str	r2, [sp, #4]
 8003890:	469a      	mov	sl, r3
 8003892:	9e0c      	ldr	r6, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
 8003894:	78d3      	ldrb	r3, [r2, #3]
 8003896:	4a32      	ldr	r2, [pc, #200]	; (8003960 <encode_uint+0xdc>)
 8003898:	f813 b002 	ldrb.w	fp, [r3, r2]
 800389c:	f00b 0b03 	and.w	fp, fp, #3
	switch (specifier) {
 80038a0:	2b6f      	cmp	r3, #111	; 0x6f
 80038a2:	d00f      	beq.n	80038c4 <encode_uint+0x40>
 80038a4:	d906      	bls.n	80038b4 <encode_uint+0x30>
 80038a6:	2b70      	cmp	r3, #112	; 0x70
 80038a8:	d00f      	beq.n	80038ca <encode_uint+0x46>
 80038aa:	2b78      	cmp	r3, #120	; 0x78
 80038ac:	d110      	bne.n	80038d0 <encode_uint+0x4c>
		return 16;
 80038ae:	f04f 0910 	mov.w	r9, #16
 80038b2:	e023      	b.n	80038fc <encode_uint+0x78>
	switch (specifier) {
 80038b4:	2b58      	cmp	r3, #88	; 0x58
 80038b6:	d002      	beq.n	80038be <encode_uint+0x3a>
 80038b8:	f04f 090a 	mov.w	r9, #10
 80038bc:	e01e      	b.n	80038fc <encode_uint+0x78>
		return 16;
 80038be:	f04f 0910 	mov.w	r9, #16
 80038c2:	e01b      	b.n	80038fc <encode_uint+0x78>
		return 8;
 80038c4:	f04f 0908 	mov.w	r9, #8
 80038c8:	e018      	b.n	80038fc <encode_uint+0x78>
		return 16;
 80038ca:	f04f 0910 	mov.w	r9, #16
 80038ce:	e015      	b.n	80038fc <encode_uint+0x78>
	switch (specifier) {
 80038d0:	f04f 090a 	mov.w	r9, #10
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
 80038d4:	e012      	b.n	80038fc <encode_uint+0x78>

	do {
		unsigned int lsv = (unsigned int)(value % radix);

		*--bp = (lsv <= 9) ? ('0' + lsv)
 80038d6:	b2d2      	uxtb	r2, r2
 80038d8:	3230      	adds	r2, #48	; 0x30
 80038da:	b2d2      	uxtb	r2, r2
 80038dc:	f806 2d01 	strb.w	r2, [r6, #-1]!
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
 80038e0:	463a      	mov	r2, r7
 80038e2:	4643      	mov	r3, r8
 80038e4:	4620      	mov	r0, r4
 80038e6:	4629      	mov	r1, r5
 80038e8:	f7fd f878 	bl	80009dc <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
 80038ec:	42bc      	cmp	r4, r7
 80038ee:	f175 0300 	sbcs.w	r3, r5, #0
 80038f2:	d319      	bcc.n	8003928 <encode_uint+0xa4>
 80038f4:	4556      	cmp	r6, sl
 80038f6:	d917      	bls.n	8003928 <encode_uint+0xa4>
		value /= radix;
 80038f8:	4604      	mov	r4, r0
 80038fa:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
 80038fc:	f04f 0800 	mov.w	r8, #0
 8003900:	464f      	mov	r7, r9
 8003902:	464a      	mov	r2, r9
 8003904:	4643      	mov	r3, r8
 8003906:	4620      	mov	r0, r4
 8003908:	4629      	mov	r1, r5
 800390a:	f7fd f867 	bl	80009dc <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
 800390e:	2a09      	cmp	r2, #9
 8003910:	d9e1      	bls.n	80038d6 <encode_uint+0x52>
 8003912:	f1bb 0f01 	cmp.w	fp, #1
 8003916:	d003      	beq.n	8003920 <encode_uint+0x9c>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
 8003918:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
 800391a:	3257      	adds	r2, #87	; 0x57
 800391c:	b2d2      	uxtb	r2, r2
 800391e:	e7dd      	b.n	80038dc <encode_uint+0x58>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
 8003920:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
 8003922:	3237      	adds	r2, #55	; 0x37
 8003924:	b2d2      	uxtb	r2, r2
 8003926:	e7d9      	b.n	80038dc <encode_uint+0x58>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
 8003928:	9b01      	ldr	r3, [sp, #4]
 800392a:	781b      	ldrb	r3, [r3, #0]
 800392c:	f013 0f20 	tst.w	r3, #32
 8003930:	d005      	beq.n	800393e <encode_uint+0xba>
		if (radix == 8) {
 8003932:	f1b9 0f08 	cmp.w	r9, #8
 8003936:	d006      	beq.n	8003946 <encode_uint+0xc2>
			conv->altform_0 = true;
		} else if (radix == 16) {
 8003938:	f1b9 0f10 	cmp.w	r9, #16
 800393c:	d009      	beq.n	8003952 <encode_uint+0xce>
			;
		}
	}

	return bp;
}
 800393e:	4630      	mov	r0, r6
 8003940:	b003      	add	sp, #12
 8003942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
 8003946:	9a01      	ldr	r2, [sp, #4]
 8003948:	7893      	ldrb	r3, [r2, #2]
 800394a:	f043 0308 	orr.w	r3, r3, #8
 800394e:	7093      	strb	r3, [r2, #2]
 8003950:	e7f5      	b.n	800393e <encode_uint+0xba>
			conv->altform_0c = true;
 8003952:	9a01      	ldr	r2, [sp, #4]
 8003954:	7893      	ldrb	r3, [r2, #2]
 8003956:	f043 0310 	orr.w	r3, r3, #16
 800395a:	7093      	strb	r3, [r2, #2]
 800395c:	e7ef      	b.n	800393e <encode_uint+0xba>
 800395e:	bf00      	nop
 8003960:	08011d4d 	.word	0x08011d4d

08003964 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
 8003964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003968:	b091      	sub	sp, #68	; 0x44
 800396a:	4606      	mov	r6, r0
 800396c:	460d      	mov	r5, r1
 800396e:	4691      	mov	r9, r2
 8003970:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
 8003972:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
 8003974:	f899 0000 	ldrb.w	r0, [r9]
 8003978:	2800      	cmp	r0, #0
 800397a:	f000 82d5 	beq.w	8003f28 <cbvprintf+0x5c4>
		if (*fp != '%') {
 800397e:	2825      	cmp	r0, #37	; 0x25
 8003980:	d008      	beq.n	8003994 <cbvprintf+0x30>
			OUTC(*fp++);
 8003982:	f109 0901 	add.w	r9, r9, #1
 8003986:	4629      	mov	r1, r5
 8003988:	47b0      	blx	r6
 800398a:	2800      	cmp	r0, #0
 800398c:	f2c0 82cd 	blt.w	8003f2a <cbvprintf+0x5c6>
 8003990:	3401      	adds	r4, #1
			continue;
 8003992:	e7ef      	b.n	8003974 <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
 8003994:	2300      	movs	r3, #0
 8003996:	9304      	str	r3, [sp, #16]
 8003998:	9305      	str	r3, [sp, #20]
 800399a:	9306      	str	r3, [sp, #24]
 800399c:	9307      	str	r3, [sp, #28]
 800399e:	9308      	str	r3, [sp, #32]
 80039a0:	9309      	str	r3, [sp, #36]	; 0x24
		int precision = -1;
		const char *bps = NULL;
		const char *bpe = buf + sizeof(buf);
		char sign = 0;

		fp = extract_conversion(conv, sp);
 80039a2:	4649      	mov	r1, r9
 80039a4:	a806      	add	r0, sp, #24
 80039a6:	f7ff fde3 	bl	8003570 <extract_conversion>
 80039aa:	9002      	str	r0, [sp, #8]

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
 80039ac:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80039b0:	f013 0f01 	tst.w	r3, #1
 80039b4:	f000 8097 	beq.w	8003ae6 <cbvprintf+0x182>
			width = va_arg(ap, int);
 80039b8:	9b03      	ldr	r3, [sp, #12]
 80039ba:	1d1a      	adds	r2, r3, #4
 80039bc:	9203      	str	r2, [sp, #12]
 80039be:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
 80039c0:	2f00      	cmp	r7, #0
 80039c2:	f2c0 8088 	blt.w	8003ad6 <cbvprintf+0x172>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
 80039c6:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80039ca:	f013 0f04 	tst.w	r3, #4
 80039ce:	f000 809c 	beq.w	8003b0a <cbvprintf+0x1a6>
			int arg = va_arg(ap, int);
 80039d2:	9b03      	ldr	r3, [sp, #12]
 80039d4:	1d1a      	adds	r2, r3, #4
 80039d6:	9203      	str	r2, [sp, #12]
 80039d8:	f8d3 a000 	ldr.w	sl, [r3]

			if (arg < 0) {
 80039dc:	f1ba 0f00 	cmp.w	sl, #0
 80039e0:	f2c0 808a 	blt.w	8003af8 <cbvprintf+0x194>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
 80039e4:	2300      	movs	r3, #0
 80039e6:	9307      	str	r3, [sp, #28]
		conv->pad0_pre_exp = 0;
 80039e8:	9308      	str	r3, [sp, #32]
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
 80039ea:	f89d 301a 	ldrb.w	r3, [sp, #26]
 80039ee:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
 80039f2:	f89d 1019 	ldrb.w	r1, [sp, #25]
 80039f6:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	f000 808e 	beq.w	8003b1c <cbvprintf+0x1b8>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	f000 80d3 	beq.w	8003bac <cbvprintf+0x248>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
 8003a06:	2b04      	cmp	r3, #4
 8003a08:	f000 8124 	beq.w	8003c54 <cbvprintf+0x2f0>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
 8003a0c:	2b03      	cmp	r3, #3
 8003a0e:	f000 813b 	beq.w	8003c88 <cbvprintf+0x324>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
 8003a12:	f89d 8018 	ldrb.w	r8, [sp, #24]
 8003a16:	f018 0b03 	ands.w	fp, r8, #3
 8003a1a:	f040 813b 	bne.w	8003c94 <cbvprintf+0x330>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
 8003a1e:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8003a22:	3b25      	subs	r3, #37	; 0x25
 8003a24:	2b53      	cmp	r3, #83	; 0x53
 8003a26:	f200 81e6 	bhi.w	8003df6 <cbvprintf+0x492>
 8003a2a:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003a2e:	0140      	.short	0x0140
 8003a30:	01e401e4 	.word	0x01e401e4
 8003a34:	01e401e4 	.word	0x01e401e4
 8003a38:	01e401e4 	.word	0x01e401e4
 8003a3c:	01e401e4 	.word	0x01e401e4
 8003a40:	01e401e4 	.word	0x01e401e4
 8003a44:	01e401e4 	.word	0x01e401e4
 8003a48:	01e401e4 	.word	0x01e401e4
 8003a4c:	01e401e4 	.word	0x01e401e4
 8003a50:	01e401e4 	.word	0x01e401e4
 8003a54:	01e401e4 	.word	0x01e401e4
 8003a58:	01e401e4 	.word	0x01e401e4
 8003a5c:	01e401e4 	.word	0x01e401e4
 8003a60:	01e401e4 	.word	0x01e401e4
 8003a64:	01e401e4 	.word	0x01e401e4
 8003a68:	01e401e4 	.word	0x01e401e4
 8003a6c:	01e401e4 	.word	0x01e401e4
 8003a70:	01e401e4 	.word	0x01e401e4
 8003a74:	01e401e4 	.word	0x01e401e4
 8003a78:	01e401e4 	.word	0x01e401e4
 8003a7c:	01e401e4 	.word	0x01e401e4
 8003a80:	01e401e4 	.word	0x01e401e4
 8003a84:	01e401e4 	.word	0x01e401e4
 8003a88:	01e401e4 	.word	0x01e401e4
 8003a8c:	01e401e4 	.word	0x01e401e4
 8003a90:	01e401e4 	.word	0x01e401e4
 8003a94:	01e40181 	.word	0x01e40181
 8003a98:	01e401e4 	.word	0x01e401e4
 8003a9c:	01e401e4 	.word	0x01e401e4
 8003aa0:	01e401e4 	.word	0x01e401e4
 8003aa4:	01e401e4 	.word	0x01e401e4
 8003aa8:	015e01e4 	.word	0x015e01e4
 8003aac:	01e40167 	.word	0x01e40167
 8003ab0:	01e401e4 	.word	0x01e401e4
 8003ab4:	016701e4 	.word	0x016701e4
 8003ab8:	01e401e4 	.word	0x01e401e4
 8003abc:	01e401e4 	.word	0x01e401e4
 8003ac0:	018101be 	.word	0x018101be
 8003ac4:	01e401a2 	.word	0x01e401a2
 8003ac8:	014d01e4 	.word	0x014d01e4
 8003acc:	018101e4 	.word	0x018101e4
 8003ad0:	01e401e4 	.word	0x01e401e4
 8003ad4:	0181      	.short	0x0181
				conv->flag_dash = true;
 8003ad6:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8003ada:	f043 0304 	orr.w	r3, r3, #4
 8003ade:	f88d 3018 	strb.w	r3, [sp, #24]
				width = -width;
 8003ae2:	427f      	negs	r7, r7
 8003ae4:	e76f      	b.n	80039c6 <cbvprintf+0x62>
		} else if (conv->width_present) {
 8003ae6:	f99d 3018 	ldrsb.w	r3, [sp, #24]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	db02      	blt.n	8003af4 <cbvprintf+0x190>
		int width = -1;
 8003aee:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003af2:	e768      	b.n	80039c6 <cbvprintf+0x62>
			width = conv->width_value;
 8003af4:	9f07      	ldr	r7, [sp, #28]
 8003af6:	e766      	b.n	80039c6 <cbvprintf+0x62>
				conv->prec_present = false;
 8003af8:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8003afc:	f36f 0341 	bfc	r3, #1, #1
 8003b00:	f88d 3019 	strb.w	r3, [sp, #25]
		int precision = -1;
 8003b04:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8003b08:	e76c      	b.n	80039e4 <cbvprintf+0x80>
		} else if (conv->prec_present) {
 8003b0a:	f013 0f02 	tst.w	r3, #2
 8003b0e:	d002      	beq.n	8003b16 <cbvprintf+0x1b2>
			precision = conv->prec_value;
 8003b10:	f8dd a020 	ldr.w	sl, [sp, #32]
 8003b14:	e766      	b.n	80039e4 <cbvprintf+0x80>
		int precision = -1;
 8003b16:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8003b1a:	e763      	b.n	80039e4 <cbvprintf+0x80>
			switch (length_mod) {
 8003b1c:	1ecb      	subs	r3, r1, #3
 8003b1e:	2b04      	cmp	r3, #4
 8003b20:	d804      	bhi.n	8003b2c <cbvprintf+0x1c8>
 8003b22:	e8df f003 	tbb	[pc, r3]
 8003b26:	1d0b      	.short	0x1d0b
 8003b28:	3529      	.short	0x3529
 8003b2a:	35          	.byte	0x35
 8003b2b:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
 8003b2c:	9b03      	ldr	r3, [sp, #12]
 8003b2e:	1d1a      	adds	r2, r3, #4
 8003b30:	9203      	str	r2, [sp, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	17da      	asrs	r2, r3, #31
 8003b36:	9304      	str	r3, [sp, #16]
 8003b38:	9205      	str	r2, [sp, #20]
				break;
 8003b3a:	e006      	b.n	8003b4a <cbvprintf+0x1e6>
					value->sint = va_arg(ap, long);
 8003b3c:	9b03      	ldr	r3, [sp, #12]
 8003b3e:	1d1a      	adds	r2, r3, #4
 8003b40:	9203      	str	r2, [sp, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	17da      	asrs	r2, r3, #31
 8003b46:	9304      	str	r3, [sp, #16]
 8003b48:	9205      	str	r2, [sp, #20]
			if (length_mod == LENGTH_HH) {
 8003b4a:	2901      	cmp	r1, #1
 8003b4c:	d028      	beq.n	8003ba0 <cbvprintf+0x23c>
			} else if (length_mod == LENGTH_H) {
 8003b4e:	2902      	cmp	r1, #2
 8003b50:	f47f af5f 	bne.w	8003a12 <cbvprintf+0xae>
				value->sint = (short)value->sint;
 8003b54:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
 8003b58:	17da      	asrs	r2, r3, #31
 8003b5a:	9304      	str	r3, [sp, #16]
 8003b5c:	9205      	str	r2, [sp, #20]
 8003b5e:	e758      	b.n	8003a12 <cbvprintf+0xae>
					(sint_value_type)va_arg(ap, long long);
 8003b60:	9b03      	ldr	r3, [sp, #12]
 8003b62:	3307      	adds	r3, #7
 8003b64:	f023 0307 	bic.w	r3, r3, #7
 8003b68:	f103 0208 	add.w	r2, r3, #8
 8003b6c:	9203      	str	r2, [sp, #12]
 8003b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
 8003b72:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
 8003b76:	e7e8      	b.n	8003b4a <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, intmax_t);
 8003b78:	9b03      	ldr	r3, [sp, #12]
 8003b7a:	3307      	adds	r3, #7
 8003b7c:	f023 0307 	bic.w	r3, r3, #7
 8003b80:	f103 0208 	add.w	r2, r3, #8
 8003b84:	9203      	str	r2, [sp, #12]
 8003b86:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
 8003b8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
 8003b8e:	e7dc      	b.n	8003b4a <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, ptrdiff_t);
 8003b90:	9b03      	ldr	r3, [sp, #12]
 8003b92:	1d1a      	adds	r2, r3, #4
 8003b94:	9203      	str	r2, [sp, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	17da      	asrs	r2, r3, #31
				value->sint =
 8003b9a:	9304      	str	r3, [sp, #16]
 8003b9c:	9205      	str	r2, [sp, #20]
				break;
 8003b9e:	e7d4      	b.n	8003b4a <cbvprintf+0x1e6>
				value->sint = (char)value->sint;
 8003ba0:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8003ba4:	9304      	str	r3, [sp, #16]
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	9305      	str	r3, [sp, #20]
 8003baa:	e732      	b.n	8003a12 <cbvprintf+0xae>
			switch (length_mod) {
 8003bac:	1ecb      	subs	r3, r1, #3
 8003bae:	2b04      	cmp	r3, #4
 8003bb0:	d804      	bhi.n	8003bbc <cbvprintf+0x258>
 8003bb2:	e8df f003 	tbb	[pc, r3]
 8003bb6:	1f0b      	.short	0x1f0b
 8003bb8:	4135      	.short	0x4135
 8003bba:	41          	.byte	0x41
 8003bbb:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
 8003bbc:	9b03      	ldr	r3, [sp, #12]
 8003bbe:	1d1a      	adds	r2, r3, #4
 8003bc0:	9203      	str	r2, [sp, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	9304      	str	r3, [sp, #16]
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	9305      	str	r3, [sp, #20]
				break;
 8003bca:	e01e      	b.n	8003c0a <cbvprintf+0x2a6>
				    && (conv->specifier == 'c')) {
 8003bcc:	f89d 301b 	ldrb.w	r3, [sp, #27]
				if ((!WCHAR_IS_SIGNED)
 8003bd0:	2b63      	cmp	r3, #99	; 0x63
 8003bd2:	d007      	beq.n	8003be4 <cbvprintf+0x280>
					value->uint = va_arg(ap, unsigned long);
 8003bd4:	9b03      	ldr	r3, [sp, #12]
 8003bd6:	1d1a      	adds	r2, r3, #4
 8003bd8:	9203      	str	r2, [sp, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	9304      	str	r3, [sp, #16]
 8003bde:	2300      	movs	r3, #0
 8003be0:	9305      	str	r3, [sp, #20]
 8003be2:	e012      	b.n	8003c0a <cbvprintf+0x2a6>
					value->uint = (wchar_t)va_arg(ap,
 8003be4:	9b03      	ldr	r3, [sp, #12]
 8003be6:	1d1a      	adds	r2, r3, #4
 8003be8:	9203      	str	r2, [sp, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	9304      	str	r3, [sp, #16]
 8003bee:	2300      	movs	r3, #0
 8003bf0:	9305      	str	r3, [sp, #20]
 8003bf2:	e00a      	b.n	8003c0a <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap,
 8003bf4:	9b03      	ldr	r3, [sp, #12]
 8003bf6:	3307      	adds	r3, #7
 8003bf8:	f023 0307 	bic.w	r3, r3, #7
 8003bfc:	f103 0208 	add.w	r2, r3, #8
 8003c00:	9203      	str	r2, [sp, #12]
 8003c02:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
 8003c06:	e9cd 2304 	strd	r2, r3, [sp, #16]
			if (length_mod == LENGTH_HH) {
 8003c0a:	2901      	cmp	r1, #1
 8003c0c:	d01c      	beq.n	8003c48 <cbvprintf+0x2e4>
			} else if (length_mod == LENGTH_H) {
 8003c0e:	2902      	cmp	r1, #2
 8003c10:	f47f aeff 	bne.w	8003a12 <cbvprintf+0xae>
				value->uint = (unsigned short)value->uint;
 8003c14:	f8bd 3010 	ldrh.w	r3, [sp, #16]
 8003c18:	9304      	str	r3, [sp, #16]
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	9305      	str	r3, [sp, #20]
 8003c1e:	e6f8      	b.n	8003a12 <cbvprintf+0xae>
					(uint_value_type)va_arg(ap,
 8003c20:	9b03      	ldr	r3, [sp, #12]
 8003c22:	3307      	adds	r3, #7
 8003c24:	f023 0307 	bic.w	r3, r3, #7
 8003c28:	f103 0208 	add.w	r2, r3, #8
 8003c2c:	9203      	str	r2, [sp, #12]
 8003c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
 8003c32:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
 8003c36:	e7e8      	b.n	8003c0a <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap, size_t);
 8003c38:	9b03      	ldr	r3, [sp, #12]
 8003c3a:	1d1a      	adds	r2, r3, #4
 8003c3c:	9203      	str	r2, [sp, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
				value->uint =
 8003c40:	9304      	str	r3, [sp, #16]
 8003c42:	2300      	movs	r3, #0
 8003c44:	9305      	str	r3, [sp, #20]
				break;
 8003c46:	e7e0      	b.n	8003c0a <cbvprintf+0x2a6>
				value->uint = (unsigned char)value->uint;
 8003c48:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8003c4c:	9304      	str	r3, [sp, #16]
 8003c4e:	2300      	movs	r3, #0
 8003c50:	9305      	str	r3, [sp, #20]
 8003c52:	e6de      	b.n	8003a12 <cbvprintf+0xae>
			if (length_mod == LENGTH_UPPER_L) {
 8003c54:	2908      	cmp	r1, #8
 8003c56:	d00b      	beq.n	8003c70 <cbvprintf+0x30c>
				value->dbl = va_arg(ap, double);
 8003c58:	9b03      	ldr	r3, [sp, #12]
 8003c5a:	3307      	adds	r3, #7
 8003c5c:	f023 0307 	bic.w	r3, r3, #7
 8003c60:	f103 0208 	add.w	r2, r3, #8
 8003c64:	9203      	str	r2, [sp, #12]
 8003c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003c6e:	e6d0      	b.n	8003a12 <cbvprintf+0xae>
				value->ldbl = va_arg(ap, long double);
 8003c70:	9b03      	ldr	r3, [sp, #12]
 8003c72:	3307      	adds	r3, #7
 8003c74:	f023 0307 	bic.w	r3, r3, #7
 8003c78:	f103 0208 	add.w	r2, r3, #8
 8003c7c:	9203      	str	r2, [sp, #12]
 8003c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003c86:	e6c4      	b.n	8003a12 <cbvprintf+0xae>
			value->ptr = va_arg(ap, void *);
 8003c88:	9b03      	ldr	r3, [sp, #12]
 8003c8a:	1d1a      	adds	r2, r3, #4
 8003c8c:	9203      	str	r2, [sp, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	9304      	str	r3, [sp, #16]
 8003c92:	e6be      	b.n	8003a12 <cbvprintf+0xae>
			OUTS(sp, fp);
 8003c94:	9f02      	ldr	r7, [sp, #8]
 8003c96:	463b      	mov	r3, r7
 8003c98:	464a      	mov	r2, r9
 8003c9a:	4629      	mov	r1, r5
 8003c9c:	4630      	mov	r0, r6
 8003c9e:	f009 fe8d 	bl	800d9bc <outs>
 8003ca2:	2800      	cmp	r0, #0
 8003ca4:	f2c0 8141 	blt.w	8003f2a <cbvprintf+0x5c6>
 8003ca8:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
 8003caa:	46b9      	mov	r9, r7
			continue;
 8003cac:	e662      	b.n	8003974 <cbvprintf+0x10>
		case '%':
			OUTC('%');
 8003cae:	4629      	mov	r1, r5
 8003cb0:	2025      	movs	r0, #37	; 0x25
 8003cb2:	47b0      	blx	r6
 8003cb4:	2800      	cmp	r0, #0
 8003cb6:	f2c0 8138 	blt.w	8003f2a <cbvprintf+0x5c6>
 8003cba:	3401      	adds	r4, #1
		char sign = 0;
 8003cbc:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
 8003cbe:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
 8003cc2:	f04f 0900 	mov.w	r9, #0
			break;
 8003cc6:	e09b      	b.n	8003e00 <cbvprintf+0x49c>
		case 's': {
			bps = (const char *)value->ptr;
 8003cc8:	f8dd 9010 	ldr.w	r9, [sp, #16]

			size_t len;

			if (precision >= 0) {
 8003ccc:	f1ba 0f00 	cmp.w	sl, #0
 8003cd0:	db07      	blt.n	8003ce2 <cbvprintf+0x37e>
				len = strnlen(bps, precision);
 8003cd2:	4651      	mov	r1, sl
 8003cd4:	4648      	mov	r0, r9
 8003cd6:	f00c f89b 	bl	800fe10 <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
 8003cda:	eb09 0a00 	add.w	sl, r9, r0
		char sign = 0;
 8003cde:	46d8      	mov	r8, fp
			precision = -1;

			break;
 8003ce0:	e08e      	b.n	8003e00 <cbvprintf+0x49c>
				len = strlen(bps);
 8003ce2:	4648      	mov	r0, r9
 8003ce4:	f7fd f8b7 	bl	8000e56 <strlen>
 8003ce8:	e7f7      	b.n	8003cda <cbvprintf+0x376>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
 8003cea:	9b04      	ldr	r3, [sp, #16]
 8003cec:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
		char sign = 0;
 8003cf0:	46d8      	mov	r8, fp
			bpe = buf + 1;
 8003cf2:	f10d 0a29 	add.w	sl, sp, #41	; 0x29
			bps = buf;
 8003cf6:	f10d 0928 	add.w	r9, sp, #40	; 0x28
			break;
 8003cfa:	e081      	b.n	8003e00 <cbvprintf+0x49c>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
 8003cfc:	f018 0f08 	tst.w	r8, #8
 8003d00:	d105      	bne.n	8003d0e <cbvprintf+0x3aa>
				sign = '+';
			} else if (conv->flag_space) {
 8003d02:	f018 0810 	ands.w	r8, r8, #16
 8003d06:	d004      	beq.n	8003d12 <cbvprintf+0x3ae>
				sign = ' ';
 8003d08:	f04f 0820 	mov.w	r8, #32
 8003d0c:	e001      	b.n	8003d12 <cbvprintf+0x3ae>
				sign = '+';
 8003d0e:	f04f 082b 	mov.w	r8, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
 8003d12:	9a04      	ldr	r2, [sp, #16]
 8003d14:	9b05      	ldr	r3, [sp, #20]
			if (sint < 0) {
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	db02      	blt.n	8003d20 <cbvprintf+0x3bc>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
 8003d1a:	9204      	str	r2, [sp, #16]
 8003d1c:	9305      	str	r3, [sp, #20]
 8003d1e:	e008      	b.n	8003d32 <cbvprintf+0x3ce>
				value->uint = (uint_value_type)-sint;
 8003d20:	4252      	negs	r2, r2
 8003d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8003d26:	9204      	str	r2, [sp, #16]
 8003d28:	9305      	str	r3, [sp, #20]
				sign = '-';
 8003d2a:	f04f 082d 	mov.w	r8, #45	; 0x2d
 8003d2e:	e000      	b.n	8003d32 <cbvprintf+0x3ce>
		switch (conv->specifier) {
 8003d30:	46d8      	mov	r8, fp
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
 8003d32:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 8003d36:	9300      	str	r3, [sp, #0]
 8003d38:	ab0a      	add	r3, sp, #40	; 0x28
 8003d3a:	aa06      	add	r2, sp, #24
 8003d3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003d40:	f7ff fda0 	bl	8003884 <encode_uint>
 8003d44:	4681      	mov	r9, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
 8003d46:	f1ba 0f00 	cmp.w	sl, #0
 8003d4a:	f2c0 8088 	blt.w	8003e5e <cbvprintf+0x4fa>
				size_t len = bpe - bps;
 8003d4e:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 8003d52:	eba3 0309 	sub.w	r3, r3, r9

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
 8003d56:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8003d5a:	f36f 1286 	bfc	r2, #6, #1
 8003d5e:	f88d 2018 	strb.w	r2, [sp, #24]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
 8003d62:	459a      	cmp	sl, r3
 8003d64:	d97e      	bls.n	8003e64 <cbvprintf+0x500>
					conv->pad0_value = precision - (int)len;
 8003d66:	ebaa 0303 	sub.w	r3, sl, r3
 8003d6a:	9307      	str	r3, [sp, #28]
		const char *bpe = buf + sizeof(buf);
 8003d6c:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
 8003d70:	e046      	b.n	8003e00 <cbvprintf+0x49c>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
 8003d72:	9804      	ldr	r0, [sp, #16]
 8003d74:	b928      	cbnz	r0, 8003d82 <cbvprintf+0x41e>
		char sign = 0;
 8003d76:	46d8      	mov	r8, fp

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
 8003d78:	f8df a1b4 	ldr.w	sl, [pc, #436]	; 8003f30 <cbvprintf+0x5cc>
			bps = "(nil)";
 8003d7c:	f1aa 0905 	sub.w	r9, sl, #5
 8003d80:	e03e      	b.n	8003e00 <cbvprintf+0x49c>
				bps = encode_uint((uintptr_t)value->ptr, conv,
 8003d82:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 8003d86:	9300      	str	r3, [sp, #0]
 8003d88:	ab0a      	add	r3, sp, #40	; 0x28
 8003d8a:	aa06      	add	r2, sp, #24
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	f7ff fd79 	bl	8003884 <encode_uint>
 8003d92:	4681      	mov	r9, r0
				conv->altform_0c = true;
 8003d94:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8003d98:	f043 0310 	orr.w	r3, r3, #16
 8003d9c:	f88d 301a 	strb.w	r3, [sp, #26]
				conv->specifier = 'x';
 8003da0:	2378      	movs	r3, #120	; 0x78
 8003da2:	f88d 301b 	strb.w	r3, [sp, #27]
		char sign = 0;
 8003da6:	46d8      	mov	r8, fp
				goto prec_int_pad0;
 8003da8:	e7cd      	b.n	8003d46 <cbvprintf+0x3e2>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
 8003daa:	9a04      	ldr	r2, [sp, #16]
	switch ((enum length_mod_enum)conv->length_mod) {
 8003dac:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8003db0:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8003db4:	2b07      	cmp	r3, #7
 8003db6:	d806      	bhi.n	8003dc6 <cbvprintf+0x462>
 8003db8:	e8df f003 	tbb	[pc, r3]
 8003dbc:	0f0d0b04 	.word	0x0f0d0b04
 8003dc0:	1b191511 	.word	0x1b191511
		*(int *)dp = count;
 8003dc4:	6014      	str	r4, [r2, #0]
		char sign = 0;
 8003dc6:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
 8003dc8:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
 8003dcc:	f04f 0900 	mov.w	r9, #0
}
 8003dd0:	e016      	b.n	8003e00 <cbvprintf+0x49c>
		*(signed char *)dp = (signed char)count;
 8003dd2:	7014      	strb	r4, [r2, #0]
		break;
 8003dd4:	e7f7      	b.n	8003dc6 <cbvprintf+0x462>
		*(short *)dp = (short)count;
 8003dd6:	8014      	strh	r4, [r2, #0]
		break;
 8003dd8:	e7f5      	b.n	8003dc6 <cbvprintf+0x462>
		*(long *)dp = (long)count;
 8003dda:	6014      	str	r4, [r2, #0]
		break;
 8003ddc:	e7f3      	b.n	8003dc6 <cbvprintf+0x462>
		*(long long *)dp = (long long)count;
 8003dde:	17e3      	asrs	r3, r4, #31
 8003de0:	6014      	str	r4, [r2, #0]
 8003de2:	6053      	str	r3, [r2, #4]
		break;
 8003de4:	e7ef      	b.n	8003dc6 <cbvprintf+0x462>
		*(intmax_t *)dp = (intmax_t)count;
 8003de6:	17e3      	asrs	r3, r4, #31
 8003de8:	6014      	str	r4, [r2, #0]
 8003dea:	6053      	str	r3, [r2, #4]
		break;
 8003dec:	e7eb      	b.n	8003dc6 <cbvprintf+0x462>
		*(size_t *)dp = (size_t)count;
 8003dee:	6014      	str	r4, [r2, #0]
		break;
 8003df0:	e7e9      	b.n	8003dc6 <cbvprintf+0x462>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
 8003df2:	6014      	str	r4, [r2, #0]
		break;
 8003df4:	e7e7      	b.n	8003dc6 <cbvprintf+0x462>
		switch (conv->specifier) {
 8003df6:	46d8      	mov	r8, fp
 8003df8:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
 8003dfc:	f04f 0900 	mov.w	r9, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
 8003e00:	f1b9 0f00 	cmp.w	r9, #0
 8003e04:	f000 808d 	beq.w	8003f22 <cbvprintf+0x5be>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
 8003e08:	ebaa 0209 	sub.w	r2, sl, r9
		int pad_len = 0;

		if (sign != 0) {
 8003e0c:	f1b8 0f00 	cmp.w	r8, #0
 8003e10:	d000      	beq.n	8003e14 <cbvprintf+0x4b0>
			nj_len += 1U;
 8003e12:	3201      	adds	r2, #1
		}

		if (conv->altform_0c) {
 8003e14:	f89d 101a 	ldrb.w	r1, [sp, #26]
 8003e18:	f011 0f10 	tst.w	r1, #16
 8003e1c:	d025      	beq.n	8003e6a <cbvprintf+0x506>
			nj_len += 2U;
 8003e1e:	3202      	adds	r2, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
 8003e20:	9b07      	ldr	r3, [sp, #28]
 8003e22:	4413      	add	r3, r2
		if (conv->pad_fp) {
 8003e24:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003e28:	d001      	beq.n	8003e2e <cbvprintf+0x4ca>
			nj_len += conv->pad0_pre_exp;
 8003e2a:	9a08      	ldr	r2, [sp, #32]
 8003e2c:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
 8003e2e:	2f00      	cmp	r7, #0
 8003e30:	dd31      	ble.n	8003e96 <cbvprintf+0x532>
			width -= (int)nj_len;
 8003e32:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
 8003e34:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8003e38:	f013 0f04 	tst.w	r3, #4
 8003e3c:	d12b      	bne.n	8003e96 <cbvprintf+0x532>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
 8003e3e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003e42:	d017      	beq.n	8003e74 <cbvprintf+0x510>
					if (sign != 0) {
 8003e44:	f1b8 0f00 	cmp.w	r8, #0
 8003e48:	d017      	beq.n	8003e7a <cbvprintf+0x516>
						OUTC(sign);
 8003e4a:	4629      	mov	r1, r5
 8003e4c:	4640      	mov	r0, r8
 8003e4e:	47b0      	blx	r6
 8003e50:	2800      	cmp	r0, #0
 8003e52:	db6a      	blt.n	8003f2a <cbvprintf+0x5c6>
 8003e54:	3401      	adds	r4, #1
						sign = 0;
 8003e56:	46d8      	mov	r8, fp
					}
					pad = '0';
 8003e58:	f04f 0b30 	mov.w	fp, #48	; 0x30
 8003e5c:	e00f      	b.n	8003e7e <cbvprintf+0x51a>
		const char *bpe = buf + sizeof(buf);
 8003e5e:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
 8003e62:	e7cd      	b.n	8003e00 <cbvprintf+0x49c>
 8003e64:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
 8003e68:	e7ca      	b.n	8003e00 <cbvprintf+0x49c>
		} else if (conv->altform_0) {
 8003e6a:	f011 0f08 	tst.w	r1, #8
 8003e6e:	d0d7      	beq.n	8003e20 <cbvprintf+0x4bc>
			nj_len += 1U;
 8003e70:	3201      	adds	r2, #1
 8003e72:	e7d5      	b.n	8003e20 <cbvprintf+0x4bc>
				char pad = ' ';
 8003e74:	f04f 0b20 	mov.w	fp, #32
 8003e78:	e001      	b.n	8003e7e <cbvprintf+0x51a>
					pad = '0';
 8003e7a:	f04f 0b30 	mov.w	fp, #48	; 0x30
 8003e7e:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
 8003e80:	1e5f      	subs	r7, r3, #1
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	dd07      	ble.n	8003e96 <cbvprintf+0x532>
					OUTC(pad);
 8003e86:	4629      	mov	r1, r5
 8003e88:	4658      	mov	r0, fp
 8003e8a:	47b0      	blx	r6
 8003e8c:	2800      	cmp	r0, #0
 8003e8e:	db4c      	blt.n	8003f2a <cbvprintf+0x5c6>
 8003e90:	3401      	adds	r4, #1
				while (width-- > 0) {
 8003e92:	463b      	mov	r3, r7
 8003e94:	e7f4      	b.n	8003e80 <cbvprintf+0x51c>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
 8003e96:	f1b8 0f00 	cmp.w	r8, #0
 8003e9a:	d005      	beq.n	8003ea8 <cbvprintf+0x544>
			OUTC(sign);
 8003e9c:	4629      	mov	r1, r5
 8003e9e:	4640      	mov	r0, r8
 8003ea0:	47b0      	blx	r6
 8003ea2:	2800      	cmp	r0, #0
 8003ea4:	db41      	blt.n	8003f2a <cbvprintf+0x5c6>
 8003ea6:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
 8003ea8:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8003eac:	f3c3 1200 	ubfx	r2, r3, #4, #1
 8003eb0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	d005      	beq.n	8003ec4 <cbvprintf+0x560>
				OUTC('0');
 8003eb8:	4629      	mov	r1, r5
 8003eba:	2030      	movs	r0, #48	; 0x30
 8003ebc:	47b0      	blx	r6
 8003ebe:	2800      	cmp	r0, #0
 8003ec0:	db33      	blt.n	8003f2a <cbvprintf+0x5c6>
 8003ec2:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
 8003ec4:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8003ec8:	f013 0f10 	tst.w	r3, #16
 8003ecc:	d006      	beq.n	8003edc <cbvprintf+0x578>
				OUTC(conv->specifier);
 8003ece:	4629      	mov	r1, r5
 8003ed0:	f89d 001b 	ldrb.w	r0, [sp, #27]
 8003ed4:	47b0      	blx	r6
 8003ed6:	2800      	cmp	r0, #0
 8003ed8:	db27      	blt.n	8003f2a <cbvprintf+0x5c6>
 8003eda:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
 8003edc:	9b07      	ldr	r3, [sp, #28]
			while (pad_len-- > 0) {
 8003ede:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	dd07      	ble.n	8003ef6 <cbvprintf+0x592>
				OUTC('0');
 8003ee6:	4629      	mov	r1, r5
 8003ee8:	2030      	movs	r0, #48	; 0x30
 8003eea:	47b0      	blx	r6
 8003eec:	2800      	cmp	r0, #0
 8003eee:	db1c      	blt.n	8003f2a <cbvprintf+0x5c6>
 8003ef0:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
 8003ef2:	4643      	mov	r3, r8
 8003ef4:	e7f3      	b.n	8003ede <cbvprintf+0x57a>
			}

			OUTS(bps, bpe);
 8003ef6:	4653      	mov	r3, sl
 8003ef8:	464a      	mov	r2, r9
 8003efa:	4629      	mov	r1, r5
 8003efc:	4630      	mov	r0, r6
 8003efe:	f009 fd5d 	bl	800d9bc <outs>
 8003f02:	2800      	cmp	r0, #0
 8003f04:	db11      	blt.n	8003f2a <cbvprintf+0x5c6>
 8003f06:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
 8003f08:	2f00      	cmp	r7, #0
 8003f0a:	dd07      	ble.n	8003f1c <cbvprintf+0x5b8>
			OUTC(' ');
 8003f0c:	4629      	mov	r1, r5
 8003f0e:	2020      	movs	r0, #32
 8003f10:	47b0      	blx	r6
 8003f12:	2800      	cmp	r0, #0
 8003f14:	db09      	blt.n	8003f2a <cbvprintf+0x5c6>
 8003f16:	3401      	adds	r4, #1
			--width;
 8003f18:	3f01      	subs	r7, #1
 8003f1a:	e7f5      	b.n	8003f08 <cbvprintf+0x5a4>
		fp = extract_conversion(conv, sp);
 8003f1c:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8003f20:	e528      	b.n	8003974 <cbvprintf+0x10>
 8003f22:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8003f26:	e525      	b.n	8003974 <cbvprintf+0x10>
		}
	}

	return count;
 8003f28:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
 8003f2a:	b011      	add	sp, #68	; 0x44
 8003f2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f30:	08010bf9 	.word	0x08010bf9

08003f34 <stm32l4_init>:
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
 8003f34:	f04f 0210 	mov.w	r2, #16
 8003f38:	f3ef 8311 	mrs	r3, BASEPRI
 8003f3c:	f382 8812 	msr	BASEPRI_MAX, r2
 8003f40:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
 8003f44:	f383 8811 	msr	BASEPRI, r3
 8003f48:	f3bf 8f6f 	isb	sy

	irq_unlock(key);

	/* Update CMSIS SystemCoreClock variable (HCLK) */
	/* At reset, system core clock is set to 4 MHz from MSI */
	SystemCoreClock = 4000000;
 8003f4c:	4b02      	ldr	r3, [pc, #8]	; (8003f58 <stm32l4_init+0x24>)
 8003f4e:	4a03      	ldr	r2, [pc, #12]	; (8003f5c <stm32l4_init+0x28>)
 8003f50:	601a      	str	r2, [r3, #0]

	return 0;
}
 8003f52:	2000      	movs	r0, #0
 8003f54:	4770      	bx	lr
 8003f56:	bf00      	nop
 8003f58:	200000c0 	.word	0x200000c0
 8003f5c:	003d0900 	.word	0x003d0900

08003f60 <thread_set>:
		}
	}
}

static void thread_set(k_tid_t process_tid)
{
 8003f60:	b508      	push	{r3, lr}
	proc_tid = process_tid;
 8003f62:	4b06      	ldr	r3, [pc, #24]	; (8003f7c <thread_set+0x1c>)
 8003f64:	6018      	str	r0, [r3, #0]

	if (IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE)) {
		return;
	}

	if (CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD &&
 8003f66:	b118      	cbz	r0, 8003f70 <thread_set+0x10>
	    process_tid &&
	    buffered_cnt >= CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD) {
 8003f68:	4b05      	ldr	r3, [pc, #20]	; (8003f80 <thread_set+0x20>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
	    process_tid &&
 8003f6c:	2b09      	cmp	r3, #9
 8003f6e:	dc00      	bgt.n	8003f72 <thread_set+0x12>
		k_sem_give(&log_process_thread_sem);
	}
}
 8003f70:	bd08      	pop	{r3, pc}
	z_impl_k_sem_give(sem);
 8003f72:	4804      	ldr	r0, [pc, #16]	; (8003f84 <thread_set+0x24>)
 8003f74:	f006 fd0e 	bl	800a994 <z_impl_k_sem_give>
}
 8003f78:	e7fa      	b.n	8003f70 <thread_set+0x10>
 8003f7a:	bf00      	nop
 8003f7c:	20000e78 	.word	0x20000e78
 8003f80:	20000e2c 	.word	0x20000e2c
 8003f84:	200004e8 	.word	0x200004e8

08003f88 <log_process_thread_timer_expiry_fn>:

	return 0;
}

static void log_process_thread_timer_expiry_fn(struct k_timer *timer)
{
 8003f88:	b508      	push	{r3, lr}
	z_impl_k_sem_give(sem);
 8003f8a:	4802      	ldr	r0, [pc, #8]	; (8003f94 <log_process_thread_timer_expiry_fn+0xc>)
 8003f8c:	f006 fd02 	bl	800a994 <z_impl_k_sem_give>
	k_sem_give(&log_process_thread_sem);
}
 8003f90:	bd08      	pop	{r3, pc}
 8003f92:	bf00      	nop
 8003f94:	200004e8 	.word	0x200004e8

08003f98 <enable_logger>:

K_KERNEL_STACK_DEFINE(logging_stack, CONFIG_LOG_PROCESS_THREAD_STACK_SIZE);
struct k_thread logging_thread;

static int enable_logger(const struct device *arg)
{
 8003f98:	b530      	push	{r4, r5, lr}
 8003f9a:	b089      	sub	sp, #36	; 0x24
	ARG_UNUSED(arg);

	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD)) {
		k_timer_init(&log_process_thread_timer,
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	490f      	ldr	r1, [pc, #60]	; (8003fdc <enable_logger+0x44>)
 8003fa0:	480f      	ldr	r0, [pc, #60]	; (8003fe0 <enable_logger+0x48>)
 8003fa2:	f00b fd65 	bl	800fa70 <k_timer_init>
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
 8003fa6:	4d0f      	ldr	r5, [pc, #60]	; (8003fe4 <enable_logger+0x4c>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	2300      	movs	r3, #0
 8003fac:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003fb0:	2400      	movs	r4, #0
 8003fb2:	9404      	str	r4, [sp, #16]
 8003fb4:	230e      	movs	r3, #14
 8003fb6:	9303      	str	r3, [sp, #12]
 8003fb8:	9402      	str	r4, [sp, #8]
 8003fba:	9401      	str	r4, [sp, #4]
 8003fbc:	9400      	str	r4, [sp, #0]
 8003fbe:	4b0a      	ldr	r3, [pc, #40]	; (8003fe8 <enable_logger+0x50>)
 8003fc0:	f44f 7240 	mov.w	r2, #768	; 0x300
 8003fc4:	4909      	ldr	r1, [pc, #36]	; (8003fec <enable_logger+0x54>)
 8003fc6:	4628      	mov	r0, r5
 8003fc8:	f00b fa42 	bl	800f450 <z_impl_k_thread_create>
	return z_impl_k_thread_name_set(thread, str);
 8003fcc:	4908      	ldr	r1, [pc, #32]	; (8003ff0 <enable_logger+0x58>)
 8003fce:	4628      	mov	r0, r5
 8003fd0:	f00b fa2a 	bl	800f428 <z_impl_k_thread_name_set>
	} else {
		log_init();
	}

	return 0;
}
 8003fd4:	4620      	mov	r0, r4
 8003fd6:	b009      	add	sp, #36	; 0x24
 8003fd8:	bd30      	pop	{r4, r5, pc}
 8003fda:	bf00      	nop
 8003fdc:	08003f89 	.word	0x08003f89
 8003fe0:	20000ab8 	.word	0x20000ab8
 8003fe4:	20000af0 	.word	0x20000af0
 8003fe8:	0800438d 	.word	0x0800438d
 8003fec:	20002040 	.word	0x20002040
 8003ff0:	08010c00 	.word	0x08010c00

08003ff4 <log_init>:
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
 8003ff4:	4b18      	ldr	r3, [pc, #96]	; (8004058 <log_init+0x64>)
 8003ff6:	f3bf 8f5b 	dmb	ish
 8003ffa:	e853 2f00 	ldrex	r2, [r3]
 8003ffe:	1c51      	adds	r1, r2, #1
 8004000:	e843 1000 	strex	r0, r1, [r3]
 8004004:	2800      	cmp	r0, #0
 8004006:	d1f8      	bne.n	8003ffa <log_init+0x6>
 8004008:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&initialized) != 0) {
 800400c:	bb1a      	cbnz	r2, 8004056 <log_init+0x62>
{
 800400e:	b570      	push	{r4, r5, r6, lr}
	for (i = 0; i < log_backend_count_get(); i++) {
 8004010:	2400      	movs	r4, #0
 8004012:	e009      	b.n	8004028 <log_init+0x34>
					   backend->cb->ctx,
 8004014:	4b11      	ldr	r3, [pc, #68]	; (800405c <log_init+0x68>)
 8004016:	eb03 1306 	add.w	r3, r3, r6, lsl #4
 800401a:	685b      	ldr	r3, [r3, #4]
			log_backend_enable(backend,
 800401c:	2204      	movs	r2, #4
 800401e:	6819      	ldr	r1, [r3, #0]
 8004020:	4628      	mov	r0, r5
 8004022:	f000 f9d9 	bl	80043d8 <log_backend_enable>
	for (i = 0; i < log_backend_count_get(); i++) {
 8004026:	3401      	adds	r4, #1
 8004028:	4b0d      	ldr	r3, [pc, #52]	; (8004060 <log_init+0x6c>)
 800402a:	4a0c      	ldr	r2, [pc, #48]	; (800405c <log_init+0x68>)
 800402c:	1a9b      	subs	r3, r3, r2
 800402e:	ebb4 1f23 	cmp.w	r4, r3, asr #4
 8004032:	da0f      	bge.n	8004054 <log_init+0x60>
		const struct log_backend *backend = log_backend_get(i);
 8004034:	4626      	mov	r6, r4
 *
 * @return    Pointer to the backend instance.
 */
static inline const struct log_backend *log_backend_get(uint32_t idx)
{
	return &__log_backends_start[idx];
 8004036:	4d09      	ldr	r5, [pc, #36]	; (800405c <log_init+0x68>)
 8004038:	eb05 1504 	add.w	r5, r5, r4, lsl #4
		if (backend->autostart) {
 800403c:	7b2b      	ldrb	r3, [r5, #12]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d0f1      	beq.n	8004026 <log_init+0x32>
			if (backend->api->init != NULL) {
 8004042:	0123      	lsls	r3, r4, #4
 8004044:	4a05      	ldr	r2, [pc, #20]	; (800405c <log_init+0x68>)
 8004046:	58d3      	ldr	r3, [r2, r3]
 8004048:	699b      	ldr	r3, [r3, #24]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d0e2      	beq.n	8004014 <log_init+0x20>
				backend->api->init(backend);
 800404e:	4628      	mov	r0, r5
 8004050:	4798      	blx	r3
 8004052:	e7df      	b.n	8004014 <log_init+0x20>
}
 8004054:	bd70      	pop	{r4, r5, r6, pc}
 8004056:	4770      	bx	lr
 8004058:	20000e34 	.word	0x20000e34
 800405c:	0801075c 	.word	0x0801075c
 8004060:	0801076c 	.word	0x0801076c

08004064 <log_set_timestamp_func>:
	if (timestamp_getter == NULL) {
 8004064:	b138      	cbz	r0, 8004076 <log_set_timestamp_func+0x12>
{
 8004066:	b508      	push	{r3, lr}
	timestamp_func = timestamp_getter;
 8004068:	4a04      	ldr	r2, [pc, #16]	; (800407c <log_set_timestamp_func+0x18>)
 800406a:	6010      	str	r0, [r2, #0]
	log_output_timestamp_freq_set(freq);
 800406c:	4608      	mov	r0, r1
 800406e:	f000 fba3 	bl	80047b8 <log_output_timestamp_freq_set>
	return 0;
 8004072:	2000      	movs	r0, #0
}
 8004074:	bd08      	pop	{r3, pc}
		return -EINVAL;
 8004076:	f06f 0015 	mvn.w	r0, #21
}
 800407a:	4770      	bx	lr
 800407c:	20000008 	.word	0x20000008

08004080 <z_log_notify_backend_enabled>:
{
 8004080:	b508      	push	{r3, lr}
	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD) && !backend_attached) {
 8004082:	4b05      	ldr	r3, [pc, #20]	; (8004098 <z_log_notify_backend_enabled+0x18>)
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	b11b      	cbz	r3, 8004090 <z_log_notify_backend_enabled+0x10>
	backend_attached = true;
 8004088:	4b03      	ldr	r3, [pc, #12]	; (8004098 <z_log_notify_backend_enabled+0x18>)
 800408a:	2201      	movs	r2, #1
 800408c:	701a      	strb	r2, [r3, #0]
}
 800408e:	bd08      	pop	{r3, pc}
	z_impl_k_sem_give(sem);
 8004090:	4802      	ldr	r0, [pc, #8]	; (800409c <z_log_notify_backend_enabled+0x1c>)
 8004092:	f006 fc7f 	bl	800a994 <z_impl_k_sem_give>
}
 8004096:	e7f7      	b.n	8004088 <z_log_notify_backend_enabled+0x8>
 8004098:	200013c8 	.word	0x200013c8
 800409c:	200004e8 	.word	0x200004e8

080040a0 <z_log_dropped>:
 80040a0:	4b0d      	ldr	r3, [pc, #52]	; (80040d8 <z_log_dropped+0x38>)
 80040a2:	f3bf 8f5b 	dmb	ish
 80040a6:	e853 2f00 	ldrex	r2, [r3]
 80040aa:	3201      	adds	r2, #1
 80040ac:	e843 2100 	strex	r1, r2, [r3]
 80040b0:	2900      	cmp	r1, #0
 80040b2:	d1f8      	bne.n	80040a6 <z_log_dropped+0x6>
 80040b4:	f3bf 8f5b 	dmb	ish
	if (buffered) {
 80040b8:	b900      	cbnz	r0, 80040bc <z_log_dropped+0x1c>
}
 80040ba:	4770      	bx	lr
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
 80040bc:	4b07      	ldr	r3, [pc, #28]	; (80040dc <z_log_dropped+0x3c>)
 80040be:	f3bf 8f5b 	dmb	ish
 80040c2:	e853 2f00 	ldrex	r2, [r3]
 80040c6:	3a01      	subs	r2, #1
 80040c8:	e843 2100 	strex	r1, r2, [r3]
 80040cc:	2900      	cmp	r1, #0
 80040ce:	d1f8      	bne.n	80040c2 <z_log_dropped+0x22>
 80040d0:	f3bf 8f5b 	dmb	ish
 80040d4:	e7f1      	b.n	80040ba <z_log_dropped+0x1a>
 80040d6:	bf00      	nop
 80040d8:	20000e30 	.word	0x20000e30
 80040dc:	20000e2c 	.word	0x20000e2c

080040e0 <z_log_dropped_read_and_clear>:
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 80040e0:	4b06      	ldr	r3, [pc, #24]	; (80040fc <z_log_dropped_read_and_clear+0x1c>)
}
 80040e2:	2000      	movs	r0, #0
 80040e4:	4602      	mov	r2, r0
 80040e6:	f3bf 8f5b 	dmb	ish
 80040ea:	e853 0f00 	ldrex	r0, [r3]
 80040ee:	e843 2100 	strex	r1, r2, [r3]
 80040f2:	2900      	cmp	r1, #0
 80040f4:	d1f9      	bne.n	80040ea <z_log_dropped_read_and_clear+0xa>
 80040f6:	f3bf 8f5b 	dmb	ish
 80040fa:	4770      	bx	lr
 80040fc:	20000e30 	.word	0x20000e30

08004100 <dropped_notify>:
{
 8004100:	b538      	push	{r3, r4, r5, lr}
	uint32_t dropped = z_log_dropped_read_and_clear();
 8004102:	f7ff ffed 	bl	80040e0 <z_log_dropped_read_and_clear>
 8004106:	4605      	mov	r5, r0
	for (int i = 0; i < log_backend_count_get(); i++) {
 8004108:	2400      	movs	r4, #0
 800410a:	e000      	b.n	800410e <dropped_notify+0xe>
 800410c:	3401      	adds	r4, #1
 800410e:	4b0b      	ldr	r3, [pc, #44]	; (800413c <dropped_notify+0x3c>)
 8004110:	4a0b      	ldr	r2, [pc, #44]	; (8004140 <dropped_notify+0x40>)
 8004112:	1a9b      	subs	r3, r3, r2
 8004114:	ebb4 1f23 	cmp.w	r4, r3, asr #4
 8004118:	da0f      	bge.n	800413a <dropped_notify+0x3a>
 800411a:	4809      	ldr	r0, [pc, #36]	; (8004140 <dropped_notify+0x40>)
 800411c:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
 8004120:	6843      	ldr	r3, [r0, #4]
 8004122:	795b      	ldrb	r3, [r3, #5]
		if (log_backend_is_active(backend)) {
 8004124:	2b00      	cmp	r3, #0
 8004126:	d0f1      	beq.n	800410c <dropped_notify+0xc>
	if (backend->api->dropped != NULL) {
 8004128:	0123      	lsls	r3, r4, #4
 800412a:	4a05      	ldr	r2, [pc, #20]	; (8004140 <dropped_notify+0x40>)
 800412c:	58d3      	ldr	r3, [r2, r3]
 800412e:	691b      	ldr	r3, [r3, #16]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d0eb      	beq.n	800410c <dropped_notify+0xc>
		backend->api->dropped(backend, cnt);
 8004134:	4629      	mov	r1, r5
 8004136:	4798      	blx	r3
 8004138:	e7e8      	b.n	800410c <dropped_notify+0xc>
}
 800413a:	bd38      	pop	{r3, r4, r5, pc}
 800413c:	0801076c 	.word	0x0801076c
 8004140:	0801075c 	.word	0x0801075c

08004144 <z_log_dropped_pending>:
	return dropped_cnt > 0;
 8004144:	4b03      	ldr	r3, [pc, #12]	; (8004154 <z_log_dropped_pending+0x10>)
 8004146:	6818      	ldr	r0, [r3, #0]
}
 8004148:	2800      	cmp	r0, #0
 800414a:	bfd4      	ite	le
 800414c:	2000      	movle	r0, #0
 800414e:	2001      	movgt	r0, #1
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	20000e30 	.word	0x20000e30

08004158 <z_log_msg2_init>:
{
 8004158:	b508      	push	{r3, lr}
	mpsc_pbuf_init(&log_buffer, &mpsc_config);
 800415a:	4902      	ldr	r1, [pc, #8]	; (8004164 <z_log_msg2_init+0xc>)
 800415c:	4802      	ldr	r0, [pc, #8]	; (8004168 <z_log_msg2_init+0x10>)
 800415e:	f009 fcf9 	bl	800db54 <mpsc_pbuf_init>
}
 8004162:	bd08      	pop	{r3, pc}
 8004164:	08010c0c 	.word	0x08010c0c
 8004168:	20000e38 	.word	0x20000e38

0800416c <log_core_init>:
{
 800416c:	b508      	push	{r3, lr}
	panic_mode = false;
 800416e:	2300      	movs	r3, #0
 8004170:	4a05      	ldr	r2, [pc, #20]	; (8004188 <log_core_init+0x1c>)
 8004172:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
 8004174:	4a05      	ldr	r2, [pc, #20]	; (800418c <log_core_init+0x20>)
 8004176:	6013      	str	r3, [r2, #0]
	log_set_timestamp_func(_timestamp_func, freq);
 8004178:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800417c:	4804      	ldr	r0, [pc, #16]	; (8004190 <log_core_init+0x24>)
 800417e:	f7ff ff71 	bl	8004064 <log_set_timestamp_func>
		z_log_msg2_init();
 8004182:	f7ff ffe9 	bl	8004158 <z_log_msg2_init>
}
 8004186:	bd08      	pop	{r3, pc}
 8004188:	200013c9 	.word	0x200013c9
 800418c:	20000e30 	.word	0x20000e30
 8004190:	0800debd 	.word	0x0800debd

08004194 <z_log_msg2_alloc>:
{
 8004194:	b508      	push	{r3, lr}
 8004196:	4601      	mov	r1, r0
	return (struct log_msg2 *)mpsc_pbuf_alloc(&log_buffer, wlen,
 8004198:	2200      	movs	r2, #0
 800419a:	2300      	movs	r3, #0
 800419c:	4801      	ldr	r0, [pc, #4]	; (80041a4 <z_log_msg2_alloc+0x10>)
 800419e:	f009 fcfe 	bl	800db9e <mpsc_pbuf_alloc>
}
 80041a2:	bd08      	pop	{r3, pc}
 80041a4:	20000e38 	.word	0x20000e38

080041a8 <z_log_msg2_claim>:
{
 80041a8:	b508      	push	{r3, lr}
	return (union log_msg2_generic *)mpsc_pbuf_claim(&log_buffer);
 80041aa:	4802      	ldr	r0, [pc, #8]	; (80041b4 <z_log_msg2_claim+0xc>)
 80041ac:	f009 fdb4 	bl	800dd18 <mpsc_pbuf_claim>
}
 80041b0:	bd08      	pop	{r3, pc}
 80041b2:	bf00      	nop
 80041b4:	20000e38 	.word	0x20000e38

080041b8 <z_log_msg2_free>:
{
 80041b8:	b508      	push	{r3, lr}
 80041ba:	4601      	mov	r1, r0
	mpsc_pbuf_free(&log_buffer, (union mpsc_pbuf_generic *)msg);
 80041bc:	4801      	ldr	r0, [pc, #4]	; (80041c4 <z_log_msg2_free+0xc>)
 80041be:	f009 fe1c 	bl	800ddfa <mpsc_pbuf_free>
}
 80041c2:	bd08      	pop	{r3, pc}
 80041c4:	20000e38 	.word	0x20000e38

080041c8 <msg_process>:
{
 80041c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041ca:	4606      	mov	r6, r0
	if (!bypass) {
 80041cc:	b9e9      	cbnz	r1, 800420a <msg_process+0x42>
		for (int i = 0; i < log_backend_count_get(); i++) {
 80041ce:	2400      	movs	r4, #0
 80041d0:	e000      	b.n	80041d4 <msg_process+0xc>
 80041d2:	3401      	adds	r4, #1
 80041d4:	4b0f      	ldr	r3, [pc, #60]	; (8004214 <msg_process+0x4c>)
 80041d6:	4a10      	ldr	r2, [pc, #64]	; (8004218 <msg_process+0x50>)
 80041d8:	1a9b      	subs	r3, r3, r2
 80041da:	ebb4 1f23 	cmp.w	r4, r3, asr #4
 80041de:	da14      	bge.n	800420a <msg_process+0x42>
	return &__log_backends_start[idx];
 80041e0:	4d0d      	ldr	r5, [pc, #52]	; (8004218 <msg_process+0x50>)
 80041e2:	eb05 1504 	add.w	r5, r5, r4, lsl #4
	return backend->cb->active;
 80041e6:	686b      	ldr	r3, [r5, #4]
 80041e8:	795b      	ldrb	r3, [r3, #5]
			if (log_backend_is_active(backend) &&
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d0f1      	beq.n	80041d2 <msg_process+0xa>
			    msg_filter_check(backend, msg)) {
 80041ee:	4631      	mov	r1, r6
 80041f0:	4628      	mov	r0, r5
 80041f2:	f009 fe61 	bl	800deb8 <msg_filter_check>
			if (log_backend_is_active(backend) &&
 80041f6:	2800      	cmp	r0, #0
 80041f8:	d0eb      	beq.n	80041d2 <msg_process+0xa>
	backend->api->process(backend, msg);
 80041fa:	0127      	lsls	r7, r4, #4
 80041fc:	4b06      	ldr	r3, [pc, #24]	; (8004218 <msg_process+0x50>)
 80041fe:	59db      	ldr	r3, [r3, r7]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4631      	mov	r1, r6
 8004204:	4628      	mov	r0, r5
 8004206:	4798      	blx	r3
}
 8004208:	e7e3      	b.n	80041d2 <msg_process+0xa>
		z_log_msg2_free(msg.msg2);
 800420a:	4630      	mov	r0, r6
 800420c:	f7ff ffd4 	bl	80041b8 <z_log_msg2_free>
}
 8004210:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004212:	bf00      	nop
 8004214:	0801076c 	.word	0x0801076c
 8004218:	0801075c 	.word	0x0801075c

0800421c <z_log_msg2_pending>:
{
 800421c:	b508      	push	{r3, lr}
	return mpsc_pbuf_is_pending(&log_buffer);
 800421e:	4802      	ldr	r0, [pc, #8]	; (8004228 <z_log_msg2_pending+0xc>)
 8004220:	f009 fe28 	bl	800de74 <mpsc_pbuf_is_pending>
}
 8004224:	bd08      	pop	{r3, pc}
 8004226:	bf00      	nop
 8004228:	20000e38 	.word	0x20000e38

0800422c <z_impl_log_process>:
{
 800422c:	b510      	push	{r4, lr}
 800422e:	4604      	mov	r4, r0
	if (!backend_attached && !bypass) {
 8004230:	4b11      	ldr	r3, [pc, #68]	; (8004278 <z_impl_log_process+0x4c>)
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	b903      	cbnz	r3, 8004238 <z_impl_log_process+0xc>
 8004236:	b1d0      	cbz	r0, 800426e <z_impl_log_process+0x42>
	msg = get_msg();
 8004238:	f009 fe4d 	bl	800ded6 <get_msg>
	if (msg.msg) {
 800423c:	4603      	mov	r3, r0
 800423e:	b180      	cbz	r0, 8004262 <z_impl_log_process+0x36>
		if (!bypass) {
 8004240:	b95c      	cbnz	r4, 800425a <z_impl_log_process+0x2e>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
 8004242:	4a0e      	ldr	r2, [pc, #56]	; (800427c <z_impl_log_process+0x50>)
 8004244:	f3bf 8f5b 	dmb	ish
 8004248:	e852 1f00 	ldrex	r1, [r2]
 800424c:	3901      	subs	r1, #1
 800424e:	e842 1000 	strex	r0, r1, [r2]
 8004252:	2800      	cmp	r0, #0
 8004254:	d1f8      	bne.n	8004248 <z_impl_log_process+0x1c>
 8004256:	f3bf 8f5b 	dmb	ish
		msg_process(msg, bypass);
 800425a:	4621      	mov	r1, r4
 800425c:	4618      	mov	r0, r3
 800425e:	f7ff ffb3 	bl	80041c8 <msg_process>
	if (!bypass && z_log_dropped_pending()) {
 8004262:	b914      	cbnz	r4, 800426a <z_impl_log_process+0x3e>
 8004264:	f7ff ff6e 	bl	8004144 <z_log_dropped_pending>
 8004268:	b910      	cbnz	r0, 8004270 <z_impl_log_process+0x44>
	return next_pending();
 800426a:	f009 fe38 	bl	800dede <next_pending>
}
 800426e:	bd10      	pop	{r4, pc}
		dropped_notify();
 8004270:	f7ff ff46 	bl	8004100 <dropped_notify>
 8004274:	e7f9      	b.n	800426a <z_impl_log_process+0x3e>
 8004276:	bf00      	nop
 8004278:	200013c8 	.word	0x200013c8
 800427c:	20000e2c 	.word	0x20000e2c

08004280 <z_log_msg_post_finalize>:
{
 8004280:	b510      	push	{r4, lr}
 8004282:	b082      	sub	sp, #8
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
 8004284:	4b1d      	ldr	r3, [pc, #116]	; (80042fc <z_log_msg_post_finalize+0x7c>)
 8004286:	f3bf 8f5b 	dmb	ish
 800428a:	e853 2f00 	ldrex	r2, [r3]
 800428e:	1c51      	adds	r1, r2, #1
 8004290:	e843 1000 	strex	r0, r1, [r3]
 8004294:	2800      	cmp	r0, #0
 8004296:	d1f8      	bne.n	800428a <z_log_msg_post_finalize+0xa>
 8004298:	f3bf 8f5b 	dmb	ish
	if (panic_mode) {
 800429c:	4b18      	ldr	r3, [pc, #96]	; (8004300 <z_log_msg_post_finalize+0x80>)
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	b93b      	cbnz	r3, 80042b2 <z_log_msg_post_finalize+0x32>
	} else if (proc_tid != NULL && cnt == 0) {
 80042a2:	4b18      	ldr	r3, [pc, #96]	; (8004304 <z_log_msg_post_finalize+0x84>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	b103      	cbz	r3, 80042aa <z_log_msg_post_finalize+0x2a>
 80042a8:	b19a      	cbz	r2, 80042d2 <z_log_msg_post_finalize+0x52>
		if ((cnt == CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD) &&
 80042aa:	2a0a      	cmp	r2, #10
 80042ac:	d01c      	beq.n	80042e8 <z_log_msg_post_finalize+0x68>
}
 80042ae:	b002      	add	sp, #8
 80042b0:	bd10      	pop	{r4, pc}
	__asm__ volatile(
 80042b2:	f04f 0310 	mov.w	r3, #16
 80042b6:	f3ef 8411 	mrs	r4, BASEPRI
 80042ba:	f383 8812 	msr	BASEPRI_MAX, r3
 80042be:	f3bf 8f6f 	isb	sy
		/* coverity[OVERRUN] */
		return (bool) arch_syscall_invoke1(*(uintptr_t *)&bypass, K_SYSCALL_LOG_PROCESS);
	}
#endif
	compiler_barrier();
	return z_impl_log_process(bypass);
 80042c2:	2000      	movs	r0, #0
 80042c4:	f7ff ffb2 	bl	800422c <z_impl_log_process>
	__asm__ volatile(
 80042c8:	f384 8811 	msr	BASEPRI, r4
 80042cc:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
 80042d0:	e7ed      	b.n	80042ae <z_log_msg_post_finalize+0x2e>
	z_impl_k_timer_start(timer, duration, period);
 80042d2:	2200      	movs	r2, #0
 80042d4:	2300      	movs	r3, #0
 80042d6:	e9cd 2300 	strd	r2, r3, [sp]
 80042da:	f242 7210 	movw	r2, #10000	; 0x2710
 80042de:	2300      	movs	r3, #0
 80042e0:	4809      	ldr	r0, [pc, #36]	; (8004308 <z_log_msg_post_finalize+0x88>)
 80042e2:	f007 fad5 	bl	800b890 <z_impl_k_timer_start>
	} else if (proc_tid != NULL && cnt == 0) {
 80042e6:	e7e2      	b.n	80042ae <z_log_msg_post_finalize+0x2e>
		if ((cnt == CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD) &&
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d0e0      	beq.n	80042ae <z_log_msg_post_finalize+0x2e>
	z_impl_k_timer_stop(timer);
 80042ec:	4806      	ldr	r0, [pc, #24]	; (8004308 <z_log_msg_post_finalize+0x88>)
 80042ee:	f00b fbcb 	bl	800fa88 <z_impl_k_timer_stop>
	z_impl_k_sem_give(sem);
 80042f2:	4806      	ldr	r0, [pc, #24]	; (800430c <z_log_msg_post_finalize+0x8c>)
 80042f4:	f006 fb4e 	bl	800a994 <z_impl_k_sem_give>
}
 80042f8:	e7d9      	b.n	80042ae <z_log_msg_post_finalize+0x2e>
 80042fa:	bf00      	nop
 80042fc:	20000e2c 	.word	0x20000e2c
 8004300:	200013c9 	.word	0x200013c9
 8004304:	20000e78 	.word	0x20000e78
 8004308:	20000ab8 	.word	0x20000ab8
 800430c:	200004e8 	.word	0x200004e8

08004310 <z_log_msg2_commit>:
{
 8004310:	b510      	push	{r4, lr}
 8004312:	4604      	mov	r4, r0
	msg->hdr.timestamp = timestamp_func();
 8004314:	4b05      	ldr	r3, [pc, #20]	; (800432c <z_log_msg2_commit+0x1c>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4798      	blx	r3
 800431a:	60a0      	str	r0, [r4, #8]
	mpsc_pbuf_commit(&log_buffer, (union mpsc_pbuf_generic *)msg);
 800431c:	4621      	mov	r1, r4
 800431e:	4804      	ldr	r0, [pc, #16]	; (8004330 <z_log_msg2_commit+0x20>)
 8004320:	f009 fcd4 	bl	800dccc <mpsc_pbuf_commit>
	z_log_msg_post_finalize();
 8004324:	f7ff ffac 	bl	8004280 <z_log_msg_post_finalize>
}
 8004328:	bd10      	pop	{r4, pc}
 800432a:	bf00      	nop
 800432c:	20000008 	.word	0x20000008
 8004330:	20000e38 	.word	0x20000e38

08004334 <z_impl_log_panic>:
	if (panic_mode) {
 8004334:	4b12      	ldr	r3, [pc, #72]	; (8004380 <z_impl_log_panic+0x4c>)
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	b103      	cbz	r3, 800433c <z_impl_log_panic+0x8>
 800433a:	4770      	bx	lr
{
 800433c:	b510      	push	{r4, lr}
	log_init();
 800433e:	f7ff fe59 	bl	8003ff4 <log_init>
	for (int i = 0; i < log_backend_count_get(); i++) {
 8004342:	2400      	movs	r4, #0
 8004344:	e000      	b.n	8004348 <z_impl_log_panic+0x14>
 8004346:	3401      	adds	r4, #1
 8004348:	4b0e      	ldr	r3, [pc, #56]	; (8004384 <z_impl_log_panic+0x50>)
 800434a:	4a0f      	ldr	r2, [pc, #60]	; (8004388 <z_impl_log_panic+0x54>)
 800434c:	1a9b      	subs	r3, r3, r2
 800434e:	ebb4 1f23 	cmp.w	r4, r3, asr #4
 8004352:	da0c      	bge.n	800436e <z_impl_log_panic+0x3a>
	return &__log_backends_start[idx];
 8004354:	480c      	ldr	r0, [pc, #48]	; (8004388 <z_impl_log_panic+0x54>)
 8004356:	eb00 1004 	add.w	r0, r0, r4, lsl #4
	return backend->cb->active;
 800435a:	6843      	ldr	r3, [r0, #4]
 800435c:	795b      	ldrb	r3, [r3, #5]
		if (log_backend_is_active(backend)) {
 800435e:	2b00      	cmp	r3, #0
 8004360:	d0f1      	beq.n	8004346 <z_impl_log_panic+0x12>
	backend->api->panic(backend);
 8004362:	0123      	lsls	r3, r4, #4
 8004364:	4a08      	ldr	r2, [pc, #32]	; (8004388 <z_impl_log_panic+0x54>)
 8004366:	58d3      	ldr	r3, [r2, r3]
 8004368:	695b      	ldr	r3, [r3, #20]
 800436a:	4798      	blx	r3
}
 800436c:	e7eb      	b.n	8004346 <z_impl_log_panic+0x12>
 800436e:	2000      	movs	r0, #0
 8004370:	f7ff ff5c 	bl	800422c <z_impl_log_process>
		while (log_process(false) == true) {
 8004374:	2800      	cmp	r0, #0
 8004376:	d1fa      	bne.n	800436e <z_impl_log_panic+0x3a>
	panic_mode = true;
 8004378:	4b01      	ldr	r3, [pc, #4]	; (8004380 <z_impl_log_panic+0x4c>)
 800437a:	2201      	movs	r2, #1
 800437c:	701a      	strb	r2, [r3, #0]
}
 800437e:	bd10      	pop	{r4, pc}
 8004380:	200013c9 	.word	0x200013c9
 8004384:	0801076c 	.word	0x0801076c
 8004388:	0801075c 	.word	0x0801075c

0800438c <log_process_thread_func>:
{
 800438c:	b508      	push	{r3, lr}
	log_init();
 800438e:	f7ff fe31 	bl	8003ff4 <log_init>
	return z_impl_z_current_get();
 8004392:	f007 f857 	bl	800b444 <z_impl_z_current_get>
	thread_set(k_current_get());
 8004396:	f7ff fde3 	bl	8003f60 <thread_set>
 800439a:	2000      	movs	r0, #0
 800439c:	f7ff ff46 	bl	800422c <z_impl_log_process>
		if (log_process(false) == false) {
 80043a0:	2800      	cmp	r0, #0
 80043a2:	d1fa      	bne.n	800439a <log_process_thread_func+0xe>
	return z_impl_k_sem_take(sem, timeout);
 80043a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80043a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80043ac:	4801      	ldr	r0, [pc, #4]	; (80043b4 <log_process_thread_func+0x28>)
 80043ae:	f006 fb19 	bl	800a9e4 <z_impl_k_sem_take>
 80043b2:	e7f2      	b.n	800439a <log_process_thread_func+0xe>
 80043b4:	200004e8 	.word	0x200004e8

080043b8 <log_source_name_get>:
	return __log_const_start[source_id].name;
}

const char *log_source_name_get(uint32_t domain_id, uint32_t src_id)
{
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
 80043b8:	4b05      	ldr	r3, [pc, #20]	; (80043d0 <log_source_name_get+0x18>)
 80043ba:	4a06      	ldr	r2, [pc, #24]	; (80043d4 <log_source_name_get+0x1c>)
 80043bc:	1a9b      	subs	r3, r3, r2
 80043be:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
 80043c2:	d202      	bcs.n	80043ca <log_source_name_get+0x12>
	return __log_const_start[source_id].name;
 80043c4:	f852 0031 	ldr.w	r0, [r2, r1, lsl #3]
 80043c8:	4770      	bx	lr
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
 80043ca:	2000      	movs	r0, #0
}
 80043cc:	4770      	bx	lr
 80043ce:	bf00      	nop
 80043d0:	0801075c 	.word	0x0801075c
 80043d4:	080106ec 	.word	0x080106ec

080043d8 <log_backend_enable>:
}

void log_backend_enable(struct log_backend const *const backend,
			void *ctx,
			uint32_t level)
{
 80043d8:	b508      	push	{r3, lr}
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
 80043da:	4b07      	ldr	r3, [pc, #28]	; (80043f8 <log_backend_enable+0x20>)
 80043dc:	1ac3      	subs	r3, r0, r3
 80043de:	111b      	asrs	r3, r3, #4
 80043e0:	3301      	adds	r3, #1
	backend->cb->id = id;
 80043e2:	6842      	ldr	r2, [r0, #4]
 80043e4:	7113      	strb	r3, [r2, #4]
	backend->cb->ctx = ctx;
 80043e6:	6843      	ldr	r3, [r0, #4]
 80043e8:	6019      	str	r1, [r3, #0]
	backend->cb->active = true;
 80043ea:	6843      	ldr	r3, [r0, #4]
 80043ec:	2201      	movs	r2, #1
 80043ee:	715a      	strb	r2, [r3, #5]

	log_backend_id_set(backend, id);
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
 80043f0:	f7ff fe46 	bl	8004080 <z_log_notify_backend_enabled>
}
 80043f4:	bd08      	pop	{r3, pc}
 80043f6:	bf00      	nop
 80043f8:	0801075c 	.word	0x0801075c

080043fc <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
 80043fc:	b40e      	push	{r1, r2, r3}
 80043fe:	b500      	push	{lr}
 8004400:	b082      	sub	sp, #8
 8004402:	4601      	mov	r1, r0
 8004404:	ab03      	add	r3, sp, #12
 8004406:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	int length = 0;

	va_start(args, fmt);
 800440a:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
 800440c:	4803      	ldr	r0, [pc, #12]	; (800441c <print_formatted+0x20>)
 800440e:	f7ff faa9 	bl	8003964 <cbvprintf>
	va_end(args);

	return length;
}
 8004412:	b002      	add	sp, #8
 8004414:	f85d eb04 	ldr.w	lr, [sp], #4
 8004418:	b003      	add	sp, #12
 800441a:	4770      	bx	lr
 800441c:	0800df85 	.word	0x0800df85

08004420 <timestamp_print>:
	output->control_block->offset = 0;
}

static int timestamp_print(const struct log_output *output,
			   uint32_t flags, uint32_t timestamp)
{
 8004420:	b530      	push	{r4, r5, lr}
 8004422:	b085      	sub	sp, #20
	bool format =
		(flags & LOG_OUTPUT_FLAG_FORMAT_TIMESTAMP) |
		(flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG);


	if (!format) {
 8004424:	f011 0f44 	tst.w	r1, #68	; 0x44
 8004428:	d005      	beq.n	8004436 <timestamp_print+0x16>
		length = print_formatted(output, "[%08lu] ", timestamp);
	} else if (freq != 0U) {
 800442a:	4b1a      	ldr	r3, [pc, #104]	; (8004494 <timestamp_print+0x74>)
 800442c:	681c      	ldr	r4, [r3, #0]
 800442e:	b934      	cbnz	r4, 800443e <timestamp_print+0x1e>
			length = print_formatted(output,
						 "[%02u:%02u:%02u.%03u,%03u] ",
						 hours, mins, seconds, ms, us);
		}
	} else {
		length = 0;
 8004430:	2000      	movs	r0, #0
	}

	return length;
}
 8004432:	b005      	add	sp, #20
 8004434:	bd30      	pop	{r4, r5, pc}
		length = print_formatted(output, "[%08lu] ", timestamp);
 8004436:	4918      	ldr	r1, [pc, #96]	; (8004498 <timestamp_print+0x78>)
 8004438:	f7ff ffe0 	bl	80043fc <print_formatted>
 800443c:	e7f9      	b.n	8004432 <timestamp_print+0x12>
		timestamp /= timestamp_div;
 800443e:	4b17      	ldr	r3, [pc, #92]	; (800449c <timestamp_print+0x7c>)
 8004440:	6819      	ldr	r1, [r3, #0]
 8004442:	fbb2 f1f1 	udiv	r1, r2, r1
		total_seconds = timestamp / freq;
 8004446:	fbb1 fcf4 	udiv	ip, r1, r4
		hours = seconds / 3600U;
 800444a:	4a15      	ldr	r2, [pc, #84]	; (80044a0 <timestamp_print+0x80>)
 800444c:	fba2 320c 	umull	r3, r2, r2, ip
 8004450:	0ad2      	lsrs	r2, r2, #11
		seconds -= hours * 3600U;
 8004452:	f44f 6e61 	mov.w	lr, #3600	; 0xe10
 8004456:	fb0e ce12 	mls	lr, lr, r2, ip
		mins = seconds / 60U;
 800445a:	4b12      	ldr	r3, [pc, #72]	; (80044a4 <timestamp_print+0x84>)
 800445c:	fba3 530e 	umull	r5, r3, r3, lr
 8004460:	095b      	lsrs	r3, r3, #5
		remainder = timestamp % freq;
 8004462:	fb04 111c 	mls	r1, r4, ip, r1
		ms = (remainder * 1000U) / freq;
 8004466:	f44f 7c7a 	mov.w	ip, #1000	; 0x3e8
 800446a:	fb0c f101 	mul.w	r1, ip, r1
 800446e:	fbb1 f5f4 	udiv	r5, r1, r4
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
 8004472:	fb05 1114 	mls	r1, r5, r4, r1
 8004476:	fb0c f101 	mul.w	r1, ip, r1
 800447a:	fbb1 f1f4 	udiv	r1, r1, r4
			length = print_formatted(output,
 800447e:	9102      	str	r1, [sp, #8]
 8004480:	9501      	str	r5, [sp, #4]
 8004482:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
 8004486:	ebae 0181 	sub.w	r1, lr, r1, lsl #2
 800448a:	9100      	str	r1, [sp, #0]
 800448c:	4906      	ldr	r1, [pc, #24]	; (80044a8 <timestamp_print+0x88>)
 800448e:	f7ff ffb5 	bl	80043fc <print_formatted>
 8004492:	e7ce      	b.n	8004432 <timestamp_print+0x12>
 8004494:	20000e7c 	.word	0x20000e7c
 8004498:	08010c20 	.word	0x08010c20
 800449c:	20000e80 	.word	0x20000e80
 80044a0:	91a2b3c5 	.word	0x91a2b3c5
 80044a4:	88888889 	.word	0x88888889
 80044a8:	08010c2c 	.word	0x08010c2c

080044ac <color_print>:

static void color_print(const struct log_output *output,
			bool color, bool start, uint32_t level)
{
	if (color) {
 80044ac:	b161      	cbz	r1, 80044c8 <color_print+0x1c>
{
 80044ae:	b508      	push	{r3, lr}
		const char *log_color = start && (colors[level] != NULL) ?
				colors[level] : LOG_COLOR_CODE_DEFAULT;
 80044b0:	b12a      	cbz	r2, 80044be <color_print+0x12>
		const char *log_color = start && (colors[level] != NULL) ?
 80044b2:	4a06      	ldr	r2, [pc, #24]	; (80044cc <color_print+0x20>)
 80044b4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80044b8:	b912      	cbnz	r2, 80044c0 <color_print+0x14>
				colors[level] : LOG_COLOR_CODE_DEFAULT;
 80044ba:	4a05      	ldr	r2, [pc, #20]	; (80044d0 <color_print+0x24>)
 80044bc:	e000      	b.n	80044c0 <color_print+0x14>
 80044be:	4a04      	ldr	r2, [pc, #16]	; (80044d0 <color_print+0x24>)
		print_formatted(output, "%s", log_color);
 80044c0:	4904      	ldr	r1, [pc, #16]	; (80044d4 <color_print+0x28>)
 80044c2:	f7ff ff9b 	bl	80043fc <print_formatted>
	}
}
 80044c6:	bd08      	pop	{r3, pc}
 80044c8:	4770      	bx	lr
 80044ca:	bf00      	nop
 80044cc:	08010ca4 	.word	0x08010ca4
 80044d0:	08010c48 	.word	0x08010c48
 80044d4:	08010c50 	.word	0x08010c50

080044d8 <newline_print>:
	if (IS_ENABLED(CONFIG_LOG_BACKEND_NET) &&
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) {
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
 80044d8:	f011 0f10 	tst.w	r1, #16
 80044dc:	d10b      	bne.n	80044f6 <newline_print+0x1e>
{
 80044de:	b508      	push	{r3, lr}
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
 80044e0:	f011 0f20 	tst.w	r1, #32
 80044e4:	d003      	beq.n	80044ee <newline_print+0x16>
		print_formatted(ctx, "\n");
 80044e6:	4904      	ldr	r1, [pc, #16]	; (80044f8 <newline_print+0x20>)
 80044e8:	f7ff ff88 	bl	80043fc <print_formatted>
	} else {
		print_formatted(ctx, "\r\n");
	}
}
 80044ec:	bd08      	pop	{r3, pc}
		print_formatted(ctx, "\r\n");
 80044ee:	4903      	ldr	r1, [pc, #12]	; (80044fc <newline_print+0x24>)
 80044f0:	f7ff ff84 	bl	80043fc <print_formatted>
 80044f4:	e7fa      	b.n	80044ec <newline_print+0x14>
 80044f6:	4770      	bx	lr
 80044f8:	080111ac 	.word	0x080111ac
 80044fc:	08010c54 	.word	0x08010c54

08004500 <hexdump_line_print>:
}

static void hexdump_line_print(const struct log_output *output,
			       const uint8_t *data, uint32_t length,
			       int prefix_offset, uint32_t flags)
{
 8004500:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004504:	4605      	mov	r5, r0
 8004506:	460f      	mov	r7, r1
 8004508:	4616      	mov	r6, r2
 800450a:	4698      	mov	r8, r3
	newline_print(output, flags);
 800450c:	9906      	ldr	r1, [sp, #24]
 800450e:	f7ff ffe3 	bl	80044d8 <newline_print>

	for (int i = 0; i < prefix_offset; i++) {
 8004512:	2400      	movs	r4, #0
 8004514:	4544      	cmp	r4, r8
 8004516:	da05      	bge.n	8004524 <hexdump_line_print+0x24>
		print_formatted(output, " ");
 8004518:	4924      	ldr	r1, [pc, #144]	; (80045ac <hexdump_line_print+0xac>)
 800451a:	4628      	mov	r0, r5
 800451c:	f7ff ff6e 	bl	80043fc <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
 8004520:	3401      	adds	r4, #1
 8004522:	e7f7      	b.n	8004514 <hexdump_line_print+0x14>
	}

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
 8004524:	2400      	movs	r4, #0
 8004526:	e009      	b.n	800453c <hexdump_line_print+0x3c>
		if (i > 0 && !(i % 8)) {
			print_formatted(output, " ");
 8004528:	4920      	ldr	r1, [pc, #128]	; (80045ac <hexdump_line_print+0xac>)
 800452a:	4628      	mov	r0, r5
 800452c:	f7ff ff66 	bl	80043fc <print_formatted>
 8004530:	e00b      	b.n	800454a <hexdump_line_print+0x4a>
		}

		if (i < length) {
			print_formatted(output, "%02x ", data[i]);
		} else {
			print_formatted(output, "   ");
 8004532:	491f      	ldr	r1, [pc, #124]	; (80045b0 <hexdump_line_print+0xb0>)
 8004534:	4628      	mov	r0, r5
 8004536:	f7ff ff61 	bl	80043fc <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
 800453a:	3401      	adds	r4, #1
 800453c:	2c0f      	cmp	r4, #15
 800453e:	dc0c      	bgt.n	800455a <hexdump_line_print+0x5a>
		if (i > 0 && !(i % 8)) {
 8004540:	2c00      	cmp	r4, #0
 8004542:	dd02      	ble.n	800454a <hexdump_line_print+0x4a>
 8004544:	f014 0f07 	tst.w	r4, #7
 8004548:	d0ee      	beq.n	8004528 <hexdump_line_print+0x28>
		if (i < length) {
 800454a:	42b4      	cmp	r4, r6
 800454c:	d2f1      	bcs.n	8004532 <hexdump_line_print+0x32>
			print_formatted(output, "%02x ", data[i]);
 800454e:	5d3a      	ldrb	r2, [r7, r4]
 8004550:	4918      	ldr	r1, [pc, #96]	; (80045b4 <hexdump_line_print+0xb4>)
 8004552:	4628      	mov	r0, r5
 8004554:	f7ff ff52 	bl	80043fc <print_formatted>
 8004558:	e7ef      	b.n	800453a <hexdump_line_print+0x3a>
		}
	}

	print_formatted(output, "|");
 800455a:	4917      	ldr	r1, [pc, #92]	; (80045b8 <hexdump_line_print+0xb8>)
 800455c:	4628      	mov	r0, r5
 800455e:	f7ff ff4d 	bl	80043fc <print_formatted>

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
 8004562:	2400      	movs	r4, #0
 8004564:	e009      	b.n	800457a <hexdump_line_print+0x7a>
		if (i > 0 && !(i % 8)) {
			print_formatted(output, " ");
 8004566:	4911      	ldr	r1, [pc, #68]	; (80045ac <hexdump_line_print+0xac>)
 8004568:	4628      	mov	r0, r5
 800456a:	f7ff ff47 	bl	80043fc <print_formatted>
 800456e:	e00b      	b.n	8004588 <hexdump_line_print+0x88>
		}

		if (i < length) {
			char c = (char)data[i];

			print_formatted(output, "%c",
 8004570:	4912      	ldr	r1, [pc, #72]	; (80045bc <hexdump_line_print+0xbc>)
 8004572:	4628      	mov	r0, r5
 8004574:	f7ff ff42 	bl	80043fc <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
 8004578:	3401      	adds	r4, #1
 800457a:	2c0f      	cmp	r4, #15
 800457c:	dc13      	bgt.n	80045a6 <hexdump_line_print+0xa6>
		if (i > 0 && !(i % 8)) {
 800457e:	2c00      	cmp	r4, #0
 8004580:	dd02      	ble.n	8004588 <hexdump_line_print+0x88>
 8004582:	f014 0f07 	tst.w	r4, #7
 8004586:	d0ee      	beq.n	8004566 <hexdump_line_print+0x66>
		if (i < length) {
 8004588:	42b4      	cmp	r4, r6
 800458a:	d207      	bcs.n	800459c <hexdump_line_print+0x9c>
			char c = (char)data[i];
 800458c:	5d3a      	ldrb	r2, [r7, r4]
			      isprint((int)c) ? c : '.');
 800458e:	4b0c      	ldr	r3, [pc, #48]	; (80045c0 <hexdump_line_print+0xc0>)
 8004590:	5cd3      	ldrb	r3, [r2, r3]
			print_formatted(output, "%c",
 8004592:	f013 0f97 	tst.w	r3, #151	; 0x97
 8004596:	d1eb      	bne.n	8004570 <hexdump_line_print+0x70>
 8004598:	222e      	movs	r2, #46	; 0x2e
 800459a:	e7e9      	b.n	8004570 <hexdump_line_print+0x70>
		} else {
			print_formatted(output, " ");
 800459c:	4903      	ldr	r1, [pc, #12]	; (80045ac <hexdump_line_print+0xac>)
 800459e:	4628      	mov	r0, r5
 80045a0:	f7ff ff2c 	bl	80043fc <print_formatted>
 80045a4:	e7e8      	b.n	8004578 <hexdump_line_print+0x78>
		}
	}
}
 80045a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045aa:	bf00      	nop
 80045ac:	08010c7c 	.word	0x08010c7c
 80045b0:	08010c60 	.word	0x08010c60
 80045b4:	08010c58 	.word	0x08010c58
 80045b8:	08010c64 	.word	0x08010c64
 80045bc:	08010c68 	.word	0x08010c68
 80045c0:	08011d4d 	.word	0x08011d4d

080045c4 <ids_print>:
{
 80045c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045c8:	4680      	mov	r8, r0
 80045ca:	4616      	mov	r6, r2
 80045cc:	461d      	mov	r5, r3
 80045ce:	f9bd 7018 	ldrsh.w	r7, [sp, #24]
	if (level_on) {
 80045d2:	b959      	cbnz	r1, 80045ec <ids_print+0x28>
	int total = 0;
 80045d4:	2400      	movs	r4, #0
	if (source_id >= 0) {
 80045d6:	2f00      	cmp	r7, #0
 80045d8:	db1c      	blt.n	8004614 <ids_print+0x50>
		total += print_formatted(output,
 80045da:	b186      	cbz	r6, 80045fe <ids_print+0x3a>
				((1 << level) & LOG_FUNCTION_PREFIX_MASK)) ?
 80045dc:	2301      	movs	r3, #1
 80045de:	9a07      	ldr	r2, [sp, #28]
 80045e0:	4093      	lsls	r3, r2
				(func_on &&
 80045e2:	f013 0f10 	tst.w	r3, #16
 80045e6:	d118      	bne.n	800461a <ids_print+0x56>
		total += print_formatted(output,
 80045e8:	4e0d      	ldr	r6, [pc, #52]	; (8004620 <ids_print+0x5c>)
 80045ea:	e009      	b.n	8004600 <ids_print+0x3c>
		total += print_formatted(output, "<%s> ", severity[level]);
 80045ec:	4b0d      	ldr	r3, [pc, #52]	; (8004624 <ids_print+0x60>)
 80045ee:	9a07      	ldr	r2, [sp, #28]
 80045f0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80045f4:	490c      	ldr	r1, [pc, #48]	; (8004628 <ids_print+0x64>)
 80045f6:	f7ff ff01 	bl	80043fc <print_formatted>
 80045fa:	4604      	mov	r4, r0
 80045fc:	e7eb      	b.n	80045d6 <ids_print+0x12>
		total += print_formatted(output,
 80045fe:	4e08      	ldr	r6, [pc, #32]	; (8004620 <ids_print+0x5c>)
 8004600:	4639      	mov	r1, r7
 8004602:	4628      	mov	r0, r5
 8004604:	f7ff fed8 	bl	80043b8 <log_source_name_get>
 8004608:	4602      	mov	r2, r0
 800460a:	4631      	mov	r1, r6
 800460c:	4640      	mov	r0, r8
 800460e:	f7ff fef5 	bl	80043fc <print_formatted>
 8004612:	4404      	add	r4, r0
}
 8004614:	4620      	mov	r0, r4
 8004616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		total += print_formatted(output,
 800461a:	4e04      	ldr	r6, [pc, #16]	; (800462c <ids_print+0x68>)
 800461c:	e7f0      	b.n	8004600 <ids_print+0x3c>
 800461e:	bf00      	nop
 8004620:	08010c6c 	.word	0x08010c6c
 8004624:	08010ce0 	.word	0x08010ce0
 8004628:	08010c78 	.word	0x08010c78
 800462c:	08010c74 	.word	0x08010c74

08004630 <prefix_print>:
}

static uint32_t prefix_print(const struct log_output *output,
			 uint32_t flags, bool func_on, uint32_t timestamp, uint8_t level,
			 uint8_t domain_id, int16_t source_id)
{
 8004630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004634:	b085      	sub	sp, #20
 8004636:	4605      	mov	r5, r0
 8004638:	460c      	mov	r4, r1
 800463a:	4616      	mov	r6, r2
 800463c:	9303      	str	r3, [sp, #12]
 800463e:	f89d 8038 	ldrb.w	r8, [sp, #56]	; 0x38
	uint32_t length = 0U;

	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
 8004642:	f001 0b02 	and.w	fp, r1, #2
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
 8004646:	f001 0a01 	and.w	sl, r1, #1
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
 800464a:	f3c1 09c0 	ubfx	r9, r1, #3, #1
	const char *tag = z_log_get_tag();
 800464e:	f009 fc4a 	bl	800dee6 <z_log_get_tag>
			"<%d>1 ",
			facility * 8 +
			level_to_rfc5424_severity(level));
	}

	if (tag) {
 8004652:	b1e8      	cbz	r0, 8004690 <prefix_print+0x60>
 8004654:	4602      	mov	r2, r0
		length += print_formatted(output, "%s ", tag);
 8004656:	4913      	ldr	r1, [pc, #76]	; (80046a4 <prefix_print+0x74>)
 8004658:	4628      	mov	r0, r5
 800465a:	f7ff fecf 	bl	80043fc <print_formatted>
 800465e:	4607      	mov	r7, r0
	}

	if (stamp) {
 8004660:	f1bb 0f00 	cmp.w	fp, #0
 8004664:	d116      	bne.n	8004694 <prefix_print+0x64>
			output, "%s - - - - ",
			output->control_block->hostname ?
			output->control_block->hostname :
			"zephyr");
	} else {
		color_prefix(output, colors_on, level);
 8004666:	4642      	mov	r2, r8
 8004668:	4651      	mov	r1, sl
 800466a:	4628      	mov	r0, r5
 800466c:	f009 fc4a 	bl	800df04 <color_prefix>
	}

	length += ids_print(output, level_on, func_on,
 8004670:	f8cd 8004 	str.w	r8, [sp, #4]
 8004674:	f9bd 3040 	ldrsh.w	r3, [sp, #64]	; 0x40
 8004678:	9300      	str	r3, [sp, #0]
 800467a:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
 800467e:	4632      	mov	r2, r6
 8004680:	4649      	mov	r1, r9
 8004682:	4628      	mov	r0, r5
 8004684:	f7ff ff9e 	bl	80045c4 <ids_print>
			domain_id, source_id, level);


	return length;
}
 8004688:	4438      	add	r0, r7
 800468a:	b005      	add	sp, #20
 800468c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t length = 0U;
 8004690:	2700      	movs	r7, #0
 8004692:	e7e5      	b.n	8004660 <prefix_print+0x30>
		length += timestamp_print(output, flags, timestamp);
 8004694:	9a03      	ldr	r2, [sp, #12]
 8004696:	4621      	mov	r1, r4
 8004698:	4628      	mov	r0, r5
 800469a:	f7ff fec1 	bl	8004420 <timestamp_print>
 800469e:	4407      	add	r7, r0
 80046a0:	e7e1      	b.n	8004666 <prefix_print+0x36>
 80046a2:	bf00      	nop
 80046a4:	08010c80 	.word	0x08010c80

080046a8 <log_output_msg2_process>:
	log_output_flush(output);
}

void log_output_msg2_process(const struct log_output *output,
			     struct log_msg2 *msg, uint32_t flags)
{
 80046a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80046ac:	b085      	sub	sp, #20
 80046ae:	4606      	mov	r6, r0
 80046b0:	460c      	mov	r4, r1
 80046b2:	4617      	mov	r7, r2
 *
 * @return Timestamp.
 */
static inline log_timestamp_t log_msg2_get_timestamp(struct log_msg2 *msg)
{
	return msg->hdr.timestamp;
 80046b4:	688b      	ldr	r3, [r1, #8]
	return msg->hdr.desc.level;
 80046b6:	880a      	ldrh	r2, [r1, #0]
 80046b8:	f3c2 1882 	ubfx	r8, r2, #6, #3
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYST) {
		log_output_msg2_syst_process(output, msg, flags);
		return;
	}

	if (!raw_string) {
 80046bc:	f412 7fe0 	tst.w	r2, #448	; 0x1c0
 80046c0:	d035      	beq.n	800472e <log_output_msg2_process+0x86>
	return msg->hdr.source;
 80046c2:	684a      	ldr	r2, [r1, #4]
	return msg->hdr.desc.domain;
 80046c4:	7809      	ldrb	r1, [r1, #0]
 80046c6:	f3c1 01c2 	ubfx	r1, r1, #3, #3
		void *source = (void *)log_msg2_get_source(msg);
		uint8_t domain_id = log_msg2_get_domain(msg);
		int16_t source_id = source ?
 80046ca:	b36a      	cbz	r2, 8004728 <log_output_msg2_process+0x80>
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((const uint8_t *)data - (uint8_t *)__log_const_start)/
 80046cc:	4820      	ldr	r0, [pc, #128]	; (8004750 <log_output_msg2_process+0xa8>)
 80046ce:	1a12      	subs	r2, r2, r0
 80046d0:	f342 02cf 	sbfx	r2, r2, #3, #16
			(IS_ENABLED(CONFIG_LOG_RUNTIME_FILTERING) ?
				log_dynamic_source_id(source) :
				log_const_source_id(source)) :
			-1;

		prefix_offset = prefix_print(output, flags, 0, timestamp,
 80046d4:	9202      	str	r2, [sp, #8]
 80046d6:	9101      	str	r1, [sp, #4]
 80046d8:	f8cd 8000 	str.w	r8, [sp]
 80046dc:	2200      	movs	r2, #0
 80046de:	4639      	mov	r1, r7
 80046e0:	4630      	mov	r0, r6
 80046e2:	f7ff ffa5 	bl	8004630 <prefix_print>
 80046e6:	4681      	mov	r9, r0
 *
 * @return pointer to the package.
 */
static inline uint8_t *log_msg2_get_package(struct log_msg2 *msg, size_t *len)
{
	*len = msg->hdr.desc.package_len;
 80046e8:	4625      	mov	r5, r4
 80046ea:	f855 3b0c 	ldr.w	r3, [r5], #12
 80046ee:	f3c3 2349 	ubfx	r3, r3, #9, #10
	}

	size_t len;
	uint8_t *data = log_msg2_get_package(msg, &len);

	if (len) {
 80046f2:	b143      	cbz	r3, 8004706 <log_output_msg2_process+0x5e>
		int err = cbpprintf(raw_string ? cr_out_func :  out_func,
 80046f4:	f1b8 0f00 	cmp.w	r8, #0
 80046f8:	d11c      	bne.n	8004734 <log_output_msg2_process+0x8c>
 80046fa:	4816      	ldr	r0, [pc, #88]	; (8004754 <log_output_msg2_process+0xac>)
 * returned from invoking @p out.
 */
static inline
int cbpprintf(cbprintf_cb out, void *ctx, void *packaged)
{
	return cbpprintf_external(out, cbvprintf, ctx, packaged);
 80046fc:	462b      	mov	r3, r5
 80046fe:	4632      	mov	r2, r6
 8004700:	4915      	ldr	r1, [pc, #84]	; (8004758 <log_output_msg2_process+0xb0>)
 8004702:	f009 f878 	bl	800d7f6 <cbpprintf_external>
	*len = msg->hdr.desc.data_len;
 8004706:	8862      	ldrh	r2, [r4, #2]
 8004708:	f3c2 02cb 	ubfx	r2, r2, #3, #12
	return msg->data + msg->hdr.desc.package_len;
 800470c:	6821      	ldr	r1, [r4, #0]
 800470e:	f3c1 2149 	ubfx	r1, r1, #9, #10
 8004712:	4429      	add	r1, r5
		(void)err;
		__ASSERT_NO_MSG(err >= 0);
	}

	data = log_msg2_get_data(msg, &len);
	if (len) {
 8004714:	b982      	cbnz	r2, 8004738 <log_output_msg2_process+0x90>
		log_msg2_hexdump(output, data, len, prefix_offset, flags);
	}

	if (!raw_string) {
 8004716:	f1b8 0f00 	cmp.w	r8, #0
 800471a:	d113      	bne.n	8004744 <log_output_msg2_process+0x9c>
		postfix_print(output, flags, level);
	}

	log_output_flush(output);
 800471c:	4630      	mov	r0, r6
 800471e:	f009 fc24 	bl	800df6a <log_output_flush>
}
 8004722:	b005      	add	sp, #20
 8004724:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		int16_t source_id = source ?
 8004728:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800472c:	e7d2      	b.n	80046d4 <log_output_msg2_process+0x2c>
		prefix_offset = 0;
 800472e:	f04f 0900 	mov.w	r9, #0
 8004732:	e7d9      	b.n	80046e8 <log_output_msg2_process+0x40>
		int err = cbpprintf(raw_string ? cr_out_func :  out_func,
 8004734:	4809      	ldr	r0, [pc, #36]	; (800475c <log_output_msg2_process+0xb4>)
 8004736:	e7e1      	b.n	80046fc <log_output_msg2_process+0x54>
		log_msg2_hexdump(output, data, len, prefix_offset, flags);
 8004738:	9700      	str	r7, [sp, #0]
 800473a:	464b      	mov	r3, r9
 800473c:	4630      	mov	r0, r6
 800473e:	f009 fbf9 	bl	800df34 <log_msg2_hexdump>
 8004742:	e7e8      	b.n	8004716 <log_output_msg2_process+0x6e>
		postfix_print(output, flags, level);
 8004744:	4642      	mov	r2, r8
 8004746:	4639      	mov	r1, r7
 8004748:	4630      	mov	r0, r6
 800474a:	f009 fbe7 	bl	800df1c <postfix_print>
 800474e:	e7e5      	b.n	800471c <log_output_msg2_process+0x74>
 8004750:	080106ec 	.word	0x080106ec
 8004754:	0800dfbd 	.word	0x0800dfbd
 8004758:	08003965 	.word	0x08003965
 800475c:	0800df85 	.word	0x0800df85

08004760 <log_output_dropped_process>:
	postfix_print(output, flags, level);
	log_output_flush(output);
}

void log_output_dropped_process(const struct log_output *output, uint32_t cnt)
{
 8004760:	b570      	push	{r4, r5, r6, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	4604      	mov	r4, r0
	char buf[5];
	int len;
	static const char prefix[] = DROPPED_COLOR_PREFIX "--- ";
	static const char postfix[] =
			" messages dropped ---\r\n" DROPPED_COLOR_POSTFIX;
	log_output_func_t outf = output->func;
 8004766:	6805      	ldr	r5, [r0, #0]

	cnt = MIN(cnt, 9999);
	len = snprintk(buf, sizeof(buf), "%d", cnt);
 8004768:	f242 730f 	movw	r3, #9999	; 0x270f
 800476c:	428b      	cmp	r3, r1
 800476e:	bf28      	it	cs
 8004770:	460b      	movcs	r3, r1
 8004772:	4a0e      	ldr	r2, [pc, #56]	; (80047ac <log_output_dropped_process+0x4c>)
 8004774:	2105      	movs	r1, #5
 8004776:	4668      	mov	r0, sp
 8004778:	f009 f892 	bl	800d8a0 <snprintk>
 800477c:	4606      	mov	r6, r0

	buffer_write(outf, (uint8_t *)prefix, sizeof(prefix) - 1,
		     output->control_block->ctx);
 800477e:	6863      	ldr	r3, [r4, #4]
	buffer_write(outf, (uint8_t *)prefix, sizeof(prefix) - 1,
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	220b      	movs	r2, #11
 8004784:	490a      	ldr	r1, [pc, #40]	; (80047b0 <log_output_dropped_process+0x50>)
 8004786:	4628      	mov	r0, r5
 8004788:	f009 fbaf 	bl	800deea <buffer_write>
	buffer_write(outf, buf, len, output->control_block->ctx);
 800478c:	6863      	ldr	r3, [r4, #4]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	4632      	mov	r2, r6
 8004792:	4669      	mov	r1, sp
 8004794:	4628      	mov	r0, r5
 8004796:	f009 fba8 	bl	800deea <buffer_write>
	buffer_write(outf, (uint8_t *)postfix, sizeof(postfix) - 1,
		     output->control_block->ctx);
 800479a:	6863      	ldr	r3, [r4, #4]
	buffer_write(outf, (uint8_t *)postfix, sizeof(postfix) - 1,
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	221b      	movs	r2, #27
 80047a0:	4904      	ldr	r1, [pc, #16]	; (80047b4 <log_output_dropped_process+0x54>)
 80047a2:	4628      	mov	r0, r5
 80047a4:	f009 fba1 	bl	800deea <buffer_write>
}
 80047a8:	b002      	add	sp, #8
 80047aa:	bd70      	pop	{r4, r5, r6, pc}
 80047ac:	08011484 	.word	0x08011484
 80047b0:	08010cd4 	.word	0x08010cd4
 80047b4:	08010cb8 	.word	0x08010cb8

080047b8 <log_output_timestamp_freq_set>:

void log_output_timestamp_freq_set(uint32_t frequency)
{
	timestamp_div = 1U;
 80047b8:	4b07      	ldr	r3, [pc, #28]	; (80047d8 <log_output_timestamp_freq_set+0x20>)
 80047ba:	2201      	movs	r2, #1
 80047bc:	601a      	str	r2, [r3, #0]
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
 80047be:	e004      	b.n	80047ca <log_output_timestamp_freq_set+0x12>
		frequency /= 2U;
 80047c0:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
 80047c2:	4a05      	ldr	r2, [pc, #20]	; (80047d8 <log_output_timestamp_freq_set+0x20>)
 80047c4:	6813      	ldr	r3, [r2, #0]
 80047c6:	005b      	lsls	r3, r3, #1
 80047c8:	6013      	str	r3, [r2, #0]
	while (frequency > 1000000) {
 80047ca:	4b04      	ldr	r3, [pc, #16]	; (80047dc <log_output_timestamp_freq_set+0x24>)
 80047cc:	4298      	cmp	r0, r3
 80047ce:	d8f7      	bhi.n	80047c0 <log_output_timestamp_freq_set+0x8>
	}

	freq = frequency;
 80047d0:	4b03      	ldr	r3, [pc, #12]	; (80047e0 <log_output_timestamp_freq_set+0x28>)
 80047d2:	6018      	str	r0, [r3, #0]
}
 80047d4:	4770      	bx	lr
 80047d6:	bf00      	nop
 80047d8:	20000e80 	.word	0x20000e80
 80047dc:	000f4240 	.word	0x000f4240
 80047e0:	20000e7c 	.word	0x20000e7c

080047e4 <char_out>:
		uart_poll_out(uart_dev, c);
	}
}

static int char_out(uint8_t *data, size_t length, void *ctx)
{
 80047e4:	b570      	push	{r4, r5, r6, lr}
 80047e6:	4606      	mov	r6, r0
 80047e8:	460d      	mov	r5, r1
		dict_char_out_hex(data, length);
		return length;
	}

	if (!IS_ENABLED(CONFIG_LOG_BACKEND_UART_ASYNC) || in_panic || !use_async) {
		for (size_t i = 0; i < length; i++) {
 80047ea:	2400      	movs	r4, #0
 80047ec:	e006      	b.n	80047fc <char_out+0x18>
			uart_poll_out(uart_dev, data[i]);
 80047ee:	4b05      	ldr	r3, [pc, #20]	; (8004804 <char_out+0x20>)
 80047f0:	6818      	ldr	r0, [r3, #0]
 80047f2:	5d31      	ldrb	r1, [r6, r4]
			     unsigned char out_char);

static inline void z_impl_uart_poll_out(const struct device *dev,
					unsigned char out_char)
{
	const struct uart_driver_api *api =
 80047f4:	6883      	ldr	r3, [r0, #8]
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	4798      	blx	r3
		for (size_t i = 0; i < length; i++) {
 80047fa:	3401      	adds	r4, #1
 80047fc:	42ac      	cmp	r4, r5
 80047fe:	d3f6      	bcc.n	80047ee <char_out+0xa>
	__ASSERT_NO_MSG(err == 0);

	(void)err;

	return length;
}
 8004800:	4628      	mov	r0, r5
 8004802:	bd70      	pop	{r4, r5, r6, pc}
 8004804:	20000e98 	.word	0x20000e98

08004808 <log_backend_uart_init>:
	}
}

static void log_backend_uart_init(struct log_backend const *const backend)
{
	uart_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
 8004808:	4b01      	ldr	r3, [pc, #4]	; (8004810 <log_backend_uart_init+0x8>)
 800480a:	4a02      	ldr	r2, [pc, #8]	; (8004814 <log_backend_uart_init+0xc>)
 800480c:	601a      	str	r2, [r3, #0]
		} else {
			LOG_WRN("Failed to initialize asynchronous mode (err:%d). "
				"Fallback to polling.", err);
		}
	}
}
 800480e:	4770      	bx	lr
 8004810:	20000e98 	.word	0x20000e98
 8004814:	080103c4 	.word	0x080103c4

08004818 <panic>:

static void panic(struct log_backend const *const backend)
{
 8004818:	b508      	push	{r3, lr}
	in_panic = true;
 800481a:	4b03      	ldr	r3, [pc, #12]	; (8004828 <panic+0x10>)
 800481c:	2201      	movs	r2, #1
 800481e:	701a      	strb	r2, [r3, #0]
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
 8004820:	4802      	ldr	r0, [pc, #8]	; (800482c <panic+0x14>)
 8004822:	f009 fba2 	bl	800df6a <log_output_flush>
	log_backend_std_panic(&log_output_uart);
}
 8004826:	bd08      	pop	{r3, pc}
 8004828:	200013ca 	.word	0x200013ca
 800482c:	08010d30 	.word	0x08010d30

08004830 <dropped>:

static void dropped(const struct log_backend *const backend, uint32_t cnt)
{
 8004830:	b508      	push	{r3, lr}
 * @param cnt		Number of dropped messages.
 */
static inline void
log_backend_std_dropped(const struct log_output *const output, uint32_t cnt)
{
	log_output_dropped_process(output, cnt);
 8004832:	4802      	ldr	r0, [pc, #8]	; (800483c <dropped+0xc>)
 8004834:	f7ff ff94 	bl	8004760 <log_output_dropped_process>
	if (IS_ENABLED(CONFIG_LOG_BACKEND_UART_OUTPUT_DICTIONARY)) {
		log_dict_output_dropped_process(&log_output_uart, cnt);
	} else {
		log_backend_std_dropped(&log_output_uart, cnt);
	}
}
 8004838:	bd08      	pop	{r3, pc}
 800483a:	bf00      	nop
 800483c:	08010d30 	.word	0x08010d30

08004840 <process>:
{
 8004840:	b508      	push	{r3, lr}
		log_output_msg2_process(&log_output_uart, &msg->log, flags);
 8004842:	220f      	movs	r2, #15
 8004844:	4801      	ldr	r0, [pc, #4]	; (800484c <process+0xc>)
 8004846:	f7ff ff2f 	bl	80046a8 <log_output_msg2_process>
}
 800484a:	bd08      	pop	{r3, pc}
 800484c:	08010d30 	.word	0x08010d30

08004850 <__do_init_array_aux>:

/**
 * @brief Execute initialization routines referenced in .init_array section
 */
void __do_init_array_aux(void)
{
 8004850:	b510      	push	{r4, lr}
	for (func_ptr *func = __init_array_start;
 8004852:	4c04      	ldr	r4, [pc, #16]	; (8004864 <__do_init_array_aux+0x14>)
 8004854:	e002      	b.n	800485c <__do_init_array_aux+0xc>
		func < __init_array_end;
		func++) {
		(*func)();
 8004856:	f854 3b04 	ldr.w	r3, [r4], #4
 800485a:	4798      	blx	r3
	for (func_ptr *func = __init_array_start;
 800485c:	4b02      	ldr	r3, [pc, #8]	; (8004868 <__do_init_array_aux+0x18>)
 800485e:	429c      	cmp	r4, r3
 8004860:	d3f9      	bcc.n	8004856 <__do_init_array_aux+0x6>
	}
}
 8004862:	bd10      	pop	{r4, pc}
 8004864:	080106ec 	.word	0x080106ec
 8004868:	080106ec 	.word	0x080106ec

0800486c <__do_global_ctors_aux>:
 */
void __do_global_ctors_aux(void)
{
	unsigned int nCtors;

	nCtors = (unsigned long)__CTOR_LIST__[0];
 800486c:	4b06      	ldr	r3, [pc, #24]	; (8004888 <__do_global_ctors_aux+0x1c>)
 800486e:	681b      	ldr	r3, [r3, #0]

	while (nCtors >= 1U) {
 8004870:	b14b      	cbz	r3, 8004886 <__do_global_ctors_aux+0x1a>
{
 8004872:	b510      	push	{r4, lr}
		__CTOR_LIST__[nCtors--]();
 8004874:	1e5c      	subs	r4, r3, #1
 8004876:	4a04      	ldr	r2, [pc, #16]	; (8004888 <__do_global_ctors_aux+0x1c>)
 8004878:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800487c:	4798      	blx	r3
 800487e:	4623      	mov	r3, r4
	while (nCtors >= 1U) {
 8004880:	2c00      	cmp	r4, #0
 8004882:	d1f7      	bne.n	8004874 <__do_global_ctors_aux+0x8>
	}
}
 8004884:	bd10      	pop	{r4, pc}
 8004886:	4770      	bx	lr
 8004888:	080106e4 	.word	0x080106e4

0800488c <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
 800488c:	4901      	ldr	r1, [pc, #4]	; (8004894 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
 800488e:	2210      	movs	r2, #16
	str	r2, [r1]
 8004890:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
 8004892:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
 8004894:	e000ed10 	.word	0xe000ed10

08004898 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
 8004898:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
 800489a:	4040      	eors	r0, r0
	msr	BASEPRI, r0
 800489c:	f380 8811 	msr	BASEPRI, r0
	isb
 80048a0:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
 80048a4:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
 80048a8:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
 80048aa:	b662      	cpsie	i
	isb
 80048ac:	f3bf 8f6f 	isb	sy

	bx	lr
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop

080048b4 <esf_dump>:
#include <kernel_arch_data.h>
#include <logging/log.h>
LOG_MODULE_DECLARE(os, CONFIG_KERNEL_LOG_LEVEL);

static void esf_dump(const z_arch_esf_t *esf)
{
 80048b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048b8:	b096      	sub	sp, #88	; 0x58
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	4605      	mov	r5, r0
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
 80048be:	2301      	movs	r3, #1
 80048c0:	813b      	strh	r3, [r7, #8]
 80048c2:	466c      	mov	r4, sp
 80048c4:	b088      	sub	sp, #32
 80048c6:	466b      	mov	r3, sp
 80048c8:	f113 020c 	adds.w	r2, r3, #12
 80048cc:	f000 80ca 	beq.w	8004a64 <esf_dump+0x1b0>
 80048d0:	2114      	movs	r1, #20
 80048d2:	2001      	movs	r0, #1
 80048d4:	8138      	strh	r0, [r7, #8]
 80048d6:	b11a      	cbz	r2, 80048e0 <esf_dump+0x2c>
 80048d8:	2904      	cmp	r1, #4
 80048da:	dd01      	ble.n	80048e0 <esf_dump+0x2c>
 80048dc:	4867      	ldr	r0, [pc, #412]	; (8004a7c <esf_dump+0x1c8>)
 80048de:	6118      	str	r0, [r3, #16]
 80048e0:	6828      	ldr	r0, [r5, #0]
 80048e2:	b112      	cbz	r2, 80048ea <esf_dump+0x36>
 80048e4:	2908      	cmp	r1, #8
 80048e6:	dd00      	ble.n	80048ea <esf_dump+0x36>
 80048e8:	6158      	str	r0, [r3, #20]
 80048ea:	6868      	ldr	r0, [r5, #4]
 80048ec:	b112      	cbz	r2, 80048f4 <esf_dump+0x40>
 80048ee:	290c      	cmp	r1, #12
 80048f0:	dd00      	ble.n	80048f4 <esf_dump+0x40>
 80048f2:	6198      	str	r0, [r3, #24]
 80048f4:	68a8      	ldr	r0, [r5, #8]
 80048f6:	b112      	cbz	r2, 80048fe <esf_dump+0x4a>
 80048f8:	2910      	cmp	r1, #16
 80048fa:	dd00      	ble.n	80048fe <esf_dump+0x4a>
 80048fc:	61d8      	str	r0, [r3, #28]
 80048fe:	2913      	cmp	r1, #19
 8004900:	f340 80b3 	ble.w	8004a6a <esf_dump+0x1b6>
 8004904:	2014      	movs	r0, #20
 8004906:	b12a      	cbz	r2, 8004914 <esf_dump+0x60>
 8004908:	2100      	movs	r1, #0
 800490a:	6079      	str	r1, [r7, #4]
 800490c:	2105      	movs	r1, #5
 800490e:	7139      	strb	r1, [r7, #4]
 8004910:	6879      	ldr	r1, [r7, #4]
 8004912:	60d9      	str	r1, [r3, #12]
 8004914:	2100      	movs	r1, #0
 8004916:	f36f 0100 	bfc	r1, #0, #1
 800491a:	f36f 0141 	bfc	r1, #1, #1
 800491e:	f36f 0182 	bfc	r1, #2, #1
 8004922:	f36f 01c5 	bfc	r1, #3, #3
 8004926:	2601      	movs	r6, #1
 8004928:	f366 1188 	bfi	r1, r6, #6, #3
 800492c:	f400 737d 	and.w	r3, r0, #1012	; 0x3f4
 8004930:	f363 2152 	bfi	r1, r3, #9, #10
 8004934:	f36f 41de 	bfc	r1, #19, #12
 8004938:	f36f 71df 	bfc	r1, #31, #1
 800493c:	2300      	movs	r3, #0
 800493e:	4850      	ldr	r0, [pc, #320]	; (8004a80 <esf_dump+0x1cc>)
 8004940:	f009 fb63 	bl	800e00a <z_impl_z_log_msg2_static_create>
 8004944:	46a5      	mov	sp, r4
		esf->basic.a1, esf->basic.a2, esf->basic.a3);
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
 8004946:	813e      	strh	r6, [r7, #8]
 8004948:	466c      	mov	r4, sp
 800494a:	b088      	sub	sp, #32
 800494c:	466b      	mov	r3, sp
 800494e:	f113 020c 	adds.w	r2, r3, #12
 8004952:	f000 808d 	beq.w	8004a70 <esf_dump+0x1bc>
 8004956:	2114      	movs	r1, #20
 8004958:	2001      	movs	r0, #1
 800495a:	8138      	strh	r0, [r7, #8]
 800495c:	b11a      	cbz	r2, 8004966 <esf_dump+0xb2>
 800495e:	2904      	cmp	r1, #4
 8004960:	dd01      	ble.n	8004966 <esf_dump+0xb2>
 8004962:	4848      	ldr	r0, [pc, #288]	; (8004a84 <esf_dump+0x1d0>)
 8004964:	6118      	str	r0, [r3, #16]
 8004966:	68e8      	ldr	r0, [r5, #12]
 8004968:	b112      	cbz	r2, 8004970 <esf_dump+0xbc>
 800496a:	2908      	cmp	r1, #8
 800496c:	dd00      	ble.n	8004970 <esf_dump+0xbc>
 800496e:	6158      	str	r0, [r3, #20]
 8004970:	6928      	ldr	r0, [r5, #16]
 8004972:	b112      	cbz	r2, 800497a <esf_dump+0xc6>
 8004974:	290c      	cmp	r1, #12
 8004976:	dd00      	ble.n	800497a <esf_dump+0xc6>
 8004978:	6198      	str	r0, [r3, #24]
 800497a:	6968      	ldr	r0, [r5, #20]
 800497c:	b112      	cbz	r2, 8004984 <esf_dump+0xd0>
 800497e:	2910      	cmp	r1, #16
 8004980:	dd00      	ble.n	8004984 <esf_dump+0xd0>
 8004982:	61d8      	str	r0, [r3, #28]
 8004984:	2913      	cmp	r1, #19
 8004986:	dd76      	ble.n	8004a76 <esf_dump+0x1c2>
 8004988:	2014      	movs	r0, #20
 800498a:	b12a      	cbz	r2, 8004998 <esf_dump+0xe4>
 800498c:	2100      	movs	r1, #0
 800498e:	6079      	str	r1, [r7, #4]
 8004990:	2105      	movs	r1, #5
 8004992:	7139      	strb	r1, [r7, #4]
 8004994:	6879      	ldr	r1, [r7, #4]
 8004996:	60d9      	str	r1, [r3, #12]
 8004998:	2100      	movs	r1, #0
 800499a:	f36f 0100 	bfc	r1, #0, #1
 800499e:	f36f 0141 	bfc	r1, #1, #1
 80049a2:	f36f 0182 	bfc	r1, #2, #1
 80049a6:	f36f 01c5 	bfc	r1, #3, #3
 80049aa:	2601      	movs	r6, #1
 80049ac:	f366 1188 	bfi	r1, r6, #6, #3
 80049b0:	f400 737d 	and.w	r3, r0, #1012	; 0x3f4
 80049b4:	f363 2152 	bfi	r1, r3, #9, #10
 80049b8:	f36f 41de 	bfc	r1, #19, #12
 80049bc:	f36f 71df 	bfc	r1, #31, #1
 80049c0:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 8004a80 <esf_dump+0x1cc>
 80049c4:	2300      	movs	r3, #0
 80049c6:	4640      	mov	r0, r8
 80049c8:	f009 fb1f 	bl	800e00a <z_impl_z_log_msg2_static_create>
 80049cc:	46a5      	mov	sp, r4
		esf->basic.a4, esf->basic.ip, esf->basic.lr);
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
 80049ce:	813e      	strh	r6, [r7, #8]
 80049d0:	69eb      	ldr	r3, [r5, #28]
 80049d2:	4a2d      	ldr	r2, [pc, #180]	; (8004a88 <esf_dump+0x1d4>)
 80049d4:	63ba      	str	r2, [r7, #56]	; 0x38
 80049d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80049d8:	2400      	movs	r4, #0
 80049da:	607c      	str	r4, [r7, #4]
 80049dc:	f04f 0a03 	mov.w	sl, #3
 80049e0:	f887 a004 	strb.w	sl, [r7, #4]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	637b      	str	r3, [r7, #52]	; 0x34
 80049e8:	4621      	mov	r1, r4
 80049ea:	f364 0100 	bfi	r1, r4, #0, #1
 80049ee:	f364 0141 	bfi	r1, r4, #1, #1
 80049f2:	f364 0182 	bfi	r1, r4, #2, #1
 80049f6:	f364 01c5 	bfi	r1, r4, #3, #3
 80049fa:	f366 1188 	bfi	r1, r6, #6, #3
 80049fe:	f04f 090c 	mov.w	r9, #12
 8004a02:	f369 2152 	bfi	r1, r9, #9, #10
 8004a06:	f364 41de 	bfi	r1, r4, #19, #12
 8004a0a:	f364 71df 	bfi	r1, r4, #31, #1
 8004a0e:	4623      	mov	r3, r4
 8004a10:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004a14:	4640      	mov	r0, r8
 8004a16:	f009 faf8 	bl	800e00a <z_impl_z_log_msg2_static_create>
	}

	LOG_ERR("EXC_RETURN: 0x%0x", esf->extra_info.exc_return);

#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
 8004a1a:	813e      	strh	r6, [r7, #8]
 8004a1c:	69ab      	ldr	r3, [r5, #24]
 8004a1e:	4a1b      	ldr	r2, [pc, #108]	; (8004a8c <esf_dump+0x1d8>)
 8004a20:	653a      	str	r2, [r7, #80]	; 0x50
 8004a22:	657b      	str	r3, [r7, #84]	; 0x54
 8004a24:	607c      	str	r4, [r7, #4]
 8004a26:	f887 a004 	strb.w	sl, [r7, #4]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a2e:	4621      	mov	r1, r4
 8004a30:	f364 0100 	bfi	r1, r4, #0, #1
 8004a34:	f364 0141 	bfi	r1, r4, #1, #1
 8004a38:	f364 0182 	bfi	r1, r4, #2, #1
 8004a3c:	f364 01c5 	bfi	r1, r4, #3, #3
 8004a40:	f366 1188 	bfi	r1, r6, #6, #3
 8004a44:	f369 2152 	bfi	r1, r9, #9, #10
 8004a48:	f364 41de 	bfi	r1, r4, #19, #12
 8004a4c:	f364 71df 	bfi	r1, r4, #31, #1
 8004a50:	4623      	mov	r3, r4
 8004a52:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8004a56:	4640      	mov	r0, r8
 8004a58:	f009 fad7 	bl	800e00a <z_impl_z_log_msg2_static_create>
		esf->basic.pc);
}
 8004a5c:	3758      	adds	r7, #88	; 0x58
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
 8004a64:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004a68:	e733      	b.n	80048d2 <esf_dump+0x1e>
 8004a6a:	f06f 001b 	mvn.w	r0, #27
 8004a6e:	e74a      	b.n	8004906 <esf_dump+0x52>
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
 8004a70:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004a74:	e770      	b.n	8004958 <esf_dump+0xa4>
 8004a76:	f06f 001b 	mvn.w	r0, #27
 8004a7a:	e786      	b.n	800498a <esf_dump+0xd6>
 8004a7c:	08010d40 	.word	0x08010d40
 8004a80:	08010714 	.word	0x08010714
 8004a84:	08010d70 	.word	0x08010d70
 8004a88:	08010da0 	.word	0x08010da0
 8004a8c:	08010db0 	.word	0x08010db0

08004a90 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
 8004a90:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8004a92:	2800      	cmp	r0, #0
 8004a94:	db07      	blt.n	8004aa6 <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a96:	f000 021f 	and.w	r2, r0, #31
 8004a9a:	0940      	lsrs	r0, r0, #5
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	4093      	lsls	r3, r2
 8004aa0:	4a01      	ldr	r2, [pc, #4]	; (8004aa8 <arch_irq_enable+0x18>)
 8004aa2:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8004aa6:	4770      	bx	lr
 8004aa8:	e000e100 	.word	0xe000e100

08004aac <z_arm_irq_priority_set>:
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
 8004aac:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
 8004aae:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8004ab0:	2800      	cmp	r0, #0
 8004ab2:	db08      	blt.n	8004ac6 <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ab4:	0109      	lsls	r1, r1, #4
 8004ab6:	b2c9      	uxtb	r1, r1
 8004ab8:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8004abc:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8004ac0:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
 8004ac4:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ac6:	f000 000f 	and.w	r0, r0, #15
 8004aca:	0109      	lsls	r1, r1, #4
 8004acc:	b2c9      	uxtb	r1, r1
 8004ace:	4b01      	ldr	r3, [pc, #4]	; (8004ad4 <z_arm_irq_priority_set+0x28>)
 8004ad0:	5419      	strb	r1, [r3, r0]
}
 8004ad2:	4770      	bx	lr
 8004ad4:	e000ed14 	.word	0xe000ed14

08004ad8 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
 8004ad8:	bf30      	wfi
    b z_SysNmiOnReset
 8004ada:	f7ff bffd 	b.w	8004ad8 <z_SysNmiOnReset>
 8004ade:	bf00      	nop

08004ae0 <z_arm_prep_c>:
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
 8004ae0:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
 8004ae2:	4b0f      	ldr	r3, [pc, #60]	; (8004b20 <z_arm_prep_c+0x40>)
 8004ae4:	4a0f      	ldr	r2, [pc, #60]	; (8004b24 <z_arm_prep_c+0x44>)
 8004ae6:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8004aea:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004aec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004af0:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
 8004af4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004af8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004afc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8004b00:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
 8004b04:	f023 0304 	bic.w	r3, r3, #4
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8004b08:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 8004b0c:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
 8004b10:	f005 fcd6 	bl	800a4c0 <z_bss_zero>
	z_data_copy();
 8004b14:	f006 fce8 	bl	800b4e8 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
 8004b18:	f000 feae 	bl	8005878 <z_arm_interrupt_init>
	z_cstart();
 8004b1c:	f005 fcdc 	bl	800a4d8 <z_cstart>
 8004b20:	e000ed00 	.word	0xe000ed00
 8004b24:	08000000 	.word	0x08000000

08004b28 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
 8004b28:	4a09      	ldr	r2, [pc, #36]	; (8004b50 <arch_swap+0x28>)
 8004b2a:	6893      	ldr	r3, [r2, #8]
 8004b2c:	6798      	str	r0, [r3, #120]	; 0x78
	_current->arch.swap_return_value = _k_neg_eagain;
 8004b2e:	4909      	ldr	r1, [pc, #36]	; (8004b54 <arch_swap+0x2c>)
 8004b30:	6809      	ldr	r1, [r1, #0]
 8004b32:	67d9      	str	r1, [r3, #124]	; 0x7c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8004b34:	4908      	ldr	r1, [pc, #32]	; (8004b58 <arch_swap+0x30>)
 8004b36:	684b      	ldr	r3, [r1, #4]
 8004b38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b3c:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
 8004b3e:	2300      	movs	r3, #0
 8004b40:	f383 8811 	msr	BASEPRI, r3
 8004b44:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
 8004b48:	6893      	ldr	r3, [r2, #8]
}
 8004b4a:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop
 8004b50:	2000136c 	.word	0x2000136c
 8004b54:	08011b9c 	.word	0x08011b9c
 8004b58:	e000ed00 	.word	0xe000ed00

08004b5c <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
 8004b5c:	4912      	ldr	r1, [pc, #72]	; (8004ba8 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
 8004b5e:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
 8004b60:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
 8004b64:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
 8004b66:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
 8004b6a:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 8004b6e:	2010      	movs	r0, #16
    msr BASEPRI_MAX, r0
 8004b70:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
 8004b74:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
 8004b78:	4f0c      	ldr	r7, [pc, #48]	; (8004bac <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
 8004b7a:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
 8004b7e:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
 8004b80:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
 8004b82:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
 8004b84:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
 8004b86:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
 8004b88:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
 8004b8a:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
 8004b8e:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
 8004b90:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
 8004b92:	f000 fec5 	bl	8005920 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
 8004b96:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
 8004b9a:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
 8004b9e:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
 8004ba2:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
 8004ba6:	4770      	bx	lr
    ldr r1, =_kernel
 8004ba8:	2000136c 	.word	0x2000136c
    ldr v4, =_SCS_ICSR
 8004bac:	e000ed04 	.word	0xe000ed04

08004bb0 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
 8004bb0:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
 8004bb4:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
 8004bb6:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
 8004bba:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
 8004bbe:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
 8004bc0:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
 8004bc4:	2902      	cmp	r1, #2
    beq _oops
 8004bc6:	d0ff      	beq.n	8004bc8 <_oops>

08004bc8 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
 8004bc8:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
 8004bca:	f009 fa97 	bl	800e0fc <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
 8004bce:	bd01      	pop	{r0, pc}

08004bd0 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
 8004bd0:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
 8004bd2:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
 8004bd6:	490d      	ldr	r1, [pc, #52]	; (8004c0c <arch_new_thread+0x3c>)
 8004bd8:	f842 1c08 	str.w	r1, [r2, #-8]
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
 8004bdc:	f021 0101 	bic.w	r1, r1, #1
 8004be0:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
 8004be4:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
 8004be8:	9b01      	ldr	r3, [sp, #4]
 8004bea:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
 8004bee:	9b02      	ldr	r3, [sp, #8]
 8004bf0:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
 8004bf4:	9b03      	ldr	r3, [sp, #12]
 8004bf6:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
 8004bfa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004bfe:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
 8004c02:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
 8004c04:	2300      	movs	r3, #0
 8004c06:	6783      	str	r3, [r0, #120]	; 0x78
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
 8004c08:	bc10      	pop	{r4}
 8004c0a:	4770      	bx	lr
 8004c0c:	0800d8bd 	.word	0x0800d8bd

08004c10 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
 8004c10:	4b11      	ldr	r3, [pc, #68]	; (8004c58 <z_check_thread_stack_fail+0x48>)
 8004c12:	689a      	ldr	r2, [r3, #8]

	if (thread == NULL) {
 8004c14:	b1ea      	cbz	r2, 8004c52 <z_check_thread_stack_fail+0x42>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
 8004c16:	f110 0f16 	cmn.w	r0, #22
 8004c1a:	d010      	beq.n	8004c3e <z_check_thread_stack_fail+0x2e>
 8004c1c:	6e93      	ldr	r3, [r2, #104]	; 0x68
 8004c1e:	f1a3 0c20 	sub.w	ip, r3, #32
 8004c22:	4584      	cmp	ip, r0
 8004c24:	d805      	bhi.n	8004c32 <z_check_thread_stack_fail+0x22>
 8004c26:	4283      	cmp	r3, r0
 8004c28:	d905      	bls.n	8004c36 <z_check_thread_stack_fail+0x26>
 8004c2a:	428b      	cmp	r3, r1
 8004c2c:	d805      	bhi.n	8004c3a <z_check_thread_stack_fail+0x2a>
 8004c2e:	2100      	movs	r1, #0
 8004c30:	e00a      	b.n	8004c48 <z_check_thread_stack_fail+0x38>
 8004c32:	2100      	movs	r1, #0
 8004c34:	e008      	b.n	8004c48 <z_check_thread_stack_fail+0x38>
 8004c36:	2100      	movs	r1, #0
 8004c38:	e006      	b.n	8004c48 <z_check_thread_stack_fail+0x38>
 8004c3a:	2101      	movs	r1, #1
 8004c3c:	e004      	b.n	8004c48 <z_check_thread_stack_fail+0x38>
 8004c3e:	6e93      	ldr	r3, [r2, #104]	; 0x68
 8004c40:	428b      	cmp	r3, r1
 8004c42:	bf94      	ite	ls
 8004c44:	2100      	movls	r1, #0
 8004c46:	2101      	movhi	r1, #1
 8004c48:	b909      	cbnz	r1, 8004c4e <z_check_thread_stack_fail+0x3e>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
 8004c4a:	2000      	movs	r0, #0
}
 8004c4c:	4770      	bx	lr
		return thread->stack_info.start;
 8004c4e:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8004c50:	4770      	bx	lr
		return 0;
 8004c52:	2000      	movs	r0, #0
 8004c54:	4770      	bx	lr
 8004c56:	bf00      	nop
 8004c58:	2000136c 	.word	0x2000136c

08004c5c <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
 8004c5c:	b508      	push	{r3, lr}
 8004c5e:	460d      	mov	r5, r1
 8004c60:	4614      	mov	r4, r2
	z_arm_prepare_switch_to_main();

	_current = main_thread;
 8004c62:	4b08      	ldr	r3, [pc, #32]	; (8004c84 <arch_switch_to_main_thread+0x28>)
 8004c64:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
 8004c66:	f000 fe5b 	bl	8005920 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
 8004c6a:	4620      	mov	r0, r4
 8004c6c:	f385 8809 	msr	PSP, r5
 8004c70:	2100      	movs	r1, #0
 8004c72:	b663      	cpsie	if
 8004c74:	f381 8811 	msr	BASEPRI, r1
 8004c78:	f3bf 8f6f 	isb	sy
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	2300      	movs	r3, #0
 8004c80:	f008 fe1c 	bl	800d8bc <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
 8004c84:	2000136c 	.word	0x2000136c

08004c88 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
 8004c88:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
 8004c8a:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
 8004c8e:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
 8004c92:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
 8004c96:	4904      	ldr	r1, [pc, #16]	; (8004ca8 <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
 8004c98:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
 8004c9a:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
 8004c9c:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
 8004c9e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
 8004ca2:	4902      	ldr	r1, [pc, #8]	; (8004cac <_isr_wrapper+0x24>)
	bx r1
 8004ca4:	4708      	bx	r1
 8004ca6:	0000      	.short	0x0000
	ldr r1, =_sw_isr_table
 8004ca8:	0801043c 	.word	0x0801043c
	ldr r1, =z_arm_int_exit
 8004cac:	08004cb1 	.word	0x08004cb1

08004cb0 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
 8004cb0:	4b04      	ldr	r3, [pc, #16]	; (8004cc4 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
 8004cb2:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
 8004cb4:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
 8004cb6:	4288      	cmp	r0, r1
	beq _EXIT_EXC
 8004cb8:	d003      	beq.n	8004cc2 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
 8004cba:	4903      	ldr	r1, [pc, #12]	; (8004cc8 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
 8004cbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
 8004cc0:	600a      	str	r2, [r1, #0]

08004cc2 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
 8004cc2:	4770      	bx	lr
	ldr r3, =_kernel
 8004cc4:	2000136c 	.word	0x2000136c
	ldr r1, =_SCS_ICSR
 8004cc8:	e000ed04 	.word	0xe000ed04

08004ccc <reserved_exception>:
 *
 * See z_arm_fault_dump() for example.
 *
 */
static void reserved_exception(const z_arch_esf_t *esf, int fault)
{
 8004ccc:	b500      	push	{lr}
 8004cce:	b085      	sub	sp, #20
	ARG_UNUSED(esf);

	PR_FAULT_INFO("***** %s %d) *****",
 8004cd0:	290f      	cmp	r1, #15
 8004cd2:	dc0f      	bgt.n	8004cf4 <reserved_exception+0x28>
 8004cd4:	4b08      	ldr	r3, [pc, #32]	; (8004cf8 <reserved_exception+0x2c>)
 8004cd6:	3910      	subs	r1, #16
 8004cd8:	9103      	str	r1, [sp, #12]
 8004cda:	9302      	str	r3, [sp, #8]
 8004cdc:	4b07      	ldr	r3, [pc, #28]	; (8004cfc <reserved_exception+0x30>)
 8004cde:	9301      	str	r3, [sp, #4]
 8004ce0:	2000      	movs	r0, #0
 8004ce2:	9000      	str	r0, [sp, #0]
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	4905      	ldr	r1, [pc, #20]	; (8004d00 <reserved_exception+0x34>)
 8004cea:	f009 fa1b 	bl	800e124 <z_log_msg2_runtime_create>
	       fault < 16 ? "Reserved Exception (" : "Spurious interrupt (IRQ ",
	       fault - 16);
}
 8004cee:	b005      	add	sp, #20
 8004cf0:	f85d fb04 	ldr.w	pc, [sp], #4
	PR_FAULT_INFO("***** %s %d) *****",
 8004cf4:	4b03      	ldr	r3, [pc, #12]	; (8004d04 <reserved_exception+0x38>)
 8004cf6:	e7ee      	b.n	8004cd6 <reserved_exception+0xa>
 8004cf8:	08010dfc 	.word	0x08010dfc
 8004cfc:	08010e14 	.word	0x08010e14
 8004d00:	08010714 	.word	0x08010714
 8004d04:	08010de0 	.word	0x08010de0

08004d08 <bus_fault>:
{
 8004d08:	b570      	push	{r4, r5, r6, lr}
 8004d0a:	b0ba      	sub	sp, #232	; 0xe8
 8004d0c:	4605      	mov	r5, r0
 8004d0e:	460e      	mov	r6, r1
 8004d10:	4614      	mov	r4, r2
	PR_FAULT_INFO("***** BUS FAULT *****");
 8004d12:	2201      	movs	r2, #1
 8004d14:	f8ad 2008 	strh.w	r2, [sp, #8]
 8004d18:	4ba8      	ldr	r3, [pc, #672]	; (8004fbc <bus_fault+0x2b4>)
 8004d1a:	930e      	str	r3, [sp, #56]	; 0x38
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	9301      	str	r3, [sp, #4]
 8004d20:	2102      	movs	r1, #2
 8004d22:	f88d 1004 	strb.w	r1, [sp, #4]
 8004d26:	9901      	ldr	r1, [sp, #4]
 8004d28:	910d      	str	r1, [sp, #52]	; 0x34
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	f363 0100 	bfi	r1, r3, #0, #1
 8004d30:	f363 0141 	bfi	r1, r3, #1, #1
 8004d34:	f363 0182 	bfi	r1, r3, #2, #1
 8004d38:	f363 01c5 	bfi	r1, r3, #3, #3
 8004d3c:	f362 1188 	bfi	r1, r2, #6, #3
 8004d40:	2208      	movs	r2, #8
 8004d42:	f362 2152 	bfi	r1, r2, #9, #10
 8004d46:	f363 41de 	bfi	r1, r3, #19, #12
 8004d4a:	f363 71df 	bfi	r1, r3, #31, #1
 8004d4e:	aa0d      	add	r2, sp, #52	; 0x34
 8004d50:	489b      	ldr	r0, [pc, #620]	; (8004fc0 <bus_fault+0x2b8>)
 8004d52:	f009 f95a 	bl	800e00a <z_impl_z_log_msg2_static_create>
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
 8004d56:	4b9b      	ldr	r3, [pc, #620]	; (8004fc4 <bus_fault+0x2bc>)
 8004d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d5a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004d5e:	d128      	bne.n	8004db2 <bus_fault+0xaa>
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
 8004d60:	4b98      	ldr	r3, [pc, #608]	; (8004fc4 <bus_fault+0x2bc>)
 8004d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d64:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004d68:	d146      	bne.n	8004df8 <bus_fault+0xf0>
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
 8004d6a:	4b96      	ldr	r3, [pc, #600]	; (8004fc4 <bus_fault+0x2bc>)
 8004d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d6e:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004d72:	d164      	bne.n	8004e3e <bus_fault+0x136>
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
 8004d74:	4b93      	ldr	r3, [pc, #588]	; (8004fc4 <bus_fault+0x2bc>)
 8004d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d78:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004d7c:	f040 80b4 	bne.w	8004ee8 <bus_fault+0x1e0>
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
 8004d80:	4b90      	ldr	r3, [pc, #576]	; (8004fc4 <bus_fault+0x2bc>)
 8004d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d84:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004d88:	f040 80d1 	bne.w	8004f2e <bus_fault+0x226>
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
 8004d8c:	4b8d      	ldr	r3, [pc, #564]	; (8004fc4 <bus_fault+0x2bc>)
 8004d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d90:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8004d94:	f040 80ee 	bne.w	8004f74 <bus_fault+0x26c>
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
 8004d98:	4a8a      	ldr	r2, [pc, #552]	; (8004fc4 <bus_fault+0x2bc>)
 8004d9a:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8004d9c:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
 8004da0:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
 8004da2:	2101      	movs	r1, #1
 8004da4:	4628      	mov	r0, r5
 8004da6:	f009 f9bb 	bl	800e120 <memory_fault_recoverable>
 8004daa:	7020      	strb	r0, [r4, #0]
}
 8004dac:	2000      	movs	r0, #0
 8004dae:	b03a      	add	sp, #232	; 0xe8
 8004db0:	bd70      	pop	{r4, r5, r6, pc}
		PR_FAULT_INFO("  Stacking error");
 8004db2:	2201      	movs	r2, #1
 8004db4:	f8ad 2008 	strh.w	r2, [sp, #8]
 8004db8:	4b83      	ldr	r3, [pc, #524]	; (8004fc8 <bus_fault+0x2c0>)
 8004dba:	9314      	str	r3, [sp, #80]	; 0x50
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	9301      	str	r3, [sp, #4]
 8004dc0:	2102      	movs	r1, #2
 8004dc2:	f88d 1004 	strb.w	r1, [sp, #4]
 8004dc6:	9901      	ldr	r1, [sp, #4]
 8004dc8:	9113      	str	r1, [sp, #76]	; 0x4c
 8004dca:	4619      	mov	r1, r3
 8004dcc:	f363 0100 	bfi	r1, r3, #0, #1
 8004dd0:	f363 0141 	bfi	r1, r3, #1, #1
 8004dd4:	f363 0182 	bfi	r1, r3, #2, #1
 8004dd8:	f363 01c5 	bfi	r1, r3, #3, #3
 8004ddc:	f362 1188 	bfi	r1, r2, #6, #3
 8004de0:	2208      	movs	r2, #8
 8004de2:	f362 2152 	bfi	r1, r2, #9, #10
 8004de6:	f363 41de 	bfi	r1, r3, #19, #12
 8004dea:	f363 71df 	bfi	r1, r3, #31, #1
 8004dee:	aa13      	add	r2, sp, #76	; 0x4c
 8004df0:	4873      	ldr	r0, [pc, #460]	; (8004fc0 <bus_fault+0x2b8>)
 8004df2:	f009 f90a 	bl	800e00a <z_impl_z_log_msg2_static_create>
 8004df6:	e7b3      	b.n	8004d60 <bus_fault+0x58>
		PR_FAULT_INFO("  Unstacking error");
 8004df8:	2201      	movs	r2, #1
 8004dfa:	f8ad 2008 	strh.w	r2, [sp, #8]
 8004dfe:	4b73      	ldr	r3, [pc, #460]	; (8004fcc <bus_fault+0x2c4>)
 8004e00:	931a      	str	r3, [sp, #104]	; 0x68
 8004e02:	2300      	movs	r3, #0
 8004e04:	9301      	str	r3, [sp, #4]
 8004e06:	2102      	movs	r1, #2
 8004e08:	f88d 1004 	strb.w	r1, [sp, #4]
 8004e0c:	9901      	ldr	r1, [sp, #4]
 8004e0e:	9119      	str	r1, [sp, #100]	; 0x64
 8004e10:	4619      	mov	r1, r3
 8004e12:	f363 0100 	bfi	r1, r3, #0, #1
 8004e16:	f363 0141 	bfi	r1, r3, #1, #1
 8004e1a:	f363 0182 	bfi	r1, r3, #2, #1
 8004e1e:	f363 01c5 	bfi	r1, r3, #3, #3
 8004e22:	f362 1188 	bfi	r1, r2, #6, #3
 8004e26:	2208      	movs	r2, #8
 8004e28:	f362 2152 	bfi	r1, r2, #9, #10
 8004e2c:	f363 41de 	bfi	r1, r3, #19, #12
 8004e30:	f363 71df 	bfi	r1, r3, #31, #1
 8004e34:	aa19      	add	r2, sp, #100	; 0x64
 8004e36:	4862      	ldr	r0, [pc, #392]	; (8004fc0 <bus_fault+0x2b8>)
 8004e38:	f009 f8e7 	bl	800e00a <z_impl_z_log_msg2_static_create>
 8004e3c:	e795      	b.n	8004d6a <bus_fault+0x62>
		PR_FAULT_INFO("  Precise data bus error");
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f8ad 2008 	strh.w	r2, [sp, #8]
 8004e44:	4b62      	ldr	r3, [pc, #392]	; (8004fd0 <bus_fault+0x2c8>)
 8004e46:	9320      	str	r3, [sp, #128]	; 0x80
 8004e48:	2300      	movs	r3, #0
 8004e4a:	9301      	str	r3, [sp, #4]
 8004e4c:	2102      	movs	r1, #2
 8004e4e:	f88d 1004 	strb.w	r1, [sp, #4]
 8004e52:	9901      	ldr	r1, [sp, #4]
 8004e54:	911f      	str	r1, [sp, #124]	; 0x7c
 8004e56:	4619      	mov	r1, r3
 8004e58:	f363 0100 	bfi	r1, r3, #0, #1
 8004e5c:	f363 0141 	bfi	r1, r3, #1, #1
 8004e60:	f363 0182 	bfi	r1, r3, #2, #1
 8004e64:	f363 01c5 	bfi	r1, r3, #3, #3
 8004e68:	f362 1188 	bfi	r1, r2, #6, #3
 8004e6c:	2208      	movs	r2, #8
 8004e6e:	f362 2152 	bfi	r1, r2, #9, #10
 8004e72:	f363 41de 	bfi	r1, r3, #19, #12
 8004e76:	f363 71df 	bfi	r1, r3, #31, #1
 8004e7a:	aa1f      	add	r2, sp, #124	; 0x7c
 8004e7c:	4850      	ldr	r0, [pc, #320]	; (8004fc0 <bus_fault+0x2b8>)
 8004e7e:	f009 f8c4 	bl	800e00a <z_impl_z_log_msg2_static_create>
		STORE_xFAR(bfar, SCB->BFAR);
 8004e82:	4b50      	ldr	r3, [pc, #320]	; (8004fc4 <bus_fault+0x2bc>)
 8004e84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
 8004e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e88:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8004e8c:	f43f af72 	beq.w	8004d74 <bus_fault+0x6c>
			PR_EXC("  BFAR Address: 0x%x", bfar);
 8004e90:	2001      	movs	r0, #1
 8004e92:	f8ad 0008 	strh.w	r0, [sp, #8]
 8004e96:	4b4f      	ldr	r3, [pc, #316]	; (8004fd4 <bus_fault+0x2cc>)
 8004e98:	9326      	str	r3, [sp, #152]	; 0x98
 8004e9a:	9227      	str	r2, [sp, #156]	; 0x9c
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	9301      	str	r3, [sp, #4]
 8004ea0:	2203      	movs	r2, #3
 8004ea2:	f88d 2004 	strb.w	r2, [sp, #4]
 8004ea6:	9a01      	ldr	r2, [sp, #4]
 8004ea8:	9225      	str	r2, [sp, #148]	; 0x94
 8004eaa:	4619      	mov	r1, r3
 8004eac:	f363 0100 	bfi	r1, r3, #0, #1
 8004eb0:	f363 0141 	bfi	r1, r3, #1, #1
 8004eb4:	f363 0182 	bfi	r1, r3, #2, #1
 8004eb8:	f363 01c5 	bfi	r1, r3, #3, #3
 8004ebc:	f360 1188 	bfi	r1, r0, #6, #3
 8004ec0:	220c      	movs	r2, #12
 8004ec2:	f362 2152 	bfi	r1, r2, #9, #10
 8004ec6:	f363 41de 	bfi	r1, r3, #19, #12
 8004eca:	f363 71df 	bfi	r1, r3, #31, #1
 8004ece:	aa25      	add	r2, sp, #148	; 0x94
 8004ed0:	483b      	ldr	r0, [pc, #236]	; (8004fc0 <bus_fault+0x2b8>)
 8004ed2:	f009 f89a 	bl	800e00a <z_impl_z_log_msg2_static_create>
			if (from_hard_fault != 0) {
 8004ed6:	2e00      	cmp	r6, #0
 8004ed8:	f43f af4c 	beq.w	8004d74 <bus_fault+0x6c>
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
 8004edc:	4a39      	ldr	r2, [pc, #228]	; (8004fc4 <bus_fault+0x2bc>)
 8004ede:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8004ee0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004ee4:	6293      	str	r3, [r2, #40]	; 0x28
 8004ee6:	e745      	b.n	8004d74 <bus_fault+0x6c>
		PR_FAULT_INFO("  Imprecise data bus error");
 8004ee8:	2201      	movs	r2, #1
 8004eea:	f8ad 2008 	strh.w	r2, [sp, #8]
 8004eee:	4b3a      	ldr	r3, [pc, #232]	; (8004fd8 <bus_fault+0x2d0>)
 8004ef0:	932c      	str	r3, [sp, #176]	; 0xb0
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	9301      	str	r3, [sp, #4]
 8004ef6:	2102      	movs	r1, #2
 8004ef8:	f88d 1004 	strb.w	r1, [sp, #4]
 8004efc:	9901      	ldr	r1, [sp, #4]
 8004efe:	912b      	str	r1, [sp, #172]	; 0xac
 8004f00:	4619      	mov	r1, r3
 8004f02:	f363 0100 	bfi	r1, r3, #0, #1
 8004f06:	f363 0141 	bfi	r1, r3, #1, #1
 8004f0a:	f363 0182 	bfi	r1, r3, #2, #1
 8004f0e:	f363 01c5 	bfi	r1, r3, #3, #3
 8004f12:	f362 1188 	bfi	r1, r2, #6, #3
 8004f16:	2208      	movs	r2, #8
 8004f18:	f362 2152 	bfi	r1, r2, #9, #10
 8004f1c:	f363 41de 	bfi	r1, r3, #19, #12
 8004f20:	f363 71df 	bfi	r1, r3, #31, #1
 8004f24:	aa2b      	add	r2, sp, #172	; 0xac
 8004f26:	4826      	ldr	r0, [pc, #152]	; (8004fc0 <bus_fault+0x2b8>)
 8004f28:	f009 f86f 	bl	800e00a <z_impl_z_log_msg2_static_create>
 8004f2c:	e728      	b.n	8004d80 <bus_fault+0x78>
		PR_FAULT_INFO("  Instruction bus error");
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f8ad 2008 	strh.w	r2, [sp, #8]
 8004f34:	4b29      	ldr	r3, [pc, #164]	; (8004fdc <bus_fault+0x2d4>)
 8004f36:	9338      	str	r3, [sp, #224]	; 0xe0
 8004f38:	2300      	movs	r3, #0
 8004f3a:	9301      	str	r3, [sp, #4]
 8004f3c:	2102      	movs	r1, #2
 8004f3e:	f88d 1004 	strb.w	r1, [sp, #4]
 8004f42:	9901      	ldr	r1, [sp, #4]
 8004f44:	9137      	str	r1, [sp, #220]	; 0xdc
 8004f46:	4619      	mov	r1, r3
 8004f48:	f363 0100 	bfi	r1, r3, #0, #1
 8004f4c:	f363 0141 	bfi	r1, r3, #1, #1
 8004f50:	f363 0182 	bfi	r1, r3, #2, #1
 8004f54:	f363 01c5 	bfi	r1, r3, #3, #3
 8004f58:	f362 1188 	bfi	r1, r2, #6, #3
 8004f5c:	2208      	movs	r2, #8
 8004f5e:	f362 2152 	bfi	r1, r2, #9, #10
 8004f62:	f363 41de 	bfi	r1, r3, #19, #12
 8004f66:	f363 71df 	bfi	r1, r3, #31, #1
 8004f6a:	aa37      	add	r2, sp, #220	; 0xdc
 8004f6c:	4814      	ldr	r0, [pc, #80]	; (8004fc0 <bus_fault+0x2b8>)
 8004f6e:	f009 f84c 	bl	800e00a <z_impl_z_log_msg2_static_create>
 8004f72:	e711      	b.n	8004d98 <bus_fault+0x90>
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
 8004f74:	2201      	movs	r2, #1
 8004f76:	f8ad 2008 	strh.w	r2, [sp, #8]
 8004f7a:	4b19      	ldr	r3, [pc, #100]	; (8004fe0 <bus_fault+0x2d8>)
 8004f7c:	9332      	str	r3, [sp, #200]	; 0xc8
 8004f7e:	2300      	movs	r3, #0
 8004f80:	9301      	str	r3, [sp, #4]
 8004f82:	2102      	movs	r1, #2
 8004f84:	f88d 1004 	strb.w	r1, [sp, #4]
 8004f88:	9901      	ldr	r1, [sp, #4]
 8004f8a:	9131      	str	r1, [sp, #196]	; 0xc4
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	f363 0100 	bfi	r1, r3, #0, #1
 8004f92:	f363 0141 	bfi	r1, r3, #1, #1
 8004f96:	f363 0182 	bfi	r1, r3, #2, #1
 8004f9a:	f363 01c5 	bfi	r1, r3, #3, #3
 8004f9e:	f362 1188 	bfi	r1, r2, #6, #3
 8004fa2:	2208      	movs	r2, #8
 8004fa4:	f362 2152 	bfi	r1, r2, #9, #10
 8004fa8:	f363 41de 	bfi	r1, r3, #19, #12
 8004fac:	f363 71df 	bfi	r1, r3, #31, #1
 8004fb0:	aa31      	add	r2, sp, #196	; 0xc4
 8004fb2:	4803      	ldr	r0, [pc, #12]	; (8004fc0 <bus_fault+0x2b8>)
 8004fb4:	f009 f829 	bl	800e00a <z_impl_z_log_msg2_static_create>
 8004fb8:	e6ee      	b.n	8004d98 <bus_fault+0x90>
 8004fba:	bf00      	nop
 8004fbc:	08010e28 	.word	0x08010e28
 8004fc0:	08010714 	.word	0x08010714
 8004fc4:	e000ed00 	.word	0xe000ed00
 8004fc8:	08010e40 	.word	0x08010e40
 8004fcc:	08010e54 	.word	0x08010e54
 8004fd0:	08010e68 	.word	0x08010e68
 8004fd4:	08010e84 	.word	0x08010e84
 8004fd8:	08010e9c 	.word	0x08010e9c
 8004fdc:	08010eb8 	.word	0x08010eb8
 8004fe0:	08010ed0 	.word	0x08010ed0

08004fe4 <usage_fault>:
{
 8004fe4:	b500      	push	{lr}
 8004fe6:	b0b5      	sub	sp, #212	; 0xd4
	PR_FAULT_INFO("***** USAGE FAULT *****");
 8004fe8:	2201      	movs	r2, #1
 8004fea:	f8ad 2008 	strh.w	r2, [sp, #8]
 8004fee:	4b8e      	ldr	r3, [pc, #568]	; (8005228 <usage_fault+0x244>)
 8004ff0:	930e      	str	r3, [sp, #56]	; 0x38
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	9301      	str	r3, [sp, #4]
 8004ff6:	2102      	movs	r1, #2
 8004ff8:	f88d 1004 	strb.w	r1, [sp, #4]
 8004ffc:	9901      	ldr	r1, [sp, #4]
 8004ffe:	910d      	str	r1, [sp, #52]	; 0x34
 8005000:	4619      	mov	r1, r3
 8005002:	f363 0100 	bfi	r1, r3, #0, #1
 8005006:	f363 0141 	bfi	r1, r3, #1, #1
 800500a:	f363 0182 	bfi	r1, r3, #2, #1
 800500e:	f363 01c5 	bfi	r1, r3, #3, #3
 8005012:	f362 1188 	bfi	r1, r2, #6, #3
 8005016:	2208      	movs	r2, #8
 8005018:	f362 2152 	bfi	r1, r2, #9, #10
 800501c:	f363 41de 	bfi	r1, r3, #19, #12
 8005020:	f363 71df 	bfi	r1, r3, #31, #1
 8005024:	aa0d      	add	r2, sp, #52	; 0x34
 8005026:	4881      	ldr	r0, [pc, #516]	; (800522c <usage_fault+0x248>)
 8005028:	f008 ffef 	bl	800e00a <z_impl_z_log_msg2_static_create>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
 800502c:	4b80      	ldr	r3, [pc, #512]	; (8005230 <usage_fault+0x24c>)
 800502e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005030:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005034:	d125      	bne.n	8005082 <usage_fault+0x9e>
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
 8005036:	4b7e      	ldr	r3, [pc, #504]	; (8005230 <usage_fault+0x24c>)
 8005038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800503a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800503e:	d143      	bne.n	80050c8 <usage_fault+0xe4>
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
 8005040:	4b7b      	ldr	r3, [pc, #492]	; (8005230 <usage_fault+0x24c>)
 8005042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005044:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8005048:	d161      	bne.n	800510e <usage_fault+0x12a>
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
 800504a:	4b79      	ldr	r3, [pc, #484]	; (8005230 <usage_fault+0x24c>)
 800504c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800504e:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8005052:	d17f      	bne.n	8005154 <usage_fault+0x170>
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
 8005054:	4b76      	ldr	r3, [pc, #472]	; (8005230 <usage_fault+0x24c>)
 8005056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005058:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800505c:	f040 809d 	bne.w	800519a <usage_fault+0x1b6>
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
 8005060:	4b73      	ldr	r3, [pc, #460]	; (8005230 <usage_fault+0x24c>)
 8005062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005064:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8005068:	f040 80ba 	bne.w	80051e0 <usage_fault+0x1fc>
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
 800506c:	4a70      	ldr	r2, [pc, #448]	; (8005230 <usage_fault+0x24c>)
 800506e:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8005070:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 8005074:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 8005078:	6293      	str	r3, [r2, #40]	; 0x28
}
 800507a:	2000      	movs	r0, #0
 800507c:	b035      	add	sp, #212	; 0xd4
 800507e:	f85d fb04 	ldr.w	pc, [sp], #4
		PR_FAULT_INFO("  Division by zero");
 8005082:	2201      	movs	r2, #1
 8005084:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005088:	4b6a      	ldr	r3, [pc, #424]	; (8005234 <usage_fault+0x250>)
 800508a:	9314      	str	r3, [sp, #80]	; 0x50
 800508c:	2300      	movs	r3, #0
 800508e:	9301      	str	r3, [sp, #4]
 8005090:	2102      	movs	r1, #2
 8005092:	f88d 1004 	strb.w	r1, [sp, #4]
 8005096:	9901      	ldr	r1, [sp, #4]
 8005098:	9113      	str	r1, [sp, #76]	; 0x4c
 800509a:	4619      	mov	r1, r3
 800509c:	f363 0100 	bfi	r1, r3, #0, #1
 80050a0:	f363 0141 	bfi	r1, r3, #1, #1
 80050a4:	f363 0182 	bfi	r1, r3, #2, #1
 80050a8:	f363 01c5 	bfi	r1, r3, #3, #3
 80050ac:	f362 1188 	bfi	r1, r2, #6, #3
 80050b0:	2208      	movs	r2, #8
 80050b2:	f362 2152 	bfi	r1, r2, #9, #10
 80050b6:	f363 41de 	bfi	r1, r3, #19, #12
 80050ba:	f363 71df 	bfi	r1, r3, #31, #1
 80050be:	aa13      	add	r2, sp, #76	; 0x4c
 80050c0:	485a      	ldr	r0, [pc, #360]	; (800522c <usage_fault+0x248>)
 80050c2:	f008 ffa2 	bl	800e00a <z_impl_z_log_msg2_static_create>
 80050c6:	e7b6      	b.n	8005036 <usage_fault+0x52>
		PR_FAULT_INFO("  Unaligned memory access");
 80050c8:	2201      	movs	r2, #1
 80050ca:	f8ad 2008 	strh.w	r2, [sp, #8]
 80050ce:	4b5a      	ldr	r3, [pc, #360]	; (8005238 <usage_fault+0x254>)
 80050d0:	931a      	str	r3, [sp, #104]	; 0x68
 80050d2:	2300      	movs	r3, #0
 80050d4:	9301      	str	r3, [sp, #4]
 80050d6:	2102      	movs	r1, #2
 80050d8:	f88d 1004 	strb.w	r1, [sp, #4]
 80050dc:	9901      	ldr	r1, [sp, #4]
 80050de:	9119      	str	r1, [sp, #100]	; 0x64
 80050e0:	4619      	mov	r1, r3
 80050e2:	f363 0100 	bfi	r1, r3, #0, #1
 80050e6:	f363 0141 	bfi	r1, r3, #1, #1
 80050ea:	f363 0182 	bfi	r1, r3, #2, #1
 80050ee:	f363 01c5 	bfi	r1, r3, #3, #3
 80050f2:	f362 1188 	bfi	r1, r2, #6, #3
 80050f6:	2208      	movs	r2, #8
 80050f8:	f362 2152 	bfi	r1, r2, #9, #10
 80050fc:	f363 41de 	bfi	r1, r3, #19, #12
 8005100:	f363 71df 	bfi	r1, r3, #31, #1
 8005104:	aa19      	add	r2, sp, #100	; 0x64
 8005106:	4849      	ldr	r0, [pc, #292]	; (800522c <usage_fault+0x248>)
 8005108:	f008 ff7f 	bl	800e00a <z_impl_z_log_msg2_static_create>
 800510c:	e798      	b.n	8005040 <usage_fault+0x5c>
		PR_FAULT_INFO("  No coprocessor instructions");
 800510e:	2201      	movs	r2, #1
 8005110:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005114:	4b49      	ldr	r3, [pc, #292]	; (800523c <usage_fault+0x258>)
 8005116:	9320      	str	r3, [sp, #128]	; 0x80
 8005118:	2300      	movs	r3, #0
 800511a:	9301      	str	r3, [sp, #4]
 800511c:	2102      	movs	r1, #2
 800511e:	f88d 1004 	strb.w	r1, [sp, #4]
 8005122:	9901      	ldr	r1, [sp, #4]
 8005124:	911f      	str	r1, [sp, #124]	; 0x7c
 8005126:	4619      	mov	r1, r3
 8005128:	f363 0100 	bfi	r1, r3, #0, #1
 800512c:	f363 0141 	bfi	r1, r3, #1, #1
 8005130:	f363 0182 	bfi	r1, r3, #2, #1
 8005134:	f363 01c5 	bfi	r1, r3, #3, #3
 8005138:	f362 1188 	bfi	r1, r2, #6, #3
 800513c:	2208      	movs	r2, #8
 800513e:	f362 2152 	bfi	r1, r2, #9, #10
 8005142:	f363 41de 	bfi	r1, r3, #19, #12
 8005146:	f363 71df 	bfi	r1, r3, #31, #1
 800514a:	aa1f      	add	r2, sp, #124	; 0x7c
 800514c:	4837      	ldr	r0, [pc, #220]	; (800522c <usage_fault+0x248>)
 800514e:	f008 ff5c 	bl	800e00a <z_impl_z_log_msg2_static_create>
 8005152:	e77a      	b.n	800504a <usage_fault+0x66>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
 8005154:	2201      	movs	r2, #1
 8005156:	f8ad 2008 	strh.w	r2, [sp, #8]
 800515a:	4b39      	ldr	r3, [pc, #228]	; (8005240 <usage_fault+0x25c>)
 800515c:	9326      	str	r3, [sp, #152]	; 0x98
 800515e:	2300      	movs	r3, #0
 8005160:	9301      	str	r3, [sp, #4]
 8005162:	2102      	movs	r1, #2
 8005164:	f88d 1004 	strb.w	r1, [sp, #4]
 8005168:	9901      	ldr	r1, [sp, #4]
 800516a:	9125      	str	r1, [sp, #148]	; 0x94
 800516c:	4619      	mov	r1, r3
 800516e:	f363 0100 	bfi	r1, r3, #0, #1
 8005172:	f363 0141 	bfi	r1, r3, #1, #1
 8005176:	f363 0182 	bfi	r1, r3, #2, #1
 800517a:	f363 01c5 	bfi	r1, r3, #3, #3
 800517e:	f362 1188 	bfi	r1, r2, #6, #3
 8005182:	2208      	movs	r2, #8
 8005184:	f362 2152 	bfi	r1, r2, #9, #10
 8005188:	f363 41de 	bfi	r1, r3, #19, #12
 800518c:	f363 71df 	bfi	r1, r3, #31, #1
 8005190:	aa25      	add	r2, sp, #148	; 0x94
 8005192:	4826      	ldr	r0, [pc, #152]	; (800522c <usage_fault+0x248>)
 8005194:	f008 ff39 	bl	800e00a <z_impl_z_log_msg2_static_create>
 8005198:	e75c      	b.n	8005054 <usage_fault+0x70>
		PR_FAULT_INFO("  Illegal use of the EPSR");
 800519a:	2201      	movs	r2, #1
 800519c:	f8ad 2008 	strh.w	r2, [sp, #8]
 80051a0:	4b28      	ldr	r3, [pc, #160]	; (8005244 <usage_fault+0x260>)
 80051a2:	932c      	str	r3, [sp, #176]	; 0xb0
 80051a4:	2300      	movs	r3, #0
 80051a6:	9301      	str	r3, [sp, #4]
 80051a8:	2102      	movs	r1, #2
 80051aa:	f88d 1004 	strb.w	r1, [sp, #4]
 80051ae:	9901      	ldr	r1, [sp, #4]
 80051b0:	912b      	str	r1, [sp, #172]	; 0xac
 80051b2:	4619      	mov	r1, r3
 80051b4:	f363 0100 	bfi	r1, r3, #0, #1
 80051b8:	f363 0141 	bfi	r1, r3, #1, #1
 80051bc:	f363 0182 	bfi	r1, r3, #2, #1
 80051c0:	f363 01c5 	bfi	r1, r3, #3, #3
 80051c4:	f362 1188 	bfi	r1, r2, #6, #3
 80051c8:	2208      	movs	r2, #8
 80051ca:	f362 2152 	bfi	r1, r2, #9, #10
 80051ce:	f363 41de 	bfi	r1, r3, #19, #12
 80051d2:	f363 71df 	bfi	r1, r3, #31, #1
 80051d6:	aa2b      	add	r2, sp, #172	; 0xac
 80051d8:	4814      	ldr	r0, [pc, #80]	; (800522c <usage_fault+0x248>)
 80051da:	f008 ff16 	bl	800e00a <z_impl_z_log_msg2_static_create>
 80051de:	e73f      	b.n	8005060 <usage_fault+0x7c>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
 80051e0:	2201      	movs	r2, #1
 80051e2:	f8ad 2008 	strh.w	r2, [sp, #8]
 80051e6:	4b18      	ldr	r3, [pc, #96]	; (8005248 <usage_fault+0x264>)
 80051e8:	9332      	str	r3, [sp, #200]	; 0xc8
 80051ea:	2300      	movs	r3, #0
 80051ec:	9301      	str	r3, [sp, #4]
 80051ee:	2102      	movs	r1, #2
 80051f0:	f88d 1004 	strb.w	r1, [sp, #4]
 80051f4:	9901      	ldr	r1, [sp, #4]
 80051f6:	9131      	str	r1, [sp, #196]	; 0xc4
 80051f8:	4619      	mov	r1, r3
 80051fa:	f363 0100 	bfi	r1, r3, #0, #1
 80051fe:	f363 0141 	bfi	r1, r3, #1, #1
 8005202:	f363 0182 	bfi	r1, r3, #2, #1
 8005206:	f363 01c5 	bfi	r1, r3, #3, #3
 800520a:	f362 1188 	bfi	r1, r2, #6, #3
 800520e:	2208      	movs	r2, #8
 8005210:	f362 2152 	bfi	r1, r2, #9, #10
 8005214:	f363 41de 	bfi	r1, r3, #19, #12
 8005218:	f363 71df 	bfi	r1, r3, #31, #1
 800521c:	aa31      	add	r2, sp, #196	; 0xc4
 800521e:	4803      	ldr	r0, [pc, #12]	; (800522c <usage_fault+0x248>)
 8005220:	f008 fef3 	bl	800e00a <z_impl_z_log_msg2_static_create>
 8005224:	e722      	b.n	800506c <usage_fault+0x88>
 8005226:	bf00      	nop
 8005228:	08010f00 	.word	0x08010f00
 800522c:	08010714 	.word	0x08010714
 8005230:	e000ed00 	.word	0xe000ed00
 8005234:	08010f18 	.word	0x08010f18
 8005238:	08010f2c 	.word	0x08010f2c
 800523c:	08010f48 	.word	0x08010f48
 8005240:	08010f68 	.word	0x08010f68
 8005244:	08010f90 	.word	0x08010f90
 8005248:	08010fac 	.word	0x08010fac

0800524c <debug_monitor>:
{
 800524c:	b500      	push	{lr}
 800524e:	b091      	sub	sp, #68	; 0x44
	*recoverable = false;
 8005250:	2300      	movs	r3, #0
 8005252:	700b      	strb	r3, [r1, #0]
	PR_FAULT_INFO(
 8005254:	2201      	movs	r2, #1
 8005256:	f8ad 2008 	strh.w	r2, [sp, #8]
 800525a:	4910      	ldr	r1, [pc, #64]	; (800529c <debug_monitor+0x50>)
 800525c:	910e      	str	r1, [sp, #56]	; 0x38
 800525e:	9301      	str	r3, [sp, #4]
 8005260:	2102      	movs	r1, #2
 8005262:	f88d 1004 	strb.w	r1, [sp, #4]
 8005266:	9901      	ldr	r1, [sp, #4]
 8005268:	910d      	str	r1, [sp, #52]	; 0x34
 800526a:	4619      	mov	r1, r3
 800526c:	f363 0100 	bfi	r1, r3, #0, #1
 8005270:	f363 0141 	bfi	r1, r3, #1, #1
 8005274:	f363 0182 	bfi	r1, r3, #2, #1
 8005278:	f363 01c5 	bfi	r1, r3, #3, #3
 800527c:	f362 1188 	bfi	r1, r2, #6, #3
 8005280:	2208      	movs	r2, #8
 8005282:	f362 2152 	bfi	r1, r2, #9, #10
 8005286:	f363 41de 	bfi	r1, r3, #19, #12
 800528a:	f363 71df 	bfi	r1, r3, #31, #1
 800528e:	aa0d      	add	r2, sp, #52	; 0x34
 8005290:	4803      	ldr	r0, [pc, #12]	; (80052a0 <debug_monitor+0x54>)
 8005292:	f008 feba 	bl	800e00a <z_impl_z_log_msg2_static_create>
}
 8005296:	b011      	add	sp, #68	; 0x44
 8005298:	f85d fb04 	ldr.w	pc, [sp], #4
 800529c:	08010fd8 	.word	0x08010fd8
 80052a0:	08010714 	.word	0x08010714

080052a4 <mem_manage_fault>:
{
 80052a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052a6:	b0b5      	sub	sp, #212	; 0xd4
 80052a8:	4605      	mov	r5, r0
 80052aa:	460c      	mov	r4, r1
 80052ac:	4616      	mov	r6, r2
	PR_FAULT_INFO("***** MPU FAULT *****");
 80052ae:	2201      	movs	r2, #1
 80052b0:	f8ad 2008 	strh.w	r2, [sp, #8]
 80052b4:	4ba3      	ldr	r3, [pc, #652]	; (8005544 <mem_manage_fault+0x2a0>)
 80052b6:	930e      	str	r3, [sp, #56]	; 0x38
 80052b8:	2300      	movs	r3, #0
 80052ba:	9301      	str	r3, [sp, #4]
 80052bc:	2102      	movs	r1, #2
 80052be:	f88d 1004 	strb.w	r1, [sp, #4]
 80052c2:	9901      	ldr	r1, [sp, #4]
 80052c4:	910d      	str	r1, [sp, #52]	; 0x34
 80052c6:	4619      	mov	r1, r3
 80052c8:	f363 0100 	bfi	r1, r3, #0, #1
 80052cc:	f363 0141 	bfi	r1, r3, #1, #1
 80052d0:	f363 0182 	bfi	r1, r3, #2, #1
 80052d4:	f363 01c5 	bfi	r1, r3, #3, #3
 80052d8:	f362 1188 	bfi	r1, r2, #6, #3
 80052dc:	2208      	movs	r2, #8
 80052de:	f362 2152 	bfi	r1, r2, #9, #10
 80052e2:	f363 41de 	bfi	r1, r3, #19, #12
 80052e6:	f363 71df 	bfi	r1, r3, #31, #1
 80052ea:	aa0d      	add	r2, sp, #52	; 0x34
 80052ec:	4896      	ldr	r0, [pc, #600]	; (8005548 <mem_manage_fault+0x2a4>)
 80052ee:	f008 fe8c 	bl	800e00a <z_impl_z_log_msg2_static_create>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
 80052f2:	4b96      	ldr	r3, [pc, #600]	; (800554c <mem_manage_fault+0x2a8>)
 80052f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f6:	f013 0f10 	tst.w	r3, #16
 80052fa:	d134      	bne.n	8005366 <mem_manage_fault+0xc2>
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
 80052fc:	4b93      	ldr	r3, [pc, #588]	; (800554c <mem_manage_fault+0x2a8>)
 80052fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005300:	f013 0f08 	tst.w	r3, #8
 8005304:	d152      	bne.n	80053ac <mem_manage_fault+0x108>
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
 8005306:	4b91      	ldr	r3, [pc, #580]	; (800554c <mem_manage_fault+0x2a8>)
 8005308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800530a:	f013 0f02 	tst.w	r3, #2
 800530e:	d170      	bne.n	80053f2 <mem_manage_fault+0x14e>
	uint32_t mmfar = -EINVAL;
 8005310:	f06f 0715 	mvn.w	r7, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
 8005314:	4b8d      	ldr	r3, [pc, #564]	; (800554c <mem_manage_fault+0x2a8>)
 8005316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005318:	f013 0f01 	tst.w	r3, #1
 800531c:	f040 80c0 	bne.w	80054a0 <mem_manage_fault+0x1fc>
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
 8005320:	4b8a      	ldr	r3, [pc, #552]	; (800554c <mem_manage_fault+0x2a8>)
 8005322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005324:	f013 0f20 	tst.w	r3, #32
 8005328:	f040 80dd 	bne.w	80054e6 <mem_manage_fault+0x242>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 800532c:	4b87      	ldr	r3, [pc, #540]	; (800554c <mem_manage_fault+0x2a8>)
 800532e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005330:	f013 0f10 	tst.w	r3, #16
 8005334:	d104      	bne.n	8005340 <mem_manage_fault+0x9c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
 8005336:	4b85      	ldr	r3, [pc, #532]	; (800554c <mem_manage_fault+0x2a8>)
 8005338:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 800533a:	f014 0402 	ands.w	r4, r4, #2
 800533e:	d005      	beq.n	800534c <mem_manage_fault+0xa8>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
 8005340:	4b82      	ldr	r3, [pc, #520]	; (800554c <mem_manage_fault+0x2a8>)
 8005342:	685c      	ldr	r4, [r3, #4]
 8005344:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
 8005348:	f040 80f0 	bne.w	800552c <mem_manage_fault+0x288>
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
 800534c:	4a7f      	ldr	r2, [pc, #508]	; (800554c <mem_manage_fault+0x2a8>)
 800534e:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8005350:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 8005354:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
 8005356:	2101      	movs	r1, #1
 8005358:	4628      	mov	r0, r5
 800535a:	f008 fee1 	bl	800e120 <memory_fault_recoverable>
 800535e:	7030      	strb	r0, [r6, #0]
}
 8005360:	4620      	mov	r0, r4
 8005362:	b035      	add	sp, #212	; 0xd4
 8005364:	bdf0      	pop	{r4, r5, r6, r7, pc}
		PR_FAULT_INFO("  Stacking error (context area might be"
 8005366:	2201      	movs	r2, #1
 8005368:	f8ad 2008 	strh.w	r2, [sp, #8]
 800536c:	4b78      	ldr	r3, [pc, #480]	; (8005550 <mem_manage_fault+0x2ac>)
 800536e:	9314      	str	r3, [sp, #80]	; 0x50
 8005370:	2300      	movs	r3, #0
 8005372:	9301      	str	r3, [sp, #4]
 8005374:	2102      	movs	r1, #2
 8005376:	f88d 1004 	strb.w	r1, [sp, #4]
 800537a:	9901      	ldr	r1, [sp, #4]
 800537c:	9113      	str	r1, [sp, #76]	; 0x4c
 800537e:	4619      	mov	r1, r3
 8005380:	f363 0100 	bfi	r1, r3, #0, #1
 8005384:	f363 0141 	bfi	r1, r3, #1, #1
 8005388:	f363 0182 	bfi	r1, r3, #2, #1
 800538c:	f363 01c5 	bfi	r1, r3, #3, #3
 8005390:	f362 1188 	bfi	r1, r2, #6, #3
 8005394:	2208      	movs	r2, #8
 8005396:	f362 2152 	bfi	r1, r2, #9, #10
 800539a:	f363 41de 	bfi	r1, r3, #19, #12
 800539e:	f363 71df 	bfi	r1, r3, #31, #1
 80053a2:	aa13      	add	r2, sp, #76	; 0x4c
 80053a4:	4868      	ldr	r0, [pc, #416]	; (8005548 <mem_manage_fault+0x2a4>)
 80053a6:	f008 fe30 	bl	800e00a <z_impl_z_log_msg2_static_create>
 80053aa:	e7a7      	b.n	80052fc <mem_manage_fault+0x58>
		PR_FAULT_INFO("  Unstacking error");
 80053ac:	2201      	movs	r2, #1
 80053ae:	f8ad 2008 	strh.w	r2, [sp, #8]
 80053b2:	4b68      	ldr	r3, [pc, #416]	; (8005554 <mem_manage_fault+0x2b0>)
 80053b4:	931a      	str	r3, [sp, #104]	; 0x68
 80053b6:	2300      	movs	r3, #0
 80053b8:	9301      	str	r3, [sp, #4]
 80053ba:	2102      	movs	r1, #2
 80053bc:	f88d 1004 	strb.w	r1, [sp, #4]
 80053c0:	9901      	ldr	r1, [sp, #4]
 80053c2:	9119      	str	r1, [sp, #100]	; 0x64
 80053c4:	4619      	mov	r1, r3
 80053c6:	f363 0100 	bfi	r1, r3, #0, #1
 80053ca:	f363 0141 	bfi	r1, r3, #1, #1
 80053ce:	f363 0182 	bfi	r1, r3, #2, #1
 80053d2:	f363 01c5 	bfi	r1, r3, #3, #3
 80053d6:	f362 1188 	bfi	r1, r2, #6, #3
 80053da:	2208      	movs	r2, #8
 80053dc:	f362 2152 	bfi	r1, r2, #9, #10
 80053e0:	f363 41de 	bfi	r1, r3, #19, #12
 80053e4:	f363 71df 	bfi	r1, r3, #31, #1
 80053e8:	aa19      	add	r2, sp, #100	; 0x64
 80053ea:	4857      	ldr	r0, [pc, #348]	; (8005548 <mem_manage_fault+0x2a4>)
 80053ec:	f008 fe0d 	bl	800e00a <z_impl_z_log_msg2_static_create>
 80053f0:	e789      	b.n	8005306 <mem_manage_fault+0x62>
		PR_FAULT_INFO("  Data Access Violation");
 80053f2:	2201      	movs	r2, #1
 80053f4:	f8ad 2008 	strh.w	r2, [sp, #8]
 80053f8:	4b57      	ldr	r3, [pc, #348]	; (8005558 <mem_manage_fault+0x2b4>)
 80053fa:	9320      	str	r3, [sp, #128]	; 0x80
 80053fc:	2300      	movs	r3, #0
 80053fe:	9301      	str	r3, [sp, #4]
 8005400:	2102      	movs	r1, #2
 8005402:	f88d 1004 	strb.w	r1, [sp, #4]
 8005406:	9901      	ldr	r1, [sp, #4]
 8005408:	911f      	str	r1, [sp, #124]	; 0x7c
 800540a:	4619      	mov	r1, r3
 800540c:	f363 0100 	bfi	r1, r3, #0, #1
 8005410:	f363 0141 	bfi	r1, r3, #1, #1
 8005414:	f363 0182 	bfi	r1, r3, #2, #1
 8005418:	f363 01c5 	bfi	r1, r3, #3, #3
 800541c:	f362 1188 	bfi	r1, r2, #6, #3
 8005420:	2208      	movs	r2, #8
 8005422:	f362 2152 	bfi	r1, r2, #9, #10
 8005426:	f363 41de 	bfi	r1, r3, #19, #12
 800542a:	f363 71df 	bfi	r1, r3, #31, #1
 800542e:	aa1f      	add	r2, sp, #124	; 0x7c
 8005430:	4845      	ldr	r0, [pc, #276]	; (8005548 <mem_manage_fault+0x2a4>)
 8005432:	f008 fdea 	bl	800e00a <z_impl_z_log_msg2_static_create>
		uint32_t temp = SCB->MMFAR;
 8005436:	4b45      	ldr	r3, [pc, #276]	; (800554c <mem_manage_fault+0x2a8>)
 8005438:	6b5f      	ldr	r7, [r3, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
 800543a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800543c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005440:	d102      	bne.n	8005448 <mem_manage_fault+0x1a4>
	uint32_t mmfar = -EINVAL;
 8005442:	f06f 0715 	mvn.w	r7, #21
 8005446:	e765      	b.n	8005314 <mem_manage_fault+0x70>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
 8005448:	2201      	movs	r2, #1
 800544a:	f8ad 2008 	strh.w	r2, [sp, #8]
 800544e:	4b43      	ldr	r3, [pc, #268]	; (800555c <mem_manage_fault+0x2b8>)
 8005450:	9326      	str	r3, [sp, #152]	; 0x98
 8005452:	9727      	str	r7, [sp, #156]	; 0x9c
 8005454:	2300      	movs	r3, #0
 8005456:	9301      	str	r3, [sp, #4]
 8005458:	2103      	movs	r1, #3
 800545a:	f88d 1004 	strb.w	r1, [sp, #4]
 800545e:	9901      	ldr	r1, [sp, #4]
 8005460:	9125      	str	r1, [sp, #148]	; 0x94
 8005462:	4619      	mov	r1, r3
 8005464:	f363 0100 	bfi	r1, r3, #0, #1
 8005468:	f363 0141 	bfi	r1, r3, #1, #1
 800546c:	f363 0182 	bfi	r1, r3, #2, #1
 8005470:	f363 01c5 	bfi	r1, r3, #3, #3
 8005474:	f362 1188 	bfi	r1, r2, #6, #3
 8005478:	220c      	movs	r2, #12
 800547a:	f362 2152 	bfi	r1, r2, #9, #10
 800547e:	f363 41de 	bfi	r1, r3, #19, #12
 8005482:	f363 71df 	bfi	r1, r3, #31, #1
 8005486:	aa25      	add	r2, sp, #148	; 0x94
 8005488:	482f      	ldr	r0, [pc, #188]	; (8005548 <mem_manage_fault+0x2a4>)
 800548a:	f008 fdbe 	bl	800e00a <z_impl_z_log_msg2_static_create>
			if (from_hard_fault != 0) {
 800548e:	2c00      	cmp	r4, #0
 8005490:	f43f af40 	beq.w	8005314 <mem_manage_fault+0x70>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
 8005494:	4a2d      	ldr	r2, [pc, #180]	; (800554c <mem_manage_fault+0x2a8>)
 8005496:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8005498:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800549c:	6293      	str	r3, [r2, #40]	; 0x28
 800549e:	e739      	b.n	8005314 <mem_manage_fault+0x70>
		PR_FAULT_INFO("  Instruction Access Violation");
 80054a0:	2201      	movs	r2, #1
 80054a2:	f8ad 2008 	strh.w	r2, [sp, #8]
 80054a6:	4b2e      	ldr	r3, [pc, #184]	; (8005560 <mem_manage_fault+0x2bc>)
 80054a8:	932c      	str	r3, [sp, #176]	; 0xb0
 80054aa:	2300      	movs	r3, #0
 80054ac:	9301      	str	r3, [sp, #4]
 80054ae:	2102      	movs	r1, #2
 80054b0:	f88d 1004 	strb.w	r1, [sp, #4]
 80054b4:	9901      	ldr	r1, [sp, #4]
 80054b6:	912b      	str	r1, [sp, #172]	; 0xac
 80054b8:	4619      	mov	r1, r3
 80054ba:	f363 0100 	bfi	r1, r3, #0, #1
 80054be:	f363 0141 	bfi	r1, r3, #1, #1
 80054c2:	f363 0182 	bfi	r1, r3, #2, #1
 80054c6:	f363 01c5 	bfi	r1, r3, #3, #3
 80054ca:	f362 1188 	bfi	r1, r2, #6, #3
 80054ce:	2208      	movs	r2, #8
 80054d0:	f362 2152 	bfi	r1, r2, #9, #10
 80054d4:	f363 41de 	bfi	r1, r3, #19, #12
 80054d8:	f363 71df 	bfi	r1, r3, #31, #1
 80054dc:	aa2b      	add	r2, sp, #172	; 0xac
 80054de:	481a      	ldr	r0, [pc, #104]	; (8005548 <mem_manage_fault+0x2a4>)
 80054e0:	f008 fd93 	bl	800e00a <z_impl_z_log_msg2_static_create>
 80054e4:	e71c      	b.n	8005320 <mem_manage_fault+0x7c>
		PR_FAULT_INFO(
 80054e6:	2201      	movs	r2, #1
 80054e8:	f8ad 2008 	strh.w	r2, [sp, #8]
 80054ec:	4b1d      	ldr	r3, [pc, #116]	; (8005564 <mem_manage_fault+0x2c0>)
 80054ee:	9332      	str	r3, [sp, #200]	; 0xc8
 80054f0:	2300      	movs	r3, #0
 80054f2:	9301      	str	r3, [sp, #4]
 80054f4:	2102      	movs	r1, #2
 80054f6:	f88d 1004 	strb.w	r1, [sp, #4]
 80054fa:	9901      	ldr	r1, [sp, #4]
 80054fc:	9131      	str	r1, [sp, #196]	; 0xc4
 80054fe:	4619      	mov	r1, r3
 8005500:	f363 0100 	bfi	r1, r3, #0, #1
 8005504:	f363 0141 	bfi	r1, r3, #1, #1
 8005508:	f363 0182 	bfi	r1, r3, #2, #1
 800550c:	f363 01c5 	bfi	r1, r3, #3, #3
 8005510:	f362 1188 	bfi	r1, r2, #6, #3
 8005514:	2208      	movs	r2, #8
 8005516:	f362 2152 	bfi	r1, r2, #9, #10
 800551a:	f363 41de 	bfi	r1, r3, #19, #12
 800551e:	f363 71df 	bfi	r1, r3, #31, #1
 8005522:	aa31      	add	r2, sp, #196	; 0xc4
 8005524:	4808      	ldr	r0, [pc, #32]	; (8005548 <mem_manage_fault+0x2a4>)
 8005526:	f008 fd70 	bl	800e00a <z_impl_z_log_msg2_static_create>
 800552a:	e6ff      	b.n	800532c <mem_manage_fault+0x88>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
 800552c:	4629      	mov	r1, r5
 800552e:	4638      	mov	r0, r7
 8005530:	f7ff fb6e 	bl	8004c10 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
 8005534:	4604      	mov	r4, r0
 8005536:	2800      	cmp	r0, #0
 8005538:	f43f af08 	beq.w	800534c <mem_manage_fault+0xa8>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 800553c:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
 8005540:	2402      	movs	r4, #2
 8005542:	e703      	b.n	800534c <mem_manage_fault+0xa8>
 8005544:	08010ffc 	.word	0x08010ffc
 8005548:	08010714 	.word	0x08010714
 800554c:	e000ed00 	.word	0xe000ed00
 8005550:	08011014 	.word	0x08011014
 8005554:	08010e54 	.word	0x08010e54
 8005558:	08011048 	.word	0x08011048
 800555c:	08011060 	.word	0x08011060
 8005560:	08011078 	.word	0x08011078
 8005564:	08010ed0 	.word	0x08010ed0

08005568 <hard_fault>:
{
 8005568:	b5f0      	push	{r4, r5, r6, r7, lr}
 800556a:	b0a9      	sub	sp, #164	; 0xa4
 800556c:	4607      	mov	r7, r0
 800556e:	460e      	mov	r6, r1
	PR_FAULT_INFO("***** HARD FAULT *****");
 8005570:	2301      	movs	r3, #1
 8005572:	f8ad 3008 	strh.w	r3, [sp, #8]
 8005576:	4a73      	ldr	r2, [pc, #460]	; (8005744 <hard_fault+0x1dc>)
 8005578:	920e      	str	r2, [sp, #56]	; 0x38
 800557a:	2400      	movs	r4, #0
 800557c:	9401      	str	r4, [sp, #4]
 800557e:	2202      	movs	r2, #2
 8005580:	f88d 2004 	strb.w	r2, [sp, #4]
 8005584:	9a01      	ldr	r2, [sp, #4]
 8005586:	920d      	str	r2, [sp, #52]	; 0x34
 8005588:	4621      	mov	r1, r4
 800558a:	f364 0100 	bfi	r1, r4, #0, #1
 800558e:	f364 0141 	bfi	r1, r4, #1, #1
 8005592:	f364 0182 	bfi	r1, r4, #2, #1
 8005596:	f364 01c5 	bfi	r1, r4, #3, #3
 800559a:	f363 1188 	bfi	r1, r3, #6, #3
 800559e:	2308      	movs	r3, #8
 80055a0:	f363 2152 	bfi	r1, r3, #9, #10
 80055a4:	f364 41de 	bfi	r1, r4, #19, #12
 80055a8:	f364 71df 	bfi	r1, r4, #31, #1
 80055ac:	4623      	mov	r3, r4
 80055ae:	aa0d      	add	r2, sp, #52	; 0x34
 80055b0:	4865      	ldr	r0, [pc, #404]	; (8005748 <hard_fault+0x1e0>)
 80055b2:	f008 fd2a 	bl	800e00a <z_impl_z_log_msg2_static_create>
	*recoverable = false;
 80055b6:	7034      	strb	r4, [r6, #0]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
 80055b8:	4b64      	ldr	r3, [pc, #400]	; (800574c <hard_fault+0x1e4>)
 80055ba:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80055bc:	f015 0502 	ands.w	r5, r5, #2
 80055c0:	d10a      	bne.n	80055d8 <hard_fault+0x70>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
 80055c2:	4b62      	ldr	r3, [pc, #392]	; (800574c <hard_fault+0x1e4>)
 80055c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	db2a      	blt.n	8005620 <hard_fault+0xb8>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
 80055ca:	4b60      	ldr	r3, [pc, #384]	; (800574c <hard_fault+0x1e4>)
 80055cc:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80055ce:	f010 4080 	ands.w	r0, r0, #1073741824	; 0x40000000
 80055d2:	d149      	bne.n	8005668 <hard_fault+0x100>
}
 80055d4:	b029      	add	sp, #164	; 0xa4
 80055d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		PR_EXC("  Bus fault on vector table read");
 80055d8:	2301      	movs	r3, #1
 80055da:	f8ad 3008 	strh.w	r3, [sp, #8]
 80055de:	4a5c      	ldr	r2, [pc, #368]	; (8005750 <hard_fault+0x1e8>)
 80055e0:	9226      	str	r2, [sp, #152]	; 0x98
 80055e2:	9401      	str	r4, [sp, #4]
 80055e4:	2202      	movs	r2, #2
 80055e6:	f88d 2004 	strb.w	r2, [sp, #4]
 80055ea:	9a01      	ldr	r2, [sp, #4]
 80055ec:	9225      	str	r2, [sp, #148]	; 0x94
 80055ee:	4621      	mov	r1, r4
 80055f0:	f364 0100 	bfi	r1, r4, #0, #1
 80055f4:	f364 0141 	bfi	r1, r4, #1, #1
 80055f8:	f364 0182 	bfi	r1, r4, #2, #1
 80055fc:	f364 01c5 	bfi	r1, r4, #3, #3
 8005600:	f363 1188 	bfi	r1, r3, #6, #3
 8005604:	2308      	movs	r3, #8
 8005606:	f363 2152 	bfi	r1, r3, #9, #10
 800560a:	f364 41de 	bfi	r1, r4, #19, #12
 800560e:	f364 71df 	bfi	r1, r4, #31, #1
 8005612:	4623      	mov	r3, r4
 8005614:	aa25      	add	r2, sp, #148	; 0x94
 8005616:	484c      	ldr	r0, [pc, #304]	; (8005748 <hard_fault+0x1e0>)
 8005618:	f008 fcf7 	bl	800e00a <z_impl_z_log_msg2_static_create>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 800561c:	4620      	mov	r0, r4
 800561e:	e7d9      	b.n	80055d4 <hard_fault+0x6c>
		PR_EXC("  Debug event");
 8005620:	2201      	movs	r2, #1
 8005622:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005626:	4b4b      	ldr	r3, [pc, #300]	; (8005754 <hard_fault+0x1ec>)
 8005628:	9320      	str	r3, [sp, #128]	; 0x80
 800562a:	2300      	movs	r3, #0
 800562c:	9301      	str	r3, [sp, #4]
 800562e:	2102      	movs	r1, #2
 8005630:	f88d 1004 	strb.w	r1, [sp, #4]
 8005634:	9901      	ldr	r1, [sp, #4]
 8005636:	911f      	str	r1, [sp, #124]	; 0x7c
 8005638:	4619      	mov	r1, r3
 800563a:	f363 0100 	bfi	r1, r3, #0, #1
 800563e:	f363 0141 	bfi	r1, r3, #1, #1
 8005642:	f363 0182 	bfi	r1, r3, #2, #1
 8005646:	f363 01c5 	bfi	r1, r3, #3, #3
 800564a:	f362 1188 	bfi	r1, r2, #6, #3
 800564e:	2208      	movs	r2, #8
 8005650:	f362 2152 	bfi	r1, r2, #9, #10
 8005654:	f363 41de 	bfi	r1, r3, #19, #12
 8005658:	f363 71df 	bfi	r1, r3, #31, #1
 800565c:	aa1f      	add	r2, sp, #124	; 0x7c
 800565e:	483a      	ldr	r0, [pc, #232]	; (8005748 <hard_fault+0x1e0>)
 8005660:	f008 fcd3 	bl	800e00a <z_impl_z_log_msg2_static_create>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 8005664:	4628      	mov	r0, r5
 8005666:	e7b5      	b.n	80055d4 <hard_fault+0x6c>
		PR_EXC("  Fault escalation (see below)");
 8005668:	2201      	movs	r2, #1
 800566a:	f8ad 2008 	strh.w	r2, [sp, #8]
 800566e:	4b3a      	ldr	r3, [pc, #232]	; (8005758 <hard_fault+0x1f0>)
 8005670:	9314      	str	r3, [sp, #80]	; 0x50
 8005672:	2300      	movs	r3, #0
 8005674:	9301      	str	r3, [sp, #4]
 8005676:	2102      	movs	r1, #2
 8005678:	f88d 1004 	strb.w	r1, [sp, #4]
 800567c:	9901      	ldr	r1, [sp, #4]
 800567e:	9113      	str	r1, [sp, #76]	; 0x4c
 8005680:	4619      	mov	r1, r3
 8005682:	f363 0100 	bfi	r1, r3, #0, #1
 8005686:	f363 0141 	bfi	r1, r3, #1, #1
 800568a:	f363 0182 	bfi	r1, r3, #2, #1
 800568e:	f363 01c5 	bfi	r1, r3, #3, #3
 8005692:	f362 1188 	bfi	r1, r2, #6, #3
 8005696:	2208      	movs	r2, #8
 8005698:	f362 2152 	bfi	r1, r2, #9, #10
 800569c:	f363 41de 	bfi	r1, r3, #19, #12
 80056a0:	f363 71df 	bfi	r1, r3, #31, #1
 80056a4:	aa13      	add	r2, sp, #76	; 0x4c
 80056a6:	4828      	ldr	r0, [pc, #160]	; (8005748 <hard_fault+0x1e0>)
 80056a8:	f008 fcaf 	bl	800e00a <z_impl_z_log_msg2_static_create>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
 80056ac:	69bb      	ldr	r3, [r7, #24]
	uint16_t fault_insn = *(ret_addr - 1);
 80056ae:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
 80056b2:	f64d 7302 	movw	r3, #57090	; 0xdf02
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d00d      	beq.n	80056d6 <hard_fault+0x16e>
		} else if (SCB_MMFSR != 0) {
 80056ba:	4b24      	ldr	r3, [pc, #144]	; (800574c <hard_fault+0x1e4>)
 80056bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80056c0:	bb7b      	cbnz	r3, 8005722 <hard_fault+0x1ba>
		} else if (SCB_BFSR != 0) {
 80056c2:	4b22      	ldr	r3, [pc, #136]	; (800574c <hard_fault+0x1e4>)
 80056c4:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80056c8:	bb8b      	cbnz	r3, 800572e <hard_fault+0x1c6>
		} else if (SCB_UFSR != 0) {
 80056ca:	4b20      	ldr	r3, [pc, #128]	; (800574c <hard_fault+0x1e4>)
 80056cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056ce:	b29b      	uxth	r3, r3
 80056d0:	bb9b      	cbnz	r3, 800573a <hard_fault+0x1d2>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 80056d2:	4628      	mov	r0, r5
	return reason;
 80056d4:	e77e      	b.n	80055d4 <hard_fault+0x6c>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
 80056d6:	2201      	movs	r2, #1
 80056d8:	f8ad 2008 	strh.w	r2, [sp, #8]
 80056dc:	4b1f      	ldr	r3, [pc, #124]	; (800575c <hard_fault+0x1f4>)
 80056de:	931a      	str	r3, [sp, #104]	; 0x68
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	931b      	str	r3, [sp, #108]	; 0x6c
 80056e4:	2300      	movs	r3, #0
 80056e6:	9301      	str	r3, [sp, #4]
 80056e8:	2103      	movs	r1, #3
 80056ea:	f88d 1004 	strb.w	r1, [sp, #4]
 80056ee:	9901      	ldr	r1, [sp, #4]
 80056f0:	9119      	str	r1, [sp, #100]	; 0x64
 80056f2:	4619      	mov	r1, r3
 80056f4:	f363 0100 	bfi	r1, r3, #0, #1
 80056f8:	f363 0141 	bfi	r1, r3, #1, #1
 80056fc:	f363 0182 	bfi	r1, r3, #2, #1
 8005700:	f363 01c5 	bfi	r1, r3, #3, #3
 8005704:	f362 1188 	bfi	r1, r2, #6, #3
 8005708:	220c      	movs	r2, #12
 800570a:	f362 2152 	bfi	r1, r2, #9, #10
 800570e:	f363 41de 	bfi	r1, r3, #19, #12
 8005712:	f363 71df 	bfi	r1, r3, #31, #1
 8005716:	aa19      	add	r2, sp, #100	; 0x64
 8005718:	480b      	ldr	r0, [pc, #44]	; (8005748 <hard_fault+0x1e0>)
 800571a:	f008 fc76 	bl	800e00a <z_impl_z_log_msg2_static_create>
			reason = esf->basic.r0;
 800571e:	6838      	ldr	r0, [r7, #0]
 8005720:	e758      	b.n	80055d4 <hard_fault+0x6c>
			reason = mem_manage_fault(esf, 1, recoverable);
 8005722:	4632      	mov	r2, r6
 8005724:	2101      	movs	r1, #1
 8005726:	4638      	mov	r0, r7
 8005728:	f7ff fdbc 	bl	80052a4 <mem_manage_fault>
 800572c:	e752      	b.n	80055d4 <hard_fault+0x6c>
			reason = bus_fault(esf, 1, recoverable);
 800572e:	4632      	mov	r2, r6
 8005730:	2101      	movs	r1, #1
 8005732:	4638      	mov	r0, r7
 8005734:	f7ff fae8 	bl	8004d08 <bus_fault>
 8005738:	e74c      	b.n	80055d4 <hard_fault+0x6c>
			reason = usage_fault(esf);
 800573a:	4638      	mov	r0, r7
 800573c:	f7ff fc52 	bl	8004fe4 <usage_fault>
 8005740:	e748      	b.n	80055d4 <hard_fault+0x6c>
 8005742:	bf00      	nop
 8005744:	08011098 	.word	0x08011098
 8005748:	08010714 	.word	0x08010714
 800574c:	e000ed00 	.word	0xe000ed00
 8005750:	080110b0 	.word	0x080110b0
 8005754:	080110d4 	.word	0x080110d4
 8005758:	080110e4 	.word	0x080110e4
 800575c:	08011104 	.word	0x08011104

08005760 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
 8005760:	b570      	push	{r4, r5, r6, lr}
 8005762:	b098      	sub	sp, #96	; 0x60
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
 8005764:	4b38      	ldr	r3, [pc, #224]	; (8005848 <z_arm_fault+0xe8>)
 8005766:	685d      	ldr	r5, [r3, #4]
 8005768:	f3c5 0508 	ubfx	r5, r5, #0, #9
 800576c:	2300      	movs	r3, #0
 800576e:	f383 8811 	msr	BASEPRI, r3
 8005772:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
 8005776:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
 800577a:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 800577e:	d13c      	bne.n	80057fa <z_arm_fault+0x9a>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
 8005780:	f002 030c 	and.w	r3, r2, #12
 8005784:	2b08      	cmp	r3, #8
 8005786:	d010      	beq.n	80057aa <z_arm_fault+0x4a>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
 8005788:	f012 0f08 	tst.w	r2, #8
 800578c:	d032      	beq.n	80057f4 <z_arm_fault+0x94>
			ptr_esf =  (z_arch_esf_t *)psp;
 800578e:	460c      	mov	r4, r1
	*nested_exc = false;
 8005790:	2600      	movs	r6, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
 8005792:	f10d 0247 	add.w	r2, sp, #71	; 0x47
 8005796:	4629      	mov	r1, r5
 8005798:	4620      	mov	r0, r4
 800579a:	f008 fcd0 	bl	800e13e <fault_handle>
 800579e:	4605      	mov	r5, r0
	if (recoverable) {
 80057a0:	f89d 3047 	ldrb.w	r3, [sp, #71]	; 0x47
 80057a4:	b363      	cbz	r3, 8005800 <z_arm_fault+0xa0>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
 80057a6:	b018      	add	sp, #96	; 0x60
 80057a8:	bd70      	pop	{r4, r5, r6, pc}
		PR_EXC("SPSEL in thread mode does not indicate PSP");
 80057aa:	2301      	movs	r3, #1
 80057ac:	f8ad 3004 	strh.w	r3, [sp, #4]
 80057b0:	4a26      	ldr	r2, [pc, #152]	; (800584c <z_arm_fault+0xec>)
 80057b2:	9216      	str	r2, [sp, #88]	; 0x58
 80057b4:	2400      	movs	r4, #0
 80057b6:	9400      	str	r4, [sp, #0]
 80057b8:	2202      	movs	r2, #2
 80057ba:	f88d 2000 	strb.w	r2, [sp]
 80057be:	9a00      	ldr	r2, [sp, #0]
 80057c0:	9215      	str	r2, [sp, #84]	; 0x54
 80057c2:	4621      	mov	r1, r4
 80057c4:	f364 0100 	bfi	r1, r4, #0, #1
 80057c8:	f364 0141 	bfi	r1, r4, #1, #1
 80057cc:	f364 0182 	bfi	r1, r4, #2, #1
 80057d0:	f364 01c5 	bfi	r1, r4, #3, #3
 80057d4:	f363 1188 	bfi	r1, r3, #6, #3
 80057d8:	2308      	movs	r3, #8
 80057da:	f363 2152 	bfi	r1, r3, #9, #10
 80057de:	f364 41de 	bfi	r1, r4, #19, #12
 80057e2:	f364 71df 	bfi	r1, r4, #31, #1
 80057e6:	4623      	mov	r3, r4
 80057e8:	aa15      	add	r2, sp, #84	; 0x54
 80057ea:	4819      	ldr	r0, [pc, #100]	; (8005850 <z_arm_fault+0xf0>)
 80057ec:	f008 fc0d 	bl	800e00a <z_impl_z_log_msg2_static_create>
	*nested_exc = false;
 80057f0:	4626      	mov	r6, r4
		return NULL;
 80057f2:	e7ce      	b.n	8005792 <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
 80057f4:	4604      	mov	r4, r0
			*nested_exc = true;
 80057f6:	2601      	movs	r6, #1
 80057f8:	e7cb      	b.n	8005792 <z_arm_fault+0x32>
	*nested_exc = false;
 80057fa:	2600      	movs	r6, #0
		return NULL;
 80057fc:	4634      	mov	r4, r6
 80057fe:	e7c8      	b.n	8005792 <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
 8005800:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
 8005804:	6820      	ldr	r0, [r4, #0]
 8005806:	6861      	ldr	r1, [r4, #4]
 8005808:	68a2      	ldr	r2, [r4, #8]
 800580a:	68e3      	ldr	r3, [r4, #12]
 800580c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8005810:	6920      	ldr	r0, [r4, #16]
 8005812:	6961      	ldr	r1, [r4, #20]
 8005814:	69a2      	ldr	r2, [r4, #24]
 8005816:	69e3      	ldr	r3, [r4, #28]
 8005818:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	if (nested_exc) {
 800581c:	b146      	cbz	r6, 8005830 <z_arm_fault+0xd0>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
 800581e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005822:	b95a      	cbnz	r2, 800583c <z_arm_fault+0xdc>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
 8005824:	ea6f 2353 	mvn.w	r3, r3, lsr #9
 8005828:	ea6f 2343 	mvn.w	r3, r3, lsl #9
 800582c:	9310      	str	r3, [sp, #64]	; 0x40
 800582e:	e005      	b.n	800583c <z_arm_fault+0xdc>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
 8005830:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005832:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8005836:	f023 0301 	bic.w	r3, r3, #1
 800583a:	9310      	str	r3, [sp, #64]	; 0x40
	z_arm_fatal_error(reason, &esf_copy);
 800583c:	a909      	add	r1, sp, #36	; 0x24
 800583e:	4628      	mov	r0, r5
 8005840:	f008 fc50 	bl	800e0e4 <z_arm_fatal_error>
 8005844:	e7af      	b.n	80057a6 <z_arm_fault+0x46>
 8005846:	bf00      	nop
 8005848:	e000ed00 	.word	0xe000ed00
 800584c:	08011120 	.word	0x08011120
 8005850:	08010714 	.word	0x08010714

08005854 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
 8005854:	4a02      	ldr	r2, [pc, #8]	; (8005860 <z_arm_fault_init+0xc>)
 8005856:	6953      	ldr	r3, [r2, #20]
 8005858:	f043 0310 	orr.w	r3, r3, #16
 800585c:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
 800585e:	4770      	bx	lr
 8005860:	e000ed00 	.word	0xe000ed00

08005864 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
 8005864:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
 8005868:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
 800586c:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
 800586e:	4672      	mov	r2, lr
	bl z_arm_fault
 8005870:	f7ff ff76 	bl	8005760 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
 8005874:	bd01      	pop	{r0, pc}
 8005876:	bf00      	nop

08005878 <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
 8005878:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
 800587a:	e006      	b.n	800588a <z_arm_interrupt_init+0x12>
 800587c:	f002 010f 	and.w	r1, r2, #15
 8005880:	4b09      	ldr	r3, [pc, #36]	; (80058a8 <z_arm_interrupt_init+0x30>)
 8005882:	440b      	add	r3, r1
 8005884:	2110      	movs	r1, #16
 8005886:	7619      	strb	r1, [r3, #24]
 8005888:	3201      	adds	r2, #1
 800588a:	2a54      	cmp	r2, #84	; 0x54
 800588c:	dc0a      	bgt.n	80058a4 <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
 800588e:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8005890:	2b00      	cmp	r3, #0
 8005892:	dbf3      	blt.n	800587c <z_arm_interrupt_init+0x4>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005894:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8005898:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 800589c:	2110      	movs	r1, #16
 800589e:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
 80058a2:	e7f1      	b.n	8005888 <z_arm_interrupt_init+0x10>
	}
}
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop
 80058a8:	e000ecfc 	.word	0xe000ecfc

080058ac <__start>:

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 80058ac:	2010      	movs	r0, #16
    msr BASEPRI, r0
 80058ae:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
 80058b2:	4808      	ldr	r0, [pc, #32]	; (80058d4 <__start+0x28>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
 80058b4:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
 80058b8:	1840      	adds	r0, r0, r1
    msr PSP, r0
 80058ba:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
 80058be:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
 80058c2:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
 80058c4:	4308      	orrs	r0, r1
    msr CONTROL, r0
 80058c6:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
 80058ca:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
 80058ce:	f7ff f907 	bl	8004ae0 <z_arm_prep_c>
 80058d2:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
 80058d4:	200034e0 	.word	0x200034e0

080058d8 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
 80058d8:	b508      	push	{r3, lr}
	if (_current == thread) {
 80058da:	4b08      	ldr	r3, [pc, #32]	; (80058fc <z_impl_k_thread_abort+0x24>)
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	4283      	cmp	r3, r0
 80058e0:	d002      	beq.n	80058e8 <z_impl_k_thread_abort+0x10>
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
		}
	}

	z_thread_abort(thread);
 80058e2:	f005 fdc5 	bl	800b470 <z_thread_abort>
}
 80058e6:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058e8:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d0f8      	beq.n	80058e2 <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 80058f0:	4a03      	ldr	r2, [pc, #12]	; (8005900 <z_impl_k_thread_abort+0x28>)
 80058f2:	6853      	ldr	r3, [r2, #4]
 80058f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058f8:	6053      	str	r3, [r2, #4]
 80058fa:	e7f2      	b.n	80058e2 <z_impl_k_thread_abort+0xa>
 80058fc:	2000136c 	.word	0x2000136c
 8005900:	e000ed00 	.word	0xe000ed00

08005904 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
 8005904:	b508      	push	{r3, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
 8005906:	4b03      	ldr	r3, [pc, #12]	; (8005914 <z_arm_configure_static_mpu_regions+0x10>)
 8005908:	4a03      	ldr	r2, [pc, #12]	; (8005918 <z_arm_configure_static_mpu_regions+0x14>)
 800590a:	2101      	movs	r1, #1
 800590c:	4803      	ldr	r0, [pc, #12]	; (800591c <z_arm_configure_static_mpu_regions+0x18>)
 800590e:	f008 fc6b 	bl	800e1e8 <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
 8005912:	bd08      	pop	{r3, pc}
 8005914:	20028000 	.word	0x20028000
 8005918:	20000000 	.word	0x20000000
 800591c:	08011150 	.word	0x08011150

08005920 <z_arm_configure_dynamic_mpu_regions>:
 *
 * This function is not inherently thread-safe, but the memory domain
 * spinlock needs to be held anyway.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
 8005920:	b508      	push	{r3, lr}
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
 8005922:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8005924:	3b20      	subs	r3, #32
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
 8005926:	4805      	ldr	r0, [pc, #20]	; (800593c <z_arm_configure_dynamic_mpu_regions+0x1c>)
 8005928:	6003      	str	r3, [r0, #0]
	dynamic_regions[region_num].size = guard_size;
 800592a:	2320      	movs	r3, #32
 800592c:	6043      	str	r3, [r0, #4]
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
 800592e:	4b04      	ldr	r3, [pc, #16]	; (8005940 <z_arm_configure_dynamic_mpu_regions+0x20>)
 8005930:	6083      	str	r3, [r0, #8]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
 8005932:	2101      	movs	r1, #1
 8005934:	f008 fc5c 	bl	800e1f0 <arm_core_mpu_configure_dynamic_mpu_regions>
						   region_num);
}
 8005938:	bd08      	pop	{r3, pc}
 800593a:	bf00      	nop
 800593c:	20000ea0 	.word	0x20000ea0
 8005940:	150b0000 	.word	0x150b0000

08005944 <region_init>:
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
 8005944:	4a08      	ldr	r2, [pc, #32]	; (8005968 <region_init+0x24>)
 8005946:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98

	set_region_base_address(region_conf->base & MPU_RBAR_ADDR_Msk);
	set_region_attributes(region_conf->attr.rasr);
	set_region_size(region_conf->size | MPU_RASR_ENABLE_Msk);
#else
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 800594a:	680b      	ldr	r3, [r1, #0]
 800594c:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
 8005950:	4303      	orrs	r3, r0
 8005952:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 8005956:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 800595a:	688b      	ldr	r3, [r1, #8]
 800595c:	f043 0301 	orr.w	r3, r3, #1
 8005960:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	LOG_DBG("[%d] 0x%08x 0x%08x",
		index, region_conf->base, region_conf->attr.rasr);
#endif
}
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	e000ed00 	.word	0xe000ed00

0800596c <region_allocate_and_init>:
#error "Unsupported ARM CPU"
#endif

static int region_allocate_and_init(const uint8_t index,
	const struct arm_mpu_region *region_conf)
{
 800596c:	b510      	push	{r4, lr}
 800596e:	b090      	sub	sp, #64	; 0x40
 8005970:	4604      	mov	r4, r0
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1U)) {
 8005972:	2807      	cmp	r0, #7
 8005974:	d804      	bhi.n	8005980 <region_allocate_and_init+0x14>
	}

	LOG_DBG("Program MPU region at index 0x%x", index);

	/* Program region */
	region_init(index, region_conf);
 8005976:	f7ff ffe5 	bl	8005944 <region_init>

	return index;
 800597a:	4620      	mov	r0, r4
}
 800597c:	b010      	add	sp, #64	; 0x40
 800597e:	bd10      	pop	{r4, pc}
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
 8005980:	2201      	movs	r2, #1
 8005982:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005986:	4b11      	ldr	r3, [pc, #68]	; (80059cc <region_allocate_and_init+0x60>)
 8005988:	930e      	str	r3, [sp, #56]	; 0x38
 800598a:	900f      	str	r0, [sp, #60]	; 0x3c
 800598c:	2300      	movs	r3, #0
 800598e:	9301      	str	r3, [sp, #4]
 8005990:	2103      	movs	r1, #3
 8005992:	f88d 1004 	strb.w	r1, [sp, #4]
 8005996:	9901      	ldr	r1, [sp, #4]
 8005998:	910d      	str	r1, [sp, #52]	; 0x34
 800599a:	4619      	mov	r1, r3
 800599c:	f363 0100 	bfi	r1, r3, #0, #1
 80059a0:	f363 0141 	bfi	r1, r3, #1, #1
 80059a4:	f363 0182 	bfi	r1, r3, #2, #1
 80059a8:	f363 01c5 	bfi	r1, r3, #3, #3
 80059ac:	f362 1188 	bfi	r1, r2, #6, #3
 80059b0:	220c      	movs	r2, #12
 80059b2:	f362 2152 	bfi	r1, r2, #9, #10
 80059b6:	f363 41de 	bfi	r1, r3, #19, #12
 80059ba:	f363 71df 	bfi	r1, r3, #31, #1
 80059be:	aa0d      	add	r2, sp, #52	; 0x34
 80059c0:	4803      	ldr	r0, [pc, #12]	; (80059d0 <region_allocate_and_init+0x64>)
 80059c2:	f008 fb22 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 80059c6:	f06f 0015 	mvn.w	r0, #21
 80059ca:	e7d7      	b.n	800597c <region_allocate_and_init+0x10>
 80059cc:	0801115c 	.word	0x0801115c
 80059d0:	0801070c 	.word	0x0801070c

080059d4 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
 80059d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80059d8:	b091      	sub	sp, #68	; 0x44
 80059da:	4680      	mov	r8, r0
 80059dc:	460f      	mov	r7, r1
 80059de:	4699      	mov	r9, r3
	int i;
	int reg_index = start_reg_index;
 80059e0:	4616      	mov	r6, r2

	for (i = 0; i < regions_num; i++) {
 80059e2:	2500      	movs	r5, #0
 80059e4:	e009      	b.n	80059fa <mpu_configure_regions+0x26>
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
			return -EINVAL;
		}

		reg_index = mpu_configure_region(reg_index, &regions[i]);
 80059e6:	4621      	mov	r1, r4
 80059e8:	b2f0      	uxtb	r0, r6
 80059ea:	f008 fbde 	bl	800e1aa <mpu_configure_region>
 80059ee:	4606      	mov	r6, r0

		if (reg_index == -EINVAL) {
 80059f0:	f110 0f16 	cmn.w	r0, #22
 80059f4:	d037      	beq.n	8005a66 <mpu_configure_regions+0x92>
			return reg_index;
		}

		/* Increment number of programmed MPU indices. */
		reg_index++;
 80059f6:	3601      	adds	r6, #1
	for (i = 0; i < regions_num; i++) {
 80059f8:	3501      	adds	r5, #1
 80059fa:	42bd      	cmp	r5, r7
 80059fc:	da33      	bge.n	8005a66 <mpu_configure_regions+0x92>
		if (regions[i].size == 0U) {
 80059fe:	eb05 0445 	add.w	r4, r5, r5, lsl #1
 8005a02:	eb08 0484 	add.w	r4, r8, r4, lsl #2
 8005a06:	6862      	ldr	r2, [r4, #4]
 8005a08:	2a00      	cmp	r2, #0
 8005a0a:	d0f5      	beq.n	80059f8 <mpu_configure_regions+0x24>
		if (do_sanity_check &&
 8005a0c:	f1b9 0f00 	cmp.w	r9, #0
 8005a10:	d0e9      	beq.n	80059e6 <mpu_configure_regions+0x12>
				(!mpu_partition_is_valid(&regions[i]))) {
 8005a12:	4620      	mov	r0, r4
 8005a14:	f008 fbb8 	bl	800e188 <mpu_partition_is_valid>
		if (do_sanity_check &&
 8005a18:	2800      	cmp	r0, #0
 8005a1a:	d1e4      	bne.n	80059e6 <mpu_configure_regions+0x12>
			LOG_ERR("Partition %u: sanity check failed.", i);
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005a22:	4b13      	ldr	r3, [pc, #76]	; (8005a70 <mpu_configure_regions+0x9c>)
 8005a24:	930e      	str	r3, [sp, #56]	; 0x38
 8005a26:	950f      	str	r5, [sp, #60]	; 0x3c
 8005a28:	2300      	movs	r3, #0
 8005a2a:	9301      	str	r3, [sp, #4]
 8005a2c:	2103      	movs	r1, #3
 8005a2e:	f88d 1004 	strb.w	r1, [sp, #4]
 8005a32:	9901      	ldr	r1, [sp, #4]
 8005a34:	910d      	str	r1, [sp, #52]	; 0x34
 8005a36:	4619      	mov	r1, r3
 8005a38:	f363 0100 	bfi	r1, r3, #0, #1
 8005a3c:	f363 0141 	bfi	r1, r3, #1, #1
 8005a40:	f363 0182 	bfi	r1, r3, #2, #1
 8005a44:	f363 01c5 	bfi	r1, r3, #3, #3
 8005a48:	f362 1188 	bfi	r1, r2, #6, #3
 8005a4c:	220c      	movs	r2, #12
 8005a4e:	f362 2152 	bfi	r1, r2, #9, #10
 8005a52:	f363 41de 	bfi	r1, r3, #19, #12
 8005a56:	f363 71df 	bfi	r1, r3, #31, #1
 8005a5a:	aa0d      	add	r2, sp, #52	; 0x34
 8005a5c:	4805      	ldr	r0, [pc, #20]	; (8005a74 <mpu_configure_regions+0xa0>)
 8005a5e:	f008 fad4 	bl	800e00a <z_impl_z_log_msg2_static_create>
			return -EINVAL;
 8005a62:	f06f 0615 	mvn.w	r6, #21
	}

	return reg_index;
}
 8005a66:	4630      	mov	r0, r6
 8005a68:	b011      	add	sp, #68	; 0x44
 8005a6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005a6e:	bf00      	nop
 8005a70:	08011184 	.word	0x08011184
 8005a74:	0801070c 	.word	0x0801070c

08005a78 <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
 8005a78:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
 8005a7a:	4c03      	ldr	r4, [pc, #12]	; (8005a88 <mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	7822      	ldrb	r2, [r4, #0]
 8005a80:	f7ff ffa8 	bl	80059d4 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
 8005a84:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
 8005a86:	bd10      	pop	{r4, pc}
 8005a88:	200013cb 	.word	0x200013cb

08005a8c <mpu_configure_dynamic_mpu_regions>:
 * If the dynamic MPU regions configuration has not been successfully
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
 8005a8c:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
 8005a8e:	2300      	movs	r3, #0
 8005a90:	4a09      	ldr	r2, [pc, #36]	; (8005ab8 <mpu_configure_dynamic_mpu_regions+0x2c>)
 8005a92:	7812      	ldrb	r2, [r2, #0]
 8005a94:	f7ff ff9e 	bl	80059d4 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
 8005a98:	f110 0f16 	cmn.w	r0, #22
 8005a9c:	d00a      	beq.n	8005ab4 <mpu_configure_dynamic_mpu_regions+0x28>

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	e006      	b.n	8005ab0 <mpu_configure_dynamic_mpu_regions+0x24>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
 8005aa2:	4a06      	ldr	r2, [pc, #24]	; (8005abc <mpu_configure_dynamic_mpu_regions+0x30>)
 8005aa4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  MPU->RASR = 0U;
 8005aa8:	2100      	movs	r1, #0
 8005aaa:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
 8005aae:	3301      	adds	r3, #1
 8005ab0:	2b07      	cmp	r3, #7
 8005ab2:	ddf6      	ble.n	8005aa2 <mpu_configure_dynamic_mpu_regions+0x16>
			ARM_MPU_ClrRegion(i);
		}
	}

	return mpu_reg_index;
}
 8005ab4:	bd08      	pop	{r3, pc}
 8005ab6:	bf00      	nop
 8005ab8:	200013cb 	.word	0x200013cb
 8005abc:	e000ed00 	.word	0xe000ed00

08005ac0 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
 8005ac0:	4b04      	ldr	r3, [pc, #16]	; (8005ad4 <arm_core_mpu_enable+0x14>)
 8005ac2:	2205      	movs	r2, #5
 8005ac4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
 8005ac8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005acc:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop
 8005ad4:	e000ed00 	.word	0xe000ed00

08005ad8 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 8005ad8:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
 8005adc:	4b02      	ldr	r3, [pc, #8]	; (8005ae8 <arm_core_mpu_disable+0x10>)
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
 8005ae4:	4770      	bx	lr
 8005ae6:	bf00      	nop
 8005ae8:	e000ed00 	.word	0xe000ed00

08005aec <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
 8005aec:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
 8005aee:	4b0e      	ldr	r3, [pc, #56]	; (8005b28 <z_arm_mpu_init+0x3c>)
 8005af0:	681d      	ldr	r5, [r3, #0]
 8005af2:	2d08      	cmp	r5, #8
 8005af4:	d815      	bhi.n	8005b22 <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
 8005af6:	f7ff ffef 	bl	8005ad8 <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 8005afa:	2400      	movs	r4, #0
 8005afc:	e009      	b.n	8005b12 <z_arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
 8005afe:	4b0a      	ldr	r3, [pc, #40]	; (8005b28 <z_arm_mpu_init+0x3c>)
 8005b00:	6859      	ldr	r1, [r3, #4]
 8005b02:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8005b06:	0093      	lsls	r3, r2, #2
 8005b08:	4419      	add	r1, r3
 8005b0a:	4620      	mov	r0, r4
 8005b0c:	f7ff ff1a 	bl	8005944 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 8005b10:	3401      	adds	r4, #1
 8005b12:	42a5      	cmp	r5, r4
 8005b14:	d8f3      	bhi.n	8005afe <z_arm_mpu_init+0x12>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
 8005b16:	4b05      	ldr	r3, [pc, #20]	; (8005b2c <z_arm_mpu_init+0x40>)
 8005b18:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
 8005b1a:	f7ff ffd1 	bl	8005ac0 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
 8005b1e:	2000      	movs	r0, #0
}
 8005b20:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
 8005b22:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b26:	e7fb      	b.n	8005b20 <z_arm_mpu_init+0x34>
 8005b28:	080111c0 	.word	0x080111c0
 8005b2c:	200013cb 	.word	0x200013cb

08005b30 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
 8005b30:	4b01      	ldr	r3, [pc, #4]	; (8005b38 <__stdout_hook_install+0x8>)
 8005b32:	6018      	str	r0, [r3, #0]
}
 8005b34:	4770      	bx	lr
 8005b36:	bf00      	nop
 8005b38:	20000010 	.word	0x20000010

08005b3c <z_impl_zephyr_read_stdin>:
{
	_stdin_hook = hook;
}

int z_impl_zephyr_read_stdin(char *buf, int nbytes)
{
 8005b3c:	b570      	push	{r4, r5, r6, lr}
 8005b3e:	4606      	mov	r6, r0
 8005b40:	460d      	mov	r5, r1
	int i = 0;

	for (i = 0; i < nbytes; i++) {
 8005b42:	2400      	movs	r4, #0
 8005b44:	e000      	b.n	8005b48 <z_impl_zephyr_read_stdin+0xc>
 8005b46:	3401      	adds	r4, #1
 8005b48:	42ac      	cmp	r4, r5
 8005b4a:	da08      	bge.n	8005b5e <z_impl_zephyr_read_stdin+0x22>
		*(buf + i) = _stdin_hook();
 8005b4c:	4b05      	ldr	r3, [pc, #20]	; (8005b64 <z_impl_zephyr_read_stdin+0x28>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4798      	blx	r3
 8005b52:	5530      	strb	r0, [r6, r4]
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
 8005b54:	280a      	cmp	r0, #10
 8005b56:	d001      	beq.n	8005b5c <z_impl_zephyr_read_stdin+0x20>
 8005b58:	280d      	cmp	r0, #13
 8005b5a:	d1f4      	bne.n	8005b46 <z_impl_zephyr_read_stdin+0xa>
			i++;
 8005b5c:	3401      	adds	r4, #1
			break;
		}
	}
	return i;
}
 8005b5e:	4620      	mov	r0, r4
 8005b60:	bd70      	pop	{r4, r5, r6, pc}
 8005b62:	bf00      	nop
 8005b64:	2000000c 	.word	0x2000000c

08005b68 <z_impl_zephyr_write_stdout>:
}
#include <syscalls/zephyr_read_stdin_mrsh.c>
#endif

int z_impl_zephyr_write_stdout(const void *buffer, int nbytes)
{
 8005b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b6a:	4605      	mov	r5, r0
 8005b6c:	460f      	mov	r7, r1
	const char *buf = buffer;
	int i;

	for (i = 0; i < nbytes; i++) {
 8005b6e:	2400      	movs	r4, #0
 8005b70:	e004      	b.n	8005b7c <z_impl_zephyr_write_stdout+0x14>
		if (*(buf + i) == '\n') {
			_stdout_hook('\r');
		}
		_stdout_hook(*(buf + i));
 8005b72:	4b09      	ldr	r3, [pc, #36]	; (8005b98 <z_impl_zephyr_write_stdout+0x30>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	7830      	ldrb	r0, [r6, #0]
 8005b78:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
 8005b7a:	3401      	adds	r4, #1
 8005b7c:	42bc      	cmp	r4, r7
 8005b7e:	da08      	bge.n	8005b92 <z_impl_zephyr_write_stdout+0x2a>
		if (*(buf + i) == '\n') {
 8005b80:	192e      	adds	r6, r5, r4
 8005b82:	5d2b      	ldrb	r3, [r5, r4]
 8005b84:	2b0a      	cmp	r3, #10
 8005b86:	d1f4      	bne.n	8005b72 <z_impl_zephyr_write_stdout+0xa>
			_stdout_hook('\r');
 8005b88:	4b03      	ldr	r3, [pc, #12]	; (8005b98 <z_impl_zephyr_write_stdout+0x30>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	200d      	movs	r0, #13
 8005b8e:	4798      	blx	r3
 8005b90:	e7ef      	b.n	8005b72 <z_impl_zephyr_write_stdout+0xa>
	}
	return nbytes;
}
 8005b92:	4638      	mov	r0, r7
 8005b94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b96:	bf00      	nop
 8005b98:	20000010 	.word	0x20000010

08005b9c <_exit>:
	return 0;
}
__weak FUNC_ALIAS(_fstat, fstat, int);

__weak void _exit(int status)
{
 8005b9c:	b508      	push	{r3, lr}
	_write(1, "exit\n", 5);
 8005b9e:	2205      	movs	r2, #5
 8005ba0:	4902      	ldr	r1, [pc, #8]	; (8005bac <_exit+0x10>)
 8005ba2:	2001      	movs	r0, #1
 8005ba4:	f008 fb35 	bl	800e212 <_write>
	while (1) {
 8005ba8:	e7fe      	b.n	8005ba8 <_exit+0xc>
 8005baa:	bf00      	nop
 8005bac:	080111a8 	.word	0x080111a8

08005bb0 <_sbrk>:
		;
	}
}

void *_sbrk(intptr_t count)
{
 8005bb0:	4602      	mov	r2, r0
	void *ret, *ptr;

	ptr = ((char *)HEAP_BASE) + heap_sz;
 8005bb2:	4b08      	ldr	r3, [pc, #32]	; (8005bd4 <_sbrk+0x24>)
 8005bb4:	6819      	ldr	r1, [r3, #0]
 8005bb6:	4b08      	ldr	r3, [pc, #32]	; (8005bd8 <_sbrk+0x28>)
 8005bb8:	18c8      	adds	r0, r1, r3

	if ((heap_sz + count) < MAX_HEAP_SIZE) {
 8005bba:	440a      	add	r2, r1
 8005bbc:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
 8005bc0:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d202      	bcs.n	8005bce <_sbrk+0x1e>
		heap_sz += count;
 8005bc8:	4b02      	ldr	r3, [pc, #8]	; (8005bd4 <_sbrk+0x24>)
 8005bca:	601a      	str	r2, [r3, #0]
		ret = ptr;
 8005bcc:	4770      	bx	lr

#ifdef CONFIG_NEWLIB_LIBC_HEAP_LISTENER
		heap_listener_notify_resize(HEAP_ID_LIBC, ptr, (char *)ptr + count);
#endif
	} else {
		ret = (void *)-1;
 8005bce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}

	return ret;
}
 8005bd2:	4770      	bx	lr
 8005bd4:	20000eac 	.word	0x20000eac
 8005bd8:	200042b0 	.word	0x200042b0

08005bdc <__stm32_exti_isr>:
 * @param arg isr argument
 * @param min low end of EXTI# range
 * @param max low end of EXTI# range
 */
static void __stm32_exti_isr(int min, int max, const struct device *dev)
{
 8005bdc:	b570      	push	{r4, r5, r6, lr}
 8005bde:	4604      	mov	r4, r0
 8005be0:	460d      	mov	r5, r1
	struct stm32_exti_data *data = dev->data;
 8005be2:	6916      	ldr	r6, [r2, #16]
	int line;

	/* see which bits are set */
	for (line = min; line < max; line++) {
 8005be4:	e002      	b.n	8005bec <__stm32_exti_isr+0x10>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8005be6:	2201      	movs	r2, #1
 8005be8:	e00c      	b.n	8005c04 <__stm32_exti_isr+0x28>
 8005bea:	3401      	adds	r4, #1
 8005bec:	42ac      	cmp	r4, r5
 8005bee:	da17      	bge.n	8005c20 <__stm32_exti_isr+0x44>
	if (line < 32) {
 8005bf0:	2c1f      	cmp	r4, #31
 8005bf2:	dcfa      	bgt.n	8005bea <__stm32_exti_isr+0xe>
		return LL_EXTI_IsActiveFlag_0_31(1 << line);
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	40a3      	lsls	r3, r4
 8005bf8:	4a0a      	ldr	r2, [pc, #40]	; (8005c24 <__stm32_exti_isr+0x48>)
 8005bfa:	6952      	ldr	r2, [r2, #20]
 8005bfc:	ea33 0202 	bics.w	r2, r3, r2
 8005c00:	d0f1      	beq.n	8005be6 <__stm32_exti_isr+0xa>
 8005c02:	2200      	movs	r2, #0
		/* check if interrupt is pending */
		if (stm32_exti_is_pending(line)) {
 8005c04:	2a00      	cmp	r2, #0
 8005c06:	d0f0      	beq.n	8005bea <__stm32_exti_isr+0xe>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 8005c08:	4a06      	ldr	r2, [pc, #24]	; (8005c24 <__stm32_exti_isr+0x48>)
 8005c0a:	6153      	str	r3, [r2, #20]
			/* clear pending interrupt */
			stm32_exti_clear_pending(line);

			/* run callback only if one is registered */
			if (!data->cb[line].cb) {
 8005c0c:	f856 3034 	ldr.w	r3, [r6, r4, lsl #3]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d0ea      	beq.n	8005bea <__stm32_exti_isr+0xe>
				continue;
			}

			data->cb[line].cb(line, data->cb[line].data);
 8005c14:	eb06 02c4 	add.w	r2, r6, r4, lsl #3
 8005c18:	6851      	ldr	r1, [r2, #4]
 8005c1a:	4620      	mov	r0, r4
 8005c1c:	4798      	blx	r3
 8005c1e:	e7e4      	b.n	8005bea <__stm32_exti_isr+0xe>
		}
	}
}
 8005c20:	bd70      	pop	{r4, r5, r6, pc}
 8005c22:	bf00      	nop
 8005c24:	40010400 	.word	0x40010400

08005c28 <stm32_exti_enable>:
{
 8005c28:	b508      	push	{r3, lr}
	LL_EXTI_EnableIT_0_31(1 << line);
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	4083      	lsls	r3, r0
  SET_BIT(EXTI->IMR1, ExtiLine);
 8005c2e:	4a04      	ldr	r2, [pc, #16]	; (8005c40 <stm32_exti_enable+0x18>)
 8005c30:	6811      	ldr	r1, [r2, #0]
 8005c32:	430b      	orrs	r3, r1
 8005c34:	6013      	str	r3, [r2, #0]
	irq_enable(irqnum);
 8005c36:	4b03      	ldr	r3, [pc, #12]	; (8005c44 <stm32_exti_enable+0x1c>)
 8005c38:	5618      	ldrsb	r0, [r3, r0]
 8005c3a:	f7fe ff29 	bl	8004a90 <arch_irq_enable>
}
 8005c3e:	bd08      	pop	{r3, pc}
 8005c40:	40010400 	.word	0x40010400
 8005c44:	08011200 	.word	0x08011200

08005c48 <stm32_exti_disable>:
	if (line < 32) {
 8005c48:	281f      	cmp	r0, #31
 8005c4a:	dc06      	bgt.n	8005c5a <stm32_exti_disable+0x12>
		LL_EXTI_DisableIT_0_31(1 << line);
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	4083      	lsls	r3, r0
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8005c50:	4a02      	ldr	r2, [pc, #8]	; (8005c5c <stm32_exti_disable+0x14>)
 8005c52:	6810      	ldr	r0, [r2, #0]
 8005c54:	ea20 0003 	bic.w	r0, r0, r3
 8005c58:	6010      	str	r0, [r2, #0]
}
 8005c5a:	4770      	bx	lr
 8005c5c:	40010400 	.word	0x40010400

08005c60 <stm32_exti_trigger>:
	switch (trigger) {
 8005c60:	2903      	cmp	r1, #3
 8005c62:	d832      	bhi.n	8005cca <stm32_exti_trigger+0x6a>
 8005c64:	e8df f001 	tbb	[pc, r1]
 8005c68:	271b0f02 	.word	0x271b0f02
		LL_EXTI_DisableRisingTrig_0_31(1 << line);
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	fa03 f000 	lsl.w	r0, r3, r0
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8005c72:	4b16      	ldr	r3, [pc, #88]	; (8005ccc <stm32_exti_trigger+0x6c>)
 8005c74:	689a      	ldr	r2, [r3, #8]
 8005c76:	ea22 0200 	bic.w	r2, r2, r0
 8005c7a:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8005c7c:	68da      	ldr	r2, [r3, #12]
 8005c7e:	ea22 0000 	bic.w	r0, r2, r0
 8005c82:	60d8      	str	r0, [r3, #12]
}
 8005c84:	4770      	bx	lr
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 8005c86:	2301      	movs	r3, #1
 8005c88:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8005c8c:	4b0f      	ldr	r3, [pc, #60]	; (8005ccc <stm32_exti_trigger+0x6c>)
 8005c8e:	689a      	ldr	r2, [r3, #8]
 8005c90:	4302      	orrs	r2, r0
 8005c92:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8005c94:	68da      	ldr	r2, [r3, #12]
 8005c96:	ea22 0000 	bic.w	r0, r2, r0
 8005c9a:	60d8      	str	r0, [r3, #12]
}
 8005c9c:	4770      	bx	lr
		LL_EXTI_EnableFallingTrig_0_31(1 << line);
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8005ca4:	4b09      	ldr	r3, [pc, #36]	; (8005ccc <stm32_exti_trigger+0x6c>)
 8005ca6:	68da      	ldr	r2, [r3, #12]
 8005ca8:	4302      	orrs	r2, r0
 8005caa:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8005cac:	689a      	ldr	r2, [r3, #8]
 8005cae:	ea22 0000 	bic.w	r0, r2, r0
 8005cb2:	6098      	str	r0, [r3, #8]
}
 8005cb4:	4770      	bx	lr
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8005cbc:	4b03      	ldr	r3, [pc, #12]	; (8005ccc <stm32_exti_trigger+0x6c>)
 8005cbe:	689a      	ldr	r2, [r3, #8]
 8005cc0:	4302      	orrs	r2, r0
 8005cc2:	609a      	str	r2, [r3, #8]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8005cc4:	68da      	ldr	r2, [r3, #12]
 8005cc6:	4310      	orrs	r0, r2
 8005cc8:	60d8      	str	r0, [r3, #12]
}
 8005cca:	4770      	bx	lr
 8005ccc:	40010400 	.word	0x40010400

08005cd0 <stm32_exti_set_callback>:
int stm32_exti_set_callback(int line, stm32_exti_callback_t cb, void *arg)
{
	const struct device *dev = DEVICE_DT_GET(EXTI_NODE);
	struct stm32_exti_data *data = dev->data;

	if (data->cb[line].cb) {
 8005cd0:	4b07      	ldr	r3, [pc, #28]	; (8005cf0 <stm32_exti_set_callback+0x20>)
 8005cd2:	f853 3030 	ldr.w	r3, [r3, r0, lsl #3]
 8005cd6:	b93b      	cbnz	r3, 8005ce8 <stm32_exti_set_callback+0x18>
		return -EBUSY;
	}

	data->cb[line].cb = cb;
 8005cd8:	4b05      	ldr	r3, [pc, #20]	; (8005cf0 <stm32_exti_set_callback+0x20>)
 8005cda:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	data->cb[line].data = arg;
 8005cde:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8005ce2:	6042      	str	r2, [r0, #4]

	return 0;
 8005ce4:	2000      	movs	r0, #0
 8005ce6:	4770      	bx	lr
		return -EBUSY;
 8005ce8:	f06f 000f 	mvn.w	r0, #15
}
 8005cec:	4770      	bx	lr
 8005cee:	bf00      	nop
 8005cf0:	20000eb0 	.word	0x20000eb0

08005cf4 <stm32_exti_unset_callback>:
void stm32_exti_unset_callback(int line)
{
	const struct device *dev = DEVICE_DT_GET(EXTI_NODE);
	struct stm32_exti_data *data = dev->data;

	data->cb[line].cb = NULL;
 8005cf4:	4b03      	ldr	r3, [pc, #12]	; (8005d04 <stm32_exti_unset_callback+0x10>)
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f843 2030 	str.w	r2, [r3, r0, lsl #3]
	data->cb[line].data = NULL;
 8005cfc:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8005d00:	605a      	str	r2, [r3, #4]
}
 8005d02:	4770      	bx	lr
 8005d04:	20000eb0 	.word	0x20000eb0

08005d08 <stm32_clock_control_on>:
	return clock / prescaler;
}

static inline int stm32_clock_control_on(const struct device *dev,
					 clock_control_subsys_t sub_system)
{
 8005d08:	b086      	sub	sp, #24
	struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system);

	ARG_UNUSED(dev);

	switch (pclken->bus) {
 8005d0a:	680b      	ldr	r3, [r1, #0]
 8005d0c:	2b06      	cmp	r3, #6
 8005d0e:	d848      	bhi.n	8005da2 <stm32_clock_control_on+0x9a>
 8005d10:	e8df f003 	tbb	[pc, r3]
 8005d14:	3c261004 	.word	0x3c261004
 8005d18:	4731      	.short	0x4731
 8005d1a:	1b          	.byte	0x1b
 8005d1b:	00          	.byte	0x00
	case STM32_CLOCK_BUS_AHB1:
		LL_AHB1_GRP1_EnableClock(pclken->enr);
 8005d1c:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8005d1e:	4a22      	ldr	r2, [pc, #136]	; (8005da8 <stm32_clock_control_on+0xa0>)
 8005d20:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8005d22:	4319      	orrs	r1, r3
 8005d24:	6491      	str	r1, [r2, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8005d26:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005d28:	4013      	ands	r3, r2
 8005d2a:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8005d2c:	9b00      	ldr	r3, [sp, #0]
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 8005d2e:	2000      	movs	r0, #0
}
 8005d30:	b006      	add	sp, #24
 8005d32:	4770      	bx	lr
		LL_AHB2_GRP1_EnableClock(pclken->enr);
 8005d34:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005d36:	4a1c      	ldr	r2, [pc, #112]	; (8005da8 <stm32_clock_control_on+0xa0>)
 8005d38:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8005d3a:	4319      	orrs	r1, r3
 8005d3c:	64d1      	str	r1, [r2, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005d3e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005d40:	4013      	ands	r3, r2
 8005d42:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8005d44:	9b01      	ldr	r3, [sp, #4]
	return 0;
 8005d46:	2000      	movs	r0, #0
}
 8005d48:	e7f2      	b.n	8005d30 <stm32_clock_control_on+0x28>
		LL_AHB3_GRP1_EnableClock(pclken->enr);
 8005d4a:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 8005d4c:	4a16      	ldr	r2, [pc, #88]	; (8005da8 <stm32_clock_control_on+0xa0>)
 8005d4e:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8005d50:	4319      	orrs	r1, r3
 8005d52:	6511      	str	r1, [r2, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8005d54:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005d56:	4013      	ands	r3, r2
 8005d58:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8005d5a:	9b02      	ldr	r3, [sp, #8]
	return 0;
 8005d5c:	2000      	movs	r0, #0
}
 8005d5e:	e7e7      	b.n	8005d30 <stm32_clock_control_on+0x28>
		LL_APB1_GRP1_EnableClock(pclken->enr);
 8005d60:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8005d62:	4a11      	ldr	r2, [pc, #68]	; (8005da8 <stm32_clock_control_on+0xa0>)
 8005d64:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8005d66:	4319      	orrs	r1, r3
 8005d68:	6591      	str	r1, [r2, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8005d6a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 8005d70:	9b03      	ldr	r3, [sp, #12]
	return 0;
 8005d72:	2000      	movs	r0, #0
}
 8005d74:	e7dc      	b.n	8005d30 <stm32_clock_control_on+0x28>
		LL_APB1_GRP2_EnableClock(pclken->enr);
 8005d76:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8005d78:	4a0b      	ldr	r2, [pc, #44]	; (8005da8 <stm32_clock_control_on+0xa0>)
 8005d7a:	6dd1      	ldr	r1, [r2, #92]	; 0x5c
 8005d7c:	4319      	orrs	r1, r3
 8005d7e:	65d1      	str	r1, [r2, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8005d80:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005d82:	4013      	ands	r3, r2
 8005d84:	9304      	str	r3, [sp, #16]
  (void)tmpreg;
 8005d86:	9b04      	ldr	r3, [sp, #16]
	return 0;
 8005d88:	2000      	movs	r0, #0
}
 8005d8a:	e7d1      	b.n	8005d30 <stm32_clock_control_on+0x28>
		LL_APB2_GRP1_EnableClock(pclken->enr);
 8005d8c:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8005d8e:	4a06      	ldr	r2, [pc, #24]	; (8005da8 <stm32_clock_control_on+0xa0>)
 8005d90:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8005d92:	4319      	orrs	r1, r3
 8005d94:	6611      	str	r1, [r2, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8005d96:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8005d98:	4013      	ands	r3, r2
 8005d9a:	9305      	str	r3, [sp, #20]
  (void)tmpreg;
 8005d9c:	9b05      	ldr	r3, [sp, #20]
	return 0;
 8005d9e:	2000      	movs	r0, #0
}
 8005da0:	e7c6      	b.n	8005d30 <stm32_clock_control_on+0x28>
	switch (pclken->bus) {
 8005da2:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8005da6:	e7c3      	b.n	8005d30 <stm32_clock_control_on+0x28>
 8005da8:	40021000 	.word	0x40021000

08005dac <stm32_clock_control_off>:
{
	struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system);

	ARG_UNUSED(dev);

	switch (pclken->bus) {
 8005dac:	680b      	ldr	r3, [r1, #0]
 8005dae:	2b06      	cmp	r3, #6
 8005db0:	d835      	bhi.n	8005e1e <stm32_clock_control_off+0x72>
 8005db2:	e8df f003 	tbb	[pc, r3]
 8005db6:	0c04      	.short	0x0c04
 8005db8:	34242c1c 	.word	0x34242c1c
 8005dbc:	14          	.byte	0x14
 8005dbd:	00          	.byte	0x00
	case STM32_CLOCK_BUS_AHB1:
		LL_AHB1_GRP1_DisableClock(pclken->enr);
 8005dbe:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->AHB1ENR, Periphs);
 8005dc0:	4a18      	ldr	r2, [pc, #96]	; (8005e24 <stm32_clock_control_off+0x78>)
 8005dc2:	6c93      	ldr	r3, [r2, #72]	; 0x48
 8005dc4:	ea23 0301 	bic.w	r3, r3, r1
 8005dc8:	6493      	str	r3, [r2, #72]	; 0x48
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 8005dca:	2000      	movs	r0, #0
}
 8005dcc:	4770      	bx	lr
		LL_AHB2_GRP1_DisableClock(pclken->enr);
 8005dce:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8005dd0:	4a14      	ldr	r2, [pc, #80]	; (8005e24 <stm32_clock_control_off+0x78>)
 8005dd2:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8005dd4:	ea23 0301 	bic.w	r3, r3, r1
 8005dd8:	64d3      	str	r3, [r2, #76]	; 0x4c
	return 0;
 8005dda:	2000      	movs	r0, #0
}
 8005ddc:	4770      	bx	lr
		LL_AHB3_GRP1_DisableClock(pclken->enr);
 8005dde:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->AHB3ENR, Periphs);
 8005de0:	4a10      	ldr	r2, [pc, #64]	; (8005e24 <stm32_clock_control_off+0x78>)
 8005de2:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005de4:	ea23 0301 	bic.w	r3, r3, r1
 8005de8:	6513      	str	r3, [r2, #80]	; 0x50
	return 0;
 8005dea:	2000      	movs	r0, #0
}
 8005dec:	4770      	bx	lr
		LL_APB1_GRP1_DisableClock(pclken->enr);
 8005dee:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8005df0:	4a0c      	ldr	r2, [pc, #48]	; (8005e24 <stm32_clock_control_off+0x78>)
 8005df2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005df4:	ea23 0301 	bic.w	r3, r3, r1
 8005df8:	6593      	str	r3, [r2, #88]	; 0x58
	return 0;
 8005dfa:	2000      	movs	r0, #0
}
 8005dfc:	4770      	bx	lr
		LL_APB1_GRP2_DisableClock(pclken->enr);
 8005dfe:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8005e00:	4a08      	ldr	r2, [pc, #32]	; (8005e24 <stm32_clock_control_off+0x78>)
 8005e02:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8005e04:	ea23 0301 	bic.w	r3, r3, r1
 8005e08:	65d3      	str	r3, [r2, #92]	; 0x5c
	return 0;
 8005e0a:	2000      	movs	r0, #0
}
 8005e0c:	4770      	bx	lr
		LL_APB2_GRP1_DisableClock(pclken->enr);
 8005e0e:	6849      	ldr	r1, [r1, #4]
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8005e10:	4a04      	ldr	r2, [pc, #16]	; (8005e24 <stm32_clock_control_off+0x78>)
 8005e12:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8005e14:	ea23 0301 	bic.w	r3, r3, r1
 8005e18:	6613      	str	r3, [r2, #96]	; 0x60
	return 0;
 8005e1a:	2000      	movs	r0, #0
}
 8005e1c:	4770      	bx	lr
	switch (pclken->bus) {
 8005e1e:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
 8005e22:	4770      	bx	lr
 8005e24:	40021000 	.word	0x40021000

08005e28 <stm32_clock_control_get_subsys_rate>:


static int stm32_clock_control_get_subsys_rate(const struct device *clock,
						clock_control_subsys_t sub_system,
						uint32_t *rate)
{
 8005e28:	b570      	push	{r4, r5, r6, lr}
 8005e2a:	460c      	mov	r4, r1
 8005e2c:	4615      	mov	r5, r2
	 * Get AHB Clock (= SystemCoreClock = SYSCLK/prescaler)
	 * SystemCoreClock is preferred to CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC
	 * since it will be updated after clock configuration and hence
	 * more likely to contain actual clock speed
	 */
	uint32_t ahb_clock = SystemCoreClock;
 8005e2e:	4b0d      	ldr	r3, [pc, #52]	; (8005e64 <stm32_clock_control_get_subsys_rate+0x3c>)
 8005e30:	681e      	ldr	r6, [r3, #0]
	uint32_t apb1_clock = get_bus_clock(ahb_clock, STM32_APB1_PRESCALER);
 8005e32:	2101      	movs	r1, #1
 8005e34:	4630      	mov	r0, r6
 8005e36:	f008 fa7a 	bl	800e32e <get_bus_clock>
					    STM32_AHB3_PRESCALER);
#endif

	ARG_UNUSED(clock);

	switch (pclken->bus) {
 8005e3a:	6823      	ldr	r3, [r4, #0]
 8005e3c:	2b06      	cmp	r3, #6
 8005e3e:	d80e      	bhi.n	8005e5e <stm32_clock_control_get_subsys_rate+0x36>
 8005e40:	e8df f003 	tbb	[pc, r3]
 8005e44:	0a070404 	.word	0x0a070404
 8005e48:	0d07      	.short	0x0d07
 8005e4a:	04          	.byte	0x04
 8005e4b:	00          	.byte	0x00
#endif
#if defined (CONFIG_SOC_SERIES_STM32L0X) || \
	defined (CONFIG_SOC_SERIES_STM32G0X)
	case STM32_CLOCK_BUS_IOP:
#endif
		*rate = ahb_clock;
 8005e4c:	602e      	str	r6, [r5, #0]
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 8005e4e:	2000      	movs	r0, #0
}
 8005e50:	bd70      	pop	{r4, r5, r6, pc}
		*rate = apb1_clock;
 8005e52:	6028      	str	r0, [r5, #0]
	return 0;
 8005e54:	2000      	movs	r0, #0
		break;
 8005e56:	e7fb      	b.n	8005e50 <stm32_clock_control_get_subsys_rate+0x28>
		*rate = apb2_clock;
 8005e58:	6028      	str	r0, [r5, #0]
	return 0;
 8005e5a:	2000      	movs	r0, #0
		break;
 8005e5c:	e7f8      	b.n	8005e50 <stm32_clock_control_get_subsys_rate+0x28>
	switch (pclken->bus) {
 8005e5e:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8005e62:	e7f5      	b.n	8005e50 <stm32_clock_control_get_subsys_rate+0x28>
 8005e64:	200000c0 	.word	0x200000c0

08005e68 <stm32_clock_switch_to_hsi>:
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8005e68:	4b10      	ldr	r3, [pc, #64]	; (8005eac <stm32_clock_switch_to_hsi+0x44>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005e70:	d109      	bne.n	8005e86 <stm32_clock_switch_to_hsi+0x1e>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005e72:	4a0e      	ldr	r2, [pc, #56]	; (8005eac <stm32_clock_switch_to_hsi+0x44>)
 8005e74:	6813      	ldr	r3, [r2, #0]
 8005e76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e7a:	6013      	str	r3, [r2, #0]
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8005e7c:	4b0b      	ldr	r3, [pc, #44]	; (8005eac <stm32_clock_switch_to_hsi+0x44>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005e84:	d0fa      	beq.n	8005e7c <stm32_clock_switch_to_hsi+0x14>
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005e86:	4a09      	ldr	r2, [pc, #36]	; (8005eac <stm32_clock_switch_to_hsi+0x44>)
 8005e88:	6893      	ldr	r3, [r2, #8]
 8005e8a:	f023 0303 	bic.w	r3, r3, #3
 8005e8e:	f043 0301 	orr.w	r3, r3, #1
 8005e92:	6093      	str	r3, [r2, #8]
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005e94:	6893      	ldr	r3, [r2, #8]
 8005e96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e9a:	4318      	orrs	r0, r3
 8005e9c:	6090      	str	r0, [r2, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005e9e:	4b03      	ldr	r3, [pc, #12]	; (8005eac <stm32_clock_switch_to_hsi+0x44>)
 8005ea0:	689b      	ldr	r3, [r3, #8]
 8005ea2:	f003 030c 	and.w	r3, r3, #12
	}

	/* Set HSI as SYSCLCK source */
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
	LL_RCC_SetAHBPrescaler(new_ahb_prescaler);
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI) {
 8005ea6:	2b04      	cmp	r3, #4
 8005ea8:	d1f9      	bne.n	8005e9e <stm32_clock_switch_to_hsi+0x36>
	}
}
 8005eaa:	4770      	bx	lr
 8005eac:	40021000 	.word	0x40021000

08005eb0 <stm32_clock_control_init>:
 * @param dev clock device struct
 *
 * @return 0
 */
int stm32_clock_control_init(const struct device *dev)
{
 8005eb0:	b510      	push	{r4, lr}
 8005eb2:	b086      	sub	sp, #24
#endif

	ARG_UNUSED(dev);

	/* configure clock for AHB/APB buses */
	config_bus_clk_init((LL_UTILS_ClkInitTypeDef *)&s_ClkInitStruct);
 8005eb4:	a803      	add	r0, sp, #12
 8005eb6:	f008 fa35 	bl	800e324 <config_bus_clk_init>
	hclk_prescaler = s_ClkInitStruct.AHBCLKDivider;
	flash_prescaler = hclk_prescaler;
#endif

	/* Some clocks would be activated by default */
	config_enable_default_clocks();
 8005eba:	f000 f823 	bl	8005f04 <config_enable_default_clocks>

#if STM32_SYSCLK_SRC_PLL
	LL_UTILS_PLLInitTypeDef s_PLLInitStruct;

	/* configure PLL input settings */
	config_pll_init(&s_PLLInitStruct);
 8005ebe:	4668      	mov	r0, sp
 8005ec0:	f008 fa38 	bl	800e334 <config_pll_init>
	 *
	 * Don't use s_ClkInitStruct.AHBCLKDivider as the AHB
	 * prescaler here. In this configuration, that's the value to
	 * use when the SYSCLK source is the PLL, not HSI.
	 */
	stm32_clock_switch_to_hsi(LL_RCC_SYSCLK_DIV_1);
 8005ec4:	2000      	movs	r0, #0
 8005ec6:	f7ff ffcf 	bl	8005e68 <stm32_clock_switch_to_hsi>
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005eca:	4c0d      	ldr	r4, [pc, #52]	; (8005f00 <stm32_clock_control_init+0x50>)
 8005ecc:	6823      	ldr	r3, [r4, #0]
 8005ece:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005ed2:	6023      	str	r3, [r4, #0]
		 }
	 }
#endif

#if STM32_PLL_Q_DIVISOR
	MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ,
 8005ed4:	68e3      	ldr	r3, [r4, #12]
 8005ed6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005eda:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005ede:	60e3      	str	r3, [r4, #12]
	LL_RCC_HSI_Disable();
	LL_RCC_HSE_Disable();

#elif STM32_PLL_SRC_HSI
	/* Switch to PLL with HSI as clock source */
	LL_PLL_ConfigSystemClock_HSI(&s_PLLInitStruct, &s_ClkInitStruct);
 8005ee0:	a903      	add	r1, sp, #12
 8005ee2:	4668      	mov	r0, sp
 8005ee4:	f003 fefe 	bl	8009ce4 <LL_PLL_ConfigSystemClock_HSI>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005ee8:	6823      	ldr	r3, [r4, #0]
 8005eea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005eee:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005ef0:	6823      	ldr	r3, [r4, #0]
 8005ef2:	f023 0301 	bic.w	r3, r3, #1
 8005ef6:	6023      	str	r3, [r4, #0]

	/* configure MCO1/MCO2 based on Kconfig */
	stm32_clock_control_mco_init();

	return 0;
}
 8005ef8:	2000      	movs	r0, #0
 8005efa:	b006      	add	sp, #24
 8005efc:	bd10      	pop	{r4, pc}
 8005efe:	bf00      	nop
 8005f00:	40021000 	.word	0x40021000

08005f04 <config_enable_default_clocks>:

/**
 * @brief Activate default clocks
 */
void config_enable_default_clocks(void)
{
 8005f04:	b082      	sub	sp, #8
  SET_BIT(RCC->APB1ENR1, Periphs);
 8005f06:	4b06      	ldr	r3, [pc, #24]	; (8005f20 <config_enable_default_clocks+0x1c>)
 8005f08:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005f0a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005f0e:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8005f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f16:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8005f18:	9b01      	ldr	r3, [sp, #4]
	LL_PWR_DisableBkUpAccess();

	z_stm32_hsem_unlock(CFG_HW_RCC_SEMID);

#endif
}
 8005f1a:	b002      	add	sp, #8
 8005f1c:	4770      	bx	lr
 8005f1e:	bf00      	nop
 8005f20:	40021000 	.word	0x40021000

08005f24 <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
 8005f24:	b510      	push	{r4, lr}
 8005f26:	4604      	mov	r4, r0
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
 8005f28:	280a      	cmp	r0, #10
 8005f2a:	d007      	beq.n	8005f3c <console_out+0x18>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
 8005f2c:	4b07      	ldr	r3, [pc, #28]	; (8005f4c <console_out+0x28>)
 8005f2e:	6818      	ldr	r0, [r3, #0]
 8005f30:	b2e1      	uxtb	r1, r4
	const struct uart_driver_api *api =
 8005f32:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	4798      	blx	r3

	return c;
}
 8005f38:	4620      	mov	r0, r4
 8005f3a:	bd10      	pop	{r4, pc}
		uart_poll_out(uart_console_dev, '\r');
 8005f3c:	4b03      	ldr	r3, [pc, #12]	; (8005f4c <console_out+0x28>)
 8005f3e:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
 8005f40:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	210d      	movs	r1, #13
 8005f46:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
 8005f48:	e7f0      	b.n	8005f2c <console_out+0x8>
 8005f4a:	bf00      	nop
 8005f4c:	20000f30 	.word	0x20000f30

08005f50 <uart_console_hook_install>:
/**
 * @brief Install printk/stdout hook for UART console output
 */

static void uart_console_hook_install(void)
{
 8005f50:	b510      	push	{r4, lr}
#if defined(CONFIG_STDOUT_CONSOLE)
	__stdout_hook_install(console_out);
 8005f52:	4c04      	ldr	r4, [pc, #16]	; (8005f64 <uart_console_hook_install+0x14>)
 8005f54:	4620      	mov	r0, r4
 8005f56:	f7ff fdeb 	bl	8005b30 <__stdout_hook_install>
#endif
#if defined(CONFIG_PRINTK)
	__printk_hook_install(console_out);
 8005f5a:	4620      	mov	r0, r4
 8005f5c:	f7fd fac6 	bl	80034ec <__printk_hook_install>
#endif
}
 8005f60:	bd10      	pop	{r4, pc}
 8005f62:	bf00      	nop
 8005f64:	08005f25 	.word	0x08005f25

08005f68 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
 8005f68:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
 8005f6a:	4806      	ldr	r0, [pc, #24]	; (8005f84 <uart_console_init+0x1c>)
 8005f6c:	4b06      	ldr	r3, [pc, #24]	; (8005f88 <uart_console_init+0x20>)
 8005f6e:	6018      	str	r0, [r3, #0]
 8005f70:	f009 fa0b 	bl	800f38a <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
 8005f74:	b118      	cbz	r0, 8005f7e <uart_console_init+0x16>
		return -ENODEV;
	}

	uart_console_hook_install();
 8005f76:	f7ff ffeb 	bl	8005f50 <uart_console_hook_install>

	return 0;
 8005f7a:	2000      	movs	r0, #0
}
 8005f7c:	bd08      	pop	{r3, pc}
		return -ENODEV;
 8005f7e:	f06f 0012 	mvn.w	r0, #18
 8005f82:	e7fb      	b.n	8005f7c <uart_console_init+0x14>
 8005f84:	080103c4 	.word	0x080103c4
 8005f88:	20000f30 	.word	0x20000f30

08005f8c <gpio_stm32_set_exti_source>:
#elif defined(CONFIG_SOC_SERIES_STM32G0X) || \
	defined(CONFIG_SOC_SERIES_STM32L5X) || \
	defined(CONFIG_SOC_SERIES_STM32U5X)
	return ((pin & 0x3) << (16 + 3)) | (pin >> 2);
#else
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 8005f8c:	424a      	negs	r2, r1
 8005f8e:	f001 0303 	and.w	r3, r1, #3
 8005f92:	f002 0203 	and.w	r2, r2, #3
 8005f96:	bf58      	it	pl
 8005f98:	4253      	negpl	r3, r2
 8005f9a:	3304      	adds	r3, #4
 8005f9c:	009a      	lsls	r2, r3, #2
 8005f9e:	230f      	movs	r3, #15
 8005fa0:	4093      	lsls	r3, r2
 8005fa2:	460a      	mov	r2, r1
 8005fa4:	2900      	cmp	r1, #0
 8005fa6:	db19      	blt.n	8005fdc <gpio_stm32_set_exti_source+0x50>
 8005fa8:	ea43 03a2 	orr.w	r3, r3, r2, asr #2
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8005fac:	fa5f fc83 	uxtb.w	ip, r3
 8005fb0:	f10c 0102 	add.w	r1, ip, #2
 8005fb4:	4a0b      	ldr	r2, [pc, #44]	; (8005fe4 <gpio_stm32_set_exti_source+0x58>)
 8005fb6:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8005fba:	0c1a      	lsrs	r2, r3, #16
 8005fbc:	ea21 4313 	bic.w	r3, r1, r3, lsr #16
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fc0:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8005fc4:	b162      	cbz	r2, 8005fe0 <gpio_stm32_set_exti_source+0x54>
  return __builtin_clz(value);
 8005fc6:	fab2 f282 	clz	r2, r2
 8005fca:	fa00 f202 	lsl.w	r2, r0, r2
 8005fce:	431a      	orrs	r2, r3
 8005fd0:	f10c 0c02 	add.w	ip, ip, #2
 8005fd4:	4b03      	ldr	r3, [pc, #12]	; (8005fe4 <gpio_stm32_set_exti_source+0x58>)
 8005fd6:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
	LL_EXTI_SetEXTISource(port, line);
#else
	LL_SYSCFG_SetEXTISource(port, line);
#endif
	z_stm32_hsem_unlock(CFG_HW_EXTI_SEMID);
}
 8005fda:	4770      	bx	lr
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 8005fdc:	1cca      	adds	r2, r1, #3
 8005fde:	e7e3      	b.n	8005fa8 <gpio_stm32_set_exti_source+0x1c>
    return 32U;
 8005fe0:	2220      	movs	r2, #32
 8005fe2:	e7f2      	b.n	8005fca <gpio_stm32_set_exti_source+0x3e>
 8005fe4:	40010000 	.word	0x40010000

08005fe8 <gpio_stm32_get_exti_source>:
 8005fe8:	4242      	negs	r2, r0
 8005fea:	f000 0303 	and.w	r3, r0, #3
 8005fee:	f002 0203 	and.w	r2, r2, #3
 8005ff2:	bf58      	it	pl
 8005ff4:	4253      	negpl	r3, r2
 8005ff6:	3304      	adds	r3, #4
 8005ff8:	009a      	lsls	r2, r3, #2
 8005ffa:	230f      	movs	r3, #15
 8005ffc:	4093      	lsls	r3, r2
 8005ffe:	4602      	mov	r2, r0
 8006000:	2800      	cmp	r0, #0
 8006002:	db10      	blt.n	8006026 <gpio_stm32_get_exti_source+0x3e>
 8006004:	ea43 00a2 	orr.w	r0, r3, r2, asr #2
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
{
  return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U)) >> POSITION_VAL(Line >> 16U));
 8006008:	b2c3      	uxtb	r3, r0
 800600a:	3302      	adds	r3, #2
 800600c:	4a08      	ldr	r2, [pc, #32]	; (8006030 <gpio_stm32_get_exti_source+0x48>)
 800600e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006012:	0c03      	lsrs	r3, r0, #16
 8006014:	ea02 4010 	and.w	r0, r2, r0, lsr #16
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006018:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800601c:	b12b      	cbz	r3, 800602a <gpio_stm32_get_exti_source+0x42>
  return __builtin_clz(value);
 800601e:	fab3 f383 	clz	r3, r3
		port = STM32_PORTH;
	}
#endif

	return port;
}
 8006022:	40d8      	lsrs	r0, r3
 8006024:	4770      	bx	lr
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 8006026:	1cc2      	adds	r2, r0, #3
 8006028:	e7ec      	b.n	8006004 <gpio_stm32_get_exti_source+0x1c>
    return 32U;
 800602a:	2320      	movs	r3, #32
 800602c:	e7f9      	b.n	8006022 <gpio_stm32_get_exti_source+0x3a>
 800602e:	bf00      	nop
 8006030:	40010000 	.word	0x40010000

08006034 <gpio_stm32_clock_request>:
{
 8006034:	b510      	push	{r4, lr}
	const struct gpio_stm32_config *cfg = dev->config;
 8006036:	6844      	ldr	r4, [r0, #4]
	if (on) {
 8006038:	b169      	cbz	r1, 8006056 <gpio_stm32_clock_request+0x22>
					(clock_control_subsys_t *)&cfg->pclken);
 800603a:	340c      	adds	r4, #12
 800603c:	480d      	ldr	r0, [pc, #52]	; (8006074 <gpio_stm32_clock_request+0x40>)
 800603e:	f009 f9a4 	bl	800f38a <z_device_is_ready>
 * @return 0 on success, negative errno on failure.
 */
static inline int clock_control_on(const struct device *dev,
				   clock_control_subsys_t sys)
{
	if (!device_is_ready(dev)) {
 8006042:	b128      	cbz	r0, 8006050 <gpio_stm32_clock_request+0x1c>
		return -ENODEV;
	}

	const struct clock_control_driver_api *api =
 8006044:	480b      	ldr	r0, [pc, #44]	; (8006074 <gpio_stm32_clock_request+0x40>)
 8006046:	6883      	ldr	r3, [r0, #8]
		(const struct clock_control_driver_api *)dev->api;

	return api->on(dev, sys);
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4621      	mov	r1, r4
 800604c:	4798      	blx	r3
}
 800604e:	bd10      	pop	{r4, pc}
		return -ENODEV;
 8006050:	f06f 0012 	mvn.w	r0, #18
 8006054:	e7fb      	b.n	800604e <gpio_stm32_clock_request+0x1a>
					(clock_control_subsys_t *)&cfg->pclken);
 8006056:	340c      	adds	r4, #12
 8006058:	4806      	ldr	r0, [pc, #24]	; (8006074 <gpio_stm32_clock_request+0x40>)
 800605a:	f009 f996 	bl	800f38a <z_device_is_ready>
 * @return 0 on success, negative errno on failure.
 */
static inline int clock_control_off(const struct device *dev,
				    clock_control_subsys_t sys)
{
	if (!device_is_ready(dev)) {
 800605e:	b128      	cbz	r0, 800606c <gpio_stm32_clock_request+0x38>
		return -ENODEV;
	}

	const struct clock_control_driver_api *api =
 8006060:	4804      	ldr	r0, [pc, #16]	; (8006074 <gpio_stm32_clock_request+0x40>)
 8006062:	6883      	ldr	r3, [r0, #8]
		(const struct clock_control_driver_api *)dev->api;

	return api->off(dev, sys);
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	4621      	mov	r1, r4
 8006068:	4798      	blx	r3
 800606a:	e7f0      	b.n	800604e <gpio_stm32_clock_request+0x1a>
		return -ENODEV;
 800606c:	f06f 0012 	mvn.w	r0, #18
	if (ret != 0) {
 8006070:	e7ed      	b.n	800604e <gpio_stm32_clock_request+0x1a>
 8006072:	bf00      	nop
 8006074:	08010304 	.word	0x08010304

08006078 <gpio_stm32_enable_int>:

/**
 * @brief Enable EXTI of the specific line
 */
static int gpio_stm32_enable_int(int port, int pin)
{
 8006078:	b570      	push	{r4, r5, r6, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	4606      	mov	r6, r0
 800607e:	460d      	mov	r5, r1
	defined(CONFIG_SOC_SERIES_STM32H7X) || \
	defined(CONFIG_SOC_SERIES_STM32L1X) || \
	defined(CONFIG_SOC_SERIES_STM32L4X) || \
	defined(CONFIG_SOC_SERIES_STM32G4X)
	const struct device *clk = DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE);
	struct stm32_pclken pclken = {
 8006080:	4b0d      	ldr	r3, [pc, #52]	; (80060b8 <gpio_stm32_enable_int+0x40>)
 8006082:	e893 0003 	ldmia.w	r3, {r0, r1}
 8006086:	ab02      	add	r3, sp, #8
 8006088:	e903 0003 	stmdb	r3, {r0, r1}
 800608c:	480b      	ldr	r0, [pc, #44]	; (80060bc <gpio_stm32_enable_int+0x44>)
 800608e:	f009 f97c 	bl	800f38a <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8006092:	b148      	cbz	r0, 80060a8 <gpio_stm32_enable_int+0x30>
	const struct clock_control_driver_api *api =
 8006094:	4809      	ldr	r0, [pc, #36]	; (80060bc <gpio_stm32_enable_int+0x44>)
 8006096:	6883      	ldr	r3, [r0, #8]
	return api->on(dev, sys);
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4669      	mov	r1, sp
 800609c:	4798      	blx	r3
 800609e:	4604      	mov	r4, r0
	};
	int ret;

	/* Enable SYSCFG clock */
	ret = clock_control_on(clk, (clock_control_subsys_t *) &pclken);
	if (ret != 0) {
 80060a0:	b12c      	cbz	r4, 80060ae <gpio_stm32_enable_int+0x36>
#endif

	gpio_stm32_set_exti_source(port, pin);

	return 0;
}
 80060a2:	4620      	mov	r0, r4
 80060a4:	b002      	add	sp, #8
 80060a6:	bd70      	pop	{r4, r5, r6, pc}
		return -ENODEV;
 80060a8:	f06f 0412 	mvn.w	r4, #18
 80060ac:	e7f8      	b.n	80060a0 <gpio_stm32_enable_int+0x28>
	gpio_stm32_set_exti_source(port, pin);
 80060ae:	4629      	mov	r1, r5
 80060b0:	4630      	mov	r0, r6
 80060b2:	f7ff ff6b 	bl	8005f8c <gpio_stm32_set_exti_source>
	return 0;
 80060b6:	e7f4      	b.n	80060a2 <gpio_stm32_enable_int+0x2a>
 80060b8:	080107f8 	.word	0x080107f8
 80060bc:	08010304 	.word	0x08010304

080060c0 <gpio_stm32_pin_interrupt_configure>:

static int gpio_stm32_pin_interrupt_configure(const struct device *dev,
					      gpio_pin_t pin,
					      enum gpio_int_mode mode,
					      enum gpio_int_trig trig)
{
 80060c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060c2:	460c      	mov	r4, r1
 80060c4:	4611      	mov	r1, r2
	const struct gpio_stm32_config *cfg = dev->config;
 80060c6:	6847      	ldr	r7, [r0, #4]
	struct gpio_stm32_data *data = dev->data;
 80060c8:	6902      	ldr	r2, [r0, #16]
	int edge = 0;
	int err = 0;

	if (mode == GPIO_INT_MODE_DISABLED) {
 80060ca:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 80060ce:	d01f      	beq.n	8006110 <gpio_stm32_pin_interrupt_configure+0x50>
 80060d0:	461d      	mov	r5, r3
		/* else: No irq source configured for pin. Nothing to disable */
		goto exit;
	}

	/* Level trigger interrupts not supported */
	if (mode == GPIO_INT_MODE_LEVEL) {
 80060d2:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 80060d6:	d034      	beq.n	8006142 <gpio_stm32_pin_interrupt_configure+0x82>
		err = -ENOTSUP;
		goto exit;
	}

	if (stm32_exti_set_callback(pin, gpio_stm32_isr, data) != 0) {
 80060d8:	491d      	ldr	r1, [pc, #116]	; (8006150 <gpio_stm32_pin_interrupt_configure+0x90>)
 80060da:	4620      	mov	r0, r4
 80060dc:	f7ff fdf8 	bl	8005cd0 <stm32_exti_set_callback>
 80060e0:	4606      	mov	r6, r0
 80060e2:	bb88      	cbnz	r0, 8006148 <gpio_stm32_pin_interrupt_configure+0x88>
		err = -EBUSY;
		goto exit;
	}

	gpio_stm32_enable_int(cfg->port, pin);
 80060e4:	4621      	mov	r1, r4
 80060e6:	68b8      	ldr	r0, [r7, #8]
 80060e8:	f7ff ffc6 	bl	8006078 <gpio_stm32_enable_int>

	switch (trig) {
 80060ec:	f5b5 2f80 	cmp.w	r5, #262144	; 0x40000
 80060f0:	d023      	beq.n	800613a <gpio_stm32_pin_interrupt_configure+0x7a>
 80060f2:	f5b5 2fc0 	cmp.w	r5, #393216	; 0x60000
 80060f6:	d022      	beq.n	800613e <gpio_stm32_pin_interrupt_configure+0x7e>
 80060f8:	f5b5 3f00 	cmp.w	r5, #131072	; 0x20000
 80060fc:	d01b      	beq.n	8006136 <gpio_stm32_pin_interrupt_configure+0x76>
 80060fe:	4631      	mov	r1, r6
	case GPIO_INT_TRIG_BOTH:
		edge = STM32_EXTI_TRIG_BOTH;
		break;
	}

	stm32_exti_trigger(pin, edge);
 8006100:	4620      	mov	r0, r4
 8006102:	f7ff fdad 	bl	8005c60 <stm32_exti_trigger>

	stm32_exti_enable(pin);
 8006106:	4620      	mov	r0, r4
 8006108:	f7ff fd8e 	bl	8005c28 <stm32_exti_enable>

exit:
	return err;
}
 800610c:	4630      	mov	r0, r6
 800610e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (gpio_stm32_get_exti_source(pin) == cfg->port) {
 8006110:	4620      	mov	r0, r4
 8006112:	f7ff ff69 	bl	8005fe8 <gpio_stm32_get_exti_source>
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	4298      	cmp	r0, r3
 800611a:	d001      	beq.n	8006120 <gpio_stm32_pin_interrupt_configure+0x60>
	int err = 0;
 800611c:	2600      	movs	r6, #0
		goto exit;
 800611e:	e7f5      	b.n	800610c <gpio_stm32_pin_interrupt_configure+0x4c>
			stm32_exti_disable(pin);
 8006120:	4620      	mov	r0, r4
 8006122:	f7ff fd91 	bl	8005c48 <stm32_exti_disable>
			stm32_exti_unset_callback(pin);
 8006126:	4620      	mov	r0, r4
 8006128:	f7ff fde4 	bl	8005cf4 <stm32_exti_unset_callback>
			stm32_exti_trigger(pin, STM32_EXTI_TRIG_NONE);
 800612c:	2100      	movs	r1, #0
 800612e:	4620      	mov	r0, r4
 8006130:	f7ff fd96 	bl	8005c60 <stm32_exti_trigger>
 8006134:	e7f2      	b.n	800611c <gpio_stm32_pin_interrupt_configure+0x5c>
		edge = STM32_EXTI_TRIG_FALLING;
 8006136:	2102      	movs	r1, #2
 8006138:	e7e2      	b.n	8006100 <gpio_stm32_pin_interrupt_configure+0x40>
		edge = STM32_EXTI_TRIG_RISING;
 800613a:	2101      	movs	r1, #1
 800613c:	e7e0      	b.n	8006100 <gpio_stm32_pin_interrupt_configure+0x40>
		edge = STM32_EXTI_TRIG_BOTH;
 800613e:	2103      	movs	r1, #3
 8006140:	e7de      	b.n	8006100 <gpio_stm32_pin_interrupt_configure+0x40>
		err = -ENOTSUP;
 8006142:	f06f 0685 	mvn.w	r6, #133	; 0x85
 8006146:	e7e1      	b.n	800610c <gpio_stm32_pin_interrupt_configure+0x4c>
		err = -EBUSY;
 8006148:	f06f 060f 	mvn.w	r6, #15
	return err;
 800614c:	e7de      	b.n	800610c <gpio_stm32_pin_interrupt_configure+0x4c>
 800614e:	bf00      	nop
 8006150:	0800e345 	.word	0x0800e345

08006154 <pwm_stm32_pin_set>:
}

static int pwm_stm32_pin_set(const struct device *dev, uint32_t pwm,
			     uint32_t period_cycles, uint32_t pulse_cycles,
			     pwm_flags_t flags)
{
 8006154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006158:	b0a4      	sub	sp, #144	; 0x90
 800615a:	f89d a0b0 	ldrb.w	sl, [sp, #176]	; 0xb0
	const struct pwm_stm32_config *cfg = dev->config;
 800615e:	6846      	ldr	r6, [r0, #4]

	uint32_t channel;

	if (pwm < 1u || pwm > TIMER_MAX_CH) {
 8006160:	f101 39ff 	add.w	r9, r1, #4294967295	; 0xffffffff
 8006164:	f1b9 0f05 	cmp.w	r9, #5
 8006168:	d851      	bhi.n	800620e <pwm_stm32_pin_set+0xba>
 800616a:	4614      	mov	r4, r2
 800616c:	461d      	mov	r5, r3
		LOG_ERR("Invalid channel (%d)", pwm);
		return -EINVAL;
	}

	if (pulse_cycles > period_cycles) {
 800616e:	429a      	cmp	r2, r3
 8006170:	d373      	bcc.n	800625a <pwm_stm32_pin_set+0x106>

	/*
	 * Non 32-bit timers count from 0 up to the value in the ARR register
	 * (16-bit). Thus period_cycles cannot be greater than UINT16_MAX + 1.
	 */
	if (!IS_TIM_32B_COUNTER_INSTANCE(cfg->timer) &&
 8006172:	f8d6 8000 	ldr.w	r8, [r6]
 8006176:	f1b8 4f80 	cmp.w	r8, #1073741824	; 0x40000000
 800617a:	d003      	beq.n	8006184 <pwm_stm32_pin_set+0x30>
 800617c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006180:	f200 811f 	bhi.w	80063c2 <pwm_stm32_pin_set+0x26e>
			return -EBUSY;
		}
	}
#endif /* CONFIG_PWM_CAPTURE */

	channel = ch2ll[pwm - 1u];
 8006184:	4b90      	ldr	r3, [pc, #576]	; (80063c8 <pwm_stm32_pin_set+0x274>)
 8006186:	f853 7029 	ldr.w	r7, [r3, r9, lsl #2]

	if (period_cycles == 0u) {
 800618a:	2c00      	cmp	r4, #0
 800618c:	f000 808a 	beq.w	80062a4 <pwm_stm32_pin_set+0x150>
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 8006190:	f8d8 3020 	ldr.w	r3, [r8, #32]
 8006194:	ea37 0303 	bics.w	r3, r7, r3
 8006198:	f000 808c 	beq.w	80062b4 <pwm_stm32_pin_set+0x160>
	}

	if (!LL_TIM_CC_IsEnabledChannel(cfg->timer, channel)) {
		LL_TIM_OC_InitTypeDef oc_init;

		LL_TIM_OC_StructInit(&oc_init);
 800619c:	a802      	add	r0, sp, #8
 800619e:	f009 f853 	bl	800f248 <LL_TIM_OC_StructInit>

		oc_init.OCMode = LL_TIM_OCMODE_PWM1;
 80061a2:	2360      	movs	r3, #96	; 0x60
 80061a4:	9302      	str	r3, [sp, #8]
		oc_init.OCState = LL_TIM_OCSTATE_ENABLE;
 80061a6:	2301      	movs	r3, #1
 80061a8:	9303      	str	r3, [sp, #12]
		oc_init.CompareValue = pulse_cycles;
 80061aa:	9505      	str	r5, [sp, #20]
		oc_init.OCPolarity = get_polarity(flags);
 80061ac:	4650      	mov	r0, sl
 80061ae:	f008 fa63 	bl	800e678 <get_polarity>
 80061b2:	9006      	str	r0, [sp, #24]
			LL_TIM_SetTriggerInput(cfg->timer, LL_TIM_TS_ITR0);
			LL_TIM_DisableMasterSlaveMode(cfg->timer);
		}
#endif /* CONFIG_PWM_CAPTURE */

		if (LL_TIM_OC_Init(cfg->timer, channel, &oc_init) != SUCCESS) {
 80061b4:	aa02      	add	r2, sp, #8
 80061b6:	4639      	mov	r1, r7
 80061b8:	6830      	ldr	r0, [r6, #0]
 80061ba:	f009 f84f 	bl	800f25c <LL_TIM_OC_Init>
 80061be:	4601      	mov	r1, r0
 80061c0:	2800      	cmp	r0, #0
 80061c2:	f040 80b6 	bne.w	8006332 <pwm_stm32_pin_set+0x1de>
			LOG_ERR("Could not initialize timer channel output");
			return -EIO;
		}

		LL_TIM_EnableARRPreload(cfg->timer);
 80061c6:	6832      	ldr	r2, [r6, #0]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80061c8:	6813      	ldr	r3, [r2, #0]
 80061ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061ce:	6013      	str	r3, [r2, #0]
		LL_TIM_OC_EnablePreload(cfg->timer, channel);
 80061d0:	6833      	ldr	r3, [r6, #0]
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80061d2:	2f01      	cmp	r7, #1
 80061d4:	f000 80d5 	beq.w	8006382 <pwm_stm32_pin_set+0x22e>
 80061d8:	2f04      	cmp	r7, #4
 80061da:	f000 80d1 	beq.w	8006380 <pwm_stm32_pin_set+0x22c>
 80061de:	2f10      	cmp	r7, #16
 80061e0:	f000 80e5 	beq.w	80063ae <pwm_stm32_pin_set+0x25a>
 80061e4:	2f40      	cmp	r7, #64	; 0x40
 80061e6:	f000 80e4 	beq.w	80063b2 <pwm_stm32_pin_set+0x25e>
 80061ea:	f5b7 7f80 	cmp.w	r7, #256	; 0x100
 80061ee:	f000 80e2 	beq.w	80063b6 <pwm_stm32_pin_set+0x262>
 80061f2:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 80061f6:	f000 80e0 	beq.w	80063ba <pwm_stm32_pin_set+0x266>
 80061fa:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 80061fe:	f000 80de 	beq.w	80063be <pwm_stm32_pin_set+0x26a>
 8006202:	f5b7 3f80 	cmp.w	r7, #65536	; 0x10000
 8006206:	f000 80b9 	beq.w	800637c <pwm_stm32_pin_set+0x228>
 800620a:	2108      	movs	r1, #8
 800620c:	e0b9      	b.n	8006382 <pwm_stm32_pin_set+0x22e>
		LOG_ERR("Invalid channel (%d)", pwm);
 800620e:	2201      	movs	r2, #1
 8006210:	f8ad 2028 	strh.w	r2, [sp, #40]	; 0x28
 8006214:	4b6d      	ldr	r3, [pc, #436]	; (80063cc <pwm_stm32_pin_set+0x278>)
 8006216:	9322      	str	r3, [sp, #136]	; 0x88
 8006218:	9123      	str	r1, [sp, #140]	; 0x8c
 800621a:	2300      	movs	r3, #0
 800621c:	9302      	str	r3, [sp, #8]
 800621e:	2103      	movs	r1, #3
 8006220:	f88d 1008 	strb.w	r1, [sp, #8]
 8006224:	9902      	ldr	r1, [sp, #8]
 8006226:	9121      	str	r1, [sp, #132]	; 0x84
 8006228:	4619      	mov	r1, r3
 800622a:	f363 0100 	bfi	r1, r3, #0, #1
 800622e:	f363 0141 	bfi	r1, r3, #1, #1
 8006232:	f363 0182 	bfi	r1, r3, #2, #1
 8006236:	f363 01c5 	bfi	r1, r3, #3, #3
 800623a:	f362 1188 	bfi	r1, r2, #6, #3
 800623e:	220c      	movs	r2, #12
 8006240:	f362 2152 	bfi	r1, r2, #9, #10
 8006244:	f363 41de 	bfi	r1, r3, #19, #12
 8006248:	f363 71df 	bfi	r1, r3, #31, #1
 800624c:	aa21      	add	r2, sp, #132	; 0x84
 800624e:	4860      	ldr	r0, [pc, #384]	; (80063d0 <pwm_stm32_pin_set+0x27c>)
 8006250:	f007 fedb 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 8006254:	f06f 0015 	mvn.w	r0, #21
 8006258:	e0a6      	b.n	80063a8 <pwm_stm32_pin_set+0x254>
		LOG_ERR("Invalid combination of pulse and period cycles");
 800625a:	2201      	movs	r2, #1
 800625c:	f8ad 2028 	strh.w	r2, [sp, #40]	; 0x28
 8006260:	4b5c      	ldr	r3, [pc, #368]	; (80063d4 <pwm_stm32_pin_set+0x280>)
 8006262:	931c      	str	r3, [sp, #112]	; 0x70
 8006264:	2300      	movs	r3, #0
 8006266:	9302      	str	r3, [sp, #8]
 8006268:	2102      	movs	r1, #2
 800626a:	f88d 1008 	strb.w	r1, [sp, #8]
 800626e:	9902      	ldr	r1, [sp, #8]
 8006270:	911b      	str	r1, [sp, #108]	; 0x6c
 8006272:	4619      	mov	r1, r3
 8006274:	f363 0100 	bfi	r1, r3, #0, #1
 8006278:	f363 0141 	bfi	r1, r3, #1, #1
 800627c:	f363 0182 	bfi	r1, r3, #2, #1
 8006280:	f363 01c5 	bfi	r1, r3, #3, #3
 8006284:	f362 1188 	bfi	r1, r2, #6, #3
 8006288:	2208      	movs	r2, #8
 800628a:	f362 2152 	bfi	r1, r2, #9, #10
 800628e:	f363 41de 	bfi	r1, r3, #19, #12
 8006292:	f363 71df 	bfi	r1, r3, #31, #1
 8006296:	aa1b      	add	r2, sp, #108	; 0x6c
 8006298:	484d      	ldr	r0, [pc, #308]	; (80063d0 <pwm_stm32_pin_set+0x27c>)
 800629a:	f007 feb6 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 800629e:	f06f 0015 	mvn.w	r0, #21
 80062a2:	e081      	b.n	80063a8 <pwm_stm32_pin_set+0x254>
  CLEAR_BIT(TIMx->CCER, Channels);
 80062a4:	f8d8 3020 	ldr.w	r3, [r8, #32]
 80062a8:	ea23 0707 	bic.w	r7, r3, r7
 80062ac:	f8c8 7020 	str.w	r7, [r8, #32]
		return 0;
 80062b0:	2000      	movs	r0, #0
 80062b2:	e079      	b.n	80063a8 <pwm_stm32_pin_set+0x254>
		LL_TIM_SetAutoReload(cfg->timer, period_cycles - 1u);
		LL_TIM_GenerateEvent_UPDATE(cfg->timer);
	} else {
		LL_TIM_OC_SetPolarity(cfg->timer, channel, get_polarity(flags));
 80062b4:	4650      	mov	r0, sl
 80062b6:	f008 f9df 	bl	800e678 <get_polarity>
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80062ba:	2f01      	cmp	r7, #1
 80062bc:	d015      	beq.n	80062ea <pwm_stm32_pin_set+0x196>
 80062be:	2f04      	cmp	r7, #4
 80062c0:	d02b      	beq.n	800631a <pwm_stm32_pin_set+0x1c6>
 80062c2:	2f10      	cmp	r7, #16
 80062c4:	d02b      	beq.n	800631e <pwm_stm32_pin_set+0x1ca>
 80062c6:	2f40      	cmp	r7, #64	; 0x40
 80062c8:	d02b      	beq.n	8006322 <pwm_stm32_pin_set+0x1ce>
 80062ca:	f5b7 7f80 	cmp.w	r7, #256	; 0x100
 80062ce:	d02a      	beq.n	8006326 <pwm_stm32_pin_set+0x1d2>
 80062d0:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 80062d4:	d029      	beq.n	800632a <pwm_stm32_pin_set+0x1d6>
 80062d6:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 80062da:	d028      	beq.n	800632e <pwm_stm32_pin_set+0x1da>
 80062dc:	f5b7 3f80 	cmp.w	r7, #65536	; 0x10000
 80062e0:	d001      	beq.n	80062e6 <pwm_stm32_pin_set+0x192>
 80062e2:	2108      	movs	r1, #8
 80062e4:	e002      	b.n	80062ec <pwm_stm32_pin_set+0x198>
 80062e6:	2107      	movs	r1, #7
 80062e8:	e000      	b.n	80062ec <pwm_stm32_pin_set+0x198>
 80062ea:	2100      	movs	r1, #0
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 80062ec:	f8d8 3020 	ldr.w	r3, [r8, #32]
 80062f0:	4a39      	ldr	r2, [pc, #228]	; (80063d8 <pwm_stm32_pin_set+0x284>)
 80062f2:	5c51      	ldrb	r1, [r2, r1]
 80062f4:	2202      	movs	r2, #2
 80062f6:	408a      	lsls	r2, r1
 80062f8:	ea23 0302 	bic.w	r3, r3, r2
 80062fc:	4088      	lsls	r0, r1
 80062fe:	4303      	orrs	r3, r0
 8006300:	f8c8 3020 	str.w	r3, [r8, #32]
		set_timer_compare[pwm - 1u](cfg->timer, pulse_cycles);
 8006304:	4b35      	ldr	r3, [pc, #212]	; (80063dc <pwm_stm32_pin_set+0x288>)
 8006306:	f853 3029 	ldr.w	r3, [r3, r9, lsl #2]
 800630a:	4629      	mov	r1, r5
 800630c:	6830      	ldr	r0, [r6, #0]
 800630e:	4798      	blx	r3
		LL_TIM_SetAutoReload(cfg->timer, period_cycles - 1u);
 8006310:	6833      	ldr	r3, [r6, #0]
 8006312:	3c01      	subs	r4, #1
  WRITE_REG(TIMx->ARR, AutoReload);
 8006314:	62dc      	str	r4, [r3, #44]	; 0x2c
	}

	return 0;
 8006316:	2000      	movs	r0, #0
}
 8006318:	e046      	b.n	80063a8 <pwm_stm32_pin_set+0x254>
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800631a:	2101      	movs	r1, #1
 800631c:	e7e6      	b.n	80062ec <pwm_stm32_pin_set+0x198>
 800631e:	2102      	movs	r1, #2
 8006320:	e7e4      	b.n	80062ec <pwm_stm32_pin_set+0x198>
 8006322:	2103      	movs	r1, #3
 8006324:	e7e2      	b.n	80062ec <pwm_stm32_pin_set+0x198>
 8006326:	2104      	movs	r1, #4
 8006328:	e7e0      	b.n	80062ec <pwm_stm32_pin_set+0x198>
 800632a:	2105      	movs	r1, #5
 800632c:	e7de      	b.n	80062ec <pwm_stm32_pin_set+0x198>
 800632e:	2106      	movs	r1, #6
 8006330:	e7dc      	b.n	80062ec <pwm_stm32_pin_set+0x198>
			LOG_ERR("Could not initialize timer channel output");
 8006332:	2201      	movs	r2, #1
 8006334:	f8ad 2028 	strh.w	r2, [sp, #40]	; 0x28
 8006338:	4b29      	ldr	r3, [pc, #164]	; (80063e0 <pwm_stm32_pin_set+0x28c>)
 800633a:	9316      	str	r3, [sp, #88]	; 0x58
 800633c:	2300      	movs	r3, #0
 800633e:	9301      	str	r3, [sp, #4]
 8006340:	2102      	movs	r1, #2
 8006342:	f88d 1004 	strb.w	r1, [sp, #4]
 8006346:	9901      	ldr	r1, [sp, #4]
 8006348:	9115      	str	r1, [sp, #84]	; 0x54
 800634a:	4619      	mov	r1, r3
 800634c:	f363 0100 	bfi	r1, r3, #0, #1
 8006350:	f363 0141 	bfi	r1, r3, #1, #1
 8006354:	f363 0182 	bfi	r1, r3, #2, #1
 8006358:	f363 01c5 	bfi	r1, r3, #3, #3
 800635c:	f362 1188 	bfi	r1, r2, #6, #3
 8006360:	2208      	movs	r2, #8
 8006362:	f362 2152 	bfi	r1, r2, #9, #10
 8006366:	f363 41de 	bfi	r1, r3, #19, #12
 800636a:	f363 71df 	bfi	r1, r3, #31, #1
 800636e:	aa15      	add	r2, sp, #84	; 0x54
 8006370:	4817      	ldr	r0, [pc, #92]	; (80063d0 <pwm_stm32_pin_set+0x27c>)
 8006372:	f007 fe4a 	bl	800e00a <z_impl_z_log_msg2_static_create>
			return -EIO;
 8006376:	f06f 0004 	mvn.w	r0, #4
 800637a:	e015      	b.n	80063a8 <pwm_stm32_pin_set+0x254>
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800637c:	2107      	movs	r1, #7
 800637e:	e000      	b.n	8006382 <pwm_stm32_pin_set+0x22e>
 8006380:	2101      	movs	r1, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8006382:	3318      	adds	r3, #24
 8006384:	4a17      	ldr	r2, [pc, #92]	; (80063e4 <pwm_stm32_pin_set+0x290>)
 8006386:	5c50      	ldrb	r0, [r2, r1]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8006388:	581a      	ldr	r2, [r3, r0]
 800638a:	4d17      	ldr	r5, [pc, #92]	; (80063e8 <pwm_stm32_pin_set+0x294>)
 800638c:	5c6d      	ldrb	r5, [r5, r1]
 800638e:	2108      	movs	r1, #8
 8006390:	40a9      	lsls	r1, r5
 8006392:	430a      	orrs	r2, r1
 8006394:	501a      	str	r2, [r3, r0]
		LL_TIM_SetAutoReload(cfg->timer, period_cycles - 1u);
 8006396:	6833      	ldr	r3, [r6, #0]
 8006398:	3c01      	subs	r4, #1
  WRITE_REG(TIMx->ARR, AutoReload);
 800639a:	62dc      	str	r4, [r3, #44]	; 0x2c
		LL_TIM_GenerateEvent_UPDATE(cfg->timer);
 800639c:	6832      	ldr	r2, [r6, #0]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800639e:	6953      	ldr	r3, [r2, #20]
 80063a0:	f043 0301 	orr.w	r3, r3, #1
 80063a4:	6153      	str	r3, [r2, #20]
	return 0;
 80063a6:	2000      	movs	r0, #0
}
 80063a8:	b024      	add	sp, #144	; 0x90
 80063aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80063ae:	2102      	movs	r1, #2
 80063b0:	e7e7      	b.n	8006382 <pwm_stm32_pin_set+0x22e>
 80063b2:	2103      	movs	r1, #3
 80063b4:	e7e5      	b.n	8006382 <pwm_stm32_pin_set+0x22e>
 80063b6:	2104      	movs	r1, #4
 80063b8:	e7e3      	b.n	8006382 <pwm_stm32_pin_set+0x22e>
 80063ba:	2105      	movs	r1, #5
 80063bc:	e7e1      	b.n	8006382 <pwm_stm32_pin_set+0x22e>
 80063be:	2106      	movs	r1, #6
 80063c0:	e7df      	b.n	8006382 <pwm_stm32_pin_set+0x22e>
		return -ENOTSUP;
 80063c2:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80063c6:	e7ef      	b.n	80063a8 <pwm_stm32_pin_set+0x254>
 80063c8:	08011430 	.word	0x08011430
 80063cc:	080112e4 	.word	0x080112e4
 80063d0:	0801071c 	.word	0x0801071c
 80063d4:	080112fc 	.word	0x080112fc
 80063d8:	080113f8 	.word	0x080113f8
 80063dc:	08011464 	.word	0x08011464
 80063e0:	0801132c 	.word	0x0801132c
 80063e4:	080113ec 	.word	0x080113ec
 80063e8:	08011404 	.word	0x08011404

080063ec <get_tim_clk>:
{
 80063ec:	b530      	push	{r4, r5, lr}
 80063ee:	b083      	sub	sp, #12
 80063f0:	4604      	mov	r4, r0
 80063f2:	460d      	mov	r5, r1
 80063f4:	480c      	ldr	r0, [pc, #48]	; (8006428 <get_tim_clk+0x3c>)
 80063f6:	f008 ffc8 	bl	800f38a <z_device_is_ready>
 */
static inline int clock_control_get_rate(const struct device *dev,
					 clock_control_subsys_t sys,
					 uint32_t *rate)
{
	if (!device_is_ready(dev)) {
 80063fa:	b170      	cbz	r0, 800641a <get_tim_clk+0x2e>
		return -ENODEV;
	}

	const struct clock_control_driver_api *api =
 80063fc:	4b0a      	ldr	r3, [pc, #40]	; (8006428 <get_tim_clk+0x3c>)
 80063fe:	689b      	ldr	r3, [r3, #8]
		(const struct clock_control_driver_api *)dev->api;

	if (api->get_rate == NULL) {
 8006400:	68db      	ldr	r3, [r3, #12]
 8006402:	b16b      	cbz	r3, 8006420 <get_tim_clk+0x34>
		return -ENOSYS;
	}

	return api->get_rate(dev, sys, rate);
 8006404:	aa01      	add	r2, sp, #4
 8006406:	4621      	mov	r1, r4
 8006408:	4807      	ldr	r0, [pc, #28]	; (8006428 <get_tim_clk+0x3c>)
 800640a:	4798      	blx	r3
	if (r < 0) {
 800640c:	2800      	cmp	r0, #0
 800640e:	db02      	blt.n	8006416 <get_tim_clk+0x2a>
		*tim_clk = bus_clk;
 8006410:	9b01      	ldr	r3, [sp, #4]
 8006412:	602b      	str	r3, [r5, #0]
	return 0;
 8006414:	2000      	movs	r0, #0
}
 8006416:	b003      	add	sp, #12
 8006418:	bd30      	pop	{r4, r5, pc}
		return -ENODEV;
 800641a:	f06f 0012 	mvn.w	r0, #18
 800641e:	e7f5      	b.n	800640c <get_tim_clk+0x20>
		return -ENOSYS;
 8006420:	f06f 0057 	mvn.w	r0, #87	; 0x57
 8006424:	e7f2      	b.n	800640c <get_tim_clk+0x20>
 8006426:	bf00      	nop
 8006428:	08010304 	.word	0x08010304

0800642c <pwm_stm32_init>:
	.pin_disable_capture = pwm_stm32_pin_disable_capture,
#endif /* CONFIG_PWM_CAPTURE */
};

static int pwm_stm32_init(const struct device *dev)
{
 800642c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800642e:	b0a7      	sub	sp, #156	; 0x9c
	struct pwm_stm32_data *data = dev->data;
 8006430:	6907      	ldr	r7, [r0, #16]
	const struct pwm_stm32_config *cfg = dev->config;
 8006432:	6845      	ldr	r5, [r0, #4]
	LL_TIM_InitTypeDef init;

	/* enable clock and store its speed */
	clk = DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE);

	r = clock_control_on(clk, (clock_control_subsys_t *)&cfg->pclken);
 8006434:	f105 0608 	add.w	r6, r5, #8
 8006438:	4870      	ldr	r0, [pc, #448]	; (80065fc <pwm_stm32_init+0x1d0>)
 800643a:	f008 ffa6 	bl	800f38a <z_device_is_ready>
	if (!device_is_ready(dev)) {
 800643e:	2800      	cmp	r0, #0
 8006440:	d047      	beq.n	80064d2 <pwm_stm32_init+0xa6>
	const struct clock_control_driver_api *api =
 8006442:	486e      	ldr	r0, [pc, #440]	; (80065fc <pwm_stm32_init+0x1d0>)
 8006444:	6883      	ldr	r3, [r0, #8]
	return api->on(dev, sys);
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4631      	mov	r1, r6
 800644a:	4798      	blx	r3
 800644c:	4604      	mov	r4, r0
	if (r < 0) {
 800644e:	2c00      	cmp	r4, #0
 8006450:	db42      	blt.n	80064d8 <pwm_stm32_init+0xac>
		LOG_ERR("Could not initialize clock (%d)", r);
		return r;
	}

	r = get_tim_clk(&cfg->pclken, &data->tim_clk);
 8006452:	4639      	mov	r1, r7
 8006454:	4630      	mov	r0, r6
 8006456:	f7ff ffc9 	bl	80063ec <get_tim_clk>
	if (r < 0) {
 800645a:	1e04      	subs	r4, r0, #0
 800645c:	db60      	blt.n	8006520 <pwm_stm32_init+0xf4>
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
 800645e:	aa01      	add	r2, sp, #4
 8006460:	2100      	movs	r1, #0
 8006462:	6928      	ldr	r0, [r5, #16]
 8006464:	f008 fea3 	bl	800f1ae <pinctrl_lookup_state>
	if (ret < 0) {
 8006468:	1e04      	subs	r4, r0, #0
 800646a:	db06      	blt.n	800647a <pwm_stm32_init+0x4e>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
 800646c:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
 800646e:	2200      	movs	r2, #0
 8006470:	7919      	ldrb	r1, [r3, #4]
 8006472:	6818      	ldr	r0, [r3, #0]
 8006474:	f008 feb5 	bl	800f1e2 <pinctrl_configure_pins>
 8006478:	4604      	mov	r4, r0
		return r;
	}

	/* configure pinmux */
	r = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
	if (r < 0) {
 800647a:	2c00      	cmp	r4, #0
 800647c:	db74      	blt.n	8006568 <pwm_stm32_init+0x13c>
		LOG_ERR("PWM pinctrl setup failed (%d)", r);
		return r;
	}

	/* initialize timer */
	LL_TIM_StructInit(&init);
 800647e:	a809      	add	r0, sp, #36	; 0x24
 8006480:	f008 fed9 	bl	800f236 <LL_TIM_StructInit>

	init.Prescaler = cfg->prescaler;
 8006484:	686b      	ldr	r3, [r5, #4]
 8006486:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	init.CounterMode = LL_TIM_COUNTERMODE_UP;
 800648a:	2300      	movs	r3, #0
 800648c:	930a      	str	r3, [sp, #40]	; 0x28
	init.Autoreload = 0u;
 800648e:	930b      	str	r3, [sp, #44]	; 0x2c
	init.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8006490:	930c      	str	r3, [sp, #48]	; 0x30

	if (LL_TIM_Init(cfg->timer, &init) != SUCCESS) {
 8006492:	a909      	add	r1, sp, #36	; 0x24
 8006494:	6828      	ldr	r0, [r5, #0]
 8006496:	f003 fb0d 	bl	8009ab4 <LL_TIM_Init>
 800649a:	2800      	cmp	r0, #0
 800649c:	f040 8088 	bne.w	80065b0 <pwm_stm32_init+0x184>
		return -EIO;
	}

#if !defined(CONFIG_SOC_SERIES_STM32L0X) && !defined(CONFIG_SOC_SERIES_STM32L1X)
	/* enable outputs and counter */
	if (IS_TIM_BREAK_INSTANCE(cfg->timer)) {
 80064a0:	682b      	ldr	r3, [r5, #0]
 80064a2:	4a57      	ldr	r2, [pc, #348]	; (8006600 <pwm_stm32_init+0x1d4>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d007      	beq.n	80064b8 <pwm_stm32_init+0x8c>
 80064a8:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d003      	beq.n	80064b8 <pwm_stm32_init+0x8c>
 80064b0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d103      	bne.n	80064c0 <pwm_stm32_init+0x94>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80064b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80064be:	645a      	str	r2, [r3, #68]	; 0x44
		LL_TIM_EnableAllOutputs(cfg->timer);
	}
#endif

	LL_TIM_EnableCounter(cfg->timer);
 80064c0:	682a      	ldr	r2, [r5, #0]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80064c2:	6813      	ldr	r3, [r2, #0]
 80064c4:	f043 0301 	orr.w	r3, r3, #1
 80064c8:	6013      	str	r3, [r2, #0]

#ifdef CONFIG_PWM_CAPTURE
	cfg->irq_config_func(dev);
#endif /* CONFIG_PWM_CAPTURE */

	return 0;
 80064ca:	2400      	movs	r4, #0
}
 80064cc:	4620      	mov	r0, r4
 80064ce:	b027      	add	sp, #156	; 0x9c
 80064d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -ENODEV;
 80064d2:	f06f 0412 	mvn.w	r4, #18
 80064d6:	e7ba      	b.n	800644e <pwm_stm32_init+0x22>
		LOG_ERR("Could not initialize clock (%d)", r);
 80064d8:	2201      	movs	r2, #1
 80064da:	f8ad 2004 	strh.w	r2, [sp, #4]
 80064de:	4b49      	ldr	r3, [pc, #292]	; (8006604 <pwm_stm32_init+0x1d8>)
 80064e0:	9324      	str	r3, [sp, #144]	; 0x90
 80064e2:	9425      	str	r4, [sp, #148]	; 0x94
 80064e4:	2300      	movs	r3, #0
 80064e6:	9300      	str	r3, [sp, #0]
 80064e8:	2103      	movs	r1, #3
 80064ea:	f88d 1000 	strb.w	r1, [sp]
 80064ee:	9900      	ldr	r1, [sp, #0]
 80064f0:	9123      	str	r1, [sp, #140]	; 0x8c
 80064f2:	4619      	mov	r1, r3
 80064f4:	f363 0100 	bfi	r1, r3, #0, #1
 80064f8:	f363 0141 	bfi	r1, r3, #1, #1
 80064fc:	f363 0182 	bfi	r1, r3, #2, #1
 8006500:	f363 01c5 	bfi	r1, r3, #3, #3
 8006504:	f362 1188 	bfi	r1, r2, #6, #3
 8006508:	220c      	movs	r2, #12
 800650a:	f362 2152 	bfi	r1, r2, #9, #10
 800650e:	f363 41de 	bfi	r1, r3, #19, #12
 8006512:	f363 71df 	bfi	r1, r3, #31, #1
 8006516:	aa23      	add	r2, sp, #140	; 0x8c
 8006518:	483b      	ldr	r0, [pc, #236]	; (8006608 <pwm_stm32_init+0x1dc>)
 800651a:	f007 fd76 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return r;
 800651e:	e7d5      	b.n	80064cc <pwm_stm32_init+0xa0>
		LOG_ERR("Could not obtain timer clock (%d)", r);
 8006520:	2201      	movs	r2, #1
 8006522:	f8ad 2004 	strh.w	r2, [sp, #4]
 8006526:	4b39      	ldr	r3, [pc, #228]	; (800660c <pwm_stm32_init+0x1e0>)
 8006528:	931e      	str	r3, [sp, #120]	; 0x78
 800652a:	941f      	str	r4, [sp, #124]	; 0x7c
 800652c:	2300      	movs	r3, #0
 800652e:	9300      	str	r3, [sp, #0]
 8006530:	2103      	movs	r1, #3
 8006532:	f88d 1000 	strb.w	r1, [sp]
 8006536:	9900      	ldr	r1, [sp, #0]
 8006538:	911d      	str	r1, [sp, #116]	; 0x74
 800653a:	4619      	mov	r1, r3
 800653c:	f363 0100 	bfi	r1, r3, #0, #1
 8006540:	f363 0141 	bfi	r1, r3, #1, #1
 8006544:	f363 0182 	bfi	r1, r3, #2, #1
 8006548:	f363 01c5 	bfi	r1, r3, #3, #3
 800654c:	f362 1188 	bfi	r1, r2, #6, #3
 8006550:	220c      	movs	r2, #12
 8006552:	f362 2152 	bfi	r1, r2, #9, #10
 8006556:	f363 41de 	bfi	r1, r3, #19, #12
 800655a:	f363 71df 	bfi	r1, r3, #31, #1
 800655e:	aa1d      	add	r2, sp, #116	; 0x74
 8006560:	4829      	ldr	r0, [pc, #164]	; (8006608 <pwm_stm32_init+0x1dc>)
 8006562:	f007 fd52 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return r;
 8006566:	e7b1      	b.n	80064cc <pwm_stm32_init+0xa0>
		LOG_ERR("PWM pinctrl setup failed (%d)", r);
 8006568:	2201      	movs	r2, #1
 800656a:	f8ad 2004 	strh.w	r2, [sp, #4]
 800656e:	4b28      	ldr	r3, [pc, #160]	; (8006610 <pwm_stm32_init+0x1e4>)
 8006570:	9318      	str	r3, [sp, #96]	; 0x60
 8006572:	9419      	str	r4, [sp, #100]	; 0x64
 8006574:	2300      	movs	r3, #0
 8006576:	9300      	str	r3, [sp, #0]
 8006578:	2103      	movs	r1, #3
 800657a:	f88d 1000 	strb.w	r1, [sp]
 800657e:	9900      	ldr	r1, [sp, #0]
 8006580:	9117      	str	r1, [sp, #92]	; 0x5c
 8006582:	4619      	mov	r1, r3
 8006584:	f363 0100 	bfi	r1, r3, #0, #1
 8006588:	f363 0141 	bfi	r1, r3, #1, #1
 800658c:	f363 0182 	bfi	r1, r3, #2, #1
 8006590:	f363 01c5 	bfi	r1, r3, #3, #3
 8006594:	f362 1188 	bfi	r1, r2, #6, #3
 8006598:	220c      	movs	r2, #12
 800659a:	f362 2152 	bfi	r1, r2, #9, #10
 800659e:	f363 41de 	bfi	r1, r3, #19, #12
 80065a2:	f363 71df 	bfi	r1, r3, #31, #1
 80065a6:	aa17      	add	r2, sp, #92	; 0x5c
 80065a8:	4817      	ldr	r0, [pc, #92]	; (8006608 <pwm_stm32_init+0x1dc>)
 80065aa:	f007 fd2e 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return r;
 80065ae:	e78d      	b.n	80064cc <pwm_stm32_init+0xa0>
		LOG_ERR("Could not initialize timer");
 80065b0:	2201      	movs	r2, #1
 80065b2:	f8ad 2004 	strh.w	r2, [sp, #4]
 80065b6:	4b17      	ldr	r3, [pc, #92]	; (8006614 <pwm_stm32_init+0x1e8>)
 80065b8:	9312      	str	r3, [sp, #72]	; 0x48
 80065ba:	2300      	movs	r3, #0
 80065bc:	9300      	str	r3, [sp, #0]
 80065be:	2102      	movs	r1, #2
 80065c0:	f88d 1000 	strb.w	r1, [sp]
 80065c4:	9900      	ldr	r1, [sp, #0]
 80065c6:	9111      	str	r1, [sp, #68]	; 0x44
 80065c8:	4619      	mov	r1, r3
 80065ca:	f363 0100 	bfi	r1, r3, #0, #1
 80065ce:	f363 0141 	bfi	r1, r3, #1, #1
 80065d2:	f363 0182 	bfi	r1, r3, #2, #1
 80065d6:	f363 01c5 	bfi	r1, r3, #3, #3
 80065da:	f362 1188 	bfi	r1, r2, #6, #3
 80065de:	2208      	movs	r2, #8
 80065e0:	f362 2152 	bfi	r1, r2, #9, #10
 80065e4:	f363 41de 	bfi	r1, r3, #19, #12
 80065e8:	f363 71df 	bfi	r1, r3, #31, #1
 80065ec:	aa11      	add	r2, sp, #68	; 0x44
 80065ee:	4806      	ldr	r0, [pc, #24]	; (8006608 <pwm_stm32_init+0x1dc>)
 80065f0:	f007 fd0b 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return -EIO;
 80065f4:	f06f 0404 	mvn.w	r4, #4
 80065f8:	e768      	b.n	80064cc <pwm_stm32_init+0xa0>
 80065fa:	bf00      	nop
 80065fc:	08010304 	.word	0x08010304
 8006600:	40012c00 	.word	0x40012c00
 8006604:	08011358 	.word	0x08011358
 8006608:	0801071c 	.word	0x0801071c
 800660c:	08011378 	.word	0x08011378
 8006610:	0801139c 	.word	0x0801139c
 8006614:	080113bc 	.word	0x080113bc

08006618 <spi_stm32_get_err>:
	return spi_context_tx_on(&data->ctx) || spi_context_rx_on(&data->ctx);
}

static int spi_stm32_get_err(SPI_TypeDef *spi)
{
	uint32_t sr = LL_SPI_ReadReg(spi, SR);
 8006618:	6883      	ldr	r3, [r0, #8]

	if (sr & SPI_STM32_ERR_MSK) {
 800661a:	f413 73b8 	ands.w	r3, r3, #368	; 0x170
 800661e:	d101      	bne.n	8006624 <spi_stm32_get_err+0xc>
		}

		return -EIO;
	}

	return 0;
 8006620:	2000      	movs	r0, #0
}
 8006622:	4770      	bx	lr
{
 8006624:	b510      	push	{r4, lr}
 8006626:	b086      	sub	sp, #24
 8006628:	4604      	mov	r4, r0
		LOG_ERR("%s: err=%d", __func__,
 800662a:	9303      	str	r3, [sp, #12]
 800662c:	4b0c      	ldr	r3, [pc, #48]	; (8006660 <spi_stm32_get_err+0x48>)
 800662e:	9302      	str	r3, [sp, #8]
 8006630:	4b0c      	ldr	r3, [pc, #48]	; (8006664 <spi_stm32_get_err+0x4c>)
 8006632:	9301      	str	r3, [sp, #4]
 8006634:	2000      	movs	r0, #0
 8006636:	9000      	str	r0, [sp, #0]
 8006638:	4603      	mov	r3, r0
 800663a:	2201      	movs	r2, #1
 800663c:	490a      	ldr	r1, [pc, #40]	; (8006668 <spi_stm32_get_err+0x50>)
 800663e:	f008 f837 	bl	800e6b0 <z_log_msg2_runtime_create>
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_OVR(SPI_TypeDef *SPIx)
{
  return ((READ_BIT(SPIx->SR, SPI_SR_OVR) == (SPI_SR_OVR)) ? 1UL : 0UL);
 8006642:	68a3      	ldr	r3, [r4, #8]
 8006644:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006648:	d005      	beq.n	8006656 <spi_stm32_get_err+0x3e>
  * @retval None
  */
__STATIC_INLINE void LL_SPI_ClearFlag_OVR(SPI_TypeDef *SPIx)
{
  __IO uint32_t tmpreg;
  tmpreg = SPIx->DR;
 800664a:	68e3      	ldr	r3, [r4, #12]
 800664c:	9305      	str	r3, [sp, #20]
  (void) tmpreg;
 800664e:	9b05      	ldr	r3, [sp, #20]
  tmpreg = SPIx->SR;
 8006650:	68a3      	ldr	r3, [r4, #8]
 8006652:	9305      	str	r3, [sp, #20]
  (void) tmpreg;
 8006654:	9b05      	ldr	r3, [sp, #20]
		return -EIO;
 8006656:	f06f 0004 	mvn.w	r0, #4
}
 800665a:	b006      	add	sp, #24
 800665c:	bd10      	pop	{r4, pc}
 800665e:	bf00      	nop
 8006660:	08011584 	.word	0x08011584
 8006664:	0801147c 	.word	0x0801147c
 8006668:	08010734 	.word	0x08010734

0800666c <spi_stm32_configure>:
}
#endif

static int spi_stm32_configure(const struct device *dev,
			       const struct spi_config *config)
{
 800666c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006670:	b098      	sub	sp, #96	; 0x60
 8006672:	af00      	add	r7, sp, #0
 8006674:	460d      	mov	r5, r1
	const struct spi_stm32_config *cfg = dev->config;
 8006676:	f8d0 8004 	ldr.w	r8, [r0, #4]
	struct spi_stm32_data *data = dev->data;
 800667a:	6906      	ldr	r6, [r0, #16]
	const uint32_t scaler[] = {
 800667c:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8006680:	f8df c298 	ldr.w	ip, [pc, #664]	; 800691c <spi_stm32_configure+0x2b0>
 8006684:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8006688:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800668a:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800668e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		LL_SPI_BAUDRATEPRESCALER_DIV32,
		LL_SPI_BAUDRATEPRESCALER_DIV64,
		LL_SPI_BAUDRATEPRESCALER_DIV128,
		LL_SPI_BAUDRATEPRESCALER_DIV256
	};
	SPI_TypeDef *spi = cfg->spi;
 8006692:	f8d8 4008 	ldr.w	r4, [r8, #8]
	._ctx_name.num_cs_gpios = DT_PROP_LEN_OR(_node_id, cs_gpios, 0),

static inline bool spi_context_configured(struct spi_context *ctx,
					  const struct spi_config *config)
{
	return !!(ctx->config == config);
 8006696:	6833      	ldr	r3, [r6, #0]
	uint32_t clock;
	int br;

	if (spi_context_configured(&data->ctx, config)) {
 8006698:	42ab      	cmp	r3, r5
 800669a:	f000 8139 	beq.w	8006910 <spi_stm32_configure+0x2a4>
		/* Nothing to do */
		return 0;
	}

	if ((SPI_WORD_SIZE_GET(config->operation) != 8)
 800669e:	88ab      	ldrh	r3, [r5, #4]
 80066a0:	f3c3 1245 	ubfx	r2, r3, #5, #6
 80066a4:	2a08      	cmp	r2, #8
 80066a6:	d002      	beq.n	80066ae <spi_stm32_configure+0x42>
	    && (SPI_WORD_SIZE_GET(config->operation) != 16)) {
 80066a8:	2a10      	cmp	r2, #16
 80066aa:	f040 8133 	bne.w	8006914 <spi_stm32_configure+0x2a8>
		return -ENOTSUP;
	}

	/* configure the frame format Motorola (default) or TI */
	if ((config->operation & SPI_FRAME_FORMAT_TI) == SPI_FRAME_FORMAT_TI) {
 80066ae:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80066b2:	d11c      	bne.n	80066ee <spi_stm32_configure+0x82>
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80066b4:	6863      	ldr	r3, [r4, #4]
 80066b6:	f023 0310 	bic.w	r3, r3, #16
 80066ba:	6063      	str	r3, [r4, #4]
 80066bc:	4898      	ldr	r0, [pc, #608]	; (8006920 <spi_stm32_configure+0x2b4>)
 80066be:	f008 fe64 	bl	800f38a <z_device_is_ready>
	if (!device_is_ready(dev)) {
 80066c2:	b1c8      	cbz	r0, 80066f8 <spi_stm32_configure+0x8c>
	const struct clock_control_driver_api *api =
 80066c4:	4b96      	ldr	r3, [pc, #600]	; (8006920 <spi_stm32_configure+0x2b4>)
 80066c6:	689b      	ldr	r3, [r3, #8]
	if (api->get_rate == NULL) {
 80066c8:	68db      	ldr	r3, [r3, #12]
 80066ca:	b1c3      	cbz	r3, 80066fe <spi_stm32_configure+0x92>
	return api->get_rate(dev, sys, rate);
 80066cc:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80066d0:	4641      	mov	r1, r8
 80066d2:	4893      	ldr	r0, [pc, #588]	; (8006920 <spi_stm32_configure+0x2b4>)
 80066d4:	4798      	blx	r3
	} else {
		LL_SPI_SetStandard(spi, LL_SPI_PROTOCOL_MOTOROLA);
#endif
}

	if (clock_control_get_rate(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE),
 80066d6:	2800      	cmp	r0, #0
 80066d8:	db14      	blt.n	8006704 <spi_stm32_configure+0x98>
			(clock_control_subsys_t) &cfg->pclken, &clock) < 0) {
		LOG_ERR("Failed call clock_control_get_rate");
		return -EIO;
	}

	for (br = 1 ; br <= ARRAY_SIZE(scaler) ; ++br) {
 80066da:	2301      	movs	r3, #1
 80066dc:	2b08      	cmp	r3, #8
 80066de:	dc35      	bgt.n	800674c <spi_stm32_configure+0xe0>
		uint32_t clk = clock >> br;
 80066e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066e2:	40da      	lsrs	r2, r3

		if (clk <= config->frequency) {
 80066e4:	6829      	ldr	r1, [r5, #0]
 80066e6:	4291      	cmp	r1, r2
 80066e8:	d230      	bcs.n	800674c <spi_stm32_configure+0xe0>
	for (br = 1 ; br <= ARRAY_SIZE(scaler) ; ++br) {
 80066ea:	3301      	adds	r3, #1
 80066ec:	e7f6      	b.n	80066dc <spi_stm32_configure+0x70>
 80066ee:	6863      	ldr	r3, [r4, #4]
 80066f0:	f043 0310 	orr.w	r3, r3, #16
 80066f4:	6063      	str	r3, [r4, #4]
}
 80066f6:	e7e1      	b.n	80066bc <spi_stm32_configure+0x50>
		return -ENODEV;
 80066f8:	f06f 0012 	mvn.w	r0, #18
 80066fc:	e7eb      	b.n	80066d6 <spi_stm32_configure+0x6a>
		return -ENOSYS;
 80066fe:	f06f 0057 	mvn.w	r0, #87	; 0x57
 8006702:	e7e8      	b.n	80066d6 <spi_stm32_configure+0x6a>
		LOG_ERR("Failed call clock_control_get_rate");
 8006704:	2201      	movs	r2, #1
 8006706:	80ba      	strh	r2, [r7, #4]
 8006708:	4b86      	ldr	r3, [pc, #536]	; (8006924 <spi_stm32_configure+0x2b8>)
 800670a:	65bb      	str	r3, [r7, #88]	; 0x58
 800670c:	2300      	movs	r3, #0
 800670e:	603b      	str	r3, [r7, #0]
 8006710:	2102      	movs	r1, #2
 8006712:	7039      	strb	r1, [r7, #0]
 8006714:	6839      	ldr	r1, [r7, #0]
 8006716:	6579      	str	r1, [r7, #84]	; 0x54
 8006718:	4619      	mov	r1, r3
 800671a:	f363 0100 	bfi	r1, r3, #0, #1
 800671e:	f363 0141 	bfi	r1, r3, #1, #1
 8006722:	f363 0182 	bfi	r1, r3, #2, #1
 8006726:	f363 01c5 	bfi	r1, r3, #3, #3
 800672a:	f362 1188 	bfi	r1, r2, #6, #3
 800672e:	2208      	movs	r2, #8
 8006730:	f362 2152 	bfi	r1, r2, #9, #10
 8006734:	f363 41de 	bfi	r1, r3, #19, #12
 8006738:	f363 71df 	bfi	r1, r3, #31, #1
 800673c:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8006740:	4879      	ldr	r0, [pc, #484]	; (8006928 <spi_stm32_configure+0x2bc>)
 8006742:	f007 fc62 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return -EIO;
 8006746:	f06f 0004 	mvn.w	r0, #4
 800674a:	e059      	b.n	8006800 <spi_stm32_configure+0x194>
			break;
		}
	}

	if (br > ARRAY_SIZE(scaler)) {
 800674c:	2b08      	cmp	r3, #8
 800674e:	dc5b      	bgt.n	8006808 <spi_stm32_configure+0x19c>
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8006750:	6822      	ldr	r2, [r4, #0]
 8006752:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006756:	6022      	str	r2, [r4, #0]
			    clock >> ARRAY_SIZE(scaler));
		return -EINVAL;
	}

	LL_SPI_Disable(spi);
	LL_SPI_SetBaudRatePrescaler(spi, scaler[br - 1]);
 8006758:	3b01      	subs	r3, #1
 800675a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800675e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006762:	f853 3c38 	ldr.w	r3, [r3, #-56]
  MODIFY_REG(SPIx->CR1, SPI_CR1_BR, BaudRate);
 8006766:	6822      	ldr	r2, [r4, #0]
 8006768:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 800676c:	4313      	orrs	r3, r2
 800676e:	6023      	str	r3, [r4, #0]

	if (SPI_MODE_GET(config->operation) & SPI_MODE_CPOL) {
 8006770:	88ab      	ldrh	r3, [r5, #4]
 8006772:	f013 0f02 	tst.w	r3, #2
 8006776:	f000 8098 	beq.w	80068aa <spi_stm32_configure+0x23e>
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
 800677a:	6823      	ldr	r3, [r4, #0]
 800677c:	f043 0302 	orr.w	r3, r3, #2
 8006780:	6023      	str	r3, [r4, #0]
		LL_SPI_SetClockPolarity(spi, LL_SPI_POLARITY_HIGH);
	} else {
		LL_SPI_SetClockPolarity(spi, LL_SPI_POLARITY_LOW);
	}

	if (SPI_MODE_GET(config->operation) & SPI_MODE_CPHA) {
 8006782:	88ab      	ldrh	r3, [r5, #4]
 8006784:	f013 0f04 	tst.w	r3, #4
 8006788:	f000 8094 	beq.w	80068b4 <spi_stm32_configure+0x248>
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase);
 800678c:	6823      	ldr	r3, [r4, #0]
 800678e:	f043 0301 	orr.w	r3, r3, #1
 8006792:	6023      	str	r3, [r4, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE, TransferDirection);
 8006794:	6823      	ldr	r3, [r4, #0]
 8006796:	f423 4344 	bic.w	r3, r3, #50176	; 0xc400
 800679a:	6023      	str	r3, [r4, #0]
		LL_SPI_SetClockPhase(spi, LL_SPI_PHASE_1EDGE);
	}

	LL_SPI_SetTransferDirection(spi, LL_SPI_FULL_DUPLEX);

	if (config->operation & SPI_TRANSFER_LSB) {
 800679c:	88ab      	ldrh	r3, [r5, #4]
 800679e:	f013 0f10 	tst.w	r3, #16
 80067a2:	f000 808c 	beq.w	80068be <spi_stm32_configure+0x252>
  MODIFY_REG(SPIx->CR1, SPI_CR1_LSBFIRST, BitOrder);
 80067a6:	6823      	ldr	r3, [r4, #0]
 80067a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067ac:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_CRCEN);
 80067ae:	6823      	ldr	r3, [r4, #0]
 80067b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067b4:	6023      	str	r3, [r4, #0]
		LL_SPI_SetTransferBitOrder(spi, LL_SPI_MSB_FIRST);
	}

	LL_SPI_DisableCRC(spi);

	if (config->cs || !IS_ENABLED(CONFIG_SPI_STM32_USE_HW_SS)) {
 80067b6:	68ab      	ldr	r3, [r5, #8]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	f000 8085 	beq.w	80068c8 <spi_stm32_configure+0x25c>
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
 80067be:	6823      	ldr	r3, [r4, #0]
 80067c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80067c4:	6023      	str	r3, [r4, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
 80067c6:	6863      	ldr	r3, [r4, #4]
 80067c8:	f023 0304 	bic.w	r3, r3, #4
 80067cc:	6063      	str	r3, [r4, #4]
		} else {
			LL_SPI_SetNSSMode(spi, LL_SPI_NSS_HARD_OUTPUT);
		}
	}

	if (config->operation & SPI_OP_MODE_SLAVE) {
 80067ce:	88ab      	ldrh	r3, [r5, #4]
 80067d0:	f013 0f01 	tst.w	r3, #1
 80067d4:	f000 8090 	beq.w	80068f8 <spi_stm32_configure+0x28c>
  MODIFY_REG(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI, Mode);
 80067d8:	6823      	ldr	r3, [r4, #0]
 80067da:	f423 7382 	bic.w	r3, r3, #260	; 0x104
 80067de:	6023      	str	r3, [r4, #0]
		LL_SPI_SetMode(spi, LL_SPI_MODE_SLAVE);
	} else {
		LL_SPI_SetMode(spi, LL_SPI_MODE_MASTER);
	}

	if (SPI_WORD_SIZE_GET(config->operation) ==  8) {
 80067e0:	88ab      	ldrh	r3, [r5, #4]
 80067e2:	f3c3 1345 	ubfx	r3, r3, #5, #6
 80067e6:	2b08      	cmp	r3, #8
 80067e8:	f000 808b 	beq.w	8006902 <spi_stm32_configure+0x296>
  MODIFY_REG(SPIx->CR2, SPI_CR2_DS, DataWidth);
 80067ec:	6863      	ldr	r3, [r4, #4]
 80067ee:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 80067f2:	6063      	str	r3, [r4, #4]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 80067f4:	6863      	ldr	r3, [r4, #4]
 80067f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80067fa:	6063      	str	r3, [r4, #4]
#if DT_HAS_COMPAT_STATUS_OKAY(st_stm32_spi_fifo)
	ll_func_set_fifo_threshold_8bit(spi);
#endif

	/* At this point, it's mandatory to set this on the context! */
	data->ctx.config = config;
 80067fc:	6035      	str	r5, [r6, #0]
		    (SPI_MODE_GET(config->operation) & SPI_MODE_CPOL) ? 1 : 0,
		    (SPI_MODE_GET(config->operation) & SPI_MODE_CPHA) ? 1 : 0,
		    (SPI_MODE_GET(config->operation) & SPI_MODE_LOOP) ? 1 : 0,
		    config->slave);

	return 0;
 80067fe:	2000      	movs	r0, #0
}
 8006800:	3760      	adds	r7, #96	; 0x60
 8006802:	46bd      	mov	sp, r7
 8006804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		LOG_ERR("Unsupported frequency %uHz, max %uHz, min %uHz",
 8006808:	2301      	movs	r3, #1
 800680a:	80bb      	strh	r3, [r7, #4]
 800680c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800680e:	fa20 f603 	lsr.w	r6, r0, r3
 8006812:	0a00      	lsrs	r0, r0, #8
 8006814:	466c      	mov	r4, sp
 8006816:	b088      	sub	sp, #32
 8006818:	466b      	mov	r3, sp
 800681a:	f113 020c 	adds.w	r2, r3, #12
 800681e:	d03e      	beq.n	800689e <spi_stm32_configure+0x232>
 8006820:	2114      	movs	r1, #20
 8006822:	f04f 0c01 	mov.w	ip, #1
 8006826:	f8a7 c004 	strh.w	ip, [r7, #4]
 800682a:	b12a      	cbz	r2, 8006838 <spi_stm32_configure+0x1cc>
 800682c:	2904      	cmp	r1, #4
 800682e:	dd03      	ble.n	8006838 <spi_stm32_configure+0x1cc>
 8006830:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 800692c <spi_stm32_configure+0x2c0>
 8006834:	f8c3 c010 	str.w	ip, [r3, #16]
 8006838:	682d      	ldr	r5, [r5, #0]
 800683a:	b112      	cbz	r2, 8006842 <spi_stm32_configure+0x1d6>
 800683c:	2908      	cmp	r1, #8
 800683e:	dd00      	ble.n	8006842 <spi_stm32_configure+0x1d6>
 8006840:	615d      	str	r5, [r3, #20]
 8006842:	b112      	cbz	r2, 800684a <spi_stm32_configure+0x1de>
 8006844:	290c      	cmp	r1, #12
 8006846:	dd00      	ble.n	800684a <spi_stm32_configure+0x1de>
 8006848:	619e      	str	r6, [r3, #24]
 800684a:	b112      	cbz	r2, 8006852 <spi_stm32_configure+0x1e6>
 800684c:	2910      	cmp	r1, #16
 800684e:	dd00      	ble.n	8006852 <spi_stm32_configure+0x1e6>
 8006850:	61d8      	str	r0, [r3, #28]
 8006852:	2913      	cmp	r1, #19
 8006854:	dd26      	ble.n	80068a4 <spi_stm32_configure+0x238>
 8006856:	2014      	movs	r0, #20
 8006858:	b12a      	cbz	r2, 8006866 <spi_stm32_configure+0x1fa>
 800685a:	2100      	movs	r1, #0
 800685c:	6039      	str	r1, [r7, #0]
 800685e:	2105      	movs	r1, #5
 8006860:	7039      	strb	r1, [r7, #0]
 8006862:	6839      	ldr	r1, [r7, #0]
 8006864:	60d9      	str	r1, [r3, #12]
 8006866:	2100      	movs	r1, #0
 8006868:	f36f 0100 	bfc	r1, #0, #1
 800686c:	f36f 0141 	bfc	r1, #1, #1
 8006870:	f36f 0182 	bfc	r1, #2, #1
 8006874:	f36f 01c5 	bfc	r1, #3, #3
 8006878:	2301      	movs	r3, #1
 800687a:	f363 1188 	bfi	r1, r3, #6, #3
 800687e:	f400 707d 	and.w	r0, r0, #1012	; 0x3f4
 8006882:	f360 2152 	bfi	r1, r0, #9, #10
 8006886:	f36f 41de 	bfc	r1, #19, #12
 800688a:	f36f 71df 	bfc	r1, #31, #1
 800688e:	2300      	movs	r3, #0
 8006890:	4825      	ldr	r0, [pc, #148]	; (8006928 <spi_stm32_configure+0x2bc>)
 8006892:	f007 fbba 	bl	800e00a <z_impl_z_log_msg2_static_create>
 8006896:	46a5      	mov	sp, r4
		return -EINVAL;
 8006898:	f06f 0015 	mvn.w	r0, #21
 800689c:	e7b0      	b.n	8006800 <spi_stm32_configure+0x194>
		LOG_ERR("Unsupported frequency %uHz, max %uHz, min %uHz",
 800689e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80068a2:	e7be      	b.n	8006822 <spi_stm32_configure+0x1b6>
 80068a4:	f06f 001b 	mvn.w	r0, #27
 80068a8:	e7d6      	b.n	8006858 <spi_stm32_configure+0x1ec>
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
 80068aa:	6823      	ldr	r3, [r4, #0]
 80068ac:	f023 0302 	bic.w	r3, r3, #2
 80068b0:	6023      	str	r3, [r4, #0]
}
 80068b2:	e766      	b.n	8006782 <spi_stm32_configure+0x116>
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase);
 80068b4:	6823      	ldr	r3, [r4, #0]
 80068b6:	f023 0301 	bic.w	r3, r3, #1
 80068ba:	6023      	str	r3, [r4, #0]
}
 80068bc:	e76a      	b.n	8006794 <spi_stm32_configure+0x128>
  MODIFY_REG(SPIx->CR1, SPI_CR1_LSBFIRST, BitOrder);
 80068be:	6823      	ldr	r3, [r4, #0]
 80068c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068c4:	6023      	str	r3, [r4, #0]
}
 80068c6:	e772      	b.n	80067ae <spi_stm32_configure+0x142>
		if (config->operation & SPI_OP_MODE_SLAVE) {
 80068c8:	88ab      	ldrh	r3, [r5, #4]
 80068ca:	f013 0f01 	tst.w	r3, #1
 80068ce:	d008      	beq.n	80068e2 <spi_stm32_configure+0x276>
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
 80068d0:	6823      	ldr	r3, [r4, #0]
 80068d2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80068d6:	6023      	str	r3, [r4, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
 80068d8:	6863      	ldr	r3, [r4, #4]
 80068da:	f023 0304 	bic.w	r3, r3, #4
 80068de:	6063      	str	r3, [r4, #4]
}
 80068e0:	e775      	b.n	80067ce <spi_stm32_configure+0x162>
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
 80068e2:	6823      	ldr	r3, [r4, #0]
 80068e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80068e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80068ec:	6023      	str	r3, [r4, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
 80068ee:	6863      	ldr	r3, [r4, #4]
 80068f0:	f043 0304 	orr.w	r3, r3, #4
 80068f4:	6063      	str	r3, [r4, #4]
}
 80068f6:	e76a      	b.n	80067ce <spi_stm32_configure+0x162>
  MODIFY_REG(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI, Mode);
 80068f8:	6823      	ldr	r3, [r4, #0]
 80068fa:	f443 7382 	orr.w	r3, r3, #260	; 0x104
 80068fe:	6023      	str	r3, [r4, #0]
}
 8006900:	e76e      	b.n	80067e0 <spi_stm32_configure+0x174>
  MODIFY_REG(SPIx->CR2, SPI_CR2_DS, DataWidth);
 8006902:	6863      	ldr	r3, [r4, #4]
 8006904:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006908:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800690c:	6063      	str	r3, [r4, #4]
}
 800690e:	e771      	b.n	80067f4 <spi_stm32_configure+0x188>
		return 0;
 8006910:	2000      	movs	r0, #0
 8006912:	e775      	b.n	8006800 <spi_stm32_configure+0x194>
		return -ENOTSUP;
 8006914:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8006918:	e772      	b.n	8006800 <spi_stm32_configure+0x194>
 800691a:	bf00      	nop
 800691c:	08010800 	.word	0x08010800
 8006920:	08010304 	.word	0x08010304
 8006924:	08011488 	.word	0x08011488
 8006928:	08010734 	.word	0x08010734
 800692c:	080114ac 	.word	0x080114ac

08006930 <spi_stm32_init>:
	return false;
#endif
}

static int spi_stm32_init(const struct device *dev)
{
 8006930:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006934:	b09b      	sub	sp, #108	; 0x6c
 8006936:	4604      	mov	r4, r0
	struct spi_stm32_data *data __attribute__((unused)) = dev->data;
 8006938:	6905      	ldr	r5, [r0, #16]
	const struct spi_stm32_config *cfg = dev->config;
 800693a:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800693e:	4873      	ldr	r0, [pc, #460]	; (8006b0c <spi_stm32_init+0x1dc>)
 8006940:	f008 fd23 	bl	800f38a <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8006944:	b1f8      	cbz	r0, 8006986 <spi_stm32_init+0x56>
	const struct clock_control_driver_api *api =
 8006946:	4871      	ldr	r0, [pc, #452]	; (8006b0c <spi_stm32_init+0x1dc>)
 8006948:	6883      	ldr	r3, [r0, #8]
	return api->on(dev, sys);
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4641      	mov	r1, r8
 800694e:	4798      	blx	r3
 8006950:	4681      	mov	r9, r0
	int err;

	if (clock_control_on(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE),
 8006952:	f1b9 0f00 	cmp.w	r9, #0
 8006956:	d119      	bne.n	800698c <spi_stm32_init+0x5c>
	ret = pinctrl_lookup_state(config, id, &state);
 8006958:	aa06      	add	r2, sp, #24
 800695a:	2100      	movs	r1, #0
 800695c:	f8d8 000c 	ldr.w	r0, [r8, #12]
 8006960:	f008 fc25 	bl	800f1ae <pinctrl_lookup_state>
	if (ret < 0) {
 8006964:	1e07      	subs	r7, r0, #0
 8006966:	db06      	blt.n	8006976 <spi_stm32_init+0x46>
	return pinctrl_apply_state_direct(config, state);
 8006968:	9b06      	ldr	r3, [sp, #24]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
 800696a:	2200      	movs	r2, #0
 800696c:	7919      	ldrb	r1, [r3, #4]
 800696e:	6818      	ldr	r0, [r3, #0]
 8006970:	f008 fc37 	bl	800f1e2 <pinctrl_configure_pins>
 8006974:	4607      	mov	r7, r0
	}

	if (!spi_stm32_is_subghzspi(dev)) {
		/* Configure dt provided device signals when available */
		err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
		if (err < 0) {
 8006976:	2f00      	cmp	r7, #0
 8006978:	db2d      	blt.n	80069d6 <spi_stm32_init+0xa6>
			return err;
		}
	}

#ifdef CONFIG_SPI_STM32_INTERRUPT
	cfg->irq_config(dev);
 800697a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800697e:	4620      	mov	r0, r4
 8006980:	4798      	blx	r3
static inline int spi_context_cs_configure_all(struct spi_context *ctx)
{
	int ret;
	const struct gpio_dt_spec *cs_gpio;

	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
 8006982:	68ac      	ldr	r4, [r5, #8]
 8006984:	e06c      	b.n	8006a60 <spi_stm32_init+0x130>
		return -ENODEV;
 8006986:	f06f 0912 	mvn.w	r9, #18
 800698a:	e7e2      	b.n	8006952 <spi_stm32_init+0x22>
		LOG_ERR("Could not enable SPI clock");
 800698c:	2201      	movs	r2, #1
 800698e:	f8ad 2018 	strh.w	r2, [sp, #24]
 8006992:	4b5f      	ldr	r3, [pc, #380]	; (8006b10 <spi_stm32_init+0x1e0>)
 8006994:	9318      	str	r3, [sp, #96]	; 0x60
 8006996:	2300      	movs	r3, #0
 8006998:	9305      	str	r3, [sp, #20]
 800699a:	2102      	movs	r1, #2
 800699c:	f88d 1014 	strb.w	r1, [sp, #20]
 80069a0:	9905      	ldr	r1, [sp, #20]
 80069a2:	9117      	str	r1, [sp, #92]	; 0x5c
 80069a4:	4619      	mov	r1, r3
 80069a6:	f363 0100 	bfi	r1, r3, #0, #1
 80069aa:	f363 0141 	bfi	r1, r3, #1, #1
 80069ae:	f363 0182 	bfi	r1, r3, #2, #1
 80069b2:	f363 01c5 	bfi	r1, r3, #3, #3
 80069b6:	f362 1188 	bfi	r1, r2, #6, #3
 80069ba:	2208      	movs	r2, #8
 80069bc:	f362 2152 	bfi	r1, r2, #9, #10
 80069c0:	f363 41de 	bfi	r1, r3, #19, #12
 80069c4:	f363 71df 	bfi	r1, r3, #31, #1
 80069c8:	aa17      	add	r2, sp, #92	; 0x5c
 80069ca:	4852      	ldr	r0, [pc, #328]	; (8006b14 <spi_stm32_init+0x1e4>)
 80069cc:	f007 fb1d 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return -EIO;
 80069d0:	f06f 0704 	mvn.w	r7, #4
 80069d4:	e087      	b.n	8006ae6 <spi_stm32_init+0x1b6>
			LOG_ERR("SPI pinctrl setup failed (%d)", err);
 80069d6:	2201      	movs	r2, #1
 80069d8:	f8ad 2018 	strh.w	r2, [sp, #24]
 80069dc:	4b4e      	ldr	r3, [pc, #312]	; (8006b18 <spi_stm32_init+0x1e8>)
 80069de:	9312      	str	r3, [sp, #72]	; 0x48
 80069e0:	9713      	str	r7, [sp, #76]	; 0x4c
 80069e2:	2300      	movs	r3, #0
 80069e4:	9305      	str	r3, [sp, #20]
 80069e6:	2103      	movs	r1, #3
 80069e8:	f88d 1014 	strb.w	r1, [sp, #20]
 80069ec:	9905      	ldr	r1, [sp, #20]
 80069ee:	9111      	str	r1, [sp, #68]	; 0x44
 80069f0:	4619      	mov	r1, r3
 80069f2:	f363 0100 	bfi	r1, r3, #0, #1
 80069f6:	f363 0141 	bfi	r1, r3, #1, #1
 80069fa:	f363 0182 	bfi	r1, r3, #2, #1
 80069fe:	f363 01c5 	bfi	r1, r3, #3, #3
 8006a02:	f362 1188 	bfi	r1, r2, #6, #3
 8006a06:	220c      	movs	r2, #12
 8006a08:	f362 2152 	bfi	r1, r2, #9, #10
 8006a0c:	f363 41de 	bfi	r1, r3, #19, #12
 8006a10:	f363 71df 	bfi	r1, r3, #31, #1
 8006a14:	aa11      	add	r2, sp, #68	; 0x44
 8006a16:	483f      	ldr	r0, [pc, #252]	; (8006b14 <spi_stm32_init+0x1e4>)
 8006a18:	f007 faf7 	bl	800e00a <z_impl_z_log_msg2_static_create>
			return err;
 8006a1c:	e063      	b.n	8006ae6 <spi_stm32_init+0x1b6>
		if (!device_is_ready(cs_gpio->port)) {
			LOG_ERR("CS GPIO port %s pin %d is not ready",
 8006a1e:	6823      	ldr	r3, [r4, #0]
 8006a20:	7922      	ldrb	r2, [r4, #4]
 8006a22:	9203      	str	r2, [sp, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	9302      	str	r3, [sp, #8]
 8006a28:	4b3c      	ldr	r3, [pc, #240]	; (8006b1c <spi_stm32_init+0x1ec>)
 8006a2a:	9301      	str	r3, [sp, #4]
 8006a2c:	9000      	str	r0, [sp, #0]
 8006a2e:	4603      	mov	r3, r0
 8006a30:	2201      	movs	r2, #1
 8006a32:	4938      	ldr	r1, [pc, #224]	; (8006b14 <spi_stm32_init+0x1e4>)
 8006a34:	f007 fe3c 	bl	800e6b0 <z_log_msg2_runtime_create>
				cs_gpio->port->name, cs_gpio->pin);
			return -ENODEV;
 8006a38:	f06f 0712 	mvn.w	r7, #18
 8006a3c:	e034      	b.n	8006aa8 <spi_stm32_init+0x178>
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 8006a3e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 8006a42:	f013 0f01 	tst.w	r3, #1
 8006a46:	d026      	beq.n	8006a96 <spi_stm32_init+0x166>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 8006a48:	2301      	movs	r3, #1
 8006a4a:	fa03 fe01 	lsl.w	lr, r3, r1
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	ea43 030e 	orr.w	r3, r3, lr
 8006a54:	603b      	str	r3, [r7, #0]
	return api->pin_configure(port, pin, flags);
 8006a56:	6833      	ldr	r3, [r6, #0]
 8006a58:	4798      	blx	r3
		}

		ret = gpio_pin_configure_dt(cs_gpio, GPIO_OUTPUT_INACTIVE);
		if (ret < 0) {
 8006a5a:	1e07      	subs	r7, r0, #0
 8006a5c:	db24      	blt.n	8006aa8 <spi_stm32_init+0x178>
	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
 8006a5e:	3408      	adds	r4, #8
 8006a60:	68ab      	ldr	r3, [r5, #8]
 8006a62:	68ea      	ldr	r2, [r5, #12]
 8006a64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a68:	429c      	cmp	r4, r3
 8006a6a:	d21c      	bcs.n	8006aa6 <spi_stm32_init+0x176>
		if (!device_is_ready(cs_gpio->port)) {
 8006a6c:	6820      	ldr	r0, [r4, #0]
 8006a6e:	f008 fc8c 	bl	800f38a <z_device_is_ready>
 8006a72:	2800      	cmp	r0, #0
 8006a74:	d0d3      	beq.n	8006a1e <spi_stm32_init+0xee>
	return gpio_pin_configure(spec->port,
 8006a76:	6820      	ldr	r0, [r4, #0]
 8006a78:	7921      	ldrb	r1, [r4, #4]
				  spec->dt_flags | extra_flags);
 8006a7a:	7963      	ldrb	r3, [r4, #5]
	return gpio_pin_configure(spec->port,
 8006a7c:	f443 53b0 	orr.w	r3, r3, #5632	; 0x1600
	const struct gpio_driver_api *api =
 8006a80:	6886      	ldr	r6, [r0, #8]
	struct gpio_driver_data *data =
 8006a82:	6907      	ldr	r7, [r0, #16]
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
 8006a84:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8006a88:	d0d9      	beq.n	8006a3e <spi_stm32_init+0x10e>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 8006a8a:	f013 0f01 	tst.w	r3, #1
 8006a8e:	d0d6      	beq.n	8006a3e <spi_stm32_init+0x10e>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 8006a90:	f483 6340 	eor.w	r3, r3, #3072	; 0xc00
 8006a94:	e7d3      	b.n	8006a3e <spi_stm32_init+0x10e>
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 8006a96:	2301      	movs	r3, #1
 8006a98:	fa03 fe01 	lsl.w	lr, r3, r1
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	ea23 030e 	bic.w	r3, r3, lr
 8006aa2:	603b      	str	r3, [r7, #0]
 8006aa4:	e7d7      	b.n	8006a56 <spi_stm32_init+0x126>
			return ret;
		}
	}

	return 0;
 8006aa6:	464f      	mov	r7, r9
		return -ENODEV;
	}
#endif /* CONFIG_SPI_STM32_DMA */

	err = spi_context_cs_configure_all(&data->ctx);
	if (err < 0) {
 8006aa8:	2f00      	cmp	r7, #0
 8006aaa:	db1c      	blt.n	8006ae6 <spi_stm32_init+0x1b6>
}

static inline void _spi_context_cs_control(struct spi_context *ctx,
					   bool on, bool force_off)
{
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
 8006aac:	682b      	ldr	r3, [r5, #0]
 8006aae:	b1bb      	cbz	r3, 8006ae0 <spi_stm32_init+0x1b0>
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	b1ab      	cbz	r3, 8006ae0 <spi_stm32_init+0x1b0>
 8006ab4:	681a      	ldr	r2, [r3, #0]
 8006ab6:	b19a      	cbz	r2, 8006ae0 <spi_stm32_init+0x1b0>
			if (!force_off &&
			    ctx->config->operation & SPI_HOLD_ON_CS) {
				return;
			}

			k_busy_wait(ctx->config->cs->delay);
 8006ab8:	6898      	ldr	r0, [r3, #8]
	z_impl_k_busy_wait(usec_to_wait);
 8006aba:	f004 fe85 	bl	800b7c8 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
 8006abe:	682b      	ldr	r3, [r5, #0]
 8006ac0:	689b      	ldr	r3, [r3, #8]
	return gpio_pin_set(spec->port, spec->pin, value);
 8006ac2:	6818      	ldr	r0, [r3, #0]
 8006ac4:	791a      	ldrb	r2, [r3, #4]
	const struct gpio_driver_data *const data =
 8006ac6:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 8006ac8:	6819      	ldr	r1, [r3, #0]
 8006aca:	2301      	movs	r3, #1
 8006acc:	4093      	lsls	r3, r2
 8006ace:	4219      	tst	r1, r3
 8006ad0:	d10d      	bne.n	8006aee <spi_stm32_init+0x1be>
 8006ad2:	464b      	mov	r3, r9
	if (value != 0)	{
 8006ad4:	b16b      	cbz	r3, 8006af2 <spi_stm32_init+0x1c2>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 8006ad6:	2101      	movs	r1, #1
 8006ad8:	4091      	lsls	r1, r2
	const struct gpio_driver_api *api =
 8006ada:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 8006adc:	68db      	ldr	r3, [r3, #12]
 8006ade:	4798      	blx	r3
	return sem->count;
 8006ae0:	69ab      	ldr	r3, [r5, #24]
static inline void spi_context_unlock_unconditionally(struct spi_context *ctx)
{
	/* Forcing CS to go to inactive status */
	_spi_context_cs_control(ctx, false, true);

	if (!k_sem_count_get(&ctx->lock)) {
 8006ae2:	b163      	cbz	r3, 8006afe <spi_stm32_init+0x1ce>
		return err;
	}

	spi_context_unlock_unconditionally(&data->ctx);

	return 0;
 8006ae4:	464f      	mov	r7, r9
}
 8006ae6:	4638      	mov	r0, r7
 8006ae8:	b01b      	add	sp, #108	; 0x6c
 8006aea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		value = (value != 0) ? 0 : 1;
 8006aee:	2301      	movs	r3, #1
 8006af0:	e7f0      	b.n	8006ad4 <spi_stm32_init+0x1a4>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 8006af2:	2101      	movs	r1, #1
 8006af4:	4091      	lsls	r1, r2
	const struct gpio_driver_api *api =
 8006af6:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 8006af8:	691b      	ldr	r3, [r3, #16]
 8006afa:	4798      	blx	r3
	return gpio_pin_set_raw(port, pin, value);
 8006afc:	e7f0      	b.n	8006ae0 <spi_stm32_init+0x1b0>
		ctx->owner = NULL;
 8006afe:	606b      	str	r3, [r5, #4]
		k_sem_give(&ctx->lock);
 8006b00:	f105 0010 	add.w	r0, r5, #16
	z_impl_k_sem_give(sem);
 8006b04:	f003 ff46 	bl	800a994 <z_impl_k_sem_give>
}
 8006b08:	e7ec      	b.n	8006ae4 <spi_stm32_init+0x1b4>
 8006b0a:	bf00      	nop
 8006b0c:	08010304 	.word	0x08010304
 8006b10:	080114dc 	.word	0x080114dc
 8006b14:	08010734 	.word	0x08010734
 8006b18:	080114f8 	.word	0x080114f8
 8006b1c:	08011518 	.word	0x08011518

08006b20 <transceive>:
{
 8006b20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006b24:	b091      	sub	sp, #68	; 0x44
 8006b26:	4605      	mov	r5, r0
 8006b28:	4688      	mov	r8, r1
 8006b2a:	461f      	mov	r7, r3
	const struct spi_stm32_config *cfg = dev->config;
 8006b2c:	6843      	ldr	r3, [r0, #4]
	struct spi_stm32_data *data = dev->data;
 8006b2e:	6904      	ldr	r4, [r0, #16]
	SPI_TypeDef *spi = cfg->spi;
 8006b30:	689e      	ldr	r6, [r3, #8]
	if (!tx_bufs && !rx_bufs) {
 8006b32:	4691      	mov	r9, r2
 8006b34:	b31a      	cbz	r2, 8006b7e <transceive+0x5e>
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
 8006b36:	f8b8 3004 	ldrh.w	r3, [r8, #4]
 8006b3a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8006b3e:	d004      	beq.n	8006b4a <transceive+0x2a>
 8006b40:	69a3      	ldr	r3, [r4, #24]
 8006b42:	b913      	cbnz	r3, 8006b4a <transceive+0x2a>
		(ctx->owner == spi_cfg)) {
 8006b44:	6863      	ldr	r3, [r4, #4]
		(k_sem_count_get(&ctx->lock) == 0) &&
 8006b46:	4598      	cmp	r8, r3
 8006b48:	d009      	beq.n	8006b5e <transceive+0x3e>
	k_sem_take(&ctx->lock, K_FOREVER);
 8006b4a:	f104 0010 	add.w	r0, r4, #16
	return z_impl_k_sem_take(sem, timeout);
 8006b4e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006b52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006b56:	f003 ff45 	bl	800a9e4 <z_impl_k_sem_take>
	ctx->owner = spi_cfg;
 8006b5a:	f8c4 8004 	str.w	r8, [r4, #4]
	ret = spi_stm32_configure(dev, config);
 8006b5e:	4641      	mov	r1, r8
 8006b60:	4628      	mov	r0, r5
 8006b62:	f7ff fd83 	bl	800666c <spi_stm32_configure>
	if (ret) {
 8006b66:	4680      	mov	r8, r0
 8006b68:	b170      	cbz	r0, 8006b88 <transceive+0x68>
	if (!(ctx->config->operation & SPI_LOCK_ON)) {
 8006b6a:	6823      	ldr	r3, [r4, #0]
 8006b6c:	889b      	ldrh	r3, [r3, #4]
 8006b6e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8006b72:	f000 80ab 	beq.w	8006ccc <transceive+0x1ac>
}
 8006b76:	4640      	mov	r0, r8
 8006b78:	b011      	add	sp, #68	; 0x44
 8006b7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (!tx_bufs && !rx_bufs) {
 8006b7e:	2f00      	cmp	r7, #0
 8006b80:	d1d9      	bne.n	8006b36 <transceive+0x16>
		return 0;
 8006b82:	f04f 0800 	mov.w	r8, #0
 8006b86:	e7f6      	b.n	8006b76 <transceive+0x56>
			       const struct spi_buf_set *rx_bufs,
			       uint8_t dfs)
{
	LOG_DBG("tx_bufs %p - rx_bufs %p - %u", tx_bufs, rx_bufs, dfs);

	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
 8006b88:	f1b9 0f00 	cmp.w	r9, #0
 8006b8c:	d00b      	beq.n	8006ba6 <transceive+0x86>
 8006b8e:	f8d9 3000 	ldr.w	r3, [r9]
 8006b92:	6463      	str	r3, [r4, #68]	; 0x44
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
 8006b94:	b14b      	cbz	r3, 8006baa <transceive+0x8a>
 8006b96:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006b9a:	64a3      	str	r3, [r4, #72]	; 0x48
	ctx->tx_buf = (const uint8_t *)
		spi_context_get_next_buf(&ctx->current_tx, &ctx->tx_count,
 8006b9c:	f104 0044 	add.w	r0, r4, #68	; 0x44
 8006ba0:	f104 0148 	add.w	r1, r4, #72	; 0x48
	while (*count) {
 8006ba4:	e008      	b.n	8006bb8 <transceive+0x98>
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
 8006ba6:	464b      	mov	r3, r9
 8006ba8:	e7f3      	b.n	8006b92 <transceive+0x72>
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
 8006baa:	2300      	movs	r3, #0
 8006bac:	e7f5      	b.n	8006b9a <transceive+0x7a>
		++(*current);
 8006bae:	3208      	adds	r2, #8
 8006bb0:	6002      	str	r2, [r0, #0]
		--(*count);
 8006bb2:	680b      	ldr	r3, [r1, #0]
 8006bb4:	3b01      	subs	r3, #1
 8006bb6:	600b      	str	r3, [r1, #0]
	while (*count) {
 8006bb8:	680b      	ldr	r3, [r1, #0]
 8006bba:	b13b      	cbz	r3, 8006bcc <transceive+0xac>
		if (((*current)->len / dfs) != 0) {
 8006bbc:	6802      	ldr	r2, [r0, #0]
 8006bbe:	6853      	ldr	r3, [r2, #4]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d0f4      	beq.n	8006bae <transceive+0x8e>
			*buf_len = (*current)->len / dfs;
 8006bc4:	65a3      	str	r3, [r4, #88]	; 0x58
			return (*current)->buf;
 8006bc6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	e000      	b.n	8006bce <transceive+0xae>
	*buf_len = 0;
 8006bcc:	65a3      	str	r3, [r4, #88]	; 0x58
	ctx->tx_buf = (const uint8_t *)
 8006bce:	6563      	str	r3, [r4, #84]	; 0x54
					 &ctx->tx_len, dfs);

	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
 8006bd0:	b19f      	cbz	r7, 8006bfa <transceive+0xda>
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	64e3      	str	r3, [r4, #76]	; 0x4c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
 8006bd6:	b193      	cbz	r3, 8006bfe <transceive+0xde>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6523      	str	r3, [r4, #80]	; 0x50
	ctx->rx_buf = (uint8_t *)
		spi_context_get_next_buf(&ctx->current_rx, &ctx->rx_count,
 8006bdc:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 8006be0:	f104 0150 	add.w	r1, r4, #80	; 0x50
	while (*count) {
 8006be4:	680b      	ldr	r3, [r1, #0]
 8006be6:	b183      	cbz	r3, 8006c0a <transceive+0xea>
		if (((*current)->len / dfs) != 0) {
 8006be8:	6802      	ldr	r2, [r0, #0]
 8006bea:	6853      	ldr	r3, [r2, #4]
 8006bec:	b94b      	cbnz	r3, 8006c02 <transceive+0xe2>
		++(*current);
 8006bee:	3208      	adds	r2, #8
 8006bf0:	6002      	str	r2, [r0, #0]
		--(*count);
 8006bf2:	680b      	ldr	r3, [r1, #0]
 8006bf4:	3b01      	subs	r3, #1
 8006bf6:	600b      	str	r3, [r1, #0]
 8006bf8:	e7f4      	b.n	8006be4 <transceive+0xc4>
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
 8006bfa:	463b      	mov	r3, r7
 8006bfc:	e7ea      	b.n	8006bd4 <transceive+0xb4>
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	e7eb      	b.n	8006bda <transceive+0xba>
			*buf_len = (*current)->len / dfs;
 8006c02:	6623      	str	r3, [r4, #96]	; 0x60
			return (*current)->buf;
 8006c04:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	e000      	b.n	8006c0c <transceive+0xec>
	*buf_len = 0;
 8006c0a:	6623      	str	r3, [r4, #96]	; 0x60
	ctx->rx_buf = (uint8_t *)
 8006c0c:	65e3      	str	r3, [r4, #92]	; 0x5c
					 &ctx->rx_len, dfs);

	ctx->sync_status = 0;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	6423      	str	r3, [r4, #64]	; 0x40
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8006c12:	68b3      	ldr	r3, [r6, #8]
 8006c14:	f013 0f01 	tst.w	r3, #1
 8006c18:	d001      	beq.n	8006c1e <transceive+0xfe>
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
  return (uint8_t)(READ_REG(SPIx->DR));
 8006c1a:	68f3      	ldr	r3, [r6, #12]
 8006c1c:	e7f9      	b.n	8006c12 <transceive+0xf2>
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8006c1e:	6833      	ldr	r3, [r6, #0]
 8006c20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c24:	6033      	str	r3, [r6, #0]
	spi_stm32_cs_control(dev, true);
 8006c26:	2101      	movs	r1, #1
 8006c28:	4628      	mov	r0, r5
 8006c2a:	f007 fd88 	bl	800e73e <spi_stm32_cs_control>
  SET_BIT(SPIx->CR2, SPI_CR2_ERRIE);
 8006c2e:	6873      	ldr	r3, [r6, #4]
 8006c30:	f043 0320 	orr.w	r3, r3, #32
 8006c34:	6073      	str	r3, [r6, #4]
	if (rx_bufs) {
 8006c36:	b11f      	cbz	r7, 8006c40 <transceive+0x120>
  SET_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 8006c38:	6873      	ldr	r3, [r6, #4]
 8006c3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c3e:	6073      	str	r3, [r6, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 8006c40:	6873      	ldr	r3, [r6, #4]
 8006c42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c46:	6073      	str	r3, [r6, #4]
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
 8006c48:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8006c4a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	bf38      	it	cc
 8006c50:	461a      	movcc	r2, r3
 8006c52:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8006c56:	fb03 f202 	mul.w	r2, r3, r2
			     ctx->config->frequency;
 8006c5a:	4620      	mov	r0, r4
 8006c5c:	f850 3b28 	ldr.w	r3, [r0], #40
 8006c60:	681b      	ldr	r3, [r3, #0]
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
 8006c62:	fbb2 f2f3 	udiv	r2, r2, r3
		timeout_ms += CONFIG_SPI_COMPLETION_TIMEOUT_TOLERANCE;
 8006c66:	32c8      	adds	r2, #200	; 0xc8
 8006c68:	0f91      	lsrs	r1, r2, #30
 8006c6a:	0093      	lsls	r3, r2, #2
 8006c6c:	189a      	adds	r2, r3, r2
 8006c6e:	f141 0300 	adc.w	r3, r1, #0
 8006c72:	1892      	adds	r2, r2, r2
 8006c74:	415b      	adcs	r3, r3
 8006c76:	f003 feb5 	bl	800a9e4 <z_impl_k_sem_take>
	if (k_sem_take(&ctx->sync, timeout)) {
 8006c7a:	b910      	cbnz	r0, 8006c82 <transceive+0x162>
	status = ctx->sync_status;
 8006c7c:	f8d4 8040 	ldr.w	r8, [r4, #64]	; 0x40
	return status;
 8006c80:	e773      	b.n	8006b6a <transceive+0x4a>
		LOG_ERR("Timeout waiting for transfer complete");
 8006c82:	2201      	movs	r2, #1
 8006c84:	f8ad 2008 	strh.w	r2, [sp, #8]
 8006c88:	4b14      	ldr	r3, [pc, #80]	; (8006cdc <transceive+0x1bc>)
 8006c8a:	930e      	str	r3, [sp, #56]	; 0x38
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	9301      	str	r3, [sp, #4]
 8006c90:	2102      	movs	r1, #2
 8006c92:	f88d 1004 	strb.w	r1, [sp, #4]
 8006c96:	9901      	ldr	r1, [sp, #4]
 8006c98:	910d      	str	r1, [sp, #52]	; 0x34
 8006c9a:	4619      	mov	r1, r3
 8006c9c:	f363 0100 	bfi	r1, r3, #0, #1
 8006ca0:	f363 0141 	bfi	r1, r3, #1, #1
 8006ca4:	f363 0182 	bfi	r1, r3, #2, #1
 8006ca8:	f363 01c5 	bfi	r1, r3, #3, #3
 8006cac:	f362 1188 	bfi	r1, r2, #6, #3
 8006cb0:	2208      	movs	r2, #8
 8006cb2:	f362 2152 	bfi	r1, r2, #9, #10
 8006cb6:	f363 41de 	bfi	r1, r3, #19, #12
 8006cba:	f363 71df 	bfi	r1, r3, #31, #1
 8006cbe:	aa0d      	add	r2, sp, #52	; 0x34
 8006cc0:	4807      	ldr	r0, [pc, #28]	; (8006ce0 <transceive+0x1c0>)
 8006cc2:	f007 f9a2 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return -ETIMEDOUT;
 8006cc6:	f06f 0873 	mvn.w	r8, #115	; 0x73
 8006cca:	e74e      	b.n	8006b6a <transceive+0x4a>
		ctx->owner = NULL;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	6063      	str	r3, [r4, #4]
		k_sem_give(&ctx->lock);
 8006cd0:	f104 0010 	add.w	r0, r4, #16
	z_impl_k_sem_give(sem);
 8006cd4:	f003 fe5e 	bl	800a994 <z_impl_k_sem_give>
}
 8006cd8:	e74d      	b.n	8006b76 <transceive+0x56>
 8006cda:	bf00      	nop
 8006cdc:	0801153c 	.word	0x0801153c
 8006ce0:	08010734 	.word	0x08010734

08006ce4 <timer_callback>:
{
	TimerIrqHandler();
}

static void timer_callback(struct k_timer *_timer)
{
 8006ce4:	b508      	push	{r3, lr}
	ARG_UNUSED(_timer);

	k_work_submit(&timer_work);
 8006ce6:	4802      	ldr	r0, [pc, #8]	; (8006cf0 <timer_callback+0xc>)
 8006ce8:	f003 ffc6 	bl	800ac78 <k_work_submit>
}
 8006cec:	bd08      	pop	{r3, pc}
 8006cee:	bf00      	nop
 8006cf0:	20000090 	.word	0x20000090

08006cf4 <RtcGetTimerElapsedTime>:
{
	return k_uptime_get_32();
}

uint32_t RtcGetTimerElapsedTime(void)
{
 8006cf4:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 8006cf6:	f008 feb7 	bl	800fa68 <z_impl_k_uptime_ticks>
			return t / ((uint64_t)from_hz / to_hz);
 8006cfa:	220a      	movs	r2, #10
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	f7f9 fe6d 	bl	80009dc <__aeabi_uldivmod>
	return (k_uptime_get_32() - saved_time);
 8006d02:	4b02      	ldr	r3, [pc, #8]	; (8006d0c <RtcGetTimerElapsedTime+0x18>)
 8006d04:	681b      	ldr	r3, [r3, #0]
}
 8006d06:	1ac0      	subs	r0, r0, r3
 8006d08:	bd08      	pop	{r3, pc}
 8006d0a:	bf00      	nop
 8006d0c:	20000f98 	.word	0x20000f98

08006d10 <RtcStopAlarm>:
{
	return 1;
}

void RtcStopAlarm(void)
{
 8006d10:	b508      	push	{r3, lr}
	z_impl_k_timer_stop(timer);
 8006d12:	4802      	ldr	r0, [pc, #8]	; (8006d1c <RtcStopAlarm+0xc>)
 8006d14:	f008 feb8 	bl	800fa88 <z_impl_k_timer_stop>
	k_timer_stop(&lora_timer);
}
 8006d18:	bd08      	pop	{r3, pc}
 8006d1a:	bf00      	nop
 8006d1c:	20000370 	.word	0x20000370

08006d20 <RtcSetAlarm>:

void RtcSetAlarm(uint32_t timeout)
{
 8006d20:	b500      	push	{lr}
 8006d22:	b083      	sub	sp, #12
			return t * ((uint64_t)to_hz / from_hz);
 8006d24:	0f83      	lsrs	r3, r0, #30
 8006d26:	0082      	lsls	r2, r0, #2
 8006d28:	1812      	adds	r2, r2, r0
 8006d2a:	f143 0300 	adc.w	r3, r3, #0
 8006d2e:	1892      	adds	r2, r2, r2
 8006d30:	415b      	adcs	r3, r3
	z_impl_k_timer_start(timer, duration, period);
 8006d32:	2000      	movs	r0, #0
 8006d34:	2100      	movs	r1, #0
 8006d36:	e9cd 0100 	strd	r0, r1, [sp]
 8006d3a:	4803      	ldr	r0, [pc, #12]	; (8006d48 <RtcSetAlarm+0x28>)
 8006d3c:	f004 fda8 	bl	800b890 <z_impl_k_timer_start>
	k_timer_start(&lora_timer, K_MSEC(timeout), K_NO_WAIT);
}
 8006d40:	b003      	add	sp, #12
 8006d42:	f85d fb04 	ldr.w	pc, [sp], #4
 8006d46:	bf00      	nop
 8006d48:	20000370 	.word	0x20000370

08006d4c <RtcSetTimerContext>:

uint32_t RtcSetTimerContext(void)
{
 8006d4c:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 8006d4e:	f008 fe8b 	bl	800fa68 <z_impl_k_uptime_ticks>
			return t / ((uint64_t)from_hz / to_hz);
 8006d52:	220a      	movs	r2, #10
 8006d54:	2300      	movs	r3, #0
 8006d56:	f7f9 fe41 	bl	80009dc <__aeabi_uldivmod>
	saved_time = k_uptime_get_32();
 8006d5a:	4b01      	ldr	r3, [pc, #4]	; (8006d60 <RtcSetTimerContext+0x14>)
 8006d5c:	6018      	str	r0, [r3, #0]

	return saved_time;
}
 8006d5e:	bd08      	pop	{r3, pc}
 8006d60:	20000f98 	.word	0x20000f98

08006d64 <RtcGetTimerContext>:

/* For us, 1 tick = 1 milli second. So no need to do any conversion here */
uint32_t RtcGetTimerContext(void)
{
	return saved_time;
}
 8006d64:	4b01      	ldr	r3, [pc, #4]	; (8006d6c <RtcGetTimerContext+0x8>)
 8006d66:	6818      	ldr	r0, [r3, #0]
 8006d68:	4770      	bx	lr
 8006d6a:	bf00      	nop
 8006d6c:	20000f98 	.word	0x20000f98

08006d70 <modem_release>:
 *
 * @retval true if modem was released by this function
 * @retval false otherwise
 */
static bool modem_release(struct sx12xx_data *data)
{
 8006d70:	b570      	push	{r4, r5, r6, lr}
 8006d72:	4604      	mov	r4, r0
	/* Increment atomic so both acquire and release will fail */
	if (!atomic_cas(&data->modem_usage, STATE_BUSY, STATE_CLEANUP)) {
 8006d74:	f100 053c 	add.w	r5, r0, #60	; 0x3c
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 8006d78:	2302      	movs	r3, #2
 8006d7a:	f3bf 8f5b 	dmb	ish
 8006d7e:	e855 2f00 	ldrex	r2, [r5]
 8006d82:	2a01      	cmp	r2, #1
 8006d84:	d103      	bne.n	8006d8e <modem_release+0x1e>
 8006d86:	e845 3100 	strex	r1, r3, [r5]
 8006d8a:	2900      	cmp	r1, #0
 8006d8c:	d1f7      	bne.n	8006d7e <modem_release+0xe>
 8006d8e:	f3bf 8f5b 	dmb	ish
 8006d92:	bf0c      	ite	eq
 8006d94:	2601      	moveq	r6, #1
 8006d96:	2600      	movne	r6, #0
 8006d98:	d10e      	bne.n	8006db8 <modem_release+0x48>
		return false;
	}
	/* Put radio back into sleep mode */
	Radio.Sleep();
 8006d9a:	4b08      	ldr	r3, [pc, #32]	; (8006dbc <modem_release+0x4c>)
 8006d9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d9e:	4798      	blx	r3
	/* Completely release modem */
	data->operation_done = NULL;
 8006da0:	2300      	movs	r3, #0
 8006da2:	6063      	str	r3, [r4, #4]
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8006da4:	f3bf 8f5b 	dmb	ish
 8006da8:	e855 2f00 	ldrex	r2, [r5]
 8006dac:	e845 3100 	strex	r1, r3, [r5]
 8006db0:	2900      	cmp	r1, #0
 8006db2:	d1f9      	bne.n	8006da8 <modem_release+0x38>
 8006db4:	f3bf 8f5b 	dmb	ish
	atomic_clear(&data->modem_usage);
	return true;
}
 8006db8:	4630      	mov	r0, r6
 8006dba:	bd70      	pop	{r4, r5, r6, pc}
 8006dbc:	080117cc 	.word	0x080117cc

08006dc0 <sx12xx_ev_rx_done>:

static void sx12xx_ev_rx_done(uint8_t *payload, uint16_t size, int16_t rssi,
			      int8_t snr)
{
 8006dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dc4:	b082      	sub	sp, #8
 8006dc6:	4605      	mov	r5, r0
 8006dc8:	460c      	mov	r4, r1
 8006dca:	4690      	mov	r8, r2
 8006dcc:	461e      	mov	r6, r3
	struct k_poll_signal *sig = dev_data.operation_done;
 8006dce:	4926      	ldr	r1, [pc, #152]	; (8006e68 <sx12xx_ev_rx_done+0xa8>)
 8006dd0:	684f      	ldr	r7, [r1, #4]

	/* Receiving in asynchronous mode */
	if (dev_data.async_rx_cb) {
 8006dd2:	6889      	ldr	r1, [r1, #8]
 8006dd4:	b161      	cbz	r1, 8006df0 <sx12xx_ev_rx_done+0x30>
		/* Start receiving again */
		Radio.Rx(0);
 8006dd6:	4b25      	ldr	r3, [pc, #148]	; (8006e6c <sx12xx_ev_rx_done+0xac>)
 8006dd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dda:	2000      	movs	r0, #0
 8006ddc:	4798      	blx	r3
		/* Run the callback */
		dev_data.async_rx_cb(dev_data.dev, payload, size, rssi, snr);
 8006dde:	4822      	ldr	r0, [pc, #136]	; (8006e68 <sx12xx_ev_rx_done+0xa8>)
 8006de0:	6887      	ldr	r7, [r0, #8]
 8006de2:	9600      	str	r6, [sp, #0]
 8006de4:	4643      	mov	r3, r8
 8006de6:	4622      	mov	r2, r4
 8006de8:	4629      	mov	r1, r5
 8006dea:	6800      	ldr	r0, [r0, #0]
 8006dec:	47b8      	blx	r7
		/* Don't run the synchronous code */
		return;
 8006dee:	e037      	b.n	8006e60 <sx12xx_ev_rx_done+0xa0>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 8006df0:	4b1f      	ldr	r3, [pc, #124]	; (8006e70 <sx12xx_ev_rx_done+0xb0>)
 8006df2:	2202      	movs	r2, #2
 8006df4:	f3bf 8f5b 	dmb	ish
 8006df8:	e853 1f00 	ldrex	r1, [r3]
 8006dfc:	2901      	cmp	r1, #1
 8006dfe:	d103      	bne.n	8006e08 <sx12xx_ev_rx_done+0x48>
 8006e00:	e843 2000 	strex	r0, r2, [r3]
 8006e04:	2800      	cmp	r0, #0
 8006e06:	d1f7      	bne.n	8006df8 <sx12xx_ev_rx_done+0x38>
 8006e08:	f3bf 8f5b 	dmb	ish

	/* Manually release the modem instead of just calling modem_release
	 * as we need to perform cleanup operations while still ensuring
	 * others can't use the modem.
	 */
	if (!atomic_cas(&dev_data.modem_usage, STATE_BUSY, STATE_CLEANUP)) {
 8006e0c:	d128      	bne.n	8006e60 <sx12xx_ev_rx_done+0xa0>
	 * This lets us guarantee that the operation_done signal and pointers
	 * in rx_params are always valid in this function.
	 */

	/* Store actual size */
	if (size < *dev_data.rx_params.size) {
 8006e0e:	3b3c      	subs	r3, #60	; 0x3c
 8006e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e12:	781a      	ldrb	r2, [r3, #0]
 8006e14:	42a2      	cmp	r2, r4
 8006e16:	d900      	bls.n	8006e1a <sx12xx_ev_rx_done+0x5a>
		*dev_data.rx_params.size = size;
 8006e18:	701c      	strb	r4, [r3, #0]
	}
	/* Copy received data to output buffer */
	memcpy(dev_data.rx_params.buf, payload,
 8006e1a:	4c13      	ldr	r4, [pc, #76]	; (8006e68 <sx12xx_ev_rx_done+0xa8>)
 8006e1c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006e1e:	781a      	ldrb	r2, [r3, #0]
 8006e20:	4629      	mov	r1, r5
 8006e22:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8006e24:	f008 fed3 	bl	800fbce <memcpy>
	       *dev_data.rx_params.size);
	/* Output RSSI and SNR */
	if (dev_data.rx_params.rssi) {
 8006e28:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006e2a:	b10b      	cbz	r3, 8006e30 <sx12xx_ev_rx_done+0x70>
		*dev_data.rx_params.rssi = rssi;
 8006e2c:	f8a3 8000 	strh.w	r8, [r3]
	}
	if (dev_data.rx_params.snr) {
 8006e30:	4b0d      	ldr	r3, [pc, #52]	; (8006e68 <sx12xx_ev_rx_done+0xa8>)
 8006e32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e34:	b103      	cbz	r3, 8006e38 <sx12xx_ev_rx_done+0x78>
		*dev_data.rx_params.snr = snr;
 8006e36:	701e      	strb	r6, [r3, #0]
	}
	/* Put radio back into sleep mode */
	Radio.Sleep();
 8006e38:	4b0c      	ldr	r3, [pc, #48]	; (8006e6c <sx12xx_ev_rx_done+0xac>)
 8006e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e3c:	4798      	blx	r3
	/* Completely release modem */
	dev_data.operation_done = NULL;
 8006e3e:	4b0a      	ldr	r3, [pc, #40]	; (8006e68 <sx12xx_ev_rx_done+0xa8>)
 8006e40:	2100      	movs	r1, #0
 8006e42:	6059      	str	r1, [r3, #4]
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8006e44:	333c      	adds	r3, #60	; 0x3c
 8006e46:	f3bf 8f5b 	dmb	ish
 8006e4a:	e853 2f00 	ldrex	r2, [r3]
 8006e4e:	e843 1000 	strex	r0, r1, [r3]
 8006e52:	2800      	cmp	r0, #0
 8006e54:	d1f9      	bne.n	8006e4a <sx12xx_ev_rx_done+0x8a>
 8006e56:	f3bf 8f5b 	dmb	ish
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&sig, *(uintptr_t *)&result, K_SYSCALL_K_POLL_SIGNAL_RAISE);
	}
#endif
	compiler_barrier();
	return z_impl_k_poll_signal_raise(sig, result);
 8006e5a:	4638      	mov	r0, r7
 8006e5c:	f005 f814 	bl	800be88 <z_impl_k_poll_signal_raise>
	atomic_clear(&dev_data.modem_usage);
	/* Notify caller RX is complete */
	k_poll_signal_raise(sig, 0);
}
 8006e60:	b002      	add	sp, #8
 8006e62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e66:	bf00      	nop
 8006e68:	20000f9c 	.word	0x20000f9c
 8006e6c:	080117cc 	.word	0x080117cc
 8006e70:	20000fd8 	.word	0x20000fd8

08006e74 <sx12xx_ev_tx_done>:

static void sx12xx_ev_tx_done(void)
{
 8006e74:	b510      	push	{r4, lr}
	struct k_poll_signal *sig = dev_data.operation_done;
 8006e76:	4805      	ldr	r0, [pc, #20]	; (8006e8c <sx12xx_ev_tx_done+0x18>)
 8006e78:	6844      	ldr	r4, [r0, #4]

	if (modem_release(&dev_data)) {
 8006e7a:	f7ff ff79 	bl	8006d70 <modem_release>
 8006e7e:	b120      	cbz	r0, 8006e8a <sx12xx_ev_tx_done+0x16>
		/* Raise signal if provided */
		if (sig) {
 8006e80:	b11c      	cbz	r4, 8006e8a <sx12xx_ev_tx_done+0x16>
 8006e82:	2100      	movs	r1, #0
 8006e84:	4620      	mov	r0, r4
 8006e86:	f004 ffff 	bl	800be88 <z_impl_k_poll_signal_raise>
			k_poll_signal_raise(sig, 0);
		}
	}
}
 8006e8a:	bd10      	pop	{r4, pc}
 8006e8c:	20000f9c 	.word	0x20000f9c

08006e90 <__sx12xx_configure_pin>:
{
 8006e90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e92:	b087      	sub	sp, #28
 8006e94:	4604      	mov	r4, r0
 8006e96:	460f      	mov	r7, r1
 8006e98:	4616      	mov	r6, r2
 8006e9a:	461d      	mov	r5, r3
 8006e9c:	4608      	mov	r0, r1
 8006e9e:	f003 f979 	bl	800a194 <z_impl_device_get_binding>
	*dev = device_get_binding(controller);
 8006ea2:	6020      	str	r0, [r4, #0]
	if (!(*dev)) {
 8006ea4:	b1f8      	cbz	r0, 8006ee6 <__sx12xx_configure_pin+0x56>
	const struct gpio_driver_api *api =
 8006ea6:	6883      	ldr	r3, [r0, #8]
	struct gpio_driver_data *data =
 8006ea8:	6904      	ldr	r4, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
 8006eaa:	f415 5f80 	tst.w	r5, #4096	; 0x1000
 8006eae:	d007      	beq.n	8006ec0 <__sx12xx_configure_pin+0x30>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
 8006eb0:	f415 6f40 	tst.w	r5, #3072	; 0xc00
 8006eb4:	d004      	beq.n	8006ec0 <__sx12xx_configure_pin+0x30>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 8006eb6:	f015 0f01 	tst.w	r5, #1
 8006eba:	d001      	beq.n	8006ec0 <__sx12xx_configure_pin+0x30>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 8006ebc:	f485 6540 	eor.w	r5, r5, #3072	; 0xc00
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 8006ec0:	f425 5280 	bic.w	r2, r5, #4096	; 0x1000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 8006ec4:	f015 0f01 	tst.w	r5, #1
 8006ec8:	d019      	beq.n	8006efe <__sx12xx_configure_pin+0x6e>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 8006eca:	2101      	movs	r1, #1
 8006ecc:	fa01 f506 	lsl.w	r5, r1, r6
 8006ed0:	6821      	ldr	r1, [r4, #0]
 8006ed2:	4329      	orrs	r1, r5
 8006ed4:	6021      	str	r1, [r4, #0]
	return api->pin_configure(port, pin, flags);
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4631      	mov	r1, r6
 8006eda:	4798      	blx	r3
	if (err) {
 8006edc:	4604      	mov	r4, r0
 8006ede:	b9b0      	cbnz	r0, 8006f0e <__sx12xx_configure_pin+0x7e>
}
 8006ee0:	4620      	mov	r0, r4
 8006ee2:	b007      	add	sp, #28
 8006ee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		LOG_ERR("Cannot get pointer to %s device", controller);
 8006ee6:	9702      	str	r7, [sp, #8]
 8006ee8:	4b0f      	ldr	r3, [pc, #60]	; (8006f28 <__sx12xx_configure_pin+0x98>)
 8006eea:	9301      	str	r3, [sp, #4]
 8006eec:	9000      	str	r0, [sp, #0]
 8006eee:	4603      	mov	r3, r0
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	490e      	ldr	r1, [pc, #56]	; (8006f2c <__sx12xx_configure_pin+0x9c>)
 8006ef4:	f007 fedd 	bl	800ecb2 <z_log_msg2_runtime_create>
		return -EIO;
 8006ef8:	f06f 0404 	mvn.w	r4, #4
 8006efc:	e7f0      	b.n	8006ee0 <__sx12xx_configure_pin+0x50>
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 8006efe:	2101      	movs	r1, #1
 8006f00:	fa01 f506 	lsl.w	r5, r1, r6
 8006f04:	6821      	ldr	r1, [r4, #0]
 8006f06:	ea21 0105 	bic.w	r1, r1, r5
 8006f0a:	6021      	str	r1, [r4, #0]
 8006f0c:	e7e3      	b.n	8006ed6 <__sx12xx_configure_pin+0x46>
		LOG_ERR("Cannot configure gpio %s %d: %d", controller, pin,
 8006f0e:	9004      	str	r0, [sp, #16]
 8006f10:	9603      	str	r6, [sp, #12]
 8006f12:	9702      	str	r7, [sp, #8]
 8006f14:	4b06      	ldr	r3, [pc, #24]	; (8006f30 <__sx12xx_configure_pin+0xa0>)
 8006f16:	9301      	str	r3, [sp, #4]
 8006f18:	2000      	movs	r0, #0
 8006f1a:	9000      	str	r0, [sp, #0]
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	2201      	movs	r2, #1
 8006f20:	4902      	ldr	r1, [pc, #8]	; (8006f2c <__sx12xx_configure_pin+0x9c>)
 8006f22:	f007 fec6 	bl	800ecb2 <z_log_msg2_runtime_create>
		return err;
 8006f26:	e7db      	b.n	8006ee0 <__sx12xx_configure_pin+0x50>
 8006f28:	080115dc 	.word	0x080115dc
 8006f2c:	08010744 	.word	0x08010744
 8006f30:	080115fc 	.word	0x080115fc

08006f34 <sx12xx_lora_send_async>:
	return 0;
}

int sx12xx_lora_send_async(const struct device *dev, uint8_t *data,
			   uint32_t data_len, struct k_poll_signal *async)
{
 8006f34:	b570      	push	{r4, r5, r6, lr}
 8006f36:	460d      	mov	r5, r1
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 8006f38:	490f      	ldr	r1, [pc, #60]	; (8006f78 <sx12xx_lora_send_async+0x44>)
 8006f3a:	2001      	movs	r0, #1
 8006f3c:	f3bf 8f5b 	dmb	ish
 8006f40:	e851 4f00 	ldrex	r4, [r1]
 8006f44:	2c00      	cmp	r4, #0
 8006f46:	d103      	bne.n	8006f50 <sx12xx_lora_send_async+0x1c>
 8006f48:	e841 0600 	strex	r6, r0, [r1]
 8006f4c:	2e00      	cmp	r6, #0
 8006f4e:	d1f7      	bne.n	8006f40 <sx12xx_lora_send_async+0xc>
 8006f50:	f3bf 8f5b 	dmb	ish
	/* Ensure available, freed by sx12xx_ev_tx_done */
	if (!modem_acquire(&dev_data)) {
 8006f54:	d10c      	bne.n	8006f70 <sx12xx_lora_send_async+0x3c>
		return -EBUSY;
	}

	/* Store signal */
	dev_data.operation_done = async;
 8006f56:	393c      	subs	r1, #60	; 0x3c
 8006f58:	604b      	str	r3, [r1, #4]

	Radio.SetMaxPayloadLength(MODEM_LORA, data_len);
 8006f5a:	4e08      	ldr	r6, [pc, #32]	; (8006f7c <sx12xx_lora_send_async+0x48>)
 8006f5c:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8006f5e:	b2d4      	uxtb	r4, r2
 8006f60:	4621      	mov	r1, r4
 8006f62:	4798      	blx	r3

	Radio.Send(data, data_len);
 8006f64:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8006f66:	4621      	mov	r1, r4
 8006f68:	4628      	mov	r0, r5
 8006f6a:	4798      	blx	r3

	return 0;
 8006f6c:	2000      	movs	r0, #0
}
 8006f6e:	bd70      	pop	{r4, r5, r6, pc}
		return -EBUSY;
 8006f70:	f06f 000f 	mvn.w	r0, #15
 8006f74:	e7fb      	b.n	8006f6e <sx12xx_lora_send_async+0x3a>
 8006f76:	bf00      	nop
 8006f78:	20000fd8 	.word	0x20000fd8
 8006f7c:	080117cc 	.word	0x080117cc

08006f80 <sx12xx_lora_send>:
{
 8006f80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f82:	b09d      	sub	sp, #116	; 0x74
 8006f84:	af04      	add	r7, sp, #16
 8006f86:	4615      	mov	r5, r2
	struct k_poll_signal done = K_POLL_SIGNAL_INITIALIZER(done);
 8006f88:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006f8c:	63ba      	str	r2, [r7, #56]	; 0x38
 8006f8e:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006f90:	2300      	movs	r3, #0
 8006f92:	643b      	str	r3, [r7, #64]	; 0x40
 8006f94:	647b      	str	r3, [r7, #68]	; 0x44
	struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 8006f96:	627b      	str	r3, [r7, #36]	; 0x24
 8006f98:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f9c:	633b      	str	r3, [r7, #48]	; 0x30
 8006f9e:	637b      	str	r3, [r7, #52]	; 0x34
 8006fa0:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8006fa4:	2401      	movs	r4, #1
 8006fa6:	f364 0304 	bfi	r3, r4, #0, #5
 8006faa:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8006fae:	637a      	str	r2, [r7, #52]	; 0x34
	if (!dev_data.tx_cfg.frequency) {
 8006fb0:	4b5a      	ldr	r3, [pc, #360]	; (800711c <sx12xx_lora_send+0x19c>)
 8006fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	f000 80ae 	beq.w	8007116 <sx12xx_lora_send+0x196>
	ret = sx12xx_lora_send_async(dev, data, data_len, &done);
 8006fba:	4613      	mov	r3, r2
 8006fbc:	462a      	mov	r2, r5
 8006fbe:	f7ff ffb9 	bl	8006f34 <sx12xx_lora_send_async>
	if (ret < 0) {
 8006fc2:	2800      	cmp	r0, #0
 8006fc4:	db6c      	blt.n	80070a0 <sx12xx_lora_send+0x120>
	air_time = Radio.TimeOnAir(MODEM_LORA,
 8006fc6:	4b56      	ldr	r3, [pc, #344]	; (8007120 <sx12xx_lora_send+0x1a0>)
 8006fc8:	6a5c      	ldr	r4, [r3, #36]	; 0x24
				   dev_data.tx_cfg.bandwidth,
 8006fca:	4854      	ldr	r0, [pc, #336]	; (800711c <sx12xx_lora_send+0x19c>)
 8006fcc:	f890 1034 	ldrb.w	r1, [r0, #52]	; 0x34
				   dev_data.tx_cfg.datarate,
 8006fd0:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
				   dev_data.tx_cfg.coding_rate,
 8006fd4:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
	air_time = Radio.TimeOnAir(MODEM_LORA,
 8006fd8:	2601      	movs	r6, #1
 8006fda:	9603      	str	r6, [sp, #12]
 8006fdc:	fa5f fc85 	uxtb.w	ip, r5
 8006fe0:	f8cd c008 	str.w	ip, [sp, #8]
 8006fe4:	f04f 0c00 	mov.w	ip, #0
 8006fe8:	f8cd c004 	str.w	ip, [sp, #4]
 8006fec:	8f00      	ldrh	r0, [r0, #56]	; 0x38
 8006fee:	9000      	str	r0, [sp, #0]
 8006ff0:	4630      	mov	r0, r6
 8006ff2:	47a0      	blx	r4
 8006ff4:	4604      	mov	r4, r0
	LOG_DBG("Expected air time of %d bytes = %dms", data_len, air_time);
 8006ff6:	80be      	strh	r6, [r7, #4]
 8006ff8:	2302      	movs	r3, #2
 8006ffa:	80fb      	strh	r3, [r7, #6]
 8006ffc:	466e      	mov	r6, sp
 8006ffe:	b088      	sub	sp, #32
 8007000:	a904      	add	r1, sp, #16
 8007002:	466b      	mov	r3, sp
 8007004:	f113 021c 	adds.w	r2, r3, #28
 8007008:	d04d      	beq.n	80070a6 <sx12xx_lora_send+0x126>
 800700a:	2314      	movs	r3, #20
 800700c:	2001      	movs	r0, #1
 800700e:	80b8      	strh	r0, [r7, #4]
 8007010:	b11a      	cbz	r2, 800701a <sx12xx_lora_send+0x9a>
 8007012:	2b04      	cmp	r3, #4
 8007014:	dd01      	ble.n	800701a <sx12xx_lora_send+0x9a>
 8007016:	4843      	ldr	r0, [pc, #268]	; (8007124 <sx12xx_lora_send+0x1a4>)
 8007018:	6108      	str	r0, [r1, #16]
 800701a:	2002      	movs	r0, #2
 800701c:	80f8      	strh	r0, [r7, #6]
 800701e:	b11a      	cbz	r2, 8007028 <sx12xx_lora_send+0xa8>
 8007020:	2b08      	cmp	r3, #8
 8007022:	dd01      	ble.n	8007028 <sx12xx_lora_send+0xa8>
 8007024:	4840      	ldr	r0, [pc, #256]	; (8007128 <sx12xx_lora_send+0x1a8>)
 8007026:	6148      	str	r0, [r1, #20]
 8007028:	b112      	cbz	r2, 8007030 <sx12xx_lora_send+0xb0>
 800702a:	2b0c      	cmp	r3, #12
 800702c:	dd00      	ble.n	8007030 <sx12xx_lora_send+0xb0>
 800702e:	618d      	str	r5, [r1, #24]
 8007030:	b112      	cbz	r2, 8007038 <sx12xx_lora_send+0xb8>
 8007032:	2b10      	cmp	r3, #16
 8007034:	dd00      	ble.n	8007038 <sx12xx_lora_send+0xb8>
 8007036:	61cc      	str	r4, [r1, #28]
 8007038:	2b13      	cmp	r3, #19
 800703a:	dd37      	ble.n	80070ac <sx12xx_lora_send+0x12c>
 800703c:	2314      	movs	r3, #20
 800703e:	b12a      	cbz	r2, 800704c <sx12xx_lora_send+0xcc>
 8007040:	2000      	movs	r0, #0
 8007042:	6038      	str	r0, [r7, #0]
 8007044:	2005      	movs	r0, #5
 8007046:	7038      	strb	r0, [r7, #0]
 8007048:	6838      	ldr	r0, [r7, #0]
 800704a:	60c8      	str	r0, [r1, #12]
 800704c:	2100      	movs	r1, #0
 800704e:	f36f 0100 	bfc	r1, #0, #1
 8007052:	f36f 0141 	bfc	r1, #1, #1
 8007056:	f36f 0182 	bfc	r1, #2, #1
 800705a:	f36f 01c5 	bfc	r1, #3, #3
 800705e:	2004      	movs	r0, #4
 8007060:	f360 1188 	bfi	r1, r0, #6, #3
 8007064:	f403 737d 	and.w	r3, r3, #1012	; 0x3f4
 8007068:	f363 2152 	bfi	r1, r3, #9, #10
 800706c:	f36f 41de 	bfc	r1, #19, #12
 8007070:	f36f 71df 	bfc	r1, #31, #1
 8007074:	2300      	movs	r3, #0
 8007076:	482d      	ldr	r0, [pc, #180]	; (800712c <sx12xx_lora_send+0x1ac>)
 8007078:	f006 ffc7 	bl	800e00a <z_impl_z_log_msg2_static_create>
 800707c:	46b5      	mov	sp, r6
	ret = k_poll(&evt, 1, K_MSEC(2 * air_time));
 800707e:	0060      	lsls	r0, r4, #1
			return t * ((uint64_t)to_hz / from_hz);
 8007080:	f3c4 7341 	ubfx	r3, r4, #29, #2
 8007084:	00e2      	lsls	r2, r4, #3
 8007086:	1812      	adds	r2, r2, r0
 8007088:	f143 0300 	adc.w	r3, r3, #0
 800708c:	1892      	adds	r2, r2, r2
 800708e:	415b      	adcs	r3, r3
	return z_impl_k_poll(events, num_events, timeout);
 8007090:	2101      	movs	r1, #1
 8007092:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007096:	f004 fe4b 	bl	800bd30 <z_impl_k_poll>
	if (ret < 0) {
 800709a:	2800      	cmp	r0, #0
 800709c:	db09      	blt.n	80070b2 <sx12xx_lora_send+0x132>
	return 0;
 800709e:	2000      	movs	r0, #0
}
 80070a0:	3764      	adds	r7, #100	; 0x64
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	LOG_DBG("Expected air time of %d bytes = %dms", data_len, air_time);
 80070a6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80070aa:	e7af      	b.n	800700c <sx12xx_lora_send+0x8c>
 80070ac:	f06f 031b 	mvn.w	r3, #27
 80070b0:	e7c5      	b.n	800703e <sx12xx_lora_send+0xbe>
		LOG_ERR("Packet transmission failed!");
 80070b2:	2201      	movs	r2, #1
 80070b4:	80ba      	strh	r2, [r7, #4]
 80070b6:	4b1e      	ldr	r3, [pc, #120]	; (8007130 <sx12xx_lora_send+0x1b0>)
 80070b8:	65bb      	str	r3, [r7, #88]	; 0x58
 80070ba:	2300      	movs	r3, #0
 80070bc:	603b      	str	r3, [r7, #0]
 80070be:	2102      	movs	r1, #2
 80070c0:	7039      	strb	r1, [r7, #0]
 80070c2:	6839      	ldr	r1, [r7, #0]
 80070c4:	6579      	str	r1, [r7, #84]	; 0x54
 80070c6:	4619      	mov	r1, r3
 80070c8:	f363 0100 	bfi	r1, r3, #0, #1
 80070cc:	f363 0141 	bfi	r1, r3, #1, #1
 80070d0:	f363 0182 	bfi	r1, r3, #2, #1
 80070d4:	f363 01c5 	bfi	r1, r3, #3, #3
 80070d8:	f362 1188 	bfi	r1, r2, #6, #3
 80070dc:	2208      	movs	r2, #8
 80070de:	f362 2152 	bfi	r1, r2, #9, #10
 80070e2:	f363 41de 	bfi	r1, r3, #19, #12
 80070e6:	f363 71df 	bfi	r1, r3, #31, #1
 80070ea:	f107 0254 	add.w	r2, r7, #84	; 0x54
 80070ee:	480f      	ldr	r0, [pc, #60]	; (800712c <sx12xx_lora_send+0x1ac>)
 80070f0:	f006 ff8b 	bl	800e00a <z_impl_z_log_msg2_static_create>
		if (!modem_release(&dev_data)) {
 80070f4:	4809      	ldr	r0, [pc, #36]	; (800711c <sx12xx_lora_send+0x19c>)
 80070f6:	f7ff fe3b 	bl	8006d70 <modem_release>
 80070fa:	b108      	cbz	r0, 8007100 <sx12xx_lora_send+0x180>
	return 0;
 80070fc:	2000      	movs	r0, #0
 80070fe:	e7cf      	b.n	80070a0 <sx12xx_lora_send+0x120>
 8007100:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007104:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007108:	2101      	movs	r1, #1
 800710a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800710e:	f004 fe0f 	bl	800bd30 <z_impl_k_poll>
 8007112:	2000      	movs	r0, #0
 8007114:	e7c4      	b.n	80070a0 <sx12xx_lora_send+0x120>
		return -EINVAL;
 8007116:	f06f 0015 	mvn.w	r0, #21
 800711a:	e7c1      	b.n	80070a0 <sx12xx_lora_send+0x120>
 800711c:	20000f9c 	.word	0x20000f9c
 8007120:	080117cc 	.word	0x080117cc
 8007124:	0801161c 	.word	0x0801161c
 8007128:	08011684 	.word	0x08011684
 800712c:	08010744 	.word	0x08010744
 8007130:	08011648 	.word	0x08011648

08007134 <sx12xx_lora_recv>:

int sx12xx_lora_recv(const struct device *dev, uint8_t *data, uint8_t size,
		     k_timeout_t timeout, int16_t *rssi, int8_t *snr)
{
 8007134:	b530      	push	{r4, r5, lr}
 8007136:	b09b      	sub	sp, #108	; 0x6c
 8007138:	f88d 2007 	strb.w	r2, [sp, #7]
	struct k_poll_signal done = K_POLL_SIGNAL_INITIALIZER(done);
 800713c:	aa10      	add	r2, sp, #64	; 0x40
 800713e:	9210      	str	r2, [sp, #64]	; 0x40
 8007140:	9211      	str	r2, [sp, #68]	; 0x44
 8007142:	2300      	movs	r3, #0
 8007144:	9312      	str	r3, [sp, #72]	; 0x48
 8007146:	9313      	str	r3, [sp, #76]	; 0x4c
	struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 8007148:	930b      	str	r3, [sp, #44]	; 0x2c
 800714a:	930c      	str	r3, [sp, #48]	; 0x30
 800714c:	930d      	str	r3, [sp, #52]	; 0x34
 800714e:	930e      	str	r3, [sp, #56]	; 0x38
 8007150:	930f      	str	r3, [sp, #60]	; 0x3c
 8007152:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
 8007156:	2001      	movs	r0, #1
 8007158:	f360 0304 	bfi	r3, r0, #0, #5
 800715c:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
 8007160:	920f      	str	r2, [sp, #60]	; 0x3c
 8007162:	4b32      	ldr	r3, [pc, #200]	; (800722c <sx12xx_lora_recv+0xf8>)
 8007164:	f3bf 8f5b 	dmb	ish
 8007168:	e853 2f00 	ldrex	r2, [r3]
 800716c:	2a00      	cmp	r2, #0
 800716e:	d103      	bne.n	8007178 <sx12xx_lora_recv+0x44>
 8007170:	e843 0400 	strex	r4, r0, [r3]
 8007174:	2c00      	cmp	r4, #0
 8007176:	d1f7      	bne.n	8007168 <sx12xx_lora_recv+0x34>
 8007178:	f3bf 8f5b 	dmb	ish
		K_POLL_MODE_NOTIFY_ONLY,
		&done);
	int ret;

	/* Ensure available, decremented by sx12xx_ev_rx_done or on timeout */
	if (!modem_acquire(&dev_data)) {
 800717c:	d153      	bne.n	8007226 <sx12xx_lora_recv+0xf2>
		return -EBUSY;
	}

	dev_data.async_rx_cb = NULL;
 800717e:	3b3c      	subs	r3, #60	; 0x3c
 8007180:	2400      	movs	r4, #0
 8007182:	609c      	str	r4, [r3, #8]
	/* Store operation signal */
	dev_data.operation_done = &done;
 8007184:	aa10      	add	r2, sp, #64	; 0x40
 8007186:	605a      	str	r2, [r3, #4]
	/* Set data output location */
	dev_data.rx_params.buf = data;
 8007188:	6419      	str	r1, [r3, #64]	; 0x40
	dev_data.rx_params.size = &size;
 800718a:	f10d 0207 	add.w	r2, sp, #7
 800718e:	645a      	str	r2, [r3, #68]	; 0x44
	dev_data.rx_params.rssi = rssi;
 8007190:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007192:	649a      	str	r2, [r3, #72]	; 0x48
	dev_data.rx_params.snr = snr;
 8007194:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007196:	64da      	str	r2, [r3, #76]	; 0x4c

	Radio.SetMaxPayloadLength(MODEM_LORA, 255);
 8007198:	4d25      	ldr	r5, [pc, #148]	; (8007230 <sx12xx_lora_recv+0xfc>)
 800719a:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 800719c:	21ff      	movs	r1, #255	; 0xff
 800719e:	4798      	blx	r3
	Radio.Rx(0);
 80071a0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80071a2:	4620      	mov	r0, r4
 80071a4:	4798      	blx	r3
 80071a6:	e9dd 231e 	ldrd	r2, r3, [sp, #120]	; 0x78
 80071aa:	2101      	movs	r1, #1
 80071ac:	a80b      	add	r0, sp, #44	; 0x2c
 80071ae:	f004 fdbf 	bl	800bd30 <z_impl_k_poll>

	ret = k_poll(&evt, 1, timeout);
	if (ret < 0) {
 80071b2:	1e04      	subs	r4, r0, #0
 80071b4:	db04      	blt.n	80071c0 <sx12xx_lora_recv+0x8c>
		}
		LOG_INF("Receive timeout");
		return ret;
	}

	return size;
 80071b6:	f89d 4007 	ldrb.w	r4, [sp, #7]
}
 80071ba:	4620      	mov	r0, r4
 80071bc:	b01b      	add	sp, #108	; 0x6c
 80071be:	bd30      	pop	{r4, r5, pc}
		if (!modem_release(&dev_data)) {
 80071c0:	481c      	ldr	r0, [pc, #112]	; (8007234 <sx12xx_lora_recv+0x100>)
 80071c2:	f7ff fdd5 	bl	8006d70 <modem_release>
 80071c6:	b950      	cbnz	r0, 80071de <sx12xx_lora_recv+0xaa>
 80071c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80071cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80071d0:	2101      	movs	r1, #1
 80071d2:	a80b      	add	r0, sp, #44	; 0x2c
 80071d4:	f004 fdac 	bl	800bd30 <z_impl_k_poll>
			return size;
 80071d8:	f89d 4007 	ldrb.w	r4, [sp, #7]
 80071dc:	e7ed      	b.n	80071ba <sx12xx_lora_recv+0x86>
		LOG_INF("Receive timeout");
 80071de:	2301      	movs	r3, #1
 80071e0:	f8ad 300c 	strh.w	r3, [sp, #12]
 80071e4:	4b14      	ldr	r3, [pc, #80]	; (8007238 <sx12xx_lora_recv+0x104>)
 80071e6:	9318      	str	r3, [sp, #96]	; 0x60
 80071e8:	2300      	movs	r3, #0
 80071ea:	9302      	str	r3, [sp, #8]
 80071ec:	2202      	movs	r2, #2
 80071ee:	f88d 2008 	strb.w	r2, [sp, #8]
 80071f2:	9a02      	ldr	r2, [sp, #8]
 80071f4:	9217      	str	r2, [sp, #92]	; 0x5c
 80071f6:	4619      	mov	r1, r3
 80071f8:	f363 0100 	bfi	r1, r3, #0, #1
 80071fc:	f363 0141 	bfi	r1, r3, #1, #1
 8007200:	f363 0182 	bfi	r1, r3, #2, #1
 8007204:	f363 01c5 	bfi	r1, r3, #3, #3
 8007208:	2203      	movs	r2, #3
 800720a:	f362 1188 	bfi	r1, r2, #6, #3
 800720e:	2208      	movs	r2, #8
 8007210:	f362 2152 	bfi	r1, r2, #9, #10
 8007214:	f363 41de 	bfi	r1, r3, #19, #12
 8007218:	f363 71df 	bfi	r1, r3, #31, #1
 800721c:	aa17      	add	r2, sp, #92	; 0x5c
 800721e:	4807      	ldr	r0, [pc, #28]	; (800723c <sx12xx_lora_recv+0x108>)
 8007220:	f006 fef3 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return ret;
 8007224:	e7c9      	b.n	80071ba <sx12xx_lora_recv+0x86>
		return -EBUSY;
 8007226:	f06f 040f 	mvn.w	r4, #15
 800722a:	e7c6      	b.n	80071ba <sx12xx_lora_recv+0x86>
 800722c:	20000fd8 	.word	0x20000fd8
 8007230:	080117cc 	.word	0x080117cc
 8007234:	20000f9c 	.word	0x20000f9c
 8007238:	08011664 	.word	0x08011664
 800723c:	08010744 	.word	0x08010744

08007240 <sx12xx_lora_recv_async>:

int sx12xx_lora_recv_async(const struct device *dev, lora_recv_cb cb)
{
 8007240:	b510      	push	{r4, lr}
	/* Cancel ongoing reception */
	if (cb == NULL) {
 8007242:	b1d9      	cbz	r1, 800727c <sx12xx_lora_recv_async+0x3c>
 8007244:	460a      	mov	r2, r1
 8007246:	4b13      	ldr	r3, [pc, #76]	; (8007294 <sx12xx_lora_recv_async+0x54>)
 8007248:	2101      	movs	r1, #1
 800724a:	f3bf 8f5b 	dmb	ish
 800724e:	e853 0f00 	ldrex	r0, [r3]
 8007252:	2800      	cmp	r0, #0
 8007254:	d103      	bne.n	800725e <sx12xx_lora_recv_async+0x1e>
 8007256:	e843 1400 	strex	r4, r1, [r3]
 800725a:	2c00      	cmp	r4, #0
 800725c:	d1f7      	bne.n	800724e <sx12xx_lora_recv_async+0xe>
 800725e:	f3bf 8f5b 	dmb	ish
		}
		return 0;
	}

	/* Ensure available */
	if (!modem_acquire(&dev_data)) {
 8007262:	d114      	bne.n	800728e <sx12xx_lora_recv_async+0x4e>
		return -EBUSY;
	}

	/* Store parameters */
	dev_data.async_rx_cb = cb;
 8007264:	3b3c      	subs	r3, #60	; 0x3c
 8007266:	609a      	str	r2, [r3, #8]

	/* Start reception */
	Radio.SetMaxPayloadLength(MODEM_LORA, 255);
 8007268:	4c0b      	ldr	r4, [pc, #44]	; (8007298 <sx12xx_lora_recv_async+0x58>)
 800726a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800726c:	21ff      	movs	r1, #255	; 0xff
 800726e:	2001      	movs	r0, #1
 8007270:	4798      	blx	r3
	Radio.Rx(0);
 8007272:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007274:	2000      	movs	r0, #0
 8007276:	4798      	blx	r3

	return 0;
 8007278:	2000      	movs	r0, #0
}
 800727a:	bd10      	pop	{r4, pc}
		if (!modem_release(&dev_data)) {
 800727c:	4807      	ldr	r0, [pc, #28]	; (800729c <sx12xx_lora_recv_async+0x5c>)
 800727e:	f7ff fd77 	bl	8006d70 <modem_release>
 8007282:	b108      	cbz	r0, 8007288 <sx12xx_lora_recv_async+0x48>
		return 0;
 8007284:	2000      	movs	r0, #0
 8007286:	e7f8      	b.n	800727a <sx12xx_lora_recv_async+0x3a>
			return -EINVAL;
 8007288:	f06f 0015 	mvn.w	r0, #21
 800728c:	e7f5      	b.n	800727a <sx12xx_lora_recv_async+0x3a>
		return -EBUSY;
 800728e:	f06f 000f 	mvn.w	r0, #15
 8007292:	e7f2      	b.n	800727a <sx12xx_lora_recv_async+0x3a>
 8007294:	20000fd8 	.word	0x20000fd8
 8007298:	080117cc 	.word	0x080117cc
 800729c:	20000f9c 	.word	0x20000f9c

080072a0 <sx12xx_lora_config>:

int sx12xx_lora_config(const struct device *dev,
		       struct lora_modem_config *config)
{
 80072a0:	b570      	push	{r4, r5, r6, lr}
 80072a2:	b08a      	sub	sp, #40	; 0x28
 80072a4:	460c      	mov	r4, r1
 80072a6:	4b27      	ldr	r3, [pc, #156]	; (8007344 <sx12xx_lora_config+0xa4>)
 80072a8:	2201      	movs	r2, #1
 80072aa:	f3bf 8f5b 	dmb	ish
 80072ae:	e853 1f00 	ldrex	r1, [r3]
 80072b2:	2900      	cmp	r1, #0
 80072b4:	d103      	bne.n	80072be <sx12xx_lora_config+0x1e>
 80072b6:	e843 2000 	strex	r0, r2, [r3]
 80072ba:	2800      	cmp	r0, #0
 80072bc:	d1f7      	bne.n	80072ae <sx12xx_lora_config+0xe>
 80072be:	f3bf 8f5b 	dmb	ish
	/* Ensure available, decremented after configuration */
	if (!modem_acquire(&dev_data)) {
 80072c2:	d13b      	bne.n	800733c <sx12xx_lora_config+0x9c>
		return -EBUSY;
	}

	Radio.SetChannel(config->frequency);
 80072c4:	4b20      	ldr	r3, [pc, #128]	; (8007348 <sx12xx_lora_config+0xa8>)
 80072c6:	68db      	ldr	r3, [r3, #12]
 80072c8:	6820      	ldr	r0, [r4, #0]
 80072ca:	4798      	blx	r3

	if (config->tx) {
 80072cc:	7ae3      	ldrb	r3, [r4, #11]
 80072ce:	b9cb      	cbnz	r3, 8007304 <sx12xx_lora_config+0x64>
				  config->bandwidth, config->datarate,
				  config->coding_rate, config->preamble_len,
				  false, true, 0, 0, false, 4000);
	} else {
		/* TODO: Get symbol timeout value from config parameters */
		Radio.SetRxConfig(MODEM_LORA, config->bandwidth,
 80072d0:	4b1d      	ldr	r3, [pc, #116]	; (8007348 <sx12xx_lora_config+0xa8>)
 80072d2:	699d      	ldr	r5, [r3, #24]
 80072d4:	2001      	movs	r0, #1
 80072d6:	9009      	str	r0, [sp, #36]	; 0x24
 80072d8:	2300      	movs	r3, #0
 80072da:	9308      	str	r3, [sp, #32]
 80072dc:	9307      	str	r3, [sp, #28]
 80072de:	9306      	str	r3, [sp, #24]
 80072e0:	9305      	str	r3, [sp, #20]
 80072e2:	9304      	str	r3, [sp, #16]
 80072e4:	9303      	str	r3, [sp, #12]
 80072e6:	220a      	movs	r2, #10
 80072e8:	9202      	str	r2, [sp, #8]
 80072ea:	8922      	ldrh	r2, [r4, #8]
 80072ec:	9201      	str	r2, [sp, #4]
 80072ee:	9300      	str	r3, [sp, #0]
 80072f0:	79a3      	ldrb	r3, [r4, #6]
 80072f2:	7962      	ldrb	r2, [r4, #5]
 80072f4:	7921      	ldrb	r1, [r4, #4]
 80072f6:	47a8      	blx	r5
				  config->datarate, config->coding_rate,
				  0, config->preamble_len, 10, false, 0,
				  false, 0, 0, false, true);
	}

	modem_release(&dev_data);
 80072f8:	4814      	ldr	r0, [pc, #80]	; (800734c <sx12xx_lora_config+0xac>)
 80072fa:	f7ff fd39 	bl	8006d70 <modem_release>
	return 0;
 80072fe:	2000      	movs	r0, #0
}
 8007300:	b00a      	add	sp, #40	; 0x28
 8007302:	bd70      	pop	{r4, r5, r6, pc}
		memcpy(&dev_data.tx_cfg, config, sizeof(dev_data.tx_cfg));
 8007304:	4b12      	ldr	r3, [pc, #72]	; (8007350 <sx12xx_lora_config+0xb0>)
 8007306:	6820      	ldr	r0, [r4, #0]
 8007308:	6861      	ldr	r1, [r4, #4]
 800730a:	68a2      	ldr	r2, [r4, #8]
 800730c:	c307      	stmia	r3!, {r0, r1, r2}
		Radio.SetTxConfig(MODEM_LORA, config->tx_power, 0,
 800730e:	4b0e      	ldr	r3, [pc, #56]	; (8007348 <sx12xx_lora_config+0xa8>)
 8007310:	69dd      	ldr	r5, [r3, #28]
				  config->bandwidth, config->datarate,
 8007312:	7963      	ldrb	r3, [r4, #5]
				  config->coding_rate, config->preamble_len,
 8007314:	79a1      	ldrb	r1, [r4, #6]
		Radio.SetTxConfig(MODEM_LORA, config->tx_power, 0,
 8007316:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 800731a:	9208      	str	r2, [sp, #32]
 800731c:	2200      	movs	r2, #0
 800731e:	9207      	str	r2, [sp, #28]
 8007320:	9206      	str	r2, [sp, #24]
 8007322:	9205      	str	r2, [sp, #20]
 8007324:	2001      	movs	r0, #1
 8007326:	9004      	str	r0, [sp, #16]
 8007328:	9203      	str	r2, [sp, #12]
 800732a:	8926      	ldrh	r6, [r4, #8]
 800732c:	9602      	str	r6, [sp, #8]
 800732e:	9101      	str	r1, [sp, #4]
 8007330:	9300      	str	r3, [sp, #0]
 8007332:	7923      	ldrb	r3, [r4, #4]
 8007334:	f994 100a 	ldrsb.w	r1, [r4, #10]
 8007338:	47a8      	blx	r5
 800733a:	e7dd      	b.n	80072f8 <sx12xx_lora_config+0x58>
		return -EBUSY;
 800733c:	f06f 000f 	mvn.w	r0, #15
 8007340:	e7de      	b.n	8007300 <sx12xx_lora_config+0x60>
 8007342:	bf00      	nop
 8007344:	20000fd8 	.word	0x20000fd8
 8007348:	080117cc 	.word	0x080117cc
 800734c:	20000f9c 	.word	0x20000f9c
 8007350:	20000fcc 	.word	0x20000fcc

08007354 <sx12xx_lora_test_cw>:

int sx12xx_lora_test_cw(const struct device *dev, uint32_t frequency,
			int8_t tx_power,
			uint16_t duration)
{
 8007354:	b510      	push	{r4, lr}
 8007356:	4608      	mov	r0, r1
 8007358:	4611      	mov	r1, r2
 800735a:	461a      	mov	r2, r3
 800735c:	4b0c      	ldr	r3, [pc, #48]	; (8007390 <sx12xx_lora_test_cw+0x3c>)
 800735e:	f04f 0c01 	mov.w	ip, #1
 8007362:	f3bf 8f5b 	dmb	ish
 8007366:	e853 ef00 	ldrex	lr, [r3]
 800736a:	f1be 0f00 	cmp.w	lr, #0
 800736e:	d103      	bne.n	8007378 <sx12xx_lora_test_cw+0x24>
 8007370:	e843 c400 	strex	r4, ip, [r3]
 8007374:	2c00      	cmp	r4, #0
 8007376:	d1f6      	bne.n	8007366 <sx12xx_lora_test_cw+0x12>
 8007378:	f3bf 8f5b 	dmb	ish
	/* Ensure available, freed in sx12xx_ev_tx_done */
	if (!modem_acquire(&dev_data)) {
 800737c:	d104      	bne.n	8007388 <sx12xx_lora_test_cw+0x34>
		return -EBUSY;
	}

	Radio.SetTxContinuousWave(frequency, tx_power, duration);
 800737e:	4b05      	ldr	r3, [pc, #20]	; (8007394 <sx12xx_lora_test_cw+0x40>)
 8007380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007382:	4798      	blx	r3
	return 0;
 8007384:	2000      	movs	r0, #0
}
 8007386:	bd10      	pop	{r4, pc}
		return -EBUSY;
 8007388:	f06f 000f 	mvn.w	r0, #15
 800738c:	e7fb      	b.n	8007386 <sx12xx_lora_test_cw+0x32>
 800738e:	bf00      	nop
 8007390:	20000fd8 	.word	0x20000fd8
 8007394:	080117cc 	.word	0x080117cc

08007398 <sx12xx_init>:

int sx12xx_init(const struct device *dev)
{
 8007398:	b538      	push	{r3, r4, r5, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 800739a:	4b0e      	ldr	r3, [pc, #56]	; (80073d4 <sx12xx_init+0x3c>)
 800739c:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 80073a0:	2400      	movs	r4, #0
 80073a2:	f3bf 8f5b 	dmb	ish
 80073a6:	e852 1f00 	ldrex	r1, [r2]
 80073aa:	e842 4500 	strex	r5, r4, [r2]
 80073ae:	2d00      	cmp	r5, #0
 80073b0:	d1f9      	bne.n	80073a6 <sx12xx_init+0xe>
 80073b2:	f3bf 8f5b 	dmb	ish
	atomic_set(&dev_data.modem_usage, 0);

	dev_data.dev = dev;
 80073b6:	6018      	str	r0, [r3, #0]
	dev_data.events.TxDone = sx12xx_ev_tx_done;
 80073b8:	4a07      	ldr	r2, [pc, #28]	; (80073d8 <sx12xx_init+0x40>)
 80073ba:	60da      	str	r2, [r3, #12]
	dev_data.events.RxDone = sx12xx_ev_rx_done;
 80073bc:	4a07      	ldr	r2, [pc, #28]	; (80073dc <sx12xx_init+0x44>)
 80073be:	615a      	str	r2, [r3, #20]
	Radio.Init(&dev_data.events);
 80073c0:	4d07      	ldr	r5, [pc, #28]	; (80073e0 <sx12xx_init+0x48>)
 80073c2:	682a      	ldr	r2, [r5, #0]
 80073c4:	f103 000c 	add.w	r0, r3, #12
 80073c8:	4790      	blx	r2
	 * The required `lora_config` call before transmission or reception
	 * will bring the radio out of sleep mode before it is used. The radio
	 * is automatically placed back into sleep mode upon TX or RX
	 * completion.
	 */
	Radio.Sleep();
 80073ca:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80073cc:	4798      	blx	r3

	return 0;
}
 80073ce:	4620      	mov	r0, r4
 80073d0:	bd38      	pop	{r3, r4, r5, pc}
 80073d2:	bf00      	nop
 80073d4:	20000f9c 	.word	0x20000f9c
 80073d8:	08006e75 	.word	0x08006e75
 80073dc:	08006dc1 	.word	0x08006dc1
 80073e0:	080117cc 	.word	0x080117cc

080073e4 <sx127x_dio_work_handle>:

	k_sleep(K_MSEC(6));
}

static void sx127x_dio_work_handle(struct k_work *work)
{
 80073e4:	b508      	push	{r3, lr}
	int dio = work - dev_data.dio_work;
 80073e6:	4b04      	ldr	r3, [pc, #16]	; (80073f8 <sx127x_dio_work_handle+0x14>)
 80073e8:	1ac0      	subs	r0, r0, r3
 80073ea:	1100      	asrs	r0, r0, #4

	(*DioIrq[dio])(NULL);
 80073ec:	4b03      	ldr	r3, [pc, #12]	; (80073fc <sx127x_dio_work_handle+0x18>)
 80073ee:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80073f2:	2000      	movs	r0, #0
 80073f4:	4798      	blx	r3
}
 80073f6:	bd08      	pop	{r3, pc}
 80073f8:	20001040 	.word	0x20001040
 80073fc:	200000a0 	.word	0x200000a0

08007400 <sx127x_transceive>:
	}

}

static int sx127x_transceive(uint8_t reg, bool write, void *data, size_t length)
{
 8007400:	b510      	push	{r4, lr}
 8007402:	b08a      	sub	sp, #40	; 0x28
 8007404:	f88d 0007 	strb.w	r0, [sp, #7]
	const struct spi_buf buf[2] = {
 8007408:	f10d 0007 	add.w	r0, sp, #7
 800740c:	9006      	str	r0, [sp, #24]
 800740e:	2001      	movs	r0, #1
 8007410:	9007      	str	r0, [sp, #28]
 8007412:	9208      	str	r2, [sp, #32]
 8007414:	9309      	str	r3, [sp, #36]	; 0x24
			.buf = data,
			.len = length
		}
	};

	struct spi_buf_set tx = {
 8007416:	ab06      	add	r3, sp, #24
 8007418:	9304      	str	r3, [sp, #16]
 800741a:	2302      	movs	r3, #2
 800741c:	9305      	str	r3, [sp, #20]
		.buffers = buf,
		.count = ARRAY_SIZE(buf),
	};

	if (!write) {
 800741e:	b149      	cbz	r1, 8007434 <sx127x_transceive+0x34>
		};

		return spi_transceive(dev_data.spi, &dev_data.spi_cfg, &tx, &rx);
	}

	return spi_write(dev_data.spi, &dev_data.spi_cfg, &tx);
 8007420:	490b      	ldr	r1, [pc, #44]	; (8007450 <sx127x_transceive+0x50>)
 8007422:	6848      	ldr	r0, [r1, #4]
static inline int z_impl_spi_transceive(const struct device *dev,
					const struct spi_config *config,
					const struct spi_buf_set *tx_bufs,
					const struct spi_buf_set *rx_bufs)
{
	const struct spi_driver_api *api =
 8007424:	6883      	ldr	r3, [r0, #8]
		(const struct spi_driver_api *)dev->api;

	return api->transceive(dev, config, tx_bufs, rx_bufs);
 8007426:	681c      	ldr	r4, [r3, #0]
 8007428:	2300      	movs	r3, #0
 800742a:	aa04      	add	r2, sp, #16
 800742c:	3108      	adds	r1, #8
 800742e:	47a0      	blx	r4
}
 8007430:	b00a      	add	sp, #40	; 0x28
 8007432:	bd10      	pop	{r4, pc}
		const struct spi_buf_set rx = {
 8007434:	ab06      	add	r3, sp, #24
 8007436:	9302      	str	r3, [sp, #8]
 8007438:	2302      	movs	r3, #2
 800743a:	9303      	str	r3, [sp, #12]
		return spi_transceive(dev_data.spi, &dev_data.spi_cfg, &tx, &rx);
 800743c:	4904      	ldr	r1, [pc, #16]	; (8007450 <sx127x_transceive+0x50>)
 800743e:	6848      	ldr	r0, [r1, #4]
	const struct spi_driver_api *api =
 8007440:	6883      	ldr	r3, [r0, #8]
	return api->transceive(dev, config, tx_bufs, rx_bufs);
 8007442:	681c      	ldr	r4, [r3, #0]
 8007444:	ab02      	add	r3, sp, #8
 8007446:	aa04      	add	r2, sp, #16
 8007448:	3108      	adds	r1, #8
 800744a:	47a0      	blx	r4
 800744c:	e7f0      	b.n	8007430 <sx127x_transceive+0x30>
 800744e:	bf00      	nop
 8007450:	2000101c 	.word	0x2000101c

08007454 <sx127x_irq_callback>:
{
 8007454:	b570      	push	{r4, r5, r6, lr}
 8007456:	4605      	mov	r5, r0
 */

static ALWAYS_INLINE unsigned int find_lsb_set(uint32_t op)
{
#ifdef CONFIG_TOOLCHAIN_HAS_BUILTIN_FFS
	return __builtin_ffs(op);
 8007458:	fa92 f6a2 	rbit	r6, r2
 800745c:	fab6 f686 	clz	r6, r6
 8007460:	b90a      	cbnz	r2, 8007466 <sx127x_irq_callback+0x12>
 8007462:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
	for (i = 0; i < SX127X_MAX_DIO; i++) {
 8007466:	2400      	movs	r4, #0
 8007468:	e000      	b.n	800746c <sx127x_irq_callback+0x18>
 800746a:	3401      	adds	r4, #1
 800746c:	2c03      	cmp	r4, #3
 800746e:	d813      	bhi.n	8007498 <sx127x_irq_callback+0x44>
		if (dev == dev_data.dio_dev[i] &&
 8007470:	1d23      	adds	r3, r4, #4
 8007472:	4a0a      	ldr	r2, [pc, #40]	; (800749c <sx127x_irq_callback+0x48>)
 8007474:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	42ab      	cmp	r3, r5
 800747c:	d1f5      	bne.n	800746a <sx127x_irq_callback+0x16>
		    pin == sx127x_dios[i].pin) {
 800747e:	4b08      	ldr	r3, [pc, #32]	; (80074a0 <sx127x_irq_callback+0x4c>)
 8007480:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007484:	791b      	ldrb	r3, [r3, #4]
		if (dev == dev_data.dio_dev[i] &&
 8007486:	42b3      	cmp	r3, r6
 8007488:	d1ef      	bne.n	800746a <sx127x_irq_callback+0x16>
			k_work_submit(&dev_data.dio_work[i]);
 800748a:	1ca0      	adds	r0, r4, #2
 800748c:	eb02 1000 	add.w	r0, r2, r0, lsl #4
 8007490:	3004      	adds	r0, #4
 8007492:	f003 fbf1 	bl	800ac78 <k_work_submit>
 8007496:	e7e8      	b.n	800746a <sx127x_irq_callback+0x16>
}
 8007498:	bd70      	pop	{r4, r5, r6, pc}
 800749a:	bf00      	nop
 800749c:	2000101c 	.word	0x2000101c
 80074a0:	08011838 	.word	0x08011838

080074a4 <SX1276Reset>:
{
 80074a4:	b508      	push	{r3, lr}
	gpio_pin_set(dev_data.reset, GPIO_RESET_PIN, 1);
 80074a6:	4b18      	ldr	r3, [pc, #96]	; (8007508 <SX1276Reset+0x64>)
 80074a8:	6818      	ldr	r0, [r3, #0]
	const struct gpio_driver_data *const data =
 80074aa:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f013 0f01 	tst.w	r3, #1
 80074b2:	d11b      	bne.n	80074ec <SX1276Reset+0x48>
 80074b4:	2301      	movs	r3, #1
	if (value != 0)	{
 80074b6:	b1db      	cbz	r3, 80074f0 <SX1276Reset+0x4c>
	const struct gpio_driver_api *api =
 80074b8:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 80074ba:	68db      	ldr	r3, [r3, #12]
 80074bc:	2101      	movs	r1, #1
 80074be:	4798      	blx	r3
	return z_impl_k_sleep(timeout);
 80074c0:	200a      	movs	r0, #10
 80074c2:	2100      	movs	r1, #0
 80074c4:	f003 ffa6 	bl	800b414 <z_impl_k_sleep>
	gpio_pin_set(dev_data.reset, GPIO_RESET_PIN, 0);
 80074c8:	4b0f      	ldr	r3, [pc, #60]	; (8007508 <SX1276Reset+0x64>)
 80074ca:	6818      	ldr	r0, [r3, #0]
	const struct gpio_driver_data *const data =
 80074cc:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f013 0f01 	tst.w	r3, #1
 80074d4:	d111      	bne.n	80074fa <SX1276Reset+0x56>
 80074d6:	2300      	movs	r3, #0
	if (value != 0)	{
 80074d8:	b18b      	cbz	r3, 80074fe <SX1276Reset+0x5a>
	const struct gpio_driver_api *api =
 80074da:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 80074dc:	68db      	ldr	r3, [r3, #12]
 80074de:	2101      	movs	r1, #1
 80074e0:	4798      	blx	r3
 80074e2:	203c      	movs	r0, #60	; 0x3c
 80074e4:	2100      	movs	r1, #0
 80074e6:	f003 ff95 	bl	800b414 <z_impl_k_sleep>
}
 80074ea:	bd08      	pop	{r3, pc}
		value = (value != 0) ? 0 : 1;
 80074ec:	2300      	movs	r3, #0
 80074ee:	e7e2      	b.n	80074b6 <SX1276Reset+0x12>
	const struct gpio_driver_api *api =
 80074f0:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 80074f2:	691b      	ldr	r3, [r3, #16]
 80074f4:	2101      	movs	r1, #1
 80074f6:	4798      	blx	r3
 80074f8:	e7e2      	b.n	80074c0 <SX1276Reset+0x1c>
		value = (value != 0) ? 0 : 1;
 80074fa:	2301      	movs	r3, #1
 80074fc:	e7ec      	b.n	80074d8 <SX1276Reset+0x34>
	const struct gpio_driver_api *api =
 80074fe:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 8007500:	691b      	ldr	r3, [r3, #16]
 8007502:	2101      	movs	r1, #1
 8007504:	4798      	blx	r3
 8007506:	e7ec      	b.n	80074e2 <SX1276Reset+0x3e>
 8007508:	2000101c 	.word	0x2000101c

0800750c <SX1276IoIrqInit>:
{
 800750c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800750e:	b095      	sub	sp, #84	; 0x54
 8007510:	4605      	mov	r5, r0
	for (i = 0; i < SX127X_MAX_DIO; i++) {
 8007512:	2400      	movs	r4, #0
 8007514:	e04c      	b.n	80075b0 <SX1276IoIrqInit+0xa4>
			LOG_ERR("Cannot get pointer to %s device",
 8007516:	4b5a      	ldr	r3, [pc, #360]	; (8007680 <SX1276IoIrqInit+0x174>)
 8007518:	f853 3034 	ldr.w	r3, [r3, r4, lsl #3]
 800751c:	9302      	str	r3, [sp, #8]
 800751e:	4b59      	ldr	r3, [pc, #356]	; (8007684 <SX1276IoIrqInit+0x178>)
 8007520:	9301      	str	r3, [sp, #4]
 8007522:	9000      	str	r0, [sp, #0]
 8007524:	4603      	mov	r3, r0
 8007526:	2201      	movs	r2, #1
 8007528:	4957      	ldr	r1, [pc, #348]	; (8007688 <SX1276IoIrqInit+0x17c>)
 800752a:	f007 fbdb 	bl	800ece4 <z_log_msg2_runtime_create>
}
 800752e:	b015      	add	sp, #84	; 0x54
 8007530:	bdf0      	pop	{r4, r5, r6, r7, pc}
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 8007532:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 8007536:	f013 0f01 	tst.w	r3, #1
 800753a:	d06f      	beq.n	800761c <SX1276IoIrqInit+0x110>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 800753c:	2301      	movs	r3, #1
 800753e:	fa03 fc01 	lsl.w	ip, r3, r1
 8007542:	6833      	ldr	r3, [r6, #0]
 8007544:	ea43 030c 	orr.w	r3, r3, ip
 8007548:	6033      	str	r3, [r6, #0]
	return api->pin_configure(port, pin, flags);
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	4798      	blx	r3
		gpio_init_callback(&callbacks[i],
 800754e:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8007552:	4b4e      	ldr	r3, [pc, #312]	; (800768c <SX1276IoIrqInit+0x180>)
 8007554:	eb03 0181 	add.w	r1, r3, r1, lsl #2
				   BIT(sx127x_dios[i].pin));
 8007558:	4b49      	ldr	r3, [pc, #292]	; (8007680 <SX1276IoIrqInit+0x174>)
 800755a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800755e:	791e      	ldrb	r6, [r3, #4]
 8007560:	2301      	movs	r3, #1
 8007562:	40b3      	lsls	r3, r6
	callback->handler = handler;
 8007564:	4a4a      	ldr	r2, [pc, #296]	; (8007690 <SX1276IoIrqInit+0x184>)
 8007566:	604a      	str	r2, [r1, #4]
	callback->pin_mask = pin_mask;
 8007568:	608b      	str	r3, [r1, #8]
		if (gpio_add_callback(dev_data.dio_dev[i], &callbacks[i]) < 0) {
 800756a:	1d23      	adds	r3, r4, #4
 800756c:	4a49      	ldr	r2, [pc, #292]	; (8007694 <SX1276IoIrqInit+0x188>)
 800756e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007572:	6858      	ldr	r0, [r3, #4]
	const struct gpio_driver_api *api =
 8007574:	6883      	ldr	r3, [r0, #8]
	if (api->manage_callback == NULL) {
 8007576:	69db      	ldr	r3, [r3, #28]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d057      	beq.n	800762c <SX1276IoIrqInit+0x120>
	return api->manage_callback(port, callback, true);
 800757c:	2201      	movs	r2, #1
 800757e:	4798      	blx	r3
 8007580:	2800      	cmp	r0, #0
 8007582:	db56      	blt.n	8007632 <SX1276IoIrqInit+0x126>
		gpio_pin_interrupt_configure(dev_data.dio_dev[i],
 8007584:	1d23      	adds	r3, r4, #4
 8007586:	4a43      	ldr	r2, [pc, #268]	; (8007694 <SX1276IoIrqInit+0x188>)
 8007588:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800758c:	6858      	ldr	r0, [r3, #4]
	const struct gpio_driver_api *api =
 800758e:	6881      	ldr	r1, [r0, #8]
	const struct gpio_driver_data *const data =
 8007590:	6903      	ldr	r3, [r0, #16]
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	2301      	movs	r3, #1
 8007596:	40b3      	lsls	r3, r6
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
 8007598:	421a      	tst	r2, r3
 800759a:	d16d      	bne.n	8007678 <SX1276IoIrqInit+0x16c>
 800759c:	f44f 22b8 	mov.w	r2, #376832	; 0x5c000
	return api->pin_interrupt_configure(port, pin, mode, trig);
 80075a0:	698f      	ldr	r7, [r1, #24]
 80075a2:	f402 23c0 	and.w	r3, r2, #393216	; 0x60000
 80075a6:	f402 32a0 	and.w	r2, r2, #81920	; 0x14000
 80075aa:	4631      	mov	r1, r6
 80075ac:	47b8      	blx	r7
	for (i = 0; i < SX127X_MAX_DIO; i++) {
 80075ae:	3401      	adds	r4, #1
 80075b0:	2c03      	cmp	r4, #3
 80075b2:	d8bc      	bhi.n	800752e <SX1276IoIrqInit+0x22>
		if (!irqHandlers[i]) {
 80075b4:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d0f8      	beq.n	80075ae <SX1276IoIrqInit+0xa2>
		dev_data.dio_dev[i] = device_get_binding(sx127x_dios[i].port);
 80075bc:	4b30      	ldr	r3, [pc, #192]	; (8007680 <SX1276IoIrqInit+0x174>)
 80075be:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
 80075c2:	f002 fde7 	bl	800a194 <z_impl_device_get_binding>
 80075c6:	1d23      	adds	r3, r4, #4
 80075c8:	4a32      	ldr	r2, [pc, #200]	; (8007694 <SX1276IoIrqInit+0x188>)
 80075ca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80075ce:	6058      	str	r0, [r3, #4]
		if (dev_data.dio_dev[i] == NULL) {
 80075d0:	2800      	cmp	r0, #0
 80075d2:	d0a0      	beq.n	8007516 <SX1276IoIrqInit+0xa>
		k_work_init(&dev_data.dio_work[i], sx127x_dio_work_handle);
 80075d4:	4e2f      	ldr	r6, [pc, #188]	; (8007694 <SX1276IoIrqInit+0x188>)
 80075d6:	1ca0      	adds	r0, r4, #2
 80075d8:	eb06 1000 	add.w	r0, r6, r0, lsl #4
 80075dc:	492e      	ldr	r1, [pc, #184]	; (8007698 <SX1276IoIrqInit+0x18c>)
 80075de:	3004      	adds	r0, #4
 80075e0:	f007 ff94 	bl	800f50c <k_work_init>
		gpio_pin_configure(dev_data.dio_dev[i], sx127x_dios[i].pin,
 80075e4:	1d23      	adds	r3, r4, #4
 80075e6:	eb06 0683 	add.w	r6, r6, r3, lsl #2
 80075ea:	6870      	ldr	r0, [r6, #4]
 80075ec:	4b24      	ldr	r3, [pc, #144]	; (8007680 <SX1276IoIrqInit+0x174>)
 80075ee:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80075f2:	7919      	ldrb	r1, [r3, #4]
				   | sx127x_dios[i].flags);
 80075f4:	795b      	ldrb	r3, [r3, #5]
		gpio_pin_configure(dev_data.dio_dev[i], sx127x_dios[i].pin,
 80075f6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80075fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	const struct gpio_driver_api *api =
 80075fe:	6887      	ldr	r7, [r0, #8]
	struct gpio_driver_data *data =
 8007600:	6906      	ldr	r6, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
 8007602:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007606:	2a00      	cmp	r2, #0
 8007608:	d093      	beq.n	8007532 <SX1276IoIrqInit+0x26>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
 800760a:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 800760e:	d090      	beq.n	8007532 <SX1276IoIrqInit+0x26>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 8007610:	f013 0f01 	tst.w	r3, #1
 8007614:	d08d      	beq.n	8007532 <SX1276IoIrqInit+0x26>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 8007616:	f483 6340 	eor.w	r3, r3, #3072	; 0xc00
 800761a:	e78a      	b.n	8007532 <SX1276IoIrqInit+0x26>
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 800761c:	2301      	movs	r3, #1
 800761e:	fa03 fc01 	lsl.w	ip, r3, r1
 8007622:	6833      	ldr	r3, [r6, #0]
 8007624:	ea23 030c 	bic.w	r3, r3, ip
 8007628:	6033      	str	r3, [r6, #0]
 800762a:	e78e      	b.n	800754a <SX1276IoIrqInit+0x3e>
		return -ENOTSUP;
 800762c:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8007630:	e7a6      	b.n	8007580 <SX1276IoIrqInit+0x74>
			LOG_ERR("Could not set gpio callback.");
 8007632:	2201      	movs	r2, #1
 8007634:	f8ad 2018 	strh.w	r2, [sp, #24]
 8007638:	4b18      	ldr	r3, [pc, #96]	; (800769c <SX1276IoIrqInit+0x190>)
 800763a:	9312      	str	r3, [sp, #72]	; 0x48
 800763c:	2300      	movs	r3, #0
 800763e:	9305      	str	r3, [sp, #20]
 8007640:	2102      	movs	r1, #2
 8007642:	f88d 1014 	strb.w	r1, [sp, #20]
 8007646:	9905      	ldr	r1, [sp, #20]
 8007648:	9111      	str	r1, [sp, #68]	; 0x44
 800764a:	4619      	mov	r1, r3
 800764c:	f363 0100 	bfi	r1, r3, #0, #1
 8007650:	f363 0141 	bfi	r1, r3, #1, #1
 8007654:	f363 0182 	bfi	r1, r3, #2, #1
 8007658:	f363 01c5 	bfi	r1, r3, #3, #3
 800765c:	f362 1188 	bfi	r1, r2, #6, #3
 8007660:	2208      	movs	r2, #8
 8007662:	f362 2152 	bfi	r1, r2, #9, #10
 8007666:	f363 41de 	bfi	r1, r3, #19, #12
 800766a:	f363 71df 	bfi	r1, r3, #31, #1
 800766e:	aa11      	add	r2, sp, #68	; 0x44
 8007670:	4805      	ldr	r0, [pc, #20]	; (8007688 <SX1276IoIrqInit+0x17c>)
 8007672:	f006 fcca 	bl	800e00a <z_impl_z_log_msg2_static_create>
			return;
 8007676:	e75a      	b.n	800752e <SX1276IoIrqInit+0x22>
		flags ^= (GPIO_INT_LOW_0 | GPIO_INT_HIGH_1);
 8007678:	f44f 3270 	mov.w	r2, #245760	; 0x3c000
 800767c:	e790      	b.n	80075a0 <SX1276IoIrqInit+0x94>
 800767e:	bf00      	nop
 8007680:	08011838 	.word	0x08011838
 8007684:	080115dc 	.word	0x080115dc
 8007688:	0801073c 	.word	0x0801073c
 800768c:	20000fec 	.word	0x20000fec
 8007690:	08007455 	.word	0x08007455
 8007694:	2000101c 	.word	0x2000101c
 8007698:	080073e5 	.word	0x080073e5
 800769c:	08011698 	.word	0x08011698

080076a0 <SX1276ReadBuffer>:
		LOG_ERR("Unable to write address: 0x%x", addr);
	}
}

void SX127xReadBuffer(uint32_t addr, uint8_t *buffer, uint8_t size)
{
 80076a0:	b510      	push	{r4, lr}
 80076a2:	b090      	sub	sp, #64	; 0x40
 80076a4:	4604      	mov	r4, r0
	int ret;

	ret = sx127x_read(addr, buffer, size);
 80076a6:	b2c0      	uxtb	r0, r0
 80076a8:	f007 fb2e 	bl	800ed08 <sx127x_read>
	if (ret < 0) {
 80076ac:	2800      	cmp	r0, #0
 80076ae:	db01      	blt.n	80076b4 <SX1276ReadBuffer+0x14>
		LOG_ERR("Unable to read address: 0x%x", addr);
	}
}
 80076b0:	b010      	add	sp, #64	; 0x40
 80076b2:	bd10      	pop	{r4, pc}
		LOG_ERR("Unable to read address: 0x%x", addr);
 80076b4:	2201      	movs	r2, #1
 80076b6:	f8ad 2008 	strh.w	r2, [sp, #8]
 80076ba:	4b10      	ldr	r3, [pc, #64]	; (80076fc <SX1276ReadBuffer+0x5c>)
 80076bc:	930e      	str	r3, [sp, #56]	; 0x38
 80076be:	940f      	str	r4, [sp, #60]	; 0x3c
 80076c0:	2300      	movs	r3, #0
 80076c2:	9301      	str	r3, [sp, #4]
 80076c4:	2103      	movs	r1, #3
 80076c6:	f88d 1004 	strb.w	r1, [sp, #4]
 80076ca:	9901      	ldr	r1, [sp, #4]
 80076cc:	910d      	str	r1, [sp, #52]	; 0x34
 80076ce:	4619      	mov	r1, r3
 80076d0:	f363 0100 	bfi	r1, r3, #0, #1
 80076d4:	f363 0141 	bfi	r1, r3, #1, #1
 80076d8:	f363 0182 	bfi	r1, r3, #2, #1
 80076dc:	f363 01c5 	bfi	r1, r3, #3, #3
 80076e0:	f362 1188 	bfi	r1, r2, #6, #3
 80076e4:	220c      	movs	r2, #12
 80076e6:	f362 2152 	bfi	r1, r2, #9, #10
 80076ea:	f363 41de 	bfi	r1, r3, #19, #12
 80076ee:	f363 71df 	bfi	r1, r3, #31, #1
 80076f2:	aa0d      	add	r2, sp, #52	; 0x34
 80076f4:	4802      	ldr	r0, [pc, #8]	; (8007700 <SX1276ReadBuffer+0x60>)
 80076f6:	f006 fc88 	bl	800e00a <z_impl_z_log_msg2_static_create>
}
 80076fa:	e7d9      	b.n	80076b0 <SX1276ReadBuffer+0x10>
 80076fc:	080116b8 	.word	0x080116b8
 8007700:	0801073c 	.word	0x0801073c

08007704 <sx127x_lora_init>:

	return 0;
}

static int sx127x_lora_init(const struct device *dev)
{
 8007704:	b530      	push	{r4, r5, lr}
 8007706:	b0a7      	sub	sp, #156	; 0x9c
 8007708:	4604      	mov	r4, r0
 800770a:	4882      	ldr	r0, [pc, #520]	; (8007914 <sx127x_lora_init+0x210>)
 800770c:	f002 fd42 	bl	800a194 <z_impl_device_get_binding>
	static struct spi_cs_control spi_cs;
#endif
	int ret;
	uint8_t regval;

	dev_data.spi = device_get_binding(DT_INST_BUS_LABEL(0));
 8007710:	4b81      	ldr	r3, [pc, #516]	; (8007918 <sx127x_lora_init+0x214>)
 8007712:	6058      	str	r0, [r3, #4]
	if (!dev_data.spi) {
 8007714:	b300      	cbz	r0, 8007758 <sx127x_lora_init+0x54>
		LOG_ERR("Cannot get pointer to %s device",
			DT_INST_BUS_LABEL(0));
		return -EINVAL;
	}

	dev_data.spi_cfg.operation = SPI_WORD_SET(8) | SPI_TRANSFER_MSB;
 8007716:	4b80      	ldr	r3, [pc, #512]	; (8007918 <sx127x_lora_init+0x214>)
 8007718:	f44f 7280 	mov.w	r2, #256	; 0x100
 800771c:	819a      	strh	r2, [r3, #12]
	dev_data.spi_cfg.frequency = DT_INST_PROP(0, spi_max_frequency);
 800771e:	4a7f      	ldr	r2, [pc, #508]	; (800791c <sx127x_lora_init+0x218>)
 8007720:	609a      	str	r2, [r3, #8]
	dev_data.spi_cfg.slave = DT_INST_REG_ADDR(0);
 8007722:	2200      	movs	r2, #0
 8007724:	81da      	strh	r2, [r3, #14]
 8007726:	487e      	ldr	r0, [pc, #504]	; (8007920 <sx127x_lora_init+0x21c>)
 8007728:	f002 fd34 	bl	800a194 <z_impl_device_get_binding>

#if DT_INST_SPI_DEV_HAS_CS_GPIOS(0)
	spi_cs.gpio_dev = device_get_binding(DT_INST_SPI_DEV_CS_GPIOS_LABEL(0));
 800772c:	4b7d      	ldr	r3, [pc, #500]	; (8007924 <sx127x_lora_init+0x220>)
 800772e:	6018      	str	r0, [r3, #0]
	if (!spi_cs.gpio_dev) {
 8007730:	b1f8      	cbz	r0, 8007772 <sx127x_lora_init+0x6e>
		LOG_ERR("Cannot get pointer to %s device",
			DT_INST_SPI_DEV_CS_GPIOS_LABEL(0));
		return -EIO;
	}

	spi_cs.gpio_pin = GPIO_CS_PIN;
 8007732:	4b7c      	ldr	r3, [pc, #496]	; (8007924 <sx127x_lora_init+0x220>)
 8007734:	2206      	movs	r2, #6
 8007736:	711a      	strb	r2, [r3, #4]
	spi_cs.gpio_dt_flags = GPIO_CS_FLAGS;
 8007738:	2201      	movs	r2, #1
 800773a:	715a      	strb	r2, [r3, #5]
	spi_cs.delay = 0U;
 800773c:	2200      	movs	r2, #0
 800773e:	609a      	str	r2, [r3, #8]

	dev_data.spi_cfg.cs = &spi_cs;
 8007740:	4875      	ldr	r0, [pc, #468]	; (8007918 <sx127x_lora_init+0x214>)
 8007742:	6103      	str	r3, [r0, #16]
	if (ret) {
		return ret;
	}

	/* Setup Reset gpio and perform soft reset */
	ret = sx12xx_configure_pin(reset, GPIO_OUTPUT_ACTIVE);
 8007744:	f641 2307 	movw	r3, #6663	; 0x1a07
 8007748:	4975      	ldr	r1, [pc, #468]	; (8007920 <sx127x_lora_init+0x21c>)
 800774a:	f7ff fba1 	bl	8006e90 <__sx12xx_configure_pin>
	if (ret) {
 800774e:	4605      	mov	r5, r0
 8007750:	b1e0      	cbz	r0, 800778c <sx127x_lora_init+0x88>
		LOG_ERR("Failed to initialize SX12xx common");
		return ret;
	}

	return 0;
}
 8007752:	4628      	mov	r0, r5
 8007754:	b027      	add	sp, #156	; 0x9c
 8007756:	bd30      	pop	{r4, r5, pc}
		LOG_ERR("Cannot get pointer to %s device",
 8007758:	4b6e      	ldr	r3, [pc, #440]	; (8007914 <sx127x_lora_init+0x210>)
 800775a:	9302      	str	r3, [sp, #8]
 800775c:	4b72      	ldr	r3, [pc, #456]	; (8007928 <sx127x_lora_init+0x224>)
 800775e:	9301      	str	r3, [sp, #4]
 8007760:	9000      	str	r0, [sp, #0]
 8007762:	4603      	mov	r3, r0
 8007764:	2201      	movs	r2, #1
 8007766:	4971      	ldr	r1, [pc, #452]	; (800792c <sx127x_lora_init+0x228>)
 8007768:	f007 fabc 	bl	800ece4 <z_log_msg2_runtime_create>
		return -EINVAL;
 800776c:	f06f 0515 	mvn.w	r5, #21
 8007770:	e7ef      	b.n	8007752 <sx127x_lora_init+0x4e>
		LOG_ERR("Cannot get pointer to %s device",
 8007772:	4b6b      	ldr	r3, [pc, #428]	; (8007920 <sx127x_lora_init+0x21c>)
 8007774:	9302      	str	r3, [sp, #8]
 8007776:	4b6c      	ldr	r3, [pc, #432]	; (8007928 <sx127x_lora_init+0x224>)
 8007778:	9301      	str	r3, [sp, #4]
 800777a:	9000      	str	r0, [sp, #0]
 800777c:	4603      	mov	r3, r0
 800777e:	2201      	movs	r2, #1
 8007780:	496a      	ldr	r1, [pc, #424]	; (800792c <sx127x_lora_init+0x228>)
 8007782:	f007 faaf 	bl	800ece4 <z_log_msg2_runtime_create>
		return -EIO;
 8007786:	f06f 0504 	mvn.w	r5, #4
 800778a:	e7e2      	b.n	8007752 <sx127x_lora_init+0x4e>
 800778c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007790:	2100      	movs	r1, #0
 8007792:	f003 fe3f 	bl	800b414 <z_impl_k_sleep>
	gpio_pin_set(dev_data.reset, GPIO_RESET_PIN, 0);
 8007796:	4b60      	ldr	r3, [pc, #384]	; (8007918 <sx127x_lora_init+0x214>)
 8007798:	6818      	ldr	r0, [r3, #0]
	const struct gpio_driver_data *const data =
 800779a:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f013 0f01 	tst.w	r3, #1
 80077a2:	d165      	bne.n	8007870 <sx127x_lora_init+0x16c>
 80077a4:	462b      	mov	r3, r5
	if (value != 0)	{
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d064      	beq.n	8007874 <sx127x_lora_init+0x170>
	const struct gpio_driver_api *api =
 80077aa:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 80077ac:	68db      	ldr	r3, [r3, #12]
 80077ae:	2101      	movs	r1, #1
 80077b0:	4798      	blx	r3
 80077b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80077b6:	2100      	movs	r1, #0
 80077b8:	f003 fe2c 	bl	800b414 <z_impl_k_sleep>
	ret = sx127x_read(REG_VERSION, &regval, 1);
 80077bc:	2201      	movs	r2, #1
 80077be:	f10d 0137 	add.w	r1, sp, #55	; 0x37
 80077c2:	2042      	movs	r0, #66	; 0x42
 80077c4:	f007 faa0 	bl	800ed08 <sx127x_read>
	if (ret < 0) {
 80077c8:	2800      	cmp	r0, #0
 80077ca:	db58      	blt.n	800787e <sx127x_lora_init+0x17a>
	LOG_INF("SX127x version 0x%02x found", regval);
 80077cc:	2301      	movs	r3, #1
 80077ce:	f8ad 3014 	strh.w	r3, [sp, #20]
 80077d2:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
 80077d6:	4a56      	ldr	r2, [pc, #344]	; (8007930 <sx127x_lora_init+0x22c>)
 80077d8:	9212      	str	r2, [sp, #72]	; 0x48
 80077da:	9313      	str	r3, [sp, #76]	; 0x4c
 80077dc:	2300      	movs	r3, #0
 80077de:	9304      	str	r3, [sp, #16]
 80077e0:	2203      	movs	r2, #3
 80077e2:	f88d 2010 	strb.w	r2, [sp, #16]
 80077e6:	9904      	ldr	r1, [sp, #16]
 80077e8:	9111      	str	r1, [sp, #68]	; 0x44
 80077ea:	4619      	mov	r1, r3
 80077ec:	f363 0100 	bfi	r1, r3, #0, #1
 80077f0:	f363 0141 	bfi	r1, r3, #1, #1
 80077f4:	f363 0182 	bfi	r1, r3, #2, #1
 80077f8:	f363 01c5 	bfi	r1, r3, #3, #3
 80077fc:	f362 1188 	bfi	r1, r2, #6, #3
 8007800:	220c      	movs	r2, #12
 8007802:	f362 2152 	bfi	r1, r2, #9, #10
 8007806:	f363 41de 	bfi	r1, r3, #19, #12
 800780a:	f363 71df 	bfi	r1, r3, #31, #1
 800780e:	aa11      	add	r2, sp, #68	; 0x44
 8007810:	4846      	ldr	r0, [pc, #280]	; (800792c <sx127x_lora_init+0x228>)
 8007812:	f006 fbfa 	bl	800e00a <z_impl_z_log_msg2_static_create>
	ret = sx127x_antenna_configure();
 8007816:	f007 fa63 	bl	800ece0 <sx127x_antenna_configure>
	if (ret < 0) {
 800781a:	2800      	cmp	r0, #0
 800781c:	db54      	blt.n	80078c8 <sx127x_lora_init+0x1c4>
	ret = sx12xx_init(dev);
 800781e:	4620      	mov	r0, r4
 8007820:	f7ff fdba 	bl	8007398 <sx12xx_init>
	if (ret < 0) {
 8007824:	1e04      	subs	r4, r0, #0
 8007826:	da94      	bge.n	8007752 <sx127x_lora_init+0x4e>
		LOG_ERR("Failed to initialize SX12xx common");
 8007828:	2201      	movs	r2, #1
 800782a:	f8ad 2014 	strh.w	r2, [sp, #20]
 800782e:	4b41      	ldr	r3, [pc, #260]	; (8007934 <sx127x_lora_init+0x230>)
 8007830:	9318      	str	r3, [sp, #96]	; 0x60
 8007832:	2300      	movs	r3, #0
 8007834:	9304      	str	r3, [sp, #16]
 8007836:	2102      	movs	r1, #2
 8007838:	f88d 1010 	strb.w	r1, [sp, #16]
 800783c:	9904      	ldr	r1, [sp, #16]
 800783e:	9117      	str	r1, [sp, #92]	; 0x5c
 8007840:	4619      	mov	r1, r3
 8007842:	f363 0100 	bfi	r1, r3, #0, #1
 8007846:	f363 0141 	bfi	r1, r3, #1, #1
 800784a:	f363 0182 	bfi	r1, r3, #2, #1
 800784e:	f363 01c5 	bfi	r1, r3, #3, #3
 8007852:	f362 1188 	bfi	r1, r2, #6, #3
 8007856:	2208      	movs	r2, #8
 8007858:	f362 2152 	bfi	r1, r2, #9, #10
 800785c:	f363 41de 	bfi	r1, r3, #19, #12
 8007860:	f363 71df 	bfi	r1, r3, #31, #1
 8007864:	aa17      	add	r2, sp, #92	; 0x5c
 8007866:	4831      	ldr	r0, [pc, #196]	; (800792c <sx127x_lora_init+0x228>)
 8007868:	f006 fbcf 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return ret;
 800786c:	4625      	mov	r5, r4
 800786e:	e770      	b.n	8007752 <sx127x_lora_init+0x4e>
		value = (value != 0) ? 0 : 1;
 8007870:	2301      	movs	r3, #1
 8007872:	e798      	b.n	80077a6 <sx127x_lora_init+0xa2>
	const struct gpio_driver_api *api =
 8007874:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 8007876:	691b      	ldr	r3, [r3, #16]
 8007878:	2101      	movs	r1, #1
 800787a:	4798      	blx	r3
 800787c:	e799      	b.n	80077b2 <sx127x_lora_init+0xae>
		LOG_ERR("Unable to read version info");
 800787e:	2201      	movs	r2, #1
 8007880:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007884:	4b2c      	ldr	r3, [pc, #176]	; (8007938 <sx127x_lora_init+0x234>)
 8007886:	9324      	str	r3, [sp, #144]	; 0x90
 8007888:	2300      	movs	r3, #0
 800788a:	9304      	str	r3, [sp, #16]
 800788c:	2102      	movs	r1, #2
 800788e:	f88d 1010 	strb.w	r1, [sp, #16]
 8007892:	9904      	ldr	r1, [sp, #16]
 8007894:	9123      	str	r1, [sp, #140]	; 0x8c
 8007896:	4619      	mov	r1, r3
 8007898:	f363 0100 	bfi	r1, r3, #0, #1
 800789c:	f363 0141 	bfi	r1, r3, #1, #1
 80078a0:	f363 0182 	bfi	r1, r3, #2, #1
 80078a4:	f363 01c5 	bfi	r1, r3, #3, #3
 80078a8:	f362 1188 	bfi	r1, r2, #6, #3
 80078ac:	2208      	movs	r2, #8
 80078ae:	f362 2152 	bfi	r1, r2, #9, #10
 80078b2:	f363 41de 	bfi	r1, r3, #19, #12
 80078b6:	f363 71df 	bfi	r1, r3, #31, #1
 80078ba:	aa23      	add	r2, sp, #140	; 0x8c
 80078bc:	481b      	ldr	r0, [pc, #108]	; (800792c <sx127x_lora_init+0x228>)
 80078be:	f006 fba4 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return -EIO;
 80078c2:	f06f 0504 	mvn.w	r5, #4
 80078c6:	e744      	b.n	8007752 <sx127x_lora_init+0x4e>
		LOG_ERR("Unable to configure antenna");
 80078c8:	2201      	movs	r2, #1
 80078ca:	f8ad 2014 	strh.w	r2, [sp, #20]
 80078ce:	4b1b      	ldr	r3, [pc, #108]	; (800793c <sx127x_lora_init+0x238>)
 80078d0:	931e      	str	r3, [sp, #120]	; 0x78
 80078d2:	2300      	movs	r3, #0
 80078d4:	9304      	str	r3, [sp, #16]
 80078d6:	2102      	movs	r1, #2
 80078d8:	f88d 1010 	strb.w	r1, [sp, #16]
 80078dc:	9904      	ldr	r1, [sp, #16]
 80078de:	911d      	str	r1, [sp, #116]	; 0x74
 80078e0:	4619      	mov	r1, r3
 80078e2:	f363 0100 	bfi	r1, r3, #0, #1
 80078e6:	f363 0141 	bfi	r1, r3, #1, #1
 80078ea:	f363 0182 	bfi	r1, r3, #2, #1
 80078ee:	f363 01c5 	bfi	r1, r3, #3, #3
 80078f2:	f362 1188 	bfi	r1, r2, #6, #3
 80078f6:	2208      	movs	r2, #8
 80078f8:	f362 2152 	bfi	r1, r2, #9, #10
 80078fc:	f363 41de 	bfi	r1, r3, #19, #12
 8007900:	f363 71df 	bfi	r1, r3, #31, #1
 8007904:	aa1d      	add	r2, sp, #116	; 0x74
 8007906:	4809      	ldr	r0, [pc, #36]	; (800792c <sx127x_lora_init+0x228>)
 8007908:	f006 fb7f 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return -EIO;
 800790c:	f06f 0504 	mvn.w	r5, #4
 8007910:	e71f      	b.n	8007752 <sx127x_lora_init+0x4e>
 8007912:	bf00      	nop
 8007914:	08011564 	.word	0x08011564
 8007918:	2000101c 	.word	0x2000101c
 800791c:	0007a120 	.word	0x0007a120
 8007920:	08011238 	.word	0x08011238
 8007924:	20001080 	.word	0x20001080
 8007928:	080115dc 	.word	0x080115dc
 800792c:	0801073c 	.word	0x0801073c
 8007930:	080116f4 	.word	0x080116f4
 8007934:	0801172c 	.word	0x0801172c
 8007938:	080116d8 	.word	0x080116d8
 800793c:	08011710 	.word	0x08011710

08007940 <SX1276WriteBuffer>:
{
 8007940:	b510      	push	{r4, lr}
 8007942:	b090      	sub	sp, #64	; 0x40
 8007944:	4604      	mov	r4, r0
	ret = sx127x_write(addr, buffer, size);
 8007946:	b2c0      	uxtb	r0, r0
 8007948:	f007 f9e5 	bl	800ed16 <sx127x_write>
	if (ret < 0) {
 800794c:	2800      	cmp	r0, #0
 800794e:	db01      	blt.n	8007954 <SX1276WriteBuffer+0x14>
}
 8007950:	b010      	add	sp, #64	; 0x40
 8007952:	bd10      	pop	{r4, pc}
		LOG_ERR("Unable to write address: 0x%x", addr);
 8007954:	2201      	movs	r2, #1
 8007956:	f8ad 2008 	strh.w	r2, [sp, #8]
 800795a:	4b10      	ldr	r3, [pc, #64]	; (800799c <SX1276WriteBuffer+0x5c>)
 800795c:	930e      	str	r3, [sp, #56]	; 0x38
 800795e:	940f      	str	r4, [sp, #60]	; 0x3c
 8007960:	2300      	movs	r3, #0
 8007962:	9301      	str	r3, [sp, #4]
 8007964:	2103      	movs	r1, #3
 8007966:	f88d 1004 	strb.w	r1, [sp, #4]
 800796a:	9901      	ldr	r1, [sp, #4]
 800796c:	910d      	str	r1, [sp, #52]	; 0x34
 800796e:	4619      	mov	r1, r3
 8007970:	f363 0100 	bfi	r1, r3, #0, #1
 8007974:	f363 0141 	bfi	r1, r3, #1, #1
 8007978:	f363 0182 	bfi	r1, r3, #2, #1
 800797c:	f363 01c5 	bfi	r1, r3, #3, #3
 8007980:	f362 1188 	bfi	r1, r2, #6, #3
 8007984:	220c      	movs	r2, #12
 8007986:	f362 2152 	bfi	r1, r2, #9, #10
 800798a:	f363 41de 	bfi	r1, r3, #19, #12
 800798e:	f363 71df 	bfi	r1, r3, #31, #1
 8007992:	aa0d      	add	r2, sp, #52	; 0x34
 8007994:	4802      	ldr	r0, [pc, #8]	; (80079a0 <SX1276WriteBuffer+0x60>)
 8007996:	f006 fb38 	bl	800e00a <z_impl_z_log_msg2_static_create>
}
 800799a:	e7d9      	b.n	8007950 <SX1276WriteBuffer+0x10>
 800799c:	08011750 	.word	0x08011750
 80079a0:	0801073c 	.word	0x0801073c

080079a4 <SX1276SetRfTxPower>:
{
 80079a4:	b530      	push	{r4, r5, lr}
 80079a6:	b09d      	sub	sp, #116	; 0x74
 80079a8:	4605      	mov	r5, r0
	uint8_t pa_config = 0;
 80079aa:	2300      	movs	r3, #0
 80079ac:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
	uint8_t pa_dac = 0;
 80079b0:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
	ret = sx127x_read(REG_PADAC, &pa_dac, 1);
 80079b4:	2201      	movs	r2, #1
 80079b6:	f10d 0126 	add.w	r1, sp, #38	; 0x26
 80079ba:	204d      	movs	r0, #77	; 0x4d
 80079bc:	f007 f9a4 	bl	800ed08 <sx127x_read>
	if (ret < 0) {
 80079c0:	2800      	cmp	r0, #0
 80079c2:	db2e      	blt.n	8007a22 <SX1276SetRfTxPower+0x7e>
	pa_dac &= ~SX127X_PADAC_20DBM_MASK;
 80079c4:	f89d 4026 	ldrb.w	r4, [sp, #38]	; 0x26
 80079c8:	f004 04f8 	and.w	r4, r4, #248	; 0xf8
 80079cc:	f88d 4026 	strb.w	r4, [sp, #38]	; 0x26
		power = clamp_int8(power, 2, 20);
 80079d0:	2214      	movs	r2, #20
 80079d2:	2102      	movs	r1, #2
 80079d4:	4628      	mov	r0, r5
 80079d6:	f007 f979 	bl	800eccc <clamp_int8>
		pa_config |= SX127X_PACONFIG_PASELECT_PABOOST;
 80079da:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
 80079de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079e2:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
		if (power > 17) {
 80079e6:	2811      	cmp	r0, #17
 80079e8:	dd3e      	ble.n	8007a68 <SX1276SetRfTxPower+0xc4>
			pa_dac |= SX127X_PADAC_20DBM_ON;
 80079ea:	f044 0407 	orr.w	r4, r4, #7
 80079ee:	f88d 4026 	strb.w	r4, [sp, #38]	; 0x26
			pa_config |= (power - 5) & SX127X_PACONFIG_OUTPUTPOWER_MASK;
 80079f2:	3805      	subs	r0, #5
 80079f4:	f000 000f 	and.w	r0, r0, #15
 80079f8:	4318      	orrs	r0, r3
 80079fa:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
	ret = sx127x_write(REG_PACONFIG, &pa_config, 1);
 80079fe:	2201      	movs	r2, #1
 8007a00:	f10d 0127 	add.w	r1, sp, #39	; 0x27
 8007a04:	2009      	movs	r0, #9
 8007a06:	f007 f986 	bl	800ed16 <sx127x_write>
	if (ret < 0) {
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	db37      	blt.n	8007a7e <SX1276SetRfTxPower+0xda>
	ret = sx127x_write(REG_PADAC, &pa_dac, 1);
 8007a0e:	2201      	movs	r2, #1
 8007a10:	f10d 0126 	add.w	r1, sp, #38	; 0x26
 8007a14:	204d      	movs	r0, #77	; 0x4d
 8007a16:	f007 f97e 	bl	800ed16 <sx127x_write>
	if (ret < 0) {
 8007a1a:	2800      	cmp	r0, #0
 8007a1c:	db52      	blt.n	8007ac4 <SX1276SetRfTxPower+0x120>
}
 8007a1e:	b01d      	add	sp, #116	; 0x74
 8007a20:	bd30      	pop	{r4, r5, pc}
		LOG_ERR("Unable to read PA dac");
 8007a22:	2201      	movs	r2, #1
 8007a24:	f8ad 2004 	strh.w	r2, [sp, #4]
 8007a28:	4b38      	ldr	r3, [pc, #224]	; (8007b0c <SX1276SetRfTxPower+0x168>)
 8007a2a:	931a      	str	r3, [sp, #104]	; 0x68
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	9300      	str	r3, [sp, #0]
 8007a30:	2102      	movs	r1, #2
 8007a32:	f88d 1000 	strb.w	r1, [sp]
 8007a36:	9900      	ldr	r1, [sp, #0]
 8007a38:	9119      	str	r1, [sp, #100]	; 0x64
 8007a3a:	4619      	mov	r1, r3
 8007a3c:	f363 0100 	bfi	r1, r3, #0, #1
 8007a40:	f363 0141 	bfi	r1, r3, #1, #1
 8007a44:	f363 0182 	bfi	r1, r3, #2, #1
 8007a48:	f363 01c5 	bfi	r1, r3, #3, #3
 8007a4c:	f362 1188 	bfi	r1, r2, #6, #3
 8007a50:	2208      	movs	r2, #8
 8007a52:	f362 2152 	bfi	r1, r2, #9, #10
 8007a56:	f363 41de 	bfi	r1, r3, #19, #12
 8007a5a:	f363 71df 	bfi	r1, r3, #31, #1
 8007a5e:	aa19      	add	r2, sp, #100	; 0x64
 8007a60:	482b      	ldr	r0, [pc, #172]	; (8007b10 <SX1276SetRfTxPower+0x16c>)
 8007a62:	f006 fad2 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return;
 8007a66:	e7da      	b.n	8007a1e <SX1276SetRfTxPower+0x7a>
			pa_dac |= SX127X_PADAC_20DBM_OFF;
 8007a68:	f044 0404 	orr.w	r4, r4, #4
 8007a6c:	f88d 4026 	strb.w	r4, [sp, #38]	; 0x26
			pa_config |= (power - 2) & SX127X_PACONFIG_OUTPUTPOWER_MASK;
 8007a70:	3802      	subs	r0, #2
 8007a72:	f000 000f 	and.w	r0, r0, #15
 8007a76:	4318      	orrs	r0, r3
 8007a78:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
 8007a7c:	e7bf      	b.n	80079fe <SX1276SetRfTxPower+0x5a>
		LOG_ERR("Unable to write PA config");
 8007a7e:	2201      	movs	r2, #1
 8007a80:	f8ad 2004 	strh.w	r2, [sp, #4]
 8007a84:	4b23      	ldr	r3, [pc, #140]	; (8007b14 <SX1276SetRfTxPower+0x170>)
 8007a86:	9314      	str	r3, [sp, #80]	; 0x50
 8007a88:	2300      	movs	r3, #0
 8007a8a:	9300      	str	r3, [sp, #0]
 8007a8c:	2102      	movs	r1, #2
 8007a8e:	f88d 1000 	strb.w	r1, [sp]
 8007a92:	9900      	ldr	r1, [sp, #0]
 8007a94:	9113      	str	r1, [sp, #76]	; 0x4c
 8007a96:	4619      	mov	r1, r3
 8007a98:	f363 0100 	bfi	r1, r3, #0, #1
 8007a9c:	f363 0141 	bfi	r1, r3, #1, #1
 8007aa0:	f363 0182 	bfi	r1, r3, #2, #1
 8007aa4:	f363 01c5 	bfi	r1, r3, #3, #3
 8007aa8:	f362 1188 	bfi	r1, r2, #6, #3
 8007aac:	2208      	movs	r2, #8
 8007aae:	f362 2152 	bfi	r1, r2, #9, #10
 8007ab2:	f363 41de 	bfi	r1, r3, #19, #12
 8007ab6:	f363 71df 	bfi	r1, r3, #31, #1
 8007aba:	aa13      	add	r2, sp, #76	; 0x4c
 8007abc:	4814      	ldr	r0, [pc, #80]	; (8007b10 <SX1276SetRfTxPower+0x16c>)
 8007abe:	f006 faa4 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return;
 8007ac2:	e7ac      	b.n	8007a1e <SX1276SetRfTxPower+0x7a>
		LOG_ERR("Unable to write PA dac");
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	f8ad 2004 	strh.w	r2, [sp, #4]
 8007aca:	4b13      	ldr	r3, [pc, #76]	; (8007b18 <SX1276SetRfTxPower+0x174>)
 8007acc:	930e      	str	r3, [sp, #56]	; 0x38
 8007ace:	2300      	movs	r3, #0
 8007ad0:	9300      	str	r3, [sp, #0]
 8007ad2:	2102      	movs	r1, #2
 8007ad4:	f88d 1000 	strb.w	r1, [sp]
 8007ad8:	9900      	ldr	r1, [sp, #0]
 8007ada:	910d      	str	r1, [sp, #52]	; 0x34
 8007adc:	4619      	mov	r1, r3
 8007ade:	f363 0100 	bfi	r1, r3, #0, #1
 8007ae2:	f363 0141 	bfi	r1, r3, #1, #1
 8007ae6:	f363 0182 	bfi	r1, r3, #2, #1
 8007aea:	f363 01c5 	bfi	r1, r3, #3, #3
 8007aee:	f362 1188 	bfi	r1, r2, #6, #3
 8007af2:	2208      	movs	r2, #8
 8007af4:	f362 2152 	bfi	r1, r2, #9, #10
 8007af8:	f363 41de 	bfi	r1, r3, #19, #12
 8007afc:	f363 71df 	bfi	r1, r3, #31, #1
 8007b00:	aa0d      	add	r2, sp, #52	; 0x34
 8007b02:	4803      	ldr	r0, [pc, #12]	; (8007b10 <SX1276SetRfTxPower+0x16c>)
 8007b04:	f006 fa81 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return;
 8007b08:	e789      	b.n	8007a1e <SX1276SetRfTxPower+0x7a>
 8007b0a:	bf00      	nop
 8007b0c:	08011770 	.word	0x08011770
 8007b10:	0801073c 	.word	0x0801073c
 8007b14:	08011788 	.word	0x08011788
 8007b18:	080117a4 	.word	0x080117a4

08007b1c <SX1276GetDio1PinState>:
{
 8007b1c:	b510      	push	{r4, lr}
 8007b1e:	b082      	sub	sp, #8
	if (gpio_pin_get(dev_data.dio_dev[1], sx127x_dios[1].pin) > 0) {
 8007b20:	4b0b      	ldr	r3, [pc, #44]	; (8007b50 <SX1276GetDio1PinState+0x34>)
 8007b22:	6998      	ldr	r0, [r3, #24]
	const struct gpio_driver_data *const data =
 8007b24:	6904      	ldr	r4, [r0, #16]
	const struct gpio_driver_api *api =
 8007b26:	6883      	ldr	r3, [r0, #8]
	return api->port_get_raw(port, value);
 8007b28:	685b      	ldr	r3, [r3, #4]
 8007b2a:	a901      	add	r1, sp, #4
 8007b2c:	4798      	blx	r3
	if (ret == 0) {
 8007b2e:	4603      	mov	r3, r0
 8007b30:	b918      	cbnz	r0, 8007b3a <SX1276GetDio1PinState+0x1e>
		*value ^= data->invert;
 8007b32:	6821      	ldr	r1, [r4, #0]
 8007b34:	9a01      	ldr	r2, [sp, #4]
 8007b36:	404a      	eors	r2, r1
 8007b38:	9201      	str	r2, [sp, #4]
	if (ret == 0) {
 8007b3a:	b913      	cbnz	r3, 8007b42 <SX1276GetDio1PinState+0x26>
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
 8007b3c:	9b01      	ldr	r3, [sp, #4]
 8007b3e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	dc02      	bgt.n	8007b4c <SX1276GetDio1PinState+0x30>
	return 0U;
 8007b46:	2000      	movs	r0, #0
}
 8007b48:	b002      	add	sp, #8
 8007b4a:	bd10      	pop	{r4, pc}
		return 1U;
 8007b4c:	2001      	movs	r0, #1
 8007b4e:	e7fb      	b.n	8007b48 <SX1276GetDio1PinState+0x2c>
 8007b50:	2000101c 	.word	0x2000101c

08007b54 <TimerInsertTimer>:
    CRITICAL_SECTION_END( );
}

static void TimerInsertTimer( TimerEvent_t *obj )
{
    TimerEvent_t* cur = TimerListHead;
 8007b54:	4b09      	ldr	r3, [pc, #36]	; (8007b7c <TimerInsertTimer+0x28>)
 8007b56:	681a      	ldr	r2, [r3, #0]
    TimerEvent_t* next = TimerListHead->Next;
 8007b58:	6953      	ldr	r3, [r2, #20]

    while( cur->Next != NULL )
 8007b5a:	e001      	b.n	8007b60 <TimerInsertTimer+0xc>
    {
        if( obj->Timestamp > next->Timestamp )
        {
            cur = next;
 8007b5c:	461a      	mov	r2, r3
            next = next->Next;
 8007b5e:	695b      	ldr	r3, [r3, #20]
    while( cur->Next != NULL )
 8007b60:	6951      	ldr	r1, [r2, #20]
 8007b62:	b139      	cbz	r1, 8007b74 <TimerInsertTimer+0x20>
        if( obj->Timestamp > next->Timestamp )
 8007b64:	6819      	ldr	r1, [r3, #0]
 8007b66:	f8d0 c000 	ldr.w	ip, [r0]
 8007b6a:	458c      	cmp	ip, r1
 8007b6c:	d8f6      	bhi.n	8007b5c <TimerInsertTimer+0x8>
        }
        else
        {
            cur->Next = obj;
 8007b6e:	6150      	str	r0, [r2, #20]
            obj->Next = next;
 8007b70:	6143      	str	r3, [r0, #20]
            return;
 8007b72:	4770      	bx	lr
        }
    }
    cur->Next = obj;
 8007b74:	6150      	str	r0, [r2, #20]
    obj->Next = NULL;
 8007b76:	2300      	movs	r3, #0
 8007b78:	6143      	str	r3, [r0, #20]
}
 8007b7a:	4770      	bx	lr
 8007b7c:	2000108c 	.word	0x2000108c

08007b80 <TimerExists>:
    CRITICAL_SECTION_END( );
}

static bool TimerExists( TimerEvent_t *obj )
{
    TimerEvent_t* cur = TimerListHead;
 8007b80:	4b05      	ldr	r3, [pc, #20]	; (8007b98 <TimerExists+0x18>)
 8007b82:	681b      	ldr	r3, [r3, #0]

    while( cur != NULL )
 8007b84:	e000      	b.n	8007b88 <TimerExists+0x8>
    {
        if( cur == obj )
        {
            return true;
        }
        cur = cur->Next;
 8007b86:	695b      	ldr	r3, [r3, #20]
    while( cur != NULL )
 8007b88:	b11b      	cbz	r3, 8007b92 <TimerExists+0x12>
        if( cur == obj )
 8007b8a:	4283      	cmp	r3, r0
 8007b8c:	d1fb      	bne.n	8007b86 <TimerExists+0x6>
            return true;
 8007b8e:	2001      	movs	r0, #1
    }
    return false;
}
 8007b90:	4770      	bx	lr
    return false;
 8007b92:	2000      	movs	r0, #0
 8007b94:	4770      	bx	lr
 8007b96:	bf00      	nop
 8007b98:	2000108c 	.word	0x2000108c

08007b9c <TimerInsertNewHeadTimer>:
{
 8007b9c:	b508      	push	{r3, lr}
    TimerEvent_t* cur = TimerListHead;
 8007b9e:	4b05      	ldr	r3, [pc, #20]	; (8007bb4 <TimerInsertNewHeadTimer+0x18>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
    if( cur != NULL )
 8007ba2:	b10b      	cbz	r3, 8007ba8 <TimerInsertNewHeadTimer+0xc>
        cur->IsNext2Expire = false;
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	725a      	strb	r2, [r3, #9]
    obj->Next = cur;
 8007ba8:	6143      	str	r3, [r0, #20]
    TimerListHead = obj;
 8007baa:	4b02      	ldr	r3, [pc, #8]	; (8007bb4 <TimerInsertNewHeadTimer+0x18>)
 8007bac:	6018      	str	r0, [r3, #0]
    TimerSetTimeout( TimerListHead );
 8007bae:	f007 f8c6 	bl	800ed3e <TimerSetTimeout>
}
 8007bb2:	bd08      	pop	{r3, pc}
 8007bb4:	2000108c 	.word	0x2000108c

08007bb8 <TimerStart>:
{
 8007bb8:	b510      	push	{r4, lr}
 8007bba:	b082      	sub	sp, #8
 8007bbc:	4604      	mov	r4, r0
    CRITICAL_SECTION_BEGIN( );
 8007bbe:	a801      	add	r0, sp, #4
 8007bc0:	f007 f867 	bl	800ec92 <BoardCriticalSectionBegin>
    if( ( obj == NULL ) || ( TimerExists( obj ) == true ) )
 8007bc4:	b1f4      	cbz	r4, 8007c04 <TimerStart+0x4c>
 8007bc6:	4620      	mov	r0, r4
 8007bc8:	f7ff ffda 	bl	8007b80 <TimerExists>
 8007bcc:	b9d0      	cbnz	r0, 8007c04 <TimerStart+0x4c>
    obj->Timestamp = obj->ReloadValue;
 8007bce:	6863      	ldr	r3, [r4, #4]
 8007bd0:	6023      	str	r3, [r4, #0]
    obj->IsStarted = true;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	7223      	strb	r3, [r4, #8]
    obj->IsNext2Expire = false;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	7263      	strb	r3, [r4, #9]
    if( TimerListHead == NULL )
 8007bda:	4b11      	ldr	r3, [pc, #68]	; (8007c20 <TimerStart+0x68>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	b1ab      	cbz	r3, 8007c0c <TimerStart+0x54>
        elapsedTime = RtcGetTimerElapsedTime( );
 8007be0:	f7ff f888 	bl	8006cf4 <RtcGetTimerElapsedTime>
        obj->Timestamp += elapsedTime;
 8007be4:	6823      	ldr	r3, [r4, #0]
 8007be6:	4418      	add	r0, r3
 8007be8:	6020      	str	r0, [r4, #0]
        if( obj->Timestamp < TimerListHead->Timestamp )
 8007bea:	4b0d      	ldr	r3, [pc, #52]	; (8007c20 <TimerStart+0x68>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4298      	cmp	r0, r3
 8007bf2:	d211      	bcs.n	8007c18 <TimerStart+0x60>
            TimerInsertNewHeadTimer( obj );
 8007bf4:	4620      	mov	r0, r4
 8007bf6:	f7ff ffd1 	bl	8007b9c <TimerInsertNewHeadTimer>
    CRITICAL_SECTION_END( );
 8007bfa:	a801      	add	r0, sp, #4
 8007bfc:	f007 f853 	bl	800eca6 <BoardCriticalSectionEnd>
}
 8007c00:	b002      	add	sp, #8
 8007c02:	bd10      	pop	{r4, pc}
        CRITICAL_SECTION_END( );
 8007c04:	a801      	add	r0, sp, #4
 8007c06:	f007 f84e 	bl	800eca6 <BoardCriticalSectionEnd>
        return;
 8007c0a:	e7f9      	b.n	8007c00 <TimerStart+0x48>
        RtcSetTimerContext( );
 8007c0c:	f7ff f89e 	bl	8006d4c <RtcSetTimerContext>
        TimerInsertNewHeadTimer( obj );
 8007c10:	4620      	mov	r0, r4
 8007c12:	f7ff ffc3 	bl	8007b9c <TimerInsertNewHeadTimer>
 8007c16:	e7f0      	b.n	8007bfa <TimerStart+0x42>
            TimerInsertTimer( obj );
 8007c18:	4620      	mov	r0, r4
 8007c1a:	f7ff ff9b 	bl	8007b54 <TimerInsertTimer>
 8007c1e:	e7ec      	b.n	8007bfa <TimerStart+0x42>
 8007c20:	2000108c 	.word	0x2000108c

08007c24 <TimerIrqHandler>:
{
 8007c24:	b570      	push	{r4, r5, r6, lr}
    uint32_t old =  RtcGetTimerContext( );
 8007c26:	f7ff f89d 	bl	8006d64 <RtcGetTimerContext>
 8007c2a:	4605      	mov	r5, r0
    uint32_t now =  RtcSetTimerContext( );
 8007c2c:	f7ff f88e 	bl	8006d4c <RtcSetTimerContext>
    uint32_t deltaContext = now - old; // intentional wrap around
 8007c30:	eba0 0c05 	sub.w	ip, r0, r5
    if( TimerListHead != NULL )
 8007c34:	4b1c      	ldr	r3, [pc, #112]	; (8007ca8 <TimerIrqHandler+0x84>)
 8007c36:	681e      	ldr	r6, [r3, #0]
 8007c38:	b16e      	cbz	r6, 8007c56 <TimerIrqHandler+0x32>
        for( cur = TimerListHead; cur->Next != NULL; cur = cur->Next )
 8007c3a:	4632      	mov	r2, r6
 8007c3c:	e002      	b.n	8007c44 <TimerIrqHandler+0x20>
                next->Timestamp = 0;
 8007c3e:	2100      	movs	r1, #0
 8007c40:	6019      	str	r1, [r3, #0]
        for( cur = TimerListHead; cur->Next != NULL; cur = cur->Next )
 8007c42:	6952      	ldr	r2, [r2, #20]
 8007c44:	6953      	ldr	r3, [r2, #20]
 8007c46:	b133      	cbz	r3, 8007c56 <TimerIrqHandler+0x32>
            if( next->Timestamp > deltaContext )
 8007c48:	6819      	ldr	r1, [r3, #0]
 8007c4a:	4561      	cmp	r1, ip
 8007c4c:	d9f7      	bls.n	8007c3e <TimerIrqHandler+0x1a>
                next->Timestamp -= deltaContext;
 8007c4e:	1a2c      	subs	r4, r5, r0
 8007c50:	4421      	add	r1, r4
 8007c52:	6019      	str	r1, [r3, #0]
 8007c54:	e7f5      	b.n	8007c42 <TimerIrqHandler+0x1e>
    if ( TimerListHead != NULL )
 8007c56:	b146      	cbz	r6, 8007c6a <TimerIrqHandler+0x46>
        TimerListHead = TimerListHead->Next;
 8007c58:	6972      	ldr	r2, [r6, #20]
 8007c5a:	4b13      	ldr	r3, [pc, #76]	; (8007ca8 <TimerIrqHandler+0x84>)
 8007c5c:	601a      	str	r2, [r3, #0]
        cur->IsStarted = false;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	7233      	strb	r3, [r6, #8]
        ExecuteCallBack( cur->Callback, cur->Context );
 8007c62:	68f3      	ldr	r3, [r6, #12]
 8007c64:	b1a3      	cbz	r3, 8007c90 <TimerIrqHandler+0x6c>
 8007c66:	6930      	ldr	r0, [r6, #16]
 8007c68:	4798      	blx	r3
    while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < RtcGetTimerElapsedTime( ) ) )
 8007c6a:	4b0f      	ldr	r3, [pc, #60]	; (8007ca8 <TimerIrqHandler+0x84>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	b18b      	cbz	r3, 8007c94 <TimerIrqHandler+0x70>
 8007c70:	681c      	ldr	r4, [r3, #0]
 8007c72:	f7ff f83f 	bl	8006cf4 <RtcGetTimerElapsedTime>
 8007c76:	4284      	cmp	r4, r0
 8007c78:	d20c      	bcs.n	8007c94 <TimerIrqHandler+0x70>
        cur = TimerListHead;
 8007c7a:	4a0b      	ldr	r2, [pc, #44]	; (8007ca8 <TimerIrqHandler+0x84>)
 8007c7c:	6813      	ldr	r3, [r2, #0]
        TimerListHead = TimerListHead->Next;
 8007c7e:	6959      	ldr	r1, [r3, #20]
 8007c80:	6011      	str	r1, [r2, #0]
        cur->IsStarted = false;
 8007c82:	2200      	movs	r2, #0
 8007c84:	721a      	strb	r2, [r3, #8]
        ExecuteCallBack( cur->Callback, cur->Context );
 8007c86:	68da      	ldr	r2, [r3, #12]
 8007c88:	b11a      	cbz	r2, 8007c92 <TimerIrqHandler+0x6e>
 8007c8a:	6918      	ldr	r0, [r3, #16]
 8007c8c:	4790      	blx	r2
 8007c8e:	e7ec      	b.n	8007c6a <TimerIrqHandler+0x46>
        ExecuteCallBack( cur->Callback, cur->Context );
 8007c90:	e7fe      	b.n	8007c90 <TimerIrqHandler+0x6c>
        ExecuteCallBack( cur->Callback, cur->Context );
 8007c92:	e7fe      	b.n	8007c92 <TimerIrqHandler+0x6e>
    if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 8007c94:	4b04      	ldr	r3, [pc, #16]	; (8007ca8 <TimerIrqHandler+0x84>)
 8007c96:	6818      	ldr	r0, [r3, #0]
 8007c98:	b108      	cbz	r0, 8007c9e <TimerIrqHandler+0x7a>
 8007c9a:	7a43      	ldrb	r3, [r0, #9]
 8007c9c:	b103      	cbz	r3, 8007ca0 <TimerIrqHandler+0x7c>
}
 8007c9e:	bd70      	pop	{r4, r5, r6, pc}
        TimerSetTimeout( TimerListHead );
 8007ca0:	f007 f84d 	bl	800ed3e <TimerSetTimeout>
}
 8007ca4:	e7fb      	b.n	8007c9e <TimerIrqHandler+0x7a>
 8007ca6:	bf00      	nop
 8007ca8:	2000108c 	.word	0x2000108c

08007cac <TimerStop>:
{
 8007cac:	b510      	push	{r4, lr}
 8007cae:	b082      	sub	sp, #8
 8007cb0:	4604      	mov	r4, r0
    CRITICAL_SECTION_BEGIN( );
 8007cb2:	a801      	add	r0, sp, #4
 8007cb4:	f006 ffed 	bl	800ec92 <BoardCriticalSectionBegin>
    TimerEvent_t* prev = TimerListHead;
 8007cb8:	4b1b      	ldr	r3, [pc, #108]	; (8007d28 <TimerStop+0x7c>)
 8007cba:	681a      	ldr	r2, [r3, #0]
    if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 8007cbc:	b15a      	cbz	r2, 8007cd6 <TimerStop+0x2a>
 8007cbe:	b154      	cbz	r4, 8007cd6 <TimerStop+0x2a>
    obj->IsStarted = false;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	7223      	strb	r3, [r4, #8]
    if( TimerListHead == obj ) // Stop the Head
 8007cc4:	42a2      	cmp	r2, r4
 8007cc6:	d00a      	beq.n	8007cde <TimerStop+0x32>
    TimerEvent_t* cur = TimerListHead;
 8007cc8:	4613      	mov	r3, r2
        while( cur != NULL )
 8007cca:	b32b      	cbz	r3, 8007d18 <TimerStop+0x6c>
            if( cur == obj )
 8007ccc:	42a3      	cmp	r3, r4
 8007cce:	d020      	beq.n	8007d12 <TimerStop+0x66>
                prev = cur;
 8007cd0:	461a      	mov	r2, r3
                cur = cur->Next;
 8007cd2:	695b      	ldr	r3, [r3, #20]
 8007cd4:	e7f9      	b.n	8007cca <TimerStop+0x1e>
        CRITICAL_SECTION_END( );
 8007cd6:	a801      	add	r0, sp, #4
 8007cd8:	f006 ffe5 	bl	800eca6 <BoardCriticalSectionEnd>
        return;
 8007cdc:	e01f      	b.n	8007d1e <TimerStop+0x72>
        if( TimerListHead->IsNext2Expire == true ) // The head is already running
 8007cde:	7a53      	ldrb	r3, [r2, #9]
 8007ce0:	b173      	cbz	r3, 8007d00 <TimerStop+0x54>
            TimerListHead->IsNext2Expire = false;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	7253      	strb	r3, [r2, #9]
            if( TimerListHead->Next != NULL )
 8007ce6:	6950      	ldr	r0, [r2, #20]
 8007ce8:	b120      	cbz	r0, 8007cf4 <TimerStop+0x48>
                TimerListHead = TimerListHead->Next;
 8007cea:	4b0f      	ldr	r3, [pc, #60]	; (8007d28 <TimerStop+0x7c>)
 8007cec:	6018      	str	r0, [r3, #0]
                TimerSetTimeout( TimerListHead );
 8007cee:	f007 f826 	bl	800ed3e <TimerSetTimeout>
 8007cf2:	e011      	b.n	8007d18 <TimerStop+0x6c>
                RtcStopAlarm( );
 8007cf4:	f7ff f80c 	bl	8006d10 <RtcStopAlarm>
                TimerListHead = NULL;
 8007cf8:	4b0b      	ldr	r3, [pc, #44]	; (8007d28 <TimerStop+0x7c>)
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	601a      	str	r2, [r3, #0]
 8007cfe:	e00b      	b.n	8007d18 <TimerStop+0x6c>
            if( TimerListHead->Next != NULL )
 8007d00:	6953      	ldr	r3, [r2, #20]
 8007d02:	b113      	cbz	r3, 8007d0a <TimerStop+0x5e>
                TimerListHead = TimerListHead->Next;
 8007d04:	4a08      	ldr	r2, [pc, #32]	; (8007d28 <TimerStop+0x7c>)
 8007d06:	6013      	str	r3, [r2, #0]
 8007d08:	e006      	b.n	8007d18 <TimerStop+0x6c>
                TimerListHead = NULL;
 8007d0a:	4b07      	ldr	r3, [pc, #28]	; (8007d28 <TimerStop+0x7c>)
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	601a      	str	r2, [r3, #0]
 8007d10:	e002      	b.n	8007d18 <TimerStop+0x6c>
                if( cur->Next != NULL )
 8007d12:	695b      	ldr	r3, [r3, #20]
 8007d14:	b12b      	cbz	r3, 8007d22 <TimerStop+0x76>
                    prev->Next = cur;
 8007d16:	6153      	str	r3, [r2, #20]
    CRITICAL_SECTION_END( );
 8007d18:	a801      	add	r0, sp, #4
 8007d1a:	f006 ffc4 	bl	800eca6 <BoardCriticalSectionEnd>
}
 8007d1e:	b002      	add	sp, #8
 8007d20:	bd10      	pop	{r4, pc}
                    prev->Next = cur;
 8007d22:	2300      	movs	r3, #0
 8007d24:	6153      	str	r3, [r2, #20]
 8007d26:	e7f7      	b.n	8007d18 <TimerStop+0x6c>
 8007d28:	2000108c 	.word	0x2000108c

08007d2c <SX1276ConvertFreqInHzToPllStep>:
    uint32_t stepsInt;
    uint32_t stepsFrac;

    // pllSteps = freqInHz / (SX1276_XTAL_FREQ / 2^19 )
    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    stepsInt = freqInHz / SX1276_PLL_STEP_SCALED;
 8007d2c:	4908      	ldr	r1, [pc, #32]	; (8007d50 <SX1276ConvertFreqInHzToPllStep+0x24>)
 8007d2e:	fba1 3200 	umull	r3, r2, r1, r0
 8007d32:	0b12      	lsrs	r2, r2, #12
    stepsFrac = freqInHz - ( stepsInt * SX1276_PLL_STEP_SCALED );
    
    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( stepsInt << SX1276_PLL_STEP_SHIFT_AMOUNT ) + 
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 8007d34:	f643 5309 	movw	r3, #15625	; 0x3d09
 8007d38:	fb03 0012 	mls	r0, r3, r2, r0
 8007d3c:	f641 6384 	movw	r3, #7812	; 0x1e84
 8007d40:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 8007d44:	fba1 1303 	umull	r1, r3, r1, r3
 8007d48:	0b1b      	lsrs	r3, r3, #12
             SX1276_PLL_STEP_SCALED );
}
 8007d4a:	eb03 2002 	add.w	r0, r3, r2, lsl #8
 8007d4e:	4770      	bx	lr
 8007d50:	431bde83 	.word	0x431bde83

08007d54 <GetFskBandwidthRegValue>:

static uint8_t GetFskBandwidthRegValue( uint32_t bw )
{
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8007d54:	2300      	movs	r3, #0
 8007d56:	e008      	b.n	8007d6a <GetFskBandwidthRegValue+0x16>
        {
            return FskBandwidths[i].RegValue;
        }
    }
    // ERROR: Value not found
    while( 1 );
 8007d58:	e7fe      	b.n	8007d58 <GetFskBandwidthRegValue+0x4>
            return FskBandwidths[i].RegValue;
 8007d5a:	4b11      	ldr	r3, [pc, #68]	; (8007da0 <GetFskBandwidthRegValue+0x4c>)
 8007d5c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8007d60:	7908      	ldrb	r0, [r1, #4]
}
 8007d62:	bc10      	pop	{r4}
 8007d64:	4770      	bx	lr
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8007d66:	3301      	adds	r3, #1
 8007d68:	b2db      	uxtb	r3, r3
 8007d6a:	2b14      	cmp	r3, #20
 8007d6c:	d817      	bhi.n	8007d9e <GetFskBandwidthRegValue+0x4a>
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 8007d6e:	4619      	mov	r1, r3
 8007d70:	4a0b      	ldr	r2, [pc, #44]	; (8007da0 <GetFskBandwidthRegValue+0x4c>)
 8007d72:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8007d76:	4282      	cmp	r2, r0
 8007d78:	d8f5      	bhi.n	8007d66 <GetFskBandwidthRegValue+0x12>
{
 8007d7a:	b410      	push	{r4}
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 8007d7c:	1c5a      	adds	r2, r3, #1
 8007d7e:	4c08      	ldr	r4, [pc, #32]	; (8007da0 <GetFskBandwidthRegValue+0x4c>)
 8007d80:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 8007d84:	4282      	cmp	r2, r0
 8007d86:	d8e8      	bhi.n	8007d5a <GetFskBandwidthRegValue+0x6>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8007d88:	3301      	adds	r3, #1
 8007d8a:	b2db      	uxtb	r3, r3
 8007d8c:	2b14      	cmp	r3, #20
 8007d8e:	d8e3      	bhi.n	8007d58 <GetFskBandwidthRegValue+0x4>
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 8007d90:	4619      	mov	r1, r3
 8007d92:	4a03      	ldr	r2, [pc, #12]	; (8007da0 <GetFskBandwidthRegValue+0x4c>)
 8007d94:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8007d98:	4282      	cmp	r2, r0
 8007d9a:	d8f5      	bhi.n	8007d88 <GetFskBandwidthRegValue+0x34>
 8007d9c:	e7ee      	b.n	8007d7c <GetFskBandwidthRegValue+0x28>
    while( 1 );
 8007d9e:	e7fe      	b.n	8007d9e <GetFskBandwidthRegValue+0x4a>
 8007da0:	08011870 	.word	0x08011870

08007da4 <SX1276GetLoRaBandwidthInHz>:

static uint32_t SX1276GetLoRaBandwidthInHz( uint32_t bw )
{
    uint32_t bandwidthInHz = 0;

    switch( bw )
 8007da4:	2801      	cmp	r0, #1
 8007da6:	d006      	beq.n	8007db6 <SX1276GetLoRaBandwidthInHz+0x12>
 8007da8:	2802      	cmp	r0, #2
 8007daa:	d006      	beq.n	8007dba <SX1276GetLoRaBandwidthInHz+0x16>
 8007dac:	b108      	cbz	r0, 8007db2 <SX1276GetLoRaBandwidthInHz+0xe>
 8007dae:	2000      	movs	r0, #0
        bandwidthInHz = 500000UL;
        break;
    }

    return bandwidthInHz;
}
 8007db0:	4770      	bx	lr
        bandwidthInHz = 125000UL;
 8007db2:	4803      	ldr	r0, [pc, #12]	; (8007dc0 <SX1276GetLoRaBandwidthInHz+0x1c>)
 8007db4:	4770      	bx	lr
        bandwidthInHz = 250000UL;
 8007db6:	4803      	ldr	r0, [pc, #12]	; (8007dc4 <SX1276GetLoRaBandwidthInHz+0x20>)
 8007db8:	4770      	bx	lr
        bandwidthInHz = 500000UL;
 8007dba:	4803      	ldr	r0, [pc, #12]	; (8007dc8 <SX1276GetLoRaBandwidthInHz+0x24>)
 8007dbc:	4770      	bx	lr
 8007dbe:	bf00      	nop
 8007dc0:	0001e848 	.word	0x0001e848
 8007dc4:	0003d090 	.word	0x0003d090
 8007dc8:	0007a120 	.word	0x0007a120

08007dcc <SX1276OnDio4Irq>:
    }
}

static void SX1276OnDio4Irq( void* context )
{
    switch( SX1276.Settings.Modem )
 8007dcc:	4b06      	ldr	r3, [pc, #24]	; (8007de8 <SX1276OnDio4Irq+0x1c>)
 8007dce:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8007dd2:	b93b      	cbnz	r3, 8007de4 <SX1276OnDio4Irq+0x18>
    {
    case MODEM_FSK:
        {
            if( SX1276.Settings.FskPacketHandler.PreambleDetected == false )
 8007dd4:	4b04      	ldr	r3, [pc, #16]	; (8007de8 <SX1276OnDio4Irq+0x1c>)
 8007dd6:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8007dda:	b91b      	cbnz	r3, 8007de4 <SX1276OnDio4Irq+0x18>
            {
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8007ddc:	4b02      	ldr	r3, [pc, #8]	; (8007de8 <SX1276OnDio4Irq+0x1c>)
 8007dde:	2201      	movs	r2, #1
 8007de0:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
    case MODEM_LORA:
        break;
    default:
        break;
    }
}
 8007de4:	4770      	bx	lr
 8007de6:	bf00      	nop
 8007de8:	200011c4 	.word	0x200011c4

08007dec <SX1276GetStatus>:
}
 8007dec:	4b01      	ldr	r3, [pc, #4]	; (8007df4 <SX1276GetStatus+0x8>)
 8007dee:	f893 00e0 	ldrb.w	r0, [r3, #224]	; 0xe0
 8007df2:	4770      	bx	lr
 8007df4:	200011c4 	.word	0x200011c4

08007df8 <SX1276SetChannel>:
{
 8007df8:	b538      	push	{r3, r4, r5, lr}
 8007dfa:	4605      	mov	r5, r0
    uint32_t freqInPllSteps = SX1276ConvertFreqInHzToPllStep( freq );
 8007dfc:	f7ff ff96 	bl	8007d2c <SX1276ConvertFreqInHzToPllStep>
 8007e00:	4604      	mov	r4, r0
    SX1276.Settings.Channel = freq;
 8007e02:	4b09      	ldr	r3, [pc, #36]	; (8007e28 <SX1276SetChannel+0x30>)
 8007e04:	f8c3 50e4 	str.w	r5, [r3, #228]	; 0xe4
    SX1276Write( REG_FRFMSB, ( uint8_t )( ( freqInPllSteps >> 16 ) & 0xFF ) );
 8007e08:	f3c0 4107 	ubfx	r1, r0, #16, #8
 8007e0c:	2006      	movs	r0, #6
 8007e0e:	f007 f88d 	bl	800ef2c <SX1276Write>
    SX1276Write( REG_FRFMID, ( uint8_t )( ( freqInPllSteps >> 8 ) & 0xFF ) );
 8007e12:	f3c4 2107 	ubfx	r1, r4, #8, #8
 8007e16:	2007      	movs	r0, #7
 8007e18:	f007 f888 	bl	800ef2c <SX1276Write>
    SX1276Write( REG_FRFLSB, ( uint8_t )( freqInPllSteps & 0xFF ) );
 8007e1c:	b2e1      	uxtb	r1, r4
 8007e1e:	2008      	movs	r0, #8
 8007e20:	f007 f884 	bl	800ef2c <SX1276Write>
}
 8007e24:	bd38      	pop	{r3, r4, r5, pc}
 8007e26:	bf00      	nop
 8007e28:	200011c4 	.word	0x200011c4

08007e2c <SX1276OnDio3Irq>:
{
 8007e2c:	b508      	push	{r3, lr}
    switch( SX1276.Settings.Modem )
 8007e2e:	4b14      	ldr	r3, [pc, #80]	; (8007e80 <SX1276OnDio3Irq+0x54>)
 8007e30:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	d000      	beq.n	8007e3a <SX1276OnDio3Irq+0xe>
}
 8007e38:	bd08      	pop	{r3, pc}
        if( ( SX1276Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 8007e3a:	2012      	movs	r0, #18
 8007e3c:	f007 f882 	bl	800ef44 <SX1276Read>
 8007e40:	f010 0f01 	tst.w	r0, #1
 8007e44:	d00d      	beq.n	8007e62 <SX1276OnDio3Irq+0x36>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 8007e46:	2105      	movs	r1, #5
 8007e48:	2012      	movs	r0, #18
 8007e4a:	f007 f86f 	bl	800ef2c <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8007e4e:	4b0d      	ldr	r3, [pc, #52]	; (8007e84 <SX1276OnDio3Irq+0x58>)
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d0f0      	beq.n	8007e38 <SX1276OnDio3Irq+0xc>
 8007e56:	699b      	ldr	r3, [r3, #24]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d0ed      	beq.n	8007e38 <SX1276OnDio3Irq+0xc>
                RadioEvents->CadDone( true );
 8007e5c:	2001      	movs	r0, #1
 8007e5e:	4798      	blx	r3
 8007e60:	e7ea      	b.n	8007e38 <SX1276OnDio3Irq+0xc>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 8007e62:	2104      	movs	r1, #4
 8007e64:	2012      	movs	r0, #18
 8007e66:	f007 f861 	bl	800ef2c <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8007e6a:	4b06      	ldr	r3, [pc, #24]	; (8007e84 <SX1276OnDio3Irq+0x58>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d0e2      	beq.n	8007e38 <SX1276OnDio3Irq+0xc>
 8007e72:	699b      	ldr	r3, [r3, #24]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d0df      	beq.n	8007e38 <SX1276OnDio3Irq+0xc>
                RadioEvents->CadDone( false );
 8007e78:	2000      	movs	r0, #0
 8007e7a:	4798      	blx	r3
}
 8007e7c:	e7dc      	b.n	8007e38 <SX1276OnDio3Irq+0xc>
 8007e7e:	bf00      	nop
 8007e80:	200011c4 	.word	0x200011c4
 8007e84:	20001090 	.word	0x20001090

08007e88 <SX1276OnDio2Irq>:
{
 8007e88:	b538      	push	{r3, r4, r5, lr}
    switch( SX1276.Settings.State )
 8007e8a:	4b3a      	ldr	r3, [pc, #232]	; (8007f74 <SX1276OnDio2Irq+0xec>)
 8007e8c:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d002      	beq.n	8007e9a <SX1276OnDio2Irq+0x12>
 8007e94:	2b02      	cmp	r3, #2
 8007e96:	d051      	beq.n	8007f3c <SX1276OnDio2Irq+0xb4>
}
 8007e98:	bd38      	pop	{r3, r4, r5, pc}
            switch( SX1276.Settings.Modem )
 8007e9a:	4b36      	ldr	r3, [pc, #216]	; (8007f74 <SX1276OnDio2Irq+0xec>)
 8007e9c:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8007ea0:	b1c3      	cbz	r3, 8007ed4 <SX1276OnDio2Irq+0x4c>
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	d1f8      	bne.n	8007e98 <SX1276OnDio2Irq+0x10>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8007ea6:	4b33      	ldr	r3, [pc, #204]	; (8007f74 <SX1276OnDio2Irq+0xec>)
 8007ea8:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d0f3      	beq.n	8007e98 <SX1276OnDio2Irq+0x10>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8007eb0:	2102      	movs	r1, #2
 8007eb2:	2012      	movs	r0, #18
 8007eb4:	f007 f83a 	bl	800ef2c <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8007eb8:	4b2f      	ldr	r3, [pc, #188]	; (8007f78 <SX1276OnDio2Irq+0xf0>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d0eb      	beq.n	8007e98 <SX1276OnDio2Irq+0x10>
 8007ec0:	695c      	ldr	r4, [r3, #20]
 8007ec2:	2c00      	cmp	r4, #0
 8007ec4:	d0e8      	beq.n	8007e98 <SX1276OnDio2Irq+0x10>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8007ec6:	201c      	movs	r0, #28
 8007ec8:	f007 f83c 	bl	800ef44 <SX1276Read>
 8007ecc:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8007ed0:	47a0      	blx	r4
 8007ed2:	e7e1      	b.n	8007e98 <SX1276OnDio2Irq+0x10>
                if( SX1276.DIO4.port == NULL )
 8007ed4:	4b27      	ldr	r3, [pc, #156]	; (8007f74 <SX1276OnDio2Irq+0xec>)
 8007ed6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007ed8:	b35b      	cbz	r3, 8007f32 <SX1276OnDio2Irq+0xaa>
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected != 0 ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == 0 ) )
 8007eda:	4b26      	ldr	r3, [pc, #152]	; (8007f74 <SX1276OnDio2Irq+0xec>)
 8007edc:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d0d9      	beq.n	8007e98 <SX1276OnDio2Irq+0x10>
 8007ee4:	4b23      	ldr	r3, [pc, #140]	; (8007f74 <SX1276OnDio2Irq+0xec>)
 8007ee6:	f893 310d 	ldrb.w	r3, [r3, #269]	; 0x10d
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d1d4      	bne.n	8007e98 <SX1276OnDio2Irq+0x10>
                    TimerStop( &RxTimeoutSyncWord );
 8007eee:	4823      	ldr	r0, [pc, #140]	; (8007f7c <SX1276OnDio2Irq+0xf4>)
 8007ef0:	f7ff fedc 	bl	8007cac <TimerStop>
                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;
 8007ef4:	4c1f      	ldr	r4, [pc, #124]	; (8007f74 <SX1276OnDio2Irq+0xec>)
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	f884 310d 	strb.w	r3, [r4, #269]	; 0x10d
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8007efc:	2011      	movs	r0, #17
 8007efe:	f007 f821 	bl	800ef44 <SX1276Read>
 8007f02:	0843      	lsrs	r3, r0, #1
 8007f04:	425b      	negs	r3, r3
 8007f06:	f884 310e 	strb.w	r3, [r4, #270]	; 0x10e
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8007f0a:	201b      	movs	r0, #27
 8007f0c:	f007 f81a 	bl	800ef44 <SX1276Read>
 8007f10:	0205      	lsls	r5, r0, #8
                                                                                                           ( uint16_t )SX1276Read( REG_AFCLSB ) );
 8007f12:	201c      	movs	r0, #28
 8007f14:	f007 f816 	bl	800ef44 <SX1276Read>
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8007f18:	4328      	orrs	r0, r5
 8007f1a:	f006 ff5a 	bl	800edd2 <SX1276ConvertPllStepToFreqInHz>
 8007f1e:	f8c4 0110 	str.w	r0, [r4, #272]	; 0x110
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 8007f22:	200c      	movs	r0, #12
 8007f24:	f007 f80e 	bl	800ef44 <SX1276Read>
 8007f28:	f3c0 1047 	ubfx	r0, r0, #5, #8
 8007f2c:	f884 0114 	strb.w	r0, [r4, #276]	; 0x114
 8007f30:	e7b2      	b.n	8007e98 <SX1276OnDio2Irq+0x10>
                    SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8007f32:	4b10      	ldr	r3, [pc, #64]	; (8007f74 <SX1276OnDio2Irq+0xec>)
 8007f34:	2201      	movs	r2, #1
 8007f36:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
 8007f3a:	e7ce      	b.n	8007eda <SX1276OnDio2Irq+0x52>
            switch( SX1276.Settings.Modem )
 8007f3c:	4b0d      	ldr	r3, [pc, #52]	; (8007f74 <SX1276OnDio2Irq+0xec>)
 8007f3e:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8007f42:	2b01      	cmp	r3, #1
 8007f44:	d1a8      	bne.n	8007e98 <SX1276OnDio2Irq+0x10>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8007f46:	4b0b      	ldr	r3, [pc, #44]	; (8007f74 <SX1276OnDio2Irq+0xec>)
 8007f48:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d0a3      	beq.n	8007e98 <SX1276OnDio2Irq+0x10>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8007f50:	2102      	movs	r1, #2
 8007f52:	2012      	movs	r0, #18
 8007f54:	f006 ffea 	bl	800ef2c <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8007f58:	4b07      	ldr	r3, [pc, #28]	; (8007f78 <SX1276OnDio2Irq+0xf0>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d09b      	beq.n	8007e98 <SX1276OnDio2Irq+0x10>
 8007f60:	695c      	ldr	r4, [r3, #20]
 8007f62:	2c00      	cmp	r4, #0
 8007f64:	d098      	beq.n	8007e98 <SX1276OnDio2Irq+0x10>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8007f66:	201c      	movs	r0, #28
 8007f68:	f006 ffec 	bl	800ef44 <SX1276Read>
 8007f6c:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8007f70:	47a0      	blx	r4
}
 8007f72:	e791      	b.n	8007e98 <SX1276OnDio2Irq+0x10>
 8007f74:	200011c4 	.word	0x200011c4
 8007f78:	20001090 	.word	0x20001090
 8007f7c:	20001094 	.word	0x20001094

08007f80 <SX1276OnDio1Irq>:
{
 8007f80:	b508      	push	{r3, lr}
    switch( SX1276.Settings.State )
 8007f82:	4b4b      	ldr	r3, [pc, #300]	; (80080b0 <SX1276OnDio1Irq+0x130>)
 8007f84:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d002      	beq.n	8007f92 <SX1276OnDio1Irq+0x12>
 8007f8c:	2b02      	cmp	r3, #2
 8007f8e:	d062      	beq.n	8008056 <SX1276OnDio1Irq+0xd6>
}
 8007f90:	bd08      	pop	{r3, pc}
            switch( SX1276.Settings.Modem )
 8007f92:	4b47      	ldr	r3, [pc, #284]	; (80080b0 <SX1276OnDio1Irq+0x130>)
 8007f94:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8007f98:	b1cb      	cbz	r3, 8007fce <SX1276OnDio1Irq+0x4e>
 8007f9a:	2b01      	cmp	r3, #1
 8007f9c:	d1f8      	bne.n	8007f90 <SX1276OnDio1Irq+0x10>
                if( SX1276GetDio1PinState( ) == 0 )
 8007f9e:	f7ff fdbd 	bl	8007b1c <SX1276GetDio1PinState>
 8007fa2:	2800      	cmp	r0, #0
 8007fa4:	d0f4      	beq.n	8007f90 <SX1276OnDio1Irq+0x10>
                TimerStop( &RxTimeoutTimer );
 8007fa6:	4843      	ldr	r0, [pc, #268]	; (80080b4 <SX1276OnDio1Irq+0x134>)
 8007fa8:	f7ff fe80 	bl	8007cac <TimerStop>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 8007fac:	2180      	movs	r1, #128	; 0x80
 8007fae:	2012      	movs	r0, #18
 8007fb0:	f006 ffbc 	bl	800ef2c <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 8007fb4:	4b3e      	ldr	r3, [pc, #248]	; (80080b0 <SX1276OnDio1Irq+0x130>)
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8007fbc:	4b3e      	ldr	r3, [pc, #248]	; (80080b8 <SX1276OnDio1Irq+0x138>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d0e5      	beq.n	8007f90 <SX1276OnDio1Irq+0x10>
 8007fc4:	68db      	ldr	r3, [r3, #12]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d0e2      	beq.n	8007f90 <SX1276OnDio1Irq+0x10>
                    RadioEvents->RxTimeout( );
 8007fca:	4798      	blx	r3
 8007fcc:	e7e0      	b.n	8007f90 <SX1276OnDio1Irq+0x10>
                if( SX1276GetDio1PinState( ) == 0 )
 8007fce:	f7ff fda5 	bl	8007b1c <SX1276GetDio1PinState>
 8007fd2:	2800      	cmp	r0, #0
 8007fd4:	d0dc      	beq.n	8007f90 <SX1276OnDio1Irq+0x10>
                TimerStop( &RxTimeoutSyncWord );
 8007fd6:	4839      	ldr	r0, [pc, #228]	; (80080bc <SX1276OnDio1Irq+0x13c>)
 8007fd8:	f7ff fe68 	bl	8007cac <TimerStop>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8007fdc:	4b34      	ldr	r3, [pc, #208]	; (80080b0 <SX1276OnDio1Irq+0x130>)
 8007fde:	f8b3 3116 	ldrh.w	r3, [r3, #278]	; 0x116
 8007fe2:	b95b      	cbnz	r3, 8007ffc <SX1276OnDio1Irq+0x7c>
 8007fe4:	4b32      	ldr	r3, [pc, #200]	; (80080b0 <SX1276OnDio1Irq+0x130>)
 8007fe6:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8007fea:	b93b      	cbnz	r3, 8007ffc <SX1276OnDio1Irq+0x7c>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8007fec:	4b30      	ldr	r3, [pc, #192]	; (80080b0 <SX1276OnDio1Irq+0x130>)
 8007fee:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 8007ff2:	b9eb      	cbnz	r3, 8008030 <SX1276OnDio1Irq+0xb0>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 8007ff4:	2101      	movs	r1, #1
 8007ff6:	4832      	ldr	r0, [pc, #200]	; (80080c0 <SX1276OnDio1Irq+0x140>)
 8007ff8:	f006 ff58 	bl	800eeac <SX1276ReadFifo>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 8007ffc:	4b2c      	ldr	r3, [pc, #176]	; (80080b0 <SX1276OnDio1Irq+0x130>)
 8007ffe:	f8b3 1116 	ldrh.w	r1, [r3, #278]	; 0x116
 8008002:	f8b3 2118 	ldrh.w	r2, [r3, #280]	; 0x118
 8008006:	1a88      	subs	r0, r1, r2
 8008008:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 800800c:	4298      	cmp	r0, r3
 800800e:	db16      	blt.n	800803e <SX1276OnDio1Irq+0xbe>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 8008010:	1e59      	subs	r1, r3, #1
 8008012:	b2c9      	uxtb	r1, r1
 8008014:	482b      	ldr	r0, [pc, #172]	; (80080c4 <SX1276OnDio1Irq+0x144>)
 8008016:	4410      	add	r0, r2
 8008018:	f006 ff48 	bl	800eeac <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.FifoThresh - 1;
 800801c:	4a24      	ldr	r2, [pc, #144]	; (80080b0 <SX1276OnDio1Irq+0x130>)
 800801e:	f892 311a 	ldrb.w	r3, [r2, #282]	; 0x11a
 8008022:	f8b2 1118 	ldrh.w	r1, [r2, #280]	; 0x118
 8008026:	440b      	add	r3, r1
 8008028:	3b01      	subs	r3, #1
 800802a:	f8a2 3118 	strh.w	r3, [r2, #280]	; 0x118
 800802e:	e7af      	b.n	8007f90 <SX1276OnDio1Irq+0x10>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8008030:	2032      	movs	r0, #50	; 0x32
 8008032:	f006 ff87 	bl	800ef44 <SX1276Read>
 8008036:	4b1e      	ldr	r3, [pc, #120]	; (80080b0 <SX1276OnDio1Irq+0x130>)
 8008038:	f8a3 0116 	strh.w	r0, [r3, #278]	; 0x116
 800803c:	e7de      	b.n	8007ffc <SX1276OnDio1Irq+0x7c>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 800803e:	1a89      	subs	r1, r1, r2
 8008040:	b2c9      	uxtb	r1, r1
 8008042:	4820      	ldr	r0, [pc, #128]	; (80080c4 <SX1276OnDio1Irq+0x144>)
 8008044:	4410      	add	r0, r2
 8008046:	f006 ff31 	bl	800eeac <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 800804a:	4b19      	ldr	r3, [pc, #100]	; (80080b0 <SX1276OnDio1Irq+0x130>)
 800804c:	f8b3 2116 	ldrh.w	r2, [r3, #278]	; 0x116
 8008050:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
 8008054:	e79c      	b.n	8007f90 <SX1276OnDio1Irq+0x10>
            switch( SX1276.Settings.Modem )
 8008056:	4b16      	ldr	r3, [pc, #88]	; (80080b0 <SX1276OnDio1Irq+0x130>)
 8008058:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 800805c:	2b00      	cmp	r3, #0
 800805e:	d197      	bne.n	8007f90 <SX1276OnDio1Irq+0x10>
                if( SX1276GetDio1PinState( ) == 1 )
 8008060:	f7ff fd5c 	bl	8007b1c <SX1276GetDio1PinState>
 8008064:	2801      	cmp	r0, #1
 8008066:	d093      	beq.n	8007f90 <SX1276OnDio1Irq+0x10>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 8008068:	4b11      	ldr	r3, [pc, #68]	; (80080b0 <SX1276OnDio1Irq+0x130>)
 800806a:	f8b3 0116 	ldrh.w	r0, [r3, #278]	; 0x116
 800806e:	f8b3 2118 	ldrh.w	r2, [r3, #280]	; 0x118
 8008072:	eba0 0c02 	sub.w	ip, r0, r2
 8008076:	f893 111b 	ldrb.w	r1, [r3, #283]	; 0x11b
 800807a:	458c      	cmp	ip, r1
 800807c:	dd0c      	ble.n	8008098 <SX1276OnDio1Irq+0x118>
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 800807e:	4811      	ldr	r0, [pc, #68]	; (80080c4 <SX1276OnDio1Irq+0x144>)
 8008080:	4410      	add	r0, r2
 8008082:	f006 ff1a 	bl	800eeba <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8008086:	4b0a      	ldr	r3, [pc, #40]	; (80080b0 <SX1276OnDio1Irq+0x130>)
 8008088:	f893 211b 	ldrb.w	r2, [r3, #283]	; 0x11b
 800808c:	f8b3 1118 	ldrh.w	r1, [r3, #280]	; 0x118
 8008090:	440a      	add	r2, r1
 8008092:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
 8008096:	e77b      	b.n	8007f90 <SX1276OnDio1Irq+0x10>
                    SX1276WriteFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8008098:	1a81      	subs	r1, r0, r2
 800809a:	b2c9      	uxtb	r1, r1
 800809c:	4809      	ldr	r0, [pc, #36]	; (80080c4 <SX1276OnDio1Irq+0x144>)
 800809e:	4410      	add	r0, r2
 80080a0:	f006 ff0b 	bl	800eeba <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 80080a4:	4b02      	ldr	r3, [pc, #8]	; (80080b0 <SX1276OnDio1Irq+0x130>)
 80080a6:	f8b3 2116 	ldrh.w	r2, [r3, #278]	; 0x116
 80080aa:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
}
 80080ae:	e76f      	b.n	8007f90 <SX1276OnDio1Irq+0x10>
 80080b0:	200011c4 	.word	0x200011c4
 80080b4:	200010ac 	.word	0x200010ac
 80080b8:	20001090 	.word	0x20001090
 80080bc:	20001094 	.word	0x20001094
 80080c0:	200012da 	.word	0x200012da
 80080c4:	200010c4 	.word	0x200010c4

080080c8 <SX1276OnDio0Irq>:
{
 80080c8:	b510      	push	{r4, lr}
 80080ca:	b082      	sub	sp, #8
    volatile uint8_t irqFlags = 0;
 80080cc:	2300      	movs	r3, #0
 80080ce:	f88d 3007 	strb.w	r3, [sp, #7]
    switch( SX1276.Settings.State )
 80080d2:	4bb1      	ldr	r3, [pc, #708]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 80080d4:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 80080d8:	2b01      	cmp	r3, #1
 80080da:	d004      	beq.n	80080e6 <SX1276OnDio0Irq+0x1e>
 80080dc:	2b02      	cmp	r3, #2
 80080de:	f000 813f 	beq.w	8008360 <SX1276OnDio0Irq+0x298>
}
 80080e2:	b002      	add	sp, #8
 80080e4:	bd10      	pop	{r4, pc}
            switch( SX1276.Settings.Modem )
 80080e6:	4bac      	ldr	r3, [pc, #688]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 80080e8:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80080ec:	b343      	cbz	r3, 8008140 <SX1276OnDio0Irq+0x78>
 80080ee:	2b01      	cmp	r3, #1
 80080f0:	d1f7      	bne.n	80080e2 <SX1276OnDio0Irq+0x1a>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 80080f2:	2140      	movs	r1, #64	; 0x40
 80080f4:	2012      	movs	r0, #18
 80080f6:	f006 ff19 	bl	800ef2c <SX1276Write>
                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 80080fa:	2012      	movs	r0, #18
 80080fc:	f006 ff22 	bl	800ef44 <SX1276Read>
 8008100:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 8008104:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008108:	f013 0f20 	tst.w	r3, #32
 800810c:	f000 80bd 	beq.w	800828a <SX1276OnDio0Irq+0x1c2>
                        SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 8008110:	2120      	movs	r1, #32
 8008112:	2012      	movs	r0, #18
 8008114:	f006 ff0a 	bl	800ef2c <SX1276Write>
                        if( SX1276.Settings.LoRa.RxContinuous == false )
 8008118:	4b9f      	ldr	r3, [pc, #636]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 800811a:	f893 3132 	ldrb.w	r3, [r3, #306]	; 0x132
 800811e:	b91b      	cbnz	r3, 8008128 <SX1276OnDio0Irq+0x60>
                            SX1276.Settings.State = RF_IDLE;
 8008120:	4b9d      	ldr	r3, [pc, #628]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 8008122:	2200      	movs	r2, #0
 8008124:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                        TimerStop( &RxTimeoutTimer );
 8008128:	489c      	ldr	r0, [pc, #624]	; (800839c <SX1276OnDio0Irq+0x2d4>)
 800812a:	f7ff fdbf 	bl	8007cac <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 800812e:	4b9c      	ldr	r3, [pc, #624]	; (80083a0 <SX1276OnDio0Irq+0x2d8>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d0d5      	beq.n	80080e2 <SX1276OnDio0Irq+0x1a>
 8008136:	691b      	ldr	r3, [r3, #16]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d0d2      	beq.n	80080e2 <SX1276OnDio0Irq+0x1a>
                            RadioEvents->RxError( );
 800813c:	4798      	blx	r3
 800813e:	e7d0      	b.n	80080e2 <SX1276OnDio0Irq+0x1a>
                if( SX1276.Settings.Fsk.CrcOn == true )
 8008140:	4b95      	ldr	r3, [pc, #596]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 8008142:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 8008146:	bb0b      	cbnz	r3, 800818c <SX1276OnDio0Irq+0xc4>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8008148:	4b93      	ldr	r3, [pc, #588]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 800814a:	f8b3 1116 	ldrh.w	r1, [r3, #278]	; 0x116
 800814e:	2900      	cmp	r1, #0
 8008150:	d15e      	bne.n	8008210 <SX1276OnDio0Irq+0x148>
 8008152:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8008156:	2b00      	cmp	r3, #0
 8008158:	d15a      	bne.n	8008210 <SX1276OnDio0Irq+0x148>
                    if( SX1276.Settings.Fsk.FixLen == false )
 800815a:	4b8f      	ldr	r3, [pc, #572]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 800815c:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 8008160:	2b00      	cmp	r3, #0
 8008162:	d14e      	bne.n	8008202 <SX1276OnDio0Irq+0x13a>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 8008164:	2101      	movs	r1, #1
 8008166:	488f      	ldr	r0, [pc, #572]	; (80083a4 <SX1276OnDio0Irq+0x2dc>)
 8008168:	f006 fea0 	bl	800eeac <SX1276ReadFifo>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 800816c:	4c8a      	ldr	r4, [pc, #552]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 800816e:	f8b4 3118 	ldrh.w	r3, [r4, #280]	; 0x118
 8008172:	f8b4 1116 	ldrh.w	r1, [r4, #278]	; 0x116
 8008176:	1ac9      	subs	r1, r1, r3
 8008178:	b2c9      	uxtb	r1, r1
 800817a:	488b      	ldr	r0, [pc, #556]	; (80083a8 <SX1276OnDio0Irq+0x2e0>)
 800817c:	4418      	add	r0, r3
 800817e:	f006 fe95 	bl	800eeac <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8008182:	f8b4 3116 	ldrh.w	r3, [r4, #278]	; 0x116
 8008186:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
 800818a:	e04e      	b.n	800822a <SX1276OnDio0Irq+0x162>
                    irqFlags = SX1276Read( REG_IRQFLAGS2 );
 800818c:	203f      	movs	r0, #63	; 0x3f
 800818e:	f006 fed9 	bl	800ef44 <SX1276Read>
 8008192:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 8008196:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800819a:	f013 0f02 	tst.w	r3, #2
 800819e:	d1d3      	bne.n	8008148 <SX1276OnDio0Irq+0x80>
                        SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80081a0:	210b      	movs	r1, #11
 80081a2:	203e      	movs	r0, #62	; 0x3e
 80081a4:	f006 fec2 	bl	800ef2c <SX1276Write>
                        SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 80081a8:	2110      	movs	r1, #16
 80081aa:	203f      	movs	r0, #63	; 0x3f
 80081ac:	f006 febe 	bl	800ef2c <SX1276Write>
                        TimerStop( &RxTimeoutTimer );
 80081b0:	487a      	ldr	r0, [pc, #488]	; (800839c <SX1276OnDio0Irq+0x2d4>)
 80081b2:	f7ff fd7b 	bl	8007cac <TimerStop>
                        if( SX1276.Settings.Fsk.RxContinuous == false )
 80081b6:	4b78      	ldr	r3, [pc, #480]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 80081b8:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 80081bc:	b9bb      	cbnz	r3, 80081ee <SX1276OnDio0Irq+0x126>
                            TimerStop( &RxTimeoutSyncWord );
 80081be:	487b      	ldr	r0, [pc, #492]	; (80083ac <SX1276OnDio0Irq+0x2e4>)
 80081c0:	f7ff fd74 	bl	8007cac <TimerStop>
                            SX1276.Settings.State = RF_IDLE;
 80081c4:	4b74      	ldr	r3, [pc, #464]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 80081c6:	2200      	movs	r2, #0
 80081c8:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 80081cc:	4b74      	ldr	r3, [pc, #464]	; (80083a0 <SX1276OnDio0Irq+0x2d8>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	b113      	cbz	r3, 80081d8 <SX1276OnDio0Irq+0x110>
 80081d2:	691b      	ldr	r3, [r3, #16]
 80081d4:	b103      	cbz	r3, 80081d8 <SX1276OnDio0Irq+0x110>
                            RadioEvents->RxError( );
 80081d6:	4798      	blx	r3
                        SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 80081d8:	4b6f      	ldr	r3, [pc, #444]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 80081da:	2200      	movs	r2, #0
 80081dc:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
                        SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 80081e0:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
                        SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80081e4:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
                        SX1276.Settings.FskPacketHandler.Size = 0;
 80081e8:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116
                        break;
 80081ec:	e779      	b.n	80080e2 <SX1276OnDio0Irq+0x1a>
                            SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80081ee:	200d      	movs	r0, #13
 80081f0:	f006 fea8 	bl	800ef44 <SX1276Read>
 80081f4:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80081f8:	b2c9      	uxtb	r1, r1
 80081fa:	200d      	movs	r0, #13
 80081fc:	f006 fe96 	bl	800ef2c <SX1276Write>
 8008200:	e7e4      	b.n	80081cc <SX1276OnDio0Irq+0x104>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8008202:	2032      	movs	r0, #50	; 0x32
 8008204:	f006 fe9e 	bl	800ef44 <SX1276Read>
 8008208:	4b63      	ldr	r3, [pc, #396]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 800820a:	f8a3 0116 	strh.w	r0, [r3, #278]	; 0x116
 800820e:	e7ad      	b.n	800816c <SX1276OnDio0Irq+0xa4>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8008210:	4c61      	ldr	r4, [pc, #388]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 8008212:	f8b4 3118 	ldrh.w	r3, [r4, #280]	; 0x118
 8008216:	1ac9      	subs	r1, r1, r3
 8008218:	b2c9      	uxtb	r1, r1
 800821a:	4863      	ldr	r0, [pc, #396]	; (80083a8 <SX1276OnDio0Irq+0x2e0>)
 800821c:	4418      	add	r0, r3
 800821e:	f006 fe45 	bl	800eeac <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8008222:	f8b4 3116 	ldrh.w	r3, [r4, #278]	; 0x116
 8008226:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
                TimerStop( &RxTimeoutTimer );
 800822a:	485c      	ldr	r0, [pc, #368]	; (800839c <SX1276OnDio0Irq+0x2d4>)
 800822c:	f7ff fd3e 	bl	8007cac <TimerStop>
                if( SX1276.Settings.Fsk.RxContinuous == false )
 8008230:	4b59      	ldr	r3, [pc, #356]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 8008232:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 8008236:	b9f3      	cbnz	r3, 8008276 <SX1276OnDio0Irq+0x1ae>
                    SX1276.Settings.State = RF_IDLE;
 8008238:	4b57      	ldr	r3, [pc, #348]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 800823a:	2200      	movs	r2, #0
 800823c:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                    TimerStop( &RxTimeoutSyncWord );
 8008240:	485a      	ldr	r0, [pc, #360]	; (80083ac <SX1276OnDio0Irq+0x2e4>)
 8008242:	f7ff fd33 	bl	8007cac <TimerStop>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8008246:	4b56      	ldr	r3, [pc, #344]	; (80083a0 <SX1276OnDio0Irq+0x2d8>)
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	b14b      	cbz	r3, 8008260 <SX1276OnDio0Irq+0x198>
 800824c:	689c      	ldr	r4, [r3, #8]
 800824e:	b13c      	cbz	r4, 8008260 <SX1276OnDio0Irq+0x198>
                    RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.FskPacketHandler.Size, SX1276.Settings.FskPacketHandler.RssiValue, 0 );
 8008250:	4951      	ldr	r1, [pc, #324]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 8008252:	2300      	movs	r3, #0
 8008254:	f991 210e 	ldrsb.w	r2, [r1, #270]	; 0x10e
 8008258:	f8b1 1116 	ldrh.w	r1, [r1, #278]	; 0x116
 800825c:	4852      	ldr	r0, [pc, #328]	; (80083a8 <SX1276OnDio0Irq+0x2e0>)
 800825e:	47a0      	blx	r4
                SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8008260:	4b4d      	ldr	r3, [pc, #308]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 8008262:	2200      	movs	r2, #0
 8008264:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
                SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8008268:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
                SX1276.Settings.FskPacketHandler.NbBytes = 0;
 800826c:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
                SX1276.Settings.FskPacketHandler.Size = 0;
 8008270:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116
                break;
 8008274:	e735      	b.n	80080e2 <SX1276OnDio0Irq+0x1a>
                    SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8008276:	200d      	movs	r0, #13
 8008278:	f006 fe64 	bl	800ef44 <SX1276Read>
 800827c:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8008280:	b2c9      	uxtb	r1, r1
 8008282:	200d      	movs	r0, #13
 8008284:	f006 fe52 	bl	800ef2c <SX1276Write>
 8008288:	e7dd      	b.n	8008246 <SX1276OnDio0Irq+0x17e>
                    SX1276.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1276Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 800828a:	2019      	movs	r0, #25
 800828c:	f006 fe5a 	bl	800ef44 <SX1276Read>
 8008290:	b243      	sxtb	r3, r0
 8008292:	3302      	adds	r3, #2
 8008294:	109b      	asrs	r3, r3, #2
 8008296:	4c40      	ldr	r4, [pc, #256]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 8008298:	f884 313c 	strb.w	r3, [r4, #316]	; 0x13c
                    int16_t rssi = SX1276Read( REG_LR_PKTRSSIVALUE );
 800829c:	201a      	movs	r0, #26
 800829e:	f006 fe51 	bl	800ef44 <SX1276Read>
 80082a2:	b203      	sxth	r3, r0
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue < 0 )
 80082a4:	f994 213c 	ldrsb.w	r2, [r4, #316]	; 0x13c
 80082a8:	2a00      	cmp	r2, #0
 80082aa:	db39      	blt.n	8008320 <SX1276OnDio0Irq+0x258>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80082ac:	4a3a      	ldr	r2, [pc, #232]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 80082ae:	f8d2 10e4 	ldr.w	r1, [r2, #228]	; 0xe4
 80082b2:	4a3f      	ldr	r2, [pc, #252]	; (80083b0 <SX1276OnDio0Irq+0x2e8>)
 80082b4:	4291      	cmp	r1, r2
 80082b6:	d94c      	bls.n	8008352 <SX1276OnDio0Irq+0x28a>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
 80082b8:	eb00 1023 	add.w	r0, r0, r3, asr #4
 80082bc:	389d      	subs	r0, #157	; 0x9d
 80082be:	4b36      	ldr	r3, [pc, #216]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 80082c0:	f8a3 013e 	strh.w	r0, [r3, #318]	; 0x13e
                    SX1276.Settings.LoRaPacketHandler.Size = SX1276Read( REG_LR_RXNBBYTES );
 80082c4:	2013      	movs	r0, #19
 80082c6:	f006 fe3d 	bl	800ef44 <SX1276Read>
 80082ca:	4c33      	ldr	r4, [pc, #204]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 80082cc:	f884 0140 	strb.w	r0, [r4, #320]	; 0x140
                    SX1276Write( REG_LR_FIFOADDRPTR, SX1276Read( REG_LR_FIFORXCURRENTADDR ) );
 80082d0:	2010      	movs	r0, #16
 80082d2:	f006 fe37 	bl	800ef44 <SX1276Read>
 80082d6:	4601      	mov	r1, r0
 80082d8:	200d      	movs	r0, #13
 80082da:	f006 fe27 	bl	800ef2c <SX1276Write>
                    SX1276ReadFifo( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size );
 80082de:	f894 1140 	ldrb.w	r1, [r4, #320]	; 0x140
 80082e2:	4831      	ldr	r0, [pc, #196]	; (80083a8 <SX1276OnDio0Irq+0x2e0>)
 80082e4:	f006 fde2 	bl	800eeac <SX1276ReadFifo>
                    if( SX1276.Settings.LoRa.RxContinuous == false )
 80082e8:	f894 3132 	ldrb.w	r3, [r4, #306]	; 0x132
 80082ec:	b913      	cbnz	r3, 80082f4 <SX1276OnDio0Irq+0x22c>
                        SX1276.Settings.State = RF_IDLE;
 80082ee:	2200      	movs	r2, #0
 80082f0:	f884 20e0 	strb.w	r2, [r4, #224]	; 0xe0
                    TimerStop( &RxTimeoutTimer );
 80082f4:	4829      	ldr	r0, [pc, #164]	; (800839c <SX1276OnDio0Irq+0x2d4>)
 80082f6:	f7ff fcd9 	bl	8007cac <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 80082fa:	4b29      	ldr	r3, [pc, #164]	; (80083a0 <SX1276OnDio0Irq+0x2d8>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	f43f aeef 	beq.w	80080e2 <SX1276OnDio0Irq+0x1a>
 8008304:	689c      	ldr	r4, [r3, #8]
 8008306:	2c00      	cmp	r4, #0
 8008308:	f43f aeeb 	beq.w	80080e2 <SX1276OnDio0Irq+0x1a>
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 800830c:	4922      	ldr	r1, [pc, #136]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 800830e:	f991 313c 	ldrsb.w	r3, [r1, #316]	; 0x13c
 8008312:	f9b1 213e 	ldrsh.w	r2, [r1, #318]	; 0x13e
 8008316:	f891 1140 	ldrb.w	r1, [r1, #320]	; 0x140
 800831a:	4823      	ldr	r0, [pc, #140]	; (80083a8 <SX1276OnDio0Irq+0x2e0>)
 800831c:	47a0      	blx	r4
 800831e:	e6e0      	b.n	80080e2 <SX1276OnDio0Irq+0x1a>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8008320:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 8008324:	4922      	ldr	r1, [pc, #136]	; (80083b0 <SX1276OnDio0Irq+0x2e8>)
 8008326:	428c      	cmp	r4, r1
 8008328:	d909      	bls.n	800833e <SX1276OnDio0Irq+0x276>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 800832a:	eb00 1323 	add.w	r3, r0, r3, asr #4
                                                                          SX1276.Settings.LoRaPacketHandler.SnrValue;
 800832e:	b292      	uxth	r2, r2
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 8008330:	fa12 f383 	uxtah	r3, r2, r3
 8008334:	3b9d      	subs	r3, #157	; 0x9d
 8008336:	4a18      	ldr	r2, [pc, #96]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 8008338:	f8a2 313e 	strh.w	r3, [r2, #318]	; 0x13e
 800833c:	e7c2      	b.n	80082c4 <SX1276OnDio0Irq+0x1fc>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 800833e:	eb00 1323 	add.w	r3, r0, r3, asr #4
                                                                          SX1276.Settings.LoRaPacketHandler.SnrValue;
 8008342:	b292      	uxth	r2, r2
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 8008344:	fa12 f383 	uxtah	r3, r2, r3
 8008348:	3ba4      	subs	r3, #164	; 0xa4
 800834a:	4a13      	ldr	r2, [pc, #76]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 800834c:	f8a2 313e 	strh.w	r3, [r2, #318]	; 0x13e
 8008350:	e7b8      	b.n	80082c4 <SX1276OnDio0Irq+0x1fc>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 8008352:	eb00 1023 	add.w	r0, r0, r3, asr #4
 8008356:	38a4      	subs	r0, #164	; 0xa4
 8008358:	4b0f      	ldr	r3, [pc, #60]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 800835a:	f8a3 013e 	strh.w	r0, [r3, #318]	; 0x13e
 800835e:	e7b1      	b.n	80082c4 <SX1276OnDio0Irq+0x1fc>
            TimerStop( &TxTimeoutTimer );
 8008360:	4814      	ldr	r0, [pc, #80]	; (80083b4 <SX1276OnDio0Irq+0x2ec>)
 8008362:	f7ff fca3 	bl	8007cac <TimerStop>
            switch( SX1276.Settings.Modem )
 8008366:	4b0c      	ldr	r3, [pc, #48]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 8008368:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 800836c:	2b01      	cmp	r3, #1
 800836e:	d00e      	beq.n	800838e <SX1276OnDio0Irq+0x2c6>
                SX1276.Settings.State = RF_IDLE;
 8008370:	4b09      	ldr	r3, [pc, #36]	; (8008398 <SX1276OnDio0Irq+0x2d0>)
 8008372:	2200      	movs	r2, #0
 8008374:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8008378:	4b09      	ldr	r3, [pc, #36]	; (80083a0 <SX1276OnDio0Irq+0x2d8>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	2b00      	cmp	r3, #0
 800837e:	f43f aeb0 	beq.w	80080e2 <SX1276OnDio0Irq+0x1a>
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	2b00      	cmp	r3, #0
 8008386:	f43f aeac 	beq.w	80080e2 <SX1276OnDio0Irq+0x1a>
                    RadioEvents->TxDone( );
 800838a:	4798      	blx	r3
}
 800838c:	e6a9      	b.n	80080e2 <SX1276OnDio0Irq+0x1a>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 800838e:	2108      	movs	r1, #8
 8008390:	2012      	movs	r0, #18
 8008392:	f006 fdcb 	bl	800ef2c <SX1276Write>
 8008396:	e7eb      	b.n	8008370 <SX1276OnDio0Irq+0x2a8>
 8008398:	200011c4 	.word	0x200011c4
 800839c:	200010ac 	.word	0x200010ac
 80083a0:	20001090 	.word	0x20001090
 80083a4:	200012da 	.word	0x200012da
 80083a8:	200010c4 	.word	0x200010c4
 80083ac:	20001094 	.word	0x20001094
 80083b0:	1f4add40 	.word	0x1f4add40
 80083b4:	20001308 	.word	0x20001308

080083b8 <RxChainCalibration>:
{
 80083b8:	b538      	push	{r3, r4, r5, lr}
    regPaConfigInitVal = SX1276Read( REG_PACONFIG );
 80083ba:	2009      	movs	r0, #9
 80083bc:	f006 fdc2 	bl	800ef44 <SX1276Read>
 80083c0:	4605      	mov	r5, r0
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 80083c2:	2006      	movs	r0, #6
 80083c4:	f006 fdbe 	bl	800ef44 <SX1276Read>
 80083c8:	0404      	lsls	r4, r0, #16
                                                    ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 80083ca:	2007      	movs	r0, #7
 80083cc:	f006 fdba 	bl	800ef44 <SX1276Read>
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 80083d0:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
                                                    ( ( uint32_t )SX1276Read( REG_FRFLSB ) ) ) );
 80083d4:	2008      	movs	r0, #8
 80083d6:	f006 fdb5 	bl	800ef44 <SX1276Read>
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 80083da:	4320      	orrs	r0, r4
 80083dc:	f006 fcf9 	bl	800edd2 <SX1276ConvertPllStepToFreqInHz>
 80083e0:	4604      	mov	r4, r0
    SX1276Write( REG_PACONFIG, 0x00 );
 80083e2:	2100      	movs	r1, #0
 80083e4:	2009      	movs	r0, #9
 80083e6:	f006 fda1 	bl	800ef2c <SX1276Write>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 80083ea:	203b      	movs	r0, #59	; 0x3b
 80083ec:	f006 fdaa 	bl	800ef44 <SX1276Read>
 80083f0:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80083f4:	b2c9      	uxtb	r1, r1
 80083f6:	203b      	movs	r0, #59	; 0x3b
 80083f8:	f006 fd98 	bl	800ef2c <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 80083fc:	203b      	movs	r0, #59	; 0x3b
 80083fe:	f006 fda1 	bl	800ef44 <SX1276Read>
 8008402:	f010 0f20 	tst.w	r0, #32
 8008406:	d1f9      	bne.n	80083fc <RxChainCalibration+0x44>
    SX1276SetChannel( 868000000 );
 8008408:	480c      	ldr	r0, [pc, #48]	; (800843c <RxChainCalibration+0x84>)
 800840a:	f7ff fcf5 	bl	8007df8 <SX1276SetChannel>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 800840e:	203b      	movs	r0, #59	; 0x3b
 8008410:	f006 fd98 	bl	800ef44 <SX1276Read>
 8008414:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8008418:	b2c9      	uxtb	r1, r1
 800841a:	203b      	movs	r0, #59	; 0x3b
 800841c:	f006 fd86 	bl	800ef2c <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8008420:	203b      	movs	r0, #59	; 0x3b
 8008422:	f006 fd8f 	bl	800ef44 <SX1276Read>
 8008426:	f010 0f20 	tst.w	r0, #32
 800842a:	d1f9      	bne.n	8008420 <RxChainCalibration+0x68>
    SX1276Write( REG_PACONFIG, regPaConfigInitVal );
 800842c:	4629      	mov	r1, r5
 800842e:	2009      	movs	r0, #9
 8008430:	f006 fd7c 	bl	800ef2c <SX1276Write>
    SX1276SetChannel( initialFreq );
 8008434:	4620      	mov	r0, r4
 8008436:	f7ff fcdf 	bl	8007df8 <SX1276SetChannel>
}
 800843a:	bd38      	pop	{r3, r4, r5, pc}
 800843c:	33bca100 	.word	0x33bca100

08008440 <SX1276SetSleep>:
{
 8008440:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 8008442:	480a      	ldr	r0, [pc, #40]	; (800846c <SX1276SetSleep+0x2c>)
 8008444:	f7ff fc32 	bl	8007cac <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8008448:	4809      	ldr	r0, [pc, #36]	; (8008470 <SX1276SetSleep+0x30>)
 800844a:	f7ff fc2f 	bl	8007cac <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 800844e:	4809      	ldr	r0, [pc, #36]	; (8008474 <SX1276SetSleep+0x34>)
 8008450:	f7ff fc2c 	bl	8007cac <TimerStop>
    SX1276SetOpMode( RF_OPMODE_SLEEP );
 8008454:	2000      	movs	r0, #0
 8008456:	f006 fd81 	bl	800ef5c <SX1276SetOpMode>
    SX1276SetBoardTcxo( false );
 800845a:	2000      	movs	r0, #0
 800845c:	f006 fc52 	bl	800ed04 <SX1276SetBoardTcxo>
    SX1276.Settings.State = RF_IDLE;
 8008460:	4b05      	ldr	r3, [pc, #20]	; (8008478 <SX1276SetSleep+0x38>)
 8008462:	2200      	movs	r2, #0
 8008464:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
}
 8008468:	bd08      	pop	{r3, pc}
 800846a:	bf00      	nop
 800846c:	200010ac 	.word	0x200010ac
 8008470:	20001308 	.word	0x20001308
 8008474:	20001094 	.word	0x20001094
 8008478:	200011c4 	.word	0x200011c4

0800847c <SX1276SetStby>:
{
 800847c:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 800847e:	4808      	ldr	r0, [pc, #32]	; (80084a0 <SX1276SetStby+0x24>)
 8008480:	f7ff fc14 	bl	8007cac <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8008484:	4807      	ldr	r0, [pc, #28]	; (80084a4 <SX1276SetStby+0x28>)
 8008486:	f7ff fc11 	bl	8007cac <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 800848a:	4807      	ldr	r0, [pc, #28]	; (80084a8 <SX1276SetStby+0x2c>)
 800848c:	f7ff fc0e 	bl	8007cac <TimerStop>
    SX1276SetOpMode( RF_OPMODE_STANDBY );
 8008490:	2001      	movs	r0, #1
 8008492:	f006 fd63 	bl	800ef5c <SX1276SetOpMode>
    SX1276.Settings.State = RF_IDLE;
 8008496:	4b05      	ldr	r3, [pc, #20]	; (80084ac <SX1276SetStby+0x30>)
 8008498:	2200      	movs	r2, #0
 800849a:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
}
 800849e:	bd08      	pop	{r3, pc}
 80084a0:	200010ac 	.word	0x200010ac
 80084a4:	20001308 	.word	0x20001308
 80084a8:	20001094 	.word	0x20001094
 80084ac:	200011c4 	.word	0x200011c4

080084b0 <SX1276SetTx>:
{
 80084b0:	b510      	push	{r4, lr}
 80084b2:	4604      	mov	r4, r0
    TimerStop( &RxTimeoutTimer );
 80084b4:	4829      	ldr	r0, [pc, #164]	; (800855c <SX1276SetTx+0xac>)
 80084b6:	f7ff fbf9 	bl	8007cac <TimerStop>
    TimerSetValue( &TxTimeoutTimer, timeout );
 80084ba:	4621      	mov	r1, r4
 80084bc:	4828      	ldr	r0, [pc, #160]	; (8008560 <SX1276SetTx+0xb0>)
 80084be:	f006 fc5d 	bl	800ed7c <TimerSetValue>
    switch( SX1276.Settings.Modem )
 80084c2:	4b28      	ldr	r3, [pc, #160]	; (8008564 <SX1276SetTx+0xb4>)
 80084c4:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80084c8:	b163      	cbz	r3, 80084e4 <SX1276SetTx+0x34>
 80084ca:	2b01      	cmp	r3, #1
 80084cc:	d023      	beq.n	8008516 <SX1276SetTx+0x66>
    SX1276.Settings.State = RF_TX_RUNNING;
 80084ce:	4b25      	ldr	r3, [pc, #148]	; (8008564 <SX1276SetTx+0xb4>)
 80084d0:	2202      	movs	r2, #2
 80084d2:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    TimerStart( &TxTimeoutTimer );
 80084d6:	4822      	ldr	r0, [pc, #136]	; (8008560 <SX1276SetTx+0xb0>)
 80084d8:	f7ff fb6e 	bl	8007bb8 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 80084dc:	2003      	movs	r0, #3
 80084de:	f006 fd3d 	bl	800ef5c <SX1276SetOpMode>
}
 80084e2:	bd10      	pop	{r4, pc}
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80084e4:	2040      	movs	r0, #64	; 0x40
 80084e6:	f006 fd2d 	bl	800ef44 <SX1276Read>
 80084ea:	f000 0103 	and.w	r1, r0, #3
 80084ee:	2040      	movs	r0, #64	; 0x40
 80084f0:	f006 fd1c 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 80084f4:	2041      	movs	r0, #65	; 0x41
 80084f6:	f006 fd25 	bl	800ef44 <SX1276Read>
 80084fa:	f000 013e 	and.w	r1, r0, #62	; 0x3e
 80084fe:	2041      	movs	r0, #65	; 0x41
 8008500:	f006 fd14 	bl	800ef2c <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8008504:	2035      	movs	r0, #53	; 0x35
 8008506:	f006 fd1d 	bl	800ef44 <SX1276Read>
 800850a:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800850e:	4b15      	ldr	r3, [pc, #84]	; (8008564 <SX1276SetTx+0xb4>)
 8008510:	f883 011a 	strb.w	r0, [r3, #282]	; 0x11a
        break;
 8008514:	e7db      	b.n	80084ce <SX1276SetTx+0x1e>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8008516:	4b13      	ldr	r3, [pc, #76]	; (8008564 <SX1276SetTx+0xb4>)
 8008518:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 800851c:	b173      	cbz	r3, 800853c <SX1276SetTx+0x8c>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 800851e:	21f5      	movs	r1, #245	; 0xf5
 8008520:	2011      	movs	r0, #17
 8008522:	f006 fd03 	bl	800ef2c <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8008526:	2040      	movs	r0, #64	; 0x40
 8008528:	f006 fd0c 	bl	800ef44 <SX1276Read>
 800852c:	f000 0133 	and.w	r1, r0, #51	; 0x33
 8008530:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8008534:	2040      	movs	r0, #64	; 0x40
 8008536:	f006 fcf9 	bl	800ef2c <SX1276Write>
 800853a:	e7c8      	b.n	80084ce <SX1276SetTx+0x1e>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 800853c:	21f7      	movs	r1, #247	; 0xf7
 800853e:	2011      	movs	r0, #17
 8008540:	f006 fcf4 	bl	800ef2c <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8008544:	2040      	movs	r0, #64	; 0x40
 8008546:	f006 fcfd 	bl	800ef44 <SX1276Read>
 800854a:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 800854e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8008552:	2040      	movs	r0, #64	; 0x40
 8008554:	f006 fcea 	bl	800ef2c <SX1276Write>
 8008558:	e7b9      	b.n	80084ce <SX1276SetTx+0x1e>
 800855a:	bf00      	nop
 800855c:	200010ac 	.word	0x200010ac
 8008560:	20001308 	.word	0x20001308
 8008564:	200011c4 	.word	0x200011c4

08008568 <SX1276Send>:
{
 8008568:	b530      	push	{r4, r5, lr}
 800856a:	b083      	sub	sp, #12
 800856c:	4604      	mov	r4, r0
 800856e:	f88d 1007 	strb.w	r1, [sp, #7]
    switch( SX1276.Settings.Modem )
 8008572:	4b44      	ldr	r3, [pc, #272]	; (8008684 <SX1276Send+0x11c>)
 8008574:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8008578:	b133      	cbz	r3, 8008588 <SX1276Send+0x20>
 800857a:	2b01      	cmp	r3, #1
 800857c:	d03a      	beq.n	80085f4 <SX1276Send+0x8c>
 800857e:	2000      	movs	r0, #0
    SX1276SetTx( txTimeout );
 8008580:	f7ff ff96 	bl	80084b0 <SX1276SetTx>
}
 8008584:	b003      	add	sp, #12
 8008586:	bd30      	pop	{r4, r5, pc}
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8008588:	4b3e      	ldr	r3, [pc, #248]	; (8008684 <SX1276Send+0x11c>)
 800858a:	2200      	movs	r2, #0
 800858c:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
            SX1276.Settings.FskPacketHandler.Size = size;
 8008590:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8008594:	f8a3 1116 	strh.w	r1, [r3, #278]	; 0x116
            if( SX1276.Settings.Fsk.FixLen == false )
 8008598:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 800859c:	b9eb      	cbnz	r3, 80085da <SX1276Send+0x72>
                SX1276WriteFifo( ( uint8_t* )&size, 1 );
 800859e:	2101      	movs	r1, #1
 80085a0:	f10d 0007 	add.w	r0, sp, #7
 80085a4:	f006 fc89 	bl	800eeba <SX1276WriteFifo>
            if( ( size > 0 ) && ( size <= 64 ) )
 80085a8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80085ac:	1e53      	subs	r3, r2, #1
 80085ae:	b2db      	uxtb	r3, r3
 80085b0:	2b3f      	cmp	r3, #63	; 0x3f
 80085b2:	d816      	bhi.n	80085e2 <SX1276Send+0x7a>
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 80085b4:	4b33      	ldr	r3, [pc, #204]	; (8008684 <SX1276Send+0x11c>)
 80085b6:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
            SX1276WriteFifo( buffer, SX1276.Settings.FskPacketHandler.ChunkSize );
 80085ba:	4d32      	ldr	r5, [pc, #200]	; (8008684 <SX1276Send+0x11c>)
 80085bc:	f895 111b 	ldrb.w	r1, [r5, #283]	; 0x11b
 80085c0:	4620      	mov	r0, r4
 80085c2:	f006 fc7a 	bl	800eeba <SX1276WriteFifo>
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 80085c6:	f895 311b 	ldrb.w	r3, [r5, #283]	; 0x11b
 80085ca:	f8b5 2118 	ldrh.w	r2, [r5, #280]	; 0x118
 80085ce:	4413      	add	r3, r2
 80085d0:	f8a5 3118 	strh.w	r3, [r5, #280]	; 0x118
            txTimeout = SX1276.Settings.Fsk.TxTimeout;
 80085d4:	f8d5 0104 	ldr.w	r0, [r5, #260]	; 0x104
        break;
 80085d8:	e7d2      	b.n	8008580 <SX1276Send+0x18>
                SX1276Write( REG_PAYLOADLENGTH, size );
 80085da:	2032      	movs	r0, #50	; 0x32
 80085dc:	f006 fca6 	bl	800ef2c <SX1276Write>
 80085e0:	e7e2      	b.n	80085a8 <SX1276Send+0x40>
                memcpy1( RxTxBuffer, buffer, size );
 80085e2:	4621      	mov	r1, r4
 80085e4:	4828      	ldr	r0, [pc, #160]	; (8008688 <SX1276Send+0x120>)
 80085e6:	f006 fb9f 	bl	800ed28 <memcpy1>
                SX1276.Settings.FskPacketHandler.ChunkSize = 32;
 80085ea:	4b26      	ldr	r3, [pc, #152]	; (8008684 <SX1276Send+0x11c>)
 80085ec:	2220      	movs	r2, #32
 80085ee:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
 80085f2:	e7e2      	b.n	80085ba <SX1276Send+0x52>
            if( SX1276.Settings.LoRa.IqInverted == true )
 80085f4:	4b23      	ldr	r3, [pc, #140]	; (8008684 <SX1276Send+0x11c>)
 80085f6:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 80085fa:	b353      	cbz	r3, 8008652 <SX1276Send+0xea>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 80085fc:	2033      	movs	r0, #51	; 0x33
 80085fe:	f006 fca1 	bl	800ef44 <SX1276Read>
 8008602:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 8008606:	2033      	movs	r0, #51	; 0x33
 8008608:	f006 fc90 	bl	800ef2c <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 800860c:	2119      	movs	r1, #25
 800860e:	203b      	movs	r0, #59	; 0x3b
 8008610:	f006 fc8c 	bl	800ef2c <SX1276Write>
            SX1276.Settings.LoRaPacketHandler.Size = size;
 8008614:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8008618:	4b1a      	ldr	r3, [pc, #104]	; (8008684 <SX1276Send+0x11c>)
 800861a:	f883 1140 	strb.w	r1, [r3, #320]	; 0x140
            SX1276Write( REG_LR_PAYLOADLENGTH, size );
 800861e:	2022      	movs	r0, #34	; 0x22
 8008620:	f006 fc84 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_LR_FIFOTXBASEADDR, 0 );
 8008624:	2100      	movs	r1, #0
 8008626:	200e      	movs	r0, #14
 8008628:	f006 fc80 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 800862c:	2100      	movs	r1, #0
 800862e:	200d      	movs	r0, #13
 8008630:	f006 fc7c 	bl	800ef2c <SX1276Write>
            if( ( SX1276Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 8008634:	2001      	movs	r0, #1
 8008636:	f006 fc85 	bl	800ef44 <SX1276Read>
 800863a:	f030 03f8 	bics.w	r3, r0, #248	; 0xf8
 800863e:	d01a      	beq.n	8008676 <SX1276Send+0x10e>
            SX1276WriteFifo( buffer, size );
 8008640:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8008644:	4620      	mov	r0, r4
 8008646:	f006 fc38 	bl	800eeba <SX1276WriteFifo>
            txTimeout = SX1276.Settings.LoRa.TxTimeout;
 800864a:	4b0e      	ldr	r3, [pc, #56]	; (8008684 <SX1276Send+0x11c>)
 800864c:	f8d3 0134 	ldr.w	r0, [r3, #308]	; 0x134
        break;
 8008650:	e796      	b.n	8008580 <SX1276Send+0x18>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8008652:	2033      	movs	r0, #51	; 0x33
 8008654:	f006 fc76 	bl	800ef44 <SX1276Read>
 8008658:	b241      	sxtb	r1, r0
 800865a:	f021 0141 	bic.w	r1, r1, #65	; 0x41
 800865e:	f041 0101 	orr.w	r1, r1, #1
 8008662:	f001 01bf 	and.w	r1, r1, #191	; 0xbf
 8008666:	2033      	movs	r0, #51	; 0x33
 8008668:	f006 fc60 	bl	800ef2c <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 800866c:	211d      	movs	r1, #29
 800866e:	203b      	movs	r0, #59	; 0x3b
 8008670:	f006 fc5c 	bl	800ef2c <SX1276Write>
 8008674:	e7ce      	b.n	8008614 <SX1276Send+0xac>
                SX1276SetStby( );
 8008676:	f7ff ff01 	bl	800847c <SX1276SetStby>
                DelayMs( 1 );
 800867a:	2001      	movs	r0, #1
 800867c:	f006 fba5 	bl	800edca <DelayMs>
 8008680:	e7de      	b.n	8008640 <SX1276Send+0xd8>
 8008682:	bf00      	nop
 8008684:	200011c4 	.word	0x200011c4
 8008688:	200010c4 	.word	0x200010c4

0800868c <SX1276SetRx>:
{
 800868c:	b570      	push	{r4, r5, r6, lr}
 800868e:	4604      	mov	r4, r0
    TimerStop( &TxTimeoutTimer );
 8008690:	489d      	ldr	r0, [pc, #628]	; (8008908 <SX1276SetRx+0x27c>)
 8008692:	f7ff fb0b 	bl	8007cac <TimerStop>
    switch( SX1276.Settings.Modem )
 8008696:	4b9d      	ldr	r3, [pc, #628]	; (800890c <SX1276SetRx+0x280>)
 8008698:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 800869c:	b1e3      	cbz	r3, 80086d8 <SX1276SetRx+0x4c>
 800869e:	2b01      	cmp	r3, #1
 80086a0:	d045      	beq.n	800872e <SX1276SetRx+0xa2>
 80086a2:	2600      	movs	r6, #0
    memset( RxTxBuffer, 0, ( size_t )RX_TX_BUFFER_SIZE );
 80086a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80086a8:	2100      	movs	r1, #0
 80086aa:	4899      	ldr	r0, [pc, #612]	; (8008910 <SX1276SetRx+0x284>)
 80086ac:	f007 fa9d 	bl	800fbea <memset>
    SX1276.Settings.State = RF_RX_RUNNING;
 80086b0:	4b96      	ldr	r3, [pc, #600]	; (800890c <SX1276SetRx+0x280>)
 80086b2:	2201      	movs	r2, #1
 80086b4:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    if( timeout != 0 )
 80086b8:	2c00      	cmp	r4, #0
 80086ba:	f040 8107 	bne.w	80088cc <SX1276SetRx+0x240>
    if( SX1276.Settings.Modem == MODEM_FSK )
 80086be:	4b93      	ldr	r3, [pc, #588]	; (800890c <SX1276SetRx+0x280>)
 80086c0:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	f000 810a 	beq.w	80088de <SX1276SetRx+0x252>
        if( rxContinuous == true )
 80086ca:	2e00      	cmp	r6, #0
 80086cc:	f000 8118 	beq.w	8008900 <SX1276SetRx+0x274>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER );
 80086d0:	2005      	movs	r0, #5
 80086d2:	f006 fc43 	bl	800ef5c <SX1276SetOpMode>
}
 80086d6:	bd70      	pop	{r4, r5, r6, pc}
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 80086d8:	4d8c      	ldr	r5, [pc, #560]	; (800890c <SX1276SetRx+0x280>)
 80086da:	f895 6102 	ldrb.w	r6, [r5, #258]	; 0x102
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80086de:	2040      	movs	r0, #64	; 0x40
 80086e0:	f006 fc30 	bl	800ef44 <SX1276Read>
                                                                            RF_DIOMAPPING1_DIO0_00 |
 80086e4:	f000 0103 	and.w	r1, r0, #3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80086e8:	f041 010c 	orr.w	r1, r1, #12
 80086ec:	2040      	movs	r0, #64	; 0x40
 80086ee:	f006 fc1d 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 80086f2:	2041      	movs	r0, #65	; 0x41
 80086f4:	f006 fc26 	bl	800ef44 <SX1276Read>
 80086f8:	f060 013e 	orn	r1, r0, #62	; 0x3e
 80086fc:	b2c9      	uxtb	r1, r1
 80086fe:	2041      	movs	r0, #65	; 0x41
 8008700:	f006 fc14 	bl	800ef2c <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8008704:	2035      	movs	r0, #53	; 0x35
 8008706:	f006 fc1d 	bl	800ef44 <SX1276Read>
 800870a:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800870e:	f885 011a 	strb.w	r0, [r5, #282]	; 0x11a
            SX1276Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 8008712:	211e      	movs	r1, #30
 8008714:	200d      	movs	r0, #13
 8008716:	f006 fc09 	bl	800ef2c <SX1276Write>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 800871a:	2300      	movs	r3, #0
 800871c:	f885 310c 	strb.w	r3, [r5, #268]	; 0x10c
            SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8008720:	f885 310d 	strb.w	r3, [r5, #269]	; 0x10d
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8008724:	f8a5 3118 	strh.w	r3, [r5, #280]	; 0x118
            SX1276.Settings.FskPacketHandler.Size = 0;
 8008728:	f8a5 3116 	strh.w	r3, [r5, #278]	; 0x116
        break;
 800872c:	e7ba      	b.n	80086a4 <SX1276SetRx+0x18>
            if( SX1276.Settings.LoRa.IqInverted == true )
 800872e:	4b77      	ldr	r3, [pc, #476]	; (800890c <SX1276SetRx+0x280>)
 8008730:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 8008734:	b353      	cbz	r3, 800878c <SX1276SetRx+0x100>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 8008736:	2033      	movs	r0, #51	; 0x33
 8008738:	f006 fc04 	bl	800ef44 <SX1276Read>
 800873c:	f040 0141 	orr.w	r1, r0, #65	; 0x41
 8008740:	b2c9      	uxtb	r1, r1
 8008742:	2033      	movs	r0, #51	; 0x33
 8008744:	f006 fbf2 	bl	800ef2c <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8008748:	2119      	movs	r1, #25
 800874a:	203b      	movs	r0, #59	; 0x3b
 800874c:	f006 fbee 	bl	800ef2c <SX1276Write>
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 8008750:	4b6e      	ldr	r3, [pc, #440]	; (800890c <SX1276SetRx+0x280>)
 8008752:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8008756:	2b08      	cmp	r3, #8
 8008758:	f200 8087 	bhi.w	800886a <SX1276SetRx+0x1de>
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 800875c:	2031      	movs	r0, #49	; 0x31
 800875e:	f006 fbf1 	bl	800ef44 <SX1276Read>
 8008762:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8008766:	2031      	movs	r0, #49	; 0x31
 8008768:	f006 fbe0 	bl	800ef2c <SX1276Write>
                SX1276Write( REG_LR_IFFREQ2, 0x00 );
 800876c:	2100      	movs	r1, #0
 800876e:	2030      	movs	r0, #48	; 0x30
 8008770:	f006 fbdc 	bl	800ef2c <SX1276Write>
                switch( SX1276.Settings.LoRa.Bandwidth )
 8008774:	4b65      	ldr	r3, [pc, #404]	; (800890c <SX1276SetRx+0x280>)
 8008776:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800877a:	2b08      	cmp	r3, #8
 800877c:	d87e      	bhi.n	800887c <SX1276SetRx+0x1f0>
 800877e:	e8df f003 	tbb	[pc, r3]
 8008782:	2417      	.short	0x2417
 8008784:	584b3e31 	.word	0x584b3e31
 8008788:	6a65      	.short	0x6a65
 800878a:	6f          	.byte	0x6f
 800878b:	00          	.byte	0x00
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 800878c:	2033      	movs	r0, #51	; 0x33
 800878e:	f006 fbd9 	bl	800ef44 <SX1276Read>
 8008792:	b241      	sxtb	r1, r0
 8008794:	f021 0141 	bic.w	r1, r1, #65	; 0x41
 8008798:	f041 0101 	orr.w	r1, r1, #1
 800879c:	f001 01bf 	and.w	r1, r1, #191	; 0xbf
 80087a0:	2033      	movs	r0, #51	; 0x33
 80087a2:	f006 fbc3 	bl	800ef2c <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 80087a6:	211d      	movs	r1, #29
 80087a8:	203b      	movs	r0, #59	; 0x3b
 80087aa:	f006 fbbf 	bl	800ef2c <SX1276Write>
 80087ae:	e7cf      	b.n	8008750 <SX1276SetRx+0xc4>
                    SX1276Write( REG_LR_IFFREQ1, 0x48 );
 80087b0:	2148      	movs	r1, #72	; 0x48
 80087b2:	202f      	movs	r0, #47	; 0x2f
 80087b4:	f006 fbba 	bl	800ef2c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 7810 );
 80087b8:	4b54      	ldr	r3, [pc, #336]	; (800890c <SX1276SetRx+0x280>)
 80087ba:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 80087be:	f500 50f4 	add.w	r0, r0, #7808	; 0x1e80
 80087c2:	3002      	adds	r0, #2
 80087c4:	f7ff fb18 	bl	8007df8 <SX1276SetChannel>
                    break;
 80087c8:	e058      	b.n	800887c <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 80087ca:	2144      	movs	r1, #68	; 0x44
 80087cc:	202f      	movs	r0, #47	; 0x2f
 80087ce:	f006 fbad 	bl	800ef2c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 10420 );
 80087d2:	4b4e      	ldr	r3, [pc, #312]	; (800890c <SX1276SetRx+0x280>)
 80087d4:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 80087d8:	f500 5022 	add.w	r0, r0, #10368	; 0x2880
 80087dc:	3034      	adds	r0, #52	; 0x34
 80087de:	f7ff fb0b 	bl	8007df8 <SX1276SetChannel>
                    break;
 80087e2:	e04b      	b.n	800887c <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 80087e4:	2144      	movs	r1, #68	; 0x44
 80087e6:	202f      	movs	r0, #47	; 0x2f
 80087e8:	f006 fba0 	bl	800ef2c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 15620 );
 80087ec:	4b47      	ldr	r3, [pc, #284]	; (800890c <SX1276SetRx+0x280>)
 80087ee:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 80087f2:	f500 5074 	add.w	r0, r0, #15616	; 0x3d00
 80087f6:	3004      	adds	r0, #4
 80087f8:	f7ff fafe 	bl	8007df8 <SX1276SetChannel>
                    break;
 80087fc:	e03e      	b.n	800887c <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 80087fe:	2144      	movs	r1, #68	; 0x44
 8008800:	202f      	movs	r0, #47	; 0x2f
 8008802:	f006 fb93 	bl	800ef2c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 20830 );
 8008806:	4b41      	ldr	r3, [pc, #260]	; (800890c <SX1276SetRx+0x280>)
 8008808:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 800880c:	f500 40a2 	add.w	r0, r0, #20736	; 0x5100
 8008810:	305e      	adds	r0, #94	; 0x5e
 8008812:	f7ff faf1 	bl	8007df8 <SX1276SetChannel>
                    break;
 8008816:	e031      	b.n	800887c <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8008818:	2144      	movs	r1, #68	; 0x44
 800881a:	202f      	movs	r0, #47	; 0x2f
 800881c:	f006 fb86 	bl	800ef2c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 31250 );
 8008820:	4b3a      	ldr	r3, [pc, #232]	; (800890c <SX1276SetRx+0x280>)
 8008822:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 8008826:	f500 40f4 	add.w	r0, r0, #31232	; 0x7a00
 800882a:	3012      	adds	r0, #18
 800882c:	f7ff fae4 	bl	8007df8 <SX1276SetChannel>
                    break;
 8008830:	e024      	b.n	800887c <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8008832:	2144      	movs	r1, #68	; 0x44
 8008834:	202f      	movs	r0, #47	; 0x2f
 8008836:	f006 fb79 	bl	800ef2c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 800883a:	4b34      	ldr	r3, [pc, #208]	; (800890c <SX1276SetRx+0x280>)
 800883c:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 8008840:	f500 4022 	add.w	r0, r0, #41472	; 0xa200
 8008844:	30c6      	adds	r0, #198	; 0xc6
 8008846:	f7ff fad7 	bl	8007df8 <SX1276SetChannel>
                    break;
 800884a:	e017      	b.n	800887c <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 800884c:	2140      	movs	r1, #64	; 0x40
 800884e:	202f      	movs	r0, #47	; 0x2f
 8008850:	f006 fb6c 	bl	800ef2c <SX1276Write>
                    break;
 8008854:	e012      	b.n	800887c <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 8008856:	2140      	movs	r1, #64	; 0x40
 8008858:	202f      	movs	r0, #47	; 0x2f
 800885a:	f006 fb67 	bl	800ef2c <SX1276Write>
                    break;
 800885e:	e00d      	b.n	800887c <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 8008860:	2140      	movs	r1, #64	; 0x40
 8008862:	202f      	movs	r0, #47	; 0x2f
 8008864:	f006 fb62 	bl	800ef2c <SX1276Write>
                    break;
 8008868:	e008      	b.n	800887c <SX1276SetRx+0x1f0>
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) | 0x80 );
 800886a:	2031      	movs	r0, #49	; 0x31
 800886c:	f006 fb6a 	bl	800ef44 <SX1276Read>
 8008870:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8008874:	b2c9      	uxtb	r1, r1
 8008876:	2031      	movs	r0, #49	; 0x31
 8008878:	f006 fb58 	bl	800ef2c <SX1276Write>
            rxContinuous = SX1276.Settings.LoRa.RxContinuous;
 800887c:	4b23      	ldr	r3, [pc, #140]	; (800890c <SX1276SetRx+0x280>)
 800887e:	f893 6132 	ldrb.w	r6, [r3, #306]	; 0x132
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8008882:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 8008886:	b1a3      	cbz	r3, 80088b2 <SX1276SetRx+0x226>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8008888:	211d      	movs	r1, #29
 800888a:	2011      	movs	r0, #17
 800888c:	f006 fb4e 	bl	800ef2c <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 8008890:	2040      	movs	r0, #64	; 0x40
 8008892:	f006 fb57 	bl	800ef44 <SX1276Read>
 8008896:	f000 0133 	and.w	r1, r0, #51	; 0x33
 800889a:	2040      	movs	r0, #64	; 0x40
 800889c:	f006 fb46 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_LR_FIFORXBASEADDR, 0 );
 80088a0:	2100      	movs	r1, #0
 80088a2:	200f      	movs	r0, #15
 80088a4:	f006 fb42 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 80088a8:	2100      	movs	r1, #0
 80088aa:	200d      	movs	r0, #13
 80088ac:	f006 fb3e 	bl	800ef2c <SX1276Write>
        break;
 80088b0:	e6f8      	b.n	80086a4 <SX1276SetRx+0x18>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 80088b2:	211f      	movs	r1, #31
 80088b4:	2011      	movs	r0, #17
 80088b6:	f006 fb39 	bl	800ef2c <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 80088ba:	2040      	movs	r0, #64	; 0x40
 80088bc:	f006 fb42 	bl	800ef44 <SX1276Read>
 80088c0:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 80088c4:	2040      	movs	r0, #64	; 0x40
 80088c6:	f006 fb31 	bl	800ef2c <SX1276Write>
 80088ca:	e7e9      	b.n	80088a0 <SX1276SetRx+0x214>
        TimerSetValue( &RxTimeoutTimer, timeout );
 80088cc:	4d11      	ldr	r5, [pc, #68]	; (8008914 <SX1276SetRx+0x288>)
 80088ce:	4621      	mov	r1, r4
 80088d0:	4628      	mov	r0, r5
 80088d2:	f006 fa53 	bl	800ed7c <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 80088d6:	4628      	mov	r0, r5
 80088d8:	f7ff f96e 	bl	8007bb8 <TimerStart>
 80088dc:	e6ef      	b.n	80086be <SX1276SetRx+0x32>
        SX1276SetOpMode( RF_OPMODE_RECEIVER );
 80088de:	2005      	movs	r0, #5
 80088e0:	f006 fb3c 	bl	800ef5c <SX1276SetOpMode>
        if( rxContinuous == false )
 80088e4:	2e00      	cmp	r6, #0
 80088e6:	f47f aef6 	bne.w	80086d6 <SX1276SetRx+0x4a>
            TimerSetValue( &RxTimeoutSyncWord, SX1276.Settings.Fsk.RxSingleTimeout );
 80088ea:	4c0b      	ldr	r4, [pc, #44]	; (8008918 <SX1276SetRx+0x28c>)
 80088ec:	4b07      	ldr	r3, [pc, #28]	; (800890c <SX1276SetRx+0x280>)
 80088ee:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
 80088f2:	4620      	mov	r0, r4
 80088f4:	f006 fa42 	bl	800ed7c <TimerSetValue>
            TimerStart( &RxTimeoutSyncWord );
 80088f8:	4620      	mov	r0, r4
 80088fa:	f7ff f95d 	bl	8007bb8 <TimerStart>
 80088fe:	e6ea      	b.n	80086d6 <SX1276SetRx+0x4a>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8008900:	2006      	movs	r0, #6
 8008902:	f006 fb2b 	bl	800ef5c <SX1276SetOpMode>
}
 8008906:	e6e6      	b.n	80086d6 <SX1276SetRx+0x4a>
 8008908:	20001308 	.word	0x20001308
 800890c:	200011c4 	.word	0x200011c4
 8008910:	200010c4 	.word	0x200010c4
 8008914:	200010ac 	.word	0x200010ac
 8008918:	20001094 	.word	0x20001094

0800891c <SX1276ReadRssi>:
{
 800891c:	b508      	push	{r3, lr}
    switch( modem )
 800891e:	b120      	cbz	r0, 800892a <SX1276ReadRssi+0xe>
 8008920:	2801      	cmp	r0, #1
 8008922:	d00a      	beq.n	800893a <SX1276ReadRssi+0x1e>
 8008924:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8008928:	bd08      	pop	{r3, pc}
        rssi = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 800892a:	2011      	movs	r0, #17
 800892c:	f006 fb0a 	bl	800ef44 <SX1276Read>
 8008930:	f3c0 0047 	ubfx	r0, r0, #1, #8
 8008934:	4240      	negs	r0, r0
 8008936:	b200      	sxth	r0, r0
        break;
 8008938:	e7f6      	b.n	8008928 <SX1276ReadRssi+0xc>
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 800893a:	4b0a      	ldr	r3, [pc, #40]	; (8008964 <SX1276ReadRssi+0x48>)
 800893c:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8008940:	4b09      	ldr	r3, [pc, #36]	; (8008968 <SX1276ReadRssi+0x4c>)
 8008942:	429a      	cmp	r2, r3
 8008944:	d906      	bls.n	8008954 <SX1276ReadRssi+0x38>
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 8008946:	201b      	movs	r0, #27
 8008948:	f006 fafc 	bl	800ef44 <SX1276Read>
 800894c:	b280      	uxth	r0, r0
 800894e:	389d      	subs	r0, #157	; 0x9d
 8008950:	b200      	sxth	r0, r0
 8008952:	e7e9      	b.n	8008928 <SX1276ReadRssi+0xc>
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 8008954:	201b      	movs	r0, #27
 8008956:	f006 faf5 	bl	800ef44 <SX1276Read>
 800895a:	b280      	uxth	r0, r0
 800895c:	38a4      	subs	r0, #164	; 0xa4
 800895e:	b200      	sxth	r0, r0
 8008960:	e7e2      	b.n	8008928 <SX1276ReadRssi+0xc>
 8008962:	bf00      	nop
 8008964:	200011c4 	.word	0x200011c4
 8008968:	1f4add40 	.word	0x1f4add40

0800896c <SX1276SetModem>:
{
 800896c:	b510      	push	{r4, lr}
 800896e:	4604      	mov	r4, r0
    if( ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 8008970:	2001      	movs	r0, #1
 8008972:	f006 fae7 	bl	800ef44 <SX1276Read>
 8008976:	f010 0f80 	tst.w	r0, #128	; 0x80
 800897a:	d121      	bne.n	80089c0 <SX1276SetModem+0x54>
        SX1276.Settings.Modem = MODEM_FSK;
 800897c:	4b1d      	ldr	r3, [pc, #116]	; (80089f4 <SX1276SetModem+0x88>)
 800897e:	2200      	movs	r2, #0
 8008980:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
    if( SX1276.Settings.Modem == modem )
 8008984:	4b1b      	ldr	r3, [pc, #108]	; (80089f4 <SX1276SetModem+0x88>)
 8008986:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 800898a:	42a3      	cmp	r3, r4
 800898c:	d017      	beq.n	80089be <SX1276SetModem+0x52>
    SX1276.Settings.Modem = modem;
 800898e:	4b19      	ldr	r3, [pc, #100]	; (80089f4 <SX1276SetModem+0x88>)
 8008990:	f883 40e1 	strb.w	r4, [r3, #225]	; 0xe1
    switch( SX1276.Settings.Modem )
 8008994:	2c01      	cmp	r4, #1
 8008996:	d018      	beq.n	80089ca <SX1276SetModem+0x5e>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 8008998:	2000      	movs	r0, #0
 800899a:	f006 fadf 	bl	800ef5c <SX1276SetOpMode>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 800899e:	2001      	movs	r0, #1
 80089a0:	f006 fad0 	bl	800ef44 <SX1276Read>
 80089a4:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 80089a8:	2001      	movs	r0, #1
 80089aa:	f006 fabf 	bl	800ef2c <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 80089ae:	2100      	movs	r1, #0
 80089b0:	2040      	movs	r0, #64	; 0x40
 80089b2:	f006 fabb 	bl	800ef2c <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 80089b6:	2130      	movs	r1, #48	; 0x30
 80089b8:	2041      	movs	r0, #65	; 0x41
 80089ba:	f006 fab7 	bl	800ef2c <SX1276Write>
}
 80089be:	bd10      	pop	{r4, pc}
        SX1276.Settings.Modem = MODEM_LORA;
 80089c0:	4b0c      	ldr	r3, [pc, #48]	; (80089f4 <SX1276SetModem+0x88>)
 80089c2:	2201      	movs	r2, #1
 80089c4:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 80089c8:	e7dc      	b.n	8008984 <SX1276SetModem+0x18>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 80089ca:	2000      	movs	r0, #0
 80089cc:	f006 fac6 	bl	800ef5c <SX1276SetOpMode>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 80089d0:	2001      	movs	r0, #1
 80089d2:	f006 fab7 	bl	800ef44 <SX1276Read>
 80089d6:	f060 017f 	orn	r1, r0, #127	; 0x7f
 80089da:	b2c9      	uxtb	r1, r1
 80089dc:	2001      	movs	r0, #1
 80089de:	f006 faa5 	bl	800ef2c <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 80089e2:	2100      	movs	r1, #0
 80089e4:	2040      	movs	r0, #64	; 0x40
 80089e6:	f006 faa1 	bl	800ef2c <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 80089ea:	2100      	movs	r1, #0
 80089ec:	2041      	movs	r0, #65	; 0x41
 80089ee:	f006 fa9d 	bl	800ef2c <SX1276Write>
        break;
 80089f2:	e7e4      	b.n	80089be <SX1276SetModem+0x52>
 80089f4:	200011c4 	.word	0x200011c4

080089f8 <SX1276Init>:
{
 80089f8:	b538      	push	{r3, r4, r5, lr}
    RadioEvents = events;
 80089fa:	4b19      	ldr	r3, [pc, #100]	; (8008a60 <SX1276Init+0x68>)
 80089fc:	6018      	str	r0, [r3, #0]
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 80089fe:	4c19      	ldr	r4, [pc, #100]	; (8008a64 <SX1276Init+0x6c>)
 8008a00:	4621      	mov	r1, r4
 8008a02:	4819      	ldr	r0, [pc, #100]	; (8008a68 <SX1276Init+0x70>)
 8008a04:	f006 f9b1 	bl	800ed6a <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1276OnTimeoutIrq );
 8008a08:	4621      	mov	r1, r4
 8008a0a:	4818      	ldr	r0, [pc, #96]	; (8008a6c <SX1276Init+0x74>)
 8008a0c:	f006 f9ad 	bl	800ed6a <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1276OnTimeoutIrq );
 8008a10:	4621      	mov	r1, r4
 8008a12:	4817      	ldr	r0, [pc, #92]	; (8008a70 <SX1276Init+0x78>)
 8008a14:	f006 f9a9 	bl	800ed6a <TimerInit>
    SX1276Reset( );
 8008a18:	f7fe fd44 	bl	80074a4 <SX1276Reset>
    RxChainCalibration( );
 8008a1c:	f7ff fccc 	bl	80083b8 <RxChainCalibration>
    SX1276SetOpMode( RF_OPMODE_SLEEP );
 8008a20:	2000      	movs	r0, #0
 8008a22:	f006 fa9b 	bl	800ef5c <SX1276SetOpMode>
    SX1276IoIrqInit( DioIrq );
 8008a26:	4813      	ldr	r0, [pc, #76]	; (8008a74 <SX1276Init+0x7c>)
 8008a28:	f7fe fd70 	bl	800750c <SX1276IoIrqInit>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8008a2c:	2400      	movs	r4, #0
 8008a2e:	e00c      	b.n	8008a4a <SX1276Init+0x52>
        SX1276SetModem( RadioRegsInit[i].Modem );
 8008a30:	4a11      	ldr	r2, [pc, #68]	; (8008a78 <SX1276Init+0x80>)
 8008a32:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8008a36:	18d5      	adds	r5, r2, r3
 8008a38:	5cd0      	ldrb	r0, [r2, r3]
 8008a3a:	f7ff ff97 	bl	800896c <SX1276SetModem>
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8008a3e:	78a9      	ldrb	r1, [r5, #2]
 8008a40:	7868      	ldrb	r0, [r5, #1]
 8008a42:	f006 fa73 	bl	800ef2c <SX1276Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8008a46:	3401      	adds	r4, #1
 8008a48:	b2e4      	uxtb	r4, r4
 8008a4a:	2c0f      	cmp	r4, #15
 8008a4c:	d9f0      	bls.n	8008a30 <SX1276Init+0x38>
    SX1276SetModem( MODEM_FSK );
 8008a4e:	2000      	movs	r0, #0
 8008a50:	f7ff ff8c 	bl	800896c <SX1276SetModem>
    SX1276.Settings.State = RF_IDLE;
 8008a54:	4b09      	ldr	r3, [pc, #36]	; (8008a7c <SX1276Init+0x84>)
 8008a56:	2200      	movs	r2, #0
 8008a58:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
}
 8008a5c:	bd38      	pop	{r3, r4, r5, pc}
 8008a5e:	bf00      	nop
 8008a60:	20001090 	.word	0x20001090
 8008a64:	08009079 	.word	0x08009079
 8008a68:	20001308 	.word	0x20001308
 8008a6c:	200010ac 	.word	0x200010ac
 8008a70:	20001094 	.word	0x20001094
 8008a74:	200000a0 	.word	0x200000a0
 8008a78:	08011920 	.word	0x08011920
 8008a7c:	200011c4 	.word	0x200011c4

08008a80 <SX1276SetRxConfig>:
{
 8008a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a84:	b085      	sub	sp, #20
 8008a86:	4604      	mov	r4, r0
 8008a88:	9101      	str	r1, [sp, #4]
 8008a8a:	4615      	mov	r5, r2
 8008a8c:	9303      	str	r3, [sp, #12]
 8008a8e:	f8bd 803c 	ldrh.w	r8, [sp, #60]	; 0x3c
 8008a92:	f8bd a040 	ldrh.w	sl, [sp, #64]	; 0x40
 8008a96:	f89d 7044 	ldrb.w	r7, [sp, #68]	; 0x44
 8008a9a:	f89d 9048 	ldrb.w	r9, [sp, #72]	; 0x48
 8008a9e:	f89d 604c 	ldrb.w	r6, [sp, #76]	; 0x4c
 8008aa2:	f89d b058 	ldrb.w	fp, [sp, #88]	; 0x58
 8008aa6:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 8008aaa:	9302      	str	r3, [sp, #8]
    SX1276SetModem( modem );
 8008aac:	f7ff ff5e 	bl	800896c <SX1276SetModem>
    switch( modem )
 8008ab0:	b124      	cbz	r4, 8008abc <SX1276SetRxConfig+0x3c>
 8008ab2:	2c01      	cmp	r4, #1
 8008ab4:	d069      	beq.n	8008b8a <SX1276SetRxConfig+0x10a>
}
 8008ab6:	b005      	add	sp, #20
 8008ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8008abc:	4ba0      	ldr	r3, [pc, #640]	; (8008d40 <SX1276SetRxConfig+0x2c0>)
 8008abe:	9c01      	ldr	r4, [sp, #4]
 8008ac0:	f8c3 40f0 	str.w	r4, [r3, #240]	; 0xf0
            SX1276.Settings.Fsk.Datarate = datarate;
 8008ac4:	f8c3 50f8 	str.w	r5, [r3, #248]	; 0xf8
            SX1276.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 8008ac8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008aca:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
            SX1276.Settings.Fsk.FixLen = fixLen;
 8008ace:	f883 70fe 	strb.w	r7, [r3, #254]	; 0xfe
            SX1276.Settings.Fsk.PayloadLen = payloadLen;
 8008ad2:	f883 90ff 	strb.w	r9, [r3, #255]	; 0xff
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8008ad6:	f883 6100 	strb.w	r6, [r3, #256]	; 0x100
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 8008ada:	f883 b101 	strb.w	fp, [r3, #257]	; 0x101
            SX1276.Settings.Fsk.RxContinuous = rxContinuous;
 8008ade:	9a02      	ldr	r2, [sp, #8]
 8008ae0:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8008ae4:	f8a3 80fc 	strh.w	r8, [r3, #252]	; 0xfc
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 8008ae8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8008aec:	fb02 fa0a 	mul.w	sl, r2, sl
 8008af0:	fbba f2f5 	udiv	r2, sl, r5
 8008af4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 8008af8:	4b92      	ldr	r3, [pc, #584]	; (8008d44 <SX1276SetRxConfig+0x2c4>)
 8008afa:	fbb3 f5f5 	udiv	r5, r3, r5
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 8008afe:	f3c5 2107 	ubfx	r1, r5, #8, #8
 8008b02:	2002      	movs	r0, #2
 8008b04:	f006 fa12 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( bitRate & 0xFF ) );
 8008b08:	b2e9      	uxtb	r1, r5
 8008b0a:	2003      	movs	r0, #3
 8008b0c:	f006 fa0e 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 8008b10:	4620      	mov	r0, r4
 8008b12:	f7ff f91f 	bl	8007d54 <GetFskBandwidthRegValue>
 8008b16:	4601      	mov	r1, r0
 8008b18:	2012      	movs	r0, #18
 8008b1a:	f006 fa07 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 8008b1e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008b20:	f7ff f918 	bl	8007d54 <GetFskBandwidthRegValue>
 8008b24:	4601      	mov	r1, r0
 8008b26:	2013      	movs	r0, #19
 8008b28:	f006 fa00 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8008b2c:	ea4f 2118 	mov.w	r1, r8, lsr #8
 8008b30:	2025      	movs	r0, #37	; 0x25
 8008b32:	f006 f9fb 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8008b36:	fa5f f188 	uxtb.w	r1, r8
 8008b3a:	2026      	movs	r0, #38	; 0x26
 8008b3c:	f006 f9f6 	bl	800ef2c <SX1276Write>
            if( fixLen == 1 )
 8008b40:	b1df      	cbz	r7, 8008b7a <SX1276SetRxConfig+0xfa>
                SX1276Write( REG_PAYLOADLENGTH, payloadLen );
 8008b42:	4649      	mov	r1, r9
 8008b44:	2032      	movs	r0, #50	; 0x32
 8008b46:	f006 f9f1 	bl	800ef2c <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8008b4a:	2030      	movs	r0, #48	; 0x30
 8008b4c:	f006 f9fa 	bl	800ef44 <SX1276Read>
                           RF_PACKETCONFIG1_CRC_MASK &
 8008b50:	f000 016f 	and.w	r1, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8008b54:	b1b7      	cbz	r7, 8008b84 <SX1276SetRxConfig+0x104>
 8008b56:	2300      	movs	r3, #0
 8008b58:	4319      	orrs	r1, r3
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8008b5a:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
            SX1276Write( REG_PACKETCONFIG1,
 8008b5e:	b2c9      	uxtb	r1, r1
 8008b60:	2030      	movs	r0, #48	; 0x30
 8008b62:	f006 f9e3 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8008b66:	2031      	movs	r0, #49	; 0x31
 8008b68:	f006 f9ec 	bl	800ef44 <SX1276Read>
 8008b6c:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8008b70:	b2c9      	uxtb	r1, r1
 8008b72:	2031      	movs	r0, #49	; 0x31
 8008b74:	f006 f9da 	bl	800ef2c <SX1276Write>
        break;
 8008b78:	e79d      	b.n	8008ab6 <SX1276SetRxConfig+0x36>
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 8008b7a:	21ff      	movs	r1, #255	; 0xff
 8008b7c:	2032      	movs	r0, #50	; 0x32
 8008b7e:	f006 f9d5 	bl	800ef2c <SX1276Write>
 8008b82:	e7e2      	b.n	8008b4a <SX1276SetRxConfig+0xca>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8008b84:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8008b88:	e7e6      	b.n	8008b58 <SX1276SetRxConfig+0xd8>
            if( bandwidth > 2 )
 8008b8a:	9b01      	ldr	r3, [sp, #4]
 8008b8c:	2b02      	cmp	r3, #2
 8008b8e:	d900      	bls.n	8008b92 <SX1276SetRxConfig+0x112>
                while( 1 );
 8008b90:	e7fe      	b.n	8008b90 <SX1276SetRxConfig+0x110>
            bandwidth += 7;
 8008b92:	9c01      	ldr	r4, [sp, #4]
 8008b94:	3407      	adds	r4, #7
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8008b96:	4b6a      	ldr	r3, [pc, #424]	; (8008d40 <SX1276SetRxConfig+0x2c0>)
 8008b98:	f8c3 4120 	str.w	r4, [r3, #288]	; 0x120
            SX1276.Settings.LoRa.Datarate = datarate;
 8008b9c:	f8c3 5124 	str.w	r5, [r3, #292]	; 0x124
            SX1276.Settings.LoRa.Coderate = coderate;
 8008ba0:	9a03      	ldr	r2, [sp, #12]
 8008ba2:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8008ba6:	f8a3 812a 	strh.w	r8, [r3, #298]	; 0x12a
            SX1276.Settings.LoRa.FixLen = fixLen;
 8008baa:	f883 712c 	strb.w	r7, [r3, #300]	; 0x12c
            SX1276.Settings.LoRa.PayloadLen = payloadLen;
 8008bae:	f883 912d 	strb.w	r9, [r3, #301]	; 0x12d
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8008bb2:	f883 612e 	strb.w	r6, [r3, #302]	; 0x12e
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8008bb6:	f89d 2050 	ldrb.w	r2, [sp, #80]	; 0x50
 8008bba:	f883 212f 	strb.w	r2, [r3, #303]	; 0x12f
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8008bbe:	f89d 2054 	ldrb.w	r2, [sp, #84]	; 0x54
 8008bc2:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8008bc6:	f883 b131 	strb.w	fp, [r3, #305]	; 0x131
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 8008bca:	9a02      	ldr	r2, [sp, #8]
 8008bcc:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
            if( datarate > 12 )
 8008bd0:	2d0c      	cmp	r5, #12
 8008bd2:	d803      	bhi.n	8008bdc <SX1276SetRxConfig+0x15c>
            else if( datarate < 6 )
 8008bd4:	2d05      	cmp	r5, #5
 8008bd6:	d802      	bhi.n	8008bde <SX1276SetRxConfig+0x15e>
                datarate = 6;
 8008bd8:	2506      	movs	r5, #6
 8008bda:	e000      	b.n	8008bde <SX1276SetRxConfig+0x15e>
                datarate = 12;
 8008bdc:	250c      	movs	r5, #12
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8008bde:	2c07      	cmp	r4, #7
 8008be0:	d063      	beq.n	8008caa <SX1276SetRxConfig+0x22a>
 8008be2:	2c08      	cmp	r4, #8
 8008be4:	d06a      	beq.n	8008cbc <SX1276SetRxConfig+0x23c>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8008be6:	4b56      	ldr	r3, [pc, #344]	; (8008d40 <SX1276SetRxConfig+0x2c0>)
 8008be8:	2200      	movs	r2, #0
 8008bea:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8008bee:	201d      	movs	r0, #29
 8008bf0:	f006 f9a8 	bl	800ef44 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8008bf4:	0123      	lsls	r3, r4, #4
 8008bf6:	b2da      	uxtb	r2, r3
 8008bf8:	9b03      	ldr	r3, [sp, #12]
 8008bfa:	005b      	lsls	r3, r3, #1
 8008bfc:	b2db      	uxtb	r3, r3
 8008bfe:	4313      	orrs	r3, r2
            SX1276Write( REG_LR_MODEMCONFIG1,
 8008c00:	ea43 0107 	orr.w	r1, r3, r7
 8008c04:	201d      	movs	r0, #29
 8008c06:	f006 f991 	bl	800ef2c <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8008c0a:	201e      	movs	r0, #30
 8008c0c:	f006 f99a 	bl	800ef44 <SX1276Read>
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
 8008c10:	f000 0308 	and.w	r3, r0, #8
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 8008c14:	012a      	lsls	r2, r5, #4
 8008c16:	b2d2      	uxtb	r2, r2
                           RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
 8008c18:	431a      	orrs	r2, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 8008c1a:	00b3      	lsls	r3, r6, #2
 8008c1c:	b2db      	uxtb	r3, r3
 8008c1e:	4313      	orrs	r3, r2
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 8008c20:	f3ca 2101 	ubfx	r1, sl, #8, #2
            SX1276Write( REG_LR_MODEMCONFIG2,
 8008c24:	4319      	orrs	r1, r3
 8008c26:	201e      	movs	r0, #30
 8008c28:	f006 f980 	bl	800ef2c <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8008c2c:	2026      	movs	r0, #38	; 0x26
 8008c2e:	f006 f989 	bl	800ef44 <SX1276Read>
 8008c32:	b241      	sxtb	r1, r0
 8008c34:	f021 0108 	bic.w	r1, r1, #8
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8008c38:	4b41      	ldr	r3, [pc, #260]	; (8008d40 <SX1276SetRxConfig+0x2c0>)
 8008c3a:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8008c3e:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8008c42:	b2c9      	uxtb	r1, r1
 8008c44:	2026      	movs	r0, #38	; 0x26
 8008c46:	f006 f971 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 8008c4a:	fa5f f18a 	uxtb.w	r1, sl
 8008c4e:	201f      	movs	r0, #31
 8008c50:	f006 f96c 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8008c54:	ea4f 2118 	mov.w	r1, r8, lsr #8
 8008c58:	2020      	movs	r0, #32
 8008c5a:	f006 f967 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8008c5e:	fa5f f188 	uxtb.w	r1, r8
 8008c62:	2021      	movs	r0, #33	; 0x21
 8008c64:	f006 f962 	bl	800ef2c <SX1276Write>
            if( fixLen == 1 )
 8008c68:	bb5f      	cbnz	r7, 8008cc2 <SX1276SetRxConfig+0x242>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8008c6a:	4b35      	ldr	r3, [pc, #212]	; (8008d40 <SX1276SetRxConfig+0x2c0>)
 8008c6c:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 8008c70:	bb63      	cbnz	r3, 8008ccc <SX1276SetRxConfig+0x24c>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8008c72:	2c09      	cmp	r4, #9
 8008c74:	d03a      	beq.n	8008cec <SX1276SetRxConfig+0x26c>
            else if( bandwidth == 9 )
 8008c76:	2c09      	cmp	r4, #9
 8008c78:	d047      	beq.n	8008d0a <SX1276SetRxConfig+0x28a>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 8008c7a:	2103      	movs	r1, #3
 8008c7c:	2036      	movs	r0, #54	; 0x36
 8008c7e:	f006 f955 	bl	800ef2c <SX1276Write>
            if( datarate == 6 )
 8008c82:	2d06      	cmp	r5, #6
 8008c84:	d04a      	beq.n	8008d1c <SX1276SetRxConfig+0x29c>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8008c86:	2031      	movs	r0, #49	; 0x31
 8008c88:	f006 f95c 	bl	800ef44 <SX1276Read>
 8008c8c:	b241      	sxtb	r1, r0
 8008c8e:	f021 0107 	bic.w	r1, r1, #7
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8008c92:	f041 0103 	orr.w	r1, r1, #3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8008c96:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
 8008c9a:	2031      	movs	r0, #49	; 0x31
 8008c9c:	f006 f946 	bl	800ef2c <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8008ca0:	210a      	movs	r1, #10
 8008ca2:	2037      	movs	r0, #55	; 0x37
 8008ca4:	f006 f942 	bl	800ef2c <SX1276Write>
}
 8008ca8:	e705      	b.n	8008ab6 <SX1276SetRxConfig+0x36>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8008caa:	f1a5 030b 	sub.w	r3, r5, #11
 8008cae:	2b01      	cmp	r3, #1
 8008cb0:	d897      	bhi.n	8008be2 <SX1276SetRxConfig+0x162>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 8008cb2:	4b23      	ldr	r3, [pc, #140]	; (8008d40 <SX1276SetRxConfig+0x2c0>)
 8008cb4:	2201      	movs	r2, #1
 8008cb6:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 8008cba:	e798      	b.n	8008bee <SX1276SetRxConfig+0x16e>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8008cbc:	2d0c      	cmp	r5, #12
 8008cbe:	d192      	bne.n	8008be6 <SX1276SetRxConfig+0x166>
 8008cc0:	e7f7      	b.n	8008cb2 <SX1276SetRxConfig+0x232>
                SX1276Write( REG_LR_PAYLOADLENGTH, payloadLen );
 8008cc2:	4649      	mov	r1, r9
 8008cc4:	2022      	movs	r0, #34	; 0x22
 8008cc6:	f006 f931 	bl	800ef2c <SX1276Write>
 8008cca:	e7ce      	b.n	8008c6a <SX1276SetRxConfig+0x1ea>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8008ccc:	2044      	movs	r0, #68	; 0x44
 8008cce:	f006 f939 	bl	800ef44 <SX1276Read>
 8008cd2:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8008cd6:	b2c9      	uxtb	r1, r1
 8008cd8:	2044      	movs	r0, #68	; 0x44
 8008cda:	f006 f927 	bl	800ef2c <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8008cde:	4b18      	ldr	r3, [pc, #96]	; (8008d40 <SX1276SetRxConfig+0x2c0>)
 8008ce0:	f893 1130 	ldrb.w	r1, [r3, #304]	; 0x130
 8008ce4:	2024      	movs	r0, #36	; 0x24
 8008ce6:	f006 f921 	bl	800ef2c <SX1276Write>
 8008cea:	e7c2      	b.n	8008c72 <SX1276SetRxConfig+0x1f2>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8008cec:	4b14      	ldr	r3, [pc, #80]	; (8008d40 <SX1276SetRxConfig+0x2c0>)
 8008cee:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8008cf2:	4b15      	ldr	r3, [pc, #84]	; (8008d48 <SX1276SetRxConfig+0x2c8>)
 8008cf4:	429a      	cmp	r2, r3
 8008cf6:	d9be      	bls.n	8008c76 <SX1276SetRxConfig+0x1f6>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8008cf8:	2102      	movs	r1, #2
 8008cfa:	2036      	movs	r0, #54	; 0x36
 8008cfc:	f006 f916 	bl	800ef2c <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x64 );
 8008d00:	2164      	movs	r1, #100	; 0x64
 8008d02:	203a      	movs	r0, #58	; 0x3a
 8008d04:	f006 f912 	bl	800ef2c <SX1276Write>
 8008d08:	e7bb      	b.n	8008c82 <SX1276SetRxConfig+0x202>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8008d0a:	2102      	movs	r1, #2
 8008d0c:	2036      	movs	r0, #54	; 0x36
 8008d0e:	f006 f90d 	bl	800ef2c <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 8008d12:	217f      	movs	r1, #127	; 0x7f
 8008d14:	203a      	movs	r0, #58	; 0x3a
 8008d16:	f006 f909 	bl	800ef2c <SX1276Write>
 8008d1a:	e7b2      	b.n	8008c82 <SX1276SetRxConfig+0x202>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8008d1c:	2031      	movs	r0, #49	; 0x31
 8008d1e:	f006 f911 	bl	800ef44 <SX1276Read>
 8008d22:	b241      	sxtb	r1, r0
 8008d24:	f021 0107 	bic.w	r1, r1, #7
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8008d28:	f041 0105 	orr.w	r1, r1, #5
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8008d2c:	f001 01fd 	and.w	r1, r1, #253	; 0xfd
 8008d30:	2031      	movs	r0, #49	; 0x31
 8008d32:	f006 f8fb 	bl	800ef2c <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8008d36:	210c      	movs	r1, #12
 8008d38:	2037      	movs	r0, #55	; 0x37
 8008d3a:	f006 f8f7 	bl	800ef2c <SX1276Write>
 8008d3e:	e6ba      	b.n	8008ab6 <SX1276SetRxConfig+0x36>
 8008d40:	200011c4 	.word	0x200011c4
 8008d44:	01e84800 	.word	0x01e84800
 8008d48:	1f4add40 	.word	0x1f4add40

08008d4c <SX1276SetTxConfig>:
{
 8008d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d50:	b083      	sub	sp, #12
 8008d52:	4604      	mov	r4, r0
 8008d54:	460d      	mov	r5, r1
 8008d56:	9201      	str	r2, [sp, #4]
 8008d58:	9300      	str	r3, [sp, #0]
 8008d5a:	f89d 9034 	ldrb.w	r9, [sp, #52]	; 0x34
 8008d5e:	f8bd 7038 	ldrh.w	r7, [sp, #56]	; 0x38
 8008d62:	f89d 803c 	ldrb.w	r8, [sp, #60]	; 0x3c
 8008d66:	f89d 6040 	ldrb.w	r6, [sp, #64]	; 0x40
 8008d6a:	f89d b044 	ldrb.w	fp, [sp, #68]	; 0x44
 8008d6e:	f89d a04c 	ldrb.w	sl, [sp, #76]	; 0x4c
    SX1276SetModem( modem );
 8008d72:	f7ff fdfb 	bl	800896c <SX1276SetModem>
    SX1276SetRfTxPower( power );
 8008d76:	4628      	mov	r0, r5
 8008d78:	f7fe fe14 	bl	80079a4 <SX1276SetRfTxPower>
    switch( modem )
 8008d7c:	b124      	cbz	r4, 8008d88 <SX1276SetTxConfig+0x3c>
 8008d7e:	2c01      	cmp	r4, #1
 8008d80:	d057      	beq.n	8008e32 <SX1276SetTxConfig+0xe6>
}
 8008d82:	b003      	add	sp, #12
 8008d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Power = power;
 8008d88:	4b81      	ldr	r3, [pc, #516]	; (8008f90 <SX1276SetTxConfig+0x244>)
 8008d8a:	f883 50e8 	strb.w	r5, [r3, #232]	; 0xe8
            SX1276.Settings.Fsk.Fdev = fdev;
 8008d8e:	9801      	ldr	r0, [sp, #4]
 8008d90:	f8c3 00ec 	str.w	r0, [r3, #236]	; 0xec
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8008d94:	9a00      	ldr	r2, [sp, #0]
 8008d96:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
            SX1276.Settings.Fsk.Datarate = datarate;
 8008d9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d9c:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8008da0:	f8a3 70fc 	strh.w	r7, [r3, #252]	; 0xfc
            SX1276.Settings.Fsk.FixLen = fixLen;
 8008da4:	f883 80fe 	strb.w	r8, [r3, #254]	; 0xfe
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8008da8:	f883 6100 	strb.w	r6, [r3, #256]	; 0x100
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 8008dac:	f883 a101 	strb.w	sl, [r3, #257]	; 0x101
            SX1276.Settings.Fsk.TxTimeout = timeout;
 8008db0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008db2:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
            uint32_t fdevInPllSteps = SX1276ConvertFreqInHzToPllStep( fdev );
 8008db6:	f7fe ffb9 	bl	8007d2c <SX1276ConvertFreqInHzToPllStep>
 8008dba:	4604      	mov	r4, r0
            SX1276Write( REG_FDEVMSB, ( uint8_t )( fdevInPllSteps >> 8 ) );
 8008dbc:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8008dc0:	2004      	movs	r0, #4
 8008dc2:	f006 f8b3 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_FDEVLSB, ( uint8_t )( fdevInPllSteps & 0xFF ) );
 8008dc6:	b2e1      	uxtb	r1, r4
 8008dc8:	2005      	movs	r0, #5
 8008dca:	f006 f8af 	bl	800ef2c <SX1276Write>
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 8008dce:	4c71      	ldr	r4, [pc, #452]	; (8008f94 <SX1276SetTxConfig+0x248>)
 8008dd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008dd2:	fbb4 f4f3 	udiv	r4, r4, r3
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 8008dd6:	f3c4 2107 	ubfx	r1, r4, #8, #8
 8008dda:	2002      	movs	r0, #2
 8008ddc:	f006 f8a6 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( bitRate & 0xFF ) );
 8008de0:	b2e1      	uxtb	r1, r4
 8008de2:	2003      	movs	r0, #3
 8008de4:	f006 f8a2 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8008de8:	0a39      	lsrs	r1, r7, #8
 8008dea:	2025      	movs	r0, #37	; 0x25
 8008dec:	f006 f89e 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8008df0:	b2f9      	uxtb	r1, r7
 8008df2:	2026      	movs	r0, #38	; 0x26
 8008df4:	f006 f89a 	bl	800ef2c <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8008df8:	2030      	movs	r0, #48	; 0x30
 8008dfa:	f006 f8a3 	bl	800ef44 <SX1276Read>
                           RF_PACKETCONFIG1_CRC_MASK &
 8008dfe:	f000 016f 	and.w	r1, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8008e02:	f1b8 0f00 	cmp.w	r8, #0
 8008e06:	d011      	beq.n	8008e2c <SX1276SetTxConfig+0xe0>
 8008e08:	2300      	movs	r3, #0
 8008e0a:	4319      	orrs	r1, r3
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8008e0c:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
            SX1276Write( REG_PACKETCONFIG1,
 8008e10:	b2c9      	uxtb	r1, r1
 8008e12:	2030      	movs	r0, #48	; 0x30
 8008e14:	f006 f88a 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8008e18:	2031      	movs	r0, #49	; 0x31
 8008e1a:	f006 f893 	bl	800ef44 <SX1276Read>
 8008e1e:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8008e22:	b2c9      	uxtb	r1, r1
 8008e24:	2031      	movs	r0, #49	; 0x31
 8008e26:	f006 f881 	bl	800ef2c <SX1276Write>
        break;
 8008e2a:	e7aa      	b.n	8008d82 <SX1276SetTxConfig+0x36>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8008e2c:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8008e30:	e7eb      	b.n	8008e0a <SX1276SetTxConfig+0xbe>
            SX1276.Settings.LoRa.Power = power;
 8008e32:	4b57      	ldr	r3, [pc, #348]	; (8008f90 <SX1276SetTxConfig+0x244>)
 8008e34:	f883 511c 	strb.w	r5, [r3, #284]	; 0x11c
            if( bandwidth > 2 )
 8008e38:	9b00      	ldr	r3, [sp, #0]
 8008e3a:	2b02      	cmp	r3, #2
 8008e3c:	d900      	bls.n	8008e40 <SX1276SetTxConfig+0xf4>
                while( 1 );
 8008e3e:	e7fe      	b.n	8008e3e <SX1276SetTxConfig+0xf2>
            bandwidth += 7;
 8008e40:	9c00      	ldr	r4, [sp, #0]
 8008e42:	3407      	adds	r4, #7
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8008e44:	4b52      	ldr	r3, [pc, #328]	; (8008f90 <SX1276SetTxConfig+0x244>)
 8008e46:	f8c3 4120 	str.w	r4, [r3, #288]	; 0x120
            SX1276.Settings.LoRa.Datarate = datarate;
 8008e4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008e4c:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
            SX1276.Settings.LoRa.Coderate = coderate;
 8008e50:	f883 9129 	strb.w	r9, [r3, #297]	; 0x129
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8008e54:	f8a3 712a 	strh.w	r7, [r3, #298]	; 0x12a
            SX1276.Settings.LoRa.FixLen = fixLen;
 8008e58:	f883 812c 	strb.w	r8, [r3, #300]	; 0x12c
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8008e5c:	f883 b12f 	strb.w	fp, [r3, #303]	; 0x12f
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8008e60:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
 8008e64:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8008e68:	f883 612e 	strb.w	r6, [r3, #302]	; 0x12e
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8008e6c:	f883 a131 	strb.w	sl, [r3, #305]	; 0x131
            SX1276.Settings.LoRa.TxTimeout = timeout;
 8008e70:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008e72:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
            if( datarate > 12 )
 8008e76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e78:	2b0c      	cmp	r3, #12
 8008e7a:	d804      	bhi.n	8008e86 <SX1276SetTxConfig+0x13a>
            else if( datarate < 6 )
 8008e7c:	2b05      	cmp	r3, #5
 8008e7e:	d804      	bhi.n	8008e8a <SX1276SetTxConfig+0x13e>
                datarate = 6;
 8008e80:	2306      	movs	r3, #6
 8008e82:	930c      	str	r3, [sp, #48]	; 0x30
 8008e84:	e001      	b.n	8008e8a <SX1276SetTxConfig+0x13e>
                datarate = 12;
 8008e86:	230c      	movs	r3, #12
 8008e88:	930c      	str	r3, [sp, #48]	; 0x30
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8008e8a:	2c07      	cmp	r4, #7
 8008e8c:	d051      	beq.n	8008f32 <SX1276SetTxConfig+0x1e6>
 8008e8e:	2c08      	cmp	r4, #8
 8008e90:	d058      	beq.n	8008f44 <SX1276SetTxConfig+0x1f8>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8008e92:	4b3f      	ldr	r3, [pc, #252]	; (8008f90 <SX1276SetTxConfig+0x244>)
 8008e94:	2200      	movs	r2, #0
 8008e96:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8008e9a:	f1bb 0f00 	cmp.w	fp, #0
 8008e9e:	d155      	bne.n	8008f4c <SX1276SetTxConfig+0x200>
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8008ea0:	201d      	movs	r0, #29
 8008ea2:	f006 f84f 	bl	800ef44 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8008ea6:	0123      	lsls	r3, r4, #4
 8008ea8:	b2da      	uxtb	r2, r3
 8008eaa:	ea4f 0349 	mov.w	r3, r9, lsl #1
 8008eae:	b2db      	uxtb	r3, r3
 8008eb0:	4313      	orrs	r3, r2
            SX1276Write( REG_LR_MODEMCONFIG1,
 8008eb2:	ea43 0108 	orr.w	r1, r3, r8
 8008eb6:	201d      	movs	r0, #29
 8008eb8:	f006 f838 	bl	800ef2c <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8008ebc:	201e      	movs	r0, #30
 8008ebe:	f006 f841 	bl	800ef44 <SX1276Read>
                           RFLR_MODEMCONFIG2_SF_MASK &
 8008ec2:	f000 010b 	and.w	r1, r0, #11
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 8008ec6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008ec8:	011b      	lsls	r3, r3, #4
 8008eca:	b2db      	uxtb	r3, r3
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) |
 8008ecc:	4319      	orrs	r1, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 8008ece:	00b3      	lsls	r3, r6, #2
 8008ed0:	b2db      	uxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG2,
 8008ed2:	4319      	orrs	r1, r3
 8008ed4:	201e      	movs	r0, #30
 8008ed6:	f006 f829 	bl	800ef2c <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8008eda:	2026      	movs	r0, #38	; 0x26
 8008edc:	f006 f832 	bl	800ef44 <SX1276Read>
 8008ee0:	b241      	sxtb	r1, r0
 8008ee2:	f021 0108 	bic.w	r1, r1, #8
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8008ee6:	4b2a      	ldr	r3, [pc, #168]	; (8008f90 <SX1276SetTxConfig+0x244>)
 8008ee8:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8008eec:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8008ef0:	b2c9      	uxtb	r1, r1
 8008ef2:	2026      	movs	r0, #38	; 0x26
 8008ef4:	f006 f81a 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8008ef8:	0a39      	lsrs	r1, r7, #8
 8008efa:	2020      	movs	r0, #32
 8008efc:	f006 f816 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 8008f00:	b2f9      	uxtb	r1, r7
 8008f02:	2021      	movs	r0, #33	; 0x21
 8008f04:	f006 f812 	bl	800ef2c <SX1276Write>
            if( datarate == 6 )
 8008f08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f0a:	2b06      	cmp	r3, #6
 8008f0c:	d02e      	beq.n	8008f6c <SX1276SetTxConfig+0x220>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8008f0e:	2031      	movs	r0, #49	; 0x31
 8008f10:	f006 f818 	bl	800ef44 <SX1276Read>
 8008f14:	b241      	sxtb	r1, r0
 8008f16:	f021 0107 	bic.w	r1, r1, #7
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8008f1a:	f041 0103 	orr.w	r1, r1, #3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8008f1e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
 8008f22:	2031      	movs	r0, #49	; 0x31
 8008f24:	f006 f802 	bl	800ef2c <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8008f28:	210a      	movs	r1, #10
 8008f2a:	2037      	movs	r0, #55	; 0x37
 8008f2c:	f005 fffe 	bl	800ef2c <SX1276Write>
}
 8008f30:	e727      	b.n	8008d82 <SX1276SetTxConfig+0x36>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8008f32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f34:	3b0b      	subs	r3, #11
 8008f36:	2b01      	cmp	r3, #1
 8008f38:	d8a9      	bhi.n	8008e8e <SX1276SetTxConfig+0x142>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 8008f3a:	4b15      	ldr	r3, [pc, #84]	; (8008f90 <SX1276SetTxConfig+0x244>)
 8008f3c:	2201      	movs	r2, #1
 8008f3e:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 8008f42:	e7aa      	b.n	8008e9a <SX1276SetTxConfig+0x14e>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8008f44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f46:	2b0c      	cmp	r3, #12
 8008f48:	d1a3      	bne.n	8008e92 <SX1276SetTxConfig+0x146>
 8008f4a:	e7f6      	b.n	8008f3a <SX1276SetTxConfig+0x1ee>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8008f4c:	2044      	movs	r0, #68	; 0x44
 8008f4e:	f005 fff9 	bl	800ef44 <SX1276Read>
 8008f52:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8008f56:	b2c9      	uxtb	r1, r1
 8008f58:	2044      	movs	r0, #68	; 0x44
 8008f5a:	f005 ffe7 	bl	800ef2c <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8008f5e:	4b0c      	ldr	r3, [pc, #48]	; (8008f90 <SX1276SetTxConfig+0x244>)
 8008f60:	f893 1130 	ldrb.w	r1, [r3, #304]	; 0x130
 8008f64:	2024      	movs	r0, #36	; 0x24
 8008f66:	f005 ffe1 	bl	800ef2c <SX1276Write>
 8008f6a:	e799      	b.n	8008ea0 <SX1276SetTxConfig+0x154>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8008f6c:	2031      	movs	r0, #49	; 0x31
 8008f6e:	f005 ffe9 	bl	800ef44 <SX1276Read>
 8008f72:	b241      	sxtb	r1, r0
 8008f74:	f021 0107 	bic.w	r1, r1, #7
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8008f78:	f041 0105 	orr.w	r1, r1, #5
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8008f7c:	f001 01fd 	and.w	r1, r1, #253	; 0xfd
 8008f80:	2031      	movs	r0, #49	; 0x31
 8008f82:	f005 ffd3 	bl	800ef2c <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8008f86:	210c      	movs	r1, #12
 8008f88:	2037      	movs	r0, #55	; 0x37
 8008f8a:	f005 ffcf 	bl	800ef2c <SX1276Write>
 8008f8e:	e6f8      	b.n	8008d82 <SX1276SetTxConfig+0x36>
 8008f90:	200011c4 	.word	0x200011c4
 8008f94:	01e84800 	.word	0x01e84800

08008f98 <SX1276SetTxContinuousWave>:
{
 8008f98:	b530      	push	{r4, r5, lr}
 8008f9a:	b08b      	sub	sp, #44	; 0x2c
 8008f9c:	460d      	mov	r5, r1
    uint32_t timeout = ( uint32_t )time * 1000;
 8008f9e:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8008fa2:	fb02 f404 	mul.w	r4, r2, r4
    SX1276SetChannel( freq );
 8008fa6:	f7fe ff27 	bl	8007df8 <SX1276SetChannel>
    SX1276SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 8008faa:	9408      	str	r4, [sp, #32]
 8008fac:	2000      	movs	r0, #0
 8008fae:	9007      	str	r0, [sp, #28]
 8008fb0:	9006      	str	r0, [sp, #24]
 8008fb2:	9005      	str	r0, [sp, #20]
 8008fb4:	9004      	str	r0, [sp, #16]
 8008fb6:	9003      	str	r0, [sp, #12]
 8008fb8:	2305      	movs	r3, #5
 8008fba:	9302      	str	r3, [sp, #8]
 8008fbc:	9001      	str	r0, [sp, #4]
 8008fbe:	f44f 5396 	mov.w	r3, #4800	; 0x12c0
 8008fc2:	9300      	str	r3, [sp, #0]
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	4602      	mov	r2, r0
 8008fc8:	4629      	mov	r1, r5
 8008fca:	f7ff febf 	bl	8008d4c <SX1276SetTxConfig>
    SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 8008fce:	2031      	movs	r0, #49	; 0x31
 8008fd0:	f005 ffb8 	bl	800ef44 <SX1276Read>
 8008fd4:	f000 01bf 	and.w	r1, r0, #191	; 0xbf
 8008fd8:	2031      	movs	r0, #49	; 0x31
 8008fda:	f005 ffa7 	bl	800ef2c <SX1276Write>
    SX1276Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 8008fde:	21f0      	movs	r1, #240	; 0xf0
 8008fe0:	2040      	movs	r0, #64	; 0x40
 8008fe2:	f005 ffa3 	bl	800ef2c <SX1276Write>
    SX1276Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 8008fe6:	21a0      	movs	r1, #160	; 0xa0
 8008fe8:	2041      	movs	r0, #65	; 0x41
 8008fea:	f005 ff9f 	bl	800ef2c <SX1276Write>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8008fee:	4d08      	ldr	r5, [pc, #32]	; (8009010 <SX1276SetTxContinuousWave+0x78>)
 8008ff0:	4621      	mov	r1, r4
 8008ff2:	4628      	mov	r0, r5
 8008ff4:	f005 fec2 	bl	800ed7c <TimerSetValue>
    SX1276.Settings.State = RF_TX_RUNNING;
 8008ff8:	4b06      	ldr	r3, [pc, #24]	; (8009014 <SX1276SetTxContinuousWave+0x7c>)
 8008ffa:	2202      	movs	r2, #2
 8008ffc:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    TimerStart( &TxTimeoutTimer );
 8009000:	4628      	mov	r0, r5
 8009002:	f7fe fdd9 	bl	8007bb8 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8009006:	2003      	movs	r0, #3
 8009008:	f005 ffa8 	bl	800ef5c <SX1276SetOpMode>
}
 800900c:	b00b      	add	sp, #44	; 0x2c
 800900e:	bd30      	pop	{r4, r5, pc}
 8009010:	20001308 	.word	0x20001308
 8009014:	200011c4 	.word	0x200011c4

08009018 <SX1276SetMaxPayloadLength>:
{
 8009018:	b538      	push	{r3, r4, r5, lr}
 800901a:	4604      	mov	r4, r0
 800901c:	460d      	mov	r5, r1
    SX1276SetModem( modem );
 800901e:	f7ff fca5 	bl	800896c <SX1276SetModem>
    switch( modem )
 8009022:	b114      	cbz	r4, 800902a <SX1276SetMaxPayloadLength+0x12>
 8009024:	2c01      	cmp	r4, #1
 8009026:	d00a      	beq.n	800903e <SX1276SetMaxPayloadLength+0x26>
}
 8009028:	bd38      	pop	{r3, r4, r5, pc}
        if( SX1276.Settings.Fsk.FixLen == false )
 800902a:	4b07      	ldr	r3, [pc, #28]	; (8009048 <SX1276SetMaxPayloadLength+0x30>)
 800902c:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 8009030:	2b00      	cmp	r3, #0
 8009032:	d1f9      	bne.n	8009028 <SX1276SetMaxPayloadLength+0x10>
            SX1276Write( REG_PAYLOADLENGTH, max );
 8009034:	4629      	mov	r1, r5
 8009036:	2032      	movs	r0, #50	; 0x32
 8009038:	f005 ff78 	bl	800ef2c <SX1276Write>
 800903c:	e7f4      	b.n	8009028 <SX1276SetMaxPayloadLength+0x10>
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
 800903e:	4629      	mov	r1, r5
 8009040:	2023      	movs	r0, #35	; 0x23
 8009042:	f005 ff73 	bl	800ef2c <SX1276Write>
}
 8009046:	e7ef      	b.n	8009028 <SX1276SetMaxPayloadLength+0x10>
 8009048:	200011c4 	.word	0x200011c4

0800904c <SX1276SetPublicNetwork>:
{
 800904c:	b510      	push	{r4, lr}
 800904e:	4604      	mov	r4, r0
    SX1276SetModem( MODEM_LORA );
 8009050:	2001      	movs	r0, #1
 8009052:	f7ff fc8b 	bl	800896c <SX1276SetModem>
    SX1276.Settings.LoRa.PublicNetwork = enable;
 8009056:	4b07      	ldr	r3, [pc, #28]	; (8009074 <SX1276SetPublicNetwork+0x28>)
 8009058:	f883 4138 	strb.w	r4, [r3, #312]	; 0x138
    if( enable == true )
 800905c:	b124      	cbz	r4, 8009068 <SX1276SetPublicNetwork+0x1c>
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 800905e:	2134      	movs	r1, #52	; 0x34
 8009060:	2039      	movs	r0, #57	; 0x39
 8009062:	f005 ff63 	bl	800ef2c <SX1276Write>
}
 8009066:	bd10      	pop	{r4, pc}
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 8009068:	2112      	movs	r1, #18
 800906a:	2039      	movs	r0, #57	; 0x39
 800906c:	f005 ff5e 	bl	800ef2c <SX1276Write>
}
 8009070:	e7f9      	b.n	8009066 <SX1276SetPublicNetwork+0x1a>
 8009072:	bf00      	nop
 8009074:	200011c4 	.word	0x200011c4

08009078 <SX1276OnTimeoutIrq>:
{
 8009078:	b538      	push	{r3, r4, r5, lr}
    switch( SX1276.Settings.State )
 800907a:	4b33      	ldr	r3, [pc, #204]	; (8009148 <SX1276OnTimeoutIrq+0xd0>)
 800907c:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8009080:	2b01      	cmp	r3, #1
 8009082:	d002      	beq.n	800908a <SX1276OnTimeoutIrq+0x12>
 8009084:	2b02      	cmp	r3, #2
 8009086:	d033      	beq.n	80090f0 <SX1276OnTimeoutIrq+0x78>
}
 8009088:	bd38      	pop	{r3, r4, r5, pc}
        if( SX1276.Settings.Modem == MODEM_FSK )
 800908a:	4b2f      	ldr	r3, [pc, #188]	; (8009148 <SX1276OnTimeoutIrq+0xd0>)
 800908c:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8009090:	b143      	cbz	r3, 80090a4 <SX1276OnTimeoutIrq+0x2c>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8009092:	4b2e      	ldr	r3, [pc, #184]	; (800914c <SX1276OnTimeoutIrq+0xd4>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d0f6      	beq.n	8009088 <SX1276OnTimeoutIrq+0x10>
 800909a:	68db      	ldr	r3, [r3, #12]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d0f3      	beq.n	8009088 <SX1276OnTimeoutIrq+0x10>
            RadioEvents->RxTimeout( );
 80090a0:	4798      	blx	r3
 80090a2:	e7f1      	b.n	8009088 <SX1276OnTimeoutIrq+0x10>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 80090a4:	4c28      	ldr	r4, [pc, #160]	; (8009148 <SX1276OnTimeoutIrq+0xd0>)
 80090a6:	f884 310c 	strb.w	r3, [r4, #268]	; 0x10c
            SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 80090aa:	f884 310d 	strb.w	r3, [r4, #269]	; 0x10d
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80090ae:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
            SX1276.Settings.FskPacketHandler.Size = 0;
 80090b2:	f8a4 3116 	strh.w	r3, [r4, #278]	; 0x116
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80090b6:	210b      	movs	r1, #11
 80090b8:	203e      	movs	r0, #62	; 0x3e
 80090ba:	f005 ff37 	bl	800ef2c <SX1276Write>
            SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 80090be:	2110      	movs	r1, #16
 80090c0:	203f      	movs	r0, #63	; 0x3f
 80090c2:	f005 ff33 	bl	800ef2c <SX1276Write>
            if( SX1276.Settings.Fsk.RxContinuous == true )
 80090c6:	f894 3102 	ldrb.w	r3, [r4, #258]	; 0x102
 80090ca:	b14b      	cbz	r3, 80090e0 <SX1276OnTimeoutIrq+0x68>
                SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80090cc:	200d      	movs	r0, #13
 80090ce:	f005 ff39 	bl	800ef44 <SX1276Read>
 80090d2:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80090d6:	b2c9      	uxtb	r1, r1
 80090d8:	200d      	movs	r0, #13
 80090da:	f005 ff27 	bl	800ef2c <SX1276Write>
 80090de:	e7d8      	b.n	8009092 <SX1276OnTimeoutIrq+0x1a>
                SX1276.Settings.State = RF_IDLE;
 80090e0:	4b19      	ldr	r3, [pc, #100]	; (8009148 <SX1276OnTimeoutIrq+0xd0>)
 80090e2:	2200      	movs	r2, #0
 80090e4:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                TimerStop( &RxTimeoutSyncWord );
 80090e8:	4819      	ldr	r0, [pc, #100]	; (8009150 <SX1276OnTimeoutIrq+0xd8>)
 80090ea:	f7fe fddf 	bl	8007cac <TimerStop>
 80090ee:	e7d0      	b.n	8009092 <SX1276OnTimeoutIrq+0x1a>
        SX1276Reset( );
 80090f0:	f7fe f9d8 	bl	80074a4 <SX1276Reset>
        RxChainCalibration( );
 80090f4:	f7ff f960 	bl	80083b8 <RxChainCalibration>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 80090f8:	2000      	movs	r0, #0
 80090fa:	f005 ff2f 	bl	800ef5c <SX1276SetOpMode>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80090fe:	2400      	movs	r4, #0
 8009100:	e00c      	b.n	800911c <SX1276OnTimeoutIrq+0xa4>
            SX1276SetModem( RadioRegsInit[i].Modem );
 8009102:	4a14      	ldr	r2, [pc, #80]	; (8009154 <SX1276OnTimeoutIrq+0xdc>)
 8009104:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8009108:	18d5      	adds	r5, r2, r3
 800910a:	5cd0      	ldrb	r0, [r2, r3]
 800910c:	f7ff fc2e 	bl	800896c <SX1276SetModem>
            SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8009110:	78a9      	ldrb	r1, [r5, #2]
 8009112:	7868      	ldrb	r0, [r5, #1]
 8009114:	f005 ff0a 	bl	800ef2c <SX1276Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8009118:	3401      	adds	r4, #1
 800911a:	b2e4      	uxtb	r4, r4
 800911c:	2c0f      	cmp	r4, #15
 800911e:	d9f0      	bls.n	8009102 <SX1276OnTimeoutIrq+0x8a>
        SX1276SetModem( MODEM_FSK );
 8009120:	2000      	movs	r0, #0
 8009122:	f7ff fc23 	bl	800896c <SX1276SetModem>
        SX1276SetPublicNetwork( SX1276.Settings.LoRa.PublicNetwork );
 8009126:	4c08      	ldr	r4, [pc, #32]	; (8009148 <SX1276OnTimeoutIrq+0xd0>)
 8009128:	f894 0138 	ldrb.w	r0, [r4, #312]	; 0x138
 800912c:	f7ff ff8e 	bl	800904c <SX1276SetPublicNetwork>
        SX1276.Settings.State = RF_IDLE;
 8009130:	2300      	movs	r3, #0
 8009132:	f884 30e0 	strb.w	r3, [r4, #224]	; 0xe0
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8009136:	4b05      	ldr	r3, [pc, #20]	; (800914c <SX1276OnTimeoutIrq+0xd4>)
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d0a4      	beq.n	8009088 <SX1276OnTimeoutIrq+0x10>
 800913e:	685b      	ldr	r3, [r3, #4]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d0a1      	beq.n	8009088 <SX1276OnTimeoutIrq+0x10>
            RadioEvents->TxTimeout( );
 8009144:	4798      	blx	r3
}
 8009146:	e79f      	b.n	8009088 <SX1276OnTimeoutIrq+0x10>
 8009148:	200011c4 	.word	0x200011c4
 800914c:	20001090 	.word	0x20001090
 8009150:	20001094 	.word	0x20001094
 8009154:	08011920 	.word	0x08011920

08009158 <uart_stm32_configure>:
}

#ifdef CONFIG_UART_USE_RUNTIME_CONFIGURE
static int uart_stm32_configure(const struct device *dev,
				const struct uart_config *cfg)
{
 8009158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800915c:	b090      	sub	sp, #64	; 0x40
 800915e:	460c      	mov	r4, r1
	struct uart_stm32_data *data = dev->data;
 8009160:	6906      	ldr	r6, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8009162:	6843      	ldr	r3, [r0, #4]
 8009164:	681d      	ldr	r5, [r3, #0]
	const uint32_t parity = uart_stm32_cfg2ll_parity(cfg->parity);
 8009166:	790a      	ldrb	r2, [r1, #4]
	switch (parity) {
 8009168:	2a01      	cmp	r2, #1
 800916a:	d015      	beq.n	8009198 <uart_stm32_configure+0x40>
 800916c:	2a02      	cmp	r2, #2
 800916e:	d116      	bne.n	800919e <uart_stm32_configure+0x46>
		return LL_USART_PARITY_EVEN;
 8009170:	f44f 6e80 	mov.w	lr, #1024	; 0x400
	const uint32_t stopbits = uart_stm32_cfg2ll_stopbits(cfg->stop_bits);
 8009174:	7963      	ldrb	r3, [r4, #5]
	switch (sb) {
 8009176:	2b01      	cmp	r3, #1
 8009178:	d017      	beq.n	80091aa <uart_stm32_configure+0x52>
 800917a:	2b02      	cmp	r3, #2
 800917c:	d018      	beq.n	80091b0 <uart_stm32_configure+0x58>
 800917e:	b18b      	cbz	r3, 80091a4 <uart_stm32_configure+0x4c>
		return LL_USART_STOPBITS_2;
 8009180:	f44f 5c00 	mov.w	ip, #8192	; 0x2000
	const uint32_t databits = uart_stm32_cfg2ll_databits(cfg->data_bits,
 8009184:	79a1      	ldrb	r1, [r4, #6]
	switch (db) {
 8009186:	2902      	cmp	r1, #2
 8009188:	d015      	beq.n	80091b6 <uart_stm32_configure+0x5e>
 800918a:	2904      	cmp	r1, #4
 800918c:	d019      	beq.n	80091c2 <uart_stm32_configure+0x6a>
		if (p == UART_CFG_PARITY_NONE) {
 800918e:	2a00      	cmp	r2, #0
 8009190:	f040 8097 	bne.w	80092c2 <uart_stm32_configure+0x16a>
			return LL_USART_DATAWIDTH_8B;
 8009194:	2700      	movs	r7, #0
 8009196:	e016      	b.n	80091c6 <uart_stm32_configure+0x6e>
	switch (parity) {
 8009198:	f44f 6ec0 	mov.w	lr, #1536	; 0x600
 800919c:	e7ea      	b.n	8009174 <uart_stm32_configure+0x1c>
		return LL_USART_PARITY_NONE;
 800919e:	f04f 0e00 	mov.w	lr, #0
 80091a2:	e7e7      	b.n	8009174 <uart_stm32_configure+0x1c>
	switch (sb) {
 80091a4:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
 80091a8:	e7ec      	b.n	8009184 <uart_stm32_configure+0x2c>
		return LL_USART_STOPBITS_1;
 80091aa:	f04f 0c00 	mov.w	ip, #0
 80091ae:	e7e9      	b.n	8009184 <uart_stm32_configure+0x2c>
		return LL_USART_STOPBITS_1_5;
 80091b0:	f44f 5c40 	mov.w	ip, #12288	; 0x3000
 80091b4:	e7e6      	b.n	8009184 <uart_stm32_configure+0x2c>
		if (p == UART_CFG_PARITY_NONE) {
 80091b6:	b10a      	cbz	r2, 80091bc <uart_stm32_configure+0x64>
			return LL_USART_DATAWIDTH_8B;
 80091b8:	2700      	movs	r7, #0
 80091ba:	e004      	b.n	80091c6 <uart_stm32_configure+0x6e>
			return LL_USART_DATAWIDTH_7B;
 80091bc:	f04f 5780 	mov.w	r7, #268435456	; 0x10000000
 80091c0:	e001      	b.n	80091c6 <uart_stm32_configure+0x6e>
	switch (db) {
 80091c2:	f44f 5780 	mov.w	r7, #4096	; 0x1000
							     cfg->parity);
	const uint32_t flowctrl = uart_stm32_cfg2ll_hwctrl(cfg->flow_ctrl);
 80091c6:	f894 a007 	ldrb.w	sl, [r4, #7]
	if (fc == UART_CFG_FLOW_CTRL_RTS_CTS) {
 80091ca:	f1ba 0f01 	cmp.w	sl, #1
 80091ce:	d07b      	beq.n	80092c8 <uart_stm32_configure+0x170>
	return LL_USART_HWCONTROL_NONE;
 80091d0:	f04f 0800 	mov.w	r8, #0

	/* Hardware doesn't support mark or space parity */
	if ((cfg->parity == UART_CFG_PARITY_MARK) ||
 80091d4:	f1a2 0903 	sub.w	r9, r2, #3
 80091d8:	fa5f f989 	uxtb.w	r9, r9
 80091dc:	f1b9 0f01 	cmp.w	r9, #1
 80091e0:	f240 80c1 	bls.w	8009366 <uart_stm32_configure+0x20e>
	    (cfg->parity == UART_CFG_PARITY_SPACE)) {
		return -ENOTSUP;
	}

	/* Driver does not supports parity + 9 databits */
	if ((cfg->parity != UART_CFG_PARITY_NONE) &&
 80091e4:	b112      	cbz	r2, 80091ec <uart_stm32_configure+0x94>
 80091e6:	2904      	cmp	r1, #4
 80091e8:	f000 80c0 	beq.w	800936c <uart_stm32_configure+0x214>
	if (IS_LPUART_INSTANCE(UartInstance) &&
	    (cfg->stop_bits == UART_CFG_STOP_BITS_0_5)) {
		return -ENOTSUP;
	}
#else
	if (cfg->stop_bits == UART_CFG_STOP_BITS_0_5) {
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	f000 80c0 	beq.w	8009372 <uart_stm32_configure+0x21a>
	if (IS_LPUART_INSTANCE(UartInstance) &&
	    (cfg->stop_bits == UART_CFG_STOP_BITS_1_5)) {
		return -ENOTSUP;
	}
#else
	if (cfg->stop_bits == UART_CFG_STOP_BITS_1_5) {
 80091f2:	2b02      	cmp	r3, #2
 80091f4:	f000 80c0 	beq.w	8009378 <uart_stm32_configure+0x220>
		return -ENOTSUP;
	}
#endif

	/* Driver doesn't support 5 or 6 databits and potentially 7 or 9 */
	if ((cfg->data_bits == UART_CFG_DATA_BITS_5) ||
 80091f8:	2901      	cmp	r1, #1
 80091fa:	f240 80c0 	bls.w	800937e <uart_stm32_configure+0x226>
	    (cfg->data_bits == UART_CFG_DATA_BITS_6)
#ifndef LL_USART_DATAWIDTH_7B
	    || (cfg->data_bits == UART_CFG_DATA_BITS_7)
#endif /* LL_USART_DATAWIDTH_7B */
	    || (cfg->data_bits == UART_CFG_DATA_BITS_9)) {
 80091fe:	2904      	cmp	r1, #4
 8009200:	f000 80c0 	beq.w	8009384 <uart_stm32_configure+0x22c>
		return -ENOTSUP;
	}

	/* Driver supports only RTS CTS flow control */
	if (cfg->flow_ctrl != UART_CFG_FLOW_CTRL_NONE) {
 8009204:	f1ba 0f00 	cmp.w	sl, #0
 8009208:	d017      	beq.n	800923a <uart_stm32_configure+0xe2>
		if (!IS_UART_HWFLOW_INSTANCE(UartInstance) ||
 800920a:	4b63      	ldr	r3, [pc, #396]	; (8009398 <uart_stm32_configure+0x240>)
 800920c:	429d      	cmp	r5, r3
 800920e:	d010      	beq.n	8009232 <uart_stm32_configure+0xda>
 8009210:	f5a3 4374 	sub.w	r3, r3, #62464	; 0xf400
 8009214:	429d      	cmp	r5, r3
 8009216:	d00c      	beq.n	8009232 <uart_stm32_configure+0xda>
 8009218:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800921c:	429d      	cmp	r5, r3
 800921e:	d008      	beq.n	8009232 <uart_stm32_configure+0xda>
 8009220:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009224:	429d      	cmp	r5, r3
 8009226:	d004      	beq.n	8009232 <uart_stm32_configure+0xda>
 8009228:	f503 5350 	add.w	r3, r3, #13312	; 0x3400
 800922c:	429d      	cmp	r5, r3
 800922e:	f040 80ac 	bne.w	800938a <uart_stm32_configure+0x232>
 8009232:	f1ba 0f01 	cmp.w	sl, #1
 8009236:	f040 80ab 	bne.w	8009390 <uart_stm32_configure+0x238>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)
{
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 800923a:	682b      	ldr	r3, [r5, #0]
 800923c:	f023 0301 	bic.w	r3, r3, #1
 8009240:	602b      	str	r3, [r5, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8009242:	6843      	ldr	r3, [r0, #4]
 8009244:	681a      	ldr	r2, [r3, #0]
  *         @arg @ref LL_USART_PARITY_EVEN
  *         @arg @ref LL_USART_PARITY_ODD
  */
__STATIC_INLINE uint32_t LL_USART_GetParity(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 8009246:	6813      	ldr	r3, [r2, #0]
 8009248:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
		}
	}

	LL_USART_Disable(UartInstance);

	if (parity != uart_stm32_get_parity(dev)) {
 800924c:	459e      	cmp	lr, r3
 800924e:	d005      	beq.n	800925c <uart_stm32_configure+0x104>
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
 8009250:	6813      	ldr	r3, [r2, #0]
 8009252:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009256:	ea4e 0303 	orr.w	r3, lr, r3
 800925a:	6013      	str	r3, [r2, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800925c:	6843      	ldr	r3, [r0, #4]
 800925e:	681a      	ldr	r2, [r3, #0]
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  */
__STATIC_INLINE uint32_t LL_USART_GetStopBitsLength(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 8009260:	6853      	ldr	r3, [r2, #4]
 8009262:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
		uart_stm32_set_parity(dev, parity);
	}

	if (stopbits != uart_stm32_get_stopbits(dev)) {
 8009266:	459c      	cmp	ip, r3
 8009268:	d005      	beq.n	8009276 <uart_stm32_configure+0x11e>
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800926a:	6853      	ldr	r3, [r2, #4]
 800926c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009270:	ea4c 0303 	orr.w	r3, ip, r3
 8009274:	6053      	str	r3, [r2, #4]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8009276:	6843      	ldr	r3, [r0, #4]
 8009278:	681a      	ldr	r2, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 800927a:	6813      	ldr	r3, [r2, #0]
 800927c:	f003 2310 	and.w	r3, r3, #268439552	; 0x10001000
		uart_stm32_set_stopbits(dev, stopbits);
	}

	if (databits != uart_stm32_get_databits(dev)) {
 8009280:	429f      	cmp	r7, r3
 8009282:	d004      	beq.n	800928e <uart_stm32_configure+0x136>
  MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth);
 8009284:	6813      	ldr	r3, [r2, #0]
 8009286:	f023 2310 	bic.w	r3, r3, #268439552	; 0x10001000
 800928a:	431f      	orrs	r7, r3
 800928c:	6017      	str	r7, [r2, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800928e:	6843      	ldr	r3, [r0, #4]
 8009290:	681a      	ldr	r2, [r3, #0]
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  */
__STATIC_INLINE uint32_t LL_USART_GetHWFlowCtrl(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 8009292:	6893      	ldr	r3, [r2, #8]
 8009294:	f403 7340 	and.w	r3, r3, #768	; 0x300
		uart_stm32_set_databits(dev, databits);
	}

	if (flowctrl != uart_stm32_get_hwctrl(dev)) {
 8009298:	4598      	cmp	r8, r3
 800929a:	d005      	beq.n	80092a8 <uart_stm32_configure+0x150>
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800929c:	6893      	ldr	r3, [r2, #8]
 800929e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80092a2:	ea48 0303 	orr.w	r3, r8, r3
 80092a6:	6093      	str	r3, [r2, #8]
		uart_stm32_set_hwctrl(dev, flowctrl);
	}

	if (cfg->baudrate != data->baud_rate) {
 80092a8:	f8d4 8000 	ldr.w	r8, [r4]
 80092ac:	6833      	ldr	r3, [r6, #0]
 80092ae:	4598      	cmp	r8, r3
 80092b0:	d10d      	bne.n	80092ce <uart_stm32_configure+0x176>
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80092b2:	682b      	ldr	r3, [r5, #0]
 80092b4:	f043 0301 	orr.w	r3, r3, #1
 80092b8:	602b      	str	r3, [r5, #0]
		uart_stm32_set_baudrate(dev, cfg->baudrate);
		data->baud_rate = cfg->baudrate;
	}

	LL_USART_Enable(UartInstance);
	return 0;
 80092ba:	2000      	movs	r0, #0
};
 80092bc:	b010      	add	sp, #64	; 0x40
 80092be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			return LL_USART_DATAWIDTH_9B;
 80092c2:	f44f 5780 	mov.w	r7, #4096	; 0x1000
 80092c6:	e77e      	b.n	80091c6 <uart_stm32_configure+0x6e>
		return LL_USART_HWCONTROL_RTS_CTS;
 80092c8:	f44f 7840 	mov.w	r8, #768	; 0x300
 80092cc:	e782      	b.n	80091d4 <uart_stm32_configure+0x7c>
	struct uart_stm32_data *data = dev->data;
 80092ce:	6903      	ldr	r3, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80092d0:	f8d0 9004 	ldr.w	r9, [r0, #4]
 80092d4:	f859 7b08 	ldr.w	r7, [r9], #8
	if (clock_control_get_rate(data->clock,
 80092d8:	f8d3 a004 	ldr.w	sl, [r3, #4]
 80092dc:	4650      	mov	r0, sl
 80092de:	f006 f854 	bl	800f38a <z_device_is_ready>
	if (!device_is_ready(dev)) {
 80092e2:	b1b8      	cbz	r0, 8009314 <uart_stm32_configure+0x1bc>
	const struct clock_control_driver_api *api =
 80092e4:	f8da 3008 	ldr.w	r3, [sl, #8]
	if (api->get_rate == NULL) {
 80092e8:	68db      	ldr	r3, [r3, #12]
 80092ea:	b1b3      	cbz	r3, 800931a <uart_stm32_configure+0x1c2>
	return api->get_rate(dev, sys, rate);
 80092ec:	466a      	mov	r2, sp
 80092ee:	4649      	mov	r1, r9
 80092f0:	4650      	mov	r0, sl
 80092f2:	4798      	blx	r3
 80092f4:	2800      	cmp	r0, #0
 80092f6:	db13      	blt.n	8009320 <uart_stm32_configure+0x1c8>
  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80092fe:	603b      	str	r3, [r7, #0]
  else
  {
#if defined(USART_PRESC_PRESCALER)
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
#else
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8009300:	9b00      	ldr	r3, [sp, #0]
 8009302:	eb03 0358 	add.w	r3, r3, r8, lsr #1
 8009306:	fbb3 f3f8 	udiv	r3, r3, r8
 800930a:	b29b      	uxth	r3, r3
 800930c:	60fb      	str	r3, [r7, #12]
		data->baud_rate = cfg->baudrate;
 800930e:	6823      	ldr	r3, [r4, #0]
 8009310:	6033      	str	r3, [r6, #0]
 8009312:	e7ce      	b.n	80092b2 <uart_stm32_configure+0x15a>
		return -ENODEV;
 8009314:	f06f 0012 	mvn.w	r0, #18
 8009318:	e7ec      	b.n	80092f4 <uart_stm32_configure+0x19c>
		return -ENOSYS;
 800931a:	f06f 0057 	mvn.w	r0, #87	; 0x57
 800931e:	e7e9      	b.n	80092f4 <uart_stm32_configure+0x19c>
		LOG_ERR("Failed call clock_control_get_rate");
 8009320:	2201      	movs	r2, #1
 8009322:	f8ad 2008 	strh.w	r2, [sp, #8]
 8009326:	4b1d      	ldr	r3, [pc, #116]	; (800939c <uart_stm32_configure+0x244>)
 8009328:	930e      	str	r3, [sp, #56]	; 0x38
 800932a:	2300      	movs	r3, #0
 800932c:	9301      	str	r3, [sp, #4]
 800932e:	2102      	movs	r1, #2
 8009330:	f88d 1004 	strb.w	r1, [sp, #4]
 8009334:	9901      	ldr	r1, [sp, #4]
 8009336:	910d      	str	r1, [sp, #52]	; 0x34
 8009338:	4619      	mov	r1, r3
 800933a:	f363 0100 	bfi	r1, r3, #0, #1
 800933e:	f363 0141 	bfi	r1, r3, #1, #1
 8009342:	f363 0182 	bfi	r1, r3, #2, #1
 8009346:	f363 01c5 	bfi	r1, r3, #3, #3
 800934a:	f362 1188 	bfi	r1, r2, #6, #3
 800934e:	2208      	movs	r2, #8
 8009350:	f362 2152 	bfi	r1, r2, #9, #10
 8009354:	f363 41de 	bfi	r1, r3, #19, #12
 8009358:	f363 71df 	bfi	r1, r3, #31, #1
 800935c:	aa0d      	add	r2, sp, #52	; 0x34
 800935e:	4810      	ldr	r0, [pc, #64]	; (80093a0 <uart_stm32_configure+0x248>)
 8009360:	f004 fe53 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return;
 8009364:	e7d3      	b.n	800930e <uart_stm32_configure+0x1b6>
		return -ENOTSUP;
 8009366:	f06f 0085 	mvn.w	r0, #133	; 0x85
 800936a:	e7a7      	b.n	80092bc <uart_stm32_configure+0x164>
		return -ENOTSUP;
 800936c:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8009370:	e7a4      	b.n	80092bc <uart_stm32_configure+0x164>
		return -ENOTSUP;
 8009372:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8009376:	e7a1      	b.n	80092bc <uart_stm32_configure+0x164>
		return -ENOTSUP;
 8009378:	f06f 0085 	mvn.w	r0, #133	; 0x85
 800937c:	e79e      	b.n	80092bc <uart_stm32_configure+0x164>
		return -ENOTSUP;
 800937e:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8009382:	e79b      	b.n	80092bc <uart_stm32_configure+0x164>
 8009384:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8009388:	e798      	b.n	80092bc <uart_stm32_configure+0x164>
			return -ENOTSUP;
 800938a:	f06f 0085 	mvn.w	r0, #133	; 0x85
 800938e:	e795      	b.n	80092bc <uart_stm32_configure+0x164>
 8009390:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8009394:	e792      	b.n	80092bc <uart_stm32_configure+0x164>
 8009396:	bf00      	nop
 8009398:	40013800 	.word	0x40013800
 800939c:	08011488 	.word	0x08011488
 80093a0:	0801074c 	.word	0x0801074c

080093a4 <uart_stm32_init>:
 * @param dev UART device struct
 *
 * @return 0
 */
static int uart_stm32_init(const struct device *dev)
{
 80093a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093a8:	b096      	sub	sp, #88	; 0x58
 80093aa:	4605      	mov	r5, r0
	const struct uart_stm32_config *config = dev->config;
 80093ac:	6847      	ldr	r7, [r0, #4]
	struct uart_stm32_data *data = dev->data;
 80093ae:	f8d0 8010 	ldr.w	r8, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80093b2:	463e      	mov	r6, r7
 80093b4:	f856 4b08 	ldr.w	r4, [r6], #8
	data->clock = clk;
 80093b8:	4870      	ldr	r0, [pc, #448]	; (800957c <uart_stm32_init+0x1d8>)
 80093ba:	f8c8 0004 	str.w	r0, [r8, #4]
 80093be:	f005 ffe4 	bl	800f38a <z_device_is_ready>
	if (!device_is_ready(dev)) {
 80093c2:	b358      	cbz	r0, 800941c <uart_stm32_init+0x78>
	const struct clock_control_driver_api *api =
 80093c4:	486d      	ldr	r0, [pc, #436]	; (800957c <uart_stm32_init+0x1d8>)
 80093c6:	6883      	ldr	r3, [r0, #8]
	return api->on(dev, sys);
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4631      	mov	r1, r6
 80093cc:	4798      	blx	r3
 80093ce:	4606      	mov	r6, r0
	uint32_t ll_datawidth;
	int err;

	__uart_stm32_get_clock(dev);
	/* enable clock */
	if (clock_control_on(data->clock,
 80093d0:	2e00      	cmp	r6, #0
 80093d2:	f040 80ce 	bne.w	8009572 <uart_stm32_init+0x1ce>
	ret = pinctrl_lookup_state(config, id, &state);
 80093d6:	aa02      	add	r2, sp, #8
 80093d8:	2100      	movs	r1, #0
 80093da:	69f8      	ldr	r0, [r7, #28]
 80093dc:	f005 fee7 	bl	800f1ae <pinctrl_lookup_state>
	if (ret < 0) {
 80093e0:	1e03      	subs	r3, r0, #0
 80093e2:	db06      	blt.n	80093f2 <uart_stm32_init+0x4e>
	return pinctrl_apply_state_direct(config, state);
 80093e4:	9b02      	ldr	r3, [sp, #8]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
 80093e6:	2200      	movs	r2, #0
 80093e8:	7919      	ldrb	r1, [r3, #4]
 80093ea:	6818      	ldr	r0, [r3, #0]
 80093ec:	f005 fef9 	bl	800f1e2 <pinctrl_configure_pins>
 80093f0:	4603      	mov	r3, r0
		return -EIO;
	}

	/* Configure dt provided device signals when available */
	err = pinctrl_apply_state(config->pcfg, PINCTRL_STATE_DEFAULT);
	if (err < 0) {
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	f2c0 80c0 	blt.w	8009578 <uart_stm32_init+0x1d4>
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 80093f8:	6823      	ldr	r3, [r4, #0]
 80093fa:	f023 0301 	bic.w	r3, r3, #1
 80093fe:	6023      	str	r3, [r4, #0]
  MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 8009400:	6823      	ldr	r3, [r4, #0]
 8009402:	f043 030c 	orr.w	r3, r3, #12
 8009406:	6023      	str	r3, [r4, #0]
				      LL_USART_DIRECTION_TX_RX);

	/* Determine the datawidth and parity. If we use other parity than
	 * 'none' we must use datawidth = 9 (to get 8 databit + 1 parity bit).
	 */
	if (config->parity == 2) {
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	2b02      	cmp	r3, #2
 800940c:	d033      	beq.n	8009476 <uart_stm32_init+0xd2>
		/* 8 databit, 1 parity bit, parity even */
		ll_parity = LL_USART_PARITY_EVEN;
		ll_datawidth = LL_USART_DATAWIDTH_9B;
	} else if (config->parity == 1) {
 800940e:	2b01      	cmp	r3, #1
 8009410:	f000 8081 	beq.w	8009516 <uart_stm32_init+0x172>
		/* 8 databit, 1 parity bit, parity odd */
		ll_parity = LL_USART_PARITY_ODD;
		ll_datawidth = LL_USART_DATAWIDTH_9B;
	} else {  /* Default to 8N0, but show warning if invalid value */
		if (config->parity != 0) {
 8009414:	b92b      	cbnz	r3, 8009422 <uart_stm32_init+0x7e>
			LOG_WRN("Invalid parity setting '%d'."
				"Defaulting to 'none'.", config->parity);
		}
		/* 8 databit, parity none */
		ll_parity = LL_USART_PARITY_NONE;
		ll_datawidth = LL_USART_DATAWIDTH_8B;
 8009416:	2100      	movs	r1, #0
		ll_parity = LL_USART_PARITY_NONE;
 8009418:	460b      	mov	r3, r1
 800941a:	e030      	b.n	800947e <uart_stm32_init+0xda>
		return -ENODEV;
 800941c:	f06f 0612 	mvn.w	r6, #18
 8009420:	e7d6      	b.n	80093d0 <uart_stm32_init+0x2c>
			LOG_WRN("Invalid parity setting '%d'."
 8009422:	2201      	movs	r2, #1
 8009424:	f8ad 2008 	strh.w	r2, [sp, #8]
 8009428:	4a55      	ldr	r2, [pc, #340]	; (8009580 <uart_stm32_init+0x1dc>)
 800942a:	920e      	str	r2, [sp, #56]	; 0x38
 800942c:	930f      	str	r3, [sp, #60]	; 0x3c
 800942e:	f04f 0900 	mov.w	r9, #0
 8009432:	f8cd 9004 	str.w	r9, [sp, #4]
 8009436:	2303      	movs	r3, #3
 8009438:	f88d 3004 	strb.w	r3, [sp, #4]
 800943c:	9b01      	ldr	r3, [sp, #4]
 800943e:	930d      	str	r3, [sp, #52]	; 0x34
 8009440:	4649      	mov	r1, r9
 8009442:	f369 0100 	bfi	r1, r9, #0, #1
 8009446:	f369 0141 	bfi	r1, r9, #1, #1
 800944a:	f369 0182 	bfi	r1, r9, #2, #1
 800944e:	f369 01c5 	bfi	r1, r9, #3, #3
 8009452:	2302      	movs	r3, #2
 8009454:	f363 1188 	bfi	r1, r3, #6, #3
 8009458:	230c      	movs	r3, #12
 800945a:	f363 2152 	bfi	r1, r3, #9, #10
 800945e:	f369 41de 	bfi	r1, r9, #19, #12
 8009462:	f369 71df 	bfi	r1, r9, #31, #1
 8009466:	464b      	mov	r3, r9
 8009468:	aa0d      	add	r2, sp, #52	; 0x34
 800946a:	4846      	ldr	r0, [pc, #280]	; (8009584 <uart_stm32_init+0x1e0>)
 800946c:	f004 fdcd 	bl	800e00a <z_impl_z_log_msg2_static_create>
		ll_datawidth = LL_USART_DATAWIDTH_8B;
 8009470:	4649      	mov	r1, r9
		ll_parity = LL_USART_PARITY_NONE;
 8009472:	464b      	mov	r3, r9
 8009474:	e003      	b.n	800947e <uart_stm32_init+0xda>
		ll_datawidth = LL_USART_DATAWIDTH_9B;
 8009476:	f44f 5180 	mov.w	r1, #4096	; 0x1000
		ll_parity = LL_USART_PARITY_EVEN;
 800947a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
 800947e:	6822      	ldr	r2, [r4, #0]
 8009480:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8009484:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8009488:	4319      	orrs	r1, r3
 800948a:	430a      	orrs	r2, r1
 800948c:	6022      	str	r2, [r4, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800948e:	6863      	ldr	r3, [r4, #4]
 8009490:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009494:	6063      	str	r3, [r4, #4]
	LL_USART_ConfigCharacter(UartInstance,
				 ll_datawidth,
				 ll_parity,
				 LL_USART_STOPBITS_1);

	if (config->hw_flow_control) {
 8009496:	7c3b      	ldrb	r3, [r7, #16]
 8009498:	b12b      	cbz	r3, 80094a6 <uart_stm32_init+0x102>
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800949a:	686b      	ldr	r3, [r5, #4]
 800949c:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800949e:	6893      	ldr	r3, [r2, #8]
 80094a0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80094a4:	6093      	str	r3, [r2, #8]
		uart_stm32_set_hwctrl(dev, LL_USART_HWCONTROL_RTS_CTS);
	}

	/* Set the default baudrate */
	uart_stm32_set_baudrate(dev, data->baud_rate);
 80094a6:	f8d8 8000 	ldr.w	r8, [r8]
	struct uart_stm32_data *data = dev->data;
 80094aa:	692b      	ldr	r3, [r5, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80094ac:	f8d5 9004 	ldr.w	r9, [r5, #4]
 80094b0:	f859 5b08 	ldr.w	r5, [r9], #8
	if (clock_control_get_rate(data->clock,
 80094b4:	f8d3 a004 	ldr.w	sl, [r3, #4]
 80094b8:	4650      	mov	r0, sl
 80094ba:	f005 ff66 	bl	800f38a <z_device_is_ready>
	if (!device_is_ready(dev)) {
 80094be:	b378      	cbz	r0, 8009520 <uart_stm32_init+0x17c>
	const struct clock_control_driver_api *api =
 80094c0:	f8da 3008 	ldr.w	r3, [sl, #8]
	if (api->get_rate == NULL) {
 80094c4:	68db      	ldr	r3, [r3, #12]
 80094c6:	b373      	cbz	r3, 8009526 <uart_stm32_init+0x182>
	return api->get_rate(dev, sys, rate);
 80094c8:	466a      	mov	r2, sp
 80094ca:	4649      	mov	r1, r9
 80094cc:	4650      	mov	r0, sl
 80094ce:	4798      	blx	r3
 80094d0:	2800      	cmp	r0, #0
 80094d2:	db2b      	blt.n	800952c <uart_stm32_init+0x188>
  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 80094d4:	682b      	ldr	r3, [r5, #0]
 80094d6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80094da:	602b      	str	r3, [r5, #0]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80094dc:	9b00      	ldr	r3, [sp, #0]
 80094de:	eb03 0358 	add.w	r3, r3, r8, lsr #1
 80094e2:	fbb3 f3f8 	udiv	r3, r3, r8
 80094e6:	b29b      	uxth	r3, r3
 80094e8:	60eb      	str	r3, [r5, #12]

	/* Enable the single wire / half-duplex mode */
	if (config->single_wire) {
 80094ea:	7e3b      	ldrb	r3, [r7, #24]
 80094ec:	b11b      	cbz	r3, 80094f6 <uart_stm32_init+0x152>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableHalfDuplex(USART_TypeDef *USARTx)
{
  SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
 80094ee:	68a3      	ldr	r3, [r4, #8]
 80094f0:	f043 0308 	orr.w	r3, r3, #8
 80094f4:	60a3      	str	r3, [r4, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80094f6:	6823      	ldr	r3, [r4, #0]
 80094f8:	f043 0301 	orr.w	r3, r3, #1
 80094fc:	6023      	str	r3, [r4, #0]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80094fe:	69e3      	ldr	r3, [r4, #28]
 8009500:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8009504:	d0fb      	beq.n	80094fe <uart_stm32_init+0x15a>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8009506:	69e3      	ldr	r3, [r4, #28]
 8009508:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800950c:	d0fb      	beq.n	8009506 <uart_stm32_init+0x162>
#ifdef CONFIG_UART_ASYNC_API
	return uart_stm32_async_init(dev);
#else
	return 0;
#endif
}
 800950e:	4630      	mov	r0, r6
 8009510:	b016      	add	sp, #88	; 0x58
 8009512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		ll_datawidth = LL_USART_DATAWIDTH_9B;
 8009516:	f44f 5180 	mov.w	r1, #4096	; 0x1000
		ll_parity = LL_USART_PARITY_ODD;
 800951a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800951e:	e7ae      	b.n	800947e <uart_stm32_init+0xda>
		return -ENODEV;
 8009520:	f06f 0012 	mvn.w	r0, #18
 8009524:	e7d4      	b.n	80094d0 <uart_stm32_init+0x12c>
		return -ENOSYS;
 8009526:	f06f 0057 	mvn.w	r0, #87	; 0x57
 800952a:	e7d1      	b.n	80094d0 <uart_stm32_init+0x12c>
		LOG_ERR("Failed call clock_control_get_rate");
 800952c:	2201      	movs	r2, #1
 800952e:	f8ad 2008 	strh.w	r2, [sp, #8]
 8009532:	4b15      	ldr	r3, [pc, #84]	; (8009588 <uart_stm32_init+0x1e4>)
 8009534:	9314      	str	r3, [sp, #80]	; 0x50
 8009536:	2300      	movs	r3, #0
 8009538:	9301      	str	r3, [sp, #4]
 800953a:	2102      	movs	r1, #2
 800953c:	f88d 1004 	strb.w	r1, [sp, #4]
 8009540:	9901      	ldr	r1, [sp, #4]
 8009542:	9113      	str	r1, [sp, #76]	; 0x4c
 8009544:	4619      	mov	r1, r3
 8009546:	f363 0100 	bfi	r1, r3, #0, #1
 800954a:	f363 0141 	bfi	r1, r3, #1, #1
 800954e:	f363 0182 	bfi	r1, r3, #2, #1
 8009552:	f363 01c5 	bfi	r1, r3, #3, #3
 8009556:	f362 1188 	bfi	r1, r2, #6, #3
 800955a:	2208      	movs	r2, #8
 800955c:	f362 2152 	bfi	r1, r2, #9, #10
 8009560:	f363 41de 	bfi	r1, r3, #19, #12
 8009564:	f363 71df 	bfi	r1, r3, #31, #1
 8009568:	aa13      	add	r2, sp, #76	; 0x4c
 800956a:	4806      	ldr	r0, [pc, #24]	; (8009584 <uart_stm32_init+0x1e0>)
 800956c:	f004 fd4d 	bl	800e00a <z_impl_z_log_msg2_static_create>
		return;
 8009570:	e7bb      	b.n	80094ea <uart_stm32_init+0x146>
		return -EIO;
 8009572:	f06f 0604 	mvn.w	r6, #4
 8009576:	e7ca      	b.n	800950e <uart_stm32_init+0x16a>
		return err;
 8009578:	461e      	mov	r6, r3
 800957a:	e7c8      	b.n	800950e <uart_stm32_init+0x16a>
 800957c:	08010304 	.word	0x08010304
 8009580:	08011950 	.word	0x08011950
 8009584:	0801074c 	.word	0x0801074c
 8009588:	08011488 	.word	0x08011488

0800958c <elapsed>:
 *     - and until the current call of the function is completed.
 * - the function is invoked with interrupts disabled.
 */
static uint32_t elapsed(void)
{
	uint32_t val1 = SysTick->VAL;	/* A */
 800958c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009590:	6999      	ldr	r1, [r3, #24]
	uint32_t ctrl = SysTick->CTRL;	/* B */
 8009592:	691a      	ldr	r2, [r3, #16]
	uint32_t val2 = SysTick->VAL;	/* C */
 8009594:	6998      	ldr	r0, [r3, #24]
	 * 4) After C we'll see it next time
	 *
	 * So the count in val2 is post-wrap and last_load needs to be
	 * added if and only if COUNTFLAG is set or val1 < val2.
	 */
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
 8009596:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 800959a:	d101      	bne.n	80095a0 <elapsed+0x14>
	    || (val1 < val2)) {
 800959c:	4281      	cmp	r1, r0
 800959e:	d208      	bcs.n	80095b2 <elapsed+0x26>
		overflow_cyc += last_load;
 80095a0:	4b07      	ldr	r3, [pc, #28]	; (80095c0 <elapsed+0x34>)
 80095a2:	681a      	ldr	r2, [r3, #0]
 80095a4:	4907      	ldr	r1, [pc, #28]	; (80095c4 <elapsed+0x38>)
 80095a6:	6809      	ldr	r1, [r1, #0]
 80095a8:	440a      	add	r2, r1
 80095aa:	601a      	str	r2, [r3, #0]

		/* We know there was a wrap, but we might not have
		 * seen it in CTRL, so clear it. */
		(void)SysTick->CTRL;
 80095ac:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80095b0:	691b      	ldr	r3, [r3, #16]
	}

	return (last_load - val2) + overflow_cyc;
 80095b2:	4b04      	ldr	r3, [pc, #16]	; (80095c4 <elapsed+0x38>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	1a1b      	subs	r3, r3, r0
 80095b8:	4a01      	ldr	r2, [pc, #4]	; (80095c0 <elapsed+0x34>)
 80095ba:	6810      	ldr	r0, [r2, #0]
}
 80095bc:	4418      	add	r0, r3
 80095be:	4770      	bx	lr
 80095c0:	2000132c 	.word	0x2000132c
 80095c4:	20001328 	.word	0x20001328

080095c8 <sys_clock_driver_init>:
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80095c8:	4b09      	ldr	r3, [pc, #36]	; (80095f0 <sys_clock_driver_init+0x28>)
 80095ca:	2210      	movs	r2, #16
 80095cc:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
static int sys_clock_driver_init(const struct device *dev)
{
	ARG_UNUSED(dev);

	NVIC_SetPriority(SysTick_IRQn, _IRQ_PRIO_OFFSET);
	last_load = CYC_PER_TICK - 1;
 80095d0:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80095d4:	4b07      	ldr	r3, [pc, #28]	; (80095f4 <sys_clock_driver_init+0x2c>)
 80095d6:	601a      	str	r2, [r3, #0]
	overflow_cyc = 0U;
 80095d8:	2000      	movs	r0, #0
 80095da:	4b07      	ldr	r3, [pc, #28]	; (80095f8 <sys_clock_driver_init+0x30>)
 80095dc:	6018      	str	r0, [r3, #0]
	SysTick->LOAD = last_load;
 80095de:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80095e2:	615a      	str	r2, [r3, #20]
	SysTick->VAL = 0; /* resets timer to last_load */
 80095e4:	6198      	str	r0, [r3, #24]
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
 80095e6:	691a      	ldr	r2, [r3, #16]
 80095e8:	f042 0207 	orr.w	r2, r2, #7
 80095ec:	611a      	str	r2, [r3, #16]
			  SysTick_CTRL_TICKINT_Msk |
			  SysTick_CTRL_CLKSOURCE_Msk);
	return 0;
}
 80095ee:	4770      	bx	lr
 80095f0:	e000ed00 	.word	0xe000ed00
 80095f4:	20001328 	.word	0x20001328
 80095f8:	2000132c 	.word	0x2000132c

080095fc <sys_clock_isr>:
{
 80095fc:	b508      	push	{r3, lr}
	elapsed();
 80095fe:	f7ff ffc5 	bl	800958c <elapsed>
	cycle_count += overflow_cyc;
 8009602:	4b0c      	ldr	r3, [pc, #48]	; (8009634 <sys_clock_isr+0x38>)
 8009604:	6818      	ldr	r0, [r3, #0]
 8009606:	4a0c      	ldr	r2, [pc, #48]	; (8009638 <sys_clock_isr+0x3c>)
 8009608:	6811      	ldr	r1, [r2, #0]
 800960a:	4408      	add	r0, r1
 800960c:	6010      	str	r0, [r2, #0]
	overflow_cyc = 0;
 800960e:	2200      	movs	r2, #0
 8009610:	601a      	str	r2, [r3, #0]
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
 8009612:	4a0a      	ldr	r2, [pc, #40]	; (800963c <sys_clock_isr+0x40>)
 8009614:	6813      	ldr	r3, [r2, #0]
 8009616:	1ac0      	subs	r0, r0, r3
 8009618:	4909      	ldr	r1, [pc, #36]	; (8009640 <sys_clock_isr+0x44>)
 800961a:	fba1 1000 	umull	r1, r0, r1, r0
 800961e:	0a40      	lsrs	r0, r0, #9
		announced_cycles += dticks * CYC_PER_TICK;
 8009620:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8009624:	fb01 3300 	mla	r3, r1, r0, r3
 8009628:	6013      	str	r3, [r2, #0]
		sys_clock_announce(dticks);
 800962a:	f002 f84b 	bl	800b6c4 <sys_clock_announce>
	z_arm_int_exit();
 800962e:	f7fb fb3f 	bl	8004cb0 <z_arm_exc_exit>
}
 8009632:	bd08      	pop	{r3, pc}
 8009634:	2000132c 	.word	0x2000132c
 8009638:	20001324 	.word	0x20001324
 800963c:	20001320 	.word	0x20001320
 8009640:	10624dd3 	.word	0x10624dd3

08009644 <sys_clock_set_timeout>:
	if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && idle && ticks == K_TICKS_FOREVER) {
 8009644:	b111      	cbz	r1, 800964c <sys_clock_set_timeout+0x8>
 8009646:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800964a:	d03a      	beq.n	80096c2 <sys_clock_set_timeout+0x7e>
{
 800964c:	b570      	push	{r4, r5, r6, lr}
	uint32_t last_load_ = last_load;
 800964e:	4b38      	ldr	r3, [pc, #224]	; (8009730 <sys_clock_set_timeout+0xec>)
 8009650:	681d      	ldr	r5, [r3, #0]
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 8009652:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009656:	d03f      	beq.n	80096d8 <sys_clock_set_timeout+0x94>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 8009658:	2801      	cmp	r0, #1
 800965a:	dd40      	ble.n	80096de <sys_clock_set_timeout+0x9a>
 800965c:	f5b0 6f03 	cmp.w	r0, #2096	; 0x830
 8009660:	dc3f      	bgt.n	80096e2 <sys_clock_set_timeout+0x9e>
 8009662:	1e44      	subs	r4, r0, #1
	__asm__ volatile(
 8009664:	f04f 0310 	mov.w	r3, #16
 8009668:	f3ef 8611 	mrs	r6, BASEPRI
 800966c:	f383 8812 	msr	BASEPRI_MAX, r3
 8009670:	f3bf 8f6f 	isb	sy
	uint32_t pending = elapsed();
 8009674:	f7ff ff8a 	bl	800958c <elapsed>
	val1 = SysTick->VAL;
 8009678:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800967c:	6999      	ldr	r1, [r3, #24]
	cycle_count += pending;
 800967e:	4b2d      	ldr	r3, [pc, #180]	; (8009734 <sys_clock_set_timeout+0xf0>)
 8009680:	681a      	ldr	r2, [r3, #0]
 8009682:	4410      	add	r0, r2
 8009684:	6018      	str	r0, [r3, #0]
	overflow_cyc = 0U;
 8009686:	4b2c      	ldr	r3, [pc, #176]	; (8009738 <sys_clock_set_timeout+0xf4>)
 8009688:	2200      	movs	r2, #0
 800968a:	601a      	str	r2, [r3, #0]
	uint32_t unannounced = cycle_count - announced_cycles;
 800968c:	4b2b      	ldr	r3, [pc, #172]	; (800973c <sys_clock_set_timeout+0xf8>)
 800968e:	681a      	ldr	r2, [r3, #0]
	if ((int32_t)unannounced < 0) {
 8009690:	1a83      	subs	r3, r0, r2
 8009692:	d429      	bmi.n	80096e8 <sys_clock_set_timeout+0xa4>
		delay = ticks * CYC_PER_TICK;
 8009694:	f44f 5cfa 	mov.w	ip, #8000	; 0x1f40
		delay += unannounced;
 8009698:	fb0c 3304 	mla	r3, ip, r4, r3
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
 800969c:	f503 53f9 	add.w	r3, r3, #7968	; 0x1f20
 80096a0:	331f      	adds	r3, #31
 80096a2:	4c27      	ldr	r4, [pc, #156]	; (8009740 <sys_clock_set_timeout+0xfc>)
 80096a4:	fba4 4303 	umull	r4, r3, r4, r3
 80096a8:	0a5b      	lsrs	r3, r3, #9
		delay -= unannounced;
 80096aa:	1a12      	subs	r2, r2, r0
 80096ac:	fb0c 2303 	mla	r3, ip, r3, r2
		delay = MAX(delay, MIN_DELAY);
 80096b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80096b4:	d91d      	bls.n	80096f2 <sys_clock_set_timeout+0xae>
		if (delay > MAX_CYCLES) {
 80096b6:	4a23      	ldr	r2, [pc, #140]	; (8009744 <sys_clock_set_timeout+0x100>)
 80096b8:	4293      	cmp	r3, r2
 80096ba:	d91c      	bls.n	80096f6 <sys_clock_set_timeout+0xb2>
			last_load = MAX_CYCLES;
 80096bc:	4b1c      	ldr	r3, [pc, #112]	; (8009730 <sys_clock_set_timeout+0xec>)
 80096be:	601a      	str	r2, [r3, #0]
 80096c0:	e01b      	b.n	80096fa <sys_clock_set_timeout+0xb6>
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 80096c2:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 80096c6:	6913      	ldr	r3, [r2, #16]
 80096c8:	f023 0301 	bic.w	r3, r3, #1
 80096cc:	6113      	str	r3, [r2, #16]
		last_load = TIMER_STOPPED;
 80096ce:	4b18      	ldr	r3, [pc, #96]	; (8009730 <sys_clock_set_timeout+0xec>)
 80096d0:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80096d4:	601a      	str	r2, [r3, #0]
		return;
 80096d6:	4770      	bx	lr
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 80096d8:	f44f 6003 	mov.w	r0, #2096	; 0x830
 80096dc:	e7be      	b.n	800965c <sys_clock_set_timeout+0x18>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 80096de:	2400      	movs	r4, #0
 80096e0:	e7c0      	b.n	8009664 <sys_clock_set_timeout+0x20>
 80096e2:	f44f 6403 	mov.w	r4, #2096	; 0x830
 80096e6:	e7bd      	b.n	8009664 <sys_clock_set_timeout+0x20>
		last_load = MIN_DELAY;
 80096e8:	4b11      	ldr	r3, [pc, #68]	; (8009730 <sys_clock_set_timeout+0xec>)
 80096ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80096ee:	601a      	str	r2, [r3, #0]
 80096f0:	e003      	b.n	80096fa <sys_clock_set_timeout+0xb6>
		delay = MAX(delay, MIN_DELAY);
 80096f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
			last_load = delay;
 80096f6:	4a0e      	ldr	r2, [pc, #56]	; (8009730 <sys_clock_set_timeout+0xec>)
 80096f8:	6013      	str	r3, [r2, #0]
	val2 = SysTick->VAL;
 80096fa:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80096fe:	699c      	ldr	r4, [r3, #24]
	SysTick->LOAD = last_load - 1;
 8009700:	4a0b      	ldr	r2, [pc, #44]	; (8009730 <sys_clock_set_timeout+0xec>)
 8009702:	6812      	ldr	r2, [r2, #0]
 8009704:	3a01      	subs	r2, #1
 8009706:	615a      	str	r2, [r3, #20]
	SysTick->VAL = 0; /* resets timer to last_load */
 8009708:	2200      	movs	r2, #0
 800970a:	619a      	str	r2, [r3, #24]
	if (val1 < val2) {
 800970c:	42a1      	cmp	r1, r4
 800970e:	d209      	bcs.n	8009724 <sys_clock_set_timeout+0xe0>
		cycle_count += (val1 + (last_load_ - val2));
 8009710:	1b2d      	subs	r5, r5, r4
 8009712:	440d      	add	r5, r1
 8009714:	4428      	add	r0, r5
 8009716:	4b07      	ldr	r3, [pc, #28]	; (8009734 <sys_clock_set_timeout+0xf0>)
 8009718:	6018      	str	r0, [r3, #0]
	__asm__ volatile(
 800971a:	f386 8811 	msr	BASEPRI, r6
 800971e:	f3bf 8f6f 	isb	sy
}
 8009722:	bd70      	pop	{r4, r5, r6, pc}
		cycle_count += (val1 - val2);
 8009724:	1b0d      	subs	r5, r1, r4
 8009726:	4428      	add	r0, r5
 8009728:	4b02      	ldr	r3, [pc, #8]	; (8009734 <sys_clock_set_timeout+0xf0>)
 800972a:	6018      	str	r0, [r3, #0]
 800972c:	e7f5      	b.n	800971a <sys_clock_set_timeout+0xd6>
 800972e:	bf00      	nop
 8009730:	20001328 	.word	0x20001328
 8009734:	20001324 	.word	0x20001324
 8009738:	2000132c 	.word	0x2000132c
 800973c:	20001320 	.word	0x20001320
 8009740:	10624dd3 	.word	0x10624dd3
 8009744:	00ffdc00 	.word	0x00ffdc00

08009748 <sys_clock_elapsed>:
{
 8009748:	b510      	push	{r4, lr}
	__asm__ volatile(
 800974a:	f04f 0310 	mov.w	r3, #16
 800974e:	f3ef 8411 	mrs	r4, BASEPRI
 8009752:	f383 8812 	msr	BASEPRI_MAX, r3
 8009756:	f3bf 8f6f 	isb	sy
	uint32_t cyc = elapsed() + cycle_count - announced_cycles;
 800975a:	f7ff ff17 	bl	800958c <elapsed>
 800975e:	4b07      	ldr	r3, [pc, #28]	; (800977c <sys_clock_elapsed+0x34>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	4418      	add	r0, r3
 8009764:	4b06      	ldr	r3, [pc, #24]	; (8009780 <sys_clock_elapsed+0x38>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	1ac0      	subs	r0, r0, r3
	__asm__ volatile(
 800976a:	f384 8811 	msr	BASEPRI, r4
 800976e:	f3bf 8f6f 	isb	sy
	return cyc / CYC_PER_TICK;
 8009772:	4b04      	ldr	r3, [pc, #16]	; (8009784 <sys_clock_elapsed+0x3c>)
 8009774:	fba3 3000 	umull	r3, r0, r3, r0
}
 8009778:	0a40      	lsrs	r0, r0, #9
 800977a:	bd10      	pop	{r4, pc}
 800977c:	20001324 	.word	0x20001324
 8009780:	20001320 	.word	0x20001320
 8009784:	10624dd3 	.word	0x10624dd3

08009788 <sys_clock_cycle_get_32>:
{
 8009788:	b510      	push	{r4, lr}
	__asm__ volatile(
 800978a:	f04f 0310 	mov.w	r3, #16
 800978e:	f3ef 8411 	mrs	r4, BASEPRI
 8009792:	f383 8812 	msr	BASEPRI_MAX, r3
 8009796:	f3bf 8f6f 	isb	sy
	uint32_t ret = elapsed() + cycle_count;
 800979a:	f7ff fef7 	bl	800958c <elapsed>
 800979e:	4b04      	ldr	r3, [pc, #16]	; (80097b0 <sys_clock_cycle_get_32+0x28>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	4418      	add	r0, r3
	__asm__ volatile(
 80097a4:	f384 8811 	msr	BASEPRI, r4
 80097a8:	f3bf 8f6f 	isb	sy
}
 80097ac:	bd10      	pop	{r4, pc}
 80097ae:	bf00      	nop
 80097b0:	20001324 	.word	0x20001324

080097b4 <stm32_pin_configure>:

static int stm32_pin_configure(uint32_t pin, uint32_t func, uint32_t altf)
{
	const struct device *port_device;

	if (STM32_PORT(pin) >= gpio_ports_cnt) {
 80097b4:	28af      	cmp	r0, #175	; 0xaf
 80097b6:	d817      	bhi.n	80097e8 <stm32_pin_configure+0x34>
{
 80097b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ba:	4604      	mov	r4, r0
 80097bc:	460d      	mov	r5, r1
 80097be:	4616      	mov	r6, r2
 80097c0:	0903      	lsrs	r3, r0, #4
		return -EINVAL;
	}

	port_device = gpio_ports[STM32_PORT(pin)];
 80097c2:	4a0b      	ldr	r2, [pc, #44]	; (80097f0 <stm32_pin_configure+0x3c>)
 80097c4:	f852 7023 	ldr.w	r7, [r2, r3, lsl #2]

	if ((port_device == NULL) || (!device_is_ready(port_device))) {
 80097c8:	b15f      	cbz	r7, 80097e2 <stm32_pin_configure+0x2e>
 80097ca:	4638      	mov	r0, r7
 80097cc:	f005 fddd 	bl	800f38a <z_device_is_ready>
 80097d0:	b138      	cbz	r0, 80097e2 <stm32_pin_configure+0x2e>
		return -ENODEV;
	}

	return gpio_stm32_configure(port_device, STM32_PIN(pin), func, altf);
 80097d2:	4633      	mov	r3, r6
 80097d4:	462a      	mov	r2, r5
 80097d6:	f004 010f 	and.w	r1, r4, #15
 80097da:	4638      	mov	r0, r7
 80097dc:	f004 ff3a 	bl	800e654 <gpio_stm32_configure>
}
 80097e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -ENODEV;
 80097e2:	f06f 0012 	mvn.w	r0, #18
 80097e6:	e7fb      	b.n	80097e0 <stm32_pin_configure+0x2c>
		return -EINVAL;
 80097e8:	f06f 0015 	mvn.w	r0, #21
}
 80097ec:	4770      	bx	lr
 80097ee:	bf00      	nop
 80097f0:	080119ec 	.word	0x080119ec

080097f4 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80097f4:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80097f6:	6a03      	ldr	r3, [r0, #32]
 80097f8:	f023 0301 	bic.w	r3, r3, #1
 80097fc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80097fe:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8009800:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8009802:	6984      	ldr	r4, [r0, #24]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8009804:	f424 3c80 	bic.w	ip, r4, #65536	; 0x10000
 8009808:	f02c 0c73 	bic.w	ip, ip, #115	; 0x73
 800980c:	680c      	ldr	r4, [r1, #0]
 800980e:	ea4c 0404 	orr.w	r4, ip, r4

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8009812:	f023 0302 	bic.w	r3, r3, #2
 8009816:	690d      	ldr	r5, [r1, #16]
 8009818:	432b      	orrs	r3, r5

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800981a:	f023 0301 	bic.w	r3, r3, #1
 800981e:	684d      	ldr	r5, [r1, #4]
 8009820:	432b      	orrs	r3, r5

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009822:	4d13      	ldr	r5, [pc, #76]	; (8009870 <OC1Config+0x7c>)
 8009824:	42a8      	cmp	r0, r5
 8009826:	d007      	beq.n	8009838 <OC1Config+0x44>
 8009828:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800982c:	42a8      	cmp	r0, r5
 800982e:	d003      	beq.n	8009838 <OC1Config+0x44>
 8009830:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009834:	42a8      	cmp	r0, r5
 8009836:	d112      	bne.n	800985e <OC1Config+0x6a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8009838:	f023 0308 	bic.w	r3, r3, #8
 800983c:	694d      	ldr	r5, [r1, #20]
 800983e:	ea43 0385 	orr.w	r3, r3, r5, lsl #2

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8009842:	f023 0304 	bic.w	r3, r3, #4
 8009846:	688d      	ldr	r5, [r1, #8]
 8009848:	ea43 0385 	orr.w	r3, r3, r5, lsl #2

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800984c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009850:	698d      	ldr	r5, [r1, #24]
 8009852:	432a      	orrs	r2, r5

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8009854:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8009858:	69cd      	ldr	r5, [r1, #28]
 800985a:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800985e:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8009860:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8009862:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009864:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009866:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8009868:	2000      	movs	r0, #0
 800986a:	bc30      	pop	{r4, r5}
 800986c:	4770      	bx	lr
 800986e:	bf00      	nop
 8009870:	40012c00 	.word	0x40012c00

08009874 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009874:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8009876:	6a03      	ldr	r3, [r0, #32]
 8009878:	f023 0310 	bic.w	r3, r3, #16
 800987c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800987e:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8009880:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8009882:	6984      	ldr	r4, [r0, #24]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8009884:	f024 7c80 	bic.w	ip, r4, #16777216	; 0x1000000
 8009888:	f42c 4ce6 	bic.w	ip, ip, #29440	; 0x7300
 800988c:	680c      	ldr	r4, [r1, #0]
 800988e:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8009892:	f023 0320 	bic.w	r3, r3, #32
 8009896:	690d      	ldr	r5, [r1, #16]
 8009898:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 800989c:	f023 0310 	bic.w	r3, r3, #16
 80098a0:	684d      	ldr	r5, [r1, #4]
 80098a2:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098a6:	4d13      	ldr	r5, [pc, #76]	; (80098f4 <OC2Config+0x80>)
 80098a8:	42a8      	cmp	r0, r5
 80098aa:	d007      	beq.n	80098bc <OC2Config+0x48>
 80098ac:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80098b0:	42a8      	cmp	r0, r5
 80098b2:	d003      	beq.n	80098bc <OC2Config+0x48>
 80098b4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80098b8:	42a8      	cmp	r0, r5
 80098ba:	d113      	bne.n	80098e4 <OC2Config+0x70>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80098bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80098c0:	694d      	ldr	r5, [r1, #20]
 80098c2:	ea43 1385 	orr.w	r3, r3, r5, lsl #6

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80098c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80098ca:	688d      	ldr	r5, [r1, #8]
 80098cc:	ea43 1385 	orr.w	r3, r3, r5, lsl #6

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80098d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80098d4:	698d      	ldr	r5, [r1, #24]
 80098d6:	ea42 0285 	orr.w	r2, r2, r5, lsl #2

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80098da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80098de:	69cd      	ldr	r5, [r1, #28]
 80098e0:	ea42 02c5 	orr.w	r2, r2, r5, lsl #3
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80098e4:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80098e6:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80098e8:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80098ea:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80098ec:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 80098ee:	2000      	movs	r0, #0
 80098f0:	bc30      	pop	{r4, r5}
 80098f2:	4770      	bx	lr
 80098f4:	40012c00 	.word	0x40012c00

080098f8 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80098f8:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80098fa:	6a03      	ldr	r3, [r0, #32]
 80098fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009900:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8009902:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8009904:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8009906:	69c4      	ldr	r4, [r0, #28]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8009908:	f424 3c80 	bic.w	ip, r4, #65536	; 0x10000
 800990c:	f02c 0c73 	bic.w	ip, ip, #115	; 0x73
 8009910:	680c      	ldr	r4, [r1, #0]
 8009912:	ea4c 0404 	orr.w	r4, ip, r4

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8009916:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800991a:	690d      	ldr	r5, [r1, #16]
 800991c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8009920:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009924:	684d      	ldr	r5, [r1, #4]
 8009926:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800992a:	4d13      	ldr	r5, [pc, #76]	; (8009978 <OC3Config+0x80>)
 800992c:	42a8      	cmp	r0, r5
 800992e:	d007      	beq.n	8009940 <OC3Config+0x48>
 8009930:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8009934:	42a8      	cmp	r0, r5
 8009936:	d003      	beq.n	8009940 <OC3Config+0x48>
 8009938:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800993c:	42a8      	cmp	r0, r5
 800993e:	d113      	bne.n	8009968 <OC3Config+0x70>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8009940:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009944:	694d      	ldr	r5, [r1, #20]
 8009946:	ea43 2385 	orr.w	r3, r3, r5, lsl #10

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800994a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800994e:	688d      	ldr	r5, [r1, #8]
 8009950:	ea43 2385 	orr.w	r3, r3, r5, lsl #10

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8009954:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009958:	698d      	ldr	r5, [r1, #24]
 800995a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800995e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009962:	69cd      	ldr	r5, [r1, #28]
 8009964:	ea42 1245 	orr.w	r2, r2, r5, lsl #5
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8009968:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800996a:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800996c:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800996e:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009970:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8009972:	2000      	movs	r0, #0
 8009974:	bc30      	pop	{r4, r5}
 8009976:	4770      	bx	lr
 8009978:	40012c00 	.word	0x40012c00

0800997c <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800997c:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800997e:	6a03      	ldr	r3, [r0, #32]
 8009980:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009984:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8009986:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8009988:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800998a:	69c2      	ldr	r2, [r0, #28]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800998c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8009990:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8009994:	680d      	ldr	r5, [r1, #0]
 8009996:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 800999a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800999e:	690d      	ldr	r5, [r1, #16]
 80099a0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80099a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80099a8:	684d      	ldr	r5, [r1, #4]
 80099aa:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099ae:	4d0c      	ldr	r5, [pc, #48]	; (80099e0 <OC4Config+0x64>)
 80099b0:	42a8      	cmp	r0, r5
 80099b2:	d007      	beq.n	80099c4 <OC4Config+0x48>
 80099b4:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80099b8:	42a8      	cmp	r0, r5
 80099ba:	d003      	beq.n	80099c4 <OC4Config+0x48>
 80099bc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80099c0:	42a8      	cmp	r0, r5
 80099c2:	d104      	bne.n	80099ce <OC4Config+0x52>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80099c4:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
 80099c8:	698d      	ldr	r5, [r1, #24]
 80099ca:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80099ce:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80099d0:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80099d2:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80099d4:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80099d6:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 80099d8:	2000      	movs	r0, #0
 80099da:	bc30      	pop	{r4, r5}
 80099dc:	4770      	bx	lr
 80099de:	bf00      	nop
 80099e0:	40012c00 	.word	0x40012c00

080099e4 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80099e4:	b410      	push	{r4}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 80099e6:	6a03      	ldr	r3, [r0, #32]
 80099e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80099ec:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80099ee:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80099f0:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 80099f2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80099f6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80099fa:	680c      	ldr	r4, [r1, #0]
 80099fc:	4322      	orrs	r2, r4

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 80099fe:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009a02:	690c      	ldr	r4, [r1, #16]
 8009a04:	ea43 4304 	orr.w	r3, r3, r4, lsl #16

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8009a08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a0c:	684c      	ldr	r4, [r1, #4]
 8009a0e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a12:	4c0d      	ldr	r4, [pc, #52]	; (8009a48 <OC5Config+0x64>)
 8009a14:	42a0      	cmp	r0, r4
 8009a16:	d007      	beq.n	8009a28 <OC5Config+0x44>
 8009a18:	f504 54a0 	add.w	r4, r4, #5120	; 0x1400
 8009a1c:	42a0      	cmp	r0, r4
 8009a1e:	d003      	beq.n	8009a28 <OC5Config+0x44>
 8009a20:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8009a24:	42a0      	cmp	r0, r4
 8009a26:	d107      	bne.n	8009a38 <OC5Config+0x54>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8009a28:	6844      	ldr	r4, [r0, #4]
 8009a2a:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8009a2e:	f8d1 c018 	ldr.w	ip, [r1, #24]
 8009a32:	ea44 240c 	orr.w	r4, r4, ip, lsl #8
 8009a36:	6044      	str	r4, [r0, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8009a38:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8009a3a:	68ca      	ldr	r2, [r1, #12]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8009a3c:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8009a3e:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009a40:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8009a42:	2000      	movs	r0, #0
 8009a44:	bc10      	pop	{r4}
 8009a46:	4770      	bx	lr
 8009a48:	40012c00 	.word	0x40012c00

08009a4c <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009a4c:	b410      	push	{r4}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8009a4e:	6a03      	ldr	r3, [r0, #32]
 8009a50:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009a54:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8009a56:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8009a58:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8009a5a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8009a5e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8009a62:	680c      	ldr	r4, [r1, #0]
 8009a64:	ea42 2204 	orr.w	r2, r2, r4, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8009a68:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009a6c:	690c      	ldr	r4, [r1, #16]
 8009a6e:	ea43 5304 	orr.w	r3, r3, r4, lsl #20

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8009a72:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009a76:	684c      	ldr	r4, [r1, #4]
 8009a78:	ea43 5304 	orr.w	r3, r3, r4, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a7c:	4c0c      	ldr	r4, [pc, #48]	; (8009ab0 <OC6Config+0x64>)
 8009a7e:	42a0      	cmp	r0, r4
 8009a80:	d007      	beq.n	8009a92 <OC6Config+0x46>
 8009a82:	f504 54a0 	add.w	r4, r4, #5120	; 0x1400
 8009a86:	42a0      	cmp	r0, r4
 8009a88:	d003      	beq.n	8009a92 <OC6Config+0x46>
 8009a8a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8009a8e:	42a0      	cmp	r0, r4
 8009a90:	d107      	bne.n	8009aa2 <OC6Config+0x56>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8009a92:	6844      	ldr	r4, [r0, #4]
 8009a94:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 8009a98:	f8d1 c018 	ldr.w	ip, [r1, #24]
 8009a9c:	ea44 248c 	orr.w	r4, r4, ip, lsl #10
 8009aa0:	6044      	str	r4, [r0, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8009aa2:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8009aa4:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR6, CompareValue);
 8009aa6:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009aa8:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8009aaa:	2000      	movs	r0, #0
 8009aac:	bc10      	pop	{r4}
 8009aae:	4770      	bx	lr
 8009ab0:	40012c00 	.word	0x40012c00

08009ab4 <LL_TIM_Init>:
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8009ab4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ab6:	4a1e      	ldr	r2, [pc, #120]	; (8009b30 <LL_TIM_Init+0x7c>)
 8009ab8:	4290      	cmp	r0, r2
 8009aba:	d006      	beq.n	8009aca <LL_TIM_Init+0x16>
 8009abc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8009ac0:	d003      	beq.n	8009aca <LL_TIM_Init+0x16>
 8009ac2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009ac6:	4290      	cmp	r0, r2
 8009ac8:	d103      	bne.n	8009ad2 <LL_TIM_Init+0x1e>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8009aca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ace:	684a      	ldr	r2, [r1, #4]
 8009ad0:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009ad2:	4a17      	ldr	r2, [pc, #92]	; (8009b30 <LL_TIM_Init+0x7c>)
 8009ad4:	4290      	cmp	r0, r2
 8009ad6:	d00e      	beq.n	8009af6 <LL_TIM_Init+0x42>
 8009ad8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8009adc:	d00b      	beq.n	8009af6 <LL_TIM_Init+0x42>
 8009ade:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009ae2:	4290      	cmp	r0, r2
 8009ae4:	d007      	beq.n	8009af6 <LL_TIM_Init+0x42>
 8009ae6:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 8009aea:	4290      	cmp	r0, r2
 8009aec:	d003      	beq.n	8009af6 <LL_TIM_Init+0x42>
 8009aee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009af2:	4290      	cmp	r0, r2
 8009af4:	d103      	bne.n	8009afe <LL_TIM_Init+0x4a>
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8009af6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009afa:	68ca      	ldr	r2, [r1, #12]
 8009afc:	4313      	orrs	r3, r2
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8009afe:	6003      	str	r3, [r0, #0]
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8009b00:	688b      	ldr	r3, [r1, #8]
  WRITE_REG(TIMx->ARR, AutoReload);
 8009b02:	62c3      	str	r3, [r0, #44]	; 0x2c
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8009b04:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8009b06:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009b08:	4b09      	ldr	r3, [pc, #36]	; (8009b30 <LL_TIM_Init+0x7c>)
 8009b0a:	4298      	cmp	r0, r3
 8009b0c:	d007      	beq.n	8009b1e <LL_TIM_Init+0x6a>
 8009b0e:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8009b12:	4298      	cmp	r0, r3
 8009b14:	d003      	beq.n	8009b1e <LL_TIM_Init+0x6a>
 8009b16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b1a:	4298      	cmp	r0, r3
 8009b1c:	d101      	bne.n	8009b22 <LL_TIM_Init+0x6e>
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8009b1e:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8009b20:	6303      	str	r3, [r0, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8009b22:	6943      	ldr	r3, [r0, #20]
 8009b24:	f043 0301 	orr.w	r3, r3, #1
 8009b28:	6143      	str	r3, [r0, #20]
}
 8009b2a:	2000      	movs	r0, #0
 8009b2c:	4770      	bx	lr
 8009b2e:	bf00      	nop
 8009b30:	40012c00 	.word	0x40012c00

08009b34 <UTILS_PLL_IsBusy>:
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8009b34:	4b07      	ldr	r3, [pc, #28]	; (8009b54 <UTILS_PLL_IsBusy+0x20>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8009b3c:	d007      	beq.n	8009b4e <UTILS_PLL_IsBusy+0x1a>

  /* Check if PLL is busy*/
  if(LL_RCC_PLL_IsReady() != 0U)
  {
    /* PLL configuration cannot be modified */
    status = ERROR;
 8009b3e:	2001      	movs	r0, #1
  * @rmtoll CR           PLLSAI1RDY    LL_RCC_PLLSAI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RCC_CR_PLLSAI1RDY) ? 1UL : 0UL);
 8009b40:	4b04      	ldr	r3, [pc, #16]	; (8009b54 <UTILS_PLL_IsBusy+0x20>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8009b48:	d000      	beq.n	8009b4c <UTILS_PLL_IsBusy+0x18>
#if defined(RCC_PLLSAI1_SUPPORT)
  /* Check if PLLSAI1 is busy*/
  if(LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    /* PLLSAI1 configuration cannot be modified */
    status = ERROR;
 8009b4a:	2001      	movs	r0, #1
    status = ERROR;
  }
#endif /*RCC_PLLSAI2_SUPPORT*/

  return status;
}
 8009b4c:	4770      	bx	lr
  ErrorStatus status = SUCCESS;
 8009b4e:	2000      	movs	r0, #0
 8009b50:	e7f6      	b.n	8009b40 <UTILS_PLL_IsBusy+0xc>
 8009b52:	bf00      	nop
 8009b54:	40021000 	.word	0x40021000

08009b58 <LL_SetSystemCoreClock>:
  SystemCoreClock = HCLKFrequency;
 8009b58:	4b01      	ldr	r3, [pc, #4]	; (8009b60 <LL_SetSystemCoreClock+0x8>)
 8009b5a:	6018      	str	r0, [r3, #0]
}
 8009b5c:	4770      	bx	lr
 8009b5e:	bf00      	nop
 8009b60:	200000c0 	.word	0x200000c0

08009b64 <LL_SetFlashLatency>:
  if ((HCLKFrequency == 0U) || (HCLKFrequency > UTILS_MAX_FREQUENCY_SCALE1))
 8009b64:	1e42      	subs	r2, r0, #1
 8009b66:	4b29      	ldr	r3, [pc, #164]	; (8009c0c <LL_SetFlashLatency+0xa8>)
 8009b68:	429a      	cmp	r2, r3
 8009b6a:	d84c      	bhi.n	8009c06 <LL_SetFlashLatency+0xa2>
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  */
__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
{
  return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 8009b6c:	4b28      	ldr	r3, [pc, #160]	; (8009c10 <LL_SetFlashLatency+0xac>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
    if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1)
 8009b74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009b78:	d011      	beq.n	8009b9e <LL_SetFlashLatency+0x3a>
      if(HCLKFrequency > UTILS_MAX_FREQUENCY_SCALE2)
 8009b7a:	4b26      	ldr	r3, [pc, #152]	; (8009c14 <LL_SetFlashLatency+0xb0>)
 8009b7c:	4298      	cmp	r0, r3
 8009b7e:	d829      	bhi.n	8009bd4 <LL_SetFlashLatency+0x70>
      else if(HCLKFrequency > UTILS_SCALE2_LATENCY3_FREQ)
 8009b80:	f5a3 03f4 	sub.w	r3, r3, #7995392	; 0x7a0000
 8009b84:	f5a3 5390 	sub.w	r3, r3, #4608	; 0x1200
 8009b88:	4298      	cmp	r0, r3
 8009b8a:	d832      	bhi.n	8009bf2 <LL_SetFlashLatency+0x8e>
      else if(HCLKFrequency > UTILS_SCALE2_LATENCY2_FREQ)
 8009b8c:	4b22      	ldr	r3, [pc, #136]	; (8009c18 <LL_SetFlashLatency+0xb4>)
 8009b8e:	4298      	cmp	r0, r3
 8009b90:	d832      	bhi.n	8009bf8 <LL_SetFlashLatency+0x94>
        if(HCLKFrequency > UTILS_SCALE2_LATENCY1_FREQ)
 8009b92:	4b22      	ldr	r3, [pc, #136]	; (8009c1c <LL_SetFlashLatency+0xb8>)
 8009b94:	4298      	cmp	r0, r3
 8009b96:	d832      	bhi.n	8009bfe <LL_SetFlashLatency+0x9a>
  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 8009b98:	2100      	movs	r1, #0
  ErrorStatus status = SUCCESS;
 8009b9a:	4608      	mov	r0, r1
 8009b9c:	e01c      	b.n	8009bd8 <LL_SetFlashLatency+0x74>
      if(HCLKFrequency > UTILS_SCALE1_LATENCY4_FREQ)
 8009b9e:	4b20      	ldr	r3, [pc, #128]	; (8009c20 <LL_SetFlashLatency+0xbc>)
 8009ba0:	4298      	cmp	r0, r3
 8009ba2:	d80b      	bhi.n	8009bbc <LL_SetFlashLatency+0x58>
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY3_FREQ)
 8009ba4:	4b1f      	ldr	r3, [pc, #124]	; (8009c24 <LL_SetFlashLatency+0xc0>)
 8009ba6:	4298      	cmp	r0, r3
 8009ba8:	d80b      	bhi.n	8009bc2 <LL_SetFlashLatency+0x5e>
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY2_FREQ)
 8009baa:	4b1f      	ldr	r3, [pc, #124]	; (8009c28 <LL_SetFlashLatency+0xc4>)
 8009bac:	4298      	cmp	r0, r3
 8009bae:	d80b      	bhi.n	8009bc8 <LL_SetFlashLatency+0x64>
        if(HCLKFrequency > UTILS_SCALE1_LATENCY1_FREQ)
 8009bb0:	4b1e      	ldr	r3, [pc, #120]	; (8009c2c <LL_SetFlashLatency+0xc8>)
 8009bb2:	4298      	cmp	r0, r3
 8009bb4:	d80b      	bhi.n	8009bce <LL_SetFlashLatency+0x6a>
  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 8009bb6:	2100      	movs	r1, #0
  ErrorStatus status = SUCCESS;
 8009bb8:	4608      	mov	r0, r1
 8009bba:	e00d      	b.n	8009bd8 <LL_SetFlashLatency+0x74>
        latency = LL_FLASH_LATENCY_4;
 8009bbc:	2104      	movs	r1, #4
  ErrorStatus status = SUCCESS;
 8009bbe:	2000      	movs	r0, #0
 8009bc0:	e00a      	b.n	8009bd8 <LL_SetFlashLatency+0x74>
        latency = LL_FLASH_LATENCY_3;
 8009bc2:	2103      	movs	r1, #3
  ErrorStatus status = SUCCESS;
 8009bc4:	2000      	movs	r0, #0
 8009bc6:	e007      	b.n	8009bd8 <LL_SetFlashLatency+0x74>
        latency = LL_FLASH_LATENCY_2;
 8009bc8:	2102      	movs	r1, #2
  ErrorStatus status = SUCCESS;
 8009bca:	2000      	movs	r0, #0
 8009bcc:	e004      	b.n	8009bd8 <LL_SetFlashLatency+0x74>
          latency = LL_FLASH_LATENCY_1;
 8009bce:	2101      	movs	r1, #1
  ErrorStatus status = SUCCESS;
 8009bd0:	2000      	movs	r0, #0
 8009bd2:	e001      	b.n	8009bd8 <LL_SetFlashLatency+0x74>
  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 8009bd4:	2100      	movs	r1, #0
        status = ERROR;
 8009bd6:	2001      	movs	r0, #1
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8009bd8:	4a15      	ldr	r2, [pc, #84]	; (8009c30 <LL_SetFlashLatency+0xcc>)
 8009bda:	6813      	ldr	r3, [r2, #0]
 8009bdc:	f023 0307 	bic.w	r3, r3, #7
 8009be0:	430b      	orrs	r3, r1
 8009be2:	6013      	str	r3, [r2, #0]
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8009be4:	6813      	ldr	r3, [r2, #0]
 8009be6:	f003 0307 	and.w	r3, r3, #7
    if(LL_FLASH_GetLatency() != latency)
 8009bea:	4299      	cmp	r1, r3
 8009bec:	d00a      	beq.n	8009c04 <LL_SetFlashLatency+0xa0>
      status = ERROR;
 8009bee:	2001      	movs	r0, #1
}
 8009bf0:	4770      	bx	lr
        latency = LL_FLASH_LATENCY_3;
 8009bf2:	2103      	movs	r1, #3
  ErrorStatus status = SUCCESS;
 8009bf4:	2000      	movs	r0, #0
 8009bf6:	e7ef      	b.n	8009bd8 <LL_SetFlashLatency+0x74>
        latency = LL_FLASH_LATENCY_2;
 8009bf8:	2102      	movs	r1, #2
  ErrorStatus status = SUCCESS;
 8009bfa:	2000      	movs	r0, #0
 8009bfc:	e7ec      	b.n	8009bd8 <LL_SetFlashLatency+0x74>
          latency = LL_FLASH_LATENCY_1;
 8009bfe:	2101      	movs	r1, #1
  ErrorStatus status = SUCCESS;
 8009c00:	2000      	movs	r0, #0
 8009c02:	e7e9      	b.n	8009bd8 <LL_SetFlashLatency+0x74>
 8009c04:	4770      	bx	lr
    status = ERROR;
 8009c06:	2001      	movs	r0, #1
 8009c08:	4770      	bx	lr
 8009c0a:	bf00      	nop
 8009c0c:	04c4b3ff 	.word	0x04c4b3ff
 8009c10:	40007000 	.word	0x40007000
 8009c14:	018cba80 	.word	0x018cba80
 8009c18:	00b71b00 	.word	0x00b71b00
 8009c1c:	005b8d80 	.word	0x005b8d80
 8009c20:	03d09000 	.word	0x03d09000
 8009c24:	02dc6c00 	.word	0x02dc6c00
 8009c28:	01e84800 	.word	0x01e84800
 8009c2c:	00f42400 	.word	0x00f42400
 8009c30:	40022000 	.word	0x40022000

08009c34 <UTILS_EnablePLLAndSwitchSystem>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: No problem to switch system to PLL
  *          - ERROR: Problem to switch system to PLL
  */
static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)
{
 8009c34:	b570      	push	{r4, r5, r6, lr}
 8009c36:	460c      	mov	r4, r1
  assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->AHBCLKDivider));
  assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider));
  assert_param(IS_LL_UTILS_APB2_DIV(UTILS_ClkInitStruct->APB2CLKDivider));

  /* Calculate HCLK frequency */
  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 8009c38:	680b      	ldr	r3, [r1, #0]
 8009c3a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8009c3e:	4a26      	ldr	r2, [pc, #152]	; (8009cd8 <UTILS_EnablePLLAndSwitchSystem+0xa4>)
 8009c40:	5cd3      	ldrb	r3, [r2, r3]
 8009c42:	fa20 f503 	lsr.w	r5, r0, r3

  /* Increasing the number of wait states because of higher CPU frequency */
  if(SystemCoreClock < hclk_frequency)
 8009c46:	4b25      	ldr	r3, [pc, #148]	; (8009cdc <UTILS_EnablePLLAndSwitchSystem+0xa8>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	42ab      	cmp	r3, r5
 8009c4c:	d333      	bcc.n	8009cb6 <UTILS_EnablePLLAndSwitchSystem+0x82>
  ErrorStatus status = SUCCESS;
 8009c4e:	2600      	movs	r6, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8009c50:	4b23      	ldr	r3, [pc, #140]	; (8009ce0 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 8009c52:	681a      	ldr	r2, [r3, #0]
 8009c54:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8009c58:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8009c5a:	68da      	ldr	r2, [r3, #12]
 8009c5c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8009c60:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8009c62:	4b1f      	ldr	r3, [pc, #124]	; (8009ce0 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8009c6a:	d0fa      	beq.n	8009c62 <UTILS_EnablePLLAndSwitchSystem+0x2e>
    {
      /* Wait for PLL ready */
    }

    /* Sysclk activation on the main PLL */
    LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider);
 8009c6c:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8009c6e:	4b1c      	ldr	r3, [pc, #112]	; (8009ce0 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 8009c70:	6899      	ldr	r1, [r3, #8]
 8009c72:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
 8009c76:	430a      	orrs	r2, r1
 8009c78:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8009c7a:	689a      	ldr	r2, [r3, #8]
 8009c7c:	f042 0203 	orr.w	r2, r2, #3
 8009c80:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8009c82:	4b17      	ldr	r3, [pc, #92]	; (8009ce0 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 8009c84:	689b      	ldr	r3, [r3, #8]
 8009c86:	f003 030c 	and.w	r3, r3, #12
    LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
    while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8009c8a:	2b0c      	cmp	r3, #12
 8009c8c:	d1f9      	bne.n	8009c82 <UTILS_EnablePLLAndSwitchSystem+0x4e>
    {
      /* Wait for system clock switch to PLL */
    }

    /* Set APB1 & APB2 prescaler*/
    LL_RCC_SetAPB1Prescaler(UTILS_ClkInitStruct->APB1CLKDivider);
 8009c8e:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8009c90:	4b13      	ldr	r3, [pc, #76]	; (8009ce0 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 8009c92:	6899      	ldr	r1, [r3, #8]
 8009c94:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8009c98:	430a      	orrs	r2, r1
 8009c9a:	609a      	str	r2, [r3, #8]
    LL_RCC_SetAPB2Prescaler(UTILS_ClkInitStruct->APB2CLKDivider);
 8009c9c:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8009c9e:	6899      	ldr	r1, [r3, #8]
 8009ca0:	f421 5160 	bic.w	r1, r1, #14336	; 0x3800
 8009ca4:	430a      	orrs	r2, r1
 8009ca6:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(SystemCoreClock > hclk_frequency)
 8009ca8:	4b0c      	ldr	r3, [pc, #48]	; (8009cdc <UTILS_EnablePLLAndSwitchSystem+0xa8>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	42ab      	cmp	r3, r5
 8009cae:	d809      	bhi.n	8009cc4 <UTILS_EnablePLLAndSwitchSystem+0x90>
    /* Set FLASH latency to lowest latency */
    status = LL_SetFlashLatency(hclk_frequency);
  }

  /* Update SystemCoreClock variable */
  if(status == SUCCESS)
 8009cb0:	b16e      	cbz	r6, 8009cce <UTILS_EnablePLLAndSwitchSystem+0x9a>
  {
    LL_SetSystemCoreClock(hclk_frequency);
  }

  return status;
}
 8009cb2:	4630      	mov	r0, r6
 8009cb4:	bd70      	pop	{r4, r5, r6, pc}
    status = LL_SetFlashLatency(hclk_frequency);
 8009cb6:	4628      	mov	r0, r5
 8009cb8:	f7ff ff54 	bl	8009b64 <LL_SetFlashLatency>
  if(status == SUCCESS)
 8009cbc:	4606      	mov	r6, r0
 8009cbe:	2800      	cmp	r0, #0
 8009cc0:	d1f2      	bne.n	8009ca8 <UTILS_EnablePLLAndSwitchSystem+0x74>
 8009cc2:	e7c5      	b.n	8009c50 <UTILS_EnablePLLAndSwitchSystem+0x1c>
    status = LL_SetFlashLatency(hclk_frequency);
 8009cc4:	4628      	mov	r0, r5
 8009cc6:	f7ff ff4d 	bl	8009b64 <LL_SetFlashLatency>
 8009cca:	4606      	mov	r6, r0
 8009ccc:	e7f0      	b.n	8009cb0 <UTILS_EnablePLLAndSwitchSystem+0x7c>
    LL_SetSystemCoreClock(hclk_frequency);
 8009cce:	4628      	mov	r0, r5
 8009cd0:	f7ff ff42 	bl	8009b58 <LL_SetSystemCoreClock>
 8009cd4:	e7ed      	b.n	8009cb2 <UTILS_EnablePLLAndSwitchSystem+0x7e>
 8009cd6:	bf00      	nop
 8009cd8:	08011a18 	.word	0x08011a18
 8009cdc:	200000c0 	.word	0x200000c0
 8009ce0:	40021000 	.word	0x40021000

08009ce4 <LL_PLL_ConfigSystemClock_HSI>:
{
 8009ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ce6:	4604      	mov	r4, r0
 8009ce8:	460d      	mov	r5, r1
  if(UTILS_PLL_IsBusy() == SUCCESS)
 8009cea:	f7ff ff23 	bl	8009b34 <UTILS_PLL_IsBusy>
 8009cee:	bb20      	cbnz	r0, 8009d3a <LL_PLL_ConfigSystemClock_HSI+0x56>
    pllfreq = UTILS_GetPLLOutputFrequency(HSI_VALUE, UTILS_PLLInitStruct);
 8009cf0:	4621      	mov	r1, r4
 8009cf2:	4813      	ldr	r0, [pc, #76]	; (8009d40 <LL_PLL_ConfigSystemClock_HSI+0x5c>)
 8009cf4:	f005 fadc 	bl	800f2b0 <UTILS_GetPLLOutputFrequency>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8009cf8:	4b12      	ldr	r3, [pc, #72]	; (8009d44 <LL_PLL_ConfigSystemClock_HSI+0x60>)
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8009d00:	d109      	bne.n	8009d16 <LL_PLL_ConfigSystemClock_HSI+0x32>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8009d02:	4a10      	ldr	r2, [pc, #64]	; (8009d44 <LL_PLL_ConfigSystemClock_HSI+0x60>)
 8009d04:	6813      	ldr	r3, [r2, #0]
 8009d06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d0a:	6013      	str	r3, [r2, #0]
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8009d0c:	4b0d      	ldr	r3, [pc, #52]	; (8009d44 <LL_PLL_ConfigSystemClock_HSI+0x60>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8009d14:	d0fa      	beq.n	8009d0c <LL_PLL_ConfigSystemClock_HSI+0x28>
    LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, UTILS_PLLInitStruct->PLLM, UTILS_PLLInitStruct->PLLN,
 8009d16:	6822      	ldr	r2, [r4, #0]
 8009d18:	6866      	ldr	r6, [r4, #4]
 8009d1a:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8009d1c:	4c09      	ldr	r4, [pc, #36]	; (8009d44 <LL_PLL_ConfigSystemClock_HSI+0x60>)
 8009d1e:	68e7      	ldr	r7, [r4, #12]
 8009d20:	4b09      	ldr	r3, [pc, #36]	; (8009d48 <LL_PLL_ConfigSystemClock_HSI+0x64>)
 8009d22:	403b      	ands	r3, r7
 8009d24:	f042 0202 	orr.w	r2, r2, #2
 8009d28:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
 8009d2c:	430a      	orrs	r2, r1
 8009d2e:	4313      	orrs	r3, r2
 8009d30:	60e3      	str	r3, [r4, #12]
    status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
 8009d32:	4629      	mov	r1, r5
 8009d34:	f7ff ff7e 	bl	8009c34 <UTILS_EnablePLLAndSwitchSystem>
}
 8009d38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    status = ERROR;
 8009d3a:	2001      	movs	r0, #1
 8009d3c:	e7fc      	b.n	8009d38 <LL_PLL_ConfigSystemClock_HSI+0x54>
 8009d3e:	bf00      	nop
 8009d40:	00f42400 	.word	0x00f42400
 8009d44:	40021000 	.word	0x40021000
 8009d48:	f9ff808c 	.word	0xf9ff808c

08009d4c <ws2812_strip_update_channels>:
                                        size_t num_channels) {
 8009d4c:	b500      	push	{lr}
 8009d4e:	b091      	sub	sp, #68	; 0x44
    LOG_ERR("update_channels not implemented");
 8009d50:	2201      	movs	r2, #1
 8009d52:	f8ad 2008 	strh.w	r2, [sp, #8]
 8009d56:	4b12      	ldr	r3, [pc, #72]	; (8009da0 <ws2812_strip_update_channels+0x54>)
 8009d58:	930e      	str	r3, [sp, #56]	; 0x38
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	9301      	str	r3, [sp, #4]
 8009d5e:	2102      	movs	r1, #2
 8009d60:	f88d 1004 	strb.w	r1, [sp, #4]
 8009d64:	9901      	ldr	r1, [sp, #4]
 8009d66:	910d      	str	r1, [sp, #52]	; 0x34
 8009d68:	4619      	mov	r1, r3
 8009d6a:	f363 0100 	bfi	r1, r3, #0, #1
 8009d6e:	f363 0141 	bfi	r1, r3, #1, #1
 8009d72:	f363 0182 	bfi	r1, r3, #2, #1
 8009d76:	f363 01c5 	bfi	r1, r3, #3, #3
 8009d7a:	f362 1188 	bfi	r1, r2, #6, #3
 8009d7e:	2208      	movs	r2, #8
 8009d80:	f362 2152 	bfi	r1, r2, #9, #10
 8009d84:	f363 41de 	bfi	r1, r3, #19, #12
 8009d88:	f363 71df 	bfi	r1, r3, #31, #1
 8009d8c:	aa0d      	add	r2, sp, #52	; 0x34
 8009d8e:	4805      	ldr	r0, [pc, #20]	; (8009da4 <ws2812_strip_update_channels+0x58>)
 8009d90:	f004 f93b 	bl	800e00a <z_impl_z_log_msg2_static_create>
}
 8009d94:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8009d98:	b011      	add	sp, #68	; 0x44
 8009d9a:	f85d fb04 	ldr.w	pc, [sp], #4
 8009d9e:	bf00      	nop
 8009da0:	08011a28 	.word	0x08011a28
 8009da4:	08010754 	.word	0x08010754

08009da8 <ws2812_pwm_write>:
static int ws2812_pwm_write(const struct device *dev) {
 8009da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dac:	b09b      	sub	sp, #108	; 0x6c
    const struct ws2812_pwm_cfg *cfg = dev->config;
 8009dae:	6844      	ldr	r4, [r0, #4]
    struct ws2812_pwm_data *ctx = dev->data;
 8009db0:	f8d0 8010 	ldr.w	r8, [r0, #16]
    const struct pwm_stm32_config *pwm_cfg = cfg->pwm.dev->config;
 8009db4:	6823      	ldr	r3, [r4, #0]
 8009db6:	685b      	ldr	r3, [r3, #4]
    TIM_TypeDef *tim = pwm_cfg->timer;
 8009db8:	681d      	ldr	r5, [r3, #0]
    uint8_t *buf = cfg->px_buf;
 8009dba:	f8d4 9010 	ldr.w	r9, [r4, #16]
    uint32_t channel = ch2ll[cfg->pwm.channel - 1u];
 8009dbe:	6863      	ldr	r3, [r4, #4]
 8009dc0:	3b01      	subs	r3, #1
 8009dc2:	4a6c      	ldr	r2, [pc, #432]	; (8009f74 <ws2812_pwm_write+0x1cc>)
 8009dc4:	f852 b023 	ldr.w	fp, [r2, r3, lsl #2]
    LL_TIM_OC_StructInit(&oc_init);
 8009dc8:	a80c      	add	r0, sp, #48	; 0x30
 8009dca:	f005 fa3d 	bl	800f248 <LL_TIM_OC_StructInit>
    oc_init.OCMode = LL_TIM_OCMODE_PWM1;
 8009dce:	2360      	movs	r3, #96	; 0x60
 8009dd0:	930c      	str	r3, [sp, #48]	; 0x30
    oc_init.OCState = LL_TIM_OCSTATE_ENABLE;
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	930d      	str	r3, [sp, #52]	; 0x34
    oc_init.OCPolarity = get_polarity(cfg->pwm.flags);
 8009dd6:	7b20      	ldrb	r0, [r4, #12]
 8009dd8:	f005 fac3 	bl	800f362 <get_polarity>
 8009ddc:	9010      	str	r0, [sp, #64]	; 0x40
    if (LL_TIM_OC_Init(tim, channel, &oc_init) != SUCCESS) {
 8009dde:	aa0c      	add	r2, sp, #48	; 0x30
 8009de0:	4659      	mov	r1, fp
 8009de2:	4628      	mov	r0, r5
 8009de4:	f005 fa3a 	bl	800f25c <LL_TIM_OC_Init>
 8009de8:	bb38      	cbnz	r0, 8009e3a <ws2812_pwm_write+0x92>
 8009dea:	4603      	mov	r3, r0
	__asm__ volatile(
 8009dec:	f04f 0210 	mov.w	r2, #16
 8009df0:	f3ef 8111 	mrs	r1, BASEPRI
 8009df4:	f382 8812 	msr	BASEPRI_MAX, r2
 8009df8:	f3bf 8f6f 	isb	sy
 8009dfc:	9101      	str	r1, [sp, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8009dfe:	682a      	ldr	r2, [r5, #0]
 8009e00:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009e04:	602a      	str	r2, [r5, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8009e06:	f1bb 0f01 	cmp.w	fp, #1
 8009e0a:	d03e      	beq.n	8009e8a <ws2812_pwm_write+0xe2>
 8009e0c:	f1bb 0f04 	cmp.w	fp, #4
 8009e10:	d03a      	beq.n	8009e88 <ws2812_pwm_write+0xe0>
 8009e12:	f1bb 0f10 	cmp.w	fp, #16
 8009e16:	d05a      	beq.n	8009ece <ws2812_pwm_write+0x126>
 8009e18:	f1bb 0f40 	cmp.w	fp, #64	; 0x40
 8009e1c:	d059      	beq.n	8009ed2 <ws2812_pwm_write+0x12a>
 8009e1e:	f5bb 7f80 	cmp.w	fp, #256	; 0x100
 8009e22:	d058      	beq.n	8009ed6 <ws2812_pwm_write+0x12e>
 8009e24:	f5bb 6f80 	cmp.w	fp, #1024	; 0x400
 8009e28:	d057      	beq.n	8009eda <ws2812_pwm_write+0x132>
 8009e2a:	f5bb 5f80 	cmp.w	fp, #4096	; 0x1000
 8009e2e:	d056      	beq.n	8009ede <ws2812_pwm_write+0x136>
 8009e30:	f5bb 3f80 	cmp.w	fp, #65536	; 0x10000
 8009e34:	d026      	beq.n	8009e84 <ws2812_pwm_write+0xdc>
 8009e36:	2308      	movs	r3, #8
 8009e38:	e027      	b.n	8009e8a <ws2812_pwm_write+0xe2>
        LOG_ERR("Could not initialize timer channel output");
 8009e3a:	2201      	movs	r2, #1
 8009e3c:	f8ad 2010 	strh.w	r2, [sp, #16]
 8009e40:	4b4d      	ldr	r3, [pc, #308]	; (8009f78 <ws2812_pwm_write+0x1d0>)
 8009e42:	9318      	str	r3, [sp, #96]	; 0x60
 8009e44:	2300      	movs	r3, #0
 8009e46:	9303      	str	r3, [sp, #12]
 8009e48:	2102      	movs	r1, #2
 8009e4a:	f88d 100c 	strb.w	r1, [sp, #12]
 8009e4e:	9903      	ldr	r1, [sp, #12]
 8009e50:	9117      	str	r1, [sp, #92]	; 0x5c
 8009e52:	4619      	mov	r1, r3
 8009e54:	f363 0100 	bfi	r1, r3, #0, #1
 8009e58:	f363 0141 	bfi	r1, r3, #1, #1
 8009e5c:	f363 0182 	bfi	r1, r3, #2, #1
 8009e60:	f363 01c5 	bfi	r1, r3, #3, #3
 8009e64:	f362 1188 	bfi	r1, r2, #6, #3
 8009e68:	2208      	movs	r2, #8
 8009e6a:	f362 2152 	bfi	r1, r2, #9, #10
 8009e6e:	f363 41de 	bfi	r1, r3, #19, #12
 8009e72:	f363 71df 	bfi	r1, r3, #31, #1
 8009e76:	aa17      	add	r2, sp, #92	; 0x5c
 8009e78:	4840      	ldr	r0, [pc, #256]	; (8009f7c <ws2812_pwm_write+0x1d4>)
 8009e7a:	f004 f8c6 	bl	800e00a <z_impl_z_log_msg2_static_create>
        return -EIO;
 8009e7e:	f06f 0004 	mvn.w	r0, #4
 8009e82:	e073      	b.n	8009f6c <ws2812_pwm_write+0x1c4>
 8009e84:	2307      	movs	r3, #7
 8009e86:	e000      	b.n	8009e8a <ws2812_pwm_write+0xe2>
 8009e88:	2301      	movs	r3, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8009e8a:	f105 0218 	add.w	r2, r5, #24
 8009e8e:	493c      	ldr	r1, [pc, #240]	; (8009f80 <ws2812_pwm_write+0x1d8>)
 8009e90:	5cc8      	ldrb	r0, [r1, r3]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8009e92:	5811      	ldr	r1, [r2, r0]
 8009e94:	4e3b      	ldr	r6, [pc, #236]	; (8009f84 <ws2812_pwm_write+0x1dc>)
 8009e96:	5cf6      	ldrb	r6, [r6, r3]
 8009e98:	2308      	movs	r3, #8
 8009e9a:	40b3      	lsls	r3, r6
 8009e9c:	430b      	orrs	r3, r1
 8009e9e:	5013      	str	r3, [r2, r0]
    LL_TIM_SetAutoReload(tim, ctx->pwm_period_cycles - 1u);
 8009ea0:	f8d8 3000 	ldr.w	r3, [r8]
 8009ea4:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->ARR, AutoReload);
 8009ea6:	62eb      	str	r3, [r5, #44]	; 0x2c
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8009ea8:	696b      	ldr	r3, [r5, #20]
 8009eaa:	f043 0301 	orr.w	r3, r3, #1
 8009eae:	616b      	str	r3, [r5, #20]
    generate_timer_event[cfg->pwm.channel](tim);
 8009eb0:	6862      	ldr	r2, [r4, #4]
 8009eb2:	4b35      	ldr	r3, [pc, #212]	; (8009f88 <ws2812_pwm_write+0x1e0>)
 8009eb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009eb8:	4628      	mov	r0, r5
 8009eba:	4798      	blx	r3
    clear_timer_flag[cfg->pwm.channel](tim);
 8009ebc:	6862      	ldr	r2, [r4, #4]
 8009ebe:	4b33      	ldr	r3, [pc, #204]	; (8009f8c <ws2812_pwm_write+0x1e4>)
 8009ec0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ec4:	4628      	mov	r0, r5
 8009ec6:	4798      	blx	r3
    for (size_t i = 0; i < cfg->px_buf_size; i++) {
 8009ec8:	f04f 0a00 	mov.w	sl, #0
 8009ecc:	e02d      	b.n	8009f2a <ws2812_pwm_write+0x182>
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8009ece:	2302      	movs	r3, #2
 8009ed0:	e7db      	b.n	8009e8a <ws2812_pwm_write+0xe2>
 8009ed2:	2303      	movs	r3, #3
 8009ed4:	e7d9      	b.n	8009e8a <ws2812_pwm_write+0xe2>
 8009ed6:	2304      	movs	r3, #4
 8009ed8:	e7d7      	b.n	8009e8a <ws2812_pwm_write+0xe2>
 8009eda:	2305      	movs	r3, #5
 8009edc:	e7d5      	b.n	8009e8a <ws2812_pwm_write+0xe2>
 8009ede:	2306      	movs	r3, #6
 8009ee0:	e7d3      	b.n	8009e8a <ws2812_pwm_write+0xe2>
                (tmp & 0x80) ? ctx->pwm_t1h_cycles : ctx->pwm_t0h_cycles;
 8009ee2:	f8d8 1008 	ldr.w	r1, [r8, #8]
            set_timer_compare[cfg->pwm.channel - 1u](tim, value);
 8009ee6:	6863      	ldr	r3, [r4, #4]
 8009ee8:	3b01      	subs	r3, #1
 8009eea:	4a29      	ldr	r2, [pc, #164]	; (8009f90 <ws2812_pwm_write+0x1e8>)
 8009eec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	4798      	blx	r3
            while (!is_active_timer_flag[cfg->pwm.channel](tim));
 8009ef4:	6862      	ldr	r2, [r4, #4]
 8009ef6:	4b27      	ldr	r3, [pc, #156]	; (8009f94 <ws2812_pwm_write+0x1ec>)
 8009ef8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009efc:	4628      	mov	r0, r5
 8009efe:	4798      	blx	r3
 8009f00:	2800      	cmp	r0, #0
 8009f02:	d0f7      	beq.n	8009ef4 <ws2812_pwm_write+0x14c>
            clear_timer_flag[cfg->pwm.channel](tim);
 8009f04:	6862      	ldr	r2, [r4, #4]
 8009f06:	4b21      	ldr	r3, [pc, #132]	; (8009f8c <ws2812_pwm_write+0x1e4>)
 8009f08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f0c:	4628      	mov	r0, r5
 8009f0e:	4798      	blx	r3
            tmp <<= 1;
 8009f10:	0076      	lsls	r6, r6, #1
 8009f12:	b2f6      	uxtb	r6, r6
        for(int j = 0; j < 8; j++) {
 8009f14:	3701      	adds	r7, #1
 8009f16:	2f07      	cmp	r7, #7
 8009f18:	dc05      	bgt.n	8009f26 <ws2812_pwm_write+0x17e>
                (tmp & 0x80) ? ctx->pwm_t1h_cycles : ctx->pwm_t0h_cycles;
 8009f1a:	f016 0f80 	tst.w	r6, #128	; 0x80
 8009f1e:	d1e0      	bne.n	8009ee2 <ws2812_pwm_write+0x13a>
 8009f20:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009f24:	e7df      	b.n	8009ee6 <ws2812_pwm_write+0x13e>
    for (size_t i = 0; i < cfg->px_buf_size; i++) {
 8009f26:	f10a 0a01 	add.w	sl, sl, #1
 8009f2a:	6963      	ldr	r3, [r4, #20]
 8009f2c:	459a      	cmp	sl, r3
 8009f2e:	d203      	bcs.n	8009f38 <ws2812_pwm_write+0x190>
        uint8_t tmp = *buf++;
 8009f30:	f819 6b01 	ldrb.w	r6, [r9], #1
        for(int j = 0; j < 8; j++) {
 8009f34:	2700      	movs	r7, #0
 8009f36:	e7ee      	b.n	8009f16 <ws2812_pwm_write+0x16e>
    set_timer_compare[cfg->pwm.channel - 1u](tim, 0);
 8009f38:	6863      	ldr	r3, [r4, #4]
 8009f3a:	3b01      	subs	r3, #1
 8009f3c:	4a14      	ldr	r2, [pc, #80]	; (8009f90 <ws2812_pwm_write+0x1e8>)
 8009f3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009f42:	2100      	movs	r1, #0
 8009f44:	4628      	mov	r0, r5
 8009f46:	4798      	blx	r3
    while (!is_active_timer_flag[cfg->pwm.channel](tim));
 8009f48:	6862      	ldr	r2, [r4, #4]
 8009f4a:	4b12      	ldr	r3, [pc, #72]	; (8009f94 <ws2812_pwm_write+0x1ec>)
 8009f4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f50:	4628      	mov	r0, r5
 8009f52:	4798      	blx	r3
 8009f54:	2800      	cmp	r0, #0
 8009f56:	d0f7      	beq.n	8009f48 <ws2812_pwm_write+0x1a0>
  CLEAR_BIT(TIMx->CCER, Channels);
 8009f58:	6a2b      	ldr	r3, [r5, #32]
 8009f5a:	ea23 030b 	bic.w	r3, r3, fp
 8009f5e:	622b      	str	r3, [r5, #32]
	__asm__ volatile(
 8009f60:	9b01      	ldr	r3, [sp, #4]
 8009f62:	f383 8811 	msr	BASEPRI, r3
 8009f66:	f3bf 8f6f 	isb	sy
    return 0;
 8009f6a:	2000      	movs	r0, #0
}
 8009f6c:	b01b      	add	sp, #108	; 0x6c
 8009f6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f72:	bf00      	nop
 8009f74:	08011adc 	.word	0x08011adc
 8009f78:	0801132c 	.word	0x0801132c
 8009f7c:	08010754 	.word	0x08010754
 8009f80:	08011ac4 	.word	0x08011ac4
 8009f84:	08011ad0 	.word	0x08011ad0
 8009f88:	08011b0c 	.word	0x08011b0c
 8009f8c:	08011af4 	.word	0x08011af4
 8009f90:	08011b3c 	.word	0x08011b3c
 8009f94:	08011b24 	.word	0x08011b24

08009f98 <ws2812_strip_update_rgb>:
                                   size_t num_pixels) {
 8009f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    const struct ws2812_pwm_cfg *cfg = dev->config;
 8009f9a:	6844      	ldr	r4, [r0, #4]
    uint8_t *px_buf = cfg->px_buf;
 8009f9c:	6925      	ldr	r5, [r4, #16]
    overflow = size_mul_overflow(num_pixels, cfg->num_colors, &nbytes);
 8009f9e:	7e23      	ldrb	r3, [r4, #24]
	return __builtin_mul_overflow(a, b, result);
}

static inline bool size_mul_overflow(size_t a, size_t b, size_t *result)
{
	return __builtin_mul_overflow(a, b, result);
 8009fa0:	2600      	movs	r6, #0
 8009fa2:	fba2 3703 	umull	r3, r7, r2, r3
 8009fa6:	b92f      	cbnz	r7, 8009fb4 <ws2812_strip_update_rgb+0x1c>
    return !overflow && (nbytes <= cfg->px_buf_size);
 8009fa8:	b936      	cbnz	r6, 8009fb8 <ws2812_strip_update_rgb+0x20>
 8009faa:	6966      	ldr	r6, [r4, #20]
 8009fac:	42b3      	cmp	r3, r6
 8009fae:	d90b      	bls.n	8009fc8 <ws2812_strip_update_rgb+0x30>
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	e002      	b.n	8009fba <ws2812_strip_update_rgb+0x22>
 8009fb4:	2601      	movs	r6, #1
 8009fb6:	e7f7      	b.n	8009fa8 <ws2812_strip_update_rgb+0x10>
 8009fb8:	2300      	movs	r3, #0
    if (!num_pixels_ok(cfg, num_pixels)) {
 8009fba:	b13b      	cbz	r3, 8009fcc <ws2812_strip_update_rgb+0x34>
    for (i = 0; i < num_pixels; i++) {
 8009fbc:	f04f 0e00 	mov.w	lr, #0
 8009fc0:	4596      	cmp	lr, r2
 8009fc2:	d22e      	bcs.n	800a022 <ws2812_strip_update_rgb+0x8a>
        for (j = 0; j < cfg->num_colors; j++) {
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	e009      	b.n	8009fdc <ws2812_strip_update_rgb+0x44>
    return !overflow && (nbytes <= cfg->px_buf_size);
 8009fc8:	2301      	movs	r3, #1
 8009fca:	e7f6      	b.n	8009fba <ws2812_strip_update_rgb+0x22>
        return -ENOMEM;
 8009fcc:	f06f 050b 	mvn.w	r5, #11
 8009fd0:	e02d      	b.n	800a02e <ws2812_strip_update_rgb+0x96>
                    *px_buf = 0;
 8009fd2:	2600      	movs	r6, #0
 8009fd4:	702e      	strb	r6, [r5, #0]
            px_buf++;
 8009fd6:	3501      	adds	r5, #1
        for (j = 0; j < cfg->num_colors; j++) {
 8009fd8:	3301      	adds	r3, #1
 8009fda:	b2db      	uxtb	r3, r3
 8009fdc:	f894 c018 	ldrb.w	ip, [r4, #24]
 8009fe0:	459c      	cmp	ip, r3
 8009fe2:	d91a      	bls.n	800a01a <ws2812_strip_update_rgb+0x82>
            switch (cfg->color_mapping[j]) {
 8009fe4:	69e6      	ldr	r6, [r4, #28]
 8009fe6:	f816 c003 	ldrb.w	ip, [r6, r3]
 8009fea:	f1bc 0f03 	cmp.w	ip, #3
 8009fee:	d820      	bhi.n	800a032 <ws2812_strip_update_rgb+0x9a>
 8009ff0:	a601      	add	r6, pc, #4	; (adr r6, 8009ff8 <ws2812_strip_update_rgb+0x60>)
 8009ff2:	f856 f02c 	ldr.w	pc, [r6, ip, lsl #2]
 8009ff6:	bf00      	nop
 8009ff8:	08009fd3 	.word	0x08009fd3
 8009ffc:	0800a009 	.word	0x0800a009
 800a000:	0800a00f 	.word	0x0800a00f
 800a004:	0800a015 	.word	0x0800a015
                    *px_buf = pixels->r;
 800a008:	784e      	ldrb	r6, [r1, #1]
 800a00a:	702e      	strb	r6, [r5, #0]
                    break;
 800a00c:	e7e3      	b.n	8009fd6 <ws2812_strip_update_rgb+0x3e>
                    *px_buf = pixels->g;
 800a00e:	788e      	ldrb	r6, [r1, #2]
 800a010:	702e      	strb	r6, [r5, #0]
                    break;
 800a012:	e7e0      	b.n	8009fd6 <ws2812_strip_update_rgb+0x3e>
                    *px_buf = pixels->b;
 800a014:	78ce      	ldrb	r6, [r1, #3]
 800a016:	702e      	strb	r6, [r5, #0]
                    break;
 800a018:	e7dd      	b.n	8009fd6 <ws2812_strip_update_rgb+0x3e>
        pixels++;
 800a01a:	3104      	adds	r1, #4
    for (i = 0; i < num_pixels; i++) {
 800a01c:	f10e 0e01 	add.w	lr, lr, #1
 800a020:	e7ce      	b.n	8009fc0 <ws2812_strip_update_rgb+0x28>
    rc = ws2812_pwm_write(dev);
 800a022:	f7ff fec1 	bl	8009da8 <ws2812_pwm_write>
 800a026:	4605      	mov	r5, r0
    ws2812_reset_delay(cfg->reset_delay);
 800a028:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
	return z_impl_k_usleep(us);
 800a02a:	f005 fc12 	bl	800f852 <z_impl_k_usleep>
}
 800a02e:	4628      	mov	r0, r5
 800a030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            switch (cfg->color_mapping[j]) {
 800a032:	f06f 0515 	mvn.w	r5, #21
 800a036:	e7fa      	b.n	800a02e <ws2812_strip_update_rgb+0x96>

0800a038 <led_hsv2rgb>:
#include <led_utils/led_utils.h>

void led_hsv2rgb(const struct led_hsv *hsv, struct led_rgb *rgb)
{
 800a038:	b430      	push	{r4, r5}
    if (!hsv->v)
 800a03a:	78c4      	ldrb	r4, [r0, #3]
 800a03c:	b92c      	cbnz	r4, 800a04a <led_hsv2rgb+0x12>
    {
        rgb->r = rgb->g = rgb->b = 0;
 800a03e:	2300      	movs	r3, #0
 800a040:	70cb      	strb	r3, [r1, #3]
 800a042:	708b      	strb	r3, [r1, #2]
 800a044:	704b      	strb	r3, [r1, #1]

            default:
                break;
        }
    }
}
 800a046:	bc30      	pop	{r4, r5}
 800a048:	4770      	bx	lr
    else if (!hsv->s)
 800a04a:	7883      	ldrb	r3, [r0, #2]
 800a04c:	b91b      	cbnz	r3, 800a056 <led_hsv2rgb+0x1e>
        rgb->r = rgb->g = rgb->b = hsv->v;
 800a04e:	70cc      	strb	r4, [r1, #3]
 800a050:	708c      	strb	r4, [r1, #2]
 800a052:	704c      	strb	r4, [r1, #1]
 800a054:	e7f7      	b.n	800a046 <led_hsv2rgb+0xe>
        int hue = hsv->h % 360;
 800a056:	f9b0 2000 	ldrsh.w	r2, [r0]
 800a05a:	4831      	ldr	r0, [pc, #196]	; (800a120 <led_hsv2rgb+0xe8>)
 800a05c:	fb80 5002 	smull	r5, r0, r0, r2
 800a060:	4410      	add	r0, r2
 800a062:	17d5      	asrs	r5, r2, #31
 800a064:	ebc5 2020 	rsb	r0, r5, r0, asr #8
 800a068:	f44f 75b4 	mov.w	r5, #360	; 0x168
 800a06c:	fb05 2210 	mls	r2, r5, r0, r2
 800a070:	b212      	sxth	r2, r2
        hue = hue < 0 ? 360 + hue : hue;
 800a072:	2a00      	cmp	r2, #0
 800a074:	db2c      	blt.n	800a0d0 <led_hsv2rgb+0x98>
        int sector = hue / 60;
 800a076:	482b      	ldr	r0, [pc, #172]	; (800a124 <led_hsv2rgb+0xec>)
 800a078:	fb80 5002 	smull	r5, r0, r0, r2
 800a07c:	4410      	add	r0, r2
 800a07e:	17d5      	asrs	r5, r2, #31
 800a080:	ebc5 1060 	rsb	r0, r5, r0, asr #5
        int angle = sector & 1 ? 60 - hue % 60 : hue % 60;
 800a084:	f010 0f01 	tst.w	r0, #1
 800a088:	d024      	beq.n	800a0d4 <led_hsv2rgb+0x9c>
 800a08a:	ebc0 1c00 	rsb	ip, r0, r0, lsl #4
 800a08e:	eba2 0c8c 	sub.w	ip, r2, ip, lsl #2
 800a092:	f1cc 0c3c 	rsb	ip, ip, #60	; 0x3c
        int low = (255 - hsv->s) * high / 255;
 800a096:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800a09a:	fb04 f303 	mul.w	r3, r4, r3
 800a09e:	4a22      	ldr	r2, [pc, #136]	; (800a128 <led_hsv2rgb+0xf0>)
 800a0a0:	fb82 5203 	smull	r5, r2, r2, r3
 800a0a4:	441a      	add	r2, r3
 800a0a6:	17db      	asrs	r3, r3, #31
 800a0a8:	ebc3 13e2 	rsb	r3, r3, r2, asr #7
        int middle = low + (high - low) * angle / 60;
 800a0ac:	1ae2      	subs	r2, r4, r3
 800a0ae:	fb0c f202 	mul.w	r2, ip, r2
 800a0b2:	4d1c      	ldr	r5, [pc, #112]	; (800a124 <led_hsv2rgb+0xec>)
 800a0b4:	fb85 5c02 	smull	r5, ip, r5, r2
 800a0b8:	4494      	add	ip, r2
 800a0ba:	17d2      	asrs	r2, r2, #31
 800a0bc:	ebc2 126c 	rsb	r2, r2, ip, asr #5
 800a0c0:	441a      	add	r2, r3
        switch (sector)
 800a0c2:	2805      	cmp	r0, #5
 800a0c4:	d8bf      	bhi.n	800a046 <led_hsv2rgb+0xe>
 800a0c6:	e8df f000 	tbb	[pc, r0]
 800a0ca:	1713      	.short	0x1713
 800a0cc:	27231f1b 	.word	0x27231f1b
        hue = hue < 0 ? 360 + hue : hue;
 800a0d0:	442a      	add	r2, r5
 800a0d2:	e7d0      	b.n	800a076 <led_hsv2rgb+0x3e>
        int angle = sector & 1 ? 60 - hue % 60 : hue % 60;
 800a0d4:	4d13      	ldr	r5, [pc, #76]	; (800a124 <led_hsv2rgb+0xec>)
 800a0d6:	fb85 5c02 	smull	r5, ip, r5, r2
 800a0da:	eb0c 0502 	add.w	r5, ip, r2
 800a0de:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 800a0e2:	ebcc 1c65 	rsb	ip, ip, r5, asr #5
 800a0e6:	ebcc 1c0c 	rsb	ip, ip, ip, lsl #4
 800a0ea:	eba2 0c8c 	sub.w	ip, r2, ip, lsl #2
 800a0ee:	e7d2      	b.n	800a096 <led_hsv2rgb+0x5e>
                rgb->r = high;
 800a0f0:	704c      	strb	r4, [r1, #1]
                rgb->g = middle;
 800a0f2:	708a      	strb	r2, [r1, #2]
                rgb->b = low;
 800a0f4:	70cb      	strb	r3, [r1, #3]
                break;
 800a0f6:	e7a6      	b.n	800a046 <led_hsv2rgb+0xe>
                rgb->r = middle;
 800a0f8:	704a      	strb	r2, [r1, #1]
                rgb->g = high;
 800a0fa:	708c      	strb	r4, [r1, #2]
                rgb->b = low;
 800a0fc:	70cb      	strb	r3, [r1, #3]
                break;
 800a0fe:	e7a2      	b.n	800a046 <led_hsv2rgb+0xe>
                rgb->r = low;
 800a100:	704b      	strb	r3, [r1, #1]
                rgb->g = high;
 800a102:	708c      	strb	r4, [r1, #2]
                rgb->b = middle;
 800a104:	70ca      	strb	r2, [r1, #3]
                break;
 800a106:	e79e      	b.n	800a046 <led_hsv2rgb+0xe>
                rgb->r = low;
 800a108:	704b      	strb	r3, [r1, #1]
                rgb->g = middle;
 800a10a:	708a      	strb	r2, [r1, #2]
                rgb->b = high;
 800a10c:	70cc      	strb	r4, [r1, #3]
                break;
 800a10e:	e79a      	b.n	800a046 <led_hsv2rgb+0xe>
                rgb->r = middle;
 800a110:	704a      	strb	r2, [r1, #1]
                rgb->g = low;
 800a112:	708b      	strb	r3, [r1, #2]
                rgb->b = high;
 800a114:	70cc      	strb	r4, [r1, #3]
                break;
 800a116:	e796      	b.n	800a046 <led_hsv2rgb+0xe>
                rgb->r = high;
 800a118:	704c      	strb	r4, [r1, #1]
                rgb->g = low;
 800a11a:	708b      	strb	r3, [r1, #2]
                rgb->b = middle;
 800a11c:	70ca      	strb	r2, [r1, #3]
}
 800a11e:	e792      	b.n	800a046 <led_hsv2rgb+0xe>
 800a120:	b60b60b7 	.word	0xb60b60b7
 800a124:	88888889 	.word	0x88888889
 800a128:	80808081 	.word	0x80808081

0800a12c <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
 800a12c:	4b03      	ldr	r3, [pc, #12]	; (800a13c <z_device_state_init+0x10>)

	while (dev < __device_end) {
 800a12e:	e000      	b.n	800a132 <z_device_state_init+0x6>
		z_object_init(dev);
		++dev;
 800a130:	3318      	adds	r3, #24
	while (dev < __device_end) {
 800a132:	4a03      	ldr	r2, [pc, #12]	; (800a140 <z_device_state_init+0x14>)
 800a134:	4293      	cmp	r3, r2
 800a136:	d3fb      	bcc.n	800a130 <z_device_state_init+0x4>
	}
}
 800a138:	4770      	bx	lr
 800a13a:	bf00      	nop
 800a13c:	08010304 	.word	0x08010304
 800a140:	0801043c 	.word	0x0801043c

0800a144 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
 800a144:	b570      	push	{r4, r5, r6, lr}
 800a146:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 800a148:	4b11      	ldr	r3, [pc, #68]	; (800a190 <z_sys_init_run_level+0x4c>)
 800a14a:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 800a14e:	e009      	b.n	800a164 <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
 800a150:	4240      	negs	r0, r0
 800a152:	e017      	b.n	800a184 <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
 800a154:	68eb      	ldr	r3, [r5, #12]
 800a156:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
 800a158:	68ea      	ldr	r2, [r5, #12]
 800a15a:	7853      	ldrb	r3, [r2, #1]
 800a15c:	f043 0301 	orr.w	r3, r3, #1
 800a160:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 800a162:	3408      	adds	r4, #8
 800a164:	1c73      	adds	r3, r6, #1
 800a166:	4a0a      	ldr	r2, [pc, #40]	; (800a190 <z_sys_init_run_level+0x4c>)
 800a168:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a16c:	42a3      	cmp	r3, r4
 800a16e:	d90d      	bls.n	800a18c <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
 800a170:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
 800a172:	6823      	ldr	r3, [r4, #0]
 800a174:	4628      	mov	r0, r5
 800a176:	4798      	blx	r3
		if (dev != NULL) {
 800a178:	2d00      	cmp	r5, #0
 800a17a:	d0f2      	beq.n	800a162 <z_sys_init_run_level+0x1e>
			if (rc != 0) {
 800a17c:	2800      	cmp	r0, #0
 800a17e:	d0eb      	beq.n	800a158 <z_sys_init_run_level+0x14>
				if (rc < 0) {
 800a180:	2800      	cmp	r0, #0
 800a182:	dbe5      	blt.n	800a150 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
 800a184:	28ff      	cmp	r0, #255	; 0xff
 800a186:	dde5      	ble.n	800a154 <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
 800a188:	20ff      	movs	r0, #255	; 0xff
 800a18a:	e7e3      	b.n	800a154 <z_sys_init_run_level+0x10>
		}
	}
}
 800a18c:	bd70      	pop	{r4, r5, r6, pc}
 800a18e:	bf00      	nop
 800a190:	08011b88 	.word	0x08011b88

0800a194 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
 800a194:	b538      	push	{r3, r4, r5, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
 800a196:	4605      	mov	r5, r0
 800a198:	b328      	cbz	r0, 800a1e6 <z_impl_device_get_binding+0x52>
 800a19a:	7803      	ldrb	r3, [r0, #0]
 800a19c:	b32b      	cbz	r3, 800a1ea <z_impl_device_get_binding+0x56>
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed. Reserve string comparisons for a fallback.
	 */
	for (dev = __device_start; dev != __device_end; dev++) {
 800a19e:	4c14      	ldr	r4, [pc, #80]	; (800a1f0 <z_impl_device_get_binding+0x5c>)
 800a1a0:	e000      	b.n	800a1a4 <z_impl_device_get_binding+0x10>
 800a1a2:	3418      	adds	r4, #24
 800a1a4:	4b13      	ldr	r3, [pc, #76]	; (800a1f4 <z_impl_device_get_binding+0x60>)
 800a1a6:	429c      	cmp	r4, r3
 800a1a8:	d008      	beq.n	800a1bc <z_impl_device_get_binding+0x28>
		if (z_device_is_ready(dev) && (dev->name == name)) {
 800a1aa:	4620      	mov	r0, r4
 800a1ac:	f005 f8ed 	bl	800f38a <z_device_is_ready>
 800a1b0:	2800      	cmp	r0, #0
 800a1b2:	d0f6      	beq.n	800a1a2 <z_impl_device_get_binding+0xe>
 800a1b4:	6823      	ldr	r3, [r4, #0]
 800a1b6:	42ab      	cmp	r3, r5
 800a1b8:	d1f3      	bne.n	800a1a2 <z_impl_device_get_binding+0xe>
 800a1ba:	e012      	b.n	800a1e2 <z_impl_device_get_binding+0x4e>
			return dev;
		}
	}

	for (dev = __device_start; dev != __device_end; dev++) {
 800a1bc:	4c0c      	ldr	r4, [pc, #48]	; (800a1f0 <z_impl_device_get_binding+0x5c>)
 800a1be:	e000      	b.n	800a1c2 <z_impl_device_get_binding+0x2e>
 800a1c0:	3418      	adds	r4, #24
 800a1c2:	4b0c      	ldr	r3, [pc, #48]	; (800a1f4 <z_impl_device_get_binding+0x60>)
 800a1c4:	429c      	cmp	r4, r3
 800a1c6:	d00b      	beq.n	800a1e0 <z_impl_device_get_binding+0x4c>
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
 800a1c8:	4620      	mov	r0, r4
 800a1ca:	f005 f8de 	bl	800f38a <z_device_is_ready>
 800a1ce:	2800      	cmp	r0, #0
 800a1d0:	d0f6      	beq.n	800a1c0 <z_impl_device_get_binding+0x2c>
 800a1d2:	6821      	ldr	r1, [r4, #0]
 800a1d4:	4628      	mov	r0, r5
 800a1d6:	f7f6 fe34 	bl	8000e42 <strcmp>
 800a1da:	2800      	cmp	r0, #0
 800a1dc:	d1f0      	bne.n	800a1c0 <z_impl_device_get_binding+0x2c>
 800a1de:	e000      	b.n	800a1e2 <z_impl_device_get_binding+0x4e>
			return dev;
		}
	}

	return NULL;
 800a1e0:	2400      	movs	r4, #0
}
 800a1e2:	4620      	mov	r0, r4
 800a1e4:	bd38      	pop	{r3, r4, r5, pc}
		return NULL;
 800a1e6:	4604      	mov	r4, r0
 800a1e8:	e7fb      	b.n	800a1e2 <z_impl_device_get_binding+0x4e>
 800a1ea:	2400      	movs	r4, #0
 800a1ec:	e7f9      	b.n	800a1e2 <z_impl_device_get_binding+0x4e>
 800a1ee:	bf00      	nop
 800a1f0:	08010304 	.word	0x08010304
 800a1f4:	0801043c 	.word	0x0801043c

0800a1f8 <reason_to_str>:
	return thread_name;
}

static const char *reason_to_str(unsigned int reason)
{
	switch (reason) {
 800a1f8:	2804      	cmp	r0, #4
 800a1fa:	d80c      	bhi.n	800a216 <reason_to_str+0x1e>
 800a1fc:	e8df f000 	tbb	[pc, r0]
 800a200:	07050d03 	.word	0x07050d03
 800a204:	09          	.byte	0x09
 800a205:	00          	.byte	0x00
 800a206:	4806      	ldr	r0, [pc, #24]	; (800a220 <reason_to_str+0x28>)
 800a208:	4770      	bx	lr
	case K_ERR_CPU_EXCEPTION:
		return "CPU exception";
	case K_ERR_SPURIOUS_IRQ:
		return "Unhandled interrupt";
	case K_ERR_STACK_CHK_FAIL:
		return "Stack overflow";
 800a20a:	4806      	ldr	r0, [pc, #24]	; (800a224 <reason_to_str+0x2c>)
 800a20c:	4770      	bx	lr
	case K_ERR_KERNEL_OOPS:
		return "Kernel oops";
 800a20e:	4806      	ldr	r0, [pc, #24]	; (800a228 <reason_to_str+0x30>)
 800a210:	4770      	bx	lr
	case K_ERR_KERNEL_PANIC:
		return "Kernel panic";
 800a212:	4806      	ldr	r0, [pc, #24]	; (800a22c <reason_to_str+0x34>)
 800a214:	4770      	bx	lr
	default:
		return "Unknown error";
 800a216:	4806      	ldr	r0, [pc, #24]	; (800a230 <reason_to_str+0x38>)
 800a218:	4770      	bx	lr
		return "Unhandled interrupt";
 800a21a:	4806      	ldr	r0, [pc, #24]	; (800a234 <reason_to_str+0x3c>)
	}
}
 800a21c:	4770      	bx	lr
 800a21e:	bf00      	nop
 800a220:	08011bf0 	.word	0x08011bf0
 800a224:	08011bc4 	.word	0x08011bc4
 800a228:	08011bd4 	.word	0x08011bd4
 800a22c:	08011be0 	.word	0x08011be0
 800a230:	08011ba0 	.word	0x08011ba0
 800a234:	08011bb0 	.word	0x08011bb0

0800a238 <thread_name_get>:
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
 800a238:	b130      	cbz	r0, 800a248 <thread_name_get+0x10>
{
 800a23a:	b508      	push	{r3, lr}
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
 800a23c:	f005 f8f7 	bl	800f42e <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
 800a240:	b120      	cbz	r0, 800a24c <thread_name_get+0x14>
 800a242:	7803      	ldrb	r3, [r0, #0]
 800a244:	b123      	cbz	r3, 800a250 <thread_name_get+0x18>
}
 800a246:	bd08      	pop	{r3, pc}
		thread_name = "unknown";
 800a248:	4802      	ldr	r0, [pc, #8]	; (800a254 <thread_name_get+0x1c>)
}
 800a24a:	4770      	bx	lr
		thread_name = "unknown";
 800a24c:	4801      	ldr	r0, [pc, #4]	; (800a254 <thread_name_get+0x1c>)
 800a24e:	e7fa      	b.n	800a246 <thread_name_get+0xe>
 800a250:	4800      	ldr	r0, [pc, #0]	; (800a254 <thread_name_get+0x1c>)
	return thread_name;
 800a252:	e7f8      	b.n	800a246 <thread_name_get+0xe>
 800a254:	08011c00 	.word	0x08011c00

0800a258 <k_sys_fatal_error_handler>:
{
 800a258:	b510      	push	{r4, lr}
 800a25a:	b090      	sub	sp, #64	; 0x40
 800a25c:	4604      	mov	r4, r0
	z_impl_log_panic();
 800a25e:	f7fa f869 	bl	8004334 <z_impl_log_panic>
	LOG_ERR("Halting system");
 800a262:	2201      	movs	r2, #1
 800a264:	f8ad 2008 	strh.w	r2, [sp, #8]
 800a268:	4b10      	ldr	r3, [pc, #64]	; (800a2ac <k_sys_fatal_error_handler+0x54>)
 800a26a:	930e      	str	r3, [sp, #56]	; 0x38
 800a26c:	2300      	movs	r3, #0
 800a26e:	9301      	str	r3, [sp, #4]
 800a270:	2102      	movs	r1, #2
 800a272:	f88d 1004 	strb.w	r1, [sp, #4]
 800a276:	9901      	ldr	r1, [sp, #4]
 800a278:	910d      	str	r1, [sp, #52]	; 0x34
 800a27a:	4619      	mov	r1, r3
 800a27c:	f363 0100 	bfi	r1, r3, #0, #1
 800a280:	f363 0141 	bfi	r1, r3, #1, #1
 800a284:	f363 0182 	bfi	r1, r3, #2, #1
 800a288:	f363 01c5 	bfi	r1, r3, #3, #3
 800a28c:	f362 1188 	bfi	r1, r2, #6, #3
 800a290:	2208      	movs	r2, #8
 800a292:	f362 2152 	bfi	r1, r2, #9, #10
 800a296:	f363 41de 	bfi	r1, r3, #19, #12
 800a29a:	f363 71df 	bfi	r1, r3, #31, #1
 800a29e:	aa0d      	add	r2, sp, #52	; 0x34
 800a2a0:	4803      	ldr	r0, [pc, #12]	; (800a2b0 <k_sys_fatal_error_handler+0x58>)
 800a2a2:	f003 feb2 	bl	800e00a <z_impl_z_log_msg2_static_create>
	arch_system_halt(reason);
 800a2a6:	4620      	mov	r0, r4
 800a2a8:	f005 f889 	bl	800f3be <arch_system_halt>
 800a2ac:	08011c08 	.word	0x08011c08
 800a2b0:	08010714 	.word	0x08010714

0800a2b4 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
 800a2b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2b6:	b097      	sub	sp, #92	; 0x5c
 800a2b8:	4605      	mov	r5, r0
 800a2ba:	460e      	mov	r6, r1
	__asm__ volatile(
 800a2bc:	f04f 0310 	mov.w	r3, #16
 800a2c0:	f3ef 8711 	mrs	r7, BASEPRI
 800a2c4:	f383 8812 	msr	BASEPRI_MAX, r3
 800a2c8:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
 800a2cc:	f001 f8ba 	bl	800b444 <z_impl_z_current_get>
 800a2d0:	4604      	mov	r4, r0
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
 800a2d2:	4628      	mov	r0, r5
 800a2d4:	f7ff ff90 	bl	800a1f8 <reason_to_str>
 800a2d8:	2300      	movs	r3, #0
 800a2da:	9304      	str	r3, [sp, #16]
 800a2dc:	9003      	str	r0, [sp, #12]
 800a2de:	9502      	str	r5, [sp, #8]
 800a2e0:	4a25      	ldr	r2, [pc, #148]	; (800a378 <z_fatal_error+0xc4>)
 800a2e2:	9201      	str	r2, [sp, #4]
 800a2e4:	9300      	str	r3, [sp, #0]
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	4924      	ldr	r1, [pc, #144]	; (800a37c <z_fatal_error+0xc8>)
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	f005 f85a 	bl	800f3a4 <z_log_msg2_runtime_create>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
 800a2f0:	b11e      	cbz	r6, 800a2fa <z_fatal_error+0x46>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
 800a2f2:	69f3      	ldr	r3, [r6, #28]
 800a2f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2f8:	b9d3      	cbnz	r3, 800a330 <z_fatal_error+0x7c>
		LOG_ERR("Fault during interrupt handling\n");
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
 800a2fa:	4620      	mov	r0, r4
 800a2fc:	f7ff ff9c 	bl	800a238 <thread_name_get>
 800a300:	9003      	str	r0, [sp, #12]
 800a302:	9402      	str	r4, [sp, #8]
 800a304:	4b1e      	ldr	r3, [pc, #120]	; (800a380 <z_fatal_error+0xcc>)
 800a306:	9301      	str	r3, [sp, #4]
 800a308:	2000      	movs	r0, #0
 800a30a:	9000      	str	r0, [sp, #0]
 800a30c:	4603      	mov	r3, r0
 800a30e:	2201      	movs	r2, #1
 800a310:	491a      	ldr	r1, [pc, #104]	; (800a37c <z_fatal_error+0xc8>)
 800a312:	f005 f847 	bl	800f3a4 <z_log_msg2_runtime_create>
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
 800a316:	4631      	mov	r1, r6
 800a318:	4628      	mov	r0, r5
 800a31a:	f7ff ff9d 	bl	800a258 <k_sys_fatal_error_handler>
	__asm__ volatile(
 800a31e:	f387 8811 	msr	BASEPRI, r7
 800a322:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
 800a326:	4620      	mov	r0, r4
 800a328:	f7fb fad6 	bl	80058d8 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
 800a32c:	b017      	add	sp, #92	; 0x5c
 800a32e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		LOG_ERR("Fault during interrupt handling\n");
 800a330:	2201      	movs	r2, #1
 800a332:	f8ad 2020 	strh.w	r2, [sp, #32]
 800a336:	4b13      	ldr	r3, [pc, #76]	; (800a384 <z_fatal_error+0xd0>)
 800a338:	9314      	str	r3, [sp, #80]	; 0x50
 800a33a:	2300      	movs	r3, #0
 800a33c:	9307      	str	r3, [sp, #28]
 800a33e:	2102      	movs	r1, #2
 800a340:	f88d 101c 	strb.w	r1, [sp, #28]
 800a344:	9907      	ldr	r1, [sp, #28]
 800a346:	9113      	str	r1, [sp, #76]	; 0x4c
 800a348:	4619      	mov	r1, r3
 800a34a:	f363 0100 	bfi	r1, r3, #0, #1
 800a34e:	f363 0141 	bfi	r1, r3, #1, #1
 800a352:	f363 0182 	bfi	r1, r3, #2, #1
 800a356:	f363 01c5 	bfi	r1, r3, #3, #3
 800a35a:	f362 1188 	bfi	r1, r2, #6, #3
 800a35e:	2208      	movs	r2, #8
 800a360:	f362 2152 	bfi	r1, r2, #9, #10
 800a364:	f363 41de 	bfi	r1, r3, #19, #12
 800a368:	f363 71df 	bfi	r1, r3, #31, #1
 800a36c:	aa13      	add	r2, sp, #76	; 0x4c
 800a36e:	4803      	ldr	r0, [pc, #12]	; (800a37c <z_fatal_error+0xc8>)
 800a370:	f003 fe4b 	bl	800e00a <z_impl_z_log_msg2_static_create>
 800a374:	e7c1      	b.n	800a2fa <z_fatal_error+0x46>
 800a376:	bf00      	nop
 800a378:	08011c18 	.word	0x08011c18
 800a37c:	08010714 	.word	0x08010714
 800a380:	08011c64 	.word	0x08011c64
 800a384:	08011c40 	.word	0x08011c40

0800a388 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
 800a388:	b510      	push	{r4, lr}
 800a38a:	b086      	sub	sp, #24
	struct k_thread *thread = &z_idle_threads[i];
 800a38c:	4c10      	ldr	r4, [pc, #64]	; (800a3d0 <init_idle_thread+0x48>)
 800a38e:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
 800a392:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 800a396:	4b0f      	ldr	r3, [pc, #60]	; (800a3d4 <init_idle_thread+0x4c>)
 800a398:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
	z_setup_new_thread(thread, stack,
 800a39c:	2200      	movs	r2, #0
 800a39e:	9205      	str	r2, [sp, #20]
 800a3a0:	2101      	movs	r1, #1
 800a3a2:	9104      	str	r1, [sp, #16]
 800a3a4:	210f      	movs	r1, #15
 800a3a6:	9103      	str	r1, [sp, #12]
 800a3a8:	9202      	str	r2, [sp, #8]
 800a3aa:	9201      	str	r2, [sp, #4]
 800a3ac:	9300      	str	r3, [sp, #0]
 800a3ae:	4b0a      	ldr	r3, [pc, #40]	; (800a3d8 <init_idle_thread+0x50>)
 800a3b0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800a3b4:	4909      	ldr	r1, [pc, #36]	; (800a3dc <init_idle_thread+0x54>)
 800a3b6:	f44f 7cb0 	mov.w	ip, #352	; 0x160
 800a3ba:	fb0c 1100 	mla	r1, ip, r0, r1
 800a3be:	4620      	mov	r0, r4
 800a3c0:	f000 f8ee 	bl	800a5a0 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
 800a3c4:	7b63      	ldrb	r3, [r4, #13]
 800a3c6:	f023 0304 	bic.w	r3, r3, #4
 800a3ca:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
 800a3cc:	b006      	add	sp, #24
 800a3ce:	bd10      	pop	{r4, pc}
 800a3d0:	20000b70 	.word	0x20000b70
 800a3d4:	2000136c 	.word	0x2000136c
 800a3d8:	0800f495 	.word	0x0800f495
 800a3dc:	20003380 	.word	0x20003380

0800a3e0 <prepare_multithreading>:
 *
 * @return initial stack pointer for the main thread
 */
__boot_func
static char *prepare_multithreading(void)
{
 800a3e0:	b570      	push	{r4, r5, r6, lr}
 800a3e2:	b086      	sub	sp, #24
	char *stack_ptr;

	/* _kernel.ready_q is all zeroes */
	z_sched_init();
 800a3e4:	f000 ff7a 	bl	800b2dc <z_sched_init>
	 * - the main thread will be the one to run first
	 * - no other thread is initialized yet and thus their priority fields
	 *   contain garbage, which would prevent the cache loading algorithm
	 *   to work as intended
	 */
	_kernel.ready_q.cache = &z_main_thread;
 800a3e8:	4d1b      	ldr	r5, [pc, #108]	; (800a458 <prepare_multithreading+0x78>)
 800a3ea:	4b1c      	ldr	r3, [pc, #112]	; (800a45c <prepare_multithreading+0x7c>)
 800a3ec:	619d      	str	r5, [r3, #24]
#endif
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
 800a3ee:	4b1c      	ldr	r3, [pc, #112]	; (800a460 <prepare_multithreading+0x80>)
 800a3f0:	9305      	str	r3, [sp, #20]
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	9304      	str	r3, [sp, #16]
 800a3f6:	2400      	movs	r4, #0
 800a3f8:	9403      	str	r4, [sp, #12]
 800a3fa:	9402      	str	r4, [sp, #8]
 800a3fc:	9401      	str	r4, [sp, #4]
 800a3fe:	9400      	str	r4, [sp, #0]
 800a400:	4b18      	ldr	r3, [pc, #96]	; (800a464 <prepare_multithreading+0x84>)
 800a402:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a406:	4918      	ldr	r1, [pc, #96]	; (800a468 <prepare_multithreading+0x88>)
 800a408:	4628      	mov	r0, r5
 800a40a:	f000 f8c9 	bl	800a5a0 <z_setup_new_thread>
 800a40e:	4606      	mov	r6, r0
 800a410:	7b6b      	ldrb	r3, [r5, #13]
 800a412:	f023 0304 	bic.w	r3, r3, #4
 800a416:	736b      	strb	r3, [r5, #13]
				       CONFIG_MAIN_STACK_SIZE, bg_thread_main,
				       NULL, NULL, NULL,
				       CONFIG_MAIN_THREAD_PRIORITY,
				       K_ESSENTIAL, "main");
	z_mark_thread_as_started(&z_main_thread);
	z_ready_thread(&z_main_thread);
 800a418:	4628      	mov	r0, r5
 800a41a:	f005 f924 	bl	800f666 <z_ready_thread>

	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
 800a41e:	2c00      	cmp	r4, #0
 800a420:	dd02      	ble.n	800a428 <prepare_multithreading+0x48>
			CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
	}

	return stack_ptr;
}
 800a422:	4630      	mov	r0, r6
 800a424:	b006      	add	sp, #24
 800a426:	bd70      	pop	{r4, r5, r6, pc}
		init_idle_thread(i);
 800a428:	4620      	mov	r0, r4
 800a42a:	f7ff ffad 	bl	800a388 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
 800a42e:	4a0f      	ldr	r2, [pc, #60]	; (800a46c <prepare_multithreading+0x8c>)
 800a430:	eb02 12c4 	add.w	r2, r2, r4, lsl #7
 800a434:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 800a438:	4b08      	ldr	r3, [pc, #32]	; (800a45c <prepare_multithreading+0x7c>)
 800a43a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800a43e:	60da      	str	r2, [r3, #12]
		_kernel.cpus[i].id = i;
 800a440:	751c      	strb	r4, [r3, #20]
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
 800a442:	eb04 1184 	add.w	r1, r4, r4, lsl #6
 800a446:	4a0a      	ldr	r2, [pc, #40]	; (800a470 <prepare_multithreading+0x90>)
 800a448:	eb02 1241 	add.w	r2, r2, r1, lsl #5
 800a44c:	f502 6202 	add.w	r2, r2, #2080	; 0x820
		_kernel.cpus[i].irq_stack =
 800a450:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
 800a452:	3401      	adds	r4, #1
 800a454:	e7e3      	b.n	800a41e <prepare_multithreading+0x3e>
 800a456:	bf00      	nop
 800a458:	20000bf0 	.word	0x20000bf0
 800a45c:	2000136c 	.word	0x2000136c
 800a460:	08011c7c 	.word	0x08011c7c
 800a464:	0800a475 	.word	0x0800a475
 800a468:	20002360 	.word	0x20002360
 800a46c:	20000b70 	.word	0x20000b70
 800a470:	200034e0 	.word	0x200034e0

0800a474 <bg_thread_main>:
{
 800a474:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
 800a476:	4b0b      	ldr	r3, [pc, #44]	; (800a4a4 <bg_thread_main+0x30>)
 800a478:	2201      	movs	r2, #1
 800a47a:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
 800a47c:	2002      	movs	r0, #2
 800a47e:	f7ff fe61 	bl	800a144 <z_sys_init_run_level>
	boot_banner();
 800a482:	f001 fd2b 	bl	800bedc <boot_banner>
	z_cpp_init_static();
 800a486:	f003 fe27 	bl	800e0d8 <z_cpp_init_static>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
 800a48a:	2003      	movs	r0, #3
 800a48c:	f7ff fe5a 	bl	800a144 <z_sys_init_run_level>
	z_init_static_threads();
 800a490:	f000 f8b6 	bl	800a600 <z_init_static_threads>
	main();
 800a494:	f005 fb91 	bl	800fbba <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
 800a498:	4a03      	ldr	r2, [pc, #12]	; (800a4a8 <bg_thread_main+0x34>)
 800a49a:	7b13      	ldrb	r3, [r2, #12]
 800a49c:	f023 0301 	bic.w	r3, r3, #1
 800a4a0:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
 800a4a2:	bd08      	pop	{r3, pc}
 800a4a4:	200013cc 	.word	0x200013cc
 800a4a8:	20000bf0 	.word	0x20000bf0

0800a4ac <switch_to_main_thread>:

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
 800a4ac:	b508      	push	{r3, lr}
 800a4ae:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
 800a4b0:	4a01      	ldr	r2, [pc, #4]	; (800a4b8 <switch_to_main_thread+0xc>)
 800a4b2:	4802      	ldr	r0, [pc, #8]	; (800a4bc <switch_to_main_thread+0x10>)
 800a4b4:	f7fa fbd2 	bl	8004c5c <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
 800a4b8:	0800a475 	.word	0x0800a475
 800a4bc:	20000bf0 	.word	0x20000bf0

0800a4c0 <z_bss_zero>:
{
 800a4c0:	b508      	push	{r3, lr}
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
 800a4c2:	4803      	ldr	r0, [pc, #12]	; (800a4d0 <z_bss_zero+0x10>)
__ssp_bos_icheck3(memmove, void *, const void *)
__ssp_bos_icheck3_restrict(mempcpy, void *, const void *)
__ssp_bos_icheck3(memset, void *, int)
 800a4c4:	4a03      	ldr	r2, [pc, #12]	; (800a4d4 <z_bss_zero+0x14>)
 800a4c6:	1a12      	subs	r2, r2, r0
 800a4c8:	2100      	movs	r1, #0
 800a4ca:	f005 fb8e 	bl	800fbea <memset>
}
 800a4ce:	bd08      	pop	{r3, pc}
 800a4d0:	20000500 	.word	0x20000500
 800a4d4:	200013d0 	.word	0x200013d0

0800a4d8 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
 800a4d8:	b500      	push	{lr}
 800a4da:	b0a1      	sub	sp, #132	; 0x84
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
 800a4dc:	4b1d      	ldr	r3, [pc, #116]	; (800a554 <z_cstart+0x7c>)
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800a4de:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
 800a4e2:	4c1d      	ldr	r4, [pc, #116]	; (800a558 <z_cstart+0x80>)
 800a4e4:	6963      	ldr	r3, [r4, #20]
 800a4e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a4ea:	6163      	str	r3, [r4, #20]
 800a4ec:	23f0      	movs	r3, #240	; 0xf0
 800a4ee:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
 800a4f2:	2500      	movs	r5, #0
 800a4f4:	77e5      	strb	r5, [r4, #31]
 800a4f6:	7625      	strb	r5, [r4, #24]
 800a4f8:	7665      	strb	r5, [r4, #25]
 800a4fa:	76a5      	strb	r5, [r4, #26]
 800a4fc:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
 800a500:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a502:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800a506:	6263      	str	r3, [r4, #36]	; 0x24

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
 800a508:	f7fb f9a4 	bl	8005854 <z_arm_fault_init>
	z_arm_cpu_idle_init();
 800a50c:	f7fa f9be 	bl	800488c <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
 800a510:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a514:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
 800a516:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
 800a518:	f7fb fae8 	bl	8005aec <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
 800a51c:	f7fb f9f2 	bl	8005904 <z_arm_configure_static_mpu_regions>
	gcov_static_init();

	/* perform any architecture-specific initialization */
	arch_kernel_init();

	LOG_CORE_INIT();
 800a520:	f7f9 fe24 	bl	800416c <log_core_init>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
 800a524:	2401      	movs	r4, #1
 800a526:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
 800a52a:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
 800a52e:	951a      	str	r5, [sp, #104]	; 0x68
	dummy_thread->stack_info.size = 0U;
 800a530:	951b      	str	r5, [sp, #108]	; 0x6c
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif
#if (CONFIG_HEAP_MEM_POOL_SIZE > 0)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
 800a532:	951d      	str	r5, [sp, #116]	; 0x74
#endif

	_current_cpu->current = dummy_thread;
 800a534:	4b09      	ldr	r3, [pc, #36]	; (800a55c <z_cstart+0x84>)
 800a536:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
 800a53a:	f7ff fdf7 	bl	800a12c <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
 800a53e:	4628      	mov	r0, r5
 800a540:	f7ff fe00 	bl	800a144 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
 800a544:	4620      	mov	r0, r4
 800a546:	f7ff fdfd 	bl	800a144 <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
 800a54a:	f7ff ff49 	bl	800a3e0 <prepare_multithreading>
 800a54e:	f7ff ffad 	bl	800a4ac <switch_to_main_thread>
 800a552:	bf00      	nop
 800a554:	20003d00 	.word	0x20003d00
 800a558:	e000ed00 	.word	0xe000ed00
 800a55c:	2000136c 	.word	0x2000136c

0800a560 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
 800a560:	b510      	push	{r4, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
 800a562:	4c06      	ldr	r4, [pc, #24]	; (800a57c <init_mem_slab_module+0x1c>)
	int rc = 0;
 800a564:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
 800a566:	e000      	b.n	800a56a <init_mem_slab_module+0xa>
 800a568:	3420      	adds	r4, #32
 800a56a:	4b05      	ldr	r3, [pc, #20]	; (800a580 <init_mem_slab_module+0x20>)
 800a56c:	429c      	cmp	r4, r3
 800a56e:	d204      	bcs.n	800a57a <init_mem_slab_module+0x1a>
		rc = create_free_list(slab);
 800a570:	4620      	mov	r0, r4
 800a572:	f004 ff2d 	bl	800f3d0 <create_free_list>
		if (rc < 0) {
 800a576:	2800      	cmp	r0, #0
 800a578:	daf6      	bge.n	800a568 <init_mem_slab_module+0x8>
		z_object_init(slab);
	}

out:
	return rc;
}
 800a57a:	bd10      	pop	{r4, pc}
 800a57c:	200003a8 	.word	0x200003a8
 800a580:	200003a8 	.word	0x200003a8

0800a584 <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
 800a584:	b508      	push	{r3, lr}
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
 800a586:	ea53 0102 	orrs.w	r1, r3, r2
 800a58a:	d102      	bne.n	800a592 <schedule_new_thread+0xe>
	z_impl_k_thread_start(thread);
 800a58c:	f004 ff51 	bl	800f432 <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
 800a590:	bd08      	pop	{r3, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
 800a592:	4902      	ldr	r1, [pc, #8]	; (800a59c <schedule_new_thread+0x18>)
 800a594:	3018      	adds	r0, #24
 800a596:	f001 f809 	bl	800b5ac <z_add_timeout>
 800a59a:	e7f9      	b.n	800a590 <schedule_new_thread+0xc>
 800a59c:	0800f69f 	.word	0x0800f69f

0800a5a0 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
 800a5a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a5a2:	b085      	sub	sp, #20
 800a5a4:	4604      	mov	r4, r0
 800a5a6:	460e      	mov	r6, r1
 800a5a8:	4615      	mov	r5, r2
 800a5aa:	461f      	mov	r7, r3
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
 800a5ac:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
 800a5b0:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
 800a5b2:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
 800a5b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5b6:	2204      	movs	r2, #4
 800a5b8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a5ba:	f004 ff3e 	bl	800f43a <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
 800a5be:	462a      	mov	r2, r5
 800a5c0:	4631      	mov	r1, r6
 800a5c2:	4620      	mov	r0, r4
 800a5c4:	f004 ff1b 	bl	800f3fe <setup_thread_stack>
 800a5c8:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 800a5ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a5cc:	9302      	str	r3, [sp, #8]
 800a5ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5d0:	9301      	str	r3, [sp, #4]
 800a5d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5d4:	9300      	str	r3, [sp, #0]
 800a5d6:	463b      	mov	r3, r7
 800a5d8:	4602      	mov	r2, r0
 800a5da:	4631      	mov	r1, r6
 800a5dc:	4620      	mov	r0, r4
 800a5de:	f7fa faf7 	bl	8004bd0 <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	6563      	str	r3, [r4, #84]	; 0x54
		new_thread->base.cpu_mask = -1; /* allow all cpus */
	}
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
 800a5e6:	4b05      	ldr	r3, [pc, #20]	; (800a5fc <z_setup_new_thread+0x5c>)
 800a5e8:	689b      	ldr	r3, [r3, #8]
 800a5ea:	b123      	cbz	r3, 800a5f6 <z_setup_new_thread+0x56>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
 800a5ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a5ee:	6763      	str	r3, [r4, #116]	; 0x74
#endif

	SYS_PORT_TRACING_OBJ_FUNC(k_thread, create, new_thread);

	return stack_ptr;
}
 800a5f0:	4628      	mov	r0, r5
 800a5f2:	b005      	add	sp, #20
 800a5f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		new_thread->resource_pool = NULL;
 800a5f6:	6763      	str	r3, [r4, #116]	; 0x74
		return stack_ptr;
 800a5f8:	e7fa      	b.n	800a5f0 <z_setup_new_thread+0x50>
 800a5fa:	bf00      	nop
 800a5fc:	2000136c 	.word	0x2000136c

0800a600 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
 800a600:	b510      	push	{r4, lr}
 800a602:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
 800a604:	4c1d      	ldr	r4, [pc, #116]	; (800a67c <z_init_static_threads+0x7c>)
 800a606:	e014      	b.n	800a632 <z_init_static_threads+0x32>
		z_setup_new_thread(
 800a608:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a60a:	9305      	str	r3, [sp, #20]
 800a60c:	6a23      	ldr	r3, [r4, #32]
 800a60e:	9304      	str	r3, [sp, #16]
 800a610:	69e3      	ldr	r3, [r4, #28]
 800a612:	9303      	str	r3, [sp, #12]
 800a614:	69a3      	ldr	r3, [r4, #24]
 800a616:	9302      	str	r3, [sp, #8]
 800a618:	6963      	ldr	r3, [r4, #20]
 800a61a:	9301      	str	r3, [sp, #4]
 800a61c:	6923      	ldr	r3, [r4, #16]
 800a61e:	9300      	str	r3, [sp, #0]
 800a620:	68e3      	ldr	r3, [r4, #12]
 800a622:	68a2      	ldr	r2, [r4, #8]
 800a624:	6861      	ldr	r1, [r4, #4]
 800a626:	6820      	ldr	r0, [r4, #0]
 800a628:	f7ff ffba 	bl	800a5a0 <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
 800a62c:	6823      	ldr	r3, [r4, #0]
 800a62e:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
 800a630:	3430      	adds	r4, #48	; 0x30
 800a632:	4b13      	ldr	r3, [pc, #76]	; (800a680 <z_init_static_threads+0x80>)
 800a634:	429c      	cmp	r4, r3
 800a636:	d3e7      	bcc.n	800a608 <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
 800a638:	f000 fbd4 	bl	800ade4 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
 800a63c:	4c0f      	ldr	r4, [pc, #60]	; (800a67c <z_init_static_threads+0x7c>)
 800a63e:	e000      	b.n	800a642 <z_init_static_threads+0x42>
 800a640:	3430      	adds	r4, #48	; 0x30
 800a642:	4b0f      	ldr	r3, [pc, #60]	; (800a680 <z_init_static_threads+0x80>)
 800a644:	429c      	cmp	r4, r3
 800a646:	d214      	bcs.n	800a672 <z_init_static_threads+0x72>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
 800a648:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a64a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a64e:	d0f7      	beq.n	800a640 <z_init_static_threads+0x40>
			schedule_new_thread(thread_data->init_thread,
					    K_MSEC(thread_data->init_delay));
 800a650:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a654:	17d8      	asrs	r0, r3, #31
 800a656:	0082      	lsls	r2, r0, #2
 800a658:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 800a65c:	0099      	lsls	r1, r3, #2
 800a65e:	18c9      	adds	r1, r1, r3
 800a660:	eb40 0002 	adc.w	r0, r0, r2
 800a664:	184a      	adds	r2, r1, r1
 800a666:	eb40 0300 	adc.w	r3, r0, r0
			schedule_new_thread(thread_data->init_thread,
 800a66a:	6820      	ldr	r0, [r4, #0]
 800a66c:	f7ff ff8a 	bl	800a584 <schedule_new_thread>
 800a670:	e7e6      	b.n	800a640 <z_init_static_threads+0x40>
		}
	}
	k_sched_unlock();
 800a672:	f000 fdc1 	bl	800b1f8 <k_sched_unlock>
}
 800a676:	b006      	add	sp, #24
 800a678:	bd10      	pop	{r4, pc}
 800a67a:	bf00      	nop
 800a67c:	200002dc 	.word	0x200002dc
 800a680:	2000036c 	.word	0x2000036c

0800a684 <z_impl_k_msgq_put>:
	return 0;
}


int z_impl_k_msgq_put(struct k_msgq *msgq, const void *data, k_timeout_t timeout)
{
 800a684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a688:	b082      	sub	sp, #8
 800a68a:	4604      	mov	r4, r0
 800a68c:	460d      	mov	r5, r1

	struct k_thread *pending_thread;
	k_spinlock_key_t key;
	int result;

	key = k_spin_lock(&msgq->lock);
 800a68e:	f100 0708 	add.w	r7, r0, #8
	__asm__ volatile(
 800a692:	f04f 0110 	mov.w	r1, #16
 800a696:	f3ef 8611 	mrs	r6, BASEPRI
 800a69a:	f381 8812 	msr	BASEPRI_MAX, r1
 800a69e:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_msgq, put, msgq, timeout);

	if (msgq->used_msgs < msgq->max_msgs) {
 800a6a2:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800a6a4:	6921      	ldr	r1, [r4, #16]
 800a6a6:	4288      	cmp	r0, r1
 800a6a8:	d30b      	bcc.n	800a6c2 <z_impl_k_msgq_put+0x3e>
#ifdef CONFIG_POLL
			handle_poll_events(msgq, K_POLL_STATE_MSGQ_DATA_AVAILABLE);
#endif /* CONFIG_POLL */
		}
		result = 0;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 800a6aa:	ea53 0102 	orrs.w	r1, r3, r2
 800a6ae:	d137      	bne.n	800a720 <z_impl_k_msgq_put+0x9c>
		/* don't wait for message space to become available */
		result = -ENOMSG;
 800a6b0:	f06f 0022 	mvn.w	r0, #34	; 0x22
	__asm__ volatile(
 800a6b4:	f386 8811 	msr	BASEPRI, r6
 800a6b8:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_msgq, put, msgq, timeout, result);

	k_spin_unlock(&msgq->lock, key);

	return result;
}
 800a6bc:	b002      	add	sp, #8
 800a6be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pending_thread = z_unpend_first_thread(&msgq->wait_q);
 800a6c2:	4620      	mov	r0, r4
 800a6c4:	f005 f896 	bl	800f7f4 <z_unpend_first_thread>
		if (pending_thread != NULL) {
 800a6c8:	4680      	mov	r8, r0
 800a6ca:	b180      	cbz	r0, 800a6ee <z_impl_k_msgq_put+0x6a>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
 800a6cc:	68e2      	ldr	r2, [r4, #12]
 800a6ce:	4629      	mov	r1, r5
 800a6d0:	6940      	ldr	r0, [r0, #20]
 800a6d2:	f005 fa7c 	bl	800fbce <memcpy>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
 800a6d6:	2400      	movs	r4, #0
 800a6d8:	f8c8 407c 	str.w	r4, [r8, #124]	; 0x7c
			z_ready_thread(pending_thread);
 800a6dc:	4640      	mov	r0, r8
 800a6de:	f004 ffc2 	bl	800f666 <z_ready_thread>
			z_reschedule(&msgq->lock, key);
 800a6e2:	4631      	mov	r1, r6
 800a6e4:	4638      	mov	r0, r7
 800a6e6:	f000 fb61 	bl	800adac <z_reschedule>
			return 0;
 800a6ea:	4620      	mov	r0, r4
 800a6ec:	e7e6      	b.n	800a6bc <z_impl_k_msgq_put+0x38>
 800a6ee:	68e2      	ldr	r2, [r4, #12]
 800a6f0:	4629      	mov	r1, r5
 800a6f2:	6a20      	ldr	r0, [r4, #32]
 800a6f4:	f005 fa6b 	bl	800fbce <memcpy>
			msgq->write_ptr += msgq->msg_size;
 800a6f8:	68e2      	ldr	r2, [r4, #12]
 800a6fa:	6a23      	ldr	r3, [r4, #32]
 800a6fc:	4413      	add	r3, r2
 800a6fe:	6223      	str	r3, [r4, #32]
			if (msgq->write_ptr == msgq->buffer_end) {
 800a700:	69a2      	ldr	r2, [r4, #24]
 800a702:	4293      	cmp	r3, r2
 800a704:	d009      	beq.n	800a71a <z_impl_k_msgq_put+0x96>
			msgq->used_msgs++;
 800a706:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a708:	3301      	adds	r3, #1
 800a70a:	6263      	str	r3, [r4, #36]	; 0x24
	z_handle_obj_poll_events(&msgq->poll_events, state);
 800a70c:	2110      	movs	r1, #16
 800a70e:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800a712:	f005 fa42 	bl	800fb9a <z_handle_obj_poll_events>
		result = 0;
 800a716:	2000      	movs	r0, #0
 800a718:	e7cc      	b.n	800a6b4 <z_impl_k_msgq_put+0x30>
				msgq->write_ptr = msgq->buffer_start;
 800a71a:	6963      	ldr	r3, [r4, #20]
 800a71c:	6223      	str	r3, [r4, #32]
 800a71e:	e7f2      	b.n	800a706 <z_impl_k_msgq_put+0x82>
		_current->base.swap_data = (void *) data;
 800a720:	4905      	ldr	r1, [pc, #20]	; (800a738 <z_impl_k_msgq_put+0xb4>)
 800a722:	6889      	ldr	r1, [r1, #8]
 800a724:	614d      	str	r5, [r1, #20]
		result = z_pend_curr(&msgq->lock, key, &msgq->wait_q, timeout);
 800a726:	9200      	str	r2, [sp, #0]
 800a728:	9301      	str	r3, [sp, #4]
 800a72a:	4622      	mov	r2, r4
 800a72c:	4631      	mov	r1, r6
 800a72e:	4638      	mov	r0, r7
 800a730:	f000 fcac 	bl	800b08c <z_pend_curr>
		return result;
 800a734:	e7c2      	b.n	800a6bc <z_impl_k_msgq_put+0x38>
 800a736:	bf00      	nop
 800a738:	2000136c 	.word	0x2000136c

0800a73c <z_impl_k_msgq_get>:
}
#include <syscalls/k_msgq_get_attrs_mrsh.c>
#endif

int z_impl_k_msgq_get(struct k_msgq *msgq, void *data, k_timeout_t timeout)
{
 800a73c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a73e:	b083      	sub	sp, #12
 800a740:	4604      	mov	r4, r0
 800a742:	4608      	mov	r0, r1

	k_spinlock_key_t key;
	struct k_thread *pending_thread;
	int result;

	key = k_spin_lock(&msgq->lock);
 800a744:	f104 0608 	add.w	r6, r4, #8
	__asm__ volatile(
 800a748:	f04f 0110 	mov.w	r1, #16
 800a74c:	f3ef 8511 	mrs	r5, BASEPRI
 800a750:	f381 8812 	msr	BASEPRI_MAX, r1
 800a754:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_msgq, get, msgq, timeout);

	if (msgq->used_msgs > 0U) {
 800a758:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a75a:	2900      	cmp	r1, #0
 800a75c:	d033      	beq.n	800a7c6 <z_impl_k_msgq_get+0x8a>
 800a75e:	68e2      	ldr	r2, [r4, #12]
 800a760:	69e1      	ldr	r1, [r4, #28]
 800a762:	f005 fa34 	bl	800fbce <memcpy>
		/* take first available message from queue */
		(void)memcpy(data, msgq->read_ptr, msgq->msg_size);
		msgq->read_ptr += msgq->msg_size;
 800a766:	68e2      	ldr	r2, [r4, #12]
 800a768:	69e3      	ldr	r3, [r4, #28]
 800a76a:	4413      	add	r3, r2
 800a76c:	61e3      	str	r3, [r4, #28]
		if (msgq->read_ptr == msgq->buffer_end) {
 800a76e:	69a2      	ldr	r2, [r4, #24]
 800a770:	4293      	cmp	r3, r2
 800a772:	d022      	beq.n	800a7ba <z_impl_k_msgq_get+0x7e>
			msgq->read_ptr = msgq->buffer_start;
		}
		msgq->used_msgs--;
 800a774:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a776:	3b01      	subs	r3, #1
 800a778:	6263      	str	r3, [r4, #36]	; 0x24

		/* handle first thread waiting to write (if any) */
		pending_thread = z_unpend_first_thread(&msgq->wait_q);
 800a77a:	4620      	mov	r0, r4
 800a77c:	f005 f83a 	bl	800f7f4 <z_unpend_first_thread>
		if (pending_thread != NULL) {
 800a780:	4607      	mov	r7, r0
 800a782:	2800      	cmp	r0, #0
 800a784:	d035      	beq.n	800a7f2 <z_impl_k_msgq_get+0xb6>
 800a786:	68e2      	ldr	r2, [r4, #12]
 800a788:	6941      	ldr	r1, [r0, #20]
 800a78a:	6a20      	ldr	r0, [r4, #32]
 800a78c:	f005 fa1f 	bl	800fbce <memcpy>
			SYS_PORT_TRACING_OBJ_FUNC_BLOCKING(k_msgq, get, msgq, timeout);

			/* add thread's message to queue */
			(void)memcpy(msgq->write_ptr, pending_thread->base.swap_data,
			       msgq->msg_size);
			msgq->write_ptr += msgq->msg_size;
 800a790:	68e2      	ldr	r2, [r4, #12]
 800a792:	6a23      	ldr	r3, [r4, #32]
 800a794:	4413      	add	r3, r2
 800a796:	6223      	str	r3, [r4, #32]
			if (msgq->write_ptr == msgq->buffer_end) {
 800a798:	69a2      	ldr	r2, [r4, #24]
 800a79a:	4293      	cmp	r3, r2
 800a79c:	d010      	beq.n	800a7c0 <z_impl_k_msgq_get+0x84>
				msgq->write_ptr = msgq->buffer_start;
			}
			msgq->used_msgs++;
 800a79e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a7a0:	3301      	adds	r3, #1
 800a7a2:	6263      	str	r3, [r4, #36]	; 0x24
 800a7a4:	2400      	movs	r4, #0
 800a7a6:	67fc      	str	r4, [r7, #124]	; 0x7c

			/* wake up waiting thread */
			arch_thread_return_value_set(pending_thread, 0);
			z_ready_thread(pending_thread);
 800a7a8:	4638      	mov	r0, r7
 800a7aa:	f004 ff5c 	bl	800f666 <z_ready_thread>
			z_reschedule(&msgq->lock, key);
 800a7ae:	4629      	mov	r1, r5
 800a7b0:	4630      	mov	r0, r6
 800a7b2:	f000 fafb 	bl	800adac <z_reschedule>

			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_msgq, get, msgq, timeout, 0);

			return 0;
 800a7b6:	4620      	mov	r0, r4
 800a7b8:	e00e      	b.n	800a7d8 <z_impl_k_msgq_get+0x9c>
			msgq->read_ptr = msgq->buffer_start;
 800a7ba:	6963      	ldr	r3, [r4, #20]
 800a7bc:	61e3      	str	r3, [r4, #28]
 800a7be:	e7d9      	b.n	800a774 <z_impl_k_msgq_get+0x38>
				msgq->write_ptr = msgq->buffer_start;
 800a7c0:	6963      	ldr	r3, [r4, #20]
 800a7c2:	6223      	str	r3, [r4, #32]
 800a7c4:	e7eb      	b.n	800a79e <z_impl_k_msgq_get+0x62>
		}
		result = 0;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 800a7c6:	ea53 0102 	orrs.w	r1, r3, r2
 800a7ca:	d107      	bne.n	800a7dc <z_impl_k_msgq_get+0xa0>
		/* don't wait for a message to become available */
		result = -ENOMSG;
 800a7cc:	f06f 0022 	mvn.w	r0, #34	; 0x22
	__asm__ volatile(
 800a7d0:	f385 8811 	msr	BASEPRI, r5
 800a7d4:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_msgq, get, msgq, timeout, result);

	k_spin_unlock(&msgq->lock, key);

	return result;
}
 800a7d8:	b003      	add	sp, #12
 800a7da:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_current->base.swap_data = data;
 800a7dc:	4906      	ldr	r1, [pc, #24]	; (800a7f8 <z_impl_k_msgq_get+0xbc>)
 800a7de:	6889      	ldr	r1, [r1, #8]
 800a7e0:	6148      	str	r0, [r1, #20]
		result = z_pend_curr(&msgq->lock, key, &msgq->wait_q, timeout);
 800a7e2:	9200      	str	r2, [sp, #0]
 800a7e4:	9301      	str	r3, [sp, #4]
 800a7e6:	4622      	mov	r2, r4
 800a7e8:	4629      	mov	r1, r5
 800a7ea:	4630      	mov	r0, r6
 800a7ec:	f000 fc4e 	bl	800b08c <z_pend_curr>
		return result;
 800a7f0:	e7f2      	b.n	800a7d8 <z_impl_k_msgq_get+0x9c>
		result = 0;
 800a7f2:	2000      	movs	r0, #0
 800a7f4:	e7ec      	b.n	800a7d0 <z_impl_k_msgq_get+0x94>
 800a7f6:	bf00      	nop
 800a7f8:	2000136c 	.word	0x2000136c

0800a7fc <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
 800a7fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a800:	b083      	sub	sp, #12
 800a802:	4604      	mov	r4, r0
 800a804:	461d      	mov	r5, r3
	__asm__ volatile(
 800a806:	f04f 0310 	mov.w	r3, #16
 800a80a:	f3ef 8711 	mrs	r7, BASEPRI
 800a80e:	f383 8812 	msr	BASEPRI_MAX, r3
 800a812:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
 800a816:	68c1      	ldr	r1, [r0, #12]
 800a818:	b999      	cbnz	r1, 800a842 <z_impl_k_mutex_lock+0x46>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
 800a81a:	2900      	cmp	r1, #0
 800a81c:	d14f      	bne.n	800a8be <z_impl_k_mutex_lock+0xc2>
 800a81e:	4b3a      	ldr	r3, [pc, #232]	; (800a908 <z_impl_k_mutex_lock+0x10c>)
 800a820:	689b      	ldr	r3, [r3, #8]
 800a822:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
 800a826:	6123      	str	r3, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
 800a828:	3101      	adds	r1, #1
 800a82a:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
 800a82c:	4b36      	ldr	r3, [pc, #216]	; (800a908 <z_impl_k_mutex_lock+0x10c>)
 800a82e:	689b      	ldr	r3, [r3, #8]
 800a830:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
 800a832:	f387 8811 	msr	BASEPRI, r7
 800a836:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
 800a83a:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
 800a83c:	b003      	add	sp, #12
 800a83e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a842:	4616      	mov	r6, r2
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
 800a844:	6882      	ldr	r2, [r0, #8]
 800a846:	4b30      	ldr	r3, [pc, #192]	; (800a908 <z_impl_k_mutex_lock+0x10c>)
 800a848:	689b      	ldr	r3, [r3, #8]
 800a84a:	429a      	cmp	r2, r3
 800a84c:	d0e5      	beq.n	800a81a <z_impl_k_mutex_lock+0x1e>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
 800a84e:	ea55 0106 	orrs.w	r1, r5, r6
 800a852:	bf0c      	ite	eq
 800a854:	f04f 0801 	moveq.w	r8, #1
 800a858:	f04f 0800 	movne.w	r8, #0
 800a85c:	d031      	beq.n	800a8c2 <z_impl_k_mutex_lock+0xc6>
					    mutex->owner->base.prio);
 800a85e:	f992 900e 	ldrsb.w	r9, [r2, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
 800a862:	4649      	mov	r1, r9
 800a864:	f993 000e 	ldrsb.w	r0, [r3, #14]
 800a868:	f004 fe20 	bl	800f4ac <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
 800a86c:	4581      	cmp	r9, r0
 800a86e:	dc2f      	bgt.n	800a8d0 <z_impl_k_mutex_lock+0xd4>
	bool resched = false;
 800a870:	f04f 0900 	mov.w	r9, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
 800a874:	9600      	str	r6, [sp, #0]
 800a876:	9501      	str	r5, [sp, #4]
 800a878:	4622      	mov	r2, r4
 800a87a:	4639      	mov	r1, r7
 800a87c:	4823      	ldr	r0, [pc, #140]	; (800a90c <z_impl_k_mutex_lock+0x110>)
 800a87e:	f000 fc05 	bl	800b08c <z_pend_curr>
	if (got_mutex == 0) {
 800a882:	2800      	cmp	r0, #0
 800a884:	d0da      	beq.n	800a83c <z_impl_k_mutex_lock+0x40>
	__asm__ volatile(
 800a886:	f04f 0310 	mov.w	r3, #16
 800a88a:	f3ef 8511 	mrs	r5, BASEPRI
 800a88e:	f383 8812 	msr	BASEPRI_MAX, r3
 800a892:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
 800a896:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800a898:	42a3      	cmp	r3, r4
 800a89a:	d01f      	beq.n	800a8dc <z_impl_k_mutex_lock+0xe0>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
 800a89c:	b1f3      	cbz	r3, 800a8dc <z_impl_k_mutex_lock+0xe0>
 800a89e:	6921      	ldr	r1, [r4, #16]
 800a8a0:	f993 000e 	ldrsb.w	r0, [r3, #14]
 800a8a4:	f004 fe02 	bl	800f4ac <new_prio_for_inheritance>
 800a8a8:	4601      	mov	r1, r0
	resched = adjust_owner_prio(mutex, new_prio) || resched;
 800a8aa:	4620      	mov	r0, r4
 800a8ac:	f004 fe09 	bl	800f4c2 <adjust_owner_prio>
 800a8b0:	b9b0      	cbnz	r0, 800a8e0 <z_impl_k_mutex_lock+0xe4>
 800a8b2:	f1b9 0f00 	cmp.w	r9, #0
 800a8b6:	d015      	beq.n	800a8e4 <z_impl_k_mutex_lock+0xe8>
 800a8b8:	f04f 0801 	mov.w	r8, #1
 800a8bc:	e012      	b.n	800a8e4 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
 800a8be:	6923      	ldr	r3, [r4, #16]
 800a8c0:	e7b1      	b.n	800a826 <z_impl_k_mutex_lock+0x2a>
	__asm__ volatile(
 800a8c2:	f387 8811 	msr	BASEPRI, r7
 800a8c6:	f3bf 8f6f 	isb	sy
		return -EBUSY;
 800a8ca:	f06f 000f 	mvn.w	r0, #15
 800a8ce:	e7b5      	b.n	800a83c <z_impl_k_mutex_lock+0x40>
		resched = adjust_owner_prio(mutex, new_prio);
 800a8d0:	4601      	mov	r1, r0
 800a8d2:	4620      	mov	r0, r4
 800a8d4:	f004 fdf5 	bl	800f4c2 <adjust_owner_prio>
 800a8d8:	4681      	mov	r9, r0
 800a8da:	e7cb      	b.n	800a874 <z_impl_k_mutex_lock+0x78>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
 800a8dc:	6921      	ldr	r1, [r4, #16]
 800a8de:	e7e4      	b.n	800a8aa <z_impl_k_mutex_lock+0xae>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
 800a8e0:	f04f 0801 	mov.w	r8, #1
	if (resched) {
 800a8e4:	f1b8 0f00 	cmp.w	r8, #0
 800a8e8:	d106      	bne.n	800a8f8 <z_impl_k_mutex_lock+0xfc>
 800a8ea:	f385 8811 	msr	BASEPRI, r5
 800a8ee:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
 800a8f2:	f06f 000a 	mvn.w	r0, #10
 800a8f6:	e7a1      	b.n	800a83c <z_impl_k_mutex_lock+0x40>
		z_reschedule(&lock, key);
 800a8f8:	4629      	mov	r1, r5
 800a8fa:	4804      	ldr	r0, [pc, #16]	; (800a90c <z_impl_k_mutex_lock+0x110>)
 800a8fc:	f000 fa56 	bl	800adac <z_reschedule>
	return -EAGAIN;
 800a900:	f06f 000a 	mvn.w	r0, #10
 800a904:	e79a      	b.n	800a83c <z_impl_k_mutex_lock+0x40>
 800a906:	bf00      	nop
 800a908:	2000136c 	.word	0x2000136c
 800a90c:	20001390 	.word	0x20001390

0800a910 <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
 800a910:	6882      	ldr	r2, [r0, #8]
 800a912:	2a00      	cmp	r2, #0
 800a914:	d034      	beq.n	800a980 <z_impl_k_mutex_unlock+0x70>
{
 800a916:	b538      	push	{r3, r4, r5, lr}
 800a918:	4604      	mov	r4, r0
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
 800a91a:	4b1c      	ldr	r3, [pc, #112]	; (800a98c <z_impl_k_mutex_unlock+0x7c>)
 800a91c:	689b      	ldr	r3, [r3, #8]
 800a91e:	429a      	cmp	r2, r3
 800a920:	d131      	bne.n	800a986 <z_impl_k_mutex_unlock+0x76>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
 800a922:	7bda      	ldrb	r2, [r3, #15]
 800a924:	3a01      	subs	r2, #1
 800a926:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
 800a928:	68c3      	ldr	r3, [r0, #12]
 800a92a:	2b01      	cmp	r3, #1
 800a92c:	d905      	bls.n	800a93a <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
 800a92e:	3b01      	subs	r3, #1
 800a930:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
 800a932:	f000 fc61 	bl	800b1f8 <k_sched_unlock>

	return 0;
 800a936:	2000      	movs	r0, #0
}
 800a938:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
 800a93a:	f04f 0310 	mov.w	r3, #16
 800a93e:	f3ef 8511 	mrs	r5, BASEPRI
 800a942:	f383 8812 	msr	BASEPRI_MAX, r3
 800a946:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
 800a94a:	6901      	ldr	r1, [r0, #16]
 800a94c:	f004 fdb9 	bl	800f4c2 <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
 800a950:	4620      	mov	r0, r4
 800a952:	f004 ff4f 	bl	800f7f4 <z_unpend_first_thread>
	mutex->owner = new_owner;
 800a956:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
 800a958:	b158      	cbz	r0, 800a972 <z_impl_k_mutex_unlock+0x62>
		mutex->owner_orig_prio = new_owner->base.prio;
 800a95a:	f990 300e 	ldrsb.w	r3, [r0, #14]
 800a95e:	6123      	str	r3, [r4, #16]
 800a960:	2300      	movs	r3, #0
 800a962:	67c3      	str	r3, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
 800a964:	f004 fe7f 	bl	800f666 <z_ready_thread>
		z_reschedule(&lock, key);
 800a968:	4629      	mov	r1, r5
 800a96a:	4809      	ldr	r0, [pc, #36]	; (800a990 <z_impl_k_mutex_unlock+0x80>)
 800a96c:	f000 fa1e 	bl	800adac <z_reschedule>
 800a970:	e7df      	b.n	800a932 <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
 800a972:	2300      	movs	r3, #0
 800a974:	60e3      	str	r3, [r4, #12]
	__asm__ volatile(
 800a976:	f385 8811 	msr	BASEPRI, r5
 800a97a:	f3bf 8f6f 	isb	sy
 800a97e:	e7d8      	b.n	800a932 <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
 800a980:	f06f 0015 	mvn.w	r0, #21
}
 800a984:	4770      	bx	lr
		return -EPERM;
 800a986:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a98a:	e7d5      	b.n	800a938 <z_impl_k_mutex_unlock+0x28>
 800a98c:	2000136c 	.word	0x2000136c
 800a990:	20001390 	.word	0x20001390

0800a994 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
 800a994:	b538      	push	{r3, r4, r5, lr}
 800a996:	4604      	mov	r4, r0
	__asm__ volatile(
 800a998:	f04f 0310 	mov.w	r3, #16
 800a99c:	f3ef 8511 	mrs	r5, BASEPRI
 800a9a0:	f383 8812 	msr	BASEPRI_MAX, r3
 800a9a4:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
 800a9a8:	f004 ff24 	bl	800f7f4 <z_unpend_first_thread>

	if (thread != NULL) {
 800a9ac:	b140      	cbz	r0, 800a9c0 <z_impl_k_sem_give+0x2c>
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
 800a9b2:	f004 fe58 	bl	800f666 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
 800a9b6:	4629      	mov	r1, r5
 800a9b8:	4809      	ldr	r0, [pc, #36]	; (800a9e0 <z_impl_k_sem_give+0x4c>)
 800a9ba:	f000 f9f7 	bl	800adac <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
 800a9be:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
 800a9c0:	68a3      	ldr	r3, [r4, #8]
 800a9c2:	68e2      	ldr	r2, [r4, #12]
 800a9c4:	4293      	cmp	r3, r2
 800a9c6:	d008      	beq.n	800a9da <z_impl_k_sem_give+0x46>
 800a9c8:	2201      	movs	r2, #1
 800a9ca:	4413      	add	r3, r2
 800a9cc:	60a3      	str	r3, [r4, #8]
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
 800a9ce:	2102      	movs	r1, #2
 800a9d0:	f104 0010 	add.w	r0, r4, #16
 800a9d4:	f005 f8e1 	bl	800fb9a <z_handle_obj_poll_events>
}
 800a9d8:	e7ed      	b.n	800a9b6 <z_impl_k_sem_give+0x22>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
 800a9da:	2200      	movs	r2, #0
 800a9dc:	e7f5      	b.n	800a9ca <z_impl_k_sem_give+0x36>
 800a9de:	bf00      	nop
 800a9e0:	20001394 	.word	0x20001394

0800a9e4 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
 800a9e4:	b510      	push	{r4, lr}
 800a9e6:	b082      	sub	sp, #8
 800a9e8:	f04f 0410 	mov.w	r4, #16
 800a9ec:	f3ef 8111 	mrs	r1, BASEPRI
 800a9f0:	f384 8812 	msr	BASEPRI_MAX, r4
 800a9f4:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
 800a9f8:	6884      	ldr	r4, [r0, #8]
 800a9fa:	b144      	cbz	r4, 800aa0e <z_impl_k_sem_take+0x2a>
		sem->count--;
 800a9fc:	3c01      	subs	r4, #1
 800a9fe:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
 800aa00:	f381 8811 	msr	BASEPRI, r1
 800aa04:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
 800aa08:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
 800aa0a:	b002      	add	sp, #8
 800aa0c:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 800aa0e:	ea53 0402 	orrs.w	r4, r3, r2
 800aa12:	d006      	beq.n	800aa22 <z_impl_k_sem_take+0x3e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
 800aa14:	9200      	str	r2, [sp, #0]
 800aa16:	9301      	str	r3, [sp, #4]
 800aa18:	4602      	mov	r2, r0
 800aa1a:	4805      	ldr	r0, [pc, #20]	; (800aa30 <z_impl_k_sem_take+0x4c>)
 800aa1c:	f000 fb36 	bl	800b08c <z_pend_curr>
	return ret;
 800aa20:	e7f3      	b.n	800aa0a <z_impl_k_sem_take+0x26>
 800aa22:	f381 8811 	msr	BASEPRI, r1
 800aa26:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
 800aa2a:	f06f 000f 	mvn.w	r0, #15
 800aa2e:	e7ec      	b.n	800aa0a <z_impl_k_sem_take+0x26>
 800aa30:	20001394 	.word	0x20001394

0800aa34 <submit_to_queue_locked>:
 * @retval -EINVAL if no queue is provided
 * @retval -ENODEV if the queue is not started
 */
static int submit_to_queue_locked(struct k_work *work,
				  struct k_work_q **queuep)
{
 800aa34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa36:	460d      	mov	r5, r1
	return (*flagp & BIT(bit)) != 0U;
 800aa38:	68c3      	ldr	r3, [r0, #12]
	int ret = 0;

	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
 800aa3a:	f013 0f02 	tst.w	r3, #2
 800aa3e:	d15c      	bne.n	800aafa <submit_to_queue_locked+0xc6>
 800aa40:	4604      	mov	r4, r0
		/* Disallowed */
		ret = -EBUSY;
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
 800aa42:	f013 0f04 	tst.w	r3, #4
 800aa46:	d15d      	bne.n	800ab04 <submit_to_queue_locked+0xd0>
		/* Not currently queued */
		ret = 1;

		/* If no queue specified resubmit to last queue.
		 */
		if (*queuep == NULL) {
 800aa48:	680b      	ldr	r3, [r1, #0]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d038      	beq.n	800aac0 <submit_to_queue_locked+0x8c>
	return (*flagp & BIT(bit)) != 0U;
 800aa4e:	68e3      	ldr	r3, [r4, #12]

		/* If the work is currently running we have to use the
		 * queue it's running on to prevent handler
		 * re-entrancy.
		 */
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
 800aa50:	f013 0f01 	tst.w	r3, #1
 800aa54:	d037      	beq.n	800aac6 <submit_to_queue_locked+0x92>
			__ASSERT_NO_MSG(work->queue != NULL);
			*queuep = work->queue;
 800aa56:	68a3      	ldr	r3, [r4, #8]
 800aa58:	602b      	str	r3, [r5, #0]
			ret = 2;
 800aa5a:	2702      	movs	r7, #2
		}

		int rc = queue_submit_locked(*queuep, work);
 800aa5c:	682e      	ldr	r6, [r5, #0]
	if (queue == NULL) {
 800aa5e:	2e00      	cmp	r6, #0
 800aa60:	d03f      	beq.n	800aae2 <submit_to_queue_locked+0xae>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
 800aa62:	4b29      	ldr	r3, [pc, #164]	; (800ab08 <submit_to_queue_locked+0xd4>)
 800aa64:	689b      	ldr	r3, [r3, #8]
 800aa66:	42b3      	cmp	r3, r6
 800aa68:	d02f      	beq.n	800aaca <submit_to_queue_locked+0x96>
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	461a      	mov	r2, r3
	return (*flagp & BIT(bit)) != 0U;
 800aa6e:	f8d6 3098 	ldr.w	r3, [r6, #152]	; 0x98
 800aa72:	f3c3 0180 	ubfx	r1, r3, #2, #1
 800aa76:	f3c3 00c0 	ubfx	r0, r3, #3, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
 800aa7a:	f013 0f01 	tst.w	r3, #1
 800aa7e:	d033      	beq.n	800aae8 <submit_to_queue_locked+0xb4>
	} else if (draining && !chained) {
 800aa80:	b101      	cbz	r1, 800aa84 <submit_to_queue_locked+0x50>
 800aa82:	b3a2      	cbz	r2, 800aaee <submit_to_queue_locked+0xba>
	} else if (plugged && !draining) {
 800aa84:	b100      	cbz	r0, 800aa88 <submit_to_queue_locked+0x54>
 800aa86:	b3a9      	cbz	r1, 800aaf4 <submit_to_queue_locked+0xc0>
	return node->next;
}

static inline void z_snode_next_set(sys_snode_t *parent, sys_snode_t *child)
{
	parent->next = child;
 800aa88:	2300      	movs	r3, #0
 800aa8a:	6023      	str	r3, [r4, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
 800aa8c:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
 800aa90:	b313      	cbz	r3, 800aad8 <submit_to_queue_locked+0xa4>
	parent->next = child;
 800aa92:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800aa94:	f8c6 4084 	str.w	r4, [r6, #132]	; 0x84
	if (queue != NULL) {
 800aa98:	b12e      	cbz	r6, 800aaa6 <submit_to_queue_locked+0x72>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	4611      	mov	r1, r2
 800aa9e:	f106 0088 	add.w	r0, r6, #136	; 0x88
 800aaa2:	f004 ff0f 	bl	800f8c4 <z_sched_wake>
		ret = 1;
 800aaa6:	2001      	movs	r0, #1

		if (rc < 0) {
 800aaa8:	2800      	cmp	r0, #0
 800aaaa:	db06      	blt.n	800aaba <submit_to_queue_locked+0x86>
	*flagp |= BIT(bit);
 800aaac:	68e3      	ldr	r3, [r4, #12]
 800aaae:	f043 0304 	orr.w	r3, r3, #4
 800aab2:	60e3      	str	r3, [r4, #12]
			ret = rc;
		} else {
			flag_set(&work->flags, K_WORK_QUEUED_BIT);
			work->queue = *queuep;
 800aab4:	682b      	ldr	r3, [r5, #0]
 800aab6:	60a3      	str	r3, [r4, #8]
 800aab8:	4638      	mov	r0, r7
		}
	} else {
		/* Already queued, do nothing. */
	}

	if (ret <= 0) {
 800aaba:	2800      	cmp	r0, #0
 800aabc:	dc21      	bgt.n	800ab02 <submit_to_queue_locked+0xce>
 800aabe:	e01e      	b.n	800aafe <submit_to_queue_locked+0xca>
			*queuep = work->queue;
 800aac0:	6883      	ldr	r3, [r0, #8]
 800aac2:	600b      	str	r3, [r1, #0]
 800aac4:	e7c3      	b.n	800aa4e <submit_to_queue_locked+0x1a>
		ret = 1;
 800aac6:	2701      	movs	r7, #1
 800aac8:	e7c8      	b.n	800aa5c <submit_to_queue_locked+0x28>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
 800aaca:	f004 fca7 	bl	800f41c <k_is_in_isr>
 800aace:	b908      	cbnz	r0, 800aad4 <submit_to_queue_locked+0xa0>
 800aad0:	2301      	movs	r3, #1
 800aad2:	e7cb      	b.n	800aa6c <submit_to_queue_locked+0x38>
 800aad4:	2300      	movs	r3, #0
 800aad6:	e7c9      	b.n	800aa6c <submit_to_queue_locked+0x38>
 800aad8:	f8c6 4084 	str.w	r4, [r6, #132]	; 0x84
	list->head = node;
 800aadc:	f8c6 4080 	str.w	r4, [r6, #128]	; 0x80
}
 800aae0:	e7da      	b.n	800aa98 <submit_to_queue_locked+0x64>
		return -EINVAL;
 800aae2:	f06f 0015 	mvn.w	r0, #21
 800aae6:	e7df      	b.n	800aaa8 <submit_to_queue_locked+0x74>
		ret = -ENODEV;
 800aae8:	f06f 0012 	mvn.w	r0, #18
 800aaec:	e7dc      	b.n	800aaa8 <submit_to_queue_locked+0x74>
		ret = -EBUSY;
 800aaee:	f06f 000f 	mvn.w	r0, #15
 800aaf2:	e7d9      	b.n	800aaa8 <submit_to_queue_locked+0x74>
		ret = -EBUSY;
 800aaf4:	f06f 000f 	mvn.w	r0, #15
 800aaf8:	e7d6      	b.n	800aaa8 <submit_to_queue_locked+0x74>
		ret = -EBUSY;
 800aafa:	f06f 000f 	mvn.w	r0, #15
		*queuep = NULL;
 800aafe:	2300      	movs	r3, #0
 800ab00:	602b      	str	r3, [r5, #0]
	}

	return ret;
}
 800ab02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	int ret = 0;
 800ab04:	2000      	movs	r0, #0
 800ab06:	e7fa      	b.n	800aafe <submit_to_queue_locked+0xca>
 800ab08:	2000136c 	.word	0x2000136c

0800ab0c <finalize_cancel_locked>:
{
 800ab0c:	b570      	push	{r4, r5, r6, lr}
 800ab0e:	4605      	mov	r5, r0
	*flagp &= ~BIT(bit);
 800ab10:	68c3      	ldr	r3, [r0, #12]
 800ab12:	f023 0302 	bic.w	r3, r3, #2
 800ab16:	60c3      	str	r3, [r0, #12]
	return list->head;
 800ab18:	4b1a      	ldr	r3, [pc, #104]	; (800ab84 <finalize_cancel_locked+0x78>)
 800ab1a:	681b      	ldr	r3, [r3, #0]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
 800ab1c:	b1fb      	cbz	r3, 800ab5e <finalize_cancel_locked+0x52>
 800ab1e:	461c      	mov	r4, r3
Z_GENLIST_PEEK_NEXT(slist, snode)
 800ab20:	b103      	cbz	r3, 800ab24 <finalize_cancel_locked+0x18>
	return node->next;
 800ab22:	681c      	ldr	r4, [r3, #0]
 800ab24:	2600      	movs	r6, #0
 800ab26:	e01f      	b.n	800ab68 <finalize_cancel_locked+0x5c>
			sys_slist_remove(&pending_cancels, prev, &wc->node);
 800ab28:	461a      	mov	r2, r3
 */
static inline void sys_slist_remove(sys_slist_t *list,
				    sys_snode_t *prev_node,
				    sys_snode_t *node);

Z_GENLIST_REMOVE(slist, snode)
 800ab2a:	b166      	cbz	r6, 800ab46 <finalize_cancel_locked+0x3a>
	return node->next;
 800ab2c:	6819      	ldr	r1, [r3, #0]
	parent->next = child;
 800ab2e:	6031      	str	r1, [r6, #0]
	return list->tail;
 800ab30:	4914      	ldr	r1, [pc, #80]	; (800ab84 <finalize_cancel_locked+0x78>)
 800ab32:	6849      	ldr	r1, [r1, #4]
Z_GENLIST_REMOVE(slist, snode)
 800ab34:	428b      	cmp	r3, r1
 800ab36:	d00f      	beq.n	800ab58 <finalize_cancel_locked+0x4c>
	parent->next = child;
 800ab38:	2100      	movs	r1, #0
 800ab3a:	6011      	str	r1, [r2, #0]
			k_sem_give(&wc->sem);
 800ab3c:	f103 0008 	add.w	r0, r3, #8
	z_impl_k_sem_give(sem);
 800ab40:	f7ff ff28 	bl	800a994 <z_impl_k_sem_give>
}
 800ab44:	e015      	b.n	800ab72 <finalize_cancel_locked+0x66>
	return node->next;
 800ab46:	6818      	ldr	r0, [r3, #0]
	list->head = node;
 800ab48:	490e      	ldr	r1, [pc, #56]	; (800ab84 <finalize_cancel_locked+0x78>)
 800ab4a:	6008      	str	r0, [r1, #0]
	return list->tail;
 800ab4c:	6849      	ldr	r1, [r1, #4]
Z_GENLIST_REMOVE(slist, snode)
 800ab4e:	428b      	cmp	r3, r1
 800ab50:	d1f2      	bne.n	800ab38 <finalize_cancel_locked+0x2c>
	list->tail = node;
 800ab52:	490c      	ldr	r1, [pc, #48]	; (800ab84 <finalize_cancel_locked+0x78>)
 800ab54:	6048      	str	r0, [r1, #4]
}
 800ab56:	e7ef      	b.n	800ab38 <finalize_cancel_locked+0x2c>
	list->tail = node;
 800ab58:	490a      	ldr	r1, [pc, #40]	; (800ab84 <finalize_cancel_locked+0x78>)
 800ab5a:	604e      	str	r6, [r1, #4]
}
 800ab5c:	e7ec      	b.n	800ab38 <finalize_cancel_locked+0x2c>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
 800ab5e:	461c      	mov	r4, r3
 800ab60:	e7e0      	b.n	800ab24 <finalize_cancel_locked+0x18>
 800ab62:	4622      	mov	r2, r4
 800ab64:	4623      	mov	r3, r4
 800ab66:	4614      	mov	r4, r2
 800ab68:	b153      	cbz	r3, 800ab80 <finalize_cancel_locked+0x74>
		if (wc->work == work) {
 800ab6a:	685a      	ldr	r2, [r3, #4]
 800ab6c:	42aa      	cmp	r2, r5
 800ab6e:	d0db      	beq.n	800ab28 <finalize_cancel_locked+0x1c>
			prev = &wc->node;
 800ab70:	461e      	mov	r6, r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
 800ab72:	2c00      	cmp	r4, #0
 800ab74:	d0f5      	beq.n	800ab62 <finalize_cancel_locked+0x56>
 800ab76:	4622      	mov	r2, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
 800ab78:	2c00      	cmp	r4, #0
 800ab7a:	d0f3      	beq.n	800ab64 <finalize_cancel_locked+0x58>
	return node->next;
 800ab7c:	6822      	ldr	r2, [r4, #0]
 800ab7e:	e7f1      	b.n	800ab64 <finalize_cancel_locked+0x58>
}
 800ab80:	bd70      	pop	{r4, r5, r6, pc}
 800ab82:	bf00      	nop
 800ab84:	2000139c 	.word	0x2000139c

0800ab88 <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
 800ab88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab8a:	b085      	sub	sp, #20
 800ab8c:	4605      	mov	r5, r0
	struct k_work_q *queue = (struct k_work_q *)workq_ptr;
 800ab8e:	e016      	b.n	800abbe <work_queue_main+0x36>
	return (*flagp & BIT(bit)) != 0U;
 800ab90:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
	*flagp &= ~BIT(bit);
 800ab94:	f023 0204 	bic.w	r2, r3, #4
 800ab98:	f8c5 2098 	str.w	r2, [r5, #152]	; 0x98
			 * which should never happen, even line 'if (work != NULL)'
			 * ensures that.
			 * This means that if node is not NULL, then work will not be NULL.
			 */
			handler = work->handler;
		} else if (flag_test_and_clear(&queue->flags,
 800ab9c:	f013 0f04 	tst.w	r3, #4
 800aba0:	d159      	bne.n	800ac56 <work_queue_main+0xce>
			 * the lock, and we didn't find work nor got asked to
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
 800aba2:	2300      	movs	r3, #0
 800aba4:	9302      	str	r3, [sp, #8]
 800aba6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800abaa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800abae:	e9cd 2300 	strd	r2, r3, [sp]
 800abb2:	f105 0288 	add.w	r2, r5, #136	; 0x88
 800abb6:	4631      	mov	r1, r6
 800abb8:	482e      	ldr	r0, [pc, #184]	; (800ac74 <work_queue_main+0xec>)
 800abba:	f000 fc81 	bl	800b4c0 <z_sched_wait>
	__asm__ volatile(
 800abbe:	f04f 0310 	mov.w	r3, #16
 800abc2:	f3ef 8611 	mrs	r6, BASEPRI
 800abc6:	f383 8812 	msr	BASEPRI_MAX, r3
 800abca:	f3bf 8f6f 	isb	sy
	return list->head;
 800abce:	f8d5 4080 	ldr.w	r4, [r5, #128]	; 0x80
Z_GENLIST_GET(slist, snode)
 800abd2:	2c00      	cmp	r4, #0
 800abd4:	d0dc      	beq.n	800ab90 <work_queue_main+0x8>
	return node->next;
 800abd6:	6823      	ldr	r3, [r4, #0]
	list->head = node;
 800abd8:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
	return list->tail;
 800abdc:	f8d5 2084 	ldr.w	r2, [r5, #132]	; 0x84
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
 800abe0:	4294      	cmp	r4, r2
 800abe2:	d035      	beq.n	800ac50 <work_queue_main+0xc8>
	*flagp |= BIT(bit);
 800abe4:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800abe8:	f043 0302 	orr.w	r3, r3, #2
 800abec:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
 800abf0:	68e3      	ldr	r3, [r4, #12]
 800abf2:	f043 0301 	orr.w	r3, r3, #1
 800abf6:	60e3      	str	r3, [r4, #12]
	*flagp &= ~BIT(bit);
 800abf8:	f023 0304 	bic.w	r3, r3, #4
 800abfc:	60e3      	str	r3, [r4, #12]
			handler = work->handler;
 800abfe:	6863      	ldr	r3, [r4, #4]
		if (work == NULL) {
 800ac00:	2c00      	cmp	r4, #0
 800ac02:	d0ce      	beq.n	800aba2 <work_queue_main+0x1a>
	__asm__ volatile(
 800ac04:	f386 8811 	msr	BASEPRI, r6
 800ac08:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
		handler(work);
 800ac0c:	4620      	mov	r0, r4
 800ac0e:	4798      	blx	r3
	__asm__ volatile(
 800ac10:	f04f 0310 	mov.w	r3, #16
 800ac14:	f3ef 8611 	mrs	r6, BASEPRI
 800ac18:	f383 8812 	msr	BASEPRI_MAX, r3
 800ac1c:	f3bf 8f6f 	isb	sy
	*flagp &= ~BIT(bit);
 800ac20:	68e3      	ldr	r3, [r4, #12]
 800ac22:	f023 0301 	bic.w	r3, r3, #1
 800ac26:	60e3      	str	r3, [r4, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
 800ac28:	f013 0f02 	tst.w	r3, #2
 800ac2c:	d11e      	bne.n	800ac6c <work_queue_main+0xe4>
	*flagp &= ~BIT(bit);
 800ac2e:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800ac32:	f023 0302 	bic.w	r3, r3, #2
 800ac36:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
	return (*flagp & BIT(bit)) != 0U;
 800ac3a:	f3c3 2300 	ubfx	r3, r3, #8, #1
	__asm__ volatile(
 800ac3e:	f386 8811 	msr	BASEPRI, r6
 800ac42:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d1b9      	bne.n	800abbe <work_queue_main+0x36>
	z_impl_k_yield();
 800ac4a:	f000 fb53 	bl	800b2f4 <z_impl_k_yield>
}
 800ac4e:	e7b6      	b.n	800abbe <work_queue_main+0x36>
	list->tail = node;
 800ac50:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
}
 800ac54:	e7c6      	b.n	800abe4 <work_queue_main+0x5c>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
 800ac56:	f105 0790 	add.w	r7, r5, #144	; 0x90
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	2101      	movs	r1, #1
 800ac5e:	4638      	mov	r0, r7
 800ac60:	f004 fe30 	bl	800f8c4 <z_sched_wake>
 800ac64:	2800      	cmp	r0, #0
 800ac66:	d1f8      	bne.n	800ac5a <work_queue_main+0xd2>
		k_work_handler_t handler = NULL;
 800ac68:	2300      	movs	r3, #0
 800ac6a:	e7c9      	b.n	800ac00 <work_queue_main+0x78>
			finalize_cancel_locked(work);
 800ac6c:	4620      	mov	r0, r4
 800ac6e:	f7ff ff4d 	bl	800ab0c <finalize_cancel_locked>
 800ac72:	e7dc      	b.n	800ac2e <work_queue_main+0xa6>
 800ac74:	20001398 	.word	0x20001398

0800ac78 <k_work_submit>:
{
 800ac78:	b508      	push	{r3, lr}
 800ac7a:	4601      	mov	r1, r0
	int ret = k_work_submit_to_queue(&k_sys_work_q, work);
 800ac7c:	4801      	ldr	r0, [pc, #4]	; (800ac84 <k_work_submit+0xc>)
 800ac7e:	f004 fc5c 	bl	800f53a <k_work_submit_to_queue>
}
 800ac82:	bd08      	pop	{r3, pc}
 800ac84:	20000c78 	.word	0x20000c78

0800ac88 <k_work_queue_start>:
void k_work_queue_start(struct k_work_q *queue,
			k_thread_stack_t *stack,
			size_t stack_size,
			int prio,
			const struct k_work_queue_config *cfg)
{
 800ac88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac8a:	b089      	sub	sp, #36	; 0x24
 800ac8c:	4604      	mov	r4, r0
 800ac8e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
	list->head = NULL;
 800ac90:	2000      	movs	r0, #0
 800ac92:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
	list->tail = NULL;
 800ac96:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
 800ac9a:	f104 0088 	add.w	r0, r4, #136	; 0x88
	list->head = (sys_dnode_t *)list;
 800ac9e:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
	list->tail = (sys_dnode_t *)list;
 800aca2:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
 800aca6:	f104 0090 	add.w	r0, r4, #144	; 0x90
	list->head = (sys_dnode_t *)list;
 800acaa:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
	list->tail = (sys_dnode_t *)list;
 800acae:	f8c4 0094 	str.w	r0, [r4, #148]	; 0x94

	sys_slist_init(&queue->pending);
	z_waitq_init(&queue->notifyq);
	z_waitq_init(&queue->drainq);

	if ((cfg != NULL) && cfg->no_yield) {
 800acb2:	b1fd      	cbz	r5, 800acf4 <k_work_queue_start+0x6c>
 800acb4:	7928      	ldrb	r0, [r5, #4]
 800acb6:	b9f8      	cbnz	r0, 800acf8 <k_work_queue_start+0x70>
	uint32_t flags = K_WORK_QUEUE_STARTED;
 800acb8:	2001      	movs	r0, #1
	*flagp = flags;
 800acba:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
 800acbe:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800acc2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800acc6:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800acca:	2000      	movs	r0, #0
 800accc:	9004      	str	r0, [sp, #16]
 800acce:	9303      	str	r3, [sp, #12]
 800acd0:	9002      	str	r0, [sp, #8]
 800acd2:	9001      	str	r0, [sp, #4]
 800acd4:	9400      	str	r4, [sp, #0]
 800acd6:	4b0a      	ldr	r3, [pc, #40]	; (800ad00 <k_work_queue_start+0x78>)
 800acd8:	4620      	mov	r0, r4
 800acda:	f004 fbb9 	bl	800f450 <z_impl_k_thread_create>

	(void)k_thread_create(&queue->thread, stack, stack_size,
			      work_queue_main, queue, NULL, NULL,
			      prio, 0, K_FOREVER);

	if ((cfg != NULL) && (cfg->name != NULL)) {
 800acde:	b125      	cbz	r5, 800acea <k_work_queue_start+0x62>
 800ace0:	6829      	ldr	r1, [r5, #0]
 800ace2:	b111      	cbz	r1, 800acea <k_work_queue_start+0x62>
	return z_impl_k_thread_name_set(thread, str);
 800ace4:	4620      	mov	r0, r4
 800ace6:	f004 fb9f 	bl	800f428 <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
 800acea:	4620      	mov	r0, r4
 800acec:	f004 fba1 	bl	800f432 <z_impl_k_thread_start>
	}

	k_thread_start(&queue->thread);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work_queue, start, queue);
}
 800acf0:	b009      	add	sp, #36	; 0x24
 800acf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t flags = K_WORK_QUEUE_STARTED;
 800acf4:	2001      	movs	r0, #1
 800acf6:	e7e0      	b.n	800acba <k_work_queue_start+0x32>
		flags |= K_WORK_QUEUE_NO_YIELD;
 800acf8:	f240 1001 	movw	r0, #257	; 0x101
 800acfc:	e7dd      	b.n	800acba <k_work_queue_start+0x32>
 800acfe:	bf00      	nop
 800ad00:	0800ab89 	.word	0x0800ab89

0800ad04 <add_thread_timeout>:
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800ad04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ad08:	bf08      	it	eq
 800ad0a:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 800ad0e:	d100      	bne.n	800ad12 <add_thread_timeout+0xe>
 800ad10:	4770      	bx	lr
{
 800ad12:	b508      	push	{r3, lr}
 800ad14:	4902      	ldr	r1, [pc, #8]	; (800ad20 <add_thread_timeout+0x1c>)
 800ad16:	3018      	adds	r0, #24
 800ad18:	f000 fc48 	bl	800b5ac <z_add_timeout>
		z_add_thread_timeout(thread, timeout);
	}
}
 800ad1c:	bd08      	pop	{r3, pc}
 800ad1e:	bf00      	nop
 800ad20:	0800f69f 	.word	0x0800f69f

0800ad24 <z_reset_time_slice>:
{
 800ad24:	b508      	push	{r3, lr}
	if (slice_time != 0) {
 800ad26:	4b08      	ldr	r3, [pc, #32]	; (800ad48 <z_reset_time_slice+0x24>)
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	b903      	cbnz	r3, 800ad2e <z_reset_time_slice+0xa>
}
 800ad2c:	bd08      	pop	{r3, pc}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
 800ad2e:	f7fe fd0b 	bl	8009748 <sys_clock_elapsed>
 800ad32:	4603      	mov	r3, r0
 800ad34:	4a04      	ldr	r2, [pc, #16]	; (800ad48 <z_reset_time_slice+0x24>)
 800ad36:	6810      	ldr	r0, [r2, #0]
 800ad38:	4403      	add	r3, r0
 800ad3a:	4a04      	ldr	r2, [pc, #16]	; (800ad4c <z_reset_time_slice+0x28>)
 800ad3c:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
 800ad3e:	2100      	movs	r1, #0
 800ad40:	f004 fe63 	bl	800fa0a <z_set_timeout_expiry>
}
 800ad44:	e7f2      	b.n	800ad2c <z_reset_time_slice+0x8>
 800ad46:	bf00      	nop
 800ad48:	200013b0 	.word	0x200013b0
 800ad4c:	2000136c 	.word	0x2000136c

0800ad50 <k_sched_time_slice_set>:
{
 800ad50:	b570      	push	{r4, r5, r6, lr}
 800ad52:	4604      	mov	r4, r0
 800ad54:	460d      	mov	r5, r1
	LOCKED(&sched_spinlock) {
 800ad56:	2300      	movs	r3, #0
	__asm__ volatile(
 800ad58:	f04f 0210 	mov.w	r2, #16
 800ad5c:	f3ef 8611 	mrs	r6, BASEPRI
 800ad60:	f382 8812 	msr	BASEPRI_MAX, r2
 800ad64:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
 800ad68:	e00c      	b.n	800ad84 <k_sched_time_slice_set+0x34>
			slice_time = MAX(2, slice_time);
 800ad6a:	2b02      	cmp	r3, #2
 800ad6c:	bfb8      	it	lt
 800ad6e:	2302      	movlt	r3, #2
 800ad70:	6013      	str	r3, [r2, #0]
		slice_max_prio = prio;
 800ad72:	4b0b      	ldr	r3, [pc, #44]	; (800ada0 <k_sched_time_slice_set+0x50>)
 800ad74:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
 800ad76:	f7ff ffd5 	bl	800ad24 <z_reset_time_slice>
	__asm__ volatile(
 800ad7a:	f386 8811 	msr	BASEPRI, r6
 800ad7e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800ad82:	2301      	movs	r3, #1
 800ad84:	b953      	cbnz	r3, 800ad9c <k_sched_time_slice_set+0x4c>
		_current_cpu->slice_ticks = 0;
 800ad86:	4b07      	ldr	r3, [pc, #28]	; (800ada4 <k_sched_time_slice_set+0x54>)
 800ad88:	2200      	movs	r2, #0
 800ad8a:	611a      	str	r2, [r3, #16]
			return ((uint32_t)t) * (to_hz / from_hz);
 800ad8c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800ad90:	005b      	lsls	r3, r3, #1
		slice_time = k_ms_to_ticks_ceil32(slice);
 800ad92:	4a05      	ldr	r2, [pc, #20]	; (800ada8 <k_sched_time_slice_set+0x58>)
 800ad94:	6013      	str	r3, [r2, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
 800ad96:	2c00      	cmp	r4, #0
 800ad98:	dce7      	bgt.n	800ad6a <k_sched_time_slice_set+0x1a>
 800ad9a:	e7ea      	b.n	800ad72 <k_sched_time_slice_set+0x22>
}
 800ad9c:	bd70      	pop	{r4, r5, r6, pc}
 800ad9e:	bf00      	nop
 800ada0:	200013ac 	.word	0x200013ac
 800ada4:	2000136c 	.word	0x2000136c
 800ada8:	200013b0 	.word	0x200013b0

0800adac <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
 800adac:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
 800adae:	4608      	mov	r0, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 800adb0:	b921      	cbnz	r1, 800adbc <z_reschedule+0x10>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800adb2:	f3ef 8305 	mrs	r3, IPSR
 800adb6:	b913      	cbnz	r3, 800adbe <z_reschedule+0x12>
 800adb8:	2101      	movs	r1, #1
 800adba:	e000      	b.n	800adbe <z_reschedule+0x12>
 800adbc:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
 800adbe:	f011 0f01 	tst.w	r1, #1
 800adc2:	d007      	beq.n	800add4 <z_reschedule+0x28>
	new_thread = _kernel.ready_q.cache;
 800adc4:	4b06      	ldr	r3, [pc, #24]	; (800ade0 <z_reschedule+0x34>)
 800adc6:	699a      	ldr	r2, [r3, #24]
	return new_thread != _current;
 800adc8:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
 800adca:	429a      	cmp	r2, r3
 800adcc:	d002      	beq.n	800add4 <z_reschedule+0x28>
	ret = arch_swap(key);
 800adce:	f7f9 feab 	bl	8004b28 <arch_swap>
		z_swap(lock, key);
 800add2:	e003      	b.n	800addc <z_reschedule+0x30>
 800add4:	f380 8811 	msr	BASEPRI, r0
 800add8:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
 800addc:	bd08      	pop	{r3, pc}
 800adde:	bf00      	nop
 800ade0:	2000136c 	.word	0x2000136c

0800ade4 <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
 800ade4:	2300      	movs	r3, #0
	__asm__ volatile(
 800ade6:	f04f 0210 	mov.w	r2, #16
 800adea:	f3ef 8111 	mrs	r1, BASEPRI
 800adee:	f382 8812 	msr	BASEPRI_MAX, r2
 800adf2:	f3bf 8f6f 	isb	sy
 800adf6:	e009      	b.n	800ae0c <k_sched_lock+0x28>
	--_current->base.sched_locked;
 800adf8:	4b06      	ldr	r3, [pc, #24]	; (800ae14 <k_sched_lock+0x30>)
 800adfa:	689a      	ldr	r2, [r3, #8]
 800adfc:	7bd3      	ldrb	r3, [r2, #15]
 800adfe:	3b01      	subs	r3, #1
 800ae00:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
 800ae02:	f381 8811 	msr	BASEPRI, r1
 800ae06:	f3bf 8f6f 	isb	sy
 800ae0a:	2301      	movs	r3, #1
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d0f3      	beq.n	800adf8 <k_sched_lock+0x14>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
 800ae10:	4770      	bx	lr
 800ae12:	bf00      	nop
 800ae14:	2000136c 	.word	0x2000136c

0800ae18 <update_cache>:
{
 800ae18:	b538      	push	{r3, r4, r5, lr}
 800ae1a:	4604      	mov	r4, r0
	return _priq_run_best(curr_cpu_runq());
 800ae1c:	480f      	ldr	r0, [pc, #60]	; (800ae5c <update_cache+0x44>)
 800ae1e:	f004 fc1b 	bl	800f658 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
 800ae22:	4605      	mov	r5, r0
 800ae24:	b170      	cbz	r0, 800ae44 <update_cache+0x2c>
	if (preempt_ok != 0) {
 800ae26:	b984      	cbnz	r4, 800ae4a <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
 800ae28:	4b0d      	ldr	r3, [pc, #52]	; (800ae60 <update_cache+0x48>)
 800ae2a:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
 800ae2c:	7b5a      	ldrb	r2, [r3, #13]
 800ae2e:	f012 0f1f 	tst.w	r2, #31
 800ae32:	d10a      	bne.n	800ae4a <update_cache+0x32>
	return node->next != NULL;
 800ae34:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
 800ae36:	b942      	cbnz	r2, 800ae4a <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
 800ae38:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
 800ae3a:	2a7f      	cmp	r2, #127	; 0x7f
 800ae3c:	d905      	bls.n	800ae4a <update_cache+0x32>
		_kernel.ready_q.cache = _current;
 800ae3e:	4a08      	ldr	r2, [pc, #32]	; (800ae60 <update_cache+0x48>)
 800ae40:	6193      	str	r3, [r2, #24]
 800ae42:	e00a      	b.n	800ae5a <update_cache+0x42>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
 800ae44:	4b06      	ldr	r3, [pc, #24]	; (800ae60 <update_cache+0x48>)
 800ae46:	68dd      	ldr	r5, [r3, #12]
 800ae48:	e7ed      	b.n	800ae26 <update_cache+0xe>
		if (thread != _current) {
 800ae4a:	4b05      	ldr	r3, [pc, #20]	; (800ae60 <update_cache+0x48>)
 800ae4c:	689b      	ldr	r3, [r3, #8]
 800ae4e:	42ab      	cmp	r3, r5
 800ae50:	d001      	beq.n	800ae56 <update_cache+0x3e>
			z_reset_time_slice();
 800ae52:	f7ff ff67 	bl	800ad24 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
 800ae56:	4b02      	ldr	r3, [pc, #8]	; (800ae60 <update_cache+0x48>)
 800ae58:	619d      	str	r5, [r3, #24]
}
 800ae5a:	bd38      	pop	{r3, r4, r5, pc}
 800ae5c:	20001388 	.word	0x20001388
 800ae60:	2000136c 	.word	0x2000136c

0800ae64 <move_thread_to_end_of_prio_q>:
{
 800ae64:	b538      	push	{r3, r4, r5, lr}
 800ae66:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
 800ae68:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
 800ae6a:	f990 300d 	ldrsb.w	r3, [r0, #13]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	db28      	blt.n	800aec4 <move_thread_to_end_of_prio_q+0x60>
	thread->base.thread_state |= _THREAD_QUEUED;
 800ae72:	7b6b      	ldrb	r3, [r5, #13]
 800ae74:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ae78:	736b      	strb	r3, [r5, #13]
	return list->head == list;
 800ae7a:	4b1a      	ldr	r3, [pc, #104]	; (800aee4 <move_thread_to_end_of_prio_q+0x80>)
 800ae7c:	f853 4f1c 	ldr.w	r4, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800ae80:	429c      	cmp	r4, r3
 800ae82:	d02d      	beq.n	800aee0 <move_thread_to_end_of_prio_q+0x7c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800ae84:	b16c      	cbz	r4, 800aea2 <move_thread_to_end_of_prio_q+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800ae86:	4621      	mov	r1, r4
 800ae88:	4628      	mov	r0, r5
 800ae8a:	f004 fb7a 	bl	800f582 <z_sched_prio_cmp>
 800ae8e:	2800      	cmp	r0, #0
 800ae90:	dc20      	bgt.n	800aed4 <move_thread_to_end_of_prio_q+0x70>
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800ae92:	b134      	cbz	r4, 800aea2 <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
 800ae94:	4b13      	ldr	r3, [pc, #76]	; (800aee4 <move_thread_to_end_of_prio_q+0x80>)
 800ae96:	6a1b      	ldr	r3, [r3, #32]
 800ae98:	429c      	cmp	r4, r3
 800ae9a:	d002      	beq.n	800aea2 <move_thread_to_end_of_prio_q+0x3e>
 800ae9c:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800ae9e:	2c00      	cmp	r4, #0
 800aea0:	d1f0      	bne.n	800ae84 <move_thread_to_end_of_prio_q+0x20>
 * @param node the element to append
 */

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;
 800aea2:	4b10      	ldr	r3, [pc, #64]	; (800aee4 <move_thread_to_end_of_prio_q+0x80>)
 800aea4:	6a1a      	ldr	r2, [r3, #32]

	node->next = list;
 800aea6:	f103 011c 	add.w	r1, r3, #28
 800aeaa:	6029      	str	r1, [r5, #0]
	node->prev = tail;
 800aeac:	606a      	str	r2, [r5, #4]

	tail->next = node;
 800aeae:	6015      	str	r5, [r2, #0]
	list->tail = node;
 800aeb0:	621d      	str	r5, [r3, #32]
	update_cache(thread == _current);
 800aeb2:	4b0c      	ldr	r3, [pc, #48]	; (800aee4 <move_thread_to_end_of_prio_q+0x80>)
 800aeb4:	6898      	ldr	r0, [r3, #8]
 800aeb6:	42a8      	cmp	r0, r5
 800aeb8:	bf14      	ite	ne
 800aeba:	2000      	movne	r0, #0
 800aebc:	2001      	moveq	r0, #1
 800aebe:	f7ff ffab 	bl	800ae18 <update_cache>
}
 800aec2:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800aec4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800aec8:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800aeca:	4601      	mov	r1, r0
 800aecc:	4806      	ldr	r0, [pc, #24]	; (800aee8 <move_thread_to_end_of_prio_q+0x84>)
 800aece:	f004 fb97 	bl	800f600 <z_priq_dumb_remove>
}
 800aed2:	e7ce      	b.n	800ae72 <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
 800aed4:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
 800aed6:	606b      	str	r3, [r5, #4]
	node->next = successor;
 800aed8:	602c      	str	r4, [r5, #0]
	prev->next = node;
 800aeda:	601d      	str	r5, [r3, #0]
	successor->prev = node;
 800aedc:	6065      	str	r5, [r4, #4]
}
 800aede:	e7e8      	b.n	800aeb2 <move_thread_to_end_of_prio_q+0x4e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800aee0:	2400      	movs	r4, #0
 800aee2:	e7cf      	b.n	800ae84 <move_thread_to_end_of_prio_q+0x20>
 800aee4:	2000136c 	.word	0x2000136c
 800aee8:	20001388 	.word	0x20001388

0800aeec <z_time_slice>:
{
 800aeec:	b510      	push	{r4, lr}
	__asm__ volatile(
 800aeee:	f04f 0310 	mov.w	r3, #16
 800aef2:	f3ef 8411 	mrs	r4, BASEPRI
 800aef6:	f383 8812 	msr	BASEPRI_MAX, r3
 800aefa:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
 800aefe:	4b21      	ldr	r3, [pc, #132]	; (800af84 <z_time_slice+0x98>)
 800af00:	689b      	ldr	r3, [r3, #8]
 800af02:	4a21      	ldr	r2, [pc, #132]	; (800af88 <z_time_slice+0x9c>)
 800af04:	6812      	ldr	r2, [r2, #0]
 800af06:	4293      	cmp	r3, r2
 800af08:	d017      	beq.n	800af3a <z_time_slice+0x4e>
	pending_current = NULL;
 800af0a:	4a1f      	ldr	r2, [pc, #124]	; (800af88 <z_time_slice+0x9c>)
 800af0c:	2100      	movs	r1, #0
 800af0e:	6011      	str	r1, [r2, #0]
	if (slice_time && sliceable(_current)) {
 800af10:	4a1e      	ldr	r2, [pc, #120]	; (800af8c <z_time_slice+0xa0>)
 800af12:	6812      	ldr	r2, [r2, #0]
 800af14:	b372      	cbz	r2, 800af74 <z_time_slice+0x88>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
 800af16:	89da      	ldrh	r2, [r3, #14]
		&& !z_is_idle_thread_object(thread);
 800af18:	2a7f      	cmp	r2, #127	; 0x7f
 800af1a:	d815      	bhi.n	800af48 <z_time_slice+0x5c>
	uint8_t state = thread->base.thread_state;
 800af1c:	7b5a      	ldrb	r2, [r3, #13]
		&& !z_is_thread_prevented_from_running(thread)
 800af1e:	f012 0f1f 	tst.w	r2, #31
 800af22:	d11b      	bne.n	800af5c <z_time_slice+0x70>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
 800af24:	f993 100e 	ldrsb.w	r1, [r3, #14]
 800af28:	4a19      	ldr	r2, [pc, #100]	; (800af90 <z_time_slice+0xa4>)
 800af2a:	6812      	ldr	r2, [r2, #0]
 800af2c:	4291      	cmp	r1, r2
 800af2e:	db17      	blt.n	800af60 <z_time_slice+0x74>
		&& !z_is_idle_thread_object(thread);
 800af30:	4a18      	ldr	r2, [pc, #96]	; (800af94 <z_time_slice+0xa8>)
 800af32:	4293      	cmp	r3, r2
 800af34:	d016      	beq.n	800af64 <z_time_slice+0x78>
 800af36:	2201      	movs	r2, #1
 800af38:	e007      	b.n	800af4a <z_time_slice+0x5e>
		z_reset_time_slice();
 800af3a:	f7ff fef3 	bl	800ad24 <z_reset_time_slice>
	__asm__ volatile(
 800af3e:	f384 8811 	msr	BASEPRI, r4
 800af42:	f3bf 8f6f 	isb	sy
		return;
 800af46:	e01c      	b.n	800af82 <z_time_slice+0x96>
		&& !z_is_idle_thread_object(thread);
 800af48:	2200      	movs	r2, #0
	if (slice_time && sliceable(_current)) {
 800af4a:	b19a      	cbz	r2, 800af74 <z_time_slice+0x88>
		if (ticks >= _current_cpu->slice_ticks) {
 800af4c:	4a0d      	ldr	r2, [pc, #52]	; (800af84 <z_time_slice+0x98>)
 800af4e:	6912      	ldr	r2, [r2, #16]
 800af50:	4282      	cmp	r2, r0
 800af52:	dd09      	ble.n	800af68 <z_time_slice+0x7c>
			_current_cpu->slice_ticks -= ticks;
 800af54:	1a10      	subs	r0, r2, r0
 800af56:	4b0b      	ldr	r3, [pc, #44]	; (800af84 <z_time_slice+0x98>)
 800af58:	6118      	str	r0, [r3, #16]
 800af5a:	e00e      	b.n	800af7a <z_time_slice+0x8e>
		&& !z_is_idle_thread_object(thread);
 800af5c:	2200      	movs	r2, #0
 800af5e:	e7f4      	b.n	800af4a <z_time_slice+0x5e>
 800af60:	2200      	movs	r2, #0
 800af62:	e7f2      	b.n	800af4a <z_time_slice+0x5e>
 800af64:	2200      	movs	r2, #0
 800af66:	e7f0      	b.n	800af4a <z_time_slice+0x5e>
			move_thread_to_end_of_prio_q(_current);
 800af68:	4618      	mov	r0, r3
 800af6a:	f7ff ff7b 	bl	800ae64 <move_thread_to_end_of_prio_q>
			z_reset_time_slice();
 800af6e:	f7ff fed9 	bl	800ad24 <z_reset_time_slice>
 800af72:	e002      	b.n	800af7a <z_time_slice+0x8e>
		_current_cpu->slice_ticks = 0;
 800af74:	4b03      	ldr	r3, [pc, #12]	; (800af84 <z_time_slice+0x98>)
 800af76:	2200      	movs	r2, #0
 800af78:	611a      	str	r2, [r3, #16]
 800af7a:	f384 8811 	msr	BASEPRI, r4
 800af7e:	f3bf 8f6f 	isb	sy
}
 800af82:	bd10      	pop	{r4, pc}
 800af84:	2000136c 	.word	0x2000136c
 800af88:	200013a4 	.word	0x200013a4
 800af8c:	200013b0 	.word	0x200013b0
 800af90:	200013ac 	.word	0x200013ac
 800af94:	20000b70 	.word	0x20000b70

0800af98 <ready_thread>:
{
 800af98:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
 800af9a:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
 800af9c:	f990 200d 	ldrsb.w	r2, [r0, #13]
 800afa0:	2a00      	cmp	r2, #0
 800afa2:	db2d      	blt.n	800b000 <ready_thread+0x68>
 800afa4:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 800afa6:	f013 0f1f 	tst.w	r3, #31
 800afaa:	d105      	bne.n	800afb8 <ready_thread+0x20>
	return node->next != NULL;
 800afac:	6982      	ldr	r2, [r0, #24]
 800afae:	b10a      	cbz	r2, 800afb4 <ready_thread+0x1c>
 800afb0:	2200      	movs	r2, #0
 800afb2:	e002      	b.n	800afba <ready_thread+0x22>
 800afb4:	2201      	movs	r2, #1
 800afb6:	e000      	b.n	800afba <ready_thread+0x22>
 800afb8:	2200      	movs	r2, #0
 800afba:	b30a      	cbz	r2, 800b000 <ready_thread+0x68>
	thread->base.thread_state |= _THREAD_QUEUED;
 800afbc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800afc0:	7363      	strb	r3, [r4, #13]
	return list->head == list;
 800afc2:	4b14      	ldr	r3, [pc, #80]	; (800b014 <ready_thread+0x7c>)
 800afc4:	f853 5f1c 	ldr.w	r5, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800afc8:	429d      	cmp	r5, r3
 800afca:	d020      	beq.n	800b00e <ready_thread+0x76>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800afcc:	b16d      	cbz	r5, 800afea <ready_thread+0x52>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800afce:	4629      	mov	r1, r5
 800afd0:	4620      	mov	r0, r4
 800afd2:	f004 fad6 	bl	800f582 <z_sched_prio_cmp>
 800afd6:	2800      	cmp	r0, #0
 800afd8:	dc13      	bgt.n	800b002 <ready_thread+0x6a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800afda:	b135      	cbz	r5, 800afea <ready_thread+0x52>
	return (node == list->tail) ? NULL : node->next;
 800afdc:	4b0d      	ldr	r3, [pc, #52]	; (800b014 <ready_thread+0x7c>)
 800afde:	6a1b      	ldr	r3, [r3, #32]
 800afe0:	429d      	cmp	r5, r3
 800afe2:	d002      	beq.n	800afea <ready_thread+0x52>
 800afe4:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800afe6:	2d00      	cmp	r5, #0
 800afe8:	d1f0      	bne.n	800afcc <ready_thread+0x34>
	sys_dnode_t *const tail = list->tail;
 800afea:	4b0a      	ldr	r3, [pc, #40]	; (800b014 <ready_thread+0x7c>)
 800afec:	6a1a      	ldr	r2, [r3, #32]
	node->next = list;
 800afee:	f103 011c 	add.w	r1, r3, #28
 800aff2:	6021      	str	r1, [r4, #0]
	node->prev = tail;
 800aff4:	6062      	str	r2, [r4, #4]
	tail->next = node;
 800aff6:	6014      	str	r4, [r2, #0]
	list->tail = node;
 800aff8:	621c      	str	r4, [r3, #32]
		update_cache(0);
 800affa:	2000      	movs	r0, #0
 800affc:	f7ff ff0c 	bl	800ae18 <update_cache>
}
 800b000:	bd38      	pop	{r3, r4, r5, pc}
	sys_dnode_t *const prev = successor->prev;
 800b002:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
 800b004:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800b006:	6025      	str	r5, [r4, #0]
	prev->next = node;
 800b008:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800b00a:	606c      	str	r4, [r5, #4]
}
 800b00c:	e7f5      	b.n	800affa <ready_thread+0x62>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800b00e:	2500      	movs	r5, #0
 800b010:	e7dc      	b.n	800afcc <ready_thread+0x34>
 800b012:	bf00      	nop
 800b014:	2000136c 	.word	0x2000136c

0800b018 <z_sched_start>:
{
 800b018:	b510      	push	{r4, lr}
	__asm__ volatile(
 800b01a:	f04f 0310 	mov.w	r3, #16
 800b01e:	f3ef 8411 	mrs	r4, BASEPRI
 800b022:	f383 8812 	msr	BASEPRI_MAX, r3
 800b026:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
 800b02a:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
 800b02c:	f013 0f04 	tst.w	r3, #4
 800b030:	d104      	bne.n	800b03c <z_sched_start+0x24>
	__asm__ volatile(
 800b032:	f384 8811 	msr	BASEPRI, r4
 800b036:	f3bf 8f6f 	isb	sy
}
 800b03a:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
 800b03c:	f023 0304 	bic.w	r3, r3, #4
 800b040:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
 800b042:	f7ff ffa9 	bl	800af98 <ready_thread>
	z_reschedule(&sched_spinlock, key);
 800b046:	4621      	mov	r1, r4
 800b048:	4801      	ldr	r0, [pc, #4]	; (800b050 <z_sched_start+0x38>)
 800b04a:	f7ff feaf 	bl	800adac <z_reschedule>
 800b04e:	e7f4      	b.n	800b03a <z_sched_start+0x22>
 800b050:	200013a8 	.word	0x200013a8

0800b054 <unready_thread>:
{
 800b054:	b510      	push	{r4, lr}
 800b056:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
 800b058:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
 800b05a:	f990 300d 	ldrsb.w	r3, [r0, #13]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	db08      	blt.n	800b074 <unready_thread+0x20>
	update_cache(thread == _current);
 800b062:	4b08      	ldr	r3, [pc, #32]	; (800b084 <unready_thread+0x30>)
 800b064:	6898      	ldr	r0, [r3, #8]
 800b066:	42a0      	cmp	r0, r4
 800b068:	bf14      	ite	ne
 800b06a:	2000      	movne	r0, #0
 800b06c:	2001      	moveq	r0, #1
 800b06e:	f7ff fed3 	bl	800ae18 <update_cache>
}
 800b072:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800b074:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b078:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800b07a:	4601      	mov	r1, r0
 800b07c:	4802      	ldr	r0, [pc, #8]	; (800b088 <unready_thread+0x34>)
 800b07e:	f004 fabf 	bl	800f600 <z_priq_dumb_remove>
}
 800b082:	e7ee      	b.n	800b062 <unready_thread+0xe>
 800b084:	2000136c 	.word	0x2000136c
 800b088:	20001388 	.word	0x20001388

0800b08c <z_pend_curr>:
{
 800b08c:	b510      	push	{r4, lr}
 800b08e:	460c      	mov	r4, r1
 800b090:	4611      	mov	r1, r2
	pending_current = _current;
 800b092:	4b06      	ldr	r3, [pc, #24]	; (800b0ac <z_pend_curr+0x20>)
 800b094:	6898      	ldr	r0, [r3, #8]
 800b096:	4b06      	ldr	r3, [pc, #24]	; (800b0b0 <z_pend_curr+0x24>)
 800b098:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
 800b09a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b09e:	f004 fb60 	bl	800f762 <pend>
 800b0a2:	4620      	mov	r0, r4
 800b0a4:	f7f9 fd40 	bl	8004b28 <arch_swap>
}
 800b0a8:	bd10      	pop	{r4, pc}
 800b0aa:	bf00      	nop
 800b0ac:	2000136c 	.word	0x2000136c
 800b0b0:	200013a4 	.word	0x200013a4

0800b0b4 <z_set_prio>:
{
 800b0b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b0b8:	4604      	mov	r4, r0
 800b0ba:	460e      	mov	r6, r1
	LOCKED(&sched_spinlock) {
 800b0bc:	2300      	movs	r3, #0
	__asm__ volatile(
 800b0be:	f04f 0210 	mov.w	r2, #16
 800b0c2:	f3ef 8811 	mrs	r8, BASEPRI
 800b0c6:	f382 8812 	msr	BASEPRI_MAX, r2
 800b0ca:	f3bf 8f6f 	isb	sy
	bool need_sched = 0;
 800b0ce:	461f      	mov	r7, r3
 800b0d0:	e008      	b.n	800b0e4 <z_set_prio+0x30>
		if (need_sched) {
 800b0d2:	f012 0701 	ands.w	r7, r2, #1
 800b0d6:	d111      	bne.n	800b0fc <z_set_prio+0x48>
			thread->base.prio = prio;
 800b0d8:	73a6      	strb	r6, [r4, #14]
	__asm__ volatile(
 800b0da:	f388 8811 	msr	BASEPRI, r8
 800b0de:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	461a      	mov	r2, r3
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d13d      	bne.n	800b166 <z_set_prio+0xb2>
	uint8_t state = thread->base.thread_state;
 800b0ea:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 800b0ec:	f013 0f1f 	tst.w	r3, #31
 800b0f0:	d1ef      	bne.n	800b0d2 <z_set_prio+0x1e>
	return node->next != NULL;
 800b0f2:	69a1      	ldr	r1, [r4, #24]
 800b0f4:	2900      	cmp	r1, #0
 800b0f6:	d1ec      	bne.n	800b0d2 <z_set_prio+0x1e>
 800b0f8:	2201      	movs	r2, #1
 800b0fa:	e7ea      	b.n	800b0d2 <z_set_prio+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800b0fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b100:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800b102:	f8df 9068 	ldr.w	r9, [pc, #104]	; 800b16c <z_set_prio+0xb8>
 800b106:	4621      	mov	r1, r4
 800b108:	4648      	mov	r0, r9
 800b10a:	f004 fa79 	bl	800f600 <z_priq_dumb_remove>
				thread->base.prio = prio;
 800b10e:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
 800b110:	7b63      	ldrb	r3, [r4, #13]
 800b112:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b116:	7363      	strb	r3, [r4, #13]
	return list->head == list;
 800b118:	f8d9 5000 	ldr.w	r5, [r9]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800b11c:	454d      	cmp	r5, r9
 800b11e:	d020      	beq.n	800b162 <z_set_prio+0xae>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800b120:	b16d      	cbz	r5, 800b13e <z_set_prio+0x8a>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800b122:	4629      	mov	r1, r5
 800b124:	4620      	mov	r0, r4
 800b126:	f004 fa2c 	bl	800f582 <z_sched_prio_cmp>
 800b12a:	2800      	cmp	r0, #0
 800b12c:	dc13      	bgt.n	800b156 <z_set_prio+0xa2>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800b12e:	b135      	cbz	r5, 800b13e <z_set_prio+0x8a>
	return (node == list->tail) ? NULL : node->next;
 800b130:	4b0f      	ldr	r3, [pc, #60]	; (800b170 <z_set_prio+0xbc>)
 800b132:	6a1b      	ldr	r3, [r3, #32]
 800b134:	429d      	cmp	r5, r3
 800b136:	d002      	beq.n	800b13e <z_set_prio+0x8a>
 800b138:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800b13a:	2d00      	cmp	r5, #0
 800b13c:	d1f0      	bne.n	800b120 <z_set_prio+0x6c>
	sys_dnode_t *const tail = list->tail;
 800b13e:	4b0c      	ldr	r3, [pc, #48]	; (800b170 <z_set_prio+0xbc>)
 800b140:	6a1a      	ldr	r2, [r3, #32]
	node->next = list;
 800b142:	f103 011c 	add.w	r1, r3, #28
 800b146:	6021      	str	r1, [r4, #0]
	node->prev = tail;
 800b148:	6062      	str	r2, [r4, #4]
	tail->next = node;
 800b14a:	6014      	str	r4, [r2, #0]
	list->tail = node;
 800b14c:	621c      	str	r4, [r3, #32]
			update_cache(1);
 800b14e:	2001      	movs	r0, #1
 800b150:	f7ff fe62 	bl	800ae18 <update_cache>
 800b154:	e7c1      	b.n	800b0da <z_set_prio+0x26>
	sys_dnode_t *const prev = successor->prev;
 800b156:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
 800b158:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800b15a:	6025      	str	r5, [r4, #0]
	prev->next = node;
 800b15c:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800b15e:	606c      	str	r4, [r5, #4]
}
 800b160:	e7f5      	b.n	800b14e <z_set_prio+0x9a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800b162:	2500      	movs	r5, #0
 800b164:	e7dc      	b.n	800b120 <z_set_prio+0x6c>
}
 800b166:	4638      	mov	r0, r7
 800b168:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b16c:	20001388 	.word	0x20001388
 800b170:	2000136c 	.word	0x2000136c

0800b174 <z_impl_k_thread_suspend>:
{
 800b174:	b538      	push	{r3, r4, r5, lr}
 800b176:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
 800b178:	3018      	adds	r0, #24
 800b17a:	f004 fc0f 	bl	800f99c <z_abort_timeout>
	LOCKED(&sched_spinlock) {
 800b17e:	2300      	movs	r3, #0
	__asm__ volatile(
 800b180:	f04f 0210 	mov.w	r2, #16
 800b184:	f3ef 8511 	mrs	r5, BASEPRI
 800b188:	f382 8812 	msr	BASEPRI_MAX, r2
 800b18c:	f3bf 8f6f 	isb	sy
 800b190:	e010      	b.n	800b1b4 <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
 800b192:	7b63      	ldrb	r3, [r4, #13]
 800b194:	f043 0310 	orr.w	r3, r3, #16
 800b198:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
 800b19a:	4b15      	ldr	r3, [pc, #84]	; (800b1f0 <z_impl_k_thread_suspend+0x7c>)
 800b19c:	6898      	ldr	r0, [r3, #8]
 800b19e:	42a0      	cmp	r0, r4
 800b1a0:	bf14      	ite	ne
 800b1a2:	2000      	movne	r0, #0
 800b1a4:	2001      	moveq	r0, #1
 800b1a6:	f7ff fe37 	bl	800ae18 <update_cache>
	__asm__ volatile(
 800b1aa:	f385 8811 	msr	BASEPRI, r5
 800b1ae:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	b963      	cbnz	r3, 800b1d0 <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
 800b1b6:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
 800b1b8:	f994 300d 	ldrsb.w	r3, [r4, #13]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	dae8      	bge.n	800b192 <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800b1c0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b1c4:	7362      	strb	r2, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800b1c6:	4621      	mov	r1, r4
 800b1c8:	480a      	ldr	r0, [pc, #40]	; (800b1f4 <z_impl_k_thread_suspend+0x80>)
 800b1ca:	f004 fa19 	bl	800f600 <z_priq_dumb_remove>
}
 800b1ce:	e7e0      	b.n	800b192 <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
 800b1d0:	4b07      	ldr	r3, [pc, #28]	; (800b1f0 <z_impl_k_thread_suspend+0x7c>)
 800b1d2:	689b      	ldr	r3, [r3, #8]
 800b1d4:	42a3      	cmp	r3, r4
 800b1d6:	d000      	beq.n	800b1da <z_impl_k_thread_suspend+0x66>
}
 800b1d8:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
 800b1da:	f04f 0310 	mov.w	r3, #16
 800b1de:	f3ef 8011 	mrs	r0, BASEPRI
 800b1e2:	f383 8812 	msr	BASEPRI_MAX, r3
 800b1e6:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
 800b1ea:	f004 f9f4 	bl	800f5d6 <z_reschedule_irqlock>
 800b1ee:	e7f3      	b.n	800b1d8 <z_impl_k_thread_suspend+0x64>
 800b1f0:	2000136c 	.word	0x2000136c
 800b1f4:	20001388 	.word	0x20001388

0800b1f8 <k_sched_unlock>:

void k_sched_unlock(void)
{
 800b1f8:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	f04f 0210 	mov.w	r2, #16
 800b200:	f3ef 8411 	mrs	r4, BASEPRI
 800b204:	f382 8812 	msr	BASEPRI_MAX, r2
 800b208:	f3bf 8f6f 	isb	sy
 800b20c:	e00c      	b.n	800b228 <k_sched_unlock+0x30>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
 800b20e:	4b0d      	ldr	r3, [pc, #52]	; (800b244 <k_sched_unlock+0x4c>)
 800b210:	689a      	ldr	r2, [r3, #8]
 800b212:	7bd3      	ldrb	r3, [r2, #15]
 800b214:	3301      	adds	r3, #1
 800b216:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
 800b218:	2000      	movs	r0, #0
 800b21a:	f7ff fdfd 	bl	800ae18 <update_cache>
	__asm__ volatile(
 800b21e:	f384 8811 	msr	BASEPRI, r4
 800b222:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800b226:	2301      	movs	r3, #1
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d0f0      	beq.n	800b20e <k_sched_unlock+0x16>
	__asm__ volatile(
 800b22c:	f04f 0310 	mov.w	r3, #16
 800b230:	f3ef 8011 	mrs	r0, BASEPRI
 800b234:	f383 8812 	msr	BASEPRI_MAX, r3
 800b238:	f3bf 8f6f 	isb	sy
 800b23c:	f004 f9cb 	bl	800f5d6 <z_reschedule_irqlock>
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
 800b240:	bd10      	pop	{r4, pc}
 800b242:	bf00      	nop
 800b244:	2000136c 	.word	0x2000136c

0800b248 <end_thread>:
static void end_thread(struct k_thread *thread)
{
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
 800b248:	7b43      	ldrb	r3, [r0, #13]
 800b24a:	f013 0f08 	tst.w	r3, #8
 800b24e:	d142      	bne.n	800b2d6 <end_thread+0x8e>
{
 800b250:	b570      	push	{r4, r5, r6, lr}
 800b252:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
 800b254:	f043 0308 	orr.w	r3, r3, #8
 800b258:	7343      	strb	r3, [r0, #13]
		thread->base.thread_state &= ~_THREAD_ABORTING;
 800b25a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b25e:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
 800b260:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b264:	d12b      	bne.n	800b2be <end_thread+0x76>
			dequeue_thread(thread);
		}
		if (thread->base.pended_on != NULL) {
 800b266:	68ab      	ldr	r3, [r5, #8]
 800b268:	b15b      	cbz	r3, 800b282 <end_thread+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800b26a:	4628      	mov	r0, r5
 800b26c:	f004 f987 	bl	800f57e <pended_on_thread>
 800b270:	4629      	mov	r1, r5
 800b272:	f004 f9c5 	bl	800f600 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 800b276:	7b6b      	ldrb	r3, [r5, #13]
 800b278:	f023 0302 	bic.w	r3, r3, #2
 800b27c:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
 800b27e:	2300      	movs	r3, #0
 800b280:	60ab      	str	r3, [r5, #8]
 800b282:	f105 0018 	add.w	r0, r5, #24
 800b286:	f004 fb89 	bl	800f99c <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
 800b28a:	3558      	adds	r5, #88	; 0x58
	return list->head == list;
 800b28c:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800b28e:	42ac      	cmp	r4, r5
 800b290:	d01d      	beq.n	800b2ce <end_thread+0x86>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
 800b292:	b1e4      	cbz	r4, 800b2ce <end_thread+0x86>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800b294:	4620      	mov	r0, r4
 800b296:	f004 f972 	bl	800f57e <pended_on_thread>
 800b29a:	4621      	mov	r1, r4
 800b29c:	f004 f9b0 	bl	800f600 <z_priq_dumb_remove>
 800b2a0:	7b63      	ldrb	r3, [r4, #13]
 800b2a2:	f023 0302 	bic.w	r3, r3, #2
 800b2a6:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800b2a8:	2600      	movs	r6, #0
 800b2aa:	60a6      	str	r6, [r4, #8]
 800b2ac:	f104 0018 	add.w	r0, r4, #24
 800b2b0:	f004 fb74 	bl	800f99c <z_abort_timeout>
 800b2b4:	67e6      	str	r6, [r4, #124]	; 0x7c
		ready_thread(thread);
 800b2b6:	4620      	mov	r0, r4
 800b2b8:	f7ff fe6e 	bl	800af98 <ready_thread>
 800b2bc:	e7e6      	b.n	800b28c <end_thread+0x44>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800b2be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b2c2:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800b2c4:	4601      	mov	r1, r0
 800b2c6:	4804      	ldr	r0, [pc, #16]	; (800b2d8 <end_thread+0x90>)
 800b2c8:	f004 f99a 	bl	800f600 <z_priq_dumb_remove>
}
 800b2cc:	e7cb      	b.n	800b266 <end_thread+0x1e>
		update_cache(1);
 800b2ce:	2001      	movs	r0, #1
 800b2d0:	f7ff fda2 	bl	800ae18 <update_cache>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
 800b2d4:	bd70      	pop	{r4, r5, r6, pc}
 800b2d6:	4770      	bx	lr
 800b2d8:	20001388 	.word	0x20001388

0800b2dc <z_sched_init>:
{
 800b2dc:	b508      	push	{r3, lr}
	init_ready_q(&_kernel.ready_q);
 800b2de:	4804      	ldr	r0, [pc, #16]	; (800b2f0 <z_sched_init+0x14>)
 800b2e0:	f004 fab3 	bl	800f84a <init_ready_q>
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
 800b2e4:	2100      	movs	r1, #0
 800b2e6:	4608      	mov	r0, r1
 800b2e8:	f7ff fd32 	bl	800ad50 <k_sched_time_slice_set>
}
 800b2ec:	bd08      	pop	{r3, pc}
 800b2ee:	bf00      	nop
 800b2f0:	20001384 	.word	0x20001384

0800b2f4 <z_impl_k_yield>:
{
 800b2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2f6:	f04f 0310 	mov.w	r3, #16
 800b2fa:	f3ef 8611 	mrs	r6, BASEPRI
 800b2fe:	f383 8812 	msr	BASEPRI_MAX, r3
 800b302:	f3bf 8f6f 	isb	sy
		dequeue_thread(_current);
 800b306:	4c1c      	ldr	r4, [pc, #112]	; (800b378 <z_impl_k_yield+0x84>)
 800b308:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800b30a:	7b4b      	ldrb	r3, [r1, #13]
 800b30c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b310:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800b312:	f104 071c 	add.w	r7, r4, #28
 800b316:	4638      	mov	r0, r7
 800b318:	f004 f972 	bl	800f600 <z_priq_dumb_remove>
	queue_thread(_current);
 800b31c:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
 800b31e:	7b6b      	ldrb	r3, [r5, #13]
 800b320:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b324:	736b      	strb	r3, [r5, #13]
	return list->head == list;
 800b326:	69e4      	ldr	r4, [r4, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800b328:	42bc      	cmp	r4, r7
 800b32a:	d023      	beq.n	800b374 <z_impl_k_yield+0x80>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800b32c:	b16c      	cbz	r4, 800b34a <z_impl_k_yield+0x56>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800b32e:	4621      	mov	r1, r4
 800b330:	4628      	mov	r0, r5
 800b332:	f004 f926 	bl	800f582 <z_sched_prio_cmp>
 800b336:	2800      	cmp	r0, #0
 800b338:	dc16      	bgt.n	800b368 <z_impl_k_yield+0x74>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800b33a:	b134      	cbz	r4, 800b34a <z_impl_k_yield+0x56>
	return (node == list->tail) ? NULL : node->next;
 800b33c:	4b0e      	ldr	r3, [pc, #56]	; (800b378 <z_impl_k_yield+0x84>)
 800b33e:	6a1b      	ldr	r3, [r3, #32]
 800b340:	429c      	cmp	r4, r3
 800b342:	d002      	beq.n	800b34a <z_impl_k_yield+0x56>
 800b344:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800b346:	2c00      	cmp	r4, #0
 800b348:	d1f0      	bne.n	800b32c <z_impl_k_yield+0x38>
	sys_dnode_t *const tail = list->tail;
 800b34a:	4b0b      	ldr	r3, [pc, #44]	; (800b378 <z_impl_k_yield+0x84>)
 800b34c:	6a1a      	ldr	r2, [r3, #32]
	node->next = list;
 800b34e:	f103 011c 	add.w	r1, r3, #28
 800b352:	6029      	str	r1, [r5, #0]
	node->prev = tail;
 800b354:	606a      	str	r2, [r5, #4]
	tail->next = node;
 800b356:	6015      	str	r5, [r2, #0]
	list->tail = node;
 800b358:	621d      	str	r5, [r3, #32]
	update_cache(1);
 800b35a:	2001      	movs	r0, #1
 800b35c:	f7ff fd5c 	bl	800ae18 <update_cache>
 800b360:	4630      	mov	r0, r6
 800b362:	f7f9 fbe1 	bl	8004b28 <arch_swap>
}
 800b366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const prev = successor->prev;
 800b368:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
 800b36a:	606b      	str	r3, [r5, #4]
	node->next = successor;
 800b36c:	602c      	str	r4, [r5, #0]
	prev->next = node;
 800b36e:	601d      	str	r5, [r3, #0]
	successor->prev = node;
 800b370:	6065      	str	r5, [r4, #4]
}
 800b372:	e7f2      	b.n	800b35a <z_impl_k_yield+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800b374:	2400      	movs	r4, #0
 800b376:	e7d9      	b.n	800b32c <z_impl_k_yield+0x38>
 800b378:	2000136c 	.word	0x2000136c

0800b37c <z_tick_sleep>:
{
 800b37c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (ticks == 0) {
 800b380:	ea50 0301 	orrs.w	r3, r0, r1
 800b384:	d038      	beq.n	800b3f8 <z_tick_sleep+0x7c>
 800b386:	4604      	mov	r4, r0
 800b388:	460e      	mov	r6, r1
	if (Z_TICK_ABS(ticks) <= 0) {
 800b38a:	f06f 0301 	mvn.w	r3, #1
 800b38e:	1a1b      	subs	r3, r3, r0
 800b390:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b394:	eb62 0201 	sbc.w	r2, r2, r1
 800b398:	2b01      	cmp	r3, #1
 800b39a:	f172 0300 	sbcs.w	r3, r2, #0
 800b39e:	db2f      	blt.n	800b400 <z_tick_sleep+0x84>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
 800b3a0:	f06f 0501 	mvn.w	r5, #1
 800b3a4:	1a2d      	subs	r5, r5, r0
 800b3a6:	f04f 0310 	mov.w	r3, #16
 800b3aa:	f3ef 8811 	mrs	r8, BASEPRI
 800b3ae:	f383 8812 	msr	BASEPRI_MAX, r3
 800b3b2:	f3bf 8f6f 	isb	sy
	pending_current = _current;
 800b3b6:	4f14      	ldr	r7, [pc, #80]	; (800b408 <z_tick_sleep+0x8c>)
 800b3b8:	68b8      	ldr	r0, [r7, #8]
 800b3ba:	4b14      	ldr	r3, [pc, #80]	; (800b40c <z_tick_sleep+0x90>)
 800b3bc:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
 800b3be:	f7ff fe49 	bl	800b054 <unready_thread>
	z_add_thread_timeout(_current, timeout);
 800b3c2:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
 800b3c4:	4622      	mov	r2, r4
 800b3c6:	4633      	mov	r3, r6
 800b3c8:	4911      	ldr	r1, [pc, #68]	; (800b410 <z_tick_sleep+0x94>)
 800b3ca:	3018      	adds	r0, #24
 800b3cc:	f000 f8ee 	bl	800b5ac <z_add_timeout>
	z_mark_thread_as_suspended(_current);
 800b3d0:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
 800b3d2:	7b53      	ldrb	r3, [r2, #13]
 800b3d4:	f043 0310 	orr.w	r3, r3, #16
 800b3d8:	7353      	strb	r3, [r2, #13]
 800b3da:	4640      	mov	r0, r8
 800b3dc:	f7f9 fba4 	bl	8004b28 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
 800b3e0:	f004 fb3e 	bl	800fa60 <sys_clock_tick_get_32>
 800b3e4:	1a28      	subs	r0, r5, r0
 800b3e6:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
 800b3ea:	2801      	cmp	r0, #1
 800b3ec:	f173 0300 	sbcs.w	r3, r3, #0
 800b3f0:	da00      	bge.n	800b3f4 <z_tick_sleep+0x78>
	return 0;
 800b3f2:	2000      	movs	r0, #0
}
 800b3f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
 800b3f8:	f7ff ff7c 	bl	800b2f4 <z_impl_k_yield>
		return 0;
 800b3fc:	2000      	movs	r0, #0
 800b3fe:	e7f9      	b.n	800b3f4 <z_tick_sleep+0x78>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
 800b400:	f004 fb2e 	bl	800fa60 <sys_clock_tick_get_32>
 800b404:	1905      	adds	r5, r0, r4
 800b406:	e7ce      	b.n	800b3a6 <z_tick_sleep+0x2a>
 800b408:	2000136c 	.word	0x2000136c
 800b40c:	200013a4 	.word	0x200013a4
 800b410:	0800f69f 	.word	0x0800f69f

0800b414 <z_impl_k_sleep>:
{
 800b414:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800b416:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 800b41a:	bf08      	it	eq
 800b41c:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
 800b420:	d007      	beq.n	800b432 <z_impl_k_sleep+0x1e>
	ticks = z_tick_sleep(ticks);
 800b422:	f7ff ffab 	bl	800b37c <z_tick_sleep>
			return t / ((uint64_t)from_hz / to_hz);
 800b426:	220a      	movs	r2, #10
 800b428:	2300      	movs	r3, #0
 800b42a:	17c1      	asrs	r1, r0, #31
 800b42c:	f7f5 fad6 	bl	80009dc <__aeabi_uldivmod>
}
 800b430:	bd08      	pop	{r3, pc}
		k_thread_suspend(_current);
 800b432:	4b03      	ldr	r3, [pc, #12]	; (800b440 <z_impl_k_sleep+0x2c>)
 800b434:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
 800b436:	f7ff fe9d 	bl	800b174 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
 800b43a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b43e:	e7f7      	b.n	800b430 <z_impl_k_sleep+0x1c>
 800b440:	2000136c 	.word	0x2000136c

0800b444 <z_impl_z_current_get>:
}
 800b444:	4b01      	ldr	r3, [pc, #4]	; (800b44c <z_impl_z_current_get+0x8>)
 800b446:	6898      	ldr	r0, [r3, #8]
 800b448:	4770      	bx	lr
 800b44a:	bf00      	nop
 800b44c:	2000136c 	.word	0x2000136c

0800b450 <z_impl_k_is_preempt_thread>:
 800b450:	f3ef 8305 	mrs	r3, IPSR
	return !arch_is_in_isr() && is_preempt(_current);
 800b454:	b933      	cbnz	r3, 800b464 <z_impl_k_is_preempt_thread+0x14>
 800b456:	4b05      	ldr	r3, [pc, #20]	; (800b46c <z_impl_k_is_preempt_thread+0x1c>)
 800b458:	689b      	ldr	r3, [r3, #8]
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
 800b45a:	89db      	ldrh	r3, [r3, #14]
	return !arch_is_in_isr() && is_preempt(_current);
 800b45c:	2b7f      	cmp	r3, #127	; 0x7f
 800b45e:	d803      	bhi.n	800b468 <z_impl_k_is_preempt_thread+0x18>
 800b460:	2001      	movs	r0, #1
 800b462:	4770      	bx	lr
 800b464:	2000      	movs	r0, #0
 800b466:	4770      	bx	lr
 800b468:	2000      	movs	r0, #0
}
 800b46a:	4770      	bx	lr
 800b46c:	2000136c 	.word	0x2000136c

0800b470 <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
 800b470:	b538      	push	{r3, r4, r5, lr}
 800b472:	f04f 0310 	mov.w	r3, #16
 800b476:	f3ef 8511 	mrs	r5, BASEPRI
 800b47a:	f383 8812 	msr	BASEPRI_MAX, r3
 800b47e:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
 800b482:	7b43      	ldrb	r3, [r0, #13]
 800b484:	f013 0f08 	tst.w	r3, #8
 800b488:	d004      	beq.n	800b494 <z_thread_abort+0x24>
	__asm__ volatile(
 800b48a:	f385 8811 	msr	BASEPRI, r5
 800b48e:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
 800b492:	bd38      	pop	{r3, r4, r5, pc}
 800b494:	4604      	mov	r4, r0
	end_thread(thread);
 800b496:	f7ff fed7 	bl	800b248 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
 800b49a:	4b08      	ldr	r3, [pc, #32]	; (800b4bc <z_thread_abort+0x4c>)
 800b49c:	689b      	ldr	r3, [r3, #8]
 800b49e:	42a3      	cmp	r3, r4
 800b4a0:	d004      	beq.n	800b4ac <z_thread_abort+0x3c>
 800b4a2:	f385 8811 	msr	BASEPRI, r5
 800b4a6:	f3bf 8f6f 	isb	sy
 800b4aa:	e7f2      	b.n	800b492 <z_thread_abort+0x22>
 800b4ac:	f3ef 8305 	mrs	r3, IPSR
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d1f6      	bne.n	800b4a2 <z_thread_abort+0x32>
 800b4b4:	4628      	mov	r0, r5
 800b4b6:	f7f9 fb37 	bl	8004b28 <arch_swap>
	return ret;
 800b4ba:	e7f2      	b.n	800b4a2 <z_thread_abort+0x32>
 800b4bc:	2000136c 	.word	0x2000136c

0800b4c0 <z_sched_wait>:
	return ret;
}

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
 800b4c0:	e92d 4810 	stmdb	sp!, {r4, fp, lr}
 800b4c4:	b083      	sub	sp, #12
 800b4c6:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
 800b4c8:	e9dd bc06 	ldrd	fp, ip, [sp, #24]
 800b4cc:	e9cd bc00 	strd	fp, ip, [sp]
 800b4d0:	f7ff fddc 	bl	800b08c <z_pend_curr>

	if (data != NULL) {
 800b4d4:	b11c      	cbz	r4, 800b4de <z_sched_wait+0x1e>
		*data = _current->base.swap_data;
 800b4d6:	4b03      	ldr	r3, [pc, #12]	; (800b4e4 <z_sched_wait+0x24>)
 800b4d8:	689b      	ldr	r3, [r3, #8]
 800b4da:	695b      	ldr	r3, [r3, #20]
 800b4dc:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
 800b4de:	b003      	add	sp, #12
 800b4e0:	e8bd 8810 	ldmia.w	sp!, {r4, fp, pc}
 800b4e4:	2000136c 	.word	0x2000136c

0800b4e8 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
 800b4e8:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
 800b4ea:	4806      	ldr	r0, [pc, #24]	; (800b504 <z_data_copy+0x1c>)
 800b4ec:	4a06      	ldr	r2, [pc, #24]	; (800b508 <z_data_copy+0x20>)
 800b4ee:	1a12      	subs	r2, r2, r0
 800b4f0:	4906      	ldr	r1, [pc, #24]	; (800b50c <z_data_copy+0x24>)
 800b4f2:	f004 fb6c 	bl	800fbce <memcpy>
 800b4f6:	4a06      	ldr	r2, [pc, #24]	; (800b510 <z_data_copy+0x28>)
 800b4f8:	4906      	ldr	r1, [pc, #24]	; (800b514 <z_data_copy+0x2c>)
 800b4fa:	4807      	ldr	r0, [pc, #28]	; (800b518 <z_data_copy+0x30>)
 800b4fc:	f004 fb67 	bl	800fbce <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
 800b500:	bd08      	pop	{r3, pc}
 800b502:	bf00      	nop
 800b504:	20000000 	.word	0x20000000
 800b508:	20000500 	.word	0x20000500
 800b50c:	08011fc4 	.word	0x08011fc4
 800b510:	00000000 	.word	0x00000000
 800b514:	08011fc4 	.word	0x08011fc4
 800b518:	20000000 	.word	0x20000000

0800b51c <first>:
	return list->head == list;
 800b51c:	4b03      	ldr	r3, [pc, #12]	; (800b52c <first+0x10>)
 800b51e:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800b520:	4298      	cmp	r0, r3
 800b522:	d000      	beq.n	800b526 <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
 800b524:	4770      	bx	lr
 800b526:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
 800b528:	e7fc      	b.n	800b524 <first+0x8>
 800b52a:	bf00      	nop
 800b52c:	200000c4 	.word	0x200000c4

0800b530 <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800b530:	b130      	cbz	r0, 800b540 <next+0x10>
	return (node == list->tail) ? NULL : node->next;
 800b532:	4a04      	ldr	r2, [pc, #16]	; (800b544 <next+0x14>)
 800b534:	6852      	ldr	r2, [r2, #4]
 800b536:	4290      	cmp	r0, r2
 800b538:	d001      	beq.n	800b53e <next+0xe>
 800b53a:	6800      	ldr	r0, [r0, #0]
 800b53c:	4770      	bx	lr
 800b53e:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
 800b540:	4770      	bx	lr
 800b542:	bf00      	nop
 800b544:	200000c4 	.word	0x200000c4

0800b548 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
 800b548:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 800b54a:	4b04      	ldr	r3, [pc, #16]	; (800b55c <elapsed+0x14>)
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	b10b      	cbz	r3, 800b554 <elapsed+0xc>
 800b550:	2000      	movs	r0, #0
}
 800b552:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 800b554:	f7fe f8f8 	bl	8009748 <sys_clock_elapsed>
 800b558:	e7fb      	b.n	800b552 <elapsed+0xa>
 800b55a:	bf00      	nop
 800b55c:	200013b4 	.word	0x200013b4

0800b560 <next_timeout>:

static int32_t next_timeout(void)
{
 800b560:	b510      	push	{r4, lr}
	struct _timeout *to = first();
 800b562:	f7ff ffdb 	bl	800b51c <first>
 800b566:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
 800b568:	f7ff ffee 	bl	800b548 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
 800b56c:	b17c      	cbz	r4, 800b58e <next_timeout+0x2e>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
 800b56e:	6923      	ldr	r3, [r4, #16]
 800b570:	6962      	ldr	r2, [r4, #20]
 800b572:	1a1b      	subs	r3, r3, r0
 800b574:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
 800b578:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b57c:	f170 0200 	sbcs.w	r2, r0, #0
 800b580:	da08      	bge.n	800b594 <next_timeout+0x34>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
 800b582:	2800      	cmp	r0, #0
 800b584:	db01      	blt.n	800b58a <next_timeout+0x2a>
 800b586:	4618      	mov	r0, r3
 800b588:	e006      	b.n	800b598 <next_timeout+0x38>
 800b58a:	2300      	movs	r3, #0
 800b58c:	e7fb      	b.n	800b586 <next_timeout+0x26>
		ret = MAX_WAIT;
 800b58e:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 800b592:	e001      	b.n	800b598 <next_timeout+0x38>
 800b594:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
 800b598:	4b03      	ldr	r3, [pc, #12]	; (800b5a8 <next_timeout+0x48>)
 800b59a:	691b      	ldr	r3, [r3, #16]
 800b59c:	b113      	cbz	r3, 800b5a4 <next_timeout+0x44>
 800b59e:	4283      	cmp	r3, r0
 800b5a0:	da00      	bge.n	800b5a4 <next_timeout+0x44>
		ret = _current_cpu->slice_ticks;
 800b5a2:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
 800b5a4:	bd10      	pop	{r4, pc}
 800b5a6:	bf00      	nop
 800b5a8:	2000136c 	.word	0x2000136c

0800b5ac <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800b5ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b5b0:	bf08      	it	eq
 800b5b2:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 800b5b6:	d07d      	beq.n	800b6b4 <z_add_timeout+0x108>
{
 800b5b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5bc:	4604      	mov	r4, r0
 800b5be:	4692      	mov	sl, r2
 800b5c0:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
 800b5c2:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
 800b5c4:	2300      	movs	r3, #0
	__asm__ volatile(
 800b5c6:	f04f 0210 	mov.w	r2, #16
 800b5ca:	f3ef 8711 	mrs	r7, BASEPRI
 800b5ce:	f382 8812 	msr	BASEPRI_MAX, r2
 800b5d2:	f3bf 8f6f 	isb	sy
 800b5d6:	e021      	b.n	800b61c <z_add_timeout+0x70>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
 800b5d8:	f11a 0801 	adds.w	r8, sl, #1
 800b5dc:	f145 0900 	adc.w	r9, r5, #0
 800b5e0:	f7ff ffb2 	bl	800b548 <elapsed>
 800b5e4:	eb18 0300 	adds.w	r3, r8, r0
 800b5e8:	eb49 70e0 	adc.w	r0, r9, r0, asr #31
 800b5ec:	6123      	str	r3, [r4, #16]
 800b5ee:	6160      	str	r0, [r4, #20]
 800b5f0:	e036      	b.n	800b660 <z_add_timeout+0xb4>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
 800b5f2:	1a51      	subs	r1, r2, r1
 800b5f4:	eb66 0303 	sbc.w	r3, r6, r3
 800b5f8:	6101      	str	r1, [r0, #16]
 800b5fa:	6143      	str	r3, [r0, #20]
	sys_dnode_t *const prev = successor->prev;
 800b5fc:	6843      	ldr	r3, [r0, #4]
	node->prev = prev;
 800b5fe:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800b600:	6020      	str	r0, [r4, #0]
	prev->next = node;
 800b602:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800b604:	6044      	str	r4, [r0, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
 800b606:	2800      	cmp	r0, #0
 800b608:	d03e      	beq.n	800b688 <z_add_timeout+0xdc>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
 800b60a:	f7ff ff87 	bl	800b51c <first>
 800b60e:	4284      	cmp	r4, r0
 800b610:	d041      	beq.n	800b696 <z_add_timeout+0xea>
	__asm__ volatile(
 800b612:	f387 8811 	msr	BASEPRI, r7
 800b616:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 800b61a:	2301      	movs	r3, #1
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d147      	bne.n	800b6b0 <z_add_timeout+0x104>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
 800b620:	4653      	mov	r3, sl
 800b622:	f06f 0101 	mvn.w	r1, #1
 800b626:	ebb1 010a 	subs.w	r1, r1, sl
 800b62a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b62e:	eb60 0205 	sbc.w	r2, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
 800b632:	2a00      	cmp	r2, #0
 800b634:	dbd0      	blt.n	800b5d8 <z_add_timeout+0x2c>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
 800b636:	4a20      	ldr	r2, [pc, #128]	; (800b6b8 <z_add_timeout+0x10c>)
 800b638:	6811      	ldr	r1, [r2, #0]
 800b63a:	6852      	ldr	r2, [r2, #4]
 800b63c:	185b      	adds	r3, r3, r1
 800b63e:	eb42 0205 	adc.w	r2, r2, r5
 800b642:	f06f 0101 	mvn.w	r1, #1
 800b646:	1acb      	subs	r3, r1, r3
 800b648:	eb60 0202 	sbc.w	r2, r0, r2
			to->dticks = MAX(1, ticks);
 800b64c:	4618      	mov	r0, r3
 800b64e:	4611      	mov	r1, r2
 800b650:	2b01      	cmp	r3, #1
 800b652:	f172 0300 	sbcs.w	r3, r2, #0
 800b656:	da01      	bge.n	800b65c <z_add_timeout+0xb0>
 800b658:	2001      	movs	r0, #1
 800b65a:	2100      	movs	r1, #0
 800b65c:	6120      	str	r0, [r4, #16]
 800b65e:	6161      	str	r1, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
 800b660:	f7ff ff5c 	bl	800b51c <first>
 800b664:	2800      	cmp	r0, #0
 800b666:	d0ce      	beq.n	800b606 <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
 800b668:	6902      	ldr	r2, [r0, #16]
 800b66a:	6946      	ldr	r6, [r0, #20]
 800b66c:	6921      	ldr	r1, [r4, #16]
 800b66e:	6963      	ldr	r3, [r4, #20]
 800b670:	4291      	cmp	r1, r2
 800b672:	eb73 0c06 	sbcs.w	ip, r3, r6
 800b676:	dbbc      	blt.n	800b5f2 <z_add_timeout+0x46>
			to->dticks -= t->dticks;
 800b678:	1a89      	subs	r1, r1, r2
 800b67a:	eb63 0306 	sbc.w	r3, r3, r6
 800b67e:	6121      	str	r1, [r4, #16]
 800b680:	6163      	str	r3, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
 800b682:	f7ff ff55 	bl	800b530 <next>
 800b686:	e7ed      	b.n	800b664 <z_add_timeout+0xb8>
	sys_dnode_t *const tail = list->tail;
 800b688:	4b0c      	ldr	r3, [pc, #48]	; (800b6bc <z_add_timeout+0x110>)
 800b68a:	685a      	ldr	r2, [r3, #4]
	node->next = list;
 800b68c:	6023      	str	r3, [r4, #0]
	node->prev = tail;
 800b68e:	6062      	str	r2, [r4, #4]
	tail->next = node;
 800b690:	6014      	str	r4, [r2, #0]
	list->tail = node;
 800b692:	605c      	str	r4, [r3, #4]
}
 800b694:	e7b9      	b.n	800b60a <z_add_timeout+0x5e>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
 800b696:	f7ff ff63 	bl	800b560 <next_timeout>

			if (next_time == 0 ||
 800b69a:	4603      	mov	r3, r0
 800b69c:	b118      	cbz	r0, 800b6a6 <z_add_timeout+0xfa>
			    _current_cpu->slice_ticks != next_time) {
 800b69e:	4a08      	ldr	r2, [pc, #32]	; (800b6c0 <z_add_timeout+0x114>)
 800b6a0:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
 800b6a2:	4282      	cmp	r2, r0
 800b6a4:	d0b5      	beq.n	800b612 <z_add_timeout+0x66>
				sys_clock_set_timeout(next_time, false);
 800b6a6:	2100      	movs	r1, #0
 800b6a8:	4618      	mov	r0, r3
 800b6aa:	f7fd ffcb 	bl	8009644 <sys_clock_set_timeout>
 800b6ae:	e7b0      	b.n	800b612 <z_add_timeout+0x66>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
 800b6b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6b4:	4770      	bx	lr
 800b6b6:	bf00      	nop
 800b6b8:	20000c70 	.word	0x20000c70
 800b6bc:	200000c4 	.word	0x200000c4
 800b6c0:	2000136c 	.word	0x2000136c

0800b6c4 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
 800b6c4:	b570      	push	{r4, r5, r6, lr}
 800b6c6:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
 800b6c8:	f7ff fc10 	bl	800aeec <z_time_slice>
	__asm__ volatile(
 800b6cc:	f04f 0310 	mov.w	r3, #16
 800b6d0:	f3ef 8511 	mrs	r5, BASEPRI
 800b6d4:	f383 8812 	msr	BASEPRI_MAX, r3
 800b6d8:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
 800b6dc:	4b28      	ldr	r3, [pc, #160]	; (800b780 <sys_clock_announce+0xbc>)
 800b6de:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
 800b6e0:	e020      	b.n	800b724 <sys_clock_announce+0x60>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
 800b6e2:	4828      	ldr	r0, [pc, #160]	; (800b784 <sys_clock_announce+0xc0>)
 800b6e4:	6801      	ldr	r1, [r0, #0]
 800b6e6:	6846      	ldr	r6, [r0, #4]
 800b6e8:	1889      	adds	r1, r1, r2
 800b6ea:	eb46 76e2 	adc.w	r6, r6, r2, asr #31
 800b6ee:	6001      	str	r1, [r0, #0]
 800b6f0:	6046      	str	r6, [r0, #4]
		announce_remaining -= dt;
 800b6f2:	1a9b      	subs	r3, r3, r2
 800b6f4:	4a22      	ldr	r2, [pc, #136]	; (800b780 <sys_clock_announce+0xbc>)
 800b6f6:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
 800b6f8:	2200      	movs	r2, #0
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
 800b700:	4620      	mov	r0, r4
 800b702:	f004 f916 	bl	800f932 <remove_timeout>
	__asm__ volatile(
 800b706:	f385 8811 	msr	BASEPRI, r5
 800b70a:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
 800b70e:	68a3      	ldr	r3, [r4, #8]
 800b710:	4620      	mov	r0, r4
 800b712:	4798      	blx	r3
	__asm__ volatile(
 800b714:	f04f 0310 	mov.w	r3, #16
 800b718:	f3ef 8511 	mrs	r5, BASEPRI
 800b71c:	f383 8812 	msr	BASEPRI_MAX, r3
 800b720:	f3bf 8f6f 	isb	sy
	while (first() != NULL && first()->dticks <= announce_remaining) {
 800b724:	f7ff fefa 	bl	800b51c <first>
 800b728:	4604      	mov	r4, r0
 800b72a:	b140      	cbz	r0, 800b73e <sys_clock_announce+0x7a>
 800b72c:	6902      	ldr	r2, [r0, #16]
 800b72e:	6941      	ldr	r1, [r0, #20]
 800b730:	4b13      	ldr	r3, [pc, #76]	; (800b780 <sys_clock_announce+0xbc>)
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	17d8      	asrs	r0, r3, #31
 800b736:	4293      	cmp	r3, r2
 800b738:	eb70 0101 	sbcs.w	r1, r0, r1
 800b73c:	dad1      	bge.n	800b6e2 <sys_clock_announce+0x1e>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
 800b73e:	b144      	cbz	r4, 800b752 <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
 800b740:	4b0f      	ldr	r3, [pc, #60]	; (800b780 <sys_clock_announce+0xbc>)
 800b742:	6819      	ldr	r1, [r3, #0]
 800b744:	6923      	ldr	r3, [r4, #16]
 800b746:	6962      	ldr	r2, [r4, #20]
 800b748:	1a5b      	subs	r3, r3, r1
 800b74a:	eb62 72e1 	sbc.w	r2, r2, r1, asr #31
 800b74e:	6123      	str	r3, [r4, #16]
 800b750:	6162      	str	r2, [r4, #20]
	}

	curr_tick += announce_remaining;
 800b752:	4a0c      	ldr	r2, [pc, #48]	; (800b784 <sys_clock_announce+0xc0>)
 800b754:	4e0a      	ldr	r6, [pc, #40]	; (800b780 <sys_clock_announce+0xbc>)
 800b756:	6830      	ldr	r0, [r6, #0]
 800b758:	6813      	ldr	r3, [r2, #0]
 800b75a:	6851      	ldr	r1, [r2, #4]
 800b75c:	181b      	adds	r3, r3, r0
 800b75e:	eb41 71e0 	adc.w	r1, r1, r0, asr #31
 800b762:	6013      	str	r3, [r2, #0]
 800b764:	6051      	str	r1, [r2, #4]
	announce_remaining = 0;
 800b766:	2400      	movs	r4, #0
 800b768:	6034      	str	r4, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
 800b76a:	f7ff fef9 	bl	800b560 <next_timeout>
 800b76e:	4621      	mov	r1, r4
 800b770:	f7fd ff68 	bl	8009644 <sys_clock_set_timeout>
	__asm__ volatile(
 800b774:	f385 8811 	msr	BASEPRI, r5
 800b778:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
 800b77c:	bd70      	pop	{r4, r5, r6, pc}
 800b77e:	bf00      	nop
 800b780:	200013b4 	.word	0x200013b4
 800b784:	20000c70 	.word	0x20000c70

0800b788 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
 800b788:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
 800b78a:	2300      	movs	r3, #0
	__asm__ volatile(
 800b78c:	f04f 0210 	mov.w	r2, #16
 800b790:	f3ef 8411 	mrs	r4, BASEPRI
 800b794:	f382 8812 	msr	BASEPRI_MAX, r2
 800b798:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
 800b79c:	4618      	mov	r0, r3
 800b79e:	4619      	mov	r1, r3
 800b7a0:	e00c      	b.n	800b7bc <sys_clock_tick_get+0x34>
		t = curr_tick + sys_clock_elapsed();
 800b7a2:	f7fd ffd1 	bl	8009748 <sys_clock_elapsed>
 800b7a6:	4a07      	ldr	r2, [pc, #28]	; (800b7c4 <sys_clock_tick_get+0x3c>)
 800b7a8:	6813      	ldr	r3, [r2, #0]
 800b7aa:	6851      	ldr	r1, [r2, #4]
 800b7ac:	18c0      	adds	r0, r0, r3
 800b7ae:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
 800b7b2:	f384 8811 	msr	BASEPRI, r4
 800b7b6:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d0f0      	beq.n	800b7a2 <sys_clock_tick_get+0x1a>
	}
	return t;
}
 800b7c0:	bd10      	pop	{r4, pc}
 800b7c2:	bf00      	nop
 800b7c4:	20000c70 	.word	0x20000c70

0800b7c8 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
 800b7c8:	b900      	cbnz	r0, 800b7cc <z_impl_k_busy_wait+0x4>
 800b7ca:	4770      	bx	lr
{
 800b7cc:	b538      	push	{r3, r4, r5, lr}
 800b7ce:	4604      	mov	r4, r0
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
 800b7d0:	f7fd ffda 	bl	8009788 <sys_clock_cycle_get_32>
 800b7d4:	4605      	mov	r5, r0
#if !defined(CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT)
	uint32_t start_cycles = k_cycle_get_32();

	/* use 64-bit math to prevent overflow when multiplying */
	uint32_t cycles_to_wait = (uint32_t)(
		(uint64_t)usec_to_wait *
 800b7d6:	4907      	ldr	r1, [pc, #28]	; (800b7f4 <z_impl_k_busy_wait+0x2c>)
		(uint64_t)sys_clock_hw_cycles_per_sec() /
 800b7d8:	4a07      	ldr	r2, [pc, #28]	; (800b7f8 <z_impl_k_busy_wait+0x30>)
 800b7da:	2300      	movs	r3, #0
 800b7dc:	fba4 0101 	umull	r0, r1, r4, r1
 800b7e0:	f7f5 f8fc 	bl	80009dc <__aeabi_uldivmod>
	uint32_t cycles_to_wait = (uint32_t)(
 800b7e4:	4604      	mov	r4, r0
 800b7e6:	f7fd ffcf 	bl	8009788 <sys_clock_cycle_get_32>

	for (;;) {
		uint32_t current_cycles = k_cycle_get_32();

		/* this handles the rollover on an unsigned 32-bit value */
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
 800b7ea:	1b40      	subs	r0, r0, r5
 800b7ec:	42a0      	cmp	r0, r4
 800b7ee:	d3fa      	bcc.n	800b7e6 <z_impl_k_busy_wait+0x1e>
	}
#else
	arch_busy_wait(usec_to_wait);
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
 800b7f0:	bd38      	pop	{r3, r4, r5, pc}
 800b7f2:	bf00      	nop
 800b7f4:	04c4b400 	.word	0x04c4b400
 800b7f8:	000f4240 	.word	0x000f4240

0800b7fc <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
 800b7fc:	b570      	push	{r4, r5, r6, lr}
 800b7fe:	4604      	mov	r4, r0
	__asm__ volatile(
 800b800:	f04f 0310 	mov.w	r3, #16
 800b804:	f3ef 8611 	mrs	r6, BASEPRI
 800b808:	f383 8812 	msr	BASEPRI_MAX, r3
 800b80c:	f3bf 8f6f 	isb	sy
 800b810:	4635      	mov	r5, r6

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
 800b812:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800b814:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800b816:	ea52 0103 	orrs.w	r1, r2, r3
 800b81a:	d005      	beq.n	800b828 <z_timer_expiration_handler+0x2c>
 800b81c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b820:	bf08      	it	eq
 800b822:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 800b826:	d126      	bne.n	800b876 <z_timer_expiration_handler+0x7a>
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
 800b828:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b82a:	3301      	adds	r3, #1
 800b82c:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
 800b82e:	6a23      	ldr	r3, [r4, #32]
 800b830:	b173      	cbz	r3, 800b850 <z_timer_expiration_handler+0x54>
	__asm__ volatile(
 800b832:	f386 8811 	msr	BASEPRI, r6
 800b836:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
 800b83a:	6a23      	ldr	r3, [r4, #32]
 800b83c:	4620      	mov	r0, r4
 800b83e:	4798      	blx	r3
	__asm__ volatile(
 800b840:	f04f 0310 	mov.w	r3, #16
 800b844:	f3ef 8511 	mrs	r5, BASEPRI
 800b848:	f383 8812 	msr	BASEPRI_MAX, r3
 800b84c:	f3bf 8f6f 	isb	sy
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
 800b850:	f104 0318 	add.w	r3, r4, #24
	return list->head == list;
 800b854:	69a4      	ldr	r4, [r4, #24]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800b856:	42a3      	cmp	r3, r4
 800b858:	d013      	beq.n	800b882 <z_timer_expiration_handler+0x86>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
 800b85a:	b194      	cbz	r4, 800b882 <z_timer_expiration_handler+0x86>
		k_spin_unlock(&lock, key);
		return;
	}

	z_unpend_thread_no_timeout(thread);
 800b85c:	4620      	mov	r0, r4
 800b85e:	f003 fe9a 	bl	800f596 <z_unpend_thread_no_timeout>
 800b862:	2300      	movs	r3, #0
 800b864:	67e3      	str	r3, [r4, #124]	; 0x7c
	__asm__ volatile(
 800b866:	f385 8811 	msr	BASEPRI, r5
 800b86a:	f3bf 8f6f 	isb	sy

	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
 800b86e:	4620      	mov	r0, r4
 800b870:	f003 fef9 	bl	800f666 <z_ready_thread>
}
 800b874:	bd70      	pop	{r4, r5, r6, pc}
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
 800b876:	e9d0 230a 	ldrd	r2, r3, [r0, #40]	; 0x28
 800b87a:	4904      	ldr	r1, [pc, #16]	; (800b88c <z_timer_expiration_handler+0x90>)
 800b87c:	f7ff fe96 	bl	800b5ac <z_add_timeout>
 800b880:	e7d2      	b.n	800b828 <z_timer_expiration_handler+0x2c>
 800b882:	f385 8811 	msr	BASEPRI, r5
 800b886:	f3bf 8f6f 	isb	sy
		return;
 800b88a:	e7f3      	b.n	800b874 <z_timer_expiration_handler+0x78>
 800b88c:	0800b7fd 	.word	0x0800b7fd

0800b890 <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
 800b890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b894:	9f06      	ldr	r7, [sp, #24]
 800b896:	f8dd 801c 	ldr.w	r8, [sp, #28]
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
 800b89a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b89e:	bf08      	it	eq
 800b8a0:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 800b8a4:	d02f      	beq.n	800b906 <z_impl_k_timer_start+0x76>
 800b8a6:	4605      	mov	r5, r0
 800b8a8:	4614      	mov	r4, r2
 800b8aa:	461e      	mov	r6, r3
 800b8ac:	4611      	mov	r1, r2
 800b8ae:	4618      	mov	r0, r3
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
 800b8b0:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 800b8b4:	bf08      	it	eq
 800b8b6:	f1b7 3fff 	cmpeq.w	r7, #4294967295	; 0xffffffff
 800b8ba:	d00d      	beq.n	800b8d8 <z_impl_k_timer_start+0x48>
 800b8bc:	ea57 0c08 	orrs.w	ip, r7, r8
 800b8c0:	d00a      	beq.n	800b8d8 <z_impl_k_timer_start+0x48>
	    Z_TICK_ABS(period.ticks) < 0) {
 800b8c2:	f06f 0c01 	mvn.w	ip, #1
 800b8c6:	ebbc 0c07 	subs.w	ip, ip, r7
 800b8ca:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800b8ce:	eb6c 0c08 	sbc.w	ip, ip, r8
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
 800b8d2:	f1bc 0f00 	cmp.w	ip, #0
 800b8d6:	db18      	blt.n	800b90a <z_impl_k_timer_start+0x7a>
		period.ticks = MAX(period.ticks - 1, 1);
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
 800b8d8:	f06f 0301 	mvn.w	r3, #1
 800b8dc:	1a5b      	subs	r3, r3, r1
 800b8de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b8e2:	eb63 0300 	sbc.w	r3, r3, r0
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	db1a      	blt.n	800b920 <z_impl_k_timer_start+0x90>
		duration.ticks = MAX(duration.ticks - 1, 0);
	}

	(void)z_abort_timeout(&timer->timeout);
 800b8ea:	4628      	mov	r0, r5
 800b8ec:	f004 f856 	bl	800f99c <z_abort_timeout>
	timer->period = period;
 800b8f0:	62af      	str	r7, [r5, #40]	; 0x28
 800b8f2:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
	timer->status = 0U;
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	632b      	str	r3, [r5, #48]	; 0x30

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
 800b8fa:	4622      	mov	r2, r4
 800b8fc:	4633      	mov	r3, r6
 800b8fe:	490e      	ldr	r1, [pc, #56]	; (800b938 <z_impl_k_timer_start+0xa8>)
 800b900:	4628      	mov	r0, r5
 800b902:	f7ff fe53 	bl	800b5ac <z_add_timeout>
		     duration);
}
 800b906:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		period.ticks = MAX(period.ticks - 1, 1);
 800b90a:	2f02      	cmp	r7, #2
 800b90c:	f178 0300 	sbcs.w	r3, r8, #0
 800b910:	da02      	bge.n	800b918 <z_impl_k_timer_start+0x88>
 800b912:	2702      	movs	r7, #2
 800b914:	f04f 0800 	mov.w	r8, #0
 800b918:	3f01      	subs	r7, #1
 800b91a:	f148 38ff 	adc.w	r8, r8, #4294967295	; 0xffffffff
 800b91e:	e7db      	b.n	800b8d8 <z_impl_k_timer_start+0x48>
		duration.ticks = MAX(duration.ticks - 1, 0);
 800b920:	460c      	mov	r4, r1
 800b922:	4606      	mov	r6, r0
 800b924:	2901      	cmp	r1, #1
 800b926:	f170 0300 	sbcs.w	r3, r0, #0
 800b92a:	da01      	bge.n	800b930 <z_impl_k_timer_start+0xa0>
 800b92c:	2401      	movs	r4, #1
 800b92e:	2600      	movs	r6, #0
 800b930:	3c01      	subs	r4, #1
 800b932:	f146 36ff 	adc.w	r6, r6, #4294967295	; 0xffffffff
 800b936:	e7d8      	b.n	800b8ea <z_impl_k_timer_start+0x5a>
 800b938:	0800b7fd 	.word	0x0800b7fd

0800b93c <register_events>:

static inline int register_events(struct k_poll_event *events,
				  int num_events,
				  struct z_poller *poller,
				  bool just_check)
{
 800b93c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b940:	b087      	sub	sp, #28
 800b942:	4682      	mov	sl, r0
 800b944:	460f      	mov	r7, r1
 800b946:	4693      	mov	fp, r2
 800b948:	9300      	str	r3, [sp, #0]
	int events_registered = 0;

	for (int ii = 0; ii < num_events; ii++) {
 800b94a:	2500      	movs	r5, #0
	int events_registered = 0;
 800b94c:	9501      	str	r5, [sp, #4]
	for (int ii = 0; ii < num_events; ii++) {
 800b94e:	e02f      	b.n	800b9b0 <register_events+0x74>
		if (k_sem_count_get(event->sem) > 0U) {
 800b950:	6923      	ldr	r3, [r4, #16]
 800b952:	689b      	ldr	r3, [r3, #8]
 800b954:	b1cb      	cbz	r3, 800b98a <register_events+0x4e>
			*state = K_POLL_STATE_SEM_AVAILABLE;
 800b956:	f04f 0902 	mov.w	r9, #2
			return true;
 800b95a:	2301      	movs	r3, #1
 800b95c:	e015      	b.n	800b98a <register_events+0x4e>
		if (!k_queue_is_empty(event->queue)) {
 800b95e:	6923      	ldr	r3, [r4, #16]
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_sfnode_t *sys_sflist_peek_head(sys_sflist_t *list)
{
	return list->head;
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	b193      	cbz	r3, 800b98a <register_events+0x4e>
			*state = K_POLL_STATE_FIFO_DATA_AVAILABLE;
 800b964:	f04f 0904 	mov.w	r9, #4
			return true;
 800b968:	2301      	movs	r3, #1
 800b96a:	e00e      	b.n	800b98a <register_events+0x4e>
		if (event->signal->signaled != 0U) {
 800b96c:	6923      	ldr	r3, [r4, #16]
 800b96e:	689b      	ldr	r3, [r3, #8]
 800b970:	b15b      	cbz	r3, 800b98a <register_events+0x4e>
			*state = K_POLL_STATE_SIGNALED;
 800b972:	f04f 0901 	mov.w	r9, #1
			return true;
 800b976:	464b      	mov	r3, r9
 800b978:	e007      	b.n	800b98a <register_events+0x4e>
		if (event->msgq->used_msgs > 0) {
 800b97a:	6923      	ldr	r3, [r4, #16]
 800b97c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b97e:	b123      	cbz	r3, 800b98a <register_events+0x4e>
			*state = K_POLL_STATE_MSGQ_DATA_AVAILABLE;
 800b980:	f04f 0910 	mov.w	r9, #16
			return true;
 800b984:	2301      	movs	r3, #1
 800b986:	e000      	b.n	800b98a <register_events+0x4e>
	switch (event->type) {
 800b988:	2300      	movs	r3, #0
		k_spinlock_key_t key;
		uint32_t state;

		key = k_spin_lock(&lock);
		if (is_condition_met(&events[ii], &state)) {
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d03a      	beq.n	800ba04 <register_events+0xc8>
	event->poller = NULL;
 800b98e:	2100      	movs	r1, #0
 800b990:	60a1      	str	r1, [r4, #8]
	event->state |= state;
 800b992:	68e3      	ldr	r3, [r4, #12]
 800b994:	f3c3 3245 	ubfx	r2, r3, #13, #6
 800b998:	ea49 0202 	orr.w	r2, r9, r2
 800b99c:	f362 3352 	bfi	r3, r2, #13, #6
 800b9a0:	60e3      	str	r3, [r4, #12]
			set_event_ready(&events[ii], state);
			poller->is_polling = false;
 800b9a2:	f88b 1000 	strb.w	r1, [fp]
 800b9a6:	f386 8811 	msr	BASEPRI, r6
 800b9aa:	f3bf 8f6f 	isb	sy
	for (int ii = 0; ii < num_events; ii++) {
 800b9ae:	3501      	adds	r5, #1
 800b9b0:	42bd      	cmp	r5, r7
 800b9b2:	f280 81b9 	bge.w	800bd28 <register_events+0x3ec>
	__asm__ volatile(
 800b9b6:	f04f 0310 	mov.w	r3, #16
 800b9ba:	f3ef 8611 	mrs	r6, BASEPRI
 800b9be:	f383 8812 	msr	BASEPRI_MAX, r3
 800b9c2:	f3bf 8f6f 	isb	sy
		if (is_condition_met(&events[ii], &state)) {
 800b9c6:	eb05 0485 	add.w	r4, r5, r5, lsl #2
 800b9ca:	ea4f 0884 	mov.w	r8, r4, lsl #2
 800b9ce:	eb0a 0484 	add.w	r4, sl, r4, lsl #2
	switch (event->type) {
 800b9d2:	7b63      	ldrb	r3, [r4, #13]
 800b9d4:	f003 031f 	and.w	r3, r3, #31
 800b9d8:	3b01      	subs	r3, #1
 800b9da:	2b07      	cmp	r3, #7
 800b9dc:	d8d4      	bhi.n	800b988 <register_events+0x4c>
 800b9de:	a201      	add	r2, pc, #4	; (adr r2, 800b9e4 <register_events+0xa8>)
 800b9e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9e4:	0800b96d 	.word	0x0800b96d
 800b9e8:	0800b951 	.word	0x0800b951
 800b9ec:	0800b989 	.word	0x0800b989
 800b9f0:	0800b95f 	.word	0x0800b95f
 800b9f4:	0800b989 	.word	0x0800b989
 800b9f8:	0800b989 	.word	0x0800b989
 800b9fc:	0800b989 	.word	0x0800b989
 800ba00:	0800b97b 	.word	0x0800b97b
		} else if (!just_check && poller->is_polling) {
 800ba04:	9b00      	ldr	r3, [sp, #0]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d1cd      	bne.n	800b9a6 <register_events+0x6a>
 800ba0a:	f89b 3000 	ldrb.w	r3, [fp]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d0c9      	beq.n	800b9a6 <register_events+0x6a>
	switch (event->type) {
 800ba12:	7b63      	ldrb	r3, [r4, #13]
 800ba14:	f003 031f 	and.w	r3, r3, #31
 800ba18:	3b01      	subs	r3, #1
 800ba1a:	2b07      	cmp	r3, #7
 800ba1c:	d848      	bhi.n	800bab0 <register_events+0x174>
 800ba1e:	e8df f013 	tbh	[pc, r3, lsl #1]
 800ba22:	00cb      	.short	0x00cb
 800ba24:	00470008 	.word	0x00470008
 800ba28:	0047006d 	.word	0x0047006d
 800ba2c:	00470047 	.word	0x00470047
 800ba30:	0125      	.short	0x0125
		add_event(&event->sem->poll_events, event, poller);
 800ba32:	6923      	ldr	r3, [r4, #16]
 800ba34:	9304      	str	r3, [sp, #16]
 800ba36:	f103 0210 	add.w	r2, r3, #16
 800ba3a:	9202      	str	r2, [sp, #8]
	return list->head == list;
 800ba3c:	691b      	ldr	r3, [r3, #16]
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800ba3e:	429a      	cmp	r2, r3
 800ba40:	d02f      	beq.n	800baa2 <register_events+0x166>
 800ba42:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d02c      	beq.n	800baa2 <register_events+0x166>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800ba48:	6898      	ldr	r0, [r3, #8]
 800ba4a:	f004 f838 	bl	800fabe <poller_thread>
 800ba4e:	9005      	str	r0, [sp, #20]
 800ba50:	4658      	mov	r0, fp
 800ba52:	f004 f834 	bl	800fabe <poller_thread>
 800ba56:	4601      	mov	r1, r0
 800ba58:	9003      	str	r0, [sp, #12]
 800ba5a:	9805      	ldr	r0, [sp, #20]
 800ba5c:	f003 fd91 	bl	800f582 <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800ba60:	2800      	cmp	r0, #0
 800ba62:	dc1e      	bgt.n	800baa2 <register_events+0x166>
	return list->head == list;
 800ba64:	9b04      	ldr	r3, [sp, #16]
 800ba66:	691b      	ldr	r3, [r3, #16]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800ba68:	9a02      	ldr	r2, [sp, #8]
 800ba6a:	429a      	cmp	r2, r3
 800ba6c:	d030      	beq.n	800bad0 <register_events+0x194>
 800ba6e:	9404      	str	r4, [sp, #16]
 800ba70:	9505      	str	r5, [sp, #20]
 800ba72:	9d02      	ldr	r5, [sp, #8]
 800ba74:	461c      	mov	r4, r3
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800ba76:	2c00      	cmp	r4, #0
 800ba78:	d030      	beq.n	800badc <register_events+0x1a0>
		if (z_sched_prio_cmp(poller_thread(poller),
 800ba7a:	68a0      	ldr	r0, [r4, #8]
 800ba7c:	f004 f81f 	bl	800fabe <poller_thread>
 800ba80:	4601      	mov	r1, r0
 800ba82:	9803      	ldr	r0, [sp, #12]
 800ba84:	f003 fd7d 	bl	800f582 <z_sched_prio_cmp>
 800ba88:	2800      	cmp	r0, #0
 800ba8a:	dc17      	bgt.n	800babc <register_events+0x180>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800ba8c:	2c00      	cmp	r4, #0
 800ba8e:	d028      	beq.n	800bae2 <register_events+0x1a6>
	return (node == list->tail) ? NULL : node->next;
 800ba90:	686b      	ldr	r3, [r5, #4]
 800ba92:	429c      	cmp	r4, r3
 800ba94:	d02f      	beq.n	800baf6 <register_events+0x1ba>
 800ba96:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800ba98:	2c00      	cmp	r4, #0
 800ba9a:	d1ec      	bne.n	800ba76 <register_events+0x13a>
 800ba9c:	9c04      	ldr	r4, [sp, #16]
 800ba9e:	9d05      	ldr	r5, [sp, #20]
 800baa0:	e021      	b.n	800bae6 <register_events+0x1aa>
	sys_dnode_t *const tail = list->tail;
 800baa2:	9a02      	ldr	r2, [sp, #8]
 800baa4:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800baa6:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800baaa:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800baac:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800baae:	6054      	str	r4, [r2, #4]
	event->poller = poller;
 800bab0:	f8c4 b008 	str.w	fp, [r4, #8]
			register_event(&events[ii], poller);
			events_registered += 1;
 800bab4:	9b01      	ldr	r3, [sp, #4]
 800bab6:	3301      	adds	r3, #1
 800bab8:	9301      	str	r3, [sp, #4]
 800baba:	e774      	b.n	800b9a6 <register_events+0x6a>
	sys_dnode_t *const prev = successor->prev;
 800babc:	9d05      	ldr	r5, [sp, #20]
 800babe:	4622      	mov	r2, r4
 800bac0:	9c04      	ldr	r4, [sp, #16]
 800bac2:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
 800bac4:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800bac6:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
 800baca:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800bacc:	6054      	str	r4, [r2, #4]
			return;
 800bace:	e7ef      	b.n	800bab0 <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800bad0:	2300      	movs	r3, #0
 800bad2:	9404      	str	r4, [sp, #16]
 800bad4:	9505      	str	r5, [sp, #20]
 800bad6:	9d02      	ldr	r5, [sp, #8]
 800bad8:	461c      	mov	r4, r3
 800bada:	e7cc      	b.n	800ba76 <register_events+0x13a>
 800badc:	9c04      	ldr	r4, [sp, #16]
 800bade:	9d05      	ldr	r5, [sp, #20]
 800bae0:	e001      	b.n	800bae6 <register_events+0x1aa>
 800bae2:	9c04      	ldr	r4, [sp, #16]
 800bae4:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
 800bae6:	9a02      	ldr	r2, [sp, #8]
 800bae8:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800baea:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800baee:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800baf0:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800baf2:	6054      	str	r4, [r2, #4]
}
 800baf4:	e7dc      	b.n	800bab0 <register_events+0x174>
 800baf6:	9c04      	ldr	r4, [sp, #16]
 800baf8:	9d05      	ldr	r5, [sp, #20]
 800bafa:	e7f4      	b.n	800bae6 <register_events+0x1aa>
		add_event(&event->queue->poll_events, event, poller);
 800bafc:	6923      	ldr	r3, [r4, #16]
 800bafe:	9304      	str	r3, [sp, #16]
 800bb00:	f103 0214 	add.w	r2, r3, #20
 800bb04:	9202      	str	r2, [sp, #8]
	return list->head == list;
 800bb06:	695b      	ldr	r3, [r3, #20]
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800bb08:	429a      	cmp	r2, r3
 800bb0a:	d02d      	beq.n	800bb68 <register_events+0x22c>
 800bb0c:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
 800bb0e:	b35b      	cbz	r3, 800bb68 <register_events+0x22c>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800bb10:	6898      	ldr	r0, [r3, #8]
 800bb12:	f003 ffd4 	bl	800fabe <poller_thread>
 800bb16:	9005      	str	r0, [sp, #20]
 800bb18:	4658      	mov	r0, fp
 800bb1a:	f003 ffd0 	bl	800fabe <poller_thread>
 800bb1e:	4601      	mov	r1, r0
 800bb20:	9003      	str	r0, [sp, #12]
 800bb22:	9805      	ldr	r0, [sp, #20]
 800bb24:	f003 fd2d 	bl	800f582 <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800bb28:	2800      	cmp	r0, #0
 800bb2a:	dc1d      	bgt.n	800bb68 <register_events+0x22c>
	return list->head == list;
 800bb2c:	9b04      	ldr	r3, [sp, #16]
 800bb2e:	695b      	ldr	r3, [r3, #20]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800bb30:	9a02      	ldr	r2, [sp, #8]
 800bb32:	429a      	cmp	r2, r3
 800bb34:	d02a      	beq.n	800bb8c <register_events+0x250>
 800bb36:	9404      	str	r4, [sp, #16]
 800bb38:	9505      	str	r5, [sp, #20]
 800bb3a:	9d02      	ldr	r5, [sp, #8]
 800bb3c:	461c      	mov	r4, r3
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800bb3e:	2c00      	cmp	r4, #0
 800bb40:	d02a      	beq.n	800bb98 <register_events+0x25c>
		if (z_sched_prio_cmp(poller_thread(poller),
 800bb42:	68a0      	ldr	r0, [r4, #8]
 800bb44:	f003 ffbb 	bl	800fabe <poller_thread>
 800bb48:	4601      	mov	r1, r0
 800bb4a:	9803      	ldr	r0, [sp, #12]
 800bb4c:	f003 fd19 	bl	800f582 <z_sched_prio_cmp>
 800bb50:	2800      	cmp	r0, #0
 800bb52:	dc11      	bgt.n	800bb78 <register_events+0x23c>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800bb54:	b31c      	cbz	r4, 800bb9e <register_events+0x262>
	return (node == list->tail) ? NULL : node->next;
 800bb56:	686b      	ldr	r3, [r5, #4]
 800bb58:	429c      	cmp	r4, r3
 800bb5a:	d02a      	beq.n	800bbb2 <register_events+0x276>
 800bb5c:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800bb5e:	2c00      	cmp	r4, #0
 800bb60:	d1ed      	bne.n	800bb3e <register_events+0x202>
 800bb62:	9c04      	ldr	r4, [sp, #16]
 800bb64:	9d05      	ldr	r5, [sp, #20]
 800bb66:	e01c      	b.n	800bba2 <register_events+0x266>
	sys_dnode_t *const tail = list->tail;
 800bb68:	9a02      	ldr	r2, [sp, #8]
 800bb6a:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800bb6c:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800bb70:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800bb72:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800bb74:	6054      	str	r4, [r2, #4]
		return;
 800bb76:	e79b      	b.n	800bab0 <register_events+0x174>
	sys_dnode_t *const prev = successor->prev;
 800bb78:	9d05      	ldr	r5, [sp, #20]
 800bb7a:	4622      	mov	r2, r4
 800bb7c:	9c04      	ldr	r4, [sp, #16]
 800bb7e:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
 800bb80:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800bb82:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
 800bb86:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800bb88:	6054      	str	r4, [r2, #4]
			return;
 800bb8a:	e791      	b.n	800bab0 <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	9404      	str	r4, [sp, #16]
 800bb90:	9505      	str	r5, [sp, #20]
 800bb92:	9d02      	ldr	r5, [sp, #8]
 800bb94:	461c      	mov	r4, r3
 800bb96:	e7d2      	b.n	800bb3e <register_events+0x202>
 800bb98:	9c04      	ldr	r4, [sp, #16]
 800bb9a:	9d05      	ldr	r5, [sp, #20]
 800bb9c:	e001      	b.n	800bba2 <register_events+0x266>
 800bb9e:	9c04      	ldr	r4, [sp, #16]
 800bba0:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
 800bba2:	9a02      	ldr	r2, [sp, #8]
 800bba4:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800bba6:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800bbaa:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800bbac:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800bbae:	6054      	str	r4, [r2, #4]
}
 800bbb0:	e77e      	b.n	800bab0 <register_events+0x174>
 800bbb2:	9c04      	ldr	r4, [sp, #16]
 800bbb4:	9d05      	ldr	r5, [sp, #20]
 800bbb6:	e7f4      	b.n	800bba2 <register_events+0x266>
		add_event(&event->signal->poll_events, event, poller);
 800bbb8:	6922      	ldr	r2, [r4, #16]
 800bbba:	9202      	str	r2, [sp, #8]
	return list->head == list;
 800bbbc:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800bbbe:	429a      	cmp	r2, r3
 800bbc0:	d02c      	beq.n	800bc1c <register_events+0x2e0>
 800bbc2:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
 800bbc4:	b353      	cbz	r3, 800bc1c <register_events+0x2e0>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800bbc6:	6898      	ldr	r0, [r3, #8]
 800bbc8:	f003 ff79 	bl	800fabe <poller_thread>
 800bbcc:	9004      	str	r0, [sp, #16]
 800bbce:	4658      	mov	r0, fp
 800bbd0:	f003 ff75 	bl	800fabe <poller_thread>
 800bbd4:	4601      	mov	r1, r0
 800bbd6:	9003      	str	r0, [sp, #12]
 800bbd8:	9804      	ldr	r0, [sp, #16]
 800bbda:	f003 fcd2 	bl	800f582 <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800bbde:	2800      	cmp	r0, #0
 800bbe0:	dc1c      	bgt.n	800bc1c <register_events+0x2e0>
	return list->head == list;
 800bbe2:	9b02      	ldr	r3, [sp, #8]
 800bbe4:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800bbe6:	4293      	cmp	r3, r2
 800bbe8:	d02a      	beq.n	800bc40 <register_events+0x304>
 800bbea:	9404      	str	r4, [sp, #16]
 800bbec:	9505      	str	r5, [sp, #20]
 800bbee:	9d02      	ldr	r5, [sp, #8]
 800bbf0:	4614      	mov	r4, r2
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800bbf2:	2c00      	cmp	r4, #0
 800bbf4:	d02a      	beq.n	800bc4c <register_events+0x310>
		if (z_sched_prio_cmp(poller_thread(poller),
 800bbf6:	68a0      	ldr	r0, [r4, #8]
 800bbf8:	f003 ff61 	bl	800fabe <poller_thread>
 800bbfc:	4601      	mov	r1, r0
 800bbfe:	9803      	ldr	r0, [sp, #12]
 800bc00:	f003 fcbf 	bl	800f582 <z_sched_prio_cmp>
 800bc04:	2800      	cmp	r0, #0
 800bc06:	dc11      	bgt.n	800bc2c <register_events+0x2f0>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800bc08:	b31c      	cbz	r4, 800bc52 <register_events+0x316>
	return (node == list->tail) ? NULL : node->next;
 800bc0a:	686b      	ldr	r3, [r5, #4]
 800bc0c:	429c      	cmp	r4, r3
 800bc0e:	d02a      	beq.n	800bc66 <register_events+0x32a>
 800bc10:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800bc12:	2c00      	cmp	r4, #0
 800bc14:	d1ed      	bne.n	800bbf2 <register_events+0x2b6>
 800bc16:	9c04      	ldr	r4, [sp, #16]
 800bc18:	9d05      	ldr	r5, [sp, #20]
 800bc1a:	e01c      	b.n	800bc56 <register_events+0x31a>
	sys_dnode_t *const tail = list->tail;
 800bc1c:	9a02      	ldr	r2, [sp, #8]
 800bc1e:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800bc20:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800bc24:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800bc26:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800bc28:	6054      	str	r4, [r2, #4]
		return;
 800bc2a:	e741      	b.n	800bab0 <register_events+0x174>
	sys_dnode_t *const prev = successor->prev;
 800bc2c:	9d05      	ldr	r5, [sp, #20]
 800bc2e:	4622      	mov	r2, r4
 800bc30:	9c04      	ldr	r4, [sp, #16]
 800bc32:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
 800bc34:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800bc36:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
 800bc3a:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800bc3c:	6054      	str	r4, [r2, #4]
			return;
 800bc3e:	e737      	b.n	800bab0 <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800bc40:	2300      	movs	r3, #0
 800bc42:	9404      	str	r4, [sp, #16]
 800bc44:	9505      	str	r5, [sp, #20]
 800bc46:	9d02      	ldr	r5, [sp, #8]
 800bc48:	461c      	mov	r4, r3
 800bc4a:	e7d2      	b.n	800bbf2 <register_events+0x2b6>
 800bc4c:	9c04      	ldr	r4, [sp, #16]
 800bc4e:	9d05      	ldr	r5, [sp, #20]
 800bc50:	e001      	b.n	800bc56 <register_events+0x31a>
 800bc52:	9c04      	ldr	r4, [sp, #16]
 800bc54:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
 800bc56:	9a02      	ldr	r2, [sp, #8]
 800bc58:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800bc5a:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800bc5e:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800bc60:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800bc62:	6054      	str	r4, [r2, #4]
}
 800bc64:	e724      	b.n	800bab0 <register_events+0x174>
 800bc66:	9c04      	ldr	r4, [sp, #16]
 800bc68:	9d05      	ldr	r5, [sp, #20]
 800bc6a:	e7f4      	b.n	800bc56 <register_events+0x31a>
		add_event(&event->msgq->poll_events, event, poller);
 800bc6c:	6923      	ldr	r3, [r4, #16]
 800bc6e:	9304      	str	r3, [sp, #16]
 800bc70:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800bc74:	9202      	str	r2, [sp, #8]
	return list->head == list;
 800bc76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800bc78:	429a      	cmp	r2, r3
 800bc7a:	d02d      	beq.n	800bcd8 <register_events+0x39c>
 800bc7c:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
 800bc7e:	b35b      	cbz	r3, 800bcd8 <register_events+0x39c>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800bc80:	6898      	ldr	r0, [r3, #8]
 800bc82:	f003 ff1c 	bl	800fabe <poller_thread>
 800bc86:	9005      	str	r0, [sp, #20]
 800bc88:	4658      	mov	r0, fp
 800bc8a:	f003 ff18 	bl	800fabe <poller_thread>
 800bc8e:	4601      	mov	r1, r0
 800bc90:	9003      	str	r0, [sp, #12]
 800bc92:	9805      	ldr	r0, [sp, #20]
 800bc94:	f003 fc75 	bl	800f582 <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800bc98:	2800      	cmp	r0, #0
 800bc9a:	dc1d      	bgt.n	800bcd8 <register_events+0x39c>
	return list->head == list;
 800bc9c:	9b04      	ldr	r3, [sp, #16]
 800bc9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800bca0:	9a02      	ldr	r2, [sp, #8]
 800bca2:	429a      	cmp	r2, r3
 800bca4:	d02a      	beq.n	800bcfc <register_events+0x3c0>
 800bca6:	9404      	str	r4, [sp, #16]
 800bca8:	9505      	str	r5, [sp, #20]
 800bcaa:	9d02      	ldr	r5, [sp, #8]
 800bcac:	461c      	mov	r4, r3
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800bcae:	2c00      	cmp	r4, #0
 800bcb0:	d02a      	beq.n	800bd08 <register_events+0x3cc>
		if (z_sched_prio_cmp(poller_thread(poller),
 800bcb2:	68a0      	ldr	r0, [r4, #8]
 800bcb4:	f003 ff03 	bl	800fabe <poller_thread>
 800bcb8:	4601      	mov	r1, r0
 800bcba:	9803      	ldr	r0, [sp, #12]
 800bcbc:	f003 fc61 	bl	800f582 <z_sched_prio_cmp>
 800bcc0:	2800      	cmp	r0, #0
 800bcc2:	dc11      	bgt.n	800bce8 <register_events+0x3ac>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800bcc4:	b31c      	cbz	r4, 800bd0e <register_events+0x3d2>
	return (node == list->tail) ? NULL : node->next;
 800bcc6:	686b      	ldr	r3, [r5, #4]
 800bcc8:	429c      	cmp	r4, r3
 800bcca:	d02a      	beq.n	800bd22 <register_events+0x3e6>
 800bccc:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800bcce:	2c00      	cmp	r4, #0
 800bcd0:	d1ed      	bne.n	800bcae <register_events+0x372>
 800bcd2:	9c04      	ldr	r4, [sp, #16]
 800bcd4:	9d05      	ldr	r5, [sp, #20]
 800bcd6:	e01c      	b.n	800bd12 <register_events+0x3d6>
	sys_dnode_t *const tail = list->tail;
 800bcd8:	9a02      	ldr	r2, [sp, #8]
 800bcda:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800bcdc:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800bce0:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800bce2:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800bce4:	6054      	str	r4, [r2, #4]
		return;
 800bce6:	e6e3      	b.n	800bab0 <register_events+0x174>
	sys_dnode_t *const prev = successor->prev;
 800bce8:	9d05      	ldr	r5, [sp, #20]
 800bcea:	4622      	mov	r2, r4
 800bcec:	9c04      	ldr	r4, [sp, #16]
 800bcee:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
 800bcf0:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800bcf2:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
 800bcf6:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800bcf8:	6054      	str	r4, [r2, #4]
			return;
 800bcfa:	e6d9      	b.n	800bab0 <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	9404      	str	r4, [sp, #16]
 800bd00:	9505      	str	r5, [sp, #20]
 800bd02:	9d02      	ldr	r5, [sp, #8]
 800bd04:	461c      	mov	r4, r3
 800bd06:	e7d2      	b.n	800bcae <register_events+0x372>
 800bd08:	9c04      	ldr	r4, [sp, #16]
 800bd0a:	9d05      	ldr	r5, [sp, #20]
 800bd0c:	e001      	b.n	800bd12 <register_events+0x3d6>
 800bd0e:	9c04      	ldr	r4, [sp, #16]
 800bd10:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
 800bd12:	9a02      	ldr	r2, [sp, #8]
 800bd14:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800bd16:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800bd1a:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800bd1c:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800bd1e:	6054      	str	r4, [r2, #4]
}
 800bd20:	e6c6      	b.n	800bab0 <register_events+0x174>
 800bd22:	9c04      	ldr	r4, [sp, #16]
 800bd24:	9d05      	ldr	r5, [sp, #20]
 800bd26:	e7f4      	b.n	800bd12 <register_events+0x3d6>
		}
		k_spin_unlock(&lock, key);
	}

	return events_registered;
}
 800bd28:	9801      	ldr	r0, [sp, #4]
 800bd2a:	b007      	add	sp, #28
 800bd2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bd30 <z_impl_k_poll>:
	return 0;
}

int z_impl_k_poll(struct k_poll_event *events, int num_events,
		  k_timeout_t timeout)
{
 800bd30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd34:	b082      	sub	sp, #8
 800bd36:	4605      	mov	r5, r0
 800bd38:	4690      	mov	r8, r2
 800bd3a:	461f      	mov	r7, r3
	int events_registered;
	k_spinlock_key_t key;
	struct z_poller *poller = &_current->poller;
 800bd3c:	4b4f      	ldr	r3, [pc, #316]	; (800be7c <z_impl_k_poll+0x14c>)
 800bd3e:	689e      	ldr	r6, [r3, #8]

	poller->is_polling = true;
 800bd40:	2301      	movs	r3, #1
 800bd42:	f886 3060 	strb.w	r3, [r6, #96]	; 0x60
	poller->mode = MODE_POLL;
 800bd46:	f886 3061 	strb.w	r3, [r6, #97]	; 0x61
	__ASSERT(events != NULL, "NULL events\n");
	__ASSERT(num_events >= 0, "<0 events\n");

	SYS_PORT_TRACING_FUNC_ENTER(k_poll_api, poll, events);

	events_registered = register_events(events, num_events, poller,
 800bd4a:	ea57 0302 	orrs.w	r3, r7, r2
 800bd4e:	bf0c      	ite	eq
 800bd50:	2301      	moveq	r3, #1
 800bd52:	2300      	movne	r3, #0
 800bd54:	f106 0260 	add.w	r2, r6, #96	; 0x60
 800bd58:	f7ff fdf0 	bl	800b93c <register_events>
 800bd5c:	4604      	mov	r4, r0
 800bd5e:	f04f 0310 	mov.w	r3, #16
 800bd62:	f3ef 8111 	mrs	r1, BASEPRI
 800bd66:	f383 8812 	msr	BASEPRI_MAX, r3
 800bd6a:	f3bf 8f6f 	isb	sy
	/*
	 * If we're not polling anymore, it means that at least one event
	 * condition is met, either when looping through the events here or
	 * because one of the events registered has had its state changed.
	 */
	if (!poller->is_polling) {
 800bd6e:	f896 3060 	ldrb.w	r3, [r6, #96]	; 0x60
 800bd72:	b1b3      	cbz	r3, 800bda2 <z_impl_k_poll+0x72>
		SYS_PORT_TRACING_FUNC_EXIT(k_poll_api, poll, events, 0);

		return 0;
	}

	poller->is_polling = false;
 800bd74:	2300      	movs	r3, #0
 800bd76:	f886 3060 	strb.w	r3, [r6, #96]	; 0x60

	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 800bd7a:	ea57 0308 	orrs.w	r3, r7, r8
 800bd7e:	d043      	beq.n	800be08 <z_impl_k_poll+0xd8>
		return -EAGAIN;
	}

	static _wait_q_t wait_q = Z_WAIT_Q_INIT(&wait_q);

	int swap_rc = z_pend_curr(&lock, key, &wait_q, timeout);
 800bd80:	f8cd 8000 	str.w	r8, [sp]
 800bd84:	9701      	str	r7, [sp, #4]
 800bd86:	4a3e      	ldr	r2, [pc, #248]	; (800be80 <z_impl_k_poll+0x150>)
 800bd88:	483e      	ldr	r0, [pc, #248]	; (800be84 <z_impl_k_poll+0x154>)
 800bd8a:	f7ff f97f 	bl	800b08c <z_pend_curr>
 800bd8e:	f04f 0310 	mov.w	r3, #16
 800bd92:	f3ef 8611 	mrs	r6, BASEPRI
 800bd96:	f383 8812 	msr	BASEPRI_MAX, r3
 800bd9a:	f3bf 8f6f 	isb	sy
 800bd9e:	46b4      	mov	ip, r6
	while (num_events--) {
 800bda0:	e04c      	b.n	800be3c <z_impl_k_poll+0x10c>
		clear_event_registrations(events, events_registered, key);
 800bda2:	460e      	mov	r6, r1
	while (num_events--) {
 800bda4:	e00c      	b.n	800bdc0 <z_impl_k_poll+0x90>
	__asm__ volatile(
 800bda6:	f386 8811 	msr	BASEPRI, r6
 800bdaa:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
 800bdae:	f04f 0310 	mov.w	r3, #16
 800bdb2:	f3ef 8611 	mrs	r6, BASEPRI
 800bdb6:	f383 8812 	msr	BASEPRI_MAX, r3
 800bdba:	f3bf 8f6f 	isb	sy
 800bdbe:	4604      	mov	r4, r0
 800bdc0:	1e60      	subs	r0, r4, #1
 800bdc2:	b1dc      	cbz	r4, 800bdfc <z_impl_k_poll+0xcc>
		clear_event_registration(&events[num_events]);
 800bdc4:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 800bdc8:	009f      	lsls	r7, r3, #2
 800bdca:	eb05 0383 	add.w	r3, r5, r3, lsl #2
	event->poller = NULL;
 800bdce:	2200      	movs	r2, #0
 800bdd0:	609a      	str	r2, [r3, #8]
	switch (event->type) {
 800bdd2:	7b5a      	ldrb	r2, [r3, #13]
 800bdd4:	f002 021f 	and.w	r2, r2, #31
 800bdd8:	2a08      	cmp	r2, #8
 800bdda:	d8e4      	bhi.n	800bda6 <z_impl_k_poll+0x76>
 800bddc:	2401      	movs	r4, #1
 800bdde:	fa04 f202 	lsl.w	r2, r4, r2
 800bde2:	f412 7f8b 	tst.w	r2, #278	; 0x116
 800bde6:	d0de      	beq.n	800bda6 <z_impl_k_poll+0x76>
	return node->next != NULL;
 800bde8:	59ea      	ldr	r2, [r5, r7]
	if (remove_event && sys_dnode_is_linked(&event->_node)) {
 800bdea:	2a00      	cmp	r2, #0
 800bdec:	d0db      	beq.n	800bda6 <z_impl_k_poll+0x76>
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
 800bdee:	685c      	ldr	r4, [r3, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
 800bdf0:	6022      	str	r2, [r4, #0]
	next->prev = prev;
 800bdf2:	6054      	str	r4, [r2, #4]
	node->next = NULL;
 800bdf4:	2200      	movs	r2, #0
 800bdf6:	51ea      	str	r2, [r5, r7]
	node->prev = NULL;
 800bdf8:	605a      	str	r2, [r3, #4]
	sys_dnode_init(node);
}
 800bdfa:	e7d4      	b.n	800bda6 <z_impl_k_poll+0x76>
	__asm__ volatile(
 800bdfc:	f381 8811 	msr	BASEPRI, r1
 800be00:	f3bf 8f6f 	isb	sy
		return 0;
 800be04:	4620      	mov	r0, r4
 800be06:	e036      	b.n	800be76 <z_impl_k_poll+0x146>
 800be08:	f381 8811 	msr	BASEPRI, r1
 800be0c:	f3bf 8f6f 	isb	sy
		return -EAGAIN;
 800be10:	f06f 000a 	mvn.w	r0, #10
 800be14:	e02f      	b.n	800be76 <z_impl_k_poll+0x146>
	sys_dnode_t *const prev = node->prev;
 800be16:	6859      	ldr	r1, [r3, #4]
	prev->next = next;
 800be18:	600a      	str	r2, [r1, #0]
	next->prev = prev;
 800be1a:	6051      	str	r1, [r2, #4]
	node->next = NULL;
 800be1c:	2200      	movs	r2, #0
 800be1e:	512a      	str	r2, [r5, r4]
	node->prev = NULL;
 800be20:	605a      	str	r2, [r3, #4]
 800be22:	f38c 8811 	msr	BASEPRI, ip
 800be26:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
 800be2a:	f04f 0310 	mov.w	r3, #16
 800be2e:	f3ef 8c11 	mrs	ip, BASEPRI
 800be32:	f383 8812 	msr	BASEPRI_MAX, r3
 800be36:	f3bf 8f6f 	isb	sy
	while (num_events--) {
 800be3a:	4674      	mov	r4, lr
 800be3c:	f104 3eff 	add.w	lr, r4, #4294967295	; 0xffffffff
 800be40:	b1ac      	cbz	r4, 800be6e <z_impl_k_poll+0x13e>
		clear_event_registration(&events[num_events]);
 800be42:	eb0e 038e 	add.w	r3, lr, lr, lsl #2
 800be46:	009c      	lsls	r4, r3, #2
 800be48:	eb05 0383 	add.w	r3, r5, r3, lsl #2
	event->poller = NULL;
 800be4c:	2200      	movs	r2, #0
 800be4e:	609a      	str	r2, [r3, #8]
	switch (event->type) {
 800be50:	7b5a      	ldrb	r2, [r3, #13]
 800be52:	f002 021f 	and.w	r2, r2, #31
 800be56:	2a08      	cmp	r2, #8
 800be58:	d8e3      	bhi.n	800be22 <z_impl_k_poll+0xf2>
 800be5a:	2101      	movs	r1, #1
 800be5c:	fa01 f202 	lsl.w	r2, r1, r2
 800be60:	f412 7f8b 	tst.w	r2, #278	; 0x116
 800be64:	d0dd      	beq.n	800be22 <z_impl_k_poll+0xf2>
	return node->next != NULL;
 800be66:	592a      	ldr	r2, [r5, r4]
	if (remove_event && sys_dnode_is_linked(&event->_node)) {
 800be68:	2a00      	cmp	r2, #0
 800be6a:	d1d4      	bne.n	800be16 <z_impl_k_poll+0xe6>
 800be6c:	e7d9      	b.n	800be22 <z_impl_k_poll+0xf2>
	__asm__ volatile(
 800be6e:	f386 8811 	msr	BASEPRI, r6
 800be72:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_FUNC_EXIT(k_poll_api, poll, events, swap_rc);

	return swap_rc;
}
 800be76:	b002      	add	sp, #8
 800be78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be7c:	2000136c 	.word	0x2000136c
 800be80:	200000cc 	.word	0x200000cc
 800be84:	200013b8 	.word	0x200013b8

0800be88 <z_impl_k_poll_signal_raise>:
}
#include <syscalls/k_poll_signal_check_mrsh.c>
#endif

int z_impl_k_poll_signal_raise(struct k_poll_signal *sig, int result)
{
 800be88:	b538      	push	{r3, r4, r5, lr}
 800be8a:	4603      	mov	r3, r0
	__asm__ volatile(
 800be8c:	f04f 0210 	mov.w	r2, #16
 800be90:	f3ef 8511 	mrs	r5, BASEPRI
 800be94:	f382 8812 	msr	BASEPRI_MAX, r2
 800be98:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_poll_event *poll_event;

	sig->result = result;
 800be9c:	60c1      	str	r1, [r0, #12]
	sig->signaled = 1U;
 800be9e:	2201      	movs	r2, #1
 800bea0:	6082      	str	r2, [r0, #8]
	return list->head == list;
 800bea2:	6800      	ldr	r0, [r0, #0]

static inline sys_dnode_t *sys_dlist_get(sys_dlist_t *list)
{
	sys_dnode_t *node = NULL;

	if (!sys_dlist_is_empty(list)) {
 800bea4:	4283      	cmp	r3, r0
 800bea6:	d011      	beq.n	800becc <z_impl_k_poll_signal_raise+0x44>
	sys_dnode_t *const prev = node->prev;
 800bea8:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;
 800beaa:	6803      	ldr	r3, [r0, #0]
	prev->next = next;
 800beac:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800beae:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 800beb0:	2300      	movs	r3, #0
 800beb2:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
 800beb4:	6043      	str	r3, [r0, #4]

	poll_event = (struct k_poll_event *)sys_dlist_get(&sig->poll_events);
	if (poll_event == NULL) {
 800beb6:	b148      	cbz	r0, 800becc <z_impl_k_poll_signal_raise+0x44>
		SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, 0);

		return 0;
	}

	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
 800beb8:	2101      	movs	r1, #1
 800beba:	f003 fe4c 	bl	800fb56 <signal_poll_event>
 800bebe:	4604      	mov	r4, r0

	SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, rc);

	z_reschedule(&lock, key);
 800bec0:	4629      	mov	r1, r5
 800bec2:	4805      	ldr	r0, [pc, #20]	; (800bed8 <z_impl_k_poll_signal_raise+0x50>)
 800bec4:	f7fe ff72 	bl	800adac <z_reschedule>
	return rc;
}
 800bec8:	4620      	mov	r0, r4
 800beca:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
 800becc:	f385 8811 	msr	BASEPRI, r5
 800bed0:	f3bf 8f6f 	isb	sy
		return 0;
 800bed4:	2400      	movs	r4, #0
 800bed6:	e7f7      	b.n	800bec8 <z_impl_k_poll_signal_raise+0x40>
 800bed8:	200013b8 	.word	0x200013b8

0800bedc <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
 800bedc:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
 800bede:	4a03      	ldr	r2, [pc, #12]	; (800beec <boot_banner+0x10>)
 800bee0:	4903      	ldr	r1, [pc, #12]	; (800bef0 <boot_banner+0x14>)
 800bee2:	4804      	ldr	r0, [pc, #16]	; (800bef4 <boot_banner+0x18>)
 800bee4:	f001 fcce 	bl	800d884 <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
 800bee8:	bd08      	pop	{r3, pc}
 800beea:	bf00      	nop
 800beec:	08011c60 	.word	0x08011c60
 800bef0:	08011c88 	.word	0x08011c88
 800bef4:	08011ca8 	.word	0x08011ca8

0800bef8 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
 800bef8:	b510      	push	{r4, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
 800befa:	4c06      	ldr	r4, [pc, #24]	; (800bf14 <statics_init+0x1c>)
 800befc:	e005      	b.n	800bf0a <statics_init+0x12>
		}

		if (do_clear)
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
 800befe:	68a2      	ldr	r2, [r4, #8]
 800bf00:	6861      	ldr	r1, [r4, #4]
 800bf02:	4620      	mov	r0, r4
 800bf04:	f003 fe5b 	bl	800fbbe <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
 800bf08:	3418      	adds	r4, #24
 800bf0a:	4b03      	ldr	r3, [pc, #12]	; (800bf18 <statics_init+0x20>)
 800bf0c:	429c      	cmp	r4, r3
 800bf0e:	d3f6      	bcc.n	800befe <statics_init+0x6>
		}
	}
	return 0;
}
 800bf10:	2000      	movs	r0, #0
 800bf12:	bd10      	pop	{r4, pc}
 800bf14:	200003a8 	.word	0x200003a8
 800bf18:	200003a8 	.word	0x200003a8

0800bf1c <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
 800bf1c:	b510      	push	{r4, lr}
 800bf1e:	b084      	sub	sp, #16
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
 800bf20:	4b08      	ldr	r3, [pc, #32]	; (800bf44 <k_sys_work_q_init+0x28>)
 800bf22:	9302      	str	r3, [sp, #8]
 800bf24:	2400      	movs	r4, #0
 800bf26:	f88d 400c 	strb.w	r4, [sp, #12]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
 800bf2a:	ab02      	add	r3, sp, #8
 800bf2c:	9300      	str	r3, [sp, #0]
 800bf2e:	4623      	mov	r3, r4
 800bf30:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800bf34:	4904      	ldr	r1, [pc, #16]	; (800bf48 <k_sys_work_q_init+0x2c>)
 800bf36:	4805      	ldr	r0, [pc, #20]	; (800bf4c <k_sys_work_q_init+0x30>)
 800bf38:	f7fe fea6 	bl	800ac88 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
 800bf3c:	4620      	mov	r0, r4
 800bf3e:	b004      	add	sp, #16
 800bf40:	bd10      	pop	{r4, pc}
 800bf42:	bf00      	nop
 800bf44:	08011cd0 	.word	0x08011cd0
 800bf48:	20003d00 	.word	0x20003d00
 800bf4c:	20000c78 	.word	0x20000c78

0800bf50 <malloc>:
 800bf50:	4b02      	ldr	r3, [pc, #8]	; (800bf5c <malloc+0xc>)
 800bf52:	4601      	mov	r1, r0
 800bf54:	6818      	ldr	r0, [r3, #0]
 800bf56:	f000 b84d 	b.w	800bff4 <_malloc_r>
 800bf5a:	bf00      	nop
 800bf5c:	200000d4 	.word	0x200000d4

0800bf60 <_free_r>:
 800bf60:	b538      	push	{r3, r4, r5, lr}
 800bf62:	4605      	mov	r5, r0
 800bf64:	2900      	cmp	r1, #0
 800bf66:	d041      	beq.n	800bfec <_free_r+0x8c>
 800bf68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf6c:	1f0c      	subs	r4, r1, #4
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	bfb8      	it	lt
 800bf72:	18e4      	addlt	r4, r4, r3
 800bf74:	f000 fbfc 	bl	800c770 <__malloc_lock>
 800bf78:	4a1d      	ldr	r2, [pc, #116]	; (800bff0 <_free_r+0x90>)
 800bf7a:	6813      	ldr	r3, [r2, #0]
 800bf7c:	b933      	cbnz	r3, 800bf8c <_free_r+0x2c>
 800bf7e:	6063      	str	r3, [r4, #4]
 800bf80:	6014      	str	r4, [r2, #0]
 800bf82:	4628      	mov	r0, r5
 800bf84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf88:	f000 bbf8 	b.w	800c77c <__malloc_unlock>
 800bf8c:	42a3      	cmp	r3, r4
 800bf8e:	d908      	bls.n	800bfa2 <_free_r+0x42>
 800bf90:	6820      	ldr	r0, [r4, #0]
 800bf92:	1821      	adds	r1, r4, r0
 800bf94:	428b      	cmp	r3, r1
 800bf96:	bf01      	itttt	eq
 800bf98:	6819      	ldreq	r1, [r3, #0]
 800bf9a:	685b      	ldreq	r3, [r3, #4]
 800bf9c:	1809      	addeq	r1, r1, r0
 800bf9e:	6021      	streq	r1, [r4, #0]
 800bfa0:	e7ed      	b.n	800bf7e <_free_r+0x1e>
 800bfa2:	461a      	mov	r2, r3
 800bfa4:	685b      	ldr	r3, [r3, #4]
 800bfa6:	b10b      	cbz	r3, 800bfac <_free_r+0x4c>
 800bfa8:	42a3      	cmp	r3, r4
 800bfaa:	d9fa      	bls.n	800bfa2 <_free_r+0x42>
 800bfac:	6811      	ldr	r1, [r2, #0]
 800bfae:	1850      	adds	r0, r2, r1
 800bfb0:	42a0      	cmp	r0, r4
 800bfb2:	d10b      	bne.n	800bfcc <_free_r+0x6c>
 800bfb4:	6820      	ldr	r0, [r4, #0]
 800bfb6:	4401      	add	r1, r0
 800bfb8:	1850      	adds	r0, r2, r1
 800bfba:	4283      	cmp	r3, r0
 800bfbc:	6011      	str	r1, [r2, #0]
 800bfbe:	d1e0      	bne.n	800bf82 <_free_r+0x22>
 800bfc0:	6818      	ldr	r0, [r3, #0]
 800bfc2:	685b      	ldr	r3, [r3, #4]
 800bfc4:	6053      	str	r3, [r2, #4]
 800bfc6:	4401      	add	r1, r0
 800bfc8:	6011      	str	r1, [r2, #0]
 800bfca:	e7da      	b.n	800bf82 <_free_r+0x22>
 800bfcc:	d902      	bls.n	800bfd4 <_free_r+0x74>
 800bfce:	230c      	movs	r3, #12
 800bfd0:	602b      	str	r3, [r5, #0]
 800bfd2:	e7d6      	b.n	800bf82 <_free_r+0x22>
 800bfd4:	6820      	ldr	r0, [r4, #0]
 800bfd6:	1821      	adds	r1, r4, r0
 800bfd8:	428b      	cmp	r3, r1
 800bfda:	bf04      	itt	eq
 800bfdc:	6819      	ldreq	r1, [r3, #0]
 800bfde:	685b      	ldreq	r3, [r3, #4]
 800bfe0:	6063      	str	r3, [r4, #4]
 800bfe2:	bf04      	itt	eq
 800bfe4:	1809      	addeq	r1, r1, r0
 800bfe6:	6021      	streq	r1, [r4, #0]
 800bfe8:	6054      	str	r4, [r2, #4]
 800bfea:	e7ca      	b.n	800bf82 <_free_r+0x22>
 800bfec:	bd38      	pop	{r3, r4, r5, pc}
 800bfee:	bf00      	nop
 800bff0:	200013bc 	.word	0x200013bc

0800bff4 <_malloc_r>:
 800bff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bff6:	1ccd      	adds	r5, r1, #3
 800bff8:	f025 0503 	bic.w	r5, r5, #3
 800bffc:	3508      	adds	r5, #8
 800bffe:	2d0c      	cmp	r5, #12
 800c000:	bf38      	it	cc
 800c002:	250c      	movcc	r5, #12
 800c004:	2d00      	cmp	r5, #0
 800c006:	4606      	mov	r6, r0
 800c008:	db01      	blt.n	800c00e <_malloc_r+0x1a>
 800c00a:	42a9      	cmp	r1, r5
 800c00c:	d903      	bls.n	800c016 <_malloc_r+0x22>
 800c00e:	230c      	movs	r3, #12
 800c010:	6033      	str	r3, [r6, #0]
 800c012:	2000      	movs	r0, #0
 800c014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c016:	f000 fbab 	bl	800c770 <__malloc_lock>
 800c01a:	4921      	ldr	r1, [pc, #132]	; (800c0a0 <_malloc_r+0xac>)
 800c01c:	680a      	ldr	r2, [r1, #0]
 800c01e:	4614      	mov	r4, r2
 800c020:	b99c      	cbnz	r4, 800c04a <_malloc_r+0x56>
 800c022:	4f20      	ldr	r7, [pc, #128]	; (800c0a4 <_malloc_r+0xb0>)
 800c024:	683b      	ldr	r3, [r7, #0]
 800c026:	b923      	cbnz	r3, 800c032 <_malloc_r+0x3e>
 800c028:	4621      	mov	r1, r4
 800c02a:	4630      	mov	r0, r6
 800c02c:	f000 fb8c 	bl	800c748 <_sbrk_r>
 800c030:	6038      	str	r0, [r7, #0]
 800c032:	4629      	mov	r1, r5
 800c034:	4630      	mov	r0, r6
 800c036:	f000 fb87 	bl	800c748 <_sbrk_r>
 800c03a:	1c43      	adds	r3, r0, #1
 800c03c:	d123      	bne.n	800c086 <_malloc_r+0x92>
 800c03e:	230c      	movs	r3, #12
 800c040:	6033      	str	r3, [r6, #0]
 800c042:	4630      	mov	r0, r6
 800c044:	f000 fb9a 	bl	800c77c <__malloc_unlock>
 800c048:	e7e3      	b.n	800c012 <_malloc_r+0x1e>
 800c04a:	6823      	ldr	r3, [r4, #0]
 800c04c:	1b5b      	subs	r3, r3, r5
 800c04e:	d417      	bmi.n	800c080 <_malloc_r+0x8c>
 800c050:	2b0b      	cmp	r3, #11
 800c052:	d903      	bls.n	800c05c <_malloc_r+0x68>
 800c054:	6023      	str	r3, [r4, #0]
 800c056:	441c      	add	r4, r3
 800c058:	6025      	str	r5, [r4, #0]
 800c05a:	e004      	b.n	800c066 <_malloc_r+0x72>
 800c05c:	6863      	ldr	r3, [r4, #4]
 800c05e:	42a2      	cmp	r2, r4
 800c060:	bf0c      	ite	eq
 800c062:	600b      	streq	r3, [r1, #0]
 800c064:	6053      	strne	r3, [r2, #4]
 800c066:	4630      	mov	r0, r6
 800c068:	f000 fb88 	bl	800c77c <__malloc_unlock>
 800c06c:	f104 000b 	add.w	r0, r4, #11
 800c070:	1d23      	adds	r3, r4, #4
 800c072:	f020 0007 	bic.w	r0, r0, #7
 800c076:	1ac2      	subs	r2, r0, r3
 800c078:	d0cc      	beq.n	800c014 <_malloc_r+0x20>
 800c07a:	1a1b      	subs	r3, r3, r0
 800c07c:	50a3      	str	r3, [r4, r2]
 800c07e:	e7c9      	b.n	800c014 <_malloc_r+0x20>
 800c080:	4622      	mov	r2, r4
 800c082:	6864      	ldr	r4, [r4, #4]
 800c084:	e7cc      	b.n	800c020 <_malloc_r+0x2c>
 800c086:	1cc4      	adds	r4, r0, #3
 800c088:	f024 0403 	bic.w	r4, r4, #3
 800c08c:	42a0      	cmp	r0, r4
 800c08e:	d0e3      	beq.n	800c058 <_malloc_r+0x64>
 800c090:	1a21      	subs	r1, r4, r0
 800c092:	4630      	mov	r0, r6
 800c094:	f000 fb58 	bl	800c748 <_sbrk_r>
 800c098:	3001      	adds	r0, #1
 800c09a:	d1dd      	bne.n	800c058 <_malloc_r+0x64>
 800c09c:	e7cf      	b.n	800c03e <_malloc_r+0x4a>
 800c09e:	bf00      	nop
 800c0a0:	200013bc 	.word	0x200013bc
 800c0a4:	200013c0 	.word	0x200013c0

0800c0a8 <_printf_float>:
 800c0a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0ac:	b091      	sub	sp, #68	; 0x44
 800c0ae:	460c      	mov	r4, r1
 800c0b0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800c0b4:	4616      	mov	r6, r2
 800c0b6:	461f      	mov	r7, r3
 800c0b8:	4605      	mov	r5, r0
 800c0ba:	f000 fb55 	bl	800c768 <_localeconv_r>
 800c0be:	6803      	ldr	r3, [r0, #0]
 800c0c0:	9309      	str	r3, [sp, #36]	; 0x24
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	f7f4 fec7 	bl	8000e56 <strlen>
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	930e      	str	r3, [sp, #56]	; 0x38
 800c0cc:	f8d8 3000 	ldr.w	r3, [r8]
 800c0d0:	900a      	str	r0, [sp, #40]	; 0x28
 800c0d2:	3307      	adds	r3, #7
 800c0d4:	f023 0307 	bic.w	r3, r3, #7
 800c0d8:	f103 0208 	add.w	r2, r3, #8
 800c0dc:	f894 9018 	ldrb.w	r9, [r4, #24]
 800c0e0:	f8d4 b000 	ldr.w	fp, [r4]
 800c0e4:	f8c8 2000 	str.w	r2, [r8]
 800c0e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ec:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c0f0:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800c0f4:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800c0f8:	930b      	str	r3, [sp, #44]	; 0x2c
 800c0fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c0fc:	4b9c      	ldr	r3, [pc, #624]	; (800c370 <_printf_float+0x2c8>)
 800c0fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c102:	4640      	mov	r0, r8
 800c104:	f7f4 fd0c 	bl	8000b20 <__aeabi_dcmpun>
 800c108:	bb70      	cbnz	r0, 800c168 <_printf_float+0xc0>
 800c10a:	4b99      	ldr	r3, [pc, #612]	; (800c370 <_printf_float+0x2c8>)
 800c10c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c10e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c112:	4640      	mov	r0, r8
 800c114:	f7f4 fce6 	bl	8000ae4 <__aeabi_dcmple>
 800c118:	bb30      	cbnz	r0, 800c168 <_printf_float+0xc0>
 800c11a:	2200      	movs	r2, #0
 800c11c:	2300      	movs	r3, #0
 800c11e:	4640      	mov	r0, r8
 800c120:	4651      	mov	r1, sl
 800c122:	f7f4 fcd5 	bl	8000ad0 <__aeabi_dcmplt>
 800c126:	b110      	cbz	r0, 800c12e <_printf_float+0x86>
 800c128:	232d      	movs	r3, #45	; 0x2d
 800c12a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c12e:	4b91      	ldr	r3, [pc, #580]	; (800c374 <_printf_float+0x2cc>)
 800c130:	4891      	ldr	r0, [pc, #580]	; (800c378 <_printf_float+0x2d0>)
 800c132:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800c136:	bf94      	ite	ls
 800c138:	4698      	movls	r8, r3
 800c13a:	4680      	movhi	r8, r0
 800c13c:	2303      	movs	r3, #3
 800c13e:	6123      	str	r3, [r4, #16]
 800c140:	f02b 0304 	bic.w	r3, fp, #4
 800c144:	6023      	str	r3, [r4, #0]
 800c146:	f04f 0a00 	mov.w	sl, #0
 800c14a:	9700      	str	r7, [sp, #0]
 800c14c:	4633      	mov	r3, r6
 800c14e:	aa0f      	add	r2, sp, #60	; 0x3c
 800c150:	4621      	mov	r1, r4
 800c152:	4628      	mov	r0, r5
 800c154:	f003 fdef 	bl	800fd36 <_printf_common>
 800c158:	3001      	adds	r0, #1
 800c15a:	f040 808f 	bne.w	800c27c <_printf_float+0x1d4>
 800c15e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c162:	b011      	add	sp, #68	; 0x44
 800c164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c168:	4642      	mov	r2, r8
 800c16a:	4653      	mov	r3, sl
 800c16c:	4640      	mov	r0, r8
 800c16e:	4651      	mov	r1, sl
 800c170:	f7f4 fcd6 	bl	8000b20 <__aeabi_dcmpun>
 800c174:	b140      	cbz	r0, 800c188 <_printf_float+0xe0>
 800c176:	f1ba 0f00 	cmp.w	sl, #0
 800c17a:	bfbc      	itt	lt
 800c17c:	232d      	movlt	r3, #45	; 0x2d
 800c17e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c182:	487e      	ldr	r0, [pc, #504]	; (800c37c <_printf_float+0x2d4>)
 800c184:	4b7e      	ldr	r3, [pc, #504]	; (800c380 <_printf_float+0x2d8>)
 800c186:	e7d4      	b.n	800c132 <_printf_float+0x8a>
 800c188:	6863      	ldr	r3, [r4, #4]
 800c18a:	1c5a      	adds	r2, r3, #1
 800c18c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800c190:	d142      	bne.n	800c218 <_printf_float+0x170>
 800c192:	2306      	movs	r3, #6
 800c194:	6063      	str	r3, [r4, #4]
 800c196:	2200      	movs	r2, #0
 800c198:	9206      	str	r2, [sp, #24]
 800c19a:	aa0e      	add	r2, sp, #56	; 0x38
 800c19c:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800c1a0:	aa0d      	add	r2, sp, #52	; 0x34
 800c1a2:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800c1a6:	9203      	str	r2, [sp, #12]
 800c1a8:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800c1ac:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c1b0:	6023      	str	r3, [r4, #0]
 800c1b2:	6863      	ldr	r3, [r4, #4]
 800c1b4:	9300      	str	r3, [sp, #0]
 800c1b6:	4642      	mov	r2, r8
 800c1b8:	4653      	mov	r3, sl
 800c1ba:	4628      	mov	r0, r5
 800c1bc:	910b      	str	r1, [sp, #44]	; 0x2c
 800c1be:	f003 fd1c 	bl	800fbfa <__cvt>
 800c1c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c1c4:	2947      	cmp	r1, #71	; 0x47
 800c1c6:	4680      	mov	r8, r0
 800c1c8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c1ca:	d108      	bne.n	800c1de <_printf_float+0x136>
 800c1cc:	1cc8      	adds	r0, r1, #3
 800c1ce:	db02      	blt.n	800c1d6 <_printf_float+0x12e>
 800c1d0:	6863      	ldr	r3, [r4, #4]
 800c1d2:	4299      	cmp	r1, r3
 800c1d4:	dd40      	ble.n	800c258 <_printf_float+0x1b0>
 800c1d6:	f1a9 0902 	sub.w	r9, r9, #2
 800c1da:	fa5f f989 	uxtb.w	r9, r9
 800c1de:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800c1e2:	d81f      	bhi.n	800c224 <_printf_float+0x17c>
 800c1e4:	3901      	subs	r1, #1
 800c1e6:	464a      	mov	r2, r9
 800c1e8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c1ec:	910d      	str	r1, [sp, #52]	; 0x34
 800c1ee:	f003 fd64 	bl	800fcba <__exponent>
 800c1f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c1f4:	1813      	adds	r3, r2, r0
 800c1f6:	2a01      	cmp	r2, #1
 800c1f8:	4682      	mov	sl, r0
 800c1fa:	6123      	str	r3, [r4, #16]
 800c1fc:	dc02      	bgt.n	800c204 <_printf_float+0x15c>
 800c1fe:	6822      	ldr	r2, [r4, #0]
 800c200:	07d2      	lsls	r2, r2, #31
 800c202:	d501      	bpl.n	800c208 <_printf_float+0x160>
 800c204:	3301      	adds	r3, #1
 800c206:	6123      	str	r3, [r4, #16]
 800c208:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d09c      	beq.n	800c14a <_printf_float+0xa2>
 800c210:	232d      	movs	r3, #45	; 0x2d
 800c212:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c216:	e798      	b.n	800c14a <_printf_float+0xa2>
 800c218:	2947      	cmp	r1, #71	; 0x47
 800c21a:	d1bc      	bne.n	800c196 <_printf_float+0xee>
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d1ba      	bne.n	800c196 <_printf_float+0xee>
 800c220:	2301      	movs	r3, #1
 800c222:	e7b7      	b.n	800c194 <_printf_float+0xec>
 800c224:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800c228:	d118      	bne.n	800c25c <_printf_float+0x1b4>
 800c22a:	2900      	cmp	r1, #0
 800c22c:	6863      	ldr	r3, [r4, #4]
 800c22e:	dd0b      	ble.n	800c248 <_printf_float+0x1a0>
 800c230:	6121      	str	r1, [r4, #16]
 800c232:	b913      	cbnz	r3, 800c23a <_printf_float+0x192>
 800c234:	6822      	ldr	r2, [r4, #0]
 800c236:	07d0      	lsls	r0, r2, #31
 800c238:	d502      	bpl.n	800c240 <_printf_float+0x198>
 800c23a:	3301      	adds	r3, #1
 800c23c:	440b      	add	r3, r1
 800c23e:	6123      	str	r3, [r4, #16]
 800c240:	65a1      	str	r1, [r4, #88]	; 0x58
 800c242:	f04f 0a00 	mov.w	sl, #0
 800c246:	e7df      	b.n	800c208 <_printf_float+0x160>
 800c248:	b913      	cbnz	r3, 800c250 <_printf_float+0x1a8>
 800c24a:	6822      	ldr	r2, [r4, #0]
 800c24c:	07d2      	lsls	r2, r2, #31
 800c24e:	d501      	bpl.n	800c254 <_printf_float+0x1ac>
 800c250:	3302      	adds	r3, #2
 800c252:	e7f4      	b.n	800c23e <_printf_float+0x196>
 800c254:	2301      	movs	r3, #1
 800c256:	e7f2      	b.n	800c23e <_printf_float+0x196>
 800c258:	f04f 0967 	mov.w	r9, #103	; 0x67
 800c25c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c25e:	4299      	cmp	r1, r3
 800c260:	db05      	blt.n	800c26e <_printf_float+0x1c6>
 800c262:	6823      	ldr	r3, [r4, #0]
 800c264:	6121      	str	r1, [r4, #16]
 800c266:	07d8      	lsls	r0, r3, #31
 800c268:	d5ea      	bpl.n	800c240 <_printf_float+0x198>
 800c26a:	1c4b      	adds	r3, r1, #1
 800c26c:	e7e7      	b.n	800c23e <_printf_float+0x196>
 800c26e:	2900      	cmp	r1, #0
 800c270:	bfd4      	ite	le
 800c272:	f1c1 0202 	rsble	r2, r1, #2
 800c276:	2201      	movgt	r2, #1
 800c278:	4413      	add	r3, r2
 800c27a:	e7e0      	b.n	800c23e <_printf_float+0x196>
 800c27c:	6823      	ldr	r3, [r4, #0]
 800c27e:	055a      	lsls	r2, r3, #21
 800c280:	d407      	bmi.n	800c292 <_printf_float+0x1ea>
 800c282:	6923      	ldr	r3, [r4, #16]
 800c284:	4642      	mov	r2, r8
 800c286:	4631      	mov	r1, r6
 800c288:	4628      	mov	r0, r5
 800c28a:	47b8      	blx	r7
 800c28c:	3001      	adds	r0, #1
 800c28e:	d12b      	bne.n	800c2e8 <_printf_float+0x240>
 800c290:	e765      	b.n	800c15e <_printf_float+0xb6>
 800c292:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800c296:	f240 80dc 	bls.w	800c452 <_printf_float+0x3aa>
 800c29a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c29e:	2200      	movs	r2, #0
 800c2a0:	2300      	movs	r3, #0
 800c2a2:	f7f4 fc0b 	bl	8000abc <__aeabi_dcmpeq>
 800c2a6:	2800      	cmp	r0, #0
 800c2a8:	d033      	beq.n	800c312 <_printf_float+0x26a>
 800c2aa:	4a36      	ldr	r2, [pc, #216]	; (800c384 <_printf_float+0x2dc>)
 800c2ac:	2301      	movs	r3, #1
 800c2ae:	4631      	mov	r1, r6
 800c2b0:	4628      	mov	r0, r5
 800c2b2:	47b8      	blx	r7
 800c2b4:	3001      	adds	r0, #1
 800c2b6:	f43f af52 	beq.w	800c15e <_printf_float+0xb6>
 800c2ba:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c2be:	429a      	cmp	r2, r3
 800c2c0:	db02      	blt.n	800c2c8 <_printf_float+0x220>
 800c2c2:	6823      	ldr	r3, [r4, #0]
 800c2c4:	07d8      	lsls	r0, r3, #31
 800c2c6:	d50f      	bpl.n	800c2e8 <_printf_float+0x240>
 800c2c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c2cc:	4631      	mov	r1, r6
 800c2ce:	4628      	mov	r0, r5
 800c2d0:	47b8      	blx	r7
 800c2d2:	3001      	adds	r0, #1
 800c2d4:	f43f af43 	beq.w	800c15e <_printf_float+0xb6>
 800c2d8:	f04f 0800 	mov.w	r8, #0
 800c2dc:	f104 091a 	add.w	r9, r4, #26
 800c2e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c2e2:	3b01      	subs	r3, #1
 800c2e4:	4543      	cmp	r3, r8
 800c2e6:	dc09      	bgt.n	800c2fc <_printf_float+0x254>
 800c2e8:	6823      	ldr	r3, [r4, #0]
 800c2ea:	079b      	lsls	r3, r3, #30
 800c2ec:	f100 8101 	bmi.w	800c4f2 <_printf_float+0x44a>
 800c2f0:	68e0      	ldr	r0, [r4, #12]
 800c2f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c2f4:	4298      	cmp	r0, r3
 800c2f6:	bfb8      	it	lt
 800c2f8:	4618      	movlt	r0, r3
 800c2fa:	e732      	b.n	800c162 <_printf_float+0xba>
 800c2fc:	2301      	movs	r3, #1
 800c2fe:	464a      	mov	r2, r9
 800c300:	4631      	mov	r1, r6
 800c302:	4628      	mov	r0, r5
 800c304:	47b8      	blx	r7
 800c306:	3001      	adds	r0, #1
 800c308:	f43f af29 	beq.w	800c15e <_printf_float+0xb6>
 800c30c:	f108 0801 	add.w	r8, r8, #1
 800c310:	e7e6      	b.n	800c2e0 <_printf_float+0x238>
 800c312:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c314:	2b00      	cmp	r3, #0
 800c316:	dc37      	bgt.n	800c388 <_printf_float+0x2e0>
 800c318:	4a1a      	ldr	r2, [pc, #104]	; (800c384 <_printf_float+0x2dc>)
 800c31a:	2301      	movs	r3, #1
 800c31c:	4631      	mov	r1, r6
 800c31e:	4628      	mov	r0, r5
 800c320:	47b8      	blx	r7
 800c322:	3001      	adds	r0, #1
 800c324:	f43f af1b 	beq.w	800c15e <_printf_float+0xb6>
 800c328:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c32c:	4313      	orrs	r3, r2
 800c32e:	d102      	bne.n	800c336 <_printf_float+0x28e>
 800c330:	6823      	ldr	r3, [r4, #0]
 800c332:	07d9      	lsls	r1, r3, #31
 800c334:	d5d8      	bpl.n	800c2e8 <_printf_float+0x240>
 800c336:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c33a:	4631      	mov	r1, r6
 800c33c:	4628      	mov	r0, r5
 800c33e:	47b8      	blx	r7
 800c340:	3001      	adds	r0, #1
 800c342:	f43f af0c 	beq.w	800c15e <_printf_float+0xb6>
 800c346:	f04f 0900 	mov.w	r9, #0
 800c34a:	f104 0a1a 	add.w	sl, r4, #26
 800c34e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c350:	425b      	negs	r3, r3
 800c352:	454b      	cmp	r3, r9
 800c354:	dc01      	bgt.n	800c35a <_printf_float+0x2b2>
 800c356:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c358:	e794      	b.n	800c284 <_printf_float+0x1dc>
 800c35a:	2301      	movs	r3, #1
 800c35c:	4652      	mov	r2, sl
 800c35e:	4631      	mov	r1, r6
 800c360:	4628      	mov	r0, r5
 800c362:	47b8      	blx	r7
 800c364:	3001      	adds	r0, #1
 800c366:	f43f aefa 	beq.w	800c15e <_printf_float+0xb6>
 800c36a:	f109 0901 	add.w	r9, r9, #1
 800c36e:	e7ee      	b.n	800c34e <_printf_float+0x2a6>
 800c370:	7fefffff 	.word	0x7fefffff
 800c374:	08011e4d 	.word	0x08011e4d
 800c378:	08011e51 	.word	0x08011e51
 800c37c:	08011e59 	.word	0x08011e59
 800c380:	08011e55 	.word	0x08011e55
 800c384:	08011e5d 	.word	0x08011e5d
 800c388:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c38a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c38c:	429a      	cmp	r2, r3
 800c38e:	bfa8      	it	ge
 800c390:	461a      	movge	r2, r3
 800c392:	2a00      	cmp	r2, #0
 800c394:	4691      	mov	r9, r2
 800c396:	dc37      	bgt.n	800c408 <_printf_float+0x360>
 800c398:	f04f 0b00 	mov.w	fp, #0
 800c39c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c3a0:	f104 021a 	add.w	r2, r4, #26
 800c3a4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800c3a8:	ebaa 0309 	sub.w	r3, sl, r9
 800c3ac:	455b      	cmp	r3, fp
 800c3ae:	dc33      	bgt.n	800c418 <_printf_float+0x370>
 800c3b0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c3b4:	429a      	cmp	r2, r3
 800c3b6:	db3b      	blt.n	800c430 <_printf_float+0x388>
 800c3b8:	6823      	ldr	r3, [r4, #0]
 800c3ba:	07da      	lsls	r2, r3, #31
 800c3bc:	d438      	bmi.n	800c430 <_printf_float+0x388>
 800c3be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c3c0:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c3c2:	eba3 020a 	sub.w	r2, r3, sl
 800c3c6:	eba3 0901 	sub.w	r9, r3, r1
 800c3ca:	4591      	cmp	r9, r2
 800c3cc:	bfa8      	it	ge
 800c3ce:	4691      	movge	r9, r2
 800c3d0:	f1b9 0f00 	cmp.w	r9, #0
 800c3d4:	dc34      	bgt.n	800c440 <_printf_float+0x398>
 800c3d6:	f04f 0800 	mov.w	r8, #0
 800c3da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c3de:	f104 0a1a 	add.w	sl, r4, #26
 800c3e2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c3e6:	1a9b      	subs	r3, r3, r2
 800c3e8:	eba3 0309 	sub.w	r3, r3, r9
 800c3ec:	4543      	cmp	r3, r8
 800c3ee:	f77f af7b 	ble.w	800c2e8 <_printf_float+0x240>
 800c3f2:	2301      	movs	r3, #1
 800c3f4:	4652      	mov	r2, sl
 800c3f6:	4631      	mov	r1, r6
 800c3f8:	4628      	mov	r0, r5
 800c3fa:	47b8      	blx	r7
 800c3fc:	3001      	adds	r0, #1
 800c3fe:	f43f aeae 	beq.w	800c15e <_printf_float+0xb6>
 800c402:	f108 0801 	add.w	r8, r8, #1
 800c406:	e7ec      	b.n	800c3e2 <_printf_float+0x33a>
 800c408:	4613      	mov	r3, r2
 800c40a:	4631      	mov	r1, r6
 800c40c:	4642      	mov	r2, r8
 800c40e:	4628      	mov	r0, r5
 800c410:	47b8      	blx	r7
 800c412:	3001      	adds	r0, #1
 800c414:	d1c0      	bne.n	800c398 <_printf_float+0x2f0>
 800c416:	e6a2      	b.n	800c15e <_printf_float+0xb6>
 800c418:	2301      	movs	r3, #1
 800c41a:	4631      	mov	r1, r6
 800c41c:	4628      	mov	r0, r5
 800c41e:	920b      	str	r2, [sp, #44]	; 0x2c
 800c420:	47b8      	blx	r7
 800c422:	3001      	adds	r0, #1
 800c424:	f43f ae9b 	beq.w	800c15e <_printf_float+0xb6>
 800c428:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c42a:	f10b 0b01 	add.w	fp, fp, #1
 800c42e:	e7b9      	b.n	800c3a4 <_printf_float+0x2fc>
 800c430:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c434:	4631      	mov	r1, r6
 800c436:	4628      	mov	r0, r5
 800c438:	47b8      	blx	r7
 800c43a:	3001      	adds	r0, #1
 800c43c:	d1bf      	bne.n	800c3be <_printf_float+0x316>
 800c43e:	e68e      	b.n	800c15e <_printf_float+0xb6>
 800c440:	464b      	mov	r3, r9
 800c442:	eb08 020a 	add.w	r2, r8, sl
 800c446:	4631      	mov	r1, r6
 800c448:	4628      	mov	r0, r5
 800c44a:	47b8      	blx	r7
 800c44c:	3001      	adds	r0, #1
 800c44e:	d1c2      	bne.n	800c3d6 <_printf_float+0x32e>
 800c450:	e685      	b.n	800c15e <_printf_float+0xb6>
 800c452:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c454:	2a01      	cmp	r2, #1
 800c456:	dc01      	bgt.n	800c45c <_printf_float+0x3b4>
 800c458:	07db      	lsls	r3, r3, #31
 800c45a:	d537      	bpl.n	800c4cc <_printf_float+0x424>
 800c45c:	2301      	movs	r3, #1
 800c45e:	4642      	mov	r2, r8
 800c460:	4631      	mov	r1, r6
 800c462:	4628      	mov	r0, r5
 800c464:	47b8      	blx	r7
 800c466:	3001      	adds	r0, #1
 800c468:	f43f ae79 	beq.w	800c15e <_printf_float+0xb6>
 800c46c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c470:	4631      	mov	r1, r6
 800c472:	4628      	mov	r0, r5
 800c474:	47b8      	blx	r7
 800c476:	3001      	adds	r0, #1
 800c478:	f43f ae71 	beq.w	800c15e <_printf_float+0xb6>
 800c47c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c480:	2200      	movs	r2, #0
 800c482:	2300      	movs	r3, #0
 800c484:	f7f4 fb1a 	bl	8000abc <__aeabi_dcmpeq>
 800c488:	b9d8      	cbnz	r0, 800c4c2 <_printf_float+0x41a>
 800c48a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c48c:	f108 0201 	add.w	r2, r8, #1
 800c490:	3b01      	subs	r3, #1
 800c492:	4631      	mov	r1, r6
 800c494:	4628      	mov	r0, r5
 800c496:	47b8      	blx	r7
 800c498:	3001      	adds	r0, #1
 800c49a:	d10e      	bne.n	800c4ba <_printf_float+0x412>
 800c49c:	e65f      	b.n	800c15e <_printf_float+0xb6>
 800c49e:	2301      	movs	r3, #1
 800c4a0:	464a      	mov	r2, r9
 800c4a2:	4631      	mov	r1, r6
 800c4a4:	4628      	mov	r0, r5
 800c4a6:	47b8      	blx	r7
 800c4a8:	3001      	adds	r0, #1
 800c4aa:	f43f ae58 	beq.w	800c15e <_printf_float+0xb6>
 800c4ae:	f108 0801 	add.w	r8, r8, #1
 800c4b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c4b4:	3b01      	subs	r3, #1
 800c4b6:	4543      	cmp	r3, r8
 800c4b8:	dcf1      	bgt.n	800c49e <_printf_float+0x3f6>
 800c4ba:	4653      	mov	r3, sl
 800c4bc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c4c0:	e6e1      	b.n	800c286 <_printf_float+0x1de>
 800c4c2:	f04f 0800 	mov.w	r8, #0
 800c4c6:	f104 091a 	add.w	r9, r4, #26
 800c4ca:	e7f2      	b.n	800c4b2 <_printf_float+0x40a>
 800c4cc:	2301      	movs	r3, #1
 800c4ce:	4642      	mov	r2, r8
 800c4d0:	e7df      	b.n	800c492 <_printf_float+0x3ea>
 800c4d2:	2301      	movs	r3, #1
 800c4d4:	464a      	mov	r2, r9
 800c4d6:	4631      	mov	r1, r6
 800c4d8:	4628      	mov	r0, r5
 800c4da:	47b8      	blx	r7
 800c4dc:	3001      	adds	r0, #1
 800c4de:	f43f ae3e 	beq.w	800c15e <_printf_float+0xb6>
 800c4e2:	f108 0801 	add.w	r8, r8, #1
 800c4e6:	68e3      	ldr	r3, [r4, #12]
 800c4e8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c4ea:	1a5b      	subs	r3, r3, r1
 800c4ec:	4543      	cmp	r3, r8
 800c4ee:	dcf0      	bgt.n	800c4d2 <_printf_float+0x42a>
 800c4f0:	e6fe      	b.n	800c2f0 <_printf_float+0x248>
 800c4f2:	f04f 0800 	mov.w	r8, #0
 800c4f6:	f104 0919 	add.w	r9, r4, #25
 800c4fa:	e7f4      	b.n	800c4e6 <_printf_float+0x43e>

0800c4fc <_printf_i>:
 800c4fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c500:	7e0f      	ldrb	r7, [r1, #24]
 800c502:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c504:	2f78      	cmp	r7, #120	; 0x78
 800c506:	4691      	mov	r9, r2
 800c508:	4680      	mov	r8, r0
 800c50a:	460c      	mov	r4, r1
 800c50c:	469a      	mov	sl, r3
 800c50e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c512:	d807      	bhi.n	800c524 <_printf_i+0x28>
 800c514:	2f62      	cmp	r7, #98	; 0x62
 800c516:	d80a      	bhi.n	800c52e <_printf_i+0x32>
 800c518:	2f00      	cmp	r7, #0
 800c51a:	f000 80d8 	beq.w	800c6ce <_printf_i+0x1d2>
 800c51e:	2f58      	cmp	r7, #88	; 0x58
 800c520:	f000 80a3 	beq.w	800c66a <_printf_i+0x16e>
 800c524:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c528:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c52c:	e03a      	b.n	800c5a4 <_printf_i+0xa8>
 800c52e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c532:	2b15      	cmp	r3, #21
 800c534:	d8f6      	bhi.n	800c524 <_printf_i+0x28>
 800c536:	a101      	add	r1, pc, #4	; (adr r1, 800c53c <_printf_i+0x40>)
 800c538:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c53c:	0800c595 	.word	0x0800c595
 800c540:	0800c5a9 	.word	0x0800c5a9
 800c544:	0800c525 	.word	0x0800c525
 800c548:	0800c525 	.word	0x0800c525
 800c54c:	0800c525 	.word	0x0800c525
 800c550:	0800c525 	.word	0x0800c525
 800c554:	0800c5a9 	.word	0x0800c5a9
 800c558:	0800c525 	.word	0x0800c525
 800c55c:	0800c525 	.word	0x0800c525
 800c560:	0800c525 	.word	0x0800c525
 800c564:	0800c525 	.word	0x0800c525
 800c568:	0800c6b5 	.word	0x0800c6b5
 800c56c:	0800c5d9 	.word	0x0800c5d9
 800c570:	0800c697 	.word	0x0800c697
 800c574:	0800c525 	.word	0x0800c525
 800c578:	0800c525 	.word	0x0800c525
 800c57c:	0800c6d7 	.word	0x0800c6d7
 800c580:	0800c525 	.word	0x0800c525
 800c584:	0800c5d9 	.word	0x0800c5d9
 800c588:	0800c525 	.word	0x0800c525
 800c58c:	0800c525 	.word	0x0800c525
 800c590:	0800c69f 	.word	0x0800c69f
 800c594:	682b      	ldr	r3, [r5, #0]
 800c596:	1d1a      	adds	r2, r3, #4
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	602a      	str	r2, [r5, #0]
 800c59c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c5a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c5a4:	2301      	movs	r3, #1
 800c5a6:	e0a3      	b.n	800c6f0 <_printf_i+0x1f4>
 800c5a8:	6820      	ldr	r0, [r4, #0]
 800c5aa:	6829      	ldr	r1, [r5, #0]
 800c5ac:	0606      	lsls	r6, r0, #24
 800c5ae:	f101 0304 	add.w	r3, r1, #4
 800c5b2:	d50a      	bpl.n	800c5ca <_printf_i+0xce>
 800c5b4:	680e      	ldr	r6, [r1, #0]
 800c5b6:	602b      	str	r3, [r5, #0]
 800c5b8:	2e00      	cmp	r6, #0
 800c5ba:	da03      	bge.n	800c5c4 <_printf_i+0xc8>
 800c5bc:	232d      	movs	r3, #45	; 0x2d
 800c5be:	4276      	negs	r6, r6
 800c5c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c5c4:	485e      	ldr	r0, [pc, #376]	; (800c740 <_printf_i+0x244>)
 800c5c6:	230a      	movs	r3, #10
 800c5c8:	e019      	b.n	800c5fe <_printf_i+0x102>
 800c5ca:	680e      	ldr	r6, [r1, #0]
 800c5cc:	602b      	str	r3, [r5, #0]
 800c5ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c5d2:	bf18      	it	ne
 800c5d4:	b236      	sxthne	r6, r6
 800c5d6:	e7ef      	b.n	800c5b8 <_printf_i+0xbc>
 800c5d8:	682b      	ldr	r3, [r5, #0]
 800c5da:	6820      	ldr	r0, [r4, #0]
 800c5dc:	1d19      	adds	r1, r3, #4
 800c5de:	6029      	str	r1, [r5, #0]
 800c5e0:	0601      	lsls	r1, r0, #24
 800c5e2:	d501      	bpl.n	800c5e8 <_printf_i+0xec>
 800c5e4:	681e      	ldr	r6, [r3, #0]
 800c5e6:	e002      	b.n	800c5ee <_printf_i+0xf2>
 800c5e8:	0646      	lsls	r6, r0, #25
 800c5ea:	d5fb      	bpl.n	800c5e4 <_printf_i+0xe8>
 800c5ec:	881e      	ldrh	r6, [r3, #0]
 800c5ee:	4854      	ldr	r0, [pc, #336]	; (800c740 <_printf_i+0x244>)
 800c5f0:	2f6f      	cmp	r7, #111	; 0x6f
 800c5f2:	bf0c      	ite	eq
 800c5f4:	2308      	moveq	r3, #8
 800c5f6:	230a      	movne	r3, #10
 800c5f8:	2100      	movs	r1, #0
 800c5fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c5fe:	6865      	ldr	r5, [r4, #4]
 800c600:	60a5      	str	r5, [r4, #8]
 800c602:	2d00      	cmp	r5, #0
 800c604:	bfa2      	ittt	ge
 800c606:	6821      	ldrge	r1, [r4, #0]
 800c608:	f021 0104 	bicge.w	r1, r1, #4
 800c60c:	6021      	strge	r1, [r4, #0]
 800c60e:	b90e      	cbnz	r6, 800c614 <_printf_i+0x118>
 800c610:	2d00      	cmp	r5, #0
 800c612:	d04d      	beq.n	800c6b0 <_printf_i+0x1b4>
 800c614:	4615      	mov	r5, r2
 800c616:	fbb6 f1f3 	udiv	r1, r6, r3
 800c61a:	fb03 6711 	mls	r7, r3, r1, r6
 800c61e:	5dc7      	ldrb	r7, [r0, r7]
 800c620:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c624:	4637      	mov	r7, r6
 800c626:	42bb      	cmp	r3, r7
 800c628:	460e      	mov	r6, r1
 800c62a:	d9f4      	bls.n	800c616 <_printf_i+0x11a>
 800c62c:	2b08      	cmp	r3, #8
 800c62e:	d10b      	bne.n	800c648 <_printf_i+0x14c>
 800c630:	6823      	ldr	r3, [r4, #0]
 800c632:	07de      	lsls	r6, r3, #31
 800c634:	d508      	bpl.n	800c648 <_printf_i+0x14c>
 800c636:	6923      	ldr	r3, [r4, #16]
 800c638:	6861      	ldr	r1, [r4, #4]
 800c63a:	4299      	cmp	r1, r3
 800c63c:	bfde      	ittt	le
 800c63e:	2330      	movle	r3, #48	; 0x30
 800c640:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c644:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c648:	1b52      	subs	r2, r2, r5
 800c64a:	6122      	str	r2, [r4, #16]
 800c64c:	f8cd a000 	str.w	sl, [sp]
 800c650:	464b      	mov	r3, r9
 800c652:	aa03      	add	r2, sp, #12
 800c654:	4621      	mov	r1, r4
 800c656:	4640      	mov	r0, r8
 800c658:	f003 fb6d 	bl	800fd36 <_printf_common>
 800c65c:	3001      	adds	r0, #1
 800c65e:	d14c      	bne.n	800c6fa <_printf_i+0x1fe>
 800c660:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c664:	b004      	add	sp, #16
 800c666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c66a:	4835      	ldr	r0, [pc, #212]	; (800c740 <_printf_i+0x244>)
 800c66c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c670:	6829      	ldr	r1, [r5, #0]
 800c672:	6823      	ldr	r3, [r4, #0]
 800c674:	f851 6b04 	ldr.w	r6, [r1], #4
 800c678:	6029      	str	r1, [r5, #0]
 800c67a:	061d      	lsls	r5, r3, #24
 800c67c:	d514      	bpl.n	800c6a8 <_printf_i+0x1ac>
 800c67e:	07df      	lsls	r7, r3, #31
 800c680:	bf44      	itt	mi
 800c682:	f043 0320 	orrmi.w	r3, r3, #32
 800c686:	6023      	strmi	r3, [r4, #0]
 800c688:	b91e      	cbnz	r6, 800c692 <_printf_i+0x196>
 800c68a:	6823      	ldr	r3, [r4, #0]
 800c68c:	f023 0320 	bic.w	r3, r3, #32
 800c690:	6023      	str	r3, [r4, #0]
 800c692:	2310      	movs	r3, #16
 800c694:	e7b0      	b.n	800c5f8 <_printf_i+0xfc>
 800c696:	6823      	ldr	r3, [r4, #0]
 800c698:	f043 0320 	orr.w	r3, r3, #32
 800c69c:	6023      	str	r3, [r4, #0]
 800c69e:	2378      	movs	r3, #120	; 0x78
 800c6a0:	4828      	ldr	r0, [pc, #160]	; (800c744 <_printf_i+0x248>)
 800c6a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c6a6:	e7e3      	b.n	800c670 <_printf_i+0x174>
 800c6a8:	0659      	lsls	r1, r3, #25
 800c6aa:	bf48      	it	mi
 800c6ac:	b2b6      	uxthmi	r6, r6
 800c6ae:	e7e6      	b.n	800c67e <_printf_i+0x182>
 800c6b0:	4615      	mov	r5, r2
 800c6b2:	e7bb      	b.n	800c62c <_printf_i+0x130>
 800c6b4:	682b      	ldr	r3, [r5, #0]
 800c6b6:	6826      	ldr	r6, [r4, #0]
 800c6b8:	6961      	ldr	r1, [r4, #20]
 800c6ba:	1d18      	adds	r0, r3, #4
 800c6bc:	6028      	str	r0, [r5, #0]
 800c6be:	0635      	lsls	r5, r6, #24
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	d501      	bpl.n	800c6c8 <_printf_i+0x1cc>
 800c6c4:	6019      	str	r1, [r3, #0]
 800c6c6:	e002      	b.n	800c6ce <_printf_i+0x1d2>
 800c6c8:	0670      	lsls	r0, r6, #25
 800c6ca:	d5fb      	bpl.n	800c6c4 <_printf_i+0x1c8>
 800c6cc:	8019      	strh	r1, [r3, #0]
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	6123      	str	r3, [r4, #16]
 800c6d2:	4615      	mov	r5, r2
 800c6d4:	e7ba      	b.n	800c64c <_printf_i+0x150>
 800c6d6:	682b      	ldr	r3, [r5, #0]
 800c6d8:	1d1a      	adds	r2, r3, #4
 800c6da:	602a      	str	r2, [r5, #0]
 800c6dc:	681d      	ldr	r5, [r3, #0]
 800c6de:	6862      	ldr	r2, [r4, #4]
 800c6e0:	2100      	movs	r1, #0
 800c6e2:	4628      	mov	r0, r5
 800c6e4:	f7f3 fd5c 	bl	80001a0 <memchr>
 800c6e8:	b108      	cbz	r0, 800c6ee <_printf_i+0x1f2>
 800c6ea:	1b40      	subs	r0, r0, r5
 800c6ec:	6060      	str	r0, [r4, #4]
 800c6ee:	6863      	ldr	r3, [r4, #4]
 800c6f0:	6123      	str	r3, [r4, #16]
 800c6f2:	2300      	movs	r3, #0
 800c6f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c6f8:	e7a8      	b.n	800c64c <_printf_i+0x150>
 800c6fa:	6923      	ldr	r3, [r4, #16]
 800c6fc:	462a      	mov	r2, r5
 800c6fe:	4649      	mov	r1, r9
 800c700:	4640      	mov	r0, r8
 800c702:	47d0      	blx	sl
 800c704:	3001      	adds	r0, #1
 800c706:	d0ab      	beq.n	800c660 <_printf_i+0x164>
 800c708:	6823      	ldr	r3, [r4, #0]
 800c70a:	079b      	lsls	r3, r3, #30
 800c70c:	d413      	bmi.n	800c736 <_printf_i+0x23a>
 800c70e:	68e0      	ldr	r0, [r4, #12]
 800c710:	9b03      	ldr	r3, [sp, #12]
 800c712:	4298      	cmp	r0, r3
 800c714:	bfb8      	it	lt
 800c716:	4618      	movlt	r0, r3
 800c718:	e7a4      	b.n	800c664 <_printf_i+0x168>
 800c71a:	2301      	movs	r3, #1
 800c71c:	4632      	mov	r2, r6
 800c71e:	4649      	mov	r1, r9
 800c720:	4640      	mov	r0, r8
 800c722:	47d0      	blx	sl
 800c724:	3001      	adds	r0, #1
 800c726:	d09b      	beq.n	800c660 <_printf_i+0x164>
 800c728:	3501      	adds	r5, #1
 800c72a:	68e3      	ldr	r3, [r4, #12]
 800c72c:	9903      	ldr	r1, [sp, #12]
 800c72e:	1a5b      	subs	r3, r3, r1
 800c730:	42ab      	cmp	r3, r5
 800c732:	dcf2      	bgt.n	800c71a <_printf_i+0x21e>
 800c734:	e7eb      	b.n	800c70e <_printf_i+0x212>
 800c736:	2500      	movs	r5, #0
 800c738:	f104 0619 	add.w	r6, r4, #25
 800c73c:	e7f5      	b.n	800c72a <_printf_i+0x22e>
 800c73e:	bf00      	nop
 800c740:	08011e5f 	.word	0x08011e5f
 800c744:	08011e70 	.word	0x08011e70

0800c748 <_sbrk_r>:
 800c748:	b538      	push	{r3, r4, r5, lr}
 800c74a:	4d06      	ldr	r5, [pc, #24]	; (800c764 <_sbrk_r+0x1c>)
 800c74c:	2300      	movs	r3, #0
 800c74e:	4604      	mov	r4, r0
 800c750:	4608      	mov	r0, r1
 800c752:	602b      	str	r3, [r5, #0]
 800c754:	f7f9 fa2c 	bl	8005bb0 <_sbrk>
 800c758:	1c43      	adds	r3, r0, #1
 800c75a:	d102      	bne.n	800c762 <_sbrk_r+0x1a>
 800c75c:	682b      	ldr	r3, [r5, #0]
 800c75e:	b103      	cbz	r3, 800c762 <_sbrk_r+0x1a>
 800c760:	6023      	str	r3, [r4, #0]
 800c762:	bd38      	pop	{r3, r4, r5, pc}
 800c764:	200013c4 	.word	0x200013c4

0800c768 <_localeconv_r>:
 800c768:	4800      	ldr	r0, [pc, #0]	; (800c76c <_localeconv_r+0x4>)
 800c76a:	4770      	bx	lr
 800c76c:	20000228 	.word	0x20000228

0800c770 <__malloc_lock>:
 800c770:	4801      	ldr	r0, [pc, #4]	; (800c778 <__malloc_lock+0x8>)
 800c772:	f001 bd70 	b.w	800e256 <__retarget_lock_acquire_recursive>
 800c776:	bf00      	nop
 800c778:	200003a8 	.word	0x200003a8

0800c77c <__malloc_unlock>:
 800c77c:	4801      	ldr	r0, [pc, #4]	; (800c784 <__malloc_unlock+0x8>)
 800c77e:	f001 bd72 	b.w	800e266 <__retarget_lock_release_recursive>
 800c782:	bf00      	nop
 800c784:	200003a8 	.word	0x200003a8

0800c788 <_Balloc>:
 800c788:	b570      	push	{r4, r5, r6, lr}
 800c78a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c78c:	4604      	mov	r4, r0
 800c78e:	460d      	mov	r5, r1
 800c790:	b976      	cbnz	r6, 800c7b0 <_Balloc+0x28>
 800c792:	2010      	movs	r0, #16
 800c794:	f7ff fbdc 	bl	800bf50 <malloc>
 800c798:	4602      	mov	r2, r0
 800c79a:	6260      	str	r0, [r4, #36]	; 0x24
 800c79c:	b920      	cbnz	r0, 800c7a8 <_Balloc+0x20>
 800c79e:	4b18      	ldr	r3, [pc, #96]	; (800c800 <_Balloc+0x78>)
 800c7a0:	4818      	ldr	r0, [pc, #96]	; (800c804 <_Balloc+0x7c>)
 800c7a2:	2166      	movs	r1, #102	; 0x66
 800c7a4:	f000 fb04 	bl	800cdb0 <__assert_func>
 800c7a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c7ac:	6006      	str	r6, [r0, #0]
 800c7ae:	60c6      	str	r6, [r0, #12]
 800c7b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c7b2:	68f3      	ldr	r3, [r6, #12]
 800c7b4:	b183      	cbz	r3, 800c7d8 <_Balloc+0x50>
 800c7b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c7b8:	68db      	ldr	r3, [r3, #12]
 800c7ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c7be:	b9b8      	cbnz	r0, 800c7f0 <_Balloc+0x68>
 800c7c0:	2101      	movs	r1, #1
 800c7c2:	fa01 f605 	lsl.w	r6, r1, r5
 800c7c6:	1d72      	adds	r2, r6, #5
 800c7c8:	0092      	lsls	r2, r2, #2
 800c7ca:	4620      	mov	r0, r4
 800c7cc:	f003 fc1b 	bl	8010006 <_calloc_r>
 800c7d0:	b160      	cbz	r0, 800c7ec <_Balloc+0x64>
 800c7d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c7d6:	e00e      	b.n	800c7f6 <_Balloc+0x6e>
 800c7d8:	2221      	movs	r2, #33	; 0x21
 800c7da:	2104      	movs	r1, #4
 800c7dc:	4620      	mov	r0, r4
 800c7de:	f003 fc12 	bl	8010006 <_calloc_r>
 800c7e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c7e4:	60f0      	str	r0, [r6, #12]
 800c7e6:	68db      	ldr	r3, [r3, #12]
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d1e4      	bne.n	800c7b6 <_Balloc+0x2e>
 800c7ec:	2000      	movs	r0, #0
 800c7ee:	bd70      	pop	{r4, r5, r6, pc}
 800c7f0:	6802      	ldr	r2, [r0, #0]
 800c7f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c7fc:	e7f7      	b.n	800c7ee <_Balloc+0x66>
 800c7fe:	bf00      	nop
 800c800:	08011e8e 	.word	0x08011e8e
 800c804:	08011f10 	.word	0x08011f10

0800c808 <_Bfree>:
 800c808:	b570      	push	{r4, r5, r6, lr}
 800c80a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c80c:	4605      	mov	r5, r0
 800c80e:	460c      	mov	r4, r1
 800c810:	b976      	cbnz	r6, 800c830 <_Bfree+0x28>
 800c812:	2010      	movs	r0, #16
 800c814:	f7ff fb9c 	bl	800bf50 <malloc>
 800c818:	4602      	mov	r2, r0
 800c81a:	6268      	str	r0, [r5, #36]	; 0x24
 800c81c:	b920      	cbnz	r0, 800c828 <_Bfree+0x20>
 800c81e:	4b09      	ldr	r3, [pc, #36]	; (800c844 <_Bfree+0x3c>)
 800c820:	4809      	ldr	r0, [pc, #36]	; (800c848 <_Bfree+0x40>)
 800c822:	218a      	movs	r1, #138	; 0x8a
 800c824:	f000 fac4 	bl	800cdb0 <__assert_func>
 800c828:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c82c:	6006      	str	r6, [r0, #0]
 800c82e:	60c6      	str	r6, [r0, #12]
 800c830:	b13c      	cbz	r4, 800c842 <_Bfree+0x3a>
 800c832:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c834:	6862      	ldr	r2, [r4, #4]
 800c836:	68db      	ldr	r3, [r3, #12]
 800c838:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c83c:	6021      	str	r1, [r4, #0]
 800c83e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c842:	bd70      	pop	{r4, r5, r6, pc}
 800c844:	08011e8e 	.word	0x08011e8e
 800c848:	08011f10 	.word	0x08011f10

0800c84c <__multadd>:
 800c84c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c850:	690d      	ldr	r5, [r1, #16]
 800c852:	4607      	mov	r7, r0
 800c854:	460c      	mov	r4, r1
 800c856:	461e      	mov	r6, r3
 800c858:	f101 0c14 	add.w	ip, r1, #20
 800c85c:	2000      	movs	r0, #0
 800c85e:	f8dc 3000 	ldr.w	r3, [ip]
 800c862:	b299      	uxth	r1, r3
 800c864:	fb02 6101 	mla	r1, r2, r1, r6
 800c868:	0c1e      	lsrs	r6, r3, #16
 800c86a:	0c0b      	lsrs	r3, r1, #16
 800c86c:	fb02 3306 	mla	r3, r2, r6, r3
 800c870:	b289      	uxth	r1, r1
 800c872:	3001      	adds	r0, #1
 800c874:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c878:	4285      	cmp	r5, r0
 800c87a:	f84c 1b04 	str.w	r1, [ip], #4
 800c87e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c882:	dcec      	bgt.n	800c85e <__multadd+0x12>
 800c884:	b30e      	cbz	r6, 800c8ca <__multadd+0x7e>
 800c886:	68a3      	ldr	r3, [r4, #8]
 800c888:	42ab      	cmp	r3, r5
 800c88a:	dc19      	bgt.n	800c8c0 <__multadd+0x74>
 800c88c:	6861      	ldr	r1, [r4, #4]
 800c88e:	4638      	mov	r0, r7
 800c890:	3101      	adds	r1, #1
 800c892:	f7ff ff79 	bl	800c788 <_Balloc>
 800c896:	4680      	mov	r8, r0
 800c898:	b928      	cbnz	r0, 800c8a6 <__multadd+0x5a>
 800c89a:	4602      	mov	r2, r0
 800c89c:	4b0c      	ldr	r3, [pc, #48]	; (800c8d0 <__multadd+0x84>)
 800c89e:	480d      	ldr	r0, [pc, #52]	; (800c8d4 <__multadd+0x88>)
 800c8a0:	21b5      	movs	r1, #181	; 0xb5
 800c8a2:	f000 fa85 	bl	800cdb0 <__assert_func>
 800c8a6:	6922      	ldr	r2, [r4, #16]
 800c8a8:	3202      	adds	r2, #2
 800c8aa:	f104 010c 	add.w	r1, r4, #12
 800c8ae:	0092      	lsls	r2, r2, #2
 800c8b0:	300c      	adds	r0, #12
 800c8b2:	f003 f98c 	bl	800fbce <memcpy>
 800c8b6:	4621      	mov	r1, r4
 800c8b8:	4638      	mov	r0, r7
 800c8ba:	f7ff ffa5 	bl	800c808 <_Bfree>
 800c8be:	4644      	mov	r4, r8
 800c8c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c8c4:	3501      	adds	r5, #1
 800c8c6:	615e      	str	r6, [r3, #20]
 800c8c8:	6125      	str	r5, [r4, #16]
 800c8ca:	4620      	mov	r0, r4
 800c8cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8d0:	08011eff 	.word	0x08011eff
 800c8d4:	08011f10 	.word	0x08011f10

0800c8d8 <__i2b>:
 800c8d8:	b510      	push	{r4, lr}
 800c8da:	460c      	mov	r4, r1
 800c8dc:	2101      	movs	r1, #1
 800c8de:	f7ff ff53 	bl	800c788 <_Balloc>
 800c8e2:	4602      	mov	r2, r0
 800c8e4:	b928      	cbnz	r0, 800c8f2 <__i2b+0x1a>
 800c8e6:	4b05      	ldr	r3, [pc, #20]	; (800c8fc <__i2b+0x24>)
 800c8e8:	4805      	ldr	r0, [pc, #20]	; (800c900 <__i2b+0x28>)
 800c8ea:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c8ee:	f000 fa5f 	bl	800cdb0 <__assert_func>
 800c8f2:	2301      	movs	r3, #1
 800c8f4:	6144      	str	r4, [r0, #20]
 800c8f6:	6103      	str	r3, [r0, #16]
 800c8f8:	bd10      	pop	{r4, pc}
 800c8fa:	bf00      	nop
 800c8fc:	08011eff 	.word	0x08011eff
 800c900:	08011f10 	.word	0x08011f10

0800c904 <__multiply>:
 800c904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c908:	4691      	mov	r9, r2
 800c90a:	690a      	ldr	r2, [r1, #16]
 800c90c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c910:	429a      	cmp	r2, r3
 800c912:	bfb8      	it	lt
 800c914:	460b      	movlt	r3, r1
 800c916:	460c      	mov	r4, r1
 800c918:	bfbc      	itt	lt
 800c91a:	464c      	movlt	r4, r9
 800c91c:	4699      	movlt	r9, r3
 800c91e:	6927      	ldr	r7, [r4, #16]
 800c920:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c924:	68a3      	ldr	r3, [r4, #8]
 800c926:	6861      	ldr	r1, [r4, #4]
 800c928:	eb07 060a 	add.w	r6, r7, sl
 800c92c:	42b3      	cmp	r3, r6
 800c92e:	b085      	sub	sp, #20
 800c930:	bfb8      	it	lt
 800c932:	3101      	addlt	r1, #1
 800c934:	f7ff ff28 	bl	800c788 <_Balloc>
 800c938:	b930      	cbnz	r0, 800c948 <__multiply+0x44>
 800c93a:	4602      	mov	r2, r0
 800c93c:	4b43      	ldr	r3, [pc, #268]	; (800ca4c <__multiply+0x148>)
 800c93e:	4844      	ldr	r0, [pc, #272]	; (800ca50 <__multiply+0x14c>)
 800c940:	f240 115d 	movw	r1, #349	; 0x15d
 800c944:	f000 fa34 	bl	800cdb0 <__assert_func>
 800c948:	f100 0514 	add.w	r5, r0, #20
 800c94c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c950:	462b      	mov	r3, r5
 800c952:	2200      	movs	r2, #0
 800c954:	4543      	cmp	r3, r8
 800c956:	d321      	bcc.n	800c99c <__multiply+0x98>
 800c958:	f104 0314 	add.w	r3, r4, #20
 800c95c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c960:	f109 0314 	add.w	r3, r9, #20
 800c964:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c968:	9202      	str	r2, [sp, #8]
 800c96a:	1b3a      	subs	r2, r7, r4
 800c96c:	3a15      	subs	r2, #21
 800c96e:	f022 0203 	bic.w	r2, r2, #3
 800c972:	3204      	adds	r2, #4
 800c974:	f104 0115 	add.w	r1, r4, #21
 800c978:	428f      	cmp	r7, r1
 800c97a:	bf38      	it	cc
 800c97c:	2204      	movcc	r2, #4
 800c97e:	9201      	str	r2, [sp, #4]
 800c980:	9a02      	ldr	r2, [sp, #8]
 800c982:	9303      	str	r3, [sp, #12]
 800c984:	429a      	cmp	r2, r3
 800c986:	d80c      	bhi.n	800c9a2 <__multiply+0x9e>
 800c988:	2e00      	cmp	r6, #0
 800c98a:	dd03      	ble.n	800c994 <__multiply+0x90>
 800c98c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c990:	2b00      	cmp	r3, #0
 800c992:	d059      	beq.n	800ca48 <__multiply+0x144>
 800c994:	6106      	str	r6, [r0, #16]
 800c996:	b005      	add	sp, #20
 800c998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c99c:	f843 2b04 	str.w	r2, [r3], #4
 800c9a0:	e7d8      	b.n	800c954 <__multiply+0x50>
 800c9a2:	f8b3 a000 	ldrh.w	sl, [r3]
 800c9a6:	f1ba 0f00 	cmp.w	sl, #0
 800c9aa:	d023      	beq.n	800c9f4 <__multiply+0xf0>
 800c9ac:	f104 0e14 	add.w	lr, r4, #20
 800c9b0:	46a9      	mov	r9, r5
 800c9b2:	f04f 0c00 	mov.w	ip, #0
 800c9b6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c9ba:	f8d9 1000 	ldr.w	r1, [r9]
 800c9be:	fa1f fb82 	uxth.w	fp, r2
 800c9c2:	b289      	uxth	r1, r1
 800c9c4:	fb0a 110b 	mla	r1, sl, fp, r1
 800c9c8:	4461      	add	r1, ip
 800c9ca:	f8d9 c000 	ldr.w	ip, [r9]
 800c9ce:	0c12      	lsrs	r2, r2, #16
 800c9d0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800c9d4:	fb0a c202 	mla	r2, sl, r2, ip
 800c9d8:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c9dc:	b289      	uxth	r1, r1
 800c9de:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c9e2:	4577      	cmp	r7, lr
 800c9e4:	f849 1b04 	str.w	r1, [r9], #4
 800c9e8:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c9ec:	d8e3      	bhi.n	800c9b6 <__multiply+0xb2>
 800c9ee:	9a01      	ldr	r2, [sp, #4]
 800c9f0:	f845 c002 	str.w	ip, [r5, r2]
 800c9f4:	9a03      	ldr	r2, [sp, #12]
 800c9f6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c9fa:	3304      	adds	r3, #4
 800c9fc:	f1b9 0f00 	cmp.w	r9, #0
 800ca00:	d020      	beq.n	800ca44 <__multiply+0x140>
 800ca02:	6829      	ldr	r1, [r5, #0]
 800ca04:	f104 0c14 	add.w	ip, r4, #20
 800ca08:	46ae      	mov	lr, r5
 800ca0a:	f04f 0a00 	mov.w	sl, #0
 800ca0e:	f8bc b000 	ldrh.w	fp, [ip]
 800ca12:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ca16:	fb09 220b 	mla	r2, r9, fp, r2
 800ca1a:	4492      	add	sl, r2
 800ca1c:	b289      	uxth	r1, r1
 800ca1e:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ca22:	f84e 1b04 	str.w	r1, [lr], #4
 800ca26:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ca2a:	f8be 1000 	ldrh.w	r1, [lr]
 800ca2e:	0c12      	lsrs	r2, r2, #16
 800ca30:	fb09 1102 	mla	r1, r9, r2, r1
 800ca34:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ca38:	4567      	cmp	r7, ip
 800ca3a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ca3e:	d8e6      	bhi.n	800ca0e <__multiply+0x10a>
 800ca40:	9a01      	ldr	r2, [sp, #4]
 800ca42:	50a9      	str	r1, [r5, r2]
 800ca44:	3504      	adds	r5, #4
 800ca46:	e79b      	b.n	800c980 <__multiply+0x7c>
 800ca48:	3e01      	subs	r6, #1
 800ca4a:	e79d      	b.n	800c988 <__multiply+0x84>
 800ca4c:	08011eff 	.word	0x08011eff
 800ca50:	08011f10 	.word	0x08011f10

0800ca54 <__pow5mult>:
 800ca54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca58:	4615      	mov	r5, r2
 800ca5a:	f012 0203 	ands.w	r2, r2, #3
 800ca5e:	4606      	mov	r6, r0
 800ca60:	460f      	mov	r7, r1
 800ca62:	d007      	beq.n	800ca74 <__pow5mult+0x20>
 800ca64:	4c25      	ldr	r4, [pc, #148]	; (800cafc <__pow5mult+0xa8>)
 800ca66:	3a01      	subs	r2, #1
 800ca68:	2300      	movs	r3, #0
 800ca6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ca6e:	f7ff feed 	bl	800c84c <__multadd>
 800ca72:	4607      	mov	r7, r0
 800ca74:	10ad      	asrs	r5, r5, #2
 800ca76:	d03d      	beq.n	800caf4 <__pow5mult+0xa0>
 800ca78:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ca7a:	b97c      	cbnz	r4, 800ca9c <__pow5mult+0x48>
 800ca7c:	2010      	movs	r0, #16
 800ca7e:	f7ff fa67 	bl	800bf50 <malloc>
 800ca82:	4602      	mov	r2, r0
 800ca84:	6270      	str	r0, [r6, #36]	; 0x24
 800ca86:	b928      	cbnz	r0, 800ca94 <__pow5mult+0x40>
 800ca88:	4b1d      	ldr	r3, [pc, #116]	; (800cb00 <__pow5mult+0xac>)
 800ca8a:	481e      	ldr	r0, [pc, #120]	; (800cb04 <__pow5mult+0xb0>)
 800ca8c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ca90:	f000 f98e 	bl	800cdb0 <__assert_func>
 800ca94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ca98:	6004      	str	r4, [r0, #0]
 800ca9a:	60c4      	str	r4, [r0, #12]
 800ca9c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800caa0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800caa4:	b94c      	cbnz	r4, 800caba <__pow5mult+0x66>
 800caa6:	f240 2171 	movw	r1, #625	; 0x271
 800caaa:	4630      	mov	r0, r6
 800caac:	f7ff ff14 	bl	800c8d8 <__i2b>
 800cab0:	2300      	movs	r3, #0
 800cab2:	f8c8 0008 	str.w	r0, [r8, #8]
 800cab6:	4604      	mov	r4, r0
 800cab8:	6003      	str	r3, [r0, #0]
 800caba:	f04f 0900 	mov.w	r9, #0
 800cabe:	07eb      	lsls	r3, r5, #31
 800cac0:	d50a      	bpl.n	800cad8 <__pow5mult+0x84>
 800cac2:	4639      	mov	r1, r7
 800cac4:	4622      	mov	r2, r4
 800cac6:	4630      	mov	r0, r6
 800cac8:	f7ff ff1c 	bl	800c904 <__multiply>
 800cacc:	4639      	mov	r1, r7
 800cace:	4680      	mov	r8, r0
 800cad0:	4630      	mov	r0, r6
 800cad2:	f7ff fe99 	bl	800c808 <_Bfree>
 800cad6:	4647      	mov	r7, r8
 800cad8:	106d      	asrs	r5, r5, #1
 800cada:	d00b      	beq.n	800caf4 <__pow5mult+0xa0>
 800cadc:	6820      	ldr	r0, [r4, #0]
 800cade:	b938      	cbnz	r0, 800caf0 <__pow5mult+0x9c>
 800cae0:	4622      	mov	r2, r4
 800cae2:	4621      	mov	r1, r4
 800cae4:	4630      	mov	r0, r6
 800cae6:	f7ff ff0d 	bl	800c904 <__multiply>
 800caea:	6020      	str	r0, [r4, #0]
 800caec:	f8c0 9000 	str.w	r9, [r0]
 800caf0:	4604      	mov	r4, r0
 800caf2:	e7e4      	b.n	800cabe <__pow5mult+0x6a>
 800caf4:	4638      	mov	r0, r7
 800caf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cafa:	bf00      	nop
 800cafc:	08011ce0 	.word	0x08011ce0
 800cb00:	08011e8e 	.word	0x08011e8e
 800cb04:	08011f10 	.word	0x08011f10

0800cb08 <__lshift>:
 800cb08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb0c:	460c      	mov	r4, r1
 800cb0e:	6849      	ldr	r1, [r1, #4]
 800cb10:	6923      	ldr	r3, [r4, #16]
 800cb12:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cb16:	68a3      	ldr	r3, [r4, #8]
 800cb18:	4607      	mov	r7, r0
 800cb1a:	4691      	mov	r9, r2
 800cb1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cb20:	f108 0601 	add.w	r6, r8, #1
 800cb24:	42b3      	cmp	r3, r6
 800cb26:	db0b      	blt.n	800cb40 <__lshift+0x38>
 800cb28:	4638      	mov	r0, r7
 800cb2a:	f7ff fe2d 	bl	800c788 <_Balloc>
 800cb2e:	4605      	mov	r5, r0
 800cb30:	b948      	cbnz	r0, 800cb46 <__lshift+0x3e>
 800cb32:	4602      	mov	r2, r0
 800cb34:	4b2a      	ldr	r3, [pc, #168]	; (800cbe0 <__lshift+0xd8>)
 800cb36:	482b      	ldr	r0, [pc, #172]	; (800cbe4 <__lshift+0xdc>)
 800cb38:	f240 11d9 	movw	r1, #473	; 0x1d9
 800cb3c:	f000 f938 	bl	800cdb0 <__assert_func>
 800cb40:	3101      	adds	r1, #1
 800cb42:	005b      	lsls	r3, r3, #1
 800cb44:	e7ee      	b.n	800cb24 <__lshift+0x1c>
 800cb46:	2300      	movs	r3, #0
 800cb48:	f100 0114 	add.w	r1, r0, #20
 800cb4c:	f100 0210 	add.w	r2, r0, #16
 800cb50:	4618      	mov	r0, r3
 800cb52:	4553      	cmp	r3, sl
 800cb54:	db37      	blt.n	800cbc6 <__lshift+0xbe>
 800cb56:	6920      	ldr	r0, [r4, #16]
 800cb58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cb5c:	f104 0314 	add.w	r3, r4, #20
 800cb60:	f019 091f 	ands.w	r9, r9, #31
 800cb64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cb68:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800cb6c:	d02f      	beq.n	800cbce <__lshift+0xc6>
 800cb6e:	f1c9 0e20 	rsb	lr, r9, #32
 800cb72:	468a      	mov	sl, r1
 800cb74:	f04f 0c00 	mov.w	ip, #0
 800cb78:	681a      	ldr	r2, [r3, #0]
 800cb7a:	fa02 f209 	lsl.w	r2, r2, r9
 800cb7e:	ea42 020c 	orr.w	r2, r2, ip
 800cb82:	f84a 2b04 	str.w	r2, [sl], #4
 800cb86:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb8a:	4298      	cmp	r0, r3
 800cb8c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800cb90:	d8f2      	bhi.n	800cb78 <__lshift+0x70>
 800cb92:	1b03      	subs	r3, r0, r4
 800cb94:	3b15      	subs	r3, #21
 800cb96:	f023 0303 	bic.w	r3, r3, #3
 800cb9a:	3304      	adds	r3, #4
 800cb9c:	f104 0215 	add.w	r2, r4, #21
 800cba0:	4290      	cmp	r0, r2
 800cba2:	bf38      	it	cc
 800cba4:	2304      	movcc	r3, #4
 800cba6:	f841 c003 	str.w	ip, [r1, r3]
 800cbaa:	f1bc 0f00 	cmp.w	ip, #0
 800cbae:	d001      	beq.n	800cbb4 <__lshift+0xac>
 800cbb0:	f108 0602 	add.w	r6, r8, #2
 800cbb4:	3e01      	subs	r6, #1
 800cbb6:	4638      	mov	r0, r7
 800cbb8:	612e      	str	r6, [r5, #16]
 800cbba:	4621      	mov	r1, r4
 800cbbc:	f7ff fe24 	bl	800c808 <_Bfree>
 800cbc0:	4628      	mov	r0, r5
 800cbc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbc6:	f842 0f04 	str.w	r0, [r2, #4]!
 800cbca:	3301      	adds	r3, #1
 800cbcc:	e7c1      	b.n	800cb52 <__lshift+0x4a>
 800cbce:	3904      	subs	r1, #4
 800cbd0:	f853 2b04 	ldr.w	r2, [r3], #4
 800cbd4:	f841 2f04 	str.w	r2, [r1, #4]!
 800cbd8:	4298      	cmp	r0, r3
 800cbda:	d8f9      	bhi.n	800cbd0 <__lshift+0xc8>
 800cbdc:	e7ea      	b.n	800cbb4 <__lshift+0xac>
 800cbde:	bf00      	nop
 800cbe0:	08011eff 	.word	0x08011eff
 800cbe4:	08011f10 	.word	0x08011f10

0800cbe8 <__mdiff>:
 800cbe8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbec:	460d      	mov	r5, r1
 800cbee:	4607      	mov	r7, r0
 800cbf0:	4611      	mov	r1, r2
 800cbf2:	4628      	mov	r0, r5
 800cbf4:	4614      	mov	r4, r2
 800cbf6:	f003 f9eb 	bl	800ffd0 <__mcmp>
 800cbfa:	1e06      	subs	r6, r0, #0
 800cbfc:	d111      	bne.n	800cc22 <__mdiff+0x3a>
 800cbfe:	4631      	mov	r1, r6
 800cc00:	4638      	mov	r0, r7
 800cc02:	f7ff fdc1 	bl	800c788 <_Balloc>
 800cc06:	4602      	mov	r2, r0
 800cc08:	b928      	cbnz	r0, 800cc16 <__mdiff+0x2e>
 800cc0a:	4b39      	ldr	r3, [pc, #228]	; (800ccf0 <__mdiff+0x108>)
 800cc0c:	f240 2132 	movw	r1, #562	; 0x232
 800cc10:	4838      	ldr	r0, [pc, #224]	; (800ccf4 <__mdiff+0x10c>)
 800cc12:	f000 f8cd 	bl	800cdb0 <__assert_func>
 800cc16:	2301      	movs	r3, #1
 800cc18:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800cc1c:	4610      	mov	r0, r2
 800cc1e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc22:	bfa4      	itt	ge
 800cc24:	4623      	movge	r3, r4
 800cc26:	462c      	movge	r4, r5
 800cc28:	4638      	mov	r0, r7
 800cc2a:	6861      	ldr	r1, [r4, #4]
 800cc2c:	bfa6      	itte	ge
 800cc2e:	461d      	movge	r5, r3
 800cc30:	2600      	movge	r6, #0
 800cc32:	2601      	movlt	r6, #1
 800cc34:	f7ff fda8 	bl	800c788 <_Balloc>
 800cc38:	4602      	mov	r2, r0
 800cc3a:	b918      	cbnz	r0, 800cc44 <__mdiff+0x5c>
 800cc3c:	4b2c      	ldr	r3, [pc, #176]	; (800ccf0 <__mdiff+0x108>)
 800cc3e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cc42:	e7e5      	b.n	800cc10 <__mdiff+0x28>
 800cc44:	6927      	ldr	r7, [r4, #16]
 800cc46:	60c6      	str	r6, [r0, #12]
 800cc48:	692e      	ldr	r6, [r5, #16]
 800cc4a:	f104 0014 	add.w	r0, r4, #20
 800cc4e:	f105 0914 	add.w	r9, r5, #20
 800cc52:	f102 0e14 	add.w	lr, r2, #20
 800cc56:	eb00 0c87 	add.w	ip, r0, r7, lsl #2
 800cc5a:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cc5e:	3410      	adds	r4, #16
 800cc60:	46f2      	mov	sl, lr
 800cc62:	2100      	movs	r1, #0
 800cc64:	f859 3b04 	ldr.w	r3, [r9], #4
 800cc68:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800cc6c:	fa1f f883 	uxth.w	r8, r3
 800cc70:	fa11 f18b 	uxtah	r1, r1, fp
 800cc74:	0c1b      	lsrs	r3, r3, #16
 800cc76:	eba1 0808 	sub.w	r8, r1, r8
 800cc7a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cc7e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cc82:	fa1f f888 	uxth.w	r8, r8
 800cc86:	1419      	asrs	r1, r3, #16
 800cc88:	454e      	cmp	r6, r9
 800cc8a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cc8e:	f84a 3b04 	str.w	r3, [sl], #4
 800cc92:	d8e7      	bhi.n	800cc64 <__mdiff+0x7c>
 800cc94:	1b73      	subs	r3, r6, r5
 800cc96:	3b15      	subs	r3, #21
 800cc98:	f023 0303 	bic.w	r3, r3, #3
 800cc9c:	3304      	adds	r3, #4
 800cc9e:	3515      	adds	r5, #21
 800cca0:	42ae      	cmp	r6, r5
 800cca2:	bf38      	it	cc
 800cca4:	2304      	movcc	r3, #4
 800cca6:	4418      	add	r0, r3
 800cca8:	4473      	add	r3, lr
 800ccaa:	469e      	mov	lr, r3
 800ccac:	4606      	mov	r6, r0
 800ccae:	4566      	cmp	r6, ip
 800ccb0:	d30e      	bcc.n	800ccd0 <__mdiff+0xe8>
 800ccb2:	f10c 0103 	add.w	r1, ip, #3
 800ccb6:	1a09      	subs	r1, r1, r0
 800ccb8:	f021 0103 	bic.w	r1, r1, #3
 800ccbc:	3803      	subs	r0, #3
 800ccbe:	4584      	cmp	ip, r0
 800ccc0:	bf38      	it	cc
 800ccc2:	2100      	movcc	r1, #0
 800ccc4:	4419      	add	r1, r3
 800ccc6:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800ccca:	b17b      	cbz	r3, 800ccec <__mdiff+0x104>
 800cccc:	6117      	str	r7, [r2, #16]
 800ccce:	e7a5      	b.n	800cc1c <__mdiff+0x34>
 800ccd0:	f856 8b04 	ldr.w	r8, [r6], #4
 800ccd4:	fa11 f488 	uxtah	r4, r1, r8
 800ccd8:	1425      	asrs	r5, r4, #16
 800ccda:	eb05 4518 	add.w	r5, r5, r8, lsr #16
 800ccde:	b2a4      	uxth	r4, r4
 800cce0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800cce4:	f84e 4b04 	str.w	r4, [lr], #4
 800cce8:	1429      	asrs	r1, r5, #16
 800ccea:	e7e0      	b.n	800ccae <__mdiff+0xc6>
 800ccec:	3f01      	subs	r7, #1
 800ccee:	e7ea      	b.n	800ccc6 <__mdiff+0xde>
 800ccf0:	08011eff 	.word	0x08011eff
 800ccf4:	08011f10 	.word	0x08011f10

0800ccf8 <__d2b>:
 800ccf8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800ccfc:	2101      	movs	r1, #1
 800ccfe:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800cd02:	4690      	mov	r8, r2
 800cd04:	461d      	mov	r5, r3
 800cd06:	f7ff fd3f 	bl	800c788 <_Balloc>
 800cd0a:	4604      	mov	r4, r0
 800cd0c:	b930      	cbnz	r0, 800cd1c <__d2b+0x24>
 800cd0e:	4602      	mov	r2, r0
 800cd10:	4b25      	ldr	r3, [pc, #148]	; (800cda8 <__d2b+0xb0>)
 800cd12:	4826      	ldr	r0, [pc, #152]	; (800cdac <__d2b+0xb4>)
 800cd14:	f240 310a 	movw	r1, #778	; 0x30a
 800cd18:	f000 f84a 	bl	800cdb0 <__assert_func>
 800cd1c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800cd20:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800cd24:	bb2d      	cbnz	r5, 800cd72 <__d2b+0x7a>
 800cd26:	9301      	str	r3, [sp, #4]
 800cd28:	f1b8 0300 	subs.w	r3, r8, #0
 800cd2c:	d026      	beq.n	800cd7c <__d2b+0x84>
 800cd2e:	4668      	mov	r0, sp
 800cd30:	9300      	str	r3, [sp, #0]
 800cd32:	f003 f920 	bl	800ff76 <__lo0bits>
 800cd36:	9900      	ldr	r1, [sp, #0]
 800cd38:	b1f0      	cbz	r0, 800cd78 <__d2b+0x80>
 800cd3a:	9a01      	ldr	r2, [sp, #4]
 800cd3c:	f1c0 0320 	rsb	r3, r0, #32
 800cd40:	fa02 f303 	lsl.w	r3, r2, r3
 800cd44:	430b      	orrs	r3, r1
 800cd46:	40c2      	lsrs	r2, r0
 800cd48:	6163      	str	r3, [r4, #20]
 800cd4a:	9201      	str	r2, [sp, #4]
 800cd4c:	9b01      	ldr	r3, [sp, #4]
 800cd4e:	61a3      	str	r3, [r4, #24]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	bf14      	ite	ne
 800cd54:	2102      	movne	r1, #2
 800cd56:	2101      	moveq	r1, #1
 800cd58:	6121      	str	r1, [r4, #16]
 800cd5a:	b1c5      	cbz	r5, 800cd8e <__d2b+0x96>
 800cd5c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cd60:	4405      	add	r5, r0
 800cd62:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cd66:	603d      	str	r5, [r7, #0]
 800cd68:	6030      	str	r0, [r6, #0]
 800cd6a:	4620      	mov	r0, r4
 800cd6c:	b002      	add	sp, #8
 800cd6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cd76:	e7d6      	b.n	800cd26 <__d2b+0x2e>
 800cd78:	6161      	str	r1, [r4, #20]
 800cd7a:	e7e7      	b.n	800cd4c <__d2b+0x54>
 800cd7c:	a801      	add	r0, sp, #4
 800cd7e:	f003 f8fa 	bl	800ff76 <__lo0bits>
 800cd82:	9b01      	ldr	r3, [sp, #4]
 800cd84:	6163      	str	r3, [r4, #20]
 800cd86:	2101      	movs	r1, #1
 800cd88:	6121      	str	r1, [r4, #16]
 800cd8a:	3020      	adds	r0, #32
 800cd8c:	e7e5      	b.n	800cd5a <__d2b+0x62>
 800cd8e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800cd92:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cd96:	6038      	str	r0, [r7, #0]
 800cd98:	6918      	ldr	r0, [r3, #16]
 800cd9a:	f003 f8cc 	bl	800ff36 <__hi0bits>
 800cd9e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800cda2:	6031      	str	r1, [r6, #0]
 800cda4:	e7e1      	b.n	800cd6a <__d2b+0x72>
 800cda6:	bf00      	nop
 800cda8:	08011eff 	.word	0x08011eff
 800cdac:	08011f10 	.word	0x08011f10

0800cdb0 <__assert_func>:
 800cdb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cdb2:	4614      	mov	r4, r2
 800cdb4:	461a      	mov	r2, r3
 800cdb6:	4b09      	ldr	r3, [pc, #36]	; (800cddc <__assert_func+0x2c>)
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	4605      	mov	r5, r0
 800cdbc:	68d8      	ldr	r0, [r3, #12]
 800cdbe:	b14c      	cbz	r4, 800cdd4 <__assert_func+0x24>
 800cdc0:	4b07      	ldr	r3, [pc, #28]	; (800cde0 <__assert_func+0x30>)
 800cdc2:	9100      	str	r1, [sp, #0]
 800cdc4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cdc8:	4906      	ldr	r1, [pc, #24]	; (800cde4 <__assert_func+0x34>)
 800cdca:	462b      	mov	r3, r5
 800cdcc:	f000 f80e 	bl	800cdec <fiprintf>
 800cdd0:	f003 f96d 	bl	80100ae <abort>
 800cdd4:	4b04      	ldr	r3, [pc, #16]	; (800cde8 <__assert_func+0x38>)
 800cdd6:	461c      	mov	r4, r3
 800cdd8:	e7f3      	b.n	800cdc2 <__assert_func+0x12>
 800cdda:	bf00      	nop
 800cddc:	200000d4 	.word	0x200000d4
 800cde0:	08011f6b 	.word	0x08011f6b
 800cde4:	08011f78 	.word	0x08011f78
 800cde8:	08011fa6 	.word	0x08011fa6

0800cdec <fiprintf>:
 800cdec:	b40e      	push	{r1, r2, r3}
 800cdee:	b503      	push	{r0, r1, lr}
 800cdf0:	4601      	mov	r1, r0
 800cdf2:	ab03      	add	r3, sp, #12
 800cdf4:	4805      	ldr	r0, [pc, #20]	; (800ce0c <fiprintf+0x20>)
 800cdf6:	f853 2b04 	ldr.w	r2, [r3], #4
 800cdfa:	6800      	ldr	r0, [r0, #0]
 800cdfc:	9301      	str	r3, [sp, #4]
 800cdfe:	f000 f807 	bl	800ce10 <_vfiprintf_r>
 800ce02:	b002      	add	sp, #8
 800ce04:	f85d eb04 	ldr.w	lr, [sp], #4
 800ce08:	b003      	add	sp, #12
 800ce0a:	4770      	bx	lr
 800ce0c:	200000d4 	.word	0x200000d4

0800ce10 <_vfiprintf_r>:
 800ce10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce14:	460d      	mov	r5, r1
 800ce16:	b09d      	sub	sp, #116	; 0x74
 800ce18:	4614      	mov	r4, r2
 800ce1a:	4698      	mov	r8, r3
 800ce1c:	4606      	mov	r6, r0
 800ce1e:	b118      	cbz	r0, 800ce28 <_vfiprintf_r+0x18>
 800ce20:	6983      	ldr	r3, [r0, #24]
 800ce22:	b90b      	cbnz	r3, 800ce28 <_vfiprintf_r+0x18>
 800ce24:	f000 fae4 	bl	800d3f0 <__sinit>
 800ce28:	4b89      	ldr	r3, [pc, #548]	; (800d050 <_vfiprintf_r+0x240>)
 800ce2a:	429d      	cmp	r5, r3
 800ce2c:	d11b      	bne.n	800ce66 <_vfiprintf_r+0x56>
 800ce2e:	6875      	ldr	r5, [r6, #4]
 800ce30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ce32:	07d9      	lsls	r1, r3, #31
 800ce34:	d405      	bmi.n	800ce42 <_vfiprintf_r+0x32>
 800ce36:	89ab      	ldrh	r3, [r5, #12]
 800ce38:	059a      	lsls	r2, r3, #22
 800ce3a:	d402      	bmi.n	800ce42 <_vfiprintf_r+0x32>
 800ce3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ce3e:	f001 fa0a 	bl	800e256 <__retarget_lock_acquire_recursive>
 800ce42:	89ab      	ldrh	r3, [r5, #12]
 800ce44:	071b      	lsls	r3, r3, #28
 800ce46:	d501      	bpl.n	800ce4c <_vfiprintf_r+0x3c>
 800ce48:	692b      	ldr	r3, [r5, #16]
 800ce4a:	b9eb      	cbnz	r3, 800ce88 <_vfiprintf_r+0x78>
 800ce4c:	4629      	mov	r1, r5
 800ce4e:	4630      	mov	r0, r6
 800ce50:	f000 f960 	bl	800d114 <__swsetup_r>
 800ce54:	b1c0      	cbz	r0, 800ce88 <_vfiprintf_r+0x78>
 800ce56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ce58:	07dc      	lsls	r4, r3, #31
 800ce5a:	d50e      	bpl.n	800ce7a <_vfiprintf_r+0x6a>
 800ce5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ce60:	b01d      	add	sp, #116	; 0x74
 800ce62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce66:	4b7b      	ldr	r3, [pc, #492]	; (800d054 <_vfiprintf_r+0x244>)
 800ce68:	429d      	cmp	r5, r3
 800ce6a:	d101      	bne.n	800ce70 <_vfiprintf_r+0x60>
 800ce6c:	68b5      	ldr	r5, [r6, #8]
 800ce6e:	e7df      	b.n	800ce30 <_vfiprintf_r+0x20>
 800ce70:	4b79      	ldr	r3, [pc, #484]	; (800d058 <_vfiprintf_r+0x248>)
 800ce72:	429d      	cmp	r5, r3
 800ce74:	bf08      	it	eq
 800ce76:	68f5      	ldreq	r5, [r6, #12]
 800ce78:	e7da      	b.n	800ce30 <_vfiprintf_r+0x20>
 800ce7a:	89ab      	ldrh	r3, [r5, #12]
 800ce7c:	0598      	lsls	r0, r3, #22
 800ce7e:	d4ed      	bmi.n	800ce5c <_vfiprintf_r+0x4c>
 800ce80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ce82:	f001 f9f0 	bl	800e266 <__retarget_lock_release_recursive>
 800ce86:	e7e9      	b.n	800ce5c <_vfiprintf_r+0x4c>
 800ce88:	2300      	movs	r3, #0
 800ce8a:	9309      	str	r3, [sp, #36]	; 0x24
 800ce8c:	2320      	movs	r3, #32
 800ce8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ce92:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce96:	2330      	movs	r3, #48	; 0x30
 800ce98:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d05c <_vfiprintf_r+0x24c>
 800ce9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cea0:	f04f 0901 	mov.w	r9, #1
 800cea4:	4623      	mov	r3, r4
 800cea6:	469a      	mov	sl, r3
 800cea8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ceac:	b10a      	cbz	r2, 800ceb2 <_vfiprintf_r+0xa2>
 800ceae:	2a25      	cmp	r2, #37	; 0x25
 800ceb0:	d1f9      	bne.n	800cea6 <_vfiprintf_r+0x96>
 800ceb2:	ebba 0b04 	subs.w	fp, sl, r4
 800ceb6:	d00b      	beq.n	800ced0 <_vfiprintf_r+0xc0>
 800ceb8:	465b      	mov	r3, fp
 800ceba:	4622      	mov	r2, r4
 800cebc:	4629      	mov	r1, r5
 800cebe:	4630      	mov	r0, r6
 800cec0:	f003 f8d6 	bl	8010070 <__sfputs_r>
 800cec4:	3001      	adds	r0, #1
 800cec6:	f000 80aa 	beq.w	800d01e <_vfiprintf_r+0x20e>
 800ceca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cecc:	445a      	add	r2, fp
 800cece:	9209      	str	r2, [sp, #36]	; 0x24
 800ced0:	f89a 3000 	ldrb.w	r3, [sl]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	f000 80a2 	beq.w	800d01e <_vfiprintf_r+0x20e>
 800ceda:	2300      	movs	r3, #0
 800cedc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cee0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cee4:	f10a 0a01 	add.w	sl, sl, #1
 800cee8:	9304      	str	r3, [sp, #16]
 800ceea:	9307      	str	r3, [sp, #28]
 800ceec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cef0:	931a      	str	r3, [sp, #104]	; 0x68
 800cef2:	4654      	mov	r4, sl
 800cef4:	2205      	movs	r2, #5
 800cef6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cefa:	4858      	ldr	r0, [pc, #352]	; (800d05c <_vfiprintf_r+0x24c>)
 800cefc:	f7f3 f950 	bl	80001a0 <memchr>
 800cf00:	9a04      	ldr	r2, [sp, #16]
 800cf02:	b9d8      	cbnz	r0, 800cf3c <_vfiprintf_r+0x12c>
 800cf04:	06d1      	lsls	r1, r2, #27
 800cf06:	bf44      	itt	mi
 800cf08:	2320      	movmi	r3, #32
 800cf0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cf0e:	0713      	lsls	r3, r2, #28
 800cf10:	bf44      	itt	mi
 800cf12:	232b      	movmi	r3, #43	; 0x2b
 800cf14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cf18:	f89a 3000 	ldrb.w	r3, [sl]
 800cf1c:	2b2a      	cmp	r3, #42	; 0x2a
 800cf1e:	d015      	beq.n	800cf4c <_vfiprintf_r+0x13c>
 800cf20:	9a07      	ldr	r2, [sp, #28]
 800cf22:	4654      	mov	r4, sl
 800cf24:	2000      	movs	r0, #0
 800cf26:	f04f 0c0a 	mov.w	ip, #10
 800cf2a:	4621      	mov	r1, r4
 800cf2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cf30:	3b30      	subs	r3, #48	; 0x30
 800cf32:	2b09      	cmp	r3, #9
 800cf34:	d94e      	bls.n	800cfd4 <_vfiprintf_r+0x1c4>
 800cf36:	b1b0      	cbz	r0, 800cf66 <_vfiprintf_r+0x156>
 800cf38:	9207      	str	r2, [sp, #28]
 800cf3a:	e014      	b.n	800cf66 <_vfiprintf_r+0x156>
 800cf3c:	eba0 0308 	sub.w	r3, r0, r8
 800cf40:	fa09 f303 	lsl.w	r3, r9, r3
 800cf44:	4313      	orrs	r3, r2
 800cf46:	9304      	str	r3, [sp, #16]
 800cf48:	46a2      	mov	sl, r4
 800cf4a:	e7d2      	b.n	800cef2 <_vfiprintf_r+0xe2>
 800cf4c:	9b03      	ldr	r3, [sp, #12]
 800cf4e:	1d19      	adds	r1, r3, #4
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	9103      	str	r1, [sp, #12]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	bfbb      	ittet	lt
 800cf58:	425b      	neglt	r3, r3
 800cf5a:	f042 0202 	orrlt.w	r2, r2, #2
 800cf5e:	9307      	strge	r3, [sp, #28]
 800cf60:	9307      	strlt	r3, [sp, #28]
 800cf62:	bfb8      	it	lt
 800cf64:	9204      	strlt	r2, [sp, #16]
 800cf66:	7823      	ldrb	r3, [r4, #0]
 800cf68:	2b2e      	cmp	r3, #46	; 0x2e
 800cf6a:	d10c      	bne.n	800cf86 <_vfiprintf_r+0x176>
 800cf6c:	7863      	ldrb	r3, [r4, #1]
 800cf6e:	2b2a      	cmp	r3, #42	; 0x2a
 800cf70:	d135      	bne.n	800cfde <_vfiprintf_r+0x1ce>
 800cf72:	9b03      	ldr	r3, [sp, #12]
 800cf74:	1d1a      	adds	r2, r3, #4
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	9203      	str	r2, [sp, #12]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	bfb8      	it	lt
 800cf7e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800cf82:	3402      	adds	r4, #2
 800cf84:	9305      	str	r3, [sp, #20]
 800cf86:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800d060 <_vfiprintf_r+0x250>
 800cf8a:	7821      	ldrb	r1, [r4, #0]
 800cf8c:	2203      	movs	r2, #3
 800cf8e:	4650      	mov	r0, sl
 800cf90:	f7f3 f906 	bl	80001a0 <memchr>
 800cf94:	b140      	cbz	r0, 800cfa8 <_vfiprintf_r+0x198>
 800cf96:	2340      	movs	r3, #64	; 0x40
 800cf98:	eba0 000a 	sub.w	r0, r0, sl
 800cf9c:	fa03 f000 	lsl.w	r0, r3, r0
 800cfa0:	9b04      	ldr	r3, [sp, #16]
 800cfa2:	4303      	orrs	r3, r0
 800cfa4:	3401      	adds	r4, #1
 800cfa6:	9304      	str	r3, [sp, #16]
 800cfa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfac:	482d      	ldr	r0, [pc, #180]	; (800d064 <_vfiprintf_r+0x254>)
 800cfae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cfb2:	2206      	movs	r2, #6
 800cfb4:	f7f3 f8f4 	bl	80001a0 <memchr>
 800cfb8:	2800      	cmp	r0, #0
 800cfba:	d03f      	beq.n	800d03c <_vfiprintf_r+0x22c>
 800cfbc:	4b2a      	ldr	r3, [pc, #168]	; (800d068 <_vfiprintf_r+0x258>)
 800cfbe:	bb1b      	cbnz	r3, 800d008 <_vfiprintf_r+0x1f8>
 800cfc0:	9b03      	ldr	r3, [sp, #12]
 800cfc2:	3307      	adds	r3, #7
 800cfc4:	f023 0307 	bic.w	r3, r3, #7
 800cfc8:	3308      	adds	r3, #8
 800cfca:	9303      	str	r3, [sp, #12]
 800cfcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cfce:	443b      	add	r3, r7
 800cfd0:	9309      	str	r3, [sp, #36]	; 0x24
 800cfd2:	e767      	b.n	800cea4 <_vfiprintf_r+0x94>
 800cfd4:	fb0c 3202 	mla	r2, ip, r2, r3
 800cfd8:	460c      	mov	r4, r1
 800cfda:	2001      	movs	r0, #1
 800cfdc:	e7a5      	b.n	800cf2a <_vfiprintf_r+0x11a>
 800cfde:	2300      	movs	r3, #0
 800cfe0:	3401      	adds	r4, #1
 800cfe2:	9305      	str	r3, [sp, #20]
 800cfe4:	4619      	mov	r1, r3
 800cfe6:	f04f 0c0a 	mov.w	ip, #10
 800cfea:	4620      	mov	r0, r4
 800cfec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cff0:	3a30      	subs	r2, #48	; 0x30
 800cff2:	2a09      	cmp	r2, #9
 800cff4:	d903      	bls.n	800cffe <_vfiprintf_r+0x1ee>
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d0c5      	beq.n	800cf86 <_vfiprintf_r+0x176>
 800cffa:	9105      	str	r1, [sp, #20]
 800cffc:	e7c3      	b.n	800cf86 <_vfiprintf_r+0x176>
 800cffe:	fb0c 2101 	mla	r1, ip, r1, r2
 800d002:	4604      	mov	r4, r0
 800d004:	2301      	movs	r3, #1
 800d006:	e7f0      	b.n	800cfea <_vfiprintf_r+0x1da>
 800d008:	ab03      	add	r3, sp, #12
 800d00a:	9300      	str	r3, [sp, #0]
 800d00c:	462a      	mov	r2, r5
 800d00e:	4b17      	ldr	r3, [pc, #92]	; (800d06c <_vfiprintf_r+0x25c>)
 800d010:	a904      	add	r1, sp, #16
 800d012:	4630      	mov	r0, r6
 800d014:	f7ff f848 	bl	800c0a8 <_printf_float>
 800d018:	4607      	mov	r7, r0
 800d01a:	1c78      	adds	r0, r7, #1
 800d01c:	d1d6      	bne.n	800cfcc <_vfiprintf_r+0x1bc>
 800d01e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d020:	07d9      	lsls	r1, r3, #31
 800d022:	d405      	bmi.n	800d030 <_vfiprintf_r+0x220>
 800d024:	89ab      	ldrh	r3, [r5, #12]
 800d026:	059a      	lsls	r2, r3, #22
 800d028:	d402      	bmi.n	800d030 <_vfiprintf_r+0x220>
 800d02a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d02c:	f001 f91b 	bl	800e266 <__retarget_lock_release_recursive>
 800d030:	89ab      	ldrh	r3, [r5, #12]
 800d032:	065b      	lsls	r3, r3, #25
 800d034:	f53f af12 	bmi.w	800ce5c <_vfiprintf_r+0x4c>
 800d038:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d03a:	e711      	b.n	800ce60 <_vfiprintf_r+0x50>
 800d03c:	ab03      	add	r3, sp, #12
 800d03e:	9300      	str	r3, [sp, #0]
 800d040:	462a      	mov	r2, r5
 800d042:	4b0a      	ldr	r3, [pc, #40]	; (800d06c <_vfiprintf_r+0x25c>)
 800d044:	a904      	add	r1, sp, #16
 800d046:	4630      	mov	r0, r6
 800d048:	f7ff fa58 	bl	800c4fc <_printf_i>
 800d04c:	e7e4      	b.n	800d018 <_vfiprintf_r+0x208>
 800d04e:	bf00      	nop
 800d050:	08011d0c 	.word	0x08011d0c
 800d054:	08011d2c 	.word	0x08011d2c
 800d058:	08011cec 	.word	0x08011cec
 800d05c:	08011fb1 	.word	0x08011fb1
 800d060:	08011fb7 	.word	0x08011fb7
 800d064:	08011fbb 	.word	0x08011fbb
 800d068:	0800c0a9 	.word	0x0800c0a9
 800d06c:	08010071 	.word	0x08010071

0800d070 <__swbuf_r>:
 800d070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d072:	460e      	mov	r6, r1
 800d074:	4614      	mov	r4, r2
 800d076:	4605      	mov	r5, r0
 800d078:	b118      	cbz	r0, 800d082 <__swbuf_r+0x12>
 800d07a:	6983      	ldr	r3, [r0, #24]
 800d07c:	b90b      	cbnz	r3, 800d082 <__swbuf_r+0x12>
 800d07e:	f000 f9b7 	bl	800d3f0 <__sinit>
 800d082:	4b21      	ldr	r3, [pc, #132]	; (800d108 <__swbuf_r+0x98>)
 800d084:	429c      	cmp	r4, r3
 800d086:	d12b      	bne.n	800d0e0 <__swbuf_r+0x70>
 800d088:	686c      	ldr	r4, [r5, #4]
 800d08a:	69a3      	ldr	r3, [r4, #24]
 800d08c:	60a3      	str	r3, [r4, #8]
 800d08e:	89a3      	ldrh	r3, [r4, #12]
 800d090:	071a      	lsls	r2, r3, #28
 800d092:	d52f      	bpl.n	800d0f4 <__swbuf_r+0x84>
 800d094:	6923      	ldr	r3, [r4, #16]
 800d096:	b36b      	cbz	r3, 800d0f4 <__swbuf_r+0x84>
 800d098:	6923      	ldr	r3, [r4, #16]
 800d09a:	6820      	ldr	r0, [r4, #0]
 800d09c:	1ac0      	subs	r0, r0, r3
 800d09e:	6963      	ldr	r3, [r4, #20]
 800d0a0:	b2f6      	uxtb	r6, r6
 800d0a2:	4283      	cmp	r3, r0
 800d0a4:	4637      	mov	r7, r6
 800d0a6:	dc04      	bgt.n	800d0b2 <__swbuf_r+0x42>
 800d0a8:	4621      	mov	r1, r4
 800d0aa:	4628      	mov	r0, r5
 800d0ac:	f000 f922 	bl	800d2f4 <_fflush_r>
 800d0b0:	bb30      	cbnz	r0, 800d100 <__swbuf_r+0x90>
 800d0b2:	68a3      	ldr	r3, [r4, #8]
 800d0b4:	3b01      	subs	r3, #1
 800d0b6:	60a3      	str	r3, [r4, #8]
 800d0b8:	6823      	ldr	r3, [r4, #0]
 800d0ba:	1c5a      	adds	r2, r3, #1
 800d0bc:	6022      	str	r2, [r4, #0]
 800d0be:	701e      	strb	r6, [r3, #0]
 800d0c0:	6963      	ldr	r3, [r4, #20]
 800d0c2:	3001      	adds	r0, #1
 800d0c4:	4283      	cmp	r3, r0
 800d0c6:	d004      	beq.n	800d0d2 <__swbuf_r+0x62>
 800d0c8:	89a3      	ldrh	r3, [r4, #12]
 800d0ca:	07db      	lsls	r3, r3, #31
 800d0cc:	d506      	bpl.n	800d0dc <__swbuf_r+0x6c>
 800d0ce:	2e0a      	cmp	r6, #10
 800d0d0:	d104      	bne.n	800d0dc <__swbuf_r+0x6c>
 800d0d2:	4621      	mov	r1, r4
 800d0d4:	4628      	mov	r0, r5
 800d0d6:	f000 f90d 	bl	800d2f4 <_fflush_r>
 800d0da:	b988      	cbnz	r0, 800d100 <__swbuf_r+0x90>
 800d0dc:	4638      	mov	r0, r7
 800d0de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d0e0:	4b0a      	ldr	r3, [pc, #40]	; (800d10c <__swbuf_r+0x9c>)
 800d0e2:	429c      	cmp	r4, r3
 800d0e4:	d101      	bne.n	800d0ea <__swbuf_r+0x7a>
 800d0e6:	68ac      	ldr	r4, [r5, #8]
 800d0e8:	e7cf      	b.n	800d08a <__swbuf_r+0x1a>
 800d0ea:	4b09      	ldr	r3, [pc, #36]	; (800d110 <__swbuf_r+0xa0>)
 800d0ec:	429c      	cmp	r4, r3
 800d0ee:	bf08      	it	eq
 800d0f0:	68ec      	ldreq	r4, [r5, #12]
 800d0f2:	e7ca      	b.n	800d08a <__swbuf_r+0x1a>
 800d0f4:	4621      	mov	r1, r4
 800d0f6:	4628      	mov	r0, r5
 800d0f8:	f000 f80c 	bl	800d114 <__swsetup_r>
 800d0fc:	2800      	cmp	r0, #0
 800d0fe:	d0cb      	beq.n	800d098 <__swbuf_r+0x28>
 800d100:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800d104:	e7ea      	b.n	800d0dc <__swbuf_r+0x6c>
 800d106:	bf00      	nop
 800d108:	08011d0c 	.word	0x08011d0c
 800d10c:	08011d2c 	.word	0x08011d2c
 800d110:	08011cec 	.word	0x08011cec

0800d114 <__swsetup_r>:
 800d114:	4b32      	ldr	r3, [pc, #200]	; (800d1e0 <__swsetup_r+0xcc>)
 800d116:	b570      	push	{r4, r5, r6, lr}
 800d118:	681d      	ldr	r5, [r3, #0]
 800d11a:	4606      	mov	r6, r0
 800d11c:	460c      	mov	r4, r1
 800d11e:	b125      	cbz	r5, 800d12a <__swsetup_r+0x16>
 800d120:	69ab      	ldr	r3, [r5, #24]
 800d122:	b913      	cbnz	r3, 800d12a <__swsetup_r+0x16>
 800d124:	4628      	mov	r0, r5
 800d126:	f000 f963 	bl	800d3f0 <__sinit>
 800d12a:	4b2e      	ldr	r3, [pc, #184]	; (800d1e4 <__swsetup_r+0xd0>)
 800d12c:	429c      	cmp	r4, r3
 800d12e:	d10f      	bne.n	800d150 <__swsetup_r+0x3c>
 800d130:	686c      	ldr	r4, [r5, #4]
 800d132:	89a3      	ldrh	r3, [r4, #12]
 800d134:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d138:	0719      	lsls	r1, r3, #28
 800d13a:	d42c      	bmi.n	800d196 <__swsetup_r+0x82>
 800d13c:	06dd      	lsls	r5, r3, #27
 800d13e:	d411      	bmi.n	800d164 <__swsetup_r+0x50>
 800d140:	2309      	movs	r3, #9
 800d142:	6033      	str	r3, [r6, #0]
 800d144:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d148:	81a3      	strh	r3, [r4, #12]
 800d14a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d14e:	e03e      	b.n	800d1ce <__swsetup_r+0xba>
 800d150:	4b25      	ldr	r3, [pc, #148]	; (800d1e8 <__swsetup_r+0xd4>)
 800d152:	429c      	cmp	r4, r3
 800d154:	d101      	bne.n	800d15a <__swsetup_r+0x46>
 800d156:	68ac      	ldr	r4, [r5, #8]
 800d158:	e7eb      	b.n	800d132 <__swsetup_r+0x1e>
 800d15a:	4b24      	ldr	r3, [pc, #144]	; (800d1ec <__swsetup_r+0xd8>)
 800d15c:	429c      	cmp	r4, r3
 800d15e:	bf08      	it	eq
 800d160:	68ec      	ldreq	r4, [r5, #12]
 800d162:	e7e6      	b.n	800d132 <__swsetup_r+0x1e>
 800d164:	0758      	lsls	r0, r3, #29
 800d166:	d512      	bpl.n	800d18e <__swsetup_r+0x7a>
 800d168:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d16a:	b141      	cbz	r1, 800d17e <__swsetup_r+0x6a>
 800d16c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d170:	4299      	cmp	r1, r3
 800d172:	d002      	beq.n	800d17a <__swsetup_r+0x66>
 800d174:	4630      	mov	r0, r6
 800d176:	f7fe fef3 	bl	800bf60 <_free_r>
 800d17a:	2300      	movs	r3, #0
 800d17c:	6363      	str	r3, [r4, #52]	; 0x34
 800d17e:	89a3      	ldrh	r3, [r4, #12]
 800d180:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d184:	81a3      	strh	r3, [r4, #12]
 800d186:	2300      	movs	r3, #0
 800d188:	6063      	str	r3, [r4, #4]
 800d18a:	6923      	ldr	r3, [r4, #16]
 800d18c:	6023      	str	r3, [r4, #0]
 800d18e:	89a3      	ldrh	r3, [r4, #12]
 800d190:	f043 0308 	orr.w	r3, r3, #8
 800d194:	81a3      	strh	r3, [r4, #12]
 800d196:	6923      	ldr	r3, [r4, #16]
 800d198:	b94b      	cbnz	r3, 800d1ae <__swsetup_r+0x9a>
 800d19a:	89a3      	ldrh	r3, [r4, #12]
 800d19c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d1a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d1a4:	d003      	beq.n	800d1ae <__swsetup_r+0x9a>
 800d1a6:	4621      	mov	r1, r4
 800d1a8:	4630      	mov	r0, r6
 800d1aa:	f000 f99f 	bl	800d4ec <__smakebuf_r>
 800d1ae:	89a0      	ldrh	r0, [r4, #12]
 800d1b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d1b4:	f010 0301 	ands.w	r3, r0, #1
 800d1b8:	d00a      	beq.n	800d1d0 <__swsetup_r+0xbc>
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	60a3      	str	r3, [r4, #8]
 800d1be:	6963      	ldr	r3, [r4, #20]
 800d1c0:	425b      	negs	r3, r3
 800d1c2:	61a3      	str	r3, [r4, #24]
 800d1c4:	6923      	ldr	r3, [r4, #16]
 800d1c6:	b943      	cbnz	r3, 800d1da <__swsetup_r+0xc6>
 800d1c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d1cc:	d1ba      	bne.n	800d144 <__swsetup_r+0x30>
 800d1ce:	bd70      	pop	{r4, r5, r6, pc}
 800d1d0:	0781      	lsls	r1, r0, #30
 800d1d2:	bf58      	it	pl
 800d1d4:	6963      	ldrpl	r3, [r4, #20]
 800d1d6:	60a3      	str	r3, [r4, #8]
 800d1d8:	e7f4      	b.n	800d1c4 <__swsetup_r+0xb0>
 800d1da:	2000      	movs	r0, #0
 800d1dc:	e7f7      	b.n	800d1ce <__swsetup_r+0xba>
 800d1de:	bf00      	nop
 800d1e0:	200000d4 	.word	0x200000d4
 800d1e4:	08011d0c 	.word	0x08011d0c
 800d1e8:	08011d2c 	.word	0x08011d2c
 800d1ec:	08011cec 	.word	0x08011cec

0800d1f0 <__sflush_r>:
 800d1f0:	898a      	ldrh	r2, [r1, #12]
 800d1f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1f4:	4605      	mov	r5, r0
 800d1f6:	0710      	lsls	r0, r2, #28
 800d1f8:	460c      	mov	r4, r1
 800d1fa:	d457      	bmi.n	800d2ac <__sflush_r+0xbc>
 800d1fc:	684b      	ldr	r3, [r1, #4]
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	dc04      	bgt.n	800d20c <__sflush_r+0x1c>
 800d202:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d204:	2b00      	cmp	r3, #0
 800d206:	dc01      	bgt.n	800d20c <__sflush_r+0x1c>
 800d208:	2000      	movs	r0, #0
 800d20a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d20c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d20e:	2e00      	cmp	r6, #0
 800d210:	d0fa      	beq.n	800d208 <__sflush_r+0x18>
 800d212:	2300      	movs	r3, #0
 800d214:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d218:	682f      	ldr	r7, [r5, #0]
 800d21a:	602b      	str	r3, [r5, #0]
 800d21c:	d032      	beq.n	800d284 <__sflush_r+0x94>
 800d21e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d220:	89a3      	ldrh	r3, [r4, #12]
 800d222:	075a      	lsls	r2, r3, #29
 800d224:	d505      	bpl.n	800d232 <__sflush_r+0x42>
 800d226:	6863      	ldr	r3, [r4, #4]
 800d228:	1ac0      	subs	r0, r0, r3
 800d22a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d22c:	b10b      	cbz	r3, 800d232 <__sflush_r+0x42>
 800d22e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d230:	1ac0      	subs	r0, r0, r3
 800d232:	2300      	movs	r3, #0
 800d234:	4602      	mov	r2, r0
 800d236:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d238:	6a21      	ldr	r1, [r4, #32]
 800d23a:	4628      	mov	r0, r5
 800d23c:	47b0      	blx	r6
 800d23e:	1c43      	adds	r3, r0, #1
 800d240:	89a3      	ldrh	r3, [r4, #12]
 800d242:	d106      	bne.n	800d252 <__sflush_r+0x62>
 800d244:	6829      	ldr	r1, [r5, #0]
 800d246:	291d      	cmp	r1, #29
 800d248:	d82c      	bhi.n	800d2a4 <__sflush_r+0xb4>
 800d24a:	4a29      	ldr	r2, [pc, #164]	; (800d2f0 <__sflush_r+0x100>)
 800d24c:	40ca      	lsrs	r2, r1
 800d24e:	07d6      	lsls	r6, r2, #31
 800d250:	d528      	bpl.n	800d2a4 <__sflush_r+0xb4>
 800d252:	2200      	movs	r2, #0
 800d254:	6062      	str	r2, [r4, #4]
 800d256:	04d9      	lsls	r1, r3, #19
 800d258:	6922      	ldr	r2, [r4, #16]
 800d25a:	6022      	str	r2, [r4, #0]
 800d25c:	d504      	bpl.n	800d268 <__sflush_r+0x78>
 800d25e:	1c42      	adds	r2, r0, #1
 800d260:	d101      	bne.n	800d266 <__sflush_r+0x76>
 800d262:	682b      	ldr	r3, [r5, #0]
 800d264:	b903      	cbnz	r3, 800d268 <__sflush_r+0x78>
 800d266:	6560      	str	r0, [r4, #84]	; 0x54
 800d268:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d26a:	602f      	str	r7, [r5, #0]
 800d26c:	2900      	cmp	r1, #0
 800d26e:	d0cb      	beq.n	800d208 <__sflush_r+0x18>
 800d270:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d274:	4299      	cmp	r1, r3
 800d276:	d002      	beq.n	800d27e <__sflush_r+0x8e>
 800d278:	4628      	mov	r0, r5
 800d27a:	f7fe fe71 	bl	800bf60 <_free_r>
 800d27e:	2000      	movs	r0, #0
 800d280:	6360      	str	r0, [r4, #52]	; 0x34
 800d282:	e7c2      	b.n	800d20a <__sflush_r+0x1a>
 800d284:	6a21      	ldr	r1, [r4, #32]
 800d286:	2301      	movs	r3, #1
 800d288:	4628      	mov	r0, r5
 800d28a:	47b0      	blx	r6
 800d28c:	1c41      	adds	r1, r0, #1
 800d28e:	d1c7      	bne.n	800d220 <__sflush_r+0x30>
 800d290:	682b      	ldr	r3, [r5, #0]
 800d292:	2b00      	cmp	r3, #0
 800d294:	d0c4      	beq.n	800d220 <__sflush_r+0x30>
 800d296:	2b1d      	cmp	r3, #29
 800d298:	d001      	beq.n	800d29e <__sflush_r+0xae>
 800d29a:	2b16      	cmp	r3, #22
 800d29c:	d101      	bne.n	800d2a2 <__sflush_r+0xb2>
 800d29e:	602f      	str	r7, [r5, #0]
 800d2a0:	e7b2      	b.n	800d208 <__sflush_r+0x18>
 800d2a2:	89a3      	ldrh	r3, [r4, #12]
 800d2a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d2a8:	81a3      	strh	r3, [r4, #12]
 800d2aa:	e7ae      	b.n	800d20a <__sflush_r+0x1a>
 800d2ac:	690f      	ldr	r7, [r1, #16]
 800d2ae:	2f00      	cmp	r7, #0
 800d2b0:	d0aa      	beq.n	800d208 <__sflush_r+0x18>
 800d2b2:	0793      	lsls	r3, r2, #30
 800d2b4:	680e      	ldr	r6, [r1, #0]
 800d2b6:	bf08      	it	eq
 800d2b8:	694b      	ldreq	r3, [r1, #20]
 800d2ba:	600f      	str	r7, [r1, #0]
 800d2bc:	bf18      	it	ne
 800d2be:	2300      	movne	r3, #0
 800d2c0:	1bf6      	subs	r6, r6, r7
 800d2c2:	608b      	str	r3, [r1, #8]
 800d2c4:	2e00      	cmp	r6, #0
 800d2c6:	dd9f      	ble.n	800d208 <__sflush_r+0x18>
 800d2c8:	6a21      	ldr	r1, [r4, #32]
 800d2ca:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800d2ce:	4633      	mov	r3, r6
 800d2d0:	463a      	mov	r2, r7
 800d2d2:	4628      	mov	r0, r5
 800d2d4:	47e0      	blx	ip
 800d2d6:	2800      	cmp	r0, #0
 800d2d8:	dc06      	bgt.n	800d2e8 <__sflush_r+0xf8>
 800d2da:	89a3      	ldrh	r3, [r4, #12]
 800d2dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d2e0:	81a3      	strh	r3, [r4, #12]
 800d2e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d2e6:	e790      	b.n	800d20a <__sflush_r+0x1a>
 800d2e8:	4407      	add	r7, r0
 800d2ea:	1a36      	subs	r6, r6, r0
 800d2ec:	e7ea      	b.n	800d2c4 <__sflush_r+0xd4>
 800d2ee:	bf00      	nop
 800d2f0:	20400001 	.word	0x20400001

0800d2f4 <_fflush_r>:
 800d2f4:	b538      	push	{r3, r4, r5, lr}
 800d2f6:	690b      	ldr	r3, [r1, #16]
 800d2f8:	4605      	mov	r5, r0
 800d2fa:	460c      	mov	r4, r1
 800d2fc:	b913      	cbnz	r3, 800d304 <_fflush_r+0x10>
 800d2fe:	2500      	movs	r5, #0
 800d300:	4628      	mov	r0, r5
 800d302:	bd38      	pop	{r3, r4, r5, pc}
 800d304:	b118      	cbz	r0, 800d30e <_fflush_r+0x1a>
 800d306:	6983      	ldr	r3, [r0, #24]
 800d308:	b90b      	cbnz	r3, 800d30e <_fflush_r+0x1a>
 800d30a:	f000 f871 	bl	800d3f0 <__sinit>
 800d30e:	4b14      	ldr	r3, [pc, #80]	; (800d360 <_fflush_r+0x6c>)
 800d310:	429c      	cmp	r4, r3
 800d312:	d11b      	bne.n	800d34c <_fflush_r+0x58>
 800d314:	686c      	ldr	r4, [r5, #4]
 800d316:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d0ef      	beq.n	800d2fe <_fflush_r+0xa>
 800d31e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d320:	07d0      	lsls	r0, r2, #31
 800d322:	d404      	bmi.n	800d32e <_fflush_r+0x3a>
 800d324:	0599      	lsls	r1, r3, #22
 800d326:	d402      	bmi.n	800d32e <_fflush_r+0x3a>
 800d328:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d32a:	f000 ff94 	bl	800e256 <__retarget_lock_acquire_recursive>
 800d32e:	4628      	mov	r0, r5
 800d330:	4621      	mov	r1, r4
 800d332:	f7ff ff5d 	bl	800d1f0 <__sflush_r>
 800d336:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d338:	07da      	lsls	r2, r3, #31
 800d33a:	4605      	mov	r5, r0
 800d33c:	d4e0      	bmi.n	800d300 <_fflush_r+0xc>
 800d33e:	89a3      	ldrh	r3, [r4, #12]
 800d340:	059b      	lsls	r3, r3, #22
 800d342:	d4dd      	bmi.n	800d300 <_fflush_r+0xc>
 800d344:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d346:	f000 ff8e 	bl	800e266 <__retarget_lock_release_recursive>
 800d34a:	e7d9      	b.n	800d300 <_fflush_r+0xc>
 800d34c:	4b05      	ldr	r3, [pc, #20]	; (800d364 <_fflush_r+0x70>)
 800d34e:	429c      	cmp	r4, r3
 800d350:	d101      	bne.n	800d356 <_fflush_r+0x62>
 800d352:	68ac      	ldr	r4, [r5, #8]
 800d354:	e7df      	b.n	800d316 <_fflush_r+0x22>
 800d356:	4b04      	ldr	r3, [pc, #16]	; (800d368 <_fflush_r+0x74>)
 800d358:	429c      	cmp	r4, r3
 800d35a:	bf08      	it	eq
 800d35c:	68ec      	ldreq	r4, [r5, #12]
 800d35e:	e7da      	b.n	800d316 <_fflush_r+0x22>
 800d360:	08011d0c 	.word	0x08011d0c
 800d364:	08011d2c 	.word	0x08011d2c
 800d368:	08011cec 	.word	0x08011cec

0800d36c <std>:
 800d36c:	2300      	movs	r3, #0
 800d36e:	b510      	push	{r4, lr}
 800d370:	4604      	mov	r4, r0
 800d372:	e9c0 3300 	strd	r3, r3, [r0]
 800d376:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d37a:	6083      	str	r3, [r0, #8]
 800d37c:	8181      	strh	r1, [r0, #12]
 800d37e:	6643      	str	r3, [r0, #100]	; 0x64
 800d380:	81c2      	strh	r2, [r0, #14]
 800d382:	6183      	str	r3, [r0, #24]
 800d384:	4619      	mov	r1, r3
 800d386:	2208      	movs	r2, #8
 800d388:	305c      	adds	r0, #92	; 0x5c
 800d38a:	f002 fc2e 	bl	800fbea <memset>
 800d38e:	4b05      	ldr	r3, [pc, #20]	; (800d3a4 <std+0x38>)
 800d390:	6263      	str	r3, [r4, #36]	; 0x24
 800d392:	4b05      	ldr	r3, [pc, #20]	; (800d3a8 <std+0x3c>)
 800d394:	62a3      	str	r3, [r4, #40]	; 0x28
 800d396:	4b05      	ldr	r3, [pc, #20]	; (800d3ac <std+0x40>)
 800d398:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d39a:	4b05      	ldr	r3, [pc, #20]	; (800d3b0 <std+0x44>)
 800d39c:	6224      	str	r4, [r4, #32]
 800d39e:	6323      	str	r3, [r4, #48]	; 0x30
 800d3a0:	bd10      	pop	{r4, pc}
 800d3a2:	bf00      	nop
 800d3a4:	080101c5 	.word	0x080101c5
 800d3a8:	080101e7 	.word	0x080101e7
 800d3ac:	0801021f 	.word	0x0801021f
 800d3b0:	08010243 	.word	0x08010243

0800d3b4 <_cleanup_r>:
 800d3b4:	4901      	ldr	r1, [pc, #4]	; (800d3bc <_cleanup_r+0x8>)
 800d3b6:	f002 be97 	b.w	80100e8 <_fwalk_reent>
 800d3ba:	bf00      	nop
 800d3bc:	0800d2f5 	.word	0x0800d2f5

0800d3c0 <__sfp_lock_acquire>:
 800d3c0:	4801      	ldr	r0, [pc, #4]	; (800d3c8 <__sfp_lock_acquire+0x8>)
 800d3c2:	f000 bf48 	b.w	800e256 <__retarget_lock_acquire_recursive>
 800d3c6:	bf00      	nop
 800d3c8:	200003bc 	.word	0x200003bc

0800d3cc <__sfp_lock_release>:
 800d3cc:	4801      	ldr	r0, [pc, #4]	; (800d3d4 <__sfp_lock_release+0x8>)
 800d3ce:	f000 bf4a 	b.w	800e266 <__retarget_lock_release_recursive>
 800d3d2:	bf00      	nop
 800d3d4:	200003bc 	.word	0x200003bc

0800d3d8 <__sinit_lock_acquire>:
 800d3d8:	4801      	ldr	r0, [pc, #4]	; (800d3e0 <__sinit_lock_acquire+0x8>)
 800d3da:	f000 bf3c 	b.w	800e256 <__retarget_lock_acquire_recursive>
 800d3de:	bf00      	nop
 800d3e0:	200003d0 	.word	0x200003d0

0800d3e4 <__sinit_lock_release>:
 800d3e4:	4801      	ldr	r0, [pc, #4]	; (800d3ec <__sinit_lock_release+0x8>)
 800d3e6:	f000 bf3e 	b.w	800e266 <__retarget_lock_release_recursive>
 800d3ea:	bf00      	nop
 800d3ec:	200003d0 	.word	0x200003d0

0800d3f0 <__sinit>:
 800d3f0:	b510      	push	{r4, lr}
 800d3f2:	4604      	mov	r4, r0
 800d3f4:	f7ff fff0 	bl	800d3d8 <__sinit_lock_acquire>
 800d3f8:	69a3      	ldr	r3, [r4, #24]
 800d3fa:	b11b      	cbz	r3, 800d404 <__sinit+0x14>
 800d3fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d400:	f7ff bff0 	b.w	800d3e4 <__sinit_lock_release>
 800d404:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d408:	6523      	str	r3, [r4, #80]	; 0x50
 800d40a:	4b13      	ldr	r3, [pc, #76]	; (800d458 <__sinit+0x68>)
 800d40c:	4a13      	ldr	r2, [pc, #76]	; (800d45c <__sinit+0x6c>)
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	62a2      	str	r2, [r4, #40]	; 0x28
 800d412:	42a3      	cmp	r3, r4
 800d414:	bf04      	itt	eq
 800d416:	2301      	moveq	r3, #1
 800d418:	61a3      	streq	r3, [r4, #24]
 800d41a:	4620      	mov	r0, r4
 800d41c:	f000 f820 	bl	800d460 <__sfp>
 800d420:	6060      	str	r0, [r4, #4]
 800d422:	4620      	mov	r0, r4
 800d424:	f000 f81c 	bl	800d460 <__sfp>
 800d428:	60a0      	str	r0, [r4, #8]
 800d42a:	4620      	mov	r0, r4
 800d42c:	f000 f818 	bl	800d460 <__sfp>
 800d430:	2200      	movs	r2, #0
 800d432:	60e0      	str	r0, [r4, #12]
 800d434:	2104      	movs	r1, #4
 800d436:	6860      	ldr	r0, [r4, #4]
 800d438:	f7ff ff98 	bl	800d36c <std>
 800d43c:	68a0      	ldr	r0, [r4, #8]
 800d43e:	2201      	movs	r2, #1
 800d440:	2109      	movs	r1, #9
 800d442:	f7ff ff93 	bl	800d36c <std>
 800d446:	68e0      	ldr	r0, [r4, #12]
 800d448:	2202      	movs	r2, #2
 800d44a:	2112      	movs	r1, #18
 800d44c:	f7ff ff8e 	bl	800d36c <std>
 800d450:	2301      	movs	r3, #1
 800d452:	61a3      	str	r3, [r4, #24]
 800d454:	e7d2      	b.n	800d3fc <__sinit+0xc>
 800d456:	bf00      	nop
 800d458:	08011cdc 	.word	0x08011cdc
 800d45c:	0800d3b5 	.word	0x0800d3b5

0800d460 <__sfp>:
 800d460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d462:	4607      	mov	r7, r0
 800d464:	f7ff ffac 	bl	800d3c0 <__sfp_lock_acquire>
 800d468:	4b1e      	ldr	r3, [pc, #120]	; (800d4e4 <__sfp+0x84>)
 800d46a:	681e      	ldr	r6, [r3, #0]
 800d46c:	69b3      	ldr	r3, [r6, #24]
 800d46e:	b913      	cbnz	r3, 800d476 <__sfp+0x16>
 800d470:	4630      	mov	r0, r6
 800d472:	f7ff ffbd 	bl	800d3f0 <__sinit>
 800d476:	3648      	adds	r6, #72	; 0x48
 800d478:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d47c:	3b01      	subs	r3, #1
 800d47e:	d503      	bpl.n	800d488 <__sfp+0x28>
 800d480:	6833      	ldr	r3, [r6, #0]
 800d482:	b30b      	cbz	r3, 800d4c8 <__sfp+0x68>
 800d484:	6836      	ldr	r6, [r6, #0]
 800d486:	e7f7      	b.n	800d478 <__sfp+0x18>
 800d488:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d48c:	b9d5      	cbnz	r5, 800d4c4 <__sfp+0x64>
 800d48e:	4b16      	ldr	r3, [pc, #88]	; (800d4e8 <__sfp+0x88>)
 800d490:	60e3      	str	r3, [r4, #12]
 800d492:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d496:	6665      	str	r5, [r4, #100]	; 0x64
 800d498:	f000 fed4 	bl	800e244 <__retarget_lock_init_recursive>
 800d49c:	f7ff ff96 	bl	800d3cc <__sfp_lock_release>
 800d4a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d4a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d4a8:	6025      	str	r5, [r4, #0]
 800d4aa:	61a5      	str	r5, [r4, #24]
 800d4ac:	2208      	movs	r2, #8
 800d4ae:	4629      	mov	r1, r5
 800d4b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d4b4:	f002 fb99 	bl	800fbea <memset>
 800d4b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d4bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d4c0:	4620      	mov	r0, r4
 800d4c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d4c4:	3468      	adds	r4, #104	; 0x68
 800d4c6:	e7d9      	b.n	800d47c <__sfp+0x1c>
 800d4c8:	2104      	movs	r1, #4
 800d4ca:	4638      	mov	r0, r7
 800d4cc:	f002 fdf6 	bl	80100bc <__sfmoreglue>
 800d4d0:	4604      	mov	r4, r0
 800d4d2:	6030      	str	r0, [r6, #0]
 800d4d4:	2800      	cmp	r0, #0
 800d4d6:	d1d5      	bne.n	800d484 <__sfp+0x24>
 800d4d8:	f7ff ff78 	bl	800d3cc <__sfp_lock_release>
 800d4dc:	230c      	movs	r3, #12
 800d4de:	603b      	str	r3, [r7, #0]
 800d4e0:	e7ee      	b.n	800d4c0 <__sfp+0x60>
 800d4e2:	bf00      	nop
 800d4e4:	08011cdc 	.word	0x08011cdc
 800d4e8:	ffff0001 	.word	0xffff0001

0800d4ec <__smakebuf_r>:
 800d4ec:	898b      	ldrh	r3, [r1, #12]
 800d4ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d4f0:	079d      	lsls	r5, r3, #30
 800d4f2:	4606      	mov	r6, r0
 800d4f4:	460c      	mov	r4, r1
 800d4f6:	d507      	bpl.n	800d508 <__smakebuf_r+0x1c>
 800d4f8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d4fc:	6023      	str	r3, [r4, #0]
 800d4fe:	6123      	str	r3, [r4, #16]
 800d500:	2301      	movs	r3, #1
 800d502:	6163      	str	r3, [r4, #20]
 800d504:	b002      	add	sp, #8
 800d506:	bd70      	pop	{r4, r5, r6, pc}
 800d508:	ab01      	add	r3, sp, #4
 800d50a:	466a      	mov	r2, sp
 800d50c:	f002 fe0b 	bl	8010126 <__swhatbuf_r>
 800d510:	9900      	ldr	r1, [sp, #0]
 800d512:	4605      	mov	r5, r0
 800d514:	4630      	mov	r0, r6
 800d516:	f7fe fd6d 	bl	800bff4 <_malloc_r>
 800d51a:	b948      	cbnz	r0, 800d530 <__smakebuf_r+0x44>
 800d51c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d520:	059a      	lsls	r2, r3, #22
 800d522:	d4ef      	bmi.n	800d504 <__smakebuf_r+0x18>
 800d524:	f023 0303 	bic.w	r3, r3, #3
 800d528:	f043 0302 	orr.w	r3, r3, #2
 800d52c:	81a3      	strh	r3, [r4, #12]
 800d52e:	e7e3      	b.n	800d4f8 <__smakebuf_r+0xc>
 800d530:	4b0d      	ldr	r3, [pc, #52]	; (800d568 <__smakebuf_r+0x7c>)
 800d532:	62b3      	str	r3, [r6, #40]	; 0x28
 800d534:	89a3      	ldrh	r3, [r4, #12]
 800d536:	6020      	str	r0, [r4, #0]
 800d538:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d53c:	81a3      	strh	r3, [r4, #12]
 800d53e:	9b00      	ldr	r3, [sp, #0]
 800d540:	6163      	str	r3, [r4, #20]
 800d542:	9b01      	ldr	r3, [sp, #4]
 800d544:	6120      	str	r0, [r4, #16]
 800d546:	b15b      	cbz	r3, 800d560 <__smakebuf_r+0x74>
 800d548:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d54c:	4630      	mov	r0, r6
 800d54e:	f000 f85b 	bl	800d608 <_isatty_r>
 800d552:	b128      	cbz	r0, 800d560 <__smakebuf_r+0x74>
 800d554:	89a3      	ldrh	r3, [r4, #12]
 800d556:	f023 0303 	bic.w	r3, r3, #3
 800d55a:	f043 0301 	orr.w	r3, r3, #1
 800d55e:	81a3      	strh	r3, [r4, #12]
 800d560:	89a0      	ldrh	r0, [r4, #12]
 800d562:	4305      	orrs	r5, r0
 800d564:	81a5      	strh	r5, [r4, #12]
 800d566:	e7cd      	b.n	800d504 <__smakebuf_r+0x18>
 800d568:	0800d3b5 	.word	0x0800d3b5

0800d56c <raise>:
 800d56c:	4b02      	ldr	r3, [pc, #8]	; (800d578 <raise+0xc>)
 800d56e:	4601      	mov	r1, r0
 800d570:	6818      	ldr	r0, [r3, #0]
 800d572:	f002 bdfd 	b.w	8010170 <_raise_r>
 800d576:	bf00      	nop
 800d578:	200000d4 	.word	0x200000d4

0800d57c <_kill_r>:
 800d57c:	b538      	push	{r3, r4, r5, lr}
 800d57e:	4d07      	ldr	r5, [pc, #28]	; (800d59c <_kill_r+0x20>)
 800d580:	2300      	movs	r3, #0
 800d582:	4604      	mov	r4, r0
 800d584:	4608      	mov	r0, r1
 800d586:	4611      	mov	r1, r2
 800d588:	602b      	str	r3, [r5, #0]
 800d58a:	f000 fe52 	bl	800e232 <_kill>
 800d58e:	1c43      	adds	r3, r0, #1
 800d590:	d102      	bne.n	800d598 <_kill_r+0x1c>
 800d592:	682b      	ldr	r3, [r5, #0]
 800d594:	b103      	cbz	r3, 800d598 <_kill_r+0x1c>
 800d596:	6023      	str	r3, [r4, #0]
 800d598:	bd38      	pop	{r3, r4, r5, pc}
 800d59a:	bf00      	nop
 800d59c:	200013c4 	.word	0x200013c4

0800d5a0 <_write_r>:
 800d5a0:	b538      	push	{r3, r4, r5, lr}
 800d5a2:	4d07      	ldr	r5, [pc, #28]	; (800d5c0 <_write_r+0x20>)
 800d5a4:	4604      	mov	r4, r0
 800d5a6:	4608      	mov	r0, r1
 800d5a8:	4611      	mov	r1, r2
 800d5aa:	2200      	movs	r2, #0
 800d5ac:	602a      	str	r2, [r5, #0]
 800d5ae:	461a      	mov	r2, r3
 800d5b0:	f000 fe2f 	bl	800e212 <_write>
 800d5b4:	1c43      	adds	r3, r0, #1
 800d5b6:	d102      	bne.n	800d5be <_write_r+0x1e>
 800d5b8:	682b      	ldr	r3, [r5, #0]
 800d5ba:	b103      	cbz	r3, 800d5be <_write_r+0x1e>
 800d5bc:	6023      	str	r3, [r4, #0]
 800d5be:	bd38      	pop	{r3, r4, r5, pc}
 800d5c0:	200013c4 	.word	0x200013c4

0800d5c4 <_close_r>:
 800d5c4:	b538      	push	{r3, r4, r5, lr}
 800d5c6:	4d06      	ldr	r5, [pc, #24]	; (800d5e0 <_close_r+0x1c>)
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	4604      	mov	r4, r0
 800d5cc:	4608      	mov	r0, r1
 800d5ce:	602b      	str	r3, [r5, #0]
 800d5d0:	f000 fe25 	bl	800e21e <_close>
 800d5d4:	1c43      	adds	r3, r0, #1
 800d5d6:	d102      	bne.n	800d5de <_close_r+0x1a>
 800d5d8:	682b      	ldr	r3, [r5, #0]
 800d5da:	b103      	cbz	r3, 800d5de <_close_r+0x1a>
 800d5dc:	6023      	str	r3, [r4, #0]
 800d5de:	bd38      	pop	{r3, r4, r5, pc}
 800d5e0:	200013c4 	.word	0x200013c4

0800d5e4 <_fstat_r>:
 800d5e4:	b538      	push	{r3, r4, r5, lr}
 800d5e6:	4d07      	ldr	r5, [pc, #28]	; (800d604 <_fstat_r+0x20>)
 800d5e8:	2300      	movs	r3, #0
 800d5ea:	4604      	mov	r4, r0
 800d5ec:	4608      	mov	r0, r1
 800d5ee:	4611      	mov	r1, r2
 800d5f0:	602b      	str	r3, [r5, #0]
 800d5f2:	f000 fe22 	bl	800e23a <_fstat>
 800d5f6:	1c43      	adds	r3, r0, #1
 800d5f8:	d102      	bne.n	800d600 <_fstat_r+0x1c>
 800d5fa:	682b      	ldr	r3, [r5, #0]
 800d5fc:	b103      	cbz	r3, 800d600 <_fstat_r+0x1c>
 800d5fe:	6023      	str	r3, [r4, #0]
 800d600:	bd38      	pop	{r3, r4, r5, pc}
 800d602:	bf00      	nop
 800d604:	200013c4 	.word	0x200013c4

0800d608 <_isatty_r>:
 800d608:	b538      	push	{r3, r4, r5, lr}
 800d60a:	4d06      	ldr	r5, [pc, #24]	; (800d624 <_isatty_r+0x1c>)
 800d60c:	2300      	movs	r3, #0
 800d60e:	4604      	mov	r4, r0
 800d610:	4608      	mov	r0, r1
 800d612:	602b      	str	r3, [r5, #0]
 800d614:	f000 fe08 	bl	800e228 <_isatty>
 800d618:	1c43      	adds	r3, r0, #1
 800d61a:	d102      	bne.n	800d622 <_isatty_r+0x1a>
 800d61c:	682b      	ldr	r3, [r5, #0]
 800d61e:	b103      	cbz	r3, 800d622 <_isatty_r+0x1a>
 800d620:	6023      	str	r3, [r4, #0]
 800d622:	bd38      	pop	{r3, r4, r5, pc}
 800d624:	200013c4 	.word	0x200013c4

0800d628 <_lseek_r>:
 800d628:	b538      	push	{r3, r4, r5, lr}
 800d62a:	4d07      	ldr	r5, [pc, #28]	; (800d648 <_lseek_r+0x20>)
 800d62c:	4604      	mov	r4, r0
 800d62e:	4608      	mov	r0, r1
 800d630:	4611      	mov	r1, r2
 800d632:	2200      	movs	r2, #0
 800d634:	602a      	str	r2, [r5, #0]
 800d636:	461a      	mov	r2, r3
 800d638:	f000 fdf4 	bl	800e224 <_lseek>
 800d63c:	1c43      	adds	r3, r0, #1
 800d63e:	d102      	bne.n	800d646 <_lseek_r+0x1e>
 800d640:	682b      	ldr	r3, [r5, #0]
 800d642:	b103      	cbz	r3, 800d646 <_lseek_r+0x1e>
 800d644:	6023      	str	r3, [r4, #0]
 800d646:	bd38      	pop	{r3, r4, r5, pc}
 800d648:	200013c4 	.word	0x200013c4

0800d64c <_read_r>:
 800d64c:	b538      	push	{r3, r4, r5, lr}
 800d64e:	4d07      	ldr	r5, [pc, #28]	; (800d66c <_read_r+0x20>)
 800d650:	4604      	mov	r4, r0
 800d652:	4608      	mov	r0, r1
 800d654:	4611      	mov	r1, r2
 800d656:	2200      	movs	r2, #0
 800d658:	602a      	str	r2, [r5, #0]
 800d65a:	461a      	mov	r2, r3
 800d65c:	f000 fdd3 	bl	800e206 <_read>
 800d660:	1c43      	adds	r3, r0, #1
 800d662:	d102      	bne.n	800d66a <_read_r+0x1e>
 800d664:	682b      	ldr	r3, [r5, #0]
 800d666:	b103      	cbz	r3, 800d66a <_read_r+0x1e>
 800d668:	6023      	str	r3, [r4, #0]
 800d66a:	bd38      	pop	{r3, r4, r5, pc}
 800d66c:	200013c4 	.word	0x200013c4

0800d670 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
 800d670:	4770      	bx	lr

0800d672 <z_log_msg2_runtime_create>:
{
 800d672:	b510      	push	{r4, lr}
 800d674:	b086      	sub	sp, #24
	va_start(ap, fmt);
 800d676:	ac0a      	add	r4, sp, #40	; 0x28
 800d678:	9405      	str	r4, [sp, #20]
		arch_syscall_invoke6(*(uintptr_t *)&domain_id, *(uintptr_t *)&source, *(uintptr_t *)&level, *(uintptr_t *)&data, *(uintptr_t *)&dlen, (uintptr_t) &more, K_SYSCALL_Z_LOG_MSG2_RUNTIME_VCREATE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg2_runtime_vcreate(domain_id, source, level, data, dlen, fmt, ap);
 800d67a:	9402      	str	r4, [sp, #8]
 800d67c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d67e:	9401      	str	r4, [sp, #4]
 800d680:	9c08      	ldr	r4, [sp, #32]
 800d682:	9400      	str	r4, [sp, #0]
 800d684:	f000 fce4 	bl	800e050 <z_impl_z_log_msg2_runtime_vcreate>
}
 800d688:	b006      	add	sp, #24
 800d68a:	bd10      	pop	{r4, pc}

0800d68c <fill_msg_bit_field>:
void fill_msg_bit_field(uint32_t *msg_ptr, const uint8_t field_val, uint8_t field_len, uint8_t *pos) {
 800d68c:	b530      	push	{r4, r5, lr}
    uint8_t start_pos = *pos;
 800d68e:	781d      	ldrb	r5, [r3, #0]
    while ( *pos < start_pos + field_len ) {
 800d690:	e017      	b.n	800d6c2 <fill_msg_bit_field+0x36>
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 800d692:	f04f 0c01 	mov.w	ip, #1
 800d696:	fa0c fe04 	lsl.w	lr, ip, r4
 800d69a:	6804      	ldr	r4, [r0, #0]
 800d69c:	ea24 040e 	bic.w	r4, r4, lr
 800d6a0:	6004      	str	r4, [r0, #0]
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800d6a2:	f893 e000 	ldrb.w	lr, [r3]
 800d6a6:	ebae 0e05 	sub.w	lr, lr, r5
 800d6aa:	fa0c fc0e 	lsl.w	ip, ip, lr
 800d6ae:	ea01 0c0c 	and.w	ip, r1, ip
 800d6b2:	fa0c fc05 	lsl.w	ip, ip, r5
 800d6b6:	ea44 040c 	orr.w	r4, r4, ip
 800d6ba:	6004      	str	r4, [r0, #0]
        (*pos)++;
 800d6bc:	781c      	ldrb	r4, [r3, #0]
 800d6be:	3401      	adds	r4, #1
 800d6c0:	701c      	strb	r4, [r3, #0]
    while ( *pos < start_pos + field_len ) {
 800d6c2:	781c      	ldrb	r4, [r3, #0]
 800d6c4:	eb02 0c05 	add.w	ip, r2, r5
 800d6c8:	4564      	cmp	r4, ip
 800d6ca:	dbe2      	blt.n	800d692 <fill_msg_bit_field+0x6>
}
 800d6cc:	bd30      	pop	{r4, r5, pc}

0800d6ce <extract_msg_bit_field>:
{
 800d6ce:	b530      	push	{r4, r5, lr}
    uint8_t start_pos = *pos;
 800d6d0:	781c      	ldrb	r4, [r3, #0]
    while ( *pos < start_pos + field_len ) {
 800d6d2:	e01a      	b.n	800d70a <extract_msg_bit_field+0x3c>
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800d6d4:	ebac 0c04 	sub.w	ip, ip, r4
 800d6d8:	2501      	movs	r5, #1
 800d6da:	fa05 fc0c 	lsl.w	ip, r5, ip
 800d6de:	f891 e000 	ldrb.w	lr, [r1]
 800d6e2:	ea2e 0c0c 	bic.w	ip, lr, ip
 800d6e6:	f881 c000 	strb.w	ip, [r1]
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800d6ea:	f893 e000 	ldrb.w	lr, [r3]
 800d6ee:	fa05 fe0e 	lsl.w	lr, r5, lr
 800d6f2:	6805      	ldr	r5, [r0, #0]
 800d6f4:	ea05 0e0e 	and.w	lr, r5, lr
 800d6f8:	fa2e fe04 	lsr.w	lr, lr, r4
 800d6fc:	ea4c 0c0e 	orr.w	ip, ip, lr
 800d700:	f881 c000 	strb.w	ip, [r1]
        (*pos)++;
 800d704:	781d      	ldrb	r5, [r3, #0]
 800d706:	3501      	adds	r5, #1
 800d708:	701d      	strb	r5, [r3, #0]
    while ( *pos < start_pos + field_len ) {
 800d70a:	f893 c000 	ldrb.w	ip, [r3]
 800d70e:	1915      	adds	r5, r2, r4
 800d710:	45ac      	cmp	ip, r5
 800d712:	dbdf      	blt.n	800d6d4 <extract_msg_bit_field+0x6>
}
 800d714:	bd30      	pop	{r4, r5, pc}

0800d716 <reverse>:
{
 800d716:	2300      	movs	r3, #0
    uint8_t pos = 0;
 800d718:	461a      	mov	r2, r3
    while( pos < 7 ) {
 800d71a:	e007      	b.n	800d72c <reverse+0x16>
        bit = input & BIT(0);
 800d71c:	f000 0101 	and.w	r1, r0, #1
        output |= bit;
 800d720:	430b      	orrs	r3, r1
        output = output << 1;
 800d722:	005b      	lsls	r3, r3, #1
 800d724:	b2db      	uxtb	r3, r3
        input = input >> 1;
 800d726:	0840      	lsrs	r0, r0, #1
        pos++;
 800d728:	3201      	adds	r2, #1
 800d72a:	b2d2      	uxtb	r2, r2
    while( pos < 7 ) {
 800d72c:	2a06      	cmp	r2, #6
 800d72e:	d9f5      	bls.n	800d71c <reverse+0x6>
    bit = input & BIT(0);
 800d730:	f000 0001 	and.w	r0, r0, #1
}
 800d734:	4318      	orrs	r0, r3
 800d736:	4770      	bx	lr

0800d738 <check_rssi>:


uint8_t check_rssi(const int16_t rssi)
{
    if ( rssi >= CONNECTION_QUALITY_RSSI_1 ) {
 800d738:	f110 0f46 	cmn.w	r0, #70	; 0x46
 800d73c:	da26      	bge.n	800d78c <check_rssi+0x54>
        return LIGHT_UP_EIGHT;
    }
    else if ( (rssi < CONNECTION_QUALITY_RSSI_1) && (rssi >= CONNECTION_QUALITY_RSSI_2) ) {
 800d73e:	b283      	uxth	r3, r0
 800d740:	f103 0250 	add.w	r2, r3, #80	; 0x50
 800d744:	b292      	uxth	r2, r2
 800d746:	2a09      	cmp	r2, #9
 800d748:	d922      	bls.n	800d790 <check_rssi+0x58>
        return LIGHT_UP_SEVEN;
    }
    else if ( (rssi < CONNECTION_QUALITY_RSSI_2) && (rssi >= CONNECTION_QUALITY_RSSI_3) ) {
 800d74a:	f103 025a 	add.w	r2, r3, #90	; 0x5a
 800d74e:	b292      	uxth	r2, r2
 800d750:	2a09      	cmp	r2, #9
 800d752:	d91f      	bls.n	800d794 <check_rssi+0x5c>
        return LIGHT_UP_SIX;
    }
    else if ( (rssi < CONNECTION_QUALITY_RSSI_3) && (rssi >= CONNECTION_QUALITY_RSSI_4) ) {
 800d754:	f103 0264 	add.w	r2, r3, #100	; 0x64
 800d758:	b292      	uxth	r2, r2
 800d75a:	2a09      	cmp	r2, #9
 800d75c:	d91c      	bls.n	800d798 <check_rssi+0x60>
        return LIGHT_UP_FIVE;
    }
    else if ( (rssi < CONNECTION_QUALITY_RSSI_4) && (rssi >= CONNECTION_QUALITY_RSSI_5) ) {
 800d75e:	f103 0269 	add.w	r2, r3, #105	; 0x69
 800d762:	b292      	uxth	r2, r2
 800d764:	2a04      	cmp	r2, #4
 800d766:	d919      	bls.n	800d79c <check_rssi+0x64>
        return LIGHT_UP_FOUR;
    }
    else if ( (rssi < CONNECTION_QUALITY_RSSI_5) && (rssi >= CONNECTION_QUALITY_RSSI_6) ) {
 800d768:	f103 026e 	add.w	r2, r3, #110	; 0x6e
 800d76c:	b292      	uxth	r2, r2
 800d76e:	2a04      	cmp	r2, #4
 800d770:	d916      	bls.n	800d7a0 <check_rssi+0x68>
        return LIGHT_UP_THREE;
    }
    else if ( (rssi < CONNECTION_QUALITY_RSSI_6) && (rssi >= CONNECTION_QUALITY_RSSI_7) ) {
 800d772:	f103 0273 	add.w	r2, r3, #115	; 0x73
 800d776:	b292      	uxth	r2, r2
 800d778:	2a04      	cmp	r2, #4
 800d77a:	d913      	bls.n	800d7a4 <check_rssi+0x6c>
        return LIGHT_UP_TWO;
    }
    else if ( (rssi < CONNECTION_QUALITY_RSSI_7) && (rssi >= CONNECTION_QUALITY_RSSI_8) ) {
 800d77c:	3378      	adds	r3, #120	; 0x78
 800d77e:	b29b      	uxth	r3, r3
 800d780:	2b04      	cmp	r3, #4
 800d782:	d911      	bls.n	800d7a8 <check_rssi+0x70>
        return LIGHT_UP_ONE;
    }
    else if ( rssi < CONNECTION_QUALITY_RSSI_8 ) {
 800d784:	f110 0f78 	cmn.w	r0, #120	; 0x78
 800d788:	db10      	blt.n	800d7ac <check_rssi+0x74>
        return LIGHT_UP_ZERO;
    }
}
 800d78a:	4770      	bx	lr
        return LIGHT_UP_EIGHT;
 800d78c:	2008      	movs	r0, #8
 800d78e:	4770      	bx	lr
        return LIGHT_UP_SEVEN;
 800d790:	2007      	movs	r0, #7
 800d792:	4770      	bx	lr
        return LIGHT_UP_SIX;
 800d794:	2006      	movs	r0, #6
 800d796:	4770      	bx	lr
        return LIGHT_UP_FIVE;
 800d798:	2005      	movs	r0, #5
 800d79a:	4770      	bx	lr
        return LIGHT_UP_FOUR;
 800d79c:	2004      	movs	r0, #4
 800d79e:	4770      	bx	lr
        return LIGHT_UP_THREE;
 800d7a0:	2003      	movs	r0, #3
 800d7a2:	4770      	bx	lr
        return LIGHT_UP_TWO;
 800d7a4:	2002      	movs	r0, #2
 800d7a6:	4770      	bx	lr
        return LIGHT_UP_ONE;
 800d7a8:	2001      	movs	r0, #1
 800d7aa:	4770      	bx	lr
        return LIGHT_UP_ZERO;
 800d7ac:	2000      	movs	r0, #0
}
 800d7ae:	4770      	bx	lr

0800d7b0 <check_msg_status>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
 800d7b0:	f3bf 8f5b 	dmb	ish
 800d7b4:	6802      	ldr	r2, [r0, #0]
 800d7b6:	f3bf 8f5b 	dmb	ish
void check_msg_status(struct msg_info_s *msg_info)
{
    // Check response status
    // If response will receive - set flags on false (good transfer)
    // Else if check count status, if cnt == WAITING_PERIOD_NUM - message retransmit (bad transfer)
    if (atomic_get((&msg_info->req_is_send))) {
 800d7ba:	b902      	cbnz	r2, 800d7be <check_msg_status+0xe>
 800d7bc:	4770      	bx	lr
{
 800d7be:	b510      	push	{r4, lr}
 800d7c0:	4603      	mov	r3, r0
 800d7c2:	4604      	mov	r4, r0
      k_msgq_put(msg_info->msg_buf, msg_info->msg, K_NO_WAIT);
 800d7c4:	6880      	ldr	r0, [r0, #8]
 800d7c6:	68d9      	ldr	r1, [r3, #12]
	return z_impl_k_msgq_put(msgq, data, timeout);
 800d7c8:	2200      	movs	r2, #0
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	f7fc ff5a 	bl	800a684 <z_impl_k_msgq_put>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	f3bf 8f5b 	dmb	ish
 800d7d6:	e854 2f00 	ldrex	r2, [r4]
 800d7da:	e844 3100 	strex	r1, r3, [r4]
 800d7de:	2900      	cmp	r1, #0
 800d7e0:	d1f9      	bne.n	800d7d6 <check_msg_status+0x26>
 800d7e2:	f3bf 8f5b 	dmb	ish
      atomic_clear(&(msg_info->req_is_send));
    }
}
 800d7e6:	bd10      	pop	{r4, pc}

0800d7e8 <cbprintf_via_va_list>:
{
 800d7e8:	b510      	push	{r4, lr}
 800d7ea:	460c      	mov	r4, r1
 800d7ec:	4611      	mov	r1, r2
 800d7ee:	461a      	mov	r2, r3
	return formatter(out, ctx, fmt, u.ap);
 800d7f0:	9b02      	ldr	r3, [sp, #8]
 800d7f2:	47a0      	blx	r4
}
 800d7f4:	bd10      	pop	{r4, pc}

0800d7f6 <cbpprintf_external>:
{
	uint8_t *buf = packaged;
	char *fmt, *s, **ps;
	unsigned int i, args_size, s_nbr, ros_nbr, s_idx;

	if (buf == NULL) {
 800d7f6:	b343      	cbz	r3, 800d84a <cbpprintf_external+0x54>
{
 800d7f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7fc:	b082      	sub	sp, #8
 800d7fe:	4607      	mov	r7, r0
 800d800:	4688      	mov	r8, r1
 800d802:	4691      	mov	r9, r2
 800d804:	461d      	mov	r5, r3
		return -EINVAL;
	}

	/* Retrieve the size of the arg list and number of strings. */
	args_size = buf[0] * sizeof(int);
 800d806:	781b      	ldrb	r3, [r3, #0]
	s_nbr     = buf[1];
 800d808:	786e      	ldrb	r6, [r5, #1]
	ros_nbr   = buf[2];
 800d80a:	78ac      	ldrb	r4, [r5, #2]

	/* Locate the string table */
	s = (char *)(buf + args_size + ros_nbr);
 800d80c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800d810:	442c      	add	r4, r5

	/*
	 * Patch in string pointers.
	 */
	for (i = 0; i < s_nbr; i++) {
 800d812:	f04f 0a00 	mov.w	sl, #0
 800d816:	e00a      	b.n	800d82e <cbpprintf_external+0x38>
		/* Locate pointer location for this string */
		s_idx = *(uint8_t *)s++;
 800d818:	f814 3b01 	ldrb.w	r3, [r4], #1
		ps = (char **)(buf + s_idx * sizeof(int));
		/* update the pointer with current string location */
		*ps = s;
 800d81c:	f845 4023 	str.w	r4, [r5, r3, lsl #2]
		/* move to next string */
		s += strlen(s) + 1;
 800d820:	4620      	mov	r0, r4
 800d822:	f7f3 fb18 	bl	8000e56 <strlen>
 800d826:	3001      	adds	r0, #1
 800d828:	4404      	add	r4, r0
	for (i = 0; i < s_nbr; i++) {
 800d82a:	f10a 0a01 	add.w	sl, sl, #1
 800d82e:	45b2      	cmp	sl, r6
 800d830:	d3f2      	bcc.n	800d818 <cbpprintf_external+0x22>

	/* Retrieve format string */
	fmt = ((char **)buf)[1];

	/* skip past format string pointer */
	buf += sizeof(char *) * 2;
 800d832:	f105 0308 	add.w	r3, r5, #8

	/* Turn this into a va_list and  print it */
	return cbprintf_via_va_list(out, formatter, ctx, fmt, buf);
 800d836:	9300      	str	r3, [sp, #0]
 800d838:	686b      	ldr	r3, [r5, #4]
 800d83a:	464a      	mov	r2, r9
 800d83c:	4641      	mov	r1, r8
 800d83e:	4638      	mov	r0, r7
 800d840:	f7ff ffd2 	bl	800d7e8 <cbprintf_via_va_list>
}
 800d844:	b002      	add	sp, #8
 800d846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return -EINVAL;
 800d84a:	f06f 0015 	mvn.w	r0, #21
}
 800d84e:	4770      	bx	lr

0800d850 <arch_printk_char_out>:
}
 800d850:	2000      	movs	r0, #0
 800d852:	4770      	bx	lr

0800d854 <str_out>:
{
 800d854:	b410      	push	{r4}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
 800d856:	680c      	ldr	r4, [r1, #0]
 800d858:	b154      	cbz	r4, 800d870 <str_out+0x1c>
 800d85a:	688a      	ldr	r2, [r1, #8]
 800d85c:	684b      	ldr	r3, [r1, #4]
 800d85e:	429a      	cmp	r2, r3
 800d860:	da06      	bge.n	800d870 <str_out+0x1c>
	if (ctx->count == ctx->max - 1) {
 800d862:	3b01      	subs	r3, #1
 800d864:	429a      	cmp	r2, r3
 800d866:	d008      	beq.n	800d87a <str_out+0x26>
		ctx->str[ctx->count++] = c;
 800d868:	1c53      	adds	r3, r2, #1
 800d86a:	608b      	str	r3, [r1, #8]
 800d86c:	54a0      	strb	r0, [r4, r2]
 800d86e:	e002      	b.n	800d876 <str_out+0x22>
		ctx->count++;
 800d870:	688b      	ldr	r3, [r1, #8]
 800d872:	3301      	adds	r3, #1
 800d874:	608b      	str	r3, [r1, #8]
}
 800d876:	bc10      	pop	{r4}
 800d878:	4770      	bx	lr
		ctx->str[ctx->count++] = '\0';
 800d87a:	1c53      	adds	r3, r2, #1
 800d87c:	608b      	str	r3, [r1, #8]
 800d87e:	2300      	movs	r3, #0
 800d880:	54a3      	strb	r3, [r4, r2]
 800d882:	e7f8      	b.n	800d876 <str_out+0x22>

0800d884 <printk>:
{
 800d884:	b40f      	push	{r0, r1, r2, r3}
 800d886:	b500      	push	{lr}
 800d888:	b083      	sub	sp, #12
 800d88a:	a904      	add	r1, sp, #16
 800d88c:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
 800d890:	9101      	str	r1, [sp, #4]
	vprintk(fmt, ap);
 800d892:	f7f5 fe31 	bl	80034f8 <vprintk>
}
 800d896:	b003      	add	sp, #12
 800d898:	f85d eb04 	ldr.w	lr, [sp], #4
 800d89c:	b004      	add	sp, #16
 800d89e:	4770      	bx	lr

0800d8a0 <snprintk>:
{
 800d8a0:	b40c      	push	{r2, r3}
 800d8a2:	b500      	push	{lr}
 800d8a4:	b083      	sub	sp, #12
 800d8a6:	ab04      	add	r3, sp, #16
 800d8a8:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
 800d8ac:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
 800d8ae:	f7f5 fe33 	bl	8003518 <vsnprintk>
}
 800d8b2:	b003      	add	sp, #12
 800d8b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800d8b8:	b002      	add	sp, #8
 800d8ba:	4770      	bx	lr

0800d8bc <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
 800d8bc:	b508      	push	{r3, lr}
 800d8be:	4604      	mov	r4, r0
 800d8c0:	4608      	mov	r0, r1
 800d8c2:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
 800d8c4:	461a      	mov	r2, r3
 800d8c6:	47a0      	blx	r4
	return z_impl_z_current_get();
 800d8c8:	f7fd fdbc 	bl	800b444 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
 800d8cc:	f7f8 f804 	bl	80058d8 <z_impl_k_thread_abort>

0800d8d0 <free_list_add_bidx>:
		free_list_remove_bidx(h, c, bidx);
	}
}

static void free_list_add_bidx(struct z_heap *h, chunkid_t c, int bidx)
{
 800d8d0:	b510      	push	{r4, lr}
	struct z_heap_bucket *b = &h->buckets[bidx];

	if (b->next == 0U) {
 800d8d2:	1d13      	adds	r3, r2, #4
 800d8d4:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 800d8d8:	b97c      	cbnz	r4, 800d8fa <free_list_add_bidx+0x2a>
		CHECK((h->avail_buckets & BIT(bidx)) == 0);

		/* Empty list, first item */
		h->avail_buckets |= BIT(bidx);
 800d8da:	2301      	movs	r3, #1
 800d8dc:	fa03 f402 	lsl.w	r4, r3, r2
 800d8e0:	68c3      	ldr	r3, [r0, #12]
 800d8e2:	4323      	orrs	r3, r4
 800d8e4:	60c3      	str	r3, [r0, #12]
		b->next = c;
 800d8e6:	3204      	adds	r2, #4
 800d8e8:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
			     enum chunk_fields f, chunkid_t val)
{
	CHECK(c <= h->end_chunk);

	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
 800d8ec:	00cb      	lsls	r3, r1, #3
	if (big_heap(h)) {
		CHECK(val == (uint32_t)val);
		((uint32_t *)cmem)[f] = val;
	} else {
		CHECK(val == (uint16_t)val);
		((uint16_t *)cmem)[f] = val;
 800d8ee:	1d1a      	adds	r2, r3, #4
 800d8f0:	b289      	uxth	r1, r1
 800d8f2:	5281      	strh	r1, [r0, r2]
 800d8f4:	3306      	adds	r3, #6
 800d8f6:	52c1      	strh	r1, [r0, r3]
	}

#ifdef CONFIG_SYS_HEAP_RUNTIME_STATS
	h->free_bytes += chunksz_to_bytes(h, chunk_size(h, c));
#endif
}
 800d8f8:	bd10      	pop	{r4, pc}
	void *cmem = &buf[c];
 800d8fa:	00e2      	lsls	r2, r4, #3
		return ((uint16_t *)cmem)[f];
 800d8fc:	3204      	adds	r2, #4
 800d8fe:	5a83      	ldrh	r3, [r0, r2]
	void *cmem = &buf[c];
 800d900:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
		((uint16_t *)cmem)[f] = val;
 800d904:	f10c 0e04 	add.w	lr, ip, #4
 800d908:	f820 300e 	strh.w	r3, [r0, lr]
 800d90c:	f10c 0c06 	add.w	ip, ip, #6
 800d910:	f820 400c 	strh.w	r4, [r0, ip]
	void *cmem = &buf[c];
 800d914:	00db      	lsls	r3, r3, #3
		((uint16_t *)cmem)[f] = val;
 800d916:	3306      	adds	r3, #6
 800d918:	b289      	uxth	r1, r1
 800d91a:	52c1      	strh	r1, [r0, r3]
 800d91c:	5281      	strh	r1, [r0, r2]
 800d91e:	e7eb      	b.n	800d8f8 <free_list_add_bidx+0x28>

0800d920 <free_list_add>:

static void free_list_add(struct z_heap *h, chunkid_t c)
{
 800d920:	b508      	push	{r3, lr}
		return ((uint16_t *)cmem)[f];
 800d922:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
 800d926:	885a      	ldrh	r2, [r3, #2]
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
}

static inline chunksz_t chunk_size(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
 800d928:	0852      	lsrs	r2, r2, #1
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
 800d92a:	fab2 f282 	clz	r2, r2
	if (!solo_free_header(h, c)) {
		int bidx = bucket_idx(h, chunk_size(h, c));
		free_list_add_bidx(h, c, bidx);
 800d92e:	f1c2 021f 	rsb	r2, r2, #31
 800d932:	f7ff ffcd 	bl	800d8d0 <free_list_add_bidx>
	}
}
 800d936:	bd08      	pop	{r3, pc}

0800d938 <sys_heap_init>:
	}
	return ptr2;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
 800d938:	b570      	push	{r4, r5, r6, lr}
 800d93a:	4603      	mov	r3, r0
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
 800d93c:	3a04      	subs	r2, #4

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
 800d93e:	1dc8      	adds	r0, r1, #7
 800d940:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
 800d944:	440a      	add	r2, r1
 800d946:	f022 0207 	bic.w	r2, r2, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
 800d94a:	1a12      	subs	r2, r2, r0
 800d94c:	08d5      	lsrs	r5, r2, #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
 800d94e:	6018      	str	r0, [r3, #0]
	h->end_chunk = heap_sz;
 800d950:	6085      	str	r5, [r0, #8]
	h->avail_buckets = 0;
 800d952:	2300      	movs	r3, #0
 800d954:	60c3      	str	r3, [r0, #12]
 800d956:	fab5 f185 	clz	r1, r5
#ifdef CONFIG_SYS_HEAP_RUNTIME_STATS
	h->free_bytes = 0;
	h->allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
 800d95a:	f1c1 0e20 	rsb	lr, r1, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
 800d95e:	f1c1 0124 	rsb	r1, r1, #36	; 0x24
 800d962:	0089      	lsls	r1, r1, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
 800d964:	1dce      	adds	r6, r1, #7
 800d966:	08f1      	lsrs	r1, r6, #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
 800d968:	e005      	b.n	800d976 <sys_heap_init+0x3e>
		h->buckets[i].next = 0;
 800d96a:	f103 0c04 	add.w	ip, r3, #4
 800d96e:	2400      	movs	r4, #0
 800d970:	f840 402c 	str.w	r4, [r0, ip, lsl #2]
	for (int i = 0; i < nb_buckets; i++) {
 800d974:	3301      	adds	r3, #1
 800d976:	4573      	cmp	r3, lr
 800d978:	dbf7      	blt.n	800d96a <sys_heap_init+0x32>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
 800d97a:	004c      	lsls	r4, r1, #1
		((uint16_t *)cmem)[f] = val;
 800d97c:	b2a4      	uxth	r4, r4
 800d97e:	8044      	strh	r4, [r0, #2]
 800d980:	f04f 0c00 	mov.w	ip, #0
 800d984:	f8a0 c000 	strh.w	ip, [r0]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
 800d988:	f044 0401 	orr.w	r4, r4, #1
 800d98c:	8044      	strh	r4, [r0, #2]
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
 800d98e:	1a6b      	subs	r3, r5, r1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
 800d990:	ea4f 0e43 	mov.w	lr, r3, lsl #1
	void *cmem = &buf[c];
 800d994:	f026 0407 	bic.w	r4, r6, #7
		((uint16_t *)cmem)[f] = val;
 800d998:	1ca5      	adds	r5, r4, #2
 800d99a:	f820 e005 	strh.w	lr, [r0, r5]
 800d99e:	5301      	strh	r1, [r0, r4]
	void *cmem = &buf[c];
 800d9a0:	f022 0407 	bic.w	r4, r2, #7
		((uint16_t *)cmem)[f] = val;
 800d9a4:	1c95      	adds	r5, r2, #2
 800d9a6:	f820 c005 	strh.w	ip, [r0, r5]
 800d9aa:	4402      	add	r2, r0
 800d9ac:	5303      	strh	r3, [r0, r4]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
 800d9ae:	8853      	ldrh	r3, [r2, #2]
 800d9b0:	f043 0301 	orr.w	r3, r3, #1
 800d9b4:	8053      	strh	r3, [r2, #2]
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
 800d9b6:	f7ff ffb3 	bl	800d920 <free_list_add>
}
 800d9ba:	bd70      	pop	{r4, r5, r6, pc}

0800d9bc <outs>:
{
 800d9bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9c0:	4607      	mov	r7, r0
 800d9c2:	460e      	mov	r6, r1
 800d9c4:	4614      	mov	r4, r2
 800d9c6:	4698      	mov	r8, r3
	size_t count = 0;
 800d9c8:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
 800d9ca:	e006      	b.n	800d9da <outs+0x1e>
		int rc = out((int)*sp++, ctx);
 800d9cc:	4631      	mov	r1, r6
 800d9ce:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d9d2:	47b8      	blx	r7
		if (rc < 0) {
 800d9d4:	2800      	cmp	r0, #0
 800d9d6:	db09      	blt.n	800d9ec <outs+0x30>
		++count;
 800d9d8:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
 800d9da:	4544      	cmp	r4, r8
 800d9dc:	d3f6      	bcc.n	800d9cc <outs+0x10>
 800d9de:	f1b8 0f00 	cmp.w	r8, #0
 800d9e2:	d102      	bne.n	800d9ea <outs+0x2e>
 800d9e4:	7823      	ldrb	r3, [r4, #0]
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d1f0      	bne.n	800d9cc <outs+0x10>
	return (int)count;
 800d9ea:	4628      	mov	r0, r5
}
 800d9ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d9f0 <add_skip_item>:

	return 0;
}

static void add_skip_item(struct mpsc_pbuf_buffer *buffer, uint32_t wlen)
{
 800d9f0:	b410      	push	{r4}
	union mpsc_pbuf_generic skip = {
 800d9f2:	2300      	movs	r3, #0
 800d9f4:	f36f 0300 	bfc	r3, #0, #1
 800d9f8:	f043 0302 	orr.w	r3, r3, #2
 800d9fc:	f361 039f 	bfi	r3, r1, #2, #30
		.skip = { .valid = 0, .busy = 1, .len = wlen }
	};

	buffer->buf[buffer->tmp_wr_idx] = skip.raw;
 800da00:	6a02      	ldr	r2, [r0, #32]
 800da02:	6804      	ldr	r4, [r0, #0]
 800da04:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
 800da08:	6803      	ldr	r3, [r0, #0]
	uint32_t i = idx + val;
 800da0a:	440b      	add	r3, r1
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800da0c:	6902      	ldr	r2, [r0, #16]
 800da0e:	f012 0201 	ands.w	r2, r2, #1
 800da12:	d104      	bne.n	800da1e <add_skip_item+0x2e>
	return (i >= buffer->size) ? i - buffer->size : i;
 800da14:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800da16:	42a3      	cmp	r3, r4
 800da18:	d304      	bcc.n	800da24 <add_skip_item+0x34>
 800da1a:	1b1b      	subs	r3, r3, r4
 800da1c:	e002      	b.n	800da24 <add_skip_item+0x34>
		return i & (buffer->size - 1);
 800da1e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800da20:	3c01      	subs	r4, #1
 800da22:	4023      	ands	r3, r4
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
 800da24:	6003      	str	r3, [r0, #0]
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
 800da26:	6843      	ldr	r3, [r0, #4]
	uint32_t i = idx + val;
 800da28:	4419      	add	r1, r3
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800da2a:	b922      	cbnz	r2, 800da36 <add_skip_item+0x46>
	return (i >= buffer->size) ? i - buffer->size : i;
 800da2c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800da2e:	4299      	cmp	r1, r3
 800da30:	d304      	bcc.n	800da3c <add_skip_item+0x4c>
 800da32:	1ac9      	subs	r1, r1, r3
 800da34:	e002      	b.n	800da3c <add_skip_item+0x4c>
		return i & (buffer->size - 1);
 800da36:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800da38:	3b01      	subs	r3, #1
 800da3a:	4019      	ands	r1, r3
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
 800da3c:	6041      	str	r1, [r0, #4]
}
 800da3e:	bc10      	pop	{r4}
 800da40:	4770      	bx	lr

0800da42 <drop_item_locked>:
 */
static union mpsc_pbuf_generic *drop_item_locked(struct mpsc_pbuf_buffer *buffer,
						 uint32_t free_wlen,
						 bool allow_drop,
						 bool *user_packet)
{
 800da42:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da46:	b083      	sub	sp, #12
 800da48:	4604      	mov	r4, r0
 800da4a:	9101      	str	r1, [sp, #4]
 800da4c:	4615      	mov	r5, r2
 800da4e:	461e      	mov	r6, r3
	union mpsc_pbuf_generic *item;
	uint32_t rd_wlen;
	uint32_t skip_wlen;

	*user_packet = false;
 800da50:	2300      	movs	r3, #0
 800da52:	7033      	strb	r3, [r6, #0]
	item = (union mpsc_pbuf_generic *)&buffer->buf[buffer->rd_idx];
 800da54:	f8d0 8020 	ldr.w	r8, [r0, #32]
 800da58:	f8d0 900c 	ldr.w	r9, [r0, #12]
 800da5c:	eb08 0a89 	add.w	sl, r8, r9, lsl #2
	if (item->hdr.busy && !item->hdr.valid) {
 800da60:	f818 3029 	ldrb.w	r3, [r8, r9, lsl #2]
 800da64:	f003 0303 	and.w	r3, r3, #3
 800da68:	2b02      	cmp	r3, #2
 800da6a:	d012      	beq.n	800da92 <drop_item_locked+0x50>
	return 0;
 800da6c:	f04f 0b00 	mov.w	fp, #0
	skip_wlen = get_skip(item);

	rd_wlen = skip_wlen ? skip_wlen : buffer->get_wlen(item);
 800da70:	69e3      	ldr	r3, [r4, #28]
 800da72:	4650      	mov	r0, sl
 800da74:	4798      	blx	r3
 800da76:	4607      	mov	r7, r0
	if (skip_wlen) {
 800da78:	f1bb 0f00 	cmp.w	fp, #0
 800da7c:	d151      	bne.n	800db22 <drop_item_locked+0xe0>
		allow_drop = true;
	} else if (allow_drop) {
 800da7e:	2d00      	cmp	r5, #0
 800da80:	d05c      	beq.n	800db3c <drop_item_locked+0xfa>
		if (item->hdr.busy) {
 800da82:	f818 3029 	ldrb.w	r3, [r8, r9, lsl #2]
 800da86:	f013 0f02 	tst.w	r3, #2
 800da8a:	d109      	bne.n	800daa0 <drop_item_locked+0x5e>
			} else {
				rd_wlen += buffer->get_wlen(item);
				*user_packet = true;
			}
		} else {
			*user_packet = true;
 800da8c:	2301      	movs	r3, #1
 800da8e:	7033      	strb	r3, [r6, #0]
 800da90:	e048      	b.n	800db24 <drop_item_locked+0xe2>
		return item->skip.len;
 800da92:	f858 3029 	ldr.w	r3, [r8, r9, lsl #2]
	rd_wlen = skip_wlen ? skip_wlen : buffer->get_wlen(item);
 800da96:	ea5f 0b93 	movs.w	fp, r3, lsr #2
 800da9a:	d0e9      	beq.n	800da70 <drop_item_locked+0x2e>
		return item->skip.len;
 800da9c:	465f      	mov	r7, fp
 800da9e:	e7eb      	b.n	800da78 <drop_item_locked+0x36>
			add_skip_item(buffer, free_wlen + 1);
 800daa0:	9901      	ldr	r1, [sp, #4]
 800daa2:	3101      	adds	r1, #1
 800daa4:	4620      	mov	r0, r4
 800daa6:	f7ff ffa3 	bl	800d9f0 <add_skip_item>
			buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, rd_wlen);
 800daaa:	6863      	ldr	r3, [r4, #4]
	uint32_t i = idx + val;
 800daac:	443b      	add	r3, r7
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800daae:	6922      	ldr	r2, [r4, #16]
 800dab0:	f012 0201 	ands.w	r2, r2, #1
 800dab4:	d104      	bne.n	800dac0 <drop_item_locked+0x7e>
	return (i >= buffer->size) ? i - buffer->size : i;
 800dab6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800dab8:	428b      	cmp	r3, r1
 800daba:	d304      	bcc.n	800dac6 <drop_item_locked+0x84>
 800dabc:	1a5b      	subs	r3, r3, r1
 800dabe:	e002      	b.n	800dac6 <drop_item_locked+0x84>
		return i & (buffer->size - 1);
 800dac0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800dac2:	3901      	subs	r1, #1
 800dac4:	400b      	ands	r3, r1
			buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, rd_wlen);
 800dac6:	6063      	str	r3, [r4, #4]
			buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, rd_wlen);
 800dac8:	6823      	ldr	r3, [r4, #0]
	uint32_t i = idx + val;
 800daca:	443b      	add	r3, r7
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800dacc:	b922      	cbnz	r2, 800dad8 <drop_item_locked+0x96>
	return (i >= buffer->size) ? i - buffer->size : i;
 800dace:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800dad0:	428b      	cmp	r3, r1
 800dad2:	d304      	bcc.n	800dade <drop_item_locked+0x9c>
 800dad4:	1a5b      	subs	r3, r3, r1
 800dad6:	e002      	b.n	800dade <drop_item_locked+0x9c>
		return i & (buffer->size - 1);
 800dad8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800dada:	3901      	subs	r1, #1
 800dadc:	400b      	ands	r3, r1
			buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, rd_wlen);
 800dade:	6023      	str	r3, [r4, #0]
			uint32_t next_rd_idx = idx_inc(buffer, buffer->rd_idx, rd_wlen);
 800dae0:	68e3      	ldr	r3, [r4, #12]
	uint32_t i = idx + val;
 800dae2:	443b      	add	r3, r7
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800dae4:	b922      	cbnz	r2, 800daf0 <drop_item_locked+0xae>
	return (i >= buffer->size) ? i - buffer->size : i;
 800dae6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800dae8:	4293      	cmp	r3, r2
 800daea:	d304      	bcc.n	800daf6 <drop_item_locked+0xb4>
 800daec:	1a9b      	subs	r3, r3, r2
 800daee:	e002      	b.n	800daf6 <drop_item_locked+0xb4>
		return i & (buffer->size - 1);
 800daf0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800daf2:	3a01      	subs	r2, #1
 800daf4:	4013      	ands	r3, r2
			item = (union mpsc_pbuf_generic *)&buffer->buf[next_rd_idx];
 800daf6:	6a21      	ldr	r1, [r4, #32]
 800daf8:	eb01 0a83 	add.w	sl, r1, r3, lsl #2
	if (item->hdr.busy && !item->hdr.valid) {
 800dafc:	f811 2023 	ldrb.w	r2, [r1, r3, lsl #2]
 800db00:	f002 0203 	and.w	r2, r2, #3
 800db04:	2a02      	cmp	r2, #2
 800db06:	d006      	beq.n	800db16 <drop_item_locked+0xd4>
				rd_wlen += buffer->get_wlen(item);
 800db08:	69e3      	ldr	r3, [r4, #28]
 800db0a:	4650      	mov	r0, sl
 800db0c:	4798      	blx	r3
 800db0e:	4407      	add	r7, r0
				*user_packet = true;
 800db10:	2301      	movs	r3, #1
 800db12:	7033      	strb	r3, [r6, #0]
 800db14:	e006      	b.n	800db24 <drop_item_locked+0xe2>
		return item->skip.len;
 800db16:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
			if (skip_wlen) {
 800db1a:	089b      	lsrs	r3, r3, #2
 800db1c:	d0f4      	beq.n	800db08 <drop_item_locked+0xc6>
				rd_wlen += skip_wlen;
 800db1e:	441f      	add	r7, r3
 800db20:	e000      	b.n	800db24 <drop_item_locked+0xe2>
		allow_drop = true;
 800db22:	2501      	movs	r5, #1
		}
	} else {
		item = NULL;
	}

	if (allow_drop) {
 800db24:	b195      	cbz	r5, 800db4c <drop_item_locked+0x10a>
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, rd_wlen);
 800db26:	68e0      	ldr	r0, [r4, #12]
	uint32_t i = idx + val;
 800db28:	4407      	add	r7, r0
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800db2a:	6923      	ldr	r3, [r4, #16]
 800db2c:	f013 0f01 	tst.w	r3, #1
 800db30:	d107      	bne.n	800db42 <drop_item_locked+0x100>
	return (i >= buffer->size) ? i - buffer->size : i;
 800db32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800db34:	429f      	cmp	r7, r3
 800db36:	d307      	bcc.n	800db48 <drop_item_locked+0x106>
 800db38:	1aff      	subs	r7, r7, r3
 800db3a:	e005      	b.n	800db48 <drop_item_locked+0x106>
		item = NULL;
 800db3c:	f04f 0a00 	mov.w	sl, #0
 800db40:	e7f0      	b.n	800db24 <drop_item_locked+0xe2>
		return i & (buffer->size - 1);
 800db42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800db44:	3b01      	subs	r3, #1
 800db46:	401f      	ands	r7, r3
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, rd_wlen);
 800db48:	60e7      	str	r7, [r4, #12]
		buffer->tmp_rd_idx = buffer->rd_idx;
 800db4a:	60a7      	str	r7, [r4, #8]
	}

	return item;
}
 800db4c:	4650      	mov	r0, sl
 800db4e:	b003      	add	sp, #12
 800db50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800db54 <mpsc_pbuf_init>:
{
 800db54:	b538      	push	{r3, r4, r5, lr}
 800db56:	4604      	mov	r4, r0
 800db58:	460d      	mov	r5, r1
__ssp_bos_icheck3(memset, void *, int)
 800db5a:	2220      	movs	r2, #32
 800db5c:	2100      	movs	r1, #0
 800db5e:	f002 f844 	bl	800fbea <memset>
	buffer->get_wlen = cfg->get_wlen;
 800db62:	68eb      	ldr	r3, [r5, #12]
 800db64:	61e3      	str	r3, [r4, #28]
	buffer->notify_drop = cfg->notify_drop;
 800db66:	68ab      	ldr	r3, [r5, #8]
 800db68:	61a3      	str	r3, [r4, #24]
	buffer->buf = cfg->buf;
 800db6a:	682b      	ldr	r3, [r5, #0]
 800db6c:	6223      	str	r3, [r4, #32]
	buffer->size = cfg->size;
 800db6e:	686b      	ldr	r3, [r5, #4]
 800db70:	6263      	str	r3, [r4, #36]	; 0x24
	buffer->flags = cfg->flags;
 800db72:	692a      	ldr	r2, [r5, #16]
 800db74:	6122      	str	r2, [r4, #16]
 * @param x value to check
 * @return true if @p x is a power of two, false otherwise
 */
static inline bool is_power_of_two(unsigned int x)
{
	return (x != 0U) && ((x & (x - 1U)) == 0U);
 800db76:	b123      	cbz	r3, 800db82 <mpsc_pbuf_init+0x2e>
 800db78:	1e59      	subs	r1, r3, #1
 800db7a:	420b      	tst	r3, r1
 800db7c:	d00d      	beq.n	800db9a <mpsc_pbuf_init+0x46>
 800db7e:	2300      	movs	r3, #0
 800db80:	e000      	b.n	800db84 <mpsc_pbuf_init+0x30>
 800db82:	2300      	movs	r3, #0
	if (is_power_of_two(buffer->size)) {
 800db84:	b113      	cbz	r3, 800db8c <mpsc_pbuf_init+0x38>
		buffer->flags |= MPSC_PBUF_SIZE_POW2;
 800db86:	f042 0201 	orr.w	r2, r2, #1
 800db8a:	6122      	str	r2, [r4, #16]
	err = k_sem_init(&buffer->sem, 0, 1);
 800db8c:	f104 0028 	add.w	r0, r4, #40	; 0x28
	return z_impl_k_sem_init(sem, initial_count, limit);
 800db90:	2201      	movs	r2, #1
 800db92:	2100      	movs	r1, #0
 800db94:	f001 fca7 	bl	800f4e6 <z_impl_k_sem_init>
}
 800db98:	bd38      	pop	{r3, r4, r5, pc}
 800db9a:	2301      	movs	r3, #1
 800db9c:	e7f2      	b.n	800db84 <mpsc_pbuf_init+0x30>

0800db9e <mpsc_pbuf_alloc>:

}

union mpsc_pbuf_generic *mpsc_pbuf_alloc(struct mpsc_pbuf_buffer *buffer,
					 size_t wlen, k_timeout_t timeout)
{
 800db9e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dba2:	b085      	sub	sp, #20
 800dba4:	9200      	str	r2, [sp, #0]
 800dba6:	9301      	str	r3, [sp, #4]
	uint32_t free_wlen;
	bool valid_drop;

	MPSC_PBUF_DBG(buffer, "alloc %d words, ", (int)wlen);

	if (wlen > (buffer->size - 1)) {
 800dba8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800dbaa:	3b01      	subs	r3, #1
 800dbac:	428b      	cmp	r3, r1
 800dbae:	f0c0 8087 	bcc.w	800dcc0 <mpsc_pbuf_alloc+0x122>
 800dbb2:	4605      	mov	r5, r0
 800dbb4:	4689      	mov	r9, r1
	union mpsc_pbuf_generic *dropped_item = NULL;
 800dbb6:	f04f 0a00 	mov.w	sl, #0
	union mpsc_pbuf_generic *item = NULL;
 800dbba:	46d3      	mov	fp, sl
 800dbbc:	e020      	b.n	800dc00 <mpsc_pbuf_alloc+0x62>
		*res =  buffer->rd_idx - buffer->tmp_wr_idx - 1;
 800dbbe:	1b1c      	subs	r4, r3, r4
 800dbc0:	3c01      	subs	r4, #1
		return false;
 800dbc2:	2600      	movs	r6, #0
 800dbc4:	e02e      	b.n	800dc24 <mpsc_pbuf_alloc+0x86>
		*res = buffer->size - buffer->tmp_wr_idx - 1;
 800dbc6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800dbc8:	1b1c      	subs	r4, r3, r4
 800dbca:	3c01      	subs	r4, #1
		return false;
 800dbcc:	2600      	movs	r6, #0
 800dbce:	e029      	b.n	800dc24 <mpsc_pbuf_alloc+0x86>
		return i & (buffer->size - 1);
 800dbd0:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800dbd2:	3a01      	subs	r2, #1
 800dbd4:	4013      	ands	r3, r2
		if (free_wlen >= wlen) {
			item =
			    (union mpsc_pbuf_generic *)&buffer->buf[buffer->tmp_wr_idx];
			item->hdr.valid = 0;
			item->hdr.busy = 0;
			buffer->tmp_wr_idx = idx_inc(buffer,
 800dbd6:	602b      	str	r3, [r5, #0]
		cont = false;
 800dbd8:	2600      	movs	r6, #0
 800dbda:	f387 8811 	msr	BASEPRI, r7
 800dbde:	f3bf 8f6f 	isb	sy
			cont = dropped_item != NULL;
		}

		k_spin_unlock(&buffer->lock, key);

		if (cont && dropped_item && valid_drop) {
 800dbe2:	b15e      	cbz	r6, 800dbfc <mpsc_pbuf_alloc+0x5e>
 800dbe4:	f1ba 0f00 	cmp.w	sl, #0
 800dbe8:	d008      	beq.n	800dbfc <mpsc_pbuf_alloc+0x5e>
 800dbea:	f89d 300f 	ldrb.w	r3, [sp, #15]
 800dbee:	b12b      	cbz	r3, 800dbfc <mpsc_pbuf_alloc+0x5e>
			/* Notify about item being dropped. */
			buffer->notify_drop(buffer, dropped_item);
 800dbf0:	69ab      	ldr	r3, [r5, #24]
 800dbf2:	4651      	mov	r1, sl
 800dbf4:	4628      	mov	r0, r5
 800dbf6:	4798      	blx	r3
			dropped_item = NULL;
 800dbf8:	f04f 0a00 	mov.w	sl, #0
		}
	} while (cont);
 800dbfc:	2e00      	cmp	r6, #0
 800dbfe:	d061      	beq.n	800dcc4 <mpsc_pbuf_alloc+0x126>
	__asm__ volatile(
 800dc00:	f04f 0310 	mov.w	r3, #16
 800dc04:	f3ef 8811 	mrs	r8, BASEPRI
 800dc08:	f383 8812 	msr	BASEPRI_MAX, r3
 800dc0c:	f3bf 8f6f 	isb	sy
 800dc10:	4647      	mov	r7, r8
	if (buffer->rd_idx > buffer->tmp_wr_idx) {
 800dc12:	68eb      	ldr	r3, [r5, #12]
 800dc14:	682c      	ldr	r4, [r5, #0]
 800dc16:	42a3      	cmp	r3, r4
 800dc18:	d8d1      	bhi.n	800dbbe <mpsc_pbuf_alloc+0x20>
	} else if (!buffer->rd_idx) {
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d0d3      	beq.n	800dbc6 <mpsc_pbuf_alloc+0x28>
	*res = buffer->size - buffer->tmp_wr_idx;
 800dc1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800dc20:	1b1c      	subs	r4, r3, r4
	return true;
 800dc22:	2601      	movs	r6, #1
		if (free_wlen >= wlen) {
 800dc24:	45a1      	cmp	r9, r4
 800dc26:	d819      	bhi.n	800dc5c <mpsc_pbuf_alloc+0xbe>
			    (union mpsc_pbuf_generic *)&buffer->buf[buffer->tmp_wr_idx];
 800dc28:	6a2b      	ldr	r3, [r5, #32]
 800dc2a:	682a      	ldr	r2, [r5, #0]
			item =
 800dc2c:	eb03 0b82 	add.w	fp, r3, r2, lsl #2
			item->hdr.valid = 0;
 800dc30:	f813 1022 	ldrb.w	r1, [r3, r2, lsl #2]
 800dc34:	f36f 0100 	bfc	r1, #0, #1
 800dc38:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
			item->hdr.busy = 0;
 800dc3c:	b2c9      	uxtb	r1, r1
 800dc3e:	f36f 0141 	bfc	r1, #1, #1
 800dc42:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
			buffer->tmp_wr_idx = idx_inc(buffer,
 800dc46:	682b      	ldr	r3, [r5, #0]
	uint32_t i = idx + val;
 800dc48:	444b      	add	r3, r9
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800dc4a:	692a      	ldr	r2, [r5, #16]
 800dc4c:	f012 0f01 	tst.w	r2, #1
 800dc50:	d1be      	bne.n	800dbd0 <mpsc_pbuf_alloc+0x32>
	return (i >= buffer->size) ? i - buffer->size : i;
 800dc52:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800dc54:	4293      	cmp	r3, r2
 800dc56:	d3be      	bcc.n	800dbd6 <mpsc_pbuf_alloc+0x38>
 800dc58:	1a9b      	subs	r3, r3, r2
 800dc5a:	e7bc      	b.n	800dbd6 <mpsc_pbuf_alloc+0x38>
		} else if (wrap) {
 800dc5c:	b9ae      	cbnz	r6, 800dc8a <mpsc_pbuf_alloc+0xec>
		} else if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) &&
 800dc5e:	9b01      	ldr	r3, [sp, #4]
 800dc60:	9a00      	ldr	r2, [sp, #0]
 800dc62:	4313      	orrs	r3, r2
 800dc64:	d003      	beq.n	800dc6e <mpsc_pbuf_alloc+0xd0>
			   !k_is_in_isr()) {
 800dc66:	f001 fbd9 	bl	800f41c <k_is_in_isr>
		} else if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) &&
 800dc6a:	4606      	mov	r6, r0
 800dc6c:	b190      	cbz	r0, 800dc94 <mpsc_pbuf_alloc+0xf6>
			bool user_drop = buffer->flags & MPSC_PBUF_MODE_OVERWRITE;
 800dc6e:	692a      	ldr	r2, [r5, #16]
			dropped_item = drop_item_locked(buffer, free_wlen,
 800dc70:	f10d 030f 	add.w	r3, sp, #15
 800dc74:	f3c2 0240 	ubfx	r2, r2, #1, #1
 800dc78:	4621      	mov	r1, r4
 800dc7a:	4628      	mov	r0, r5
 800dc7c:	f7ff fee1 	bl	800da42 <drop_item_locked>
			cont = dropped_item != NULL;
 800dc80:	4682      	mov	sl, r0
 800dc82:	1e06      	subs	r6, r0, #0
 800dc84:	bf18      	it	ne
 800dc86:	2601      	movne	r6, #1
 800dc88:	e7a7      	b.n	800dbda <mpsc_pbuf_alloc+0x3c>
			add_skip_item(buffer, free_wlen);
 800dc8a:	4621      	mov	r1, r4
 800dc8c:	4628      	mov	r0, r5
 800dc8e:	f7ff feaf 	bl	800d9f0 <add_skip_item>
			cont = true;
 800dc92:	e7a2      	b.n	800dbda <mpsc_pbuf_alloc+0x3c>
	__asm__ volatile(
 800dc94:	f388 8811 	msr	BASEPRI, r8
 800dc98:	f3bf 8f6f 	isb	sy
			err = k_sem_take(&buffer->sem, timeout);
 800dc9c:	f105 0028 	add.w	r0, r5, #40	; 0x28
	return z_impl_k_sem_take(sem, timeout);
 800dca0:	9a00      	ldr	r2, [sp, #0]
 800dca2:	9b01      	ldr	r3, [sp, #4]
 800dca4:	f7fc fe9e 	bl	800a9e4 <z_impl_k_sem_take>
	__asm__ volatile(
 800dca8:	f04f 0310 	mov.w	r3, #16
 800dcac:	f3ef 8711 	mrs	r7, BASEPRI
 800dcb0:	f383 8812 	msr	BASEPRI_MAX, r3
 800dcb4:	f3bf 8f6f 	isb	sy
			if (err == 0) {
 800dcb8:	2800      	cmp	r0, #0
 800dcba:	d18e      	bne.n	800dbda <mpsc_pbuf_alloc+0x3c>
				cont = true;
 800dcbc:	2601      	movs	r6, #1
 800dcbe:	e78c      	b.n	800dbda <mpsc_pbuf_alloc+0x3c>
		return NULL;
 800dcc0:	f04f 0b00 	mov.w	fp, #0
		/* During test fill with 0's to simplify message comparison */
		memset(item, 0, sizeof(int) * wlen);
	}

	return item;
}
 800dcc4:	4658      	mov	r0, fp
 800dcc6:	b005      	add	sp, #20
 800dcc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dccc <mpsc_pbuf_commit>:

void mpsc_pbuf_commit(struct mpsc_pbuf_buffer *buffer,
		       union mpsc_pbuf_generic *item)
{
 800dccc:	b538      	push	{r3, r4, r5, lr}
 800dcce:	4604      	mov	r4, r0
 800dcd0:	460d      	mov	r5, r1
	uint32_t wlen = buffer->get_wlen(item);
 800dcd2:	69c3      	ldr	r3, [r0, #28]
 800dcd4:	4608      	mov	r0, r1
 800dcd6:	4798      	blx	r3
 800dcd8:	f04f 0310 	mov.w	r3, #16
 800dcdc:	f3ef 8211 	mrs	r2, BASEPRI
 800dce0:	f383 8812 	msr	BASEPRI_MAX, r3
 800dce4:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&buffer->lock);

	item->hdr.valid = 1;
 800dce8:	782b      	ldrb	r3, [r5, #0]
 800dcea:	f043 0301 	orr.w	r3, r3, #1
 800dcee:	702b      	strb	r3, [r5, #0]
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
 800dcf0:	6863      	ldr	r3, [r4, #4]
	uint32_t i = idx + val;
 800dcf2:	4418      	add	r0, r3
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800dcf4:	6923      	ldr	r3, [r4, #16]
 800dcf6:	f013 0f01 	tst.w	r3, #1
 800dcfa:	d104      	bne.n	800dd06 <mpsc_pbuf_commit+0x3a>
	return (i >= buffer->size) ? i - buffer->size : i;
 800dcfc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dcfe:	4298      	cmp	r0, r3
 800dd00:	d304      	bcc.n	800dd0c <mpsc_pbuf_commit+0x40>
 800dd02:	1ac0      	subs	r0, r0, r3
 800dd04:	e002      	b.n	800dd0c <mpsc_pbuf_commit+0x40>
		return i & (buffer->size - 1);
 800dd06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd08:	3b01      	subs	r3, #1
 800dd0a:	4018      	ands	r0, r3
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
 800dd0c:	6060      	str	r0, [r4, #4]
	__asm__ volatile(
 800dd0e:	f382 8811 	msr	BASEPRI, r2
 800dd12:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&buffer->lock, key);
	MPSC_PBUF_DBG(buffer, "committed %p ", item);
}
 800dd16:	bd38      	pop	{r3, r4, r5, pc}

0800dd18 <mpsc_pbuf_claim>:
		}
	} while (cont);
}

const union mpsc_pbuf_generic *mpsc_pbuf_claim(struct mpsc_pbuf_buffer *buffer)
{
 800dd18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd1a:	4604      	mov	r4, r0
 800dd1c:	e039      	b.n	800dd92 <mpsc_pbuf_claim+0x7a>
		*res = (buffer->wr_idx - buffer->tmp_rd_idx);
 800dd1e:	1a9b      	subs	r3, r3, r2
		return false;
 800dd20:	e045      	b.n	800ddae <mpsc_pbuf_claim+0x96>
		return item->skip.len;
 800dd22:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
		if (!a || is_invalid(item)) {
			item = NULL;
		} else {
			uint32_t skip = get_skip(item);

			if (skip || !is_valid(item)) {
 800dd26:	0880      	lsrs	r0, r0, #2
 800dd28:	d153      	bne.n	800ddd2 <mpsc_pbuf_claim+0xba>
 800dd2a:	e04d      	b.n	800ddc8 <mpsc_pbuf_claim+0xb0>
		return i & (buffer->size - 1);
 800dd2c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800dd2e:	3901      	subs	r1, #1
 800dd30:	400b      	ands	r3, r1
				uint32_t inc =
					skip ? skip : buffer->get_wlen(item);

				buffer->tmp_rd_idx =
 800dd32:	60a3      	str	r3, [r4, #8]
				      idx_inc(buffer, buffer->tmp_rd_idx, inc);
				buffer->rd_idx =
					idx_inc(buffer, buffer->rd_idx, inc);
 800dd34:	68e3      	ldr	r3, [r4, #12]
	uint32_t i = idx + val;
 800dd36:	4418      	add	r0, r3
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800dd38:	b922      	cbnz	r2, 800dd44 <mpsc_pbuf_claim+0x2c>
	return (i >= buffer->size) ? i - buffer->size : i;
 800dd3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd3c:	4298      	cmp	r0, r3
 800dd3e:	d304      	bcc.n	800dd4a <mpsc_pbuf_claim+0x32>
 800dd40:	1ac0      	subs	r0, r0, r3
 800dd42:	e002      	b.n	800dd4a <mpsc_pbuf_claim+0x32>
		return i & (buffer->size - 1);
 800dd44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd46:	3b01      	subs	r3, #1
 800dd48:	4018      	ands	r0, r3
				buffer->rd_idx =
 800dd4a:	60e0      	str	r0, [r4, #12]
				cont = true;
 800dd4c:	2301      	movs	r3, #1
			if (skip || !is_valid(item)) {
 800dd4e:	e01b      	b.n	800dd88 <mpsc_pbuf_claim+0x70>
			} else {
				item->hdr.busy = 1;
 800dd50:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 800dd54:	f043 0302 	orr.w	r3, r3, #2
 800dd58:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
				buffer->tmp_rd_idx =
					idx_inc(buffer, buffer->tmp_rd_idx,
 800dd5c:	68a7      	ldr	r7, [r4, #8]
						buffer->get_wlen(item));
 800dd5e:	69e3      	ldr	r3, [r4, #28]
					idx_inc(buffer, buffer->tmp_rd_idx,
 800dd60:	4630      	mov	r0, r6
 800dd62:	4798      	blx	r3
	uint32_t i = idx + val;
 800dd64:	4438      	add	r0, r7
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800dd66:	6923      	ldr	r3, [r4, #16]
 800dd68:	f013 0f01 	tst.w	r3, #1
 800dd6c:	d104      	bne.n	800dd78 <mpsc_pbuf_claim+0x60>
	return (i >= buffer->size) ? i - buffer->size : i;
 800dd6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd70:	4298      	cmp	r0, r3
 800dd72:	d304      	bcc.n	800dd7e <mpsc_pbuf_claim+0x66>
 800dd74:	1ac0      	subs	r0, r0, r3
 800dd76:	e002      	b.n	800dd7e <mpsc_pbuf_claim+0x66>
		return i & (buffer->size - 1);
 800dd78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd7a:	3b01      	subs	r3, #1
 800dd7c:	4018      	ands	r0, r3
				buffer->tmp_rd_idx =
 800dd7e:	60a0      	str	r0, [r4, #8]
		cont = false;
 800dd80:	2300      	movs	r3, #0
 800dd82:	e001      	b.n	800dd88 <mpsc_pbuf_claim+0x70>
 800dd84:	2300      	movs	r3, #0
			item = NULL;
 800dd86:	461e      	mov	r6, r3
 800dd88:	f385 8811 	msr	BASEPRI, r5
 800dd8c:	f3bf 8f6f 	isb	sy

		if (!cont) {
			MPSC_PBUF_DBG(buffer, "claimed: %p ", item);
		}
		k_spin_unlock(&buffer->lock, key);
	} while (cont);
 800dd90:	b38b      	cbz	r3, 800ddf6 <mpsc_pbuf_claim+0xde>
	__asm__ volatile(
 800dd92:	f04f 0310 	mov.w	r3, #16
 800dd96:	f3ef 8511 	mrs	r5, BASEPRI
 800dd9a:	f383 8812 	msr	BASEPRI_MAX, r3
 800dd9e:	f3bf 8f6f 	isb	sy
	if (buffer->tmp_rd_idx <= buffer->wr_idx) {
 800dda2:	68a2      	ldr	r2, [r4, #8]
 800dda4:	6863      	ldr	r3, [r4, #4]
 800dda6:	429a      	cmp	r2, r3
 800dda8:	d9b9      	bls.n	800dd1e <mpsc_pbuf_claim+0x6>
	*res = buffer->size - buffer->tmp_rd_idx;
 800ddaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ddac:	1a9b      	subs	r3, r3, r2
			&buffer->buf[buffer->tmp_rd_idx];
 800ddae:	6a21      	ldr	r1, [r4, #32]
		item = (union mpsc_pbuf_generic *)
 800ddb0:	eb01 0682 	add.w	r6, r1, r2, lsl #2
		if (!a || is_invalid(item)) {
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d0e5      	beq.n	800dd84 <mpsc_pbuf_claim+0x6c>
	return !item->hdr.valid && !item->hdr.busy;
 800ddb8:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
		if (!a || is_invalid(item)) {
 800ddbc:	f013 0303 	ands.w	r3, r3, #3
 800ddc0:	d016      	beq.n	800ddf0 <mpsc_pbuf_claim+0xd8>
	if (item->hdr.busy && !item->hdr.valid) {
 800ddc2:	2b02      	cmp	r3, #2
 800ddc4:	d0ad      	beq.n	800dd22 <mpsc_pbuf_claim+0xa>
	return 0;
 800ddc6:	2000      	movs	r0, #0
	return item->hdr.valid;
 800ddc8:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
			if (skip || !is_valid(item)) {
 800ddcc:	f013 0f01 	tst.w	r3, #1
 800ddd0:	d1be      	bne.n	800dd50 <mpsc_pbuf_claim+0x38>
					skip ? skip : buffer->get_wlen(item);
 800ddd2:	b910      	cbnz	r0, 800ddda <mpsc_pbuf_claim+0xc2>
 800ddd4:	69e3      	ldr	r3, [r4, #28]
 800ddd6:	4630      	mov	r0, r6
 800ddd8:	4798      	blx	r3
				      idx_inc(buffer, buffer->tmp_rd_idx, inc);
 800ddda:	68a3      	ldr	r3, [r4, #8]
	uint32_t i = idx + val;
 800dddc:	4403      	add	r3, r0
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800ddde:	6922      	ldr	r2, [r4, #16]
 800dde0:	f012 0201 	ands.w	r2, r2, #1
 800dde4:	d1a2      	bne.n	800dd2c <mpsc_pbuf_claim+0x14>
	return (i >= buffer->size) ? i - buffer->size : i;
 800dde6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800dde8:	428b      	cmp	r3, r1
 800ddea:	d3a2      	bcc.n	800dd32 <mpsc_pbuf_claim+0x1a>
 800ddec:	1a5b      	subs	r3, r3, r1
 800ddee:	e7a0      	b.n	800dd32 <mpsc_pbuf_claim+0x1a>
		cont = false;
 800ddf0:	2300      	movs	r3, #0
			item = NULL;
 800ddf2:	461e      	mov	r6, r3
 800ddf4:	e7c8      	b.n	800dd88 <mpsc_pbuf_claim+0x70>

	return item;
}
 800ddf6:	4630      	mov	r0, r6
 800ddf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ddfa <mpsc_pbuf_free>:

void mpsc_pbuf_free(struct mpsc_pbuf_buffer *buffer,
		     const union mpsc_pbuf_generic *item)
{
 800ddfa:	b538      	push	{r3, r4, r5, lr}
 800ddfc:	4604      	mov	r4, r0
 800ddfe:	460d      	mov	r5, r1
	uint32_t wlen = buffer->get_wlen(item);
 800de00:	69c3      	ldr	r3, [r0, #28]
 800de02:	4608      	mov	r0, r1
 800de04:	4798      	blx	r3
 800de06:	f04f 0310 	mov.w	r3, #16
 800de0a:	f3ef 8211 	mrs	r2, BASEPRI
 800de0e:	f383 8812 	msr	BASEPRI_MAX, r3
 800de12:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&buffer->lock);
	union mpsc_pbuf_generic *witem = (union mpsc_pbuf_generic *)item;

	witem->hdr.valid = 0;
 800de16:	782b      	ldrb	r3, [r5, #0]
 800de18:	f36f 0300 	bfc	r3, #0, #1
 800de1c:	702b      	strb	r3, [r5, #0]
	if (!(buffer->flags & MPSC_PBUF_MODE_OVERWRITE) ||
 800de1e:	6923      	ldr	r3, [r4, #16]
 800de20:	f013 0f02 	tst.w	r3, #2
 800de24:	d00a      	beq.n	800de3c <mpsc_pbuf_free+0x42>
		 ((uint32_t *)item == &buffer->buf[buffer->rd_idx])) {
 800de26:	6a23      	ldr	r3, [r4, #32]
 800de28:	68e1      	ldr	r1, [r4, #12]
 800de2a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
	if (!(buffer->flags & MPSC_PBUF_MODE_OVERWRITE) ||
 800de2e:	42ab      	cmp	r3, r5
 800de30:	d004      	beq.n	800de3c <mpsc_pbuf_free+0x42>
		witem->hdr.busy = 0;
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, wlen);
	} else {
		witem->skip.len = wlen;
 800de32:	682b      	ldr	r3, [r5, #0]
 800de34:	f360 039f 	bfi	r3, r0, #2, #30
 800de38:	602b      	str	r3, [r5, #0]
 800de3a:	e012      	b.n	800de62 <mpsc_pbuf_free+0x68>
		witem->hdr.busy = 0;
 800de3c:	782b      	ldrb	r3, [r5, #0]
 800de3e:	f36f 0341 	bfc	r3, #1, #1
 800de42:	702b      	strb	r3, [r5, #0]
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, wlen);
 800de44:	68e3      	ldr	r3, [r4, #12]
	uint32_t i = idx + val;
 800de46:	4418      	add	r0, r3
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800de48:	6923      	ldr	r3, [r4, #16]
 800de4a:	f013 0f01 	tst.w	r3, #1
 800de4e:	d104      	bne.n	800de5a <mpsc_pbuf_free+0x60>
	return (i >= buffer->size) ? i - buffer->size : i;
 800de50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800de52:	4298      	cmp	r0, r3
 800de54:	d304      	bcc.n	800de60 <mpsc_pbuf_free+0x66>
 800de56:	1ac0      	subs	r0, r0, r3
 800de58:	e002      	b.n	800de60 <mpsc_pbuf_free+0x66>
		return i & (buffer->size - 1);
 800de5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800de5c:	3b01      	subs	r3, #1
 800de5e:	4018      	ands	r0, r3
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, wlen);
 800de60:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
 800de62:	f382 8811 	msr	BASEPRI, r2
 800de66:	f3bf 8f6f 	isb	sy
	}
	MPSC_PBUF_DBG(buffer, "freed: %p ", item);

	k_spin_unlock(&buffer->lock, key);
	k_sem_give(&buffer->sem);
 800de6a:	f104 0028 	add.w	r0, r4, #40	; 0x28
	z_impl_k_sem_give(sem);
 800de6e:	f7fc fd91 	bl	800a994 <z_impl_k_sem_give>
}
 800de72:	bd38      	pop	{r3, r4, r5, pc}

0800de74 <mpsc_pbuf_is_pending>:
	if (buffer->tmp_rd_idx <= buffer->wr_idx) {
 800de74:	6883      	ldr	r3, [r0, #8]
 800de76:	6842      	ldr	r2, [r0, #4]
 800de78:	4293      	cmp	r3, r2
 800de7a:	d905      	bls.n	800de88 <mpsc_pbuf_is_pending+0x14>
	*res = buffer->size - buffer->tmp_rd_idx;
 800de7c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800de7e:	1ac0      	subs	r0, r0, r3
	uint32_t a;

	(void)available(buffer, &a);

	return a ? true : false;
}
 800de80:	3800      	subs	r0, #0
 800de82:	bf18      	it	ne
 800de84:	2001      	movne	r0, #1
 800de86:	4770      	bx	lr
		*res = (buffer->wr_idx - buffer->tmp_rd_idx);
 800de88:	1ad0      	subs	r0, r2, r3
		return false;
 800de8a:	e7f9      	b.n	800de80 <mpsc_pbuf_is_pending+0xc>

0800de8c <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_EXPERIMENTAL, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
 800de8c:	4770      	bx	lr

0800de8e <st_stm32_common_config>:
#endif /* CONFIG_SOC_SERIES_STM32H7X || CONFIG_SOC_SERIES_STM32MP1X */

#endif /* CONFIG_USE_SEGGER_RTT */

	return 0;
}
 800de8e:	2000      	movs	r0, #0
 800de90:	4770      	bx	lr

0800de92 <log_msg2_generic_get_wlen>:
	return msg->generic.type == Z_LOG_MSG2_LOG;
 800de92:	7803      	ldrb	r3, [r0, #0]
	if (z_log_item_is_msg(generic_msg)) {
 800de94:	f013 0f04 	tst.w	r3, #4
 800de98:	d001      	beq.n	800de9e <log_msg2_generic_get_wlen+0xc>
	return 0;
 800de9a:	2000      	movs	r0, #0
}
 800de9c:	4770      	bx	lr
		return log_msg2_get_total_wlen(msg->hdr.desc);
 800de9e:	6803      	ldr	r3, [r0, #0]
	return Z_LOG_MSG2_ALIGNED_WLEN(desc.package_len, desc.data_len);
 800dea0:	f3c3 2049 	ubfx	r0, r3, #9, #10
 800dea4:	f3c3 43cb 	ubfx	r3, r3, #19, #12
 800dea8:	4418      	add	r0, r3
 800deaa:	3013      	adds	r0, #19
 800deac:	f020 0007 	bic.w	r0, r0, #7
 800deb0:	0880      	lsrs	r0, r0, #2
		return log_msg2_get_total_wlen(msg->hdr.desc);
 800deb2:	4770      	bx	lr

0800deb4 <dummy_timestamp>:
}
 800deb4:	2000      	movs	r0, #0
 800deb6:	4770      	bx	lr

0800deb8 <msg_filter_check>:
}
 800deb8:	2001      	movs	r0, #1
 800deba:	4770      	bx	lr

0800debc <default_lf_get_timestamp>:
{
 800debc:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 800debe:	f001 fdd3 	bl	800fa68 <z_impl_k_uptime_ticks>
 800dec2:	220a      	movs	r2, #10
 800dec4:	2300      	movs	r3, #0
 800dec6:	f7f2 fd89 	bl	80009dc <__aeabi_uldivmod>
}
 800deca:	bd08      	pop	{r3, pc}

0800decc <notify_drop>:
{
 800decc:	b508      	push	{r3, lr}
	z_log_dropped(true);
 800dece:	2001      	movs	r0, #1
 800ded0:	f7f6 f8e6 	bl	80040a0 <z_log_dropped>
}
 800ded4:	bd08      	pop	{r3, pc}

0800ded6 <get_msg>:
{
 800ded6:	b508      	push	{r3, lr}
		msg.msg2 = z_log_msg2_claim();
 800ded8:	f7f6 f966 	bl	80041a8 <z_log_msg2_claim>
}
 800dedc:	bd08      	pop	{r3, pc}

0800dede <next_pending>:
{
 800dede:	b508      	push	{r3, lr}
		return z_log_msg2_pending();
 800dee0:	f7f6 f99c 	bl	800421c <z_log_msg2_pending>
}
 800dee4:	bd08      	pop	{r3, pc}

0800dee6 <z_log_get_tag>:
}
 800dee6:	2000      	movs	r0, #0
 800dee8:	4770      	bx	lr

0800deea <buffer_write>:
{
 800deea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deec:	4607      	mov	r7, r0
 800deee:	460d      	mov	r5, r1
 800def0:	4614      	mov	r4, r2
 800def2:	461e      	mov	r6, r3
		processed = outf(buf, len, ctx);
 800def4:	4632      	mov	r2, r6
 800def6:	4621      	mov	r1, r4
 800def8:	4628      	mov	r0, r5
 800defa:	47b8      	blx	r7
		buf += processed;
 800defc:	4405      	add	r5, r0
	} while (len != 0);
 800defe:	1a24      	subs	r4, r4, r0
 800df00:	d1f8      	bne.n	800def4 <buffer_write+0xa>
}
 800df02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800df04 <color_prefix>:
{
 800df04:	b508      	push	{r3, lr}
 800df06:	4613      	mov	r3, r2
	color_print(output, color, true, level);
 800df08:	2201      	movs	r2, #1
 800df0a:	f7f6 facf 	bl	80044ac <color_print>
}
 800df0e:	bd08      	pop	{r3, pc}

0800df10 <color_postfix>:
{
 800df10:	b508      	push	{r3, lr}
 800df12:	4613      	mov	r3, r2
	color_print(output, color, false, level);
 800df14:	2200      	movs	r2, #0
 800df16:	f7f6 fac9 	bl	80044ac <color_print>
}
 800df1a:	bd08      	pop	{r3, pc}

0800df1c <postfix_print>:
{
 800df1c:	b538      	push	{r3, r4, r5, lr}
 800df1e:	4605      	mov	r5, r0
 800df20:	460c      	mov	r4, r1
	color_postfix(output, (flags & LOG_OUTPUT_FLAG_COLORS),
 800df22:	f001 0101 	and.w	r1, r1, #1
 800df26:	f7ff fff3 	bl	800df10 <color_postfix>
	newline_print(output, flags);
 800df2a:	4621      	mov	r1, r4
 800df2c:	4628      	mov	r0, r5
 800df2e:	f7f6 fad3 	bl	80044d8 <newline_print>
}
 800df32:	bd38      	pop	{r3, r4, r5, pc}

0800df34 <log_msg2_hexdump>:
{
 800df34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800df38:	b083      	sub	sp, #12
 800df3a:	4680      	mov	r8, r0
 800df3c:	460e      	mov	r6, r1
 800df3e:	4615      	mov	r5, r2
 800df40:	461f      	mov	r7, r3
 800df42:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
 800df46:	462c      	mov	r4, r5
 800df48:	2d10      	cmp	r5, #16
 800df4a:	bf28      	it	cs
 800df4c:	2410      	movcs	r4, #16
		hexdump_line_print(output, data, length,
 800df4e:	f8cd 9000 	str.w	r9, [sp]
 800df52:	463b      	mov	r3, r7
 800df54:	4622      	mov	r2, r4
 800df56:	4631      	mov	r1, r6
 800df58:	4640      	mov	r0, r8
 800df5a:	f7f6 fad1 	bl	8004500 <hexdump_line_print>
		data += length;
 800df5e:	4426      	add	r6, r4
	} while (len);
 800df60:	1b2d      	subs	r5, r5, r4
 800df62:	d1f0      	bne.n	800df46 <log_msg2_hexdump+0x12>
}
 800df64:	b003      	add	sp, #12
 800df66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800df6a <log_output_flush>:
{
 800df6a:	b510      	push	{r4, lr}
 800df6c:	4604      	mov	r4, r0
		     output->control_block->offset,
 800df6e:	6842      	ldr	r2, [r0, #4]
	buffer_write(output->func, output->buf,
 800df70:	6853      	ldr	r3, [r2, #4]
 800df72:	6812      	ldr	r2, [r2, #0]
 800df74:	6881      	ldr	r1, [r0, #8]
 800df76:	6800      	ldr	r0, [r0, #0]
 800df78:	f7ff ffb7 	bl	800deea <buffer_write>
	output->control_block->offset = 0;
 800df7c:	6863      	ldr	r3, [r4, #4]
 800df7e:	2200      	movs	r2, #0
 800df80:	601a      	str	r2, [r3, #0]
}
 800df82:	bd10      	pop	{r4, pc}

0800df84 <out_func>:
{
 800df84:	b538      	push	{r3, r4, r5, lr}
 800df86:	4605      	mov	r5, r0
 800df88:	460c      	mov	r4, r1
	if (out_ctx->control_block->offset == out_ctx->size) {
 800df8a:	684b      	ldr	r3, [r1, #4]
 800df8c:	681a      	ldr	r2, [r3, #0]
 800df8e:	68cb      	ldr	r3, [r1, #12]
 800df90:	429a      	cmp	r2, r3
 800df92:	d00f      	beq.n	800dfb4 <out_func+0x30>
	idx = atomic_inc(&out_ctx->control_block->offset);
 800df94:	6863      	ldr	r3, [r4, #4]
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
 800df96:	f3bf 8f5b 	dmb	ish
 800df9a:	e853 2f00 	ldrex	r2, [r3]
 800df9e:	1c51      	adds	r1, r2, #1
 800dfa0:	e843 1000 	strex	r0, r1, [r3]
 800dfa4:	2800      	cmp	r0, #0
 800dfa6:	d1f8      	bne.n	800df9a <out_func+0x16>
 800dfa8:	f3bf 8f5b 	dmb	ish
	out_ctx->buf[idx] = (uint8_t)c;
 800dfac:	68a3      	ldr	r3, [r4, #8]
 800dfae:	549d      	strb	r5, [r3, r2]
}
 800dfb0:	2000      	movs	r0, #0
 800dfb2:	bd38      	pop	{r3, r4, r5, pc}
		log_output_flush(out_ctx);
 800dfb4:	4608      	mov	r0, r1
 800dfb6:	f7ff ffd8 	bl	800df6a <log_output_flush>
 800dfba:	e7eb      	b.n	800df94 <out_func+0x10>

0800dfbc <cr_out_func>:
{
 800dfbc:	b538      	push	{r3, r4, r5, lr}
 800dfbe:	4604      	mov	r4, r0
 800dfc0:	460d      	mov	r5, r1
	out_func(c, ctx);
 800dfc2:	f7ff ffdf 	bl	800df84 <out_func>
	if (c == '\n') {
 800dfc6:	2c0a      	cmp	r4, #10
 800dfc8:	d001      	beq.n	800dfce <cr_out_func+0x12>
}
 800dfca:	2000      	movs	r0, #0
 800dfcc:	bd38      	pop	{r3, r4, r5, pc}
		out_func((int)'\r', ctx);
 800dfce:	4629      	mov	r1, r5
 800dfd0:	200d      	movs	r0, #13
 800dfd2:	f7ff ffd7 	bl	800df84 <out_func>
 800dfd6:	e7f8      	b.n	800dfca <cr_out_func+0xe>

0800dfd8 <z_log_msg2_finalize>:
#include <logging/log_internal.h>
#include <logging/log_ctrl.h>

void z_log_msg2_finalize(struct log_msg2 *msg, const void *source,
			 const struct log_msg2_desc desc, const void *data)
{
 800dfd8:	b570      	push	{r4, r5, r6, lr}
	if (!msg) {
 800dfda:	b198      	cbz	r0, 800e004 <z_log_msg2_finalize+0x2c>
 800dfdc:	460e      	mov	r6, r1
 800dfde:	4614      	mov	r4, r2
 800dfe0:	4619      	mov	r1, r3
 800dfe2:	4605      	mov	r5, r0
		z_log_dropped(false);

		return;
	}

	if (data) {
 800dfe4:	b143      	cbz	r3, 800dff8 <z_log_msg2_finalize+0x20>
		uint8_t *d = msg->data + desc.package_len;
 800dfe6:	f100 030c 	add.w	r3, r0, #12
 800dfea:	f3c2 2049 	ubfx	r0, r2, #9, #10
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
 800dfee:	f3c2 42cb 	ubfx	r2, r2, #19, #12
 800dff2:	4418      	add	r0, r3
 800dff4:	f001 fdeb 	bl	800fbce <memcpy>

		memcpy(d, data, desc.data_len);
	}

	msg->hdr.desc = desc;
 800dff8:	602c      	str	r4, [r5, #0]
	msg->hdr.source = source;
 800dffa:	606e      	str	r6, [r5, #4]
	z_log_msg2_commit(msg);
 800dffc:	4628      	mov	r0, r5
 800dffe:	f7f6 f987 	bl	8004310 <z_log_msg2_commit>
}
 800e002:	bd70      	pop	{r4, r5, r6, pc}
		z_log_dropped(false);
 800e004:	f7f6 f84c 	bl	80040a0 <z_log_dropped>
		return;
 800e008:	e7fb      	b.n	800e002 <z_log_msg2_finalize+0x2a>

0800e00a <z_impl_z_log_msg2_static_create>:

void z_impl_z_log_msg2_static_create(const void *source,
			      const struct log_msg2_desc desc,
			      uint8_t *package, const void *data)
{
 800e00a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e00e:	4605      	mov	r5, r0
 800e010:	460c      	mov	r4, r1
 800e012:	4617      	mov	r7, r2
 800e014:	461e      	mov	r6, r3
	return Z_LOG_MSG2_ALIGNED_WLEN(desc.package_len, desc.data_len);
 800e016:	f3c1 2c49 	ubfx	ip, r1, #9, #10
 800e01a:	f3c1 40cb 	ubfx	r0, r1, #19, #12
 800e01e:	4484      	add	ip, r0
 800e020:	f10c 0c13 	add.w	ip, ip, #19
 800e024:	f02c 0c07 	bic.w	ip, ip, #7
	uint32_t msg_wlen = log_msg2_get_total_wlen(desc);
	struct log_msg2 *msg = z_log_msg2_alloc(msg_wlen);
 800e028:	ea4f 009c 	mov.w	r0, ip, lsr #2
 800e02c:	f7f6 f8b2 	bl	8004194 <z_log_msg2_alloc>

	if (msg) {
 800e030:	4680      	mov	r8, r0
 800e032:	b128      	cbz	r0, 800e040 <z_impl_z_log_msg2_static_create+0x36>
 800e034:	f3c4 2249 	ubfx	r2, r4, #9, #10
 800e038:	4639      	mov	r1, r7
 800e03a:	300c      	adds	r0, #12
 800e03c:	f001 fdc7 	bl	800fbce <memcpy>
		memcpy(msg->data, package, desc.package_len);
	}

	z_log_msg2_finalize(msg, source, desc, data);
 800e040:	4633      	mov	r3, r6
 800e042:	4622      	mov	r2, r4
 800e044:	4629      	mov	r1, r5
 800e046:	4640      	mov	r0, r8
 800e048:	f7ff ffc6 	bl	800dfd8 <z_log_msg2_finalize>
}
 800e04c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e050 <z_impl_z_log_msg2_runtime_vcreate>:
#endif

void z_impl_z_log_msg2_runtime_vcreate(uint8_t domain_id, const void *source,
				uint8_t level, const void *data, size_t dlen,
				const char *fmt, va_list ap)
{
 800e050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e054:	b085      	sub	sp, #20
 800e056:	4681      	mov	r9, r0
 800e058:	460d      	mov	r5, r1
 800e05a:	4690      	mov	r8, r2
 800e05c:	461e      	mov	r6, r3
 800e05e:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 800e062:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
	int plen;

	if (fmt) {
 800e064:	b3b7      	cbz	r7, 800e0d4 <z_impl_z_log_msg2_runtime_vcreate+0x84>
		va_list ap2;

		va_copy(ap2, ap);
 800e066:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e068:	9303      	str	r3, [sp, #12]
		plen = cbvprintf_package(NULL, Z_LOG_MSG2_ALIGN_OFFSET, 0,
 800e06a:	9300      	str	r3, [sp, #0]
 800e06c:	463b      	mov	r3, r7
 800e06e:	2200      	movs	r2, #0
 800e070:	210c      	movs	r1, #12
 800e072:	4610      	mov	r0, r2
 800e074:	f7f4 fff8 	bl	8003068 <cbvprintf_package>
		va_end(ap2);
	} else {
		plen = 0;
	}

	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
 800e078:	4682      	mov	sl, r0
 800e07a:	eb00 030b 	add.w	r3, r0, fp
 800e07e:	3313      	adds	r3, #19
 800e080:	f023 0307 	bic.w	r3, r3, #7
	struct log_msg2 *msg;
	struct log_msg2_desc desc =
 800e084:	2400      	movs	r4, #0
 800e086:	f36f 0400 	bfc	r4, #0, #1
 800e08a:	f36f 0441 	bfc	r4, #1, #1
 800e08e:	f36f 0482 	bfc	r4, #2, #1
 800e092:	f369 04c5 	bfi	r4, r9, #3, #3
 800e096:	f368 1488 	bfi	r4, r8, #6, #3
 800e09a:	f360 2452 	bfi	r4, r0, #9, #10
 800e09e:	f36b 44de 	bfi	r4, fp, #19, #12
 800e0a2:	f36f 74df 	bfc	r4, #31, #1
		Z_LOG_MSG_DESC_INITIALIZER(domain_id, level, plen, dlen);

	if (IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE)) {
		msg = alloca(msg_wlen * sizeof(int));
	} else {
		msg = z_log_msg2_alloc(msg_wlen);
 800e0a6:	0898      	lsrs	r0, r3, #2
 800e0a8:	f7f6 f874 	bl	8004194 <z_log_msg2_alloc>
	}

	if (msg && fmt) {
 800e0ac:	4680      	mov	r8, r0
 800e0ae:	b140      	cbz	r0, 800e0c2 <z_impl_z_log_msg2_runtime_vcreate+0x72>
 800e0b0:	b13f      	cbz	r7, 800e0c2 <z_impl_z_log_msg2_runtime_vcreate+0x72>
		plen = cbvprintf_package(msg->data, (size_t)plen, 0, fmt, ap);
 800e0b2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e0b4:	9300      	str	r3, [sp, #0]
 800e0b6:	463b      	mov	r3, r7
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	4651      	mov	r1, sl
 800e0bc:	300c      	adds	r0, #12
 800e0be:	f7f4 ffd3 	bl	8003068 <cbvprintf_package>
		__ASSERT_NO_MSG(plen >= 0);
	}

	z_log_msg2_finalize(msg, source, desc, data);
 800e0c2:	4633      	mov	r3, r6
 800e0c4:	4622      	mov	r2, r4
 800e0c6:	4629      	mov	r1, r5
 800e0c8:	4640      	mov	r0, r8
 800e0ca:	f7ff ff85 	bl	800dfd8 <z_log_msg2_finalize>
}
 800e0ce:	b005      	add	sp, #20
 800e0d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		plen = 0;
 800e0d4:	2000      	movs	r0, #0
 800e0d6:	e7cf      	b.n	800e078 <z_impl_z_log_msg2_runtime_vcreate+0x28>

0800e0d8 <z_cpp_init_static>:

void __do_global_ctors_aux(void);
void __do_init_array_aux(void);

void z_cpp_init_static(void)
{
 800e0d8:	b508      	push	{r3, lr}
	__do_global_ctors_aux();
 800e0da:	f7f6 fbc7 	bl	800486c <__do_global_ctors_aux>
	__do_init_array_aux();
 800e0de:	f7f6 fbb7 	bl	8004850 <__do_init_array_aux>
}
 800e0e2:	bd08      	pop	{r3, pc}

0800e0e4 <z_arm_fatal_error>:

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
 800e0e4:	b538      	push	{r3, r4, r5, lr}
 800e0e6:	4604      	mov	r4, r0

	if (esf != NULL) {
 800e0e8:	460d      	mov	r5, r1
 800e0ea:	b111      	cbz	r1, 800e0f2 <z_arm_fatal_error+0xe>
		esf_dump(esf);
 800e0ec:	4608      	mov	r0, r1
 800e0ee:	f7f6 fbe1 	bl	80048b4 <esf_dump>
	}
	z_fatal_error(reason, esf);
 800e0f2:	4629      	mov	r1, r5
 800e0f4:	4620      	mov	r0, r4
 800e0f6:	f7fc f8dd 	bl	800a2b4 <z_fatal_error>
}
 800e0fa:	bd38      	pop	{r3, r4, r5, pc}

0800e0fc <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
 800e0fc:	b508      	push	{r3, lr}
 800e0fe:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
 800e100:	6800      	ldr	r0, [r0, #0]
 800e102:	f7ff ffef 	bl	800e0e4 <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
 800e106:	bd08      	pop	{r3, pc}

0800e108 <z_irq_spurious>:
 * Installed in all _sw_isr_table slots at boot time. Throws an error if
 * called.
 *
 */
void z_irq_spurious(const void *unused)
{
 800e108:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
 800e10a:	2100      	movs	r1, #0
 800e10c:	2001      	movs	r0, #1
 800e10e:	f7ff ffe9 	bl	800e0e4 <z_arm_fatal_error>
}
 800e112:	bd08      	pop	{r3, pc}

0800e114 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
 800e114:	b508      	push	{r3, lr}
	handler();
 800e116:	f7f6 fcdf 	bl	8004ad8 <z_SysNmiOnReset>
	z_arm_int_exit();
 800e11a:	f7f6 fdc9 	bl	8004cb0 <z_arm_exc_exit>
}
 800e11e:	bd08      	pop	{r3, pc}

0800e120 <memory_fault_recoverable>:
}
 800e120:	2000      	movs	r0, #0
 800e122:	4770      	bx	lr

0800e124 <z_log_msg2_runtime_create>:
{
 800e124:	b510      	push	{r4, lr}
 800e126:	b086      	sub	sp, #24
	va_start(ap, fmt);
 800e128:	ac0a      	add	r4, sp, #40	; 0x28
 800e12a:	9405      	str	r4, [sp, #20]
 800e12c:	9402      	str	r4, [sp, #8]
 800e12e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800e130:	9401      	str	r4, [sp, #4]
 800e132:	9c08      	ldr	r4, [sp, #32]
 800e134:	9400      	str	r4, [sp, #0]
 800e136:	f7ff ff8b 	bl	800e050 <z_impl_z_log_msg2_runtime_vcreate>
}
 800e13a:	b006      	add	sp, #24
 800e13c:	bd10      	pop	{r4, pc}

0800e13e <fault_handle>:
{
 800e13e:	b508      	push	{r3, lr}
	*recoverable = false;
 800e140:	2300      	movs	r3, #0
 800e142:	7013      	strb	r3, [r2, #0]
	switch (fault) {
 800e144:	1ecb      	subs	r3, r1, #3
 800e146:	2b09      	cmp	r3, #9
 800e148:	d81a      	bhi.n	800e180 <fault_handle+0x42>
 800e14a:	e8df f003 	tbb	[pc, r3]
 800e14e:	0905      	.short	0x0905
 800e150:	1919110d 	.word	0x1919110d
 800e154:	14191919 	.word	0x14191919
		reason = hard_fault(esf, recoverable);
 800e158:	4611      	mov	r1, r2
 800e15a:	f7f7 fa05 	bl	8005568 <hard_fault>
}
 800e15e:	bd08      	pop	{r3, pc}
		reason = mem_manage_fault(esf, 0, recoverable);
 800e160:	2100      	movs	r1, #0
 800e162:	f7f7 f89f 	bl	80052a4 <mem_manage_fault>
		break;
 800e166:	e7fa      	b.n	800e15e <fault_handle+0x20>
		reason = bus_fault(esf, 0, recoverable);
 800e168:	2100      	movs	r1, #0
 800e16a:	f7f6 fdcd 	bl	8004d08 <bus_fault>
		break;
 800e16e:	e7f6      	b.n	800e15e <fault_handle+0x20>
		reason = usage_fault(esf);
 800e170:	f7f6 ff38 	bl	8004fe4 <usage_fault>
		break;
 800e174:	e7f3      	b.n	800e15e <fault_handle+0x20>
		debug_monitor(esf, recoverable);
 800e176:	4611      	mov	r1, r2
 800e178:	f7f7 f868 	bl	800524c <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 800e17c:	2000      	movs	r0, #0
		break;
 800e17e:	e7ee      	b.n	800e15e <fault_handle+0x20>
		reserved_exception(esf, fault);
 800e180:	f7f6 fda4 	bl	8004ccc <reserved_exception>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 800e184:	2000      	movs	r0, #0
	return reason;
 800e186:	e7ea      	b.n	800e15e <fault_handle+0x20>

0800e188 <mpu_partition_is_valid>:
		((part->size & (part->size - 1U)) == 0U)
 800e188:	6843      	ldr	r3, [r0, #4]
 800e18a:	1e5a      	subs	r2, r3, #1
		&&
 800e18c:	4213      	tst	r3, r2
 800e18e:	d106      	bne.n	800e19e <mpu_partition_is_valid+0x16>
		&&
 800e190:	2b1f      	cmp	r3, #31
 800e192:	d906      	bls.n	800e1a2 <mpu_partition_is_valid+0x1a>
		((part->start & (part->size - 1U)) == 0U);
 800e194:	6803      	ldr	r3, [r0, #0]
		&&
 800e196:	421a      	tst	r2, r3
 800e198:	d005      	beq.n	800e1a6 <mpu_partition_is_valid+0x1e>
 800e19a:	2000      	movs	r0, #0
 800e19c:	4770      	bx	lr
 800e19e:	2000      	movs	r0, #0
 800e1a0:	4770      	bx	lr
 800e1a2:	2000      	movs	r0, #0
 800e1a4:	4770      	bx	lr
 800e1a6:	2001      	movs	r0, #1
}
 800e1a8:	4770      	bx	lr

0800e1aa <mpu_configure_region>:
{
 800e1aa:	b500      	push	{lr}
 800e1ac:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
 800e1ae:	680b      	ldr	r3, [r1, #0]
 800e1b0:	9301      	str	r3, [sp, #4]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
 800e1b2:	684b      	ldr	r3, [r1, #4]
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
 800e1b4:	688a      	ldr	r2, [r1, #8]
	if (size <= 32U) {
 800e1b6:	2b20      	cmp	r3, #32
 800e1b8:	d912      	bls.n	800e1e0 <mpu_configure_region+0x36>
	if (size > (1UL << 31)) {
 800e1ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e1be:	d811      	bhi.n	800e1e4 <mpu_configure_region+0x3a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
 800e1c0:	3b01      	subs	r3, #1
 800e1c2:	fab3 f383 	clz	r3, r3
 800e1c6:	f1c3 031f 	rsb	r3, r3, #31
 800e1ca:	005b      	lsls	r3, r3, #1
 800e1cc:	f003 033e 	and.w	r3, r3, #62	; 0x3e
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
 800e1d0:	4313      	orrs	r3, r2
 800e1d2:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
 800e1d4:	a901      	add	r1, sp, #4
 800e1d6:	f7f7 fbc9 	bl	800596c <region_allocate_and_init>
}
 800e1da:	b005      	add	sp, #20
 800e1dc:	f85d fb04 	ldr.w	pc, [sp], #4
		return REGION_32B;
 800e1e0:	2308      	movs	r3, #8
 800e1e2:	e7f5      	b.n	800e1d0 <mpu_configure_region+0x26>
		return REGION_4G;
 800e1e4:	233e      	movs	r3, #62	; 0x3e
 800e1e6:	e7f3      	b.n	800e1d0 <mpu_configure_region+0x26>

0800e1e8 <arm_core_mpu_configure_static_mpu_regions>:
{
 800e1e8:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
 800e1ea:	f7f7 fc45 	bl	8005a78 <mpu_configure_static_mpu_regions>
}
 800e1ee:	bd08      	pop	{r3, pc}

0800e1f0 <arm_core_mpu_configure_dynamic_mpu_regions>:
{
 800e1f0:	b508      	push	{r3, lr}
	if (mpu_configure_dynamic_mpu_regions(dynamic_regions, regions_num)
 800e1f2:	f7f7 fc4b 	bl	8005a8c <mpu_configure_dynamic_mpu_regions>
}
 800e1f6:	bd08      	pop	{r3, pc}

0800e1f8 <malloc_prepare>:
}
 800e1f8:	2000      	movs	r0, #0
 800e1fa:	4770      	bx	lr

0800e1fc <_stdout_hook_default>:
}
 800e1fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e200:	4770      	bx	lr

0800e202 <_stdin_hook_default>:
}
 800e202:	2000      	movs	r0, #0
 800e204:	4770      	bx	lr

0800e206 <_read>:
{
 800e206:	b508      	push	{r3, lr}
 800e208:	4608      	mov	r0, r1
 800e20a:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_READ_STDIN);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_read_stdin(buf, nbytes);
 800e20c:	f7f7 fc96 	bl	8005b3c <z_impl_zephyr_read_stdin>
}
 800e210:	bd08      	pop	{r3, pc}

0800e212 <_write>:
{
 800e212:	b508      	push	{r3, lr}
 800e214:	4608      	mov	r0, r1
 800e216:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_WRITE_STDOUT);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_write_stdout(buf, nbytes);
 800e218:	f7f7 fca6 	bl	8005b68 <z_impl_zephyr_write_stdout>
}
 800e21c:	bd08      	pop	{r3, pc}

0800e21e <_close>:
}
 800e21e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e222:	4770      	bx	lr

0800e224 <_lseek>:
}
 800e224:	2000      	movs	r0, #0
 800e226:	4770      	bx	lr

0800e228 <_isatty>:
}
 800e228:	2802      	cmp	r0, #2
 800e22a:	bfcc      	ite	gt
 800e22c:	2000      	movgt	r0, #0
 800e22e:	2001      	movle	r0, #1
 800e230:	4770      	bx	lr

0800e232 <_kill>:
}
 800e232:	2000      	movs	r0, #0
 800e234:	4770      	bx	lr

0800e236 <_getpid>:
}
 800e236:	2000      	movs	r0, #0
 800e238:	4770      	bx	lr

0800e23a <_fstat>:
	st->st_mode = S_IFCHR;
 800e23a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e23e:	604b      	str	r3, [r1, #4]
}
 800e240:	2000      	movs	r0, #0
 800e242:	4770      	bx	lr

0800e244 <__retarget_lock_init_recursive>:
	k_sem_init((struct k_sem *)*lock, 1, 1);
}

/* Create a new dynamic recursive lock */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 800e244:	b510      	push	{r4, lr}
 800e246:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(lock != NULL);

	/* Allocate mutex object */
#ifndef CONFIG_USERSPACE
	*lock = malloc(sizeof(struct k_mutex));
 800e248:	2014      	movs	r0, #20
 800e24a:	f7fd fe81 	bl	800bf50 <malloc>
 800e24e:	6020      	str	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
 800e250:	f001 f942 	bl	800f4d8 <z_impl_k_mutex_init>
	*lock = k_object_alloc(K_OBJ_MUTEX);
#endif /* !CONFIG_USERSPACE */
	__ASSERT(*lock != NULL, "recursive lock allocation failed");

	k_mutex_init((struct k_mutex *)*lock);
}
 800e254:	bd10      	pop	{r4, pc}

0800e256 <__retarget_lock_acquire_recursive>:
	k_sem_take((struct k_sem *)lock, K_FOREVER);
}

/* Acquiure recursive lock */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 800e256:	b508      	push	{r3, lr}
	return z_impl_k_mutex_lock(mutex, timeout);
 800e258:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e25c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e260:	f7fc facc 	bl	800a7fc <z_impl_k_mutex_lock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_lock((struct k_mutex *)lock, K_FOREVER);
}
 800e264:	bd08      	pop	{r3, pc}

0800e266 <__retarget_lock_release_recursive>:
	k_sem_give((struct k_sem *)lock);
}

/* Release recursive lock */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 800e266:	b508      	push	{r3, lr}
	return z_impl_k_mutex_unlock(mutex);
 800e268:	f7fc fb52 	bl	800a910 <z_impl_k_mutex_unlock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_unlock((struct k_mutex *)lock);
}
 800e26c:	bd08      	pop	{r3, pc}

0800e26e <__stm32_exti_isr_0>:
{
 800e26e:	b508      	push	{r3, lr}
 800e270:	4602      	mov	r2, r0
	__stm32_exti_isr(0, 1, arg);
 800e272:	2101      	movs	r1, #1
 800e274:	2000      	movs	r0, #0
 800e276:	f7f7 fcb1 	bl	8005bdc <__stm32_exti_isr>
}
 800e27a:	bd08      	pop	{r3, pc}

0800e27c <__stm32_exti_isr_1>:
{
 800e27c:	b508      	push	{r3, lr}
 800e27e:	4602      	mov	r2, r0
	__stm32_exti_isr(1, 2, arg);
 800e280:	2102      	movs	r1, #2
 800e282:	2001      	movs	r0, #1
 800e284:	f7f7 fcaa 	bl	8005bdc <__stm32_exti_isr>
}
 800e288:	bd08      	pop	{r3, pc}

0800e28a <__stm32_exti_isr_2>:
{
 800e28a:	b508      	push	{r3, lr}
 800e28c:	4602      	mov	r2, r0
	__stm32_exti_isr(2, 3, arg);
 800e28e:	2103      	movs	r1, #3
 800e290:	2002      	movs	r0, #2
 800e292:	f7f7 fca3 	bl	8005bdc <__stm32_exti_isr>
}
 800e296:	bd08      	pop	{r3, pc}

0800e298 <__stm32_exti_isr_3>:
{
 800e298:	b508      	push	{r3, lr}
 800e29a:	4602      	mov	r2, r0
	__stm32_exti_isr(3, 4, arg);
 800e29c:	2104      	movs	r1, #4
 800e29e:	2003      	movs	r0, #3
 800e2a0:	f7f7 fc9c 	bl	8005bdc <__stm32_exti_isr>
}
 800e2a4:	bd08      	pop	{r3, pc}

0800e2a6 <__stm32_exti_isr_4>:
{
 800e2a6:	b508      	push	{r3, lr}
 800e2a8:	4602      	mov	r2, r0
	__stm32_exti_isr(4, 5, arg);
 800e2aa:	2105      	movs	r1, #5
 800e2ac:	2004      	movs	r0, #4
 800e2ae:	f7f7 fc95 	bl	8005bdc <__stm32_exti_isr>
}
 800e2b2:	bd08      	pop	{r3, pc}

0800e2b4 <__stm32_exti_isr_9_5>:
{
 800e2b4:	b508      	push	{r3, lr}
 800e2b6:	4602      	mov	r2, r0
	__stm32_exti_isr(5, 10, arg);
 800e2b8:	210a      	movs	r1, #10
 800e2ba:	2005      	movs	r0, #5
 800e2bc:	f7f7 fc8e 	bl	8005bdc <__stm32_exti_isr>
}
 800e2c0:	bd08      	pop	{r3, pc}

0800e2c2 <__stm32_exti_isr_15_10>:
{
 800e2c2:	b508      	push	{r3, lr}
 800e2c4:	4602      	mov	r2, r0
	__stm32_exti_isr(10, 16, arg);
 800e2c6:	2110      	movs	r1, #16
 800e2c8:	200a      	movs	r0, #10
 800e2ca:	f7f7 fc87 	bl	8005bdc <__stm32_exti_isr>
}
 800e2ce:	bd08      	pop	{r3, pc}

0800e2d0 <__stm32_exti_connect_irqs>:

/**
 * @brief connect all interrupts
 */
static void __stm32_exti_connect_irqs(const struct device *dev)
{
 800e2d0:	b508      	push	{r3, lr}
	defined(CONFIG_SOC_SERIES_STM32MP1X) || \
	defined(CONFIG_SOC_SERIES_STM32U5X) || \
	defined(CONFIG_SOC_SERIES_STM32WBX) || \
	defined(CONFIG_SOC_SERIES_STM32G4X) || \
	defined(CONFIG_SOC_SERIES_STM32WLX)
	IRQ_CONNECT(EXTI0_IRQn,
 800e2d2:	2200      	movs	r2, #0
 800e2d4:	4611      	mov	r1, r2
 800e2d6:	2006      	movs	r0, #6
 800e2d8:	f7f6 fbe8 	bl	8004aac <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI0_IRQ_PRI,
		__stm32_exti_isr_0, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI1_IRQn,
 800e2dc:	2200      	movs	r2, #0
 800e2de:	4611      	mov	r1, r2
 800e2e0:	2007      	movs	r0, #7
 800e2e2:	f7f6 fbe3 	bl	8004aac <z_arm_irq_priority_set>
	IRQ_CONNECT(EXTI2_TSC_IRQn,
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_DT_GET(EXTI_NODE),
		0);
#else
	IRQ_CONNECT(EXTI2_IRQn,
 800e2e6:	2200      	movs	r2, #0
 800e2e8:	4611      	mov	r1, r2
 800e2ea:	2008      	movs	r0, #8
 800e2ec:	f7f6 fbde 	bl	8004aac <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_DT_GET(EXTI_NODE),
		0);
#endif /* CONFIG_SOC_SERIES_STM32F3X */
	IRQ_CONNECT(EXTI3_IRQn,
 800e2f0:	2200      	movs	r2, #0
 800e2f2:	4611      	mov	r1, r2
 800e2f4:	2009      	movs	r0, #9
 800e2f6:	f7f6 fbd9 	bl	8004aac <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI3_IRQ_PRI,
		__stm32_exti_isr_3, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI4_IRQn,
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	4611      	mov	r1, r2
 800e2fe:	200a      	movs	r0, #10
 800e300:	f7f6 fbd4 	bl	8004aac <z_arm_irq_priority_set>
		__stm32_exti_isr_4, DEVICE_DT_GET(EXTI_NODE),
		0);
#if !defined(CONFIG_SOC_SERIES_STM32MP1X) && \
	!defined(CONFIG_SOC_SERIES_STM32L5X) && \
	!defined(CONFIG_SOC_SERIES_STM32U5X)
	IRQ_CONNECT(EXTI9_5_IRQn,
 800e304:	2200      	movs	r2, #0
 800e306:	4611      	mov	r1, r2
 800e308:	2017      	movs	r0, #23
 800e30a:	f7f6 fbcf 	bl	8004aac <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI9_5_IRQ_PRI,
		__stm32_exti_isr_9_5, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI15_10_IRQn,
 800e30e:	2200      	movs	r2, #0
 800e310:	4611      	mov	r1, r2
 800e312:	2028      	movs	r0, #40	; 0x28
 800e314:	f7f6 fbca 	bl	8004aac <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_LPTIM1_IRQ_PRI,
		__stm32_exti_isr_23, DEVICE_DT_GET(EXTI_NODE),
		0);
#endif /* CONFIG_SOC_SERIES_STM32F7X */
#endif
}
 800e318:	bd08      	pop	{r3, pc}

0800e31a <stm32_exti_init>:
{
 800e31a:	b508      	push	{r3, lr}
	__stm32_exti_connect_irqs(dev);
 800e31c:	f7ff ffd8 	bl	800e2d0 <__stm32_exti_connect_irqs>
}
 800e320:	2000      	movs	r0, #0
 800e322:	bd08      	pop	{r3, pc}

0800e324 <config_bus_clk_init>:
	clk_init->AHBCLKDivider = ahb_prescaler(STM32_AHB_PRESCALER);
 800e324:	2300      	movs	r3, #0
 800e326:	6003      	str	r3, [r0, #0]
	clk_init->APB1CLKDivider = apb1_prescaler(STM32_APB1_PRESCALER);
 800e328:	6043      	str	r3, [r0, #4]
	clk_init->APB2CLKDivider = apb2_prescaler(STM32_APB2_PRESCALER);
 800e32a:	6083      	str	r3, [r0, #8]
}
 800e32c:	4770      	bx	lr

0800e32e <get_bus_clock>:
}
 800e32e:	fbb0 f0f1 	udiv	r0, r0, r1
 800e332:	4770      	bx	lr

0800e334 <config_pll_init>:
	pllinit->PLLM = pllm(STM32_PLL_M_DIVISOR);
 800e334:	2300      	movs	r3, #0
 800e336:	6003      	str	r3, [r0, #0]
	pllinit->PLLN = STM32_PLL_N_MULTIPLIER;
 800e338:	2314      	movs	r3, #20
 800e33a:	6043      	str	r3, [r0, #4]
	pllinit->PLLR = pllr(STM32_PLL_R_DIVISOR);
 800e33c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800e340:	6083      	str	r3, [r0, #8]
}
 800e342:	4770      	bx	lr

0800e344 <gpio_stm32_isr>:
{
 800e344:	b570      	push	{r4, r5, r6, lr}
	gpio_fire_callbacks(&data->cb, data->dev, BIT(line));
 800e346:	684e      	ldr	r6, [r1, #4]
 800e348:	2501      	movs	r5, #1
 800e34a:	4085      	lsls	r5, r0
	return list->head;
 800e34c:	6889      	ldr	r1, [r1, #8]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 800e34e:	b119      	cbz	r1, 800e358 <gpio_stm32_isr+0x14>
 800e350:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
 800e352:	b149      	cbz	r1, 800e368 <gpio_stm32_isr+0x24>
	return node->next;
 800e354:	680c      	ldr	r4, [r1, #0]
 800e356:	e007      	b.n	800e368 <gpio_stm32_isr+0x24>
 800e358:	460c      	mov	r4, r1
 800e35a:	e005      	b.n	800e368 <gpio_stm32_isr+0x24>
 800e35c:	b164      	cbz	r4, 800e378 <gpio_stm32_isr+0x34>
 800e35e:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
 800e360:	b104      	cbz	r4, 800e364 <gpio_stm32_isr+0x20>
	return node->next;
 800e362:	6823      	ldr	r3, [r4, #0]
 800e364:	4621      	mov	r1, r4
 800e366:	461c      	mov	r4, r3
 800e368:	b141      	cbz	r1, 800e37c <gpio_stm32_isr+0x38>
		if (cb->pin_mask & pins) {
 800e36a:	688a      	ldr	r2, [r1, #8]
 800e36c:	402a      	ands	r2, r5
 800e36e:	d0f5      	beq.n	800e35c <gpio_stm32_isr+0x18>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
 800e370:	684b      	ldr	r3, [r1, #4]
 800e372:	4630      	mov	r0, r6
 800e374:	4798      	blx	r3
 800e376:	e7f1      	b.n	800e35c <gpio_stm32_isr+0x18>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 800e378:	4623      	mov	r3, r4
 800e37a:	e7f3      	b.n	800e364 <gpio_stm32_isr+0x20>
}
 800e37c:	bd70      	pop	{r4, r5, r6, pc}

0800e37e <gpio_stm32_flags_to_conf>:
	if ((flags & GPIO_OUTPUT) != 0) {
 800e37e:	f410 7f00 	tst.w	r0, #512	; 0x200
 800e382:	d01b      	beq.n	800e3bc <gpio_stm32_flags_to_conf+0x3e>
		*pincfg = STM32_PINCFG_MODE_OUTPUT;
 800e384:	2310      	movs	r3, #16
 800e386:	600b      	str	r3, [r1, #0]
		if ((flags & GPIO_SINGLE_ENDED) != 0) {
 800e388:	f010 0f02 	tst.w	r0, #2
 800e38c:	d004      	beq.n	800e398 <gpio_stm32_flags_to_conf+0x1a>
			if (flags & GPIO_LINE_OPEN_DRAIN) {
 800e38e:	f010 0f04 	tst.w	r0, #4
 800e392:	d02c      	beq.n	800e3ee <gpio_stm32_flags_to_conf+0x70>
				*pincfg |= STM32_PINCFG_OPEN_DRAIN;
 800e394:	2350      	movs	r3, #80	; 0x50
 800e396:	600b      	str	r3, [r1, #0]
		if ((flags & GPIO_PULL_UP) != 0) {
 800e398:	f010 0310 	ands.w	r3, r0, #16
 800e39c:	d005      	beq.n	800e3aa <gpio_stm32_flags_to_conf+0x2c>
			*pincfg |= STM32_PINCFG_PULL_UP;
 800e39e:	680b      	ldr	r3, [r1, #0]
 800e3a0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e3a4:	600b      	str	r3, [r1, #0]
	return 0;
 800e3a6:	2000      	movs	r0, #0
 800e3a8:	4770      	bx	lr
		} else if ((flags & GPIO_PULL_DOWN) != 0) {
 800e3aa:	f010 0020 	ands.w	r0, r0, #32
 800e3ae:	d020      	beq.n	800e3f2 <gpio_stm32_flags_to_conf+0x74>
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 800e3b0:	680a      	ldr	r2, [r1, #0]
 800e3b2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e3b6:	600a      	str	r2, [r1, #0]
	return 0;
 800e3b8:	4618      	mov	r0, r3
 800e3ba:	4770      	bx	lr
	} else if  ((flags & GPIO_INPUT) != 0) {
 800e3bc:	f410 7f80 	tst.w	r0, #256	; 0x100
 800e3c0:	d011      	beq.n	800e3e6 <gpio_stm32_flags_to_conf+0x68>
		*pincfg = STM32_PINCFG_MODE_INPUT;
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	600b      	str	r3, [r1, #0]
		if ((flags & GPIO_PULL_UP) != 0) {
 800e3c6:	f010 0310 	ands.w	r3, r0, #16
 800e3ca:	d004      	beq.n	800e3d6 <gpio_stm32_flags_to_conf+0x58>
			*pincfg |= STM32_PINCFG_PULL_UP;
 800e3cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e3d0:	600b      	str	r3, [r1, #0]
	return 0;
 800e3d2:	2000      	movs	r0, #0
 800e3d4:	4770      	bx	lr
		} else if ((flags & GPIO_PULL_DOWN) != 0) {
 800e3d6:	f010 0020 	ands.w	r0, r0, #32
 800e3da:	d00a      	beq.n	800e3f2 <gpio_stm32_flags_to_conf+0x74>
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 800e3dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e3e0:	600a      	str	r2, [r1, #0]
	return 0;
 800e3e2:	4618      	mov	r0, r3
 800e3e4:	4770      	bx	lr
		*pincfg = STM32_PINCFG_MODE_ANALOG;
 800e3e6:	2330      	movs	r3, #48	; 0x30
 800e3e8:	600b      	str	r3, [r1, #0]
	return 0;
 800e3ea:	2000      	movs	r0, #0
 800e3ec:	4770      	bx	lr
				return -ENOTSUP;
 800e3ee:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
 800e3f2:	4770      	bx	lr

0800e3f4 <gpio_stm32_port_get_raw>:
	const struct gpio_stm32_config *cfg = dev->config;
 800e3f4:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800e3f6:	685b      	ldr	r3, [r3, #4]
  * @param  GPIOx GPIO Port
  * @retval Input data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->IDR));
 800e3f8:	691b      	ldr	r3, [r3, #16]
	*value = LL_GPIO_ReadInputPort(gpio);
 800e3fa:	600b      	str	r3, [r1, #0]
}
 800e3fc:	2000      	movs	r0, #0
 800e3fe:	4770      	bx	lr

0800e400 <gpio_stm32_port_set_masked_raw>:
	const struct gpio_stm32_config *cfg = dev->config;
 800e400:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800e402:	685b      	ldr	r3, [r3, #4]
  * @param  GPIOx GPIO Port
  * @retval Output data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->ODR));
 800e404:	6958      	ldr	r0, [r3, #20]
	LL_GPIO_WriteOutputPort(gpio, (port_value & ~mask) | (mask & value));
 800e406:	4042      	eors	r2, r0
 800e408:	400a      	ands	r2, r1
 800e40a:	4042      	eors	r2, r0
  WRITE_REG(GPIOx->ODR, PortValue);
 800e40c:	615a      	str	r2, [r3, #20]
}
 800e40e:	2000      	movs	r0, #0
 800e410:	4770      	bx	lr

0800e412 <gpio_stm32_port_set_bits_raw>:
	const struct gpio_stm32_config *cfg = dev->config;
 800e412:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800e414:	685b      	ldr	r3, [r3, #4]
	WRITE_REG(gpio->BSRR, pins);
 800e416:	6199      	str	r1, [r3, #24]
}
 800e418:	2000      	movs	r0, #0
 800e41a:	4770      	bx	lr

0800e41c <gpio_stm32_port_clear_bits_raw>:
	const struct gpio_stm32_config *cfg = dev->config;
 800e41c:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800e41e:	685b      	ldr	r3, [r3, #4]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 800e420:	6299      	str	r1, [r3, #40]	; 0x28
}
 800e422:	2000      	movs	r0, #0
 800e424:	4770      	bx	lr

0800e426 <gpio_stm32_port_toggle_bits>:
	const struct gpio_stm32_config *cfg = dev->config;
 800e426:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800e428:	685a      	ldr	r2, [r3, #4]
	WRITE_REG(gpio->ODR, READ_REG(gpio->ODR) ^ pins);
 800e42a:	6953      	ldr	r3, [r2, #20]
 800e42c:	404b      	eors	r3, r1
 800e42e:	6153      	str	r3, [r2, #20]
}
 800e430:	2000      	movs	r0, #0
 800e432:	4770      	bx	lr

0800e434 <gpio_stm32_manage_callback>:

static int gpio_stm32_manage_callback(const struct device *dev,
				      struct gpio_callback *callback,
				      bool set)
{
 800e434:	b410      	push	{r4}
	struct gpio_stm32_data *data = dev->data;
 800e436:	6904      	ldr	r4, [r0, #16]

	return gpio_manage_callback(&data->cb, callback, set);
 800e438:	f104 0c08 	add.w	ip, r4, #8
	return list->head;
 800e43c:	68a3      	ldr	r3, [r4, #8]
	if (!sys_slist_is_empty(callbacks)) {
 800e43e:	b1fb      	cbz	r3, 800e480 <gpio_stm32_manage_callback+0x4c>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 800e440:	2000      	movs	r0, #0
 800e442:	e00d      	b.n	800e460 <gpio_stm32_manage_callback+0x2c>
	return node->next;
 800e444:	680b      	ldr	r3, [r1, #0]
	list->head = node;
 800e446:	60a3      	str	r3, [r4, #8]
	return list->tail;
 800e448:	f8dc 0004 	ldr.w	r0, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
 800e44c:	4281      	cmp	r1, r0
 800e44e:	d112      	bne.n	800e476 <gpio_stm32_manage_callback+0x42>
	list->tail = node;
 800e450:	f8cc 3004 	str.w	r3, [ip, #4]
}
 800e454:	e00f      	b.n	800e476 <gpio_stm32_manage_callback+0x42>
	list->tail = node;
 800e456:	f8cc 0004 	str.w	r0, [ip, #4]
}
 800e45a:	e00c      	b.n	800e476 <gpio_stm32_manage_callback+0x42>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 800e45c:	4618      	mov	r0, r3
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	b163      	cbz	r3, 800e47c <gpio_stm32_manage_callback+0x48>
 800e462:	4299      	cmp	r1, r3
 800e464:	d1fa      	bne.n	800e45c <gpio_stm32_manage_callback+0x28>
Z_GENLIST_REMOVE(slist, snode)
 800e466:	2800      	cmp	r0, #0
 800e468:	d0ec      	beq.n	800e444 <gpio_stm32_manage_callback+0x10>
	return node->next;
 800e46a:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
 800e46c:	6003      	str	r3, [r0, #0]
	return list->tail;
 800e46e:	f8dc 3004 	ldr.w	r3, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
 800e472:	4299      	cmp	r1, r3
 800e474:	d0ef      	beq.n	800e456 <gpio_stm32_manage_callback+0x22>
	parent->next = child;
 800e476:	2300      	movs	r3, #0
 800e478:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 800e47a:	2301      	movs	r3, #1
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
 800e47c:	b903      	cbnz	r3, 800e480 <gpio_stm32_manage_callback+0x4c>
			if (!set) {
 800e47e:	b162      	cbz	r2, 800e49a <gpio_stm32_manage_callback+0x66>
	if (set) {
 800e480:	b172      	cbz	r2, 800e4a0 <gpio_stm32_manage_callback+0x6c>
	return list->head;
 800e482:	68a3      	ldr	r3, [r4, #8]
	parent->next = child;
 800e484:	600b      	str	r3, [r1, #0]
	list->head = node;
 800e486:	60a1      	str	r1, [r4, #8]
	return list->tail;
 800e488:	f8dc 3004 	ldr.w	r3, [ip, #4]
Z_GENLIST_PREPEND(slist, snode)
 800e48c:	b10b      	cbz	r3, 800e492 <gpio_stm32_manage_callback+0x5e>
	return 0;
 800e48e:	2000      	movs	r0, #0
 800e490:	e007      	b.n	800e4a2 <gpio_stm32_manage_callback+0x6e>
	list->tail = node;
 800e492:	f8cc 1004 	str.w	r1, [ip, #4]
 800e496:	2000      	movs	r0, #0
}
 800e498:	e003      	b.n	800e4a2 <gpio_stm32_manage_callback+0x6e>
				return -EINVAL;
 800e49a:	f06f 0015 	mvn.w	r0, #21
 800e49e:	e000      	b.n	800e4a2 <gpio_stm32_manage_callback+0x6e>
	return 0;
 800e4a0:	2000      	movs	r0, #0
}
 800e4a2:	bc10      	pop	{r4}
 800e4a4:	4770      	bx	lr

0800e4a6 <gpio_stm32_configure_raw>:
{
 800e4a6:	b5f0      	push	{r4, r5, r6, r7, lr}
	const struct gpio_stm32_config *cfg = dev->config;
 800e4a8:	6840      	ldr	r0, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800e4aa:	6844      	ldr	r4, [r0, #4]
	pinval = 1 << pin;
 800e4ac:	2001      	movs	r0, #1
 800e4ae:	4088      	lsls	r0, r1
	mode = conf & (STM32_MODER_MASK << STM32_MODER_SHIFT);
 800e4b0:	f002 0c30 	and.w	ip, r2, #48	; 0x30
	LL_GPIO_SetPinOutputType(gpio, pin_ll, otype >> STM32_OTYPER_SHIFT);
 800e4b4:	f3c2 1680 	ubfx	r6, r2, #6, #1
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800e4b8:	6865      	ldr	r5, [r4, #4]
 800e4ba:	ea25 0500 	bic.w	r5, r5, r0
 800e4be:	408e      	lsls	r6, r1
 800e4c0:	4335      	orrs	r5, r6
 800e4c2:	6065      	str	r5, [r4, #4]
	LL_GPIO_SetPinSpeed(gpio, pin_ll, ospeed >> STM32_OSPEEDR_SHIFT);
 800e4c4:	f3c2 1ec1 	ubfx	lr, r2, #7, #2
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800e4c8:	68a6      	ldr	r6, [r4, #8]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e4ca:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800e4ce:	2d00      	cmp	r5, #0
 800e4d0:	d04a      	beq.n	800e568 <gpio_stm32_configure_raw+0xc2>
  return __builtin_clz(value);
 800e4d2:	fab5 f585 	clz	r5, r5
 800e4d6:	006d      	lsls	r5, r5, #1
 800e4d8:	2703      	movs	r7, #3
 800e4da:	fa07 f505 	lsl.w	r5, r7, r5
 800e4de:	ea26 0605 	bic.w	r6, r6, r5
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e4e2:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800e4e6:	2d00      	cmp	r5, #0
 800e4e8:	d040      	beq.n	800e56c <gpio_stm32_configure_raw+0xc6>
  return __builtin_clz(value);
 800e4ea:	fab5 f585 	clz	r5, r5
 800e4ee:	006d      	lsls	r5, r5, #1
 800e4f0:	fa0e f505 	lsl.w	r5, lr, r5
 800e4f4:	4335      	orrs	r5, r6
 800e4f6:	60a5      	str	r5, [r4, #8]
	LL_GPIO_SetPinPull(gpio, pin_ll, pupd >> STM32_PUPDR_SHIFT);
 800e4f8:	f3c2 2241 	ubfx	r2, r2, #9, #2
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800e4fc:	68e6      	ldr	r6, [r4, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e4fe:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800e502:	b3ad      	cbz	r5, 800e570 <gpio_stm32_configure_raw+0xca>
  return __builtin_clz(value);
 800e504:	fab5 f585 	clz	r5, r5
 800e508:	006d      	lsls	r5, r5, #1
 800e50a:	f04f 0e03 	mov.w	lr, #3
 800e50e:	fa0e f505 	lsl.w	r5, lr, r5
 800e512:	ea26 0e05 	bic.w	lr, r6, r5
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e516:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800e51a:	b35d      	cbz	r5, 800e574 <gpio_stm32_configure_raw+0xce>
  return __builtin_clz(value);
 800e51c:	fab5 f585 	clz	r5, r5
 800e520:	006d      	lsls	r5, r5, #1
 800e522:	fa02 f505 	lsl.w	r5, r2, r5
 800e526:	ea4e 0505 	orr.w	r5, lr, r5
 800e52a:	60e5      	str	r5, [r4, #12]
	if (mode == STM32_MODER_ALT_MODE) {
 800e52c:	f1bc 0f20 	cmp.w	ip, #32
 800e530:	d022      	beq.n	800e578 <gpio_stm32_configure_raw+0xd2>
	LL_GPIO_SetPinMode(gpio, pin_ll, mode >> STM32_MODER_SHIFT);
 800e532:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800e536:	6822      	ldr	r2, [r4, #0]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e538:	fa90 f3a0 	rbit	r3, r0
  if (value == 0U)
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d052      	beq.n	800e5e6 <gpio_stm32_configure_raw+0x140>
  return __builtin_clz(value);
 800e540:	fab3 f383 	clz	r3, r3
 800e544:	005b      	lsls	r3, r3, #1
 800e546:	2103      	movs	r1, #3
 800e548:	fa01 f303 	lsl.w	r3, r1, r3
 800e54c:	ea22 0303 	bic.w	r3, r2, r3
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e550:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800e554:	2800      	cmp	r0, #0
 800e556:	d048      	beq.n	800e5ea <gpio_stm32_configure_raw+0x144>
  return __builtin_clz(value);
 800e558:	fab0 f080 	clz	r0, r0
 800e55c:	0040      	lsls	r0, r0, #1
 800e55e:	fa0c f000 	lsl.w	r0, ip, r0
 800e562:	4318      	orrs	r0, r3
 800e564:	6020      	str	r0, [r4, #0]
}
 800e566:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return 32U;
 800e568:	2520      	movs	r5, #32
 800e56a:	e7b4      	b.n	800e4d6 <gpio_stm32_configure_raw+0x30>
 800e56c:	2520      	movs	r5, #32
 800e56e:	e7be      	b.n	800e4ee <gpio_stm32_configure_raw+0x48>
 800e570:	2520      	movs	r5, #32
 800e572:	e7c9      	b.n	800e508 <gpio_stm32_configure_raw+0x62>
 800e574:	2520      	movs	r5, #32
 800e576:	e7d3      	b.n	800e520 <gpio_stm32_configure_raw+0x7a>
		if (pin < 8) {
 800e578:	2907      	cmp	r1, #7
 800e57a:	dc19      	bgt.n	800e5b0 <gpio_stm32_configure_raw+0x10a>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800e57c:	6a21      	ldr	r1, [r4, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e57e:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 800e582:	b18a      	cbz	r2, 800e5a8 <gpio_stm32_configure_raw+0x102>
  return __builtin_clz(value);
 800e584:	fab2 f282 	clz	r2, r2
 800e588:	0092      	lsls	r2, r2, #2
 800e58a:	250f      	movs	r5, #15
 800e58c:	fa05 f202 	lsl.w	r2, r5, r2
 800e590:	ea21 0102 	bic.w	r1, r1, r2
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e594:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 800e598:	b142      	cbz	r2, 800e5ac <gpio_stm32_configure_raw+0x106>
  return __builtin_clz(value);
 800e59a:	fab2 f282 	clz	r2, r2
 800e59e:	0092      	lsls	r2, r2, #2
 800e5a0:	4093      	lsls	r3, r2
 800e5a2:	430b      	orrs	r3, r1
 800e5a4:	6223      	str	r3, [r4, #32]
}
 800e5a6:	e7c4      	b.n	800e532 <gpio_stm32_configure_raw+0x8c>
    return 32U;
 800e5a8:	2220      	movs	r2, #32
 800e5aa:	e7ed      	b.n	800e588 <gpio_stm32_configure_raw+0xe2>
 800e5ac:	2220      	movs	r2, #32
 800e5ae:	e7f6      	b.n	800e59e <gpio_stm32_configure_raw+0xf8>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800e5b0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e5b2:	0a02      	lsrs	r2, r0, #8
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e5b4:	fa92 f1a2 	rbit	r1, r2
  if (value == 0U)
 800e5b8:	b189      	cbz	r1, 800e5de <gpio_stm32_configure_raw+0x138>
  return __builtin_clz(value);
 800e5ba:	fab1 f181 	clz	r1, r1
 800e5be:	0089      	lsls	r1, r1, #2
 800e5c0:	260f      	movs	r6, #15
 800e5c2:	fa06 f101 	lsl.w	r1, r6, r1
 800e5c6:	ea25 0101 	bic.w	r1, r5, r1
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e5ca:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800e5ce:	b142      	cbz	r2, 800e5e2 <gpio_stm32_configure_raw+0x13c>
  return __builtin_clz(value);
 800e5d0:	fab2 f282 	clz	r2, r2
 800e5d4:	0092      	lsls	r2, r2, #2
 800e5d6:	4093      	lsls	r3, r2
 800e5d8:	430b      	orrs	r3, r1
 800e5da:	6263      	str	r3, [r4, #36]	; 0x24
}
 800e5dc:	e7a9      	b.n	800e532 <gpio_stm32_configure_raw+0x8c>
    return 32U;
 800e5de:	2120      	movs	r1, #32
 800e5e0:	e7ed      	b.n	800e5be <gpio_stm32_configure_raw+0x118>
 800e5e2:	2220      	movs	r2, #32
 800e5e4:	e7f6      	b.n	800e5d4 <gpio_stm32_configure_raw+0x12e>
 800e5e6:	2320      	movs	r3, #32
 800e5e8:	e7ac      	b.n	800e544 <gpio_stm32_configure_raw+0x9e>
 800e5ea:	2020      	movs	r0, #32
 800e5ec:	e7b6      	b.n	800e55c <gpio_stm32_configure_raw+0xb6>

0800e5ee <gpio_stm32_config>:
{
 800e5ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e5f0:	b083      	sub	sp, #12
 800e5f2:	4607      	mov	r7, r0
 800e5f4:	460d      	mov	r5, r1
 800e5f6:	4614      	mov	r4, r2
	err = gpio_stm32_flags_to_conf(flags, &pincfg);
 800e5f8:	a901      	add	r1, sp, #4
 800e5fa:	4610      	mov	r0, r2
 800e5fc:	f7ff febf 	bl	800e37e <gpio_stm32_flags_to_conf>
	if (err != 0) {
 800e600:	4606      	mov	r6, r0
 800e602:	b970      	cbnz	r0, 800e622 <gpio_stm32_config+0x34>
	if ((flags & GPIO_OUTPUT) != 0) {
 800e604:	f414 7f00 	tst.w	r4, #512	; 0x200
 800e608:	d005      	beq.n	800e616 <gpio_stm32_config+0x28>
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
 800e60a:	f414 6f00 	tst.w	r4, #2048	; 0x800
 800e60e:	d10b      	bne.n	800e628 <gpio_stm32_config+0x3a>
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
 800e610:	f414 6f80 	tst.w	r4, #1024	; 0x400
 800e614:	d10e      	bne.n	800e634 <gpio_stm32_config+0x46>
	gpio_stm32_configure_raw(dev, pin, pincfg, 0);
 800e616:	2300      	movs	r3, #0
 800e618:	9a01      	ldr	r2, [sp, #4]
 800e61a:	4629      	mov	r1, r5
 800e61c:	4638      	mov	r0, r7
 800e61e:	f7ff ff42 	bl	800e4a6 <gpio_stm32_configure_raw>
}
 800e622:	4630      	mov	r0, r6
 800e624:	b003      	add	sp, #12
 800e626:	bdf0      	pop	{r4, r5, r6, r7, pc}
			gpio_stm32_port_set_bits_raw(dev, BIT(pin));
 800e628:	2101      	movs	r1, #1
 800e62a:	40a9      	lsls	r1, r5
 800e62c:	4638      	mov	r0, r7
 800e62e:	f7ff fef0 	bl	800e412 <gpio_stm32_port_set_bits_raw>
 800e632:	e7f0      	b.n	800e616 <gpio_stm32_config+0x28>
			gpio_stm32_port_clear_bits_raw(dev, BIT(pin));
 800e634:	2101      	movs	r1, #1
 800e636:	40a9      	lsls	r1, r5
 800e638:	4638      	mov	r0, r7
 800e63a:	f7ff feef 	bl	800e41c <gpio_stm32_port_clear_bits_raw>
 800e63e:	e7ea      	b.n	800e616 <gpio_stm32_config+0x28>

0800e640 <gpio_stm32_init>:
 * @param dev GPIO device struct
 *
 * @return 0
 */
static int gpio_stm32_init(const struct device *dev)
{
 800e640:	b508      	push	{r3, lr}
	struct gpio_stm32_data *data = dev->data;
 800e642:	6902      	ldr	r2, [r0, #16]
	int ret;

	data->dev = dev;
 800e644:	6050      	str	r0, [r2, #4]
	/* Cf: L4/L5 RM, Chapter "Independent I/O supply rail" */
	LL_PWR_EnableVddIO2();
	z_stm32_hsem_unlock(CFG_HW_RCC_SEMID);
#endif
	/* enable port clock (if runtime PM is not enabled) */
	ret = gpio_stm32_clock_request(dev, !IS_ENABLED(CONFIG_PM_DEVICE_RUNTIME));
 800e646:	2101      	movs	r1, #1
 800e648:	f7f7 fcf4 	bl	8006034 <gpio_stm32_clock_request>
	if (ret < 0) {
 800e64c:	2800      	cmp	r0, #0
 800e64e:	db00      	blt.n	800e652 <gpio_stm32_init+0x12>
	}

	pm_device_runtime_init_suspended(dev);
	(void)pm_device_runtime_enable(dev);

	return 0;
 800e650:	2000      	movs	r0, #0
}
 800e652:	bd08      	pop	{r3, pc}

0800e654 <gpio_stm32_configure>:
{
 800e654:	b508      	push	{r3, lr}
	gpio_stm32_configure_raw(dev, pin, conf, altf);
 800e656:	f7ff ff26 	bl	800e4a6 <gpio_stm32_configure_raw>
}
 800e65a:	2000      	movs	r0, #0
 800e65c:	bd08      	pop	{r3, pc}

0800e65e <LL_TIM_OC_SetCompareCH1>:
  WRITE_REG(TIMx->CCR1, CompareValue);
 800e65e:	6341      	str	r1, [r0, #52]	; 0x34
}
 800e660:	4770      	bx	lr

0800e662 <LL_TIM_OC_SetCompareCH2>:
  WRITE_REG(TIMx->CCR2, CompareValue);
 800e662:	6381      	str	r1, [r0, #56]	; 0x38
}
 800e664:	4770      	bx	lr

0800e666 <LL_TIM_OC_SetCompareCH3>:
  WRITE_REG(TIMx->CCR3, CompareValue);
 800e666:	63c1      	str	r1, [r0, #60]	; 0x3c
}
 800e668:	4770      	bx	lr

0800e66a <LL_TIM_OC_SetCompareCH4>:
  WRITE_REG(TIMx->CCR4, CompareValue);
 800e66a:	6401      	str	r1, [r0, #64]	; 0x40
}
 800e66c:	4770      	bx	lr

0800e66e <LL_TIM_OC_SetCompareCH5>:
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800e66e:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800e670:	6581      	str	r1, [r0, #88]	; 0x58
}
 800e672:	4770      	bx	lr

0800e674 <LL_TIM_OC_SetCompareCH6>:
  WRITE_REG(TIMx->CCR6, CompareValue);
 800e674:	65c1      	str	r1, [r0, #92]	; 0x5c
}
 800e676:	4770      	bx	lr

0800e678 <get_polarity>:
	if ((flags & PWM_POLARITY_MASK) == PWM_POLARITY_NORMAL) {
 800e678:	f010 0f01 	tst.w	r0, #1
 800e67c:	d001      	beq.n	800e682 <get_polarity+0xa>
	return LL_TIM_OCPOLARITY_LOW;
 800e67e:	2002      	movs	r0, #2
 800e680:	4770      	bx	lr
		return LL_TIM_OCPOLARITY_HIGH;
 800e682:	2000      	movs	r0, #0
}
 800e684:	4770      	bx	lr

0800e686 <pwm_stm32_get_cycles_per_sec>:
	struct pwm_stm32_data *data = dev->data;
 800e686:	6903      	ldr	r3, [r0, #16]
	const struct pwm_stm32_config *cfg = dev->config;
 800e688:	6841      	ldr	r1, [r0, #4]
	*cycles = (uint64_t)(data->tim_clk / (cfg->prescaler + 1));
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	6849      	ldr	r1, [r1, #4]
 800e68e:	3101      	adds	r1, #1
 800e690:	fbb3 f3f1 	udiv	r3, r3, r1
 800e694:	2000      	movs	r0, #0
 800e696:	6013      	str	r3, [r2, #0]
 800e698:	6050      	str	r0, [r2, #4]
}
 800e69a:	4770      	bx	lr

0800e69c <spi_stm32_transfer_ongoing>:
}

static ALWAYS_INLINE
bool spi_context_tx_on(struct spi_context *ctx)
{
	return !!(ctx->tx_len);
 800e69c:	6d83      	ldr	r3, [r0, #88]	; 0x58
	return spi_context_tx_on(&data->ctx) || spi_context_rx_on(&data->ctx);
 800e69e:	b91b      	cbnz	r3, 800e6a8 <spi_stm32_transfer_ongoing+0xc>
}

static ALWAYS_INLINE
bool spi_context_rx_on(struct spi_context *ctx)
{
	return !!(ctx->rx_len);
 800e6a0:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800e6a2:	b91b      	cbnz	r3, 800e6ac <spi_stm32_transfer_ongoing+0x10>
 800e6a4:	2000      	movs	r0, #0
 800e6a6:	4770      	bx	lr
 800e6a8:	2001      	movs	r0, #1
 800e6aa:	4770      	bx	lr
 800e6ac:	2001      	movs	r0, #1
}
 800e6ae:	4770      	bx	lr

0800e6b0 <z_log_msg2_runtime_create>:
{
 800e6b0:	b510      	push	{r4, lr}
 800e6b2:	b086      	sub	sp, #24
	va_start(ap, fmt);
 800e6b4:	ac0a      	add	r4, sp, #40	; 0x28
 800e6b6:	9405      	str	r4, [sp, #20]
 800e6b8:	9402      	str	r4, [sp, #8]
 800e6ba:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800e6bc:	9401      	str	r4, [sp, #4]
 800e6be:	9c08      	ldr	r4, [sp, #32]
 800e6c0:	9400      	str	r4, [sp, #0]
 800e6c2:	f7ff fcc5 	bl	800e050 <z_impl_z_log_msg2_runtime_vcreate>
}
 800e6c6:	b006      	add	sp, #24
 800e6c8:	bd10      	pop	{r4, pc}

0800e6ca <spi_stm32_irq_config_func_0>:
		    POST_KERNEL, CONFIG_SPI_INIT_PRIORITY,		\
		    &api_funcs);					\
									\
STM32_SPI_IRQ_HANDLER(id)

DT_INST_FOREACH_STATUS_OKAY(STM32_SPI_INIT)
 800e6ca:	b508      	push	{r3, lr}
 800e6cc:	2200      	movs	r2, #0
 800e6ce:	2105      	movs	r1, #5
 800e6d0:	2023      	movs	r0, #35	; 0x23
 800e6d2:	f7f6 f9eb 	bl	8004aac <z_arm_irq_priority_set>
 800e6d6:	2023      	movs	r0, #35	; 0x23
 800e6d8:	f7f6 f9da 	bl	8004a90 <arch_irq_enable>
 800e6dc:	bd08      	pop	{r3, pc}

0800e6de <spi_stm32_release>:
{
 800e6de:	b510      	push	{r4, lr}
	struct spi_stm32_data *data = dev->data;
 800e6e0:	6904      	ldr	r4, [r0, #16]
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
 800e6e2:	6823      	ldr	r3, [r4, #0]
 800e6e4:	b1c3      	cbz	r3, 800e718 <spi_stm32_release+0x3a>
 800e6e6:	689b      	ldr	r3, [r3, #8]
 800e6e8:	b1b3      	cbz	r3, 800e718 <spi_stm32_release+0x3a>
 800e6ea:	681a      	ldr	r2, [r3, #0]
 800e6ec:	b1a2      	cbz	r2, 800e718 <spi_stm32_release+0x3a>
			k_busy_wait(ctx->config->cs->delay);
 800e6ee:	6898      	ldr	r0, [r3, #8]
	z_impl_k_busy_wait(usec_to_wait);
 800e6f0:	f7fd f86a 	bl	800b7c8 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
 800e6f4:	6823      	ldr	r3, [r4, #0]
 800e6f6:	689b      	ldr	r3, [r3, #8]
	return gpio_pin_set(spec->port, spec->pin, value);
 800e6f8:	6818      	ldr	r0, [r3, #0]
 800e6fa:	7919      	ldrb	r1, [r3, #4]
	const struct gpio_driver_data *const data =
 800e6fc:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 800e6fe:	681a      	ldr	r2, [r3, #0]
 800e700:	2301      	movs	r3, #1
 800e702:	408b      	lsls	r3, r1
 800e704:	421a      	tst	r2, r3
 800e706:	d10b      	bne.n	800e720 <spi_stm32_release+0x42>
 800e708:	2300      	movs	r3, #0
	if (value != 0)	{
 800e70a:	b15b      	cbz	r3, 800e724 <spi_stm32_release+0x46>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800e70c:	2301      	movs	r3, #1
 800e70e:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800e712:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 800e714:	68db      	ldr	r3, [r3, #12]
 800e716:	4798      	blx	r3
 800e718:	69a3      	ldr	r3, [r4, #24]
	if (!k_sem_count_get(&ctx->lock)) {
 800e71a:	b153      	cbz	r3, 800e732 <spi_stm32_release+0x54>
}
 800e71c:	2000      	movs	r0, #0
 800e71e:	bd10      	pop	{r4, pc}
		value = (value != 0) ? 0 : 1;
 800e720:	2301      	movs	r3, #1
 800e722:	e7f2      	b.n	800e70a <spi_stm32_release+0x2c>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800e724:	2301      	movs	r3, #1
 800e726:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800e72a:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 800e72c:	691b      	ldr	r3, [r3, #16]
 800e72e:	4798      	blx	r3
	return gpio_pin_set_raw(port, pin, value);
 800e730:	e7f2      	b.n	800e718 <spi_stm32_release+0x3a>
		ctx->owner = NULL;
 800e732:	6063      	str	r3, [r4, #4]
		k_sem_give(&ctx->lock);
 800e734:	f104 0010 	add.w	r0, r4, #16
	z_impl_k_sem_give(sem);
 800e738:	f7fc f92c 	bl	800a994 <z_impl_k_sem_give>
}
 800e73c:	e7ee      	b.n	800e71c <spi_stm32_release+0x3e>

0800e73e <spi_stm32_cs_control>:
{
 800e73e:	b510      	push	{r4, lr}
	struct spi_stm32_data *data = dev->data;
 800e740:	6904      	ldr	r4, [r0, #16]
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
 800e742:	6823      	ldr	r3, [r4, #0]
 800e744:	2b00      	cmp	r3, #0
 800e746:	d034      	beq.n	800e7b2 <spi_stm32_cs_control+0x74>
 800e748:	689a      	ldr	r2, [r3, #8]
 800e74a:	2a00      	cmp	r2, #0
 800e74c:	d031      	beq.n	800e7b2 <spi_stm32_cs_control+0x74>
 800e74e:	6810      	ldr	r0, [r2, #0]
 800e750:	2800      	cmp	r0, #0
 800e752:	d02e      	beq.n	800e7b2 <spi_stm32_cs_control+0x74>
		if (on) {
 800e754:	b9c9      	cbnz	r1, 800e78a <spi_stm32_cs_control+0x4c>
			    ctx->config->operation & SPI_HOLD_ON_CS) {
 800e756:	889b      	ldrh	r3, [r3, #4]
			if (!force_off &&
 800e758:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800e75c:	d129      	bne.n	800e7b2 <spi_stm32_cs_control+0x74>
			k_busy_wait(ctx->config->cs->delay);
 800e75e:	6890      	ldr	r0, [r2, #8]
	z_impl_k_busy_wait(usec_to_wait);
 800e760:	f7fd f832 	bl	800b7c8 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
 800e764:	6823      	ldr	r3, [r4, #0]
 800e766:	689b      	ldr	r3, [r3, #8]
	return gpio_pin_set(spec->port, spec->pin, value);
 800e768:	6818      	ldr	r0, [r3, #0]
 800e76a:	7919      	ldrb	r1, [r3, #4]
	const struct gpio_driver_data *const data =
 800e76c:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 800e76e:	681a      	ldr	r2, [r3, #0]
 800e770:	2301      	movs	r3, #1
 800e772:	408b      	lsls	r3, r1
 800e774:	421a      	tst	r2, r3
 800e776:	d126      	bne.n	800e7c6 <spi_stm32_cs_control+0x88>
 800e778:	2300      	movs	r3, #0
	if (value != 0)	{
 800e77a:	b333      	cbz	r3, 800e7ca <spi_stm32_cs_control+0x8c>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800e77c:	2301      	movs	r3, #1
 800e77e:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800e782:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 800e784:	68db      	ldr	r3, [r3, #12]
 800e786:	4798      	blx	r3
 800e788:	e013      	b.n	800e7b2 <spi_stm32_cs_control+0x74>
	return gpio_pin_set(spec->port, spec->pin, value);
 800e78a:	7911      	ldrb	r1, [r2, #4]
	const struct gpio_driver_data *const data =
 800e78c:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 800e78e:	681a      	ldr	r2, [r3, #0]
 800e790:	2301      	movs	r3, #1
 800e792:	408b      	lsls	r3, r1
 800e794:	421a      	tst	r2, r3
 800e796:	d10d      	bne.n	800e7b4 <spi_stm32_cs_control+0x76>
 800e798:	2301      	movs	r3, #1
	if (value != 0)	{
 800e79a:	b16b      	cbz	r3, 800e7b8 <spi_stm32_cs_control+0x7a>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800e79c:	2301      	movs	r3, #1
 800e79e:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800e7a2:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 800e7a4:	68db      	ldr	r3, [r3, #12]
 800e7a6:	4798      	blx	r3
			k_busy_wait(ctx->config->cs->delay);
 800e7a8:	6823      	ldr	r3, [r4, #0]
 800e7aa:	689b      	ldr	r3, [r3, #8]
 800e7ac:	6898      	ldr	r0, [r3, #8]
 800e7ae:	f7fd f80b 	bl	800b7c8 <z_impl_k_busy_wait>
}
 800e7b2:	bd10      	pop	{r4, pc}
		value = (value != 0) ? 0 : 1;
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	e7f0      	b.n	800e79a <spi_stm32_cs_control+0x5c>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800e7b8:	2301      	movs	r3, #1
 800e7ba:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800e7be:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 800e7c0:	691b      	ldr	r3, [r3, #16]
 800e7c2:	4798      	blx	r3
 800e7c4:	e7f0      	b.n	800e7a8 <spi_stm32_cs_control+0x6a>
		value = (value != 0) ? 0 : 1;
 800e7c6:	2301      	movs	r3, #1
 800e7c8:	e7d7      	b.n	800e77a <spi_stm32_cs_control+0x3c>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800e7ca:	2301      	movs	r3, #1
 800e7cc:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800e7d0:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 800e7d2:	691b      	ldr	r3, [r3, #16]
 800e7d4:	4798      	blx	r3
 800e7d6:	e7ec      	b.n	800e7b2 <spi_stm32_cs_control+0x74>

0800e7d8 <spi_stm32_complete>:
{
 800e7d8:	b570      	push	{r4, r5, r6, lr}
 800e7da:	b082      	sub	sp, #8
 800e7dc:	460e      	mov	r6, r1
	const struct spi_stm32_config *cfg = dev->config;
 800e7de:	6842      	ldr	r2, [r0, #4]
	SPI_TypeDef *spi = cfg->spi;
 800e7e0:	6894      	ldr	r4, [r2, #8]
	struct spi_stm32_data *data = dev->data;
 800e7e2:	6905      	ldr	r5, [r0, #16]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 800e7e4:	6863      	ldr	r3, [r4, #4]
 800e7e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e7ea:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 800e7ec:	6863      	ldr	r3, [r4, #4]
 800e7ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e7f2:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_ERRIE);
 800e7f4:	6863      	ldr	r3, [r4, #4]
 800e7f6:	f023 0320 	bic.w	r3, r3, #32
 800e7fa:	6063      	str	r3, [r4, #4]
	spi_stm32_cs_control(dev, false);
 800e7fc:	2100      	movs	r1, #0
 800e7fe:	f7ff ff9e 	bl	800e73e <spi_stm32_cs_control>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800e802:	68a3      	ldr	r3, [r4, #8]
 800e804:	f013 0f01 	tst.w	r3, #1
 800e808:	d001      	beq.n	800e80e <spi_stm32_complete+0x36>
  return (uint8_t)(READ_REG(SPIx->DR));
 800e80a:	68e3      	ldr	r3, [r4, #12]
 800e80c:	e7f9      	b.n	800e802 <spi_stm32_complete+0x2a>
  return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI));
 800e80e:	6823      	ldr	r3, [r4, #0]
 800e810:	f403 7382 	and.w	r3, r3, #260	; 0x104
	if (LL_SPI_GetMode(spi) == LL_SPI_MODE_MASTER) {
 800e814:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e818:	d015      	beq.n	800e846 <spi_stm32_complete+0x6e>
  return ((READ_BIT(SPIx->SR, SPI_SR_MODF) == (SPI_SR_MODF)) ? 1UL : 0UL);
 800e81a:	68a3      	ldr	r3, [r4, #8]
 800e81c:	f013 0f20 	tst.w	r3, #32
 800e820:	d006      	beq.n	800e830 <spi_stm32_complete+0x58>
  tmpreg_sr = SPIx->SR;
 800e822:	68a3      	ldr	r3, [r4, #8]
 800e824:	9301      	str	r3, [sp, #4]
  (void) tmpreg_sr;
 800e826:	9b01      	ldr	r3, [sp, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 800e828:	6823      	ldr	r3, [r4, #0]
 800e82a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e82e:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 800e830:	6823      	ldr	r3, [r4, #0]
 800e832:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e836:	6023      	str	r3, [r4, #0]
	ctx->sync_status = status;
 800e838:	642e      	str	r6, [r5, #64]	; 0x40
	k_sem_give(&ctx->sync);
 800e83a:	f105 0028 	add.w	r0, r5, #40	; 0x28
	z_impl_k_sem_give(sem);
 800e83e:	f7fc f8a9 	bl	800a994 <z_impl_k_sem_give>
}
 800e842:	b002      	add	sp, #8
 800e844:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800e846:	68a3      	ldr	r3, [r4, #8]
 800e848:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e84c:	d1fb      	bne.n	800e846 <spi_stm32_complete+0x6e>
 800e84e:	e7e4      	b.n	800e81a <spi_stm32_complete+0x42>

0800e850 <spi_stm32_transceive>:
{
 800e850:	b510      	push	{r4, lr}
 800e852:	b082      	sub	sp, #8
	return transceive(dev, config, tx_bufs, rx_bufs, false, NULL);
 800e854:	2400      	movs	r4, #0
 800e856:	9401      	str	r4, [sp, #4]
 800e858:	9400      	str	r4, [sp, #0]
 800e85a:	f7f8 f961 	bl	8006b20 <transceive>
}
 800e85e:	b002      	add	sp, #8
 800e860:	bd10      	pop	{r4, pc}

0800e862 <spi_stm32_shift_m>:
{
 800e862:	b430      	push	{r4, r5}
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800e864:	6883      	ldr	r3, [r0, #8]
 800e866:	f013 0f02 	tst.w	r3, #2
 800e86a:	d0fb      	beq.n	800e864 <spi_stm32_shift_m+0x2>
	if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 800e86c:	680b      	ldr	r3, [r1, #0]
 800e86e:	889b      	ldrh	r3, [r3, #4]
 800e870:	f3c3 1345 	ubfx	r3, r3, #5, #6
 800e874:	2b08      	cmp	r3, #8
 800e876:	d009      	beq.n	800e88c <spi_stm32_shift_m+0x2a>
	return !!(ctx->tx_buf && ctx->tx_len);
 800e878:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d03d      	beq.n	800e8fa <spi_stm32_shift_m+0x98>
 800e87e:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800e880:	2a00      	cmp	r2, #0
 800e882:	d13c      	bne.n	800e8fe <spi_stm32_shift_m+0x9c>
		if (spi_context_tx_buf_on(&data->ctx)) {
 800e884:	2a00      	cmp	r2, #0
 800e886:	d03c      	beq.n	800e902 <spi_stm32_shift_m+0xa0>
			tx_frame = UNALIGNED_GET((uint16_t *)(data->ctx.tx_buf));
 800e888:	881b      	ldrh	r3, [r3, #0]
 800e88a:	e03b      	b.n	800e904 <spi_stm32_shift_m+0xa2>
 800e88c:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800e88e:	b18b      	cbz	r3, 800e8b4 <spi_stm32_shift_m+0x52>
 800e890:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800e892:	b98a      	cbnz	r2, 800e8b8 <spi_stm32_shift_m+0x56>
		if (spi_context_tx_buf_on(&data->ctx)) {
 800e894:	b192      	cbz	r2, 800e8bc <spi_stm32_shift_m+0x5a>
			tx_frame = UNALIGNED_GET((uint8_t *)(data->ctx.tx_buf));
 800e896:	781b      	ldrb	r3, [r3, #0]
		LL_SPI_TransmitData8(spi, tx_frame);
 800e898:	b2db      	uxtb	r3, r3
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
  *spidr = TxData;
 800e89a:	7303      	strb	r3, [r0, #12]
	if (!ctx->tx_len) {
 800e89c:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d03a      	beq.n	800e918 <spi_stm32_shift_m+0xb6>
	ctx->tx_len -= len;
 800e8a2:	3b01      	subs	r3, #1
 800e8a4:	658b      	str	r3, [r1, #88]	; 0x58
	if (!ctx->tx_len) {
 800e8a6:	b15b      	cbz	r3, 800e8c0 <spi_stm32_shift_m+0x5e>
	} else if (ctx->tx_buf) {
 800e8a8:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d034      	beq.n	800e918 <spi_stm32_shift_m+0xb6>
		ctx->tx_buf += dfs * len;
 800e8ae:	3301      	adds	r3, #1
 800e8b0:	654b      	str	r3, [r1, #84]	; 0x54
 800e8b2:	e031      	b.n	800e918 <spi_stm32_shift_m+0xb6>
	return !!(ctx->tx_buf && ctx->tx_len);
 800e8b4:	2200      	movs	r2, #0
 800e8b6:	e7ed      	b.n	800e894 <spi_stm32_shift_m+0x32>
 800e8b8:	2201      	movs	r2, #1
 800e8ba:	e7eb      	b.n	800e894 <spi_stm32_shift_m+0x32>
	uint16_t tx_frame = SPI_STM32_TX_NOP;
 800e8bc:	2300      	movs	r3, #0
 800e8be:	e7eb      	b.n	800e898 <spi_stm32_shift_m+0x36>
		++ctx->current_tx;
 800e8c0:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800e8c2:	3308      	adds	r3, #8
 800e8c4:	644b      	str	r3, [r1, #68]	; 0x44
		--ctx->tx_count;
 800e8c6:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 800e8c8:	3b01      	subs	r3, #1
 800e8ca:	648b      	str	r3, [r1, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
 800e8cc:	f101 0444 	add.w	r4, r1, #68	; 0x44
 800e8d0:	f101 0248 	add.w	r2, r1, #72	; 0x48
	while (*count) {
 800e8d4:	e004      	b.n	800e8e0 <spi_stm32_shift_m+0x7e>
		++(*current);
 800e8d6:	3308      	adds	r3, #8
 800e8d8:	6023      	str	r3, [r4, #0]
		--(*count);
 800e8da:	6813      	ldr	r3, [r2, #0]
 800e8dc:	3b01      	subs	r3, #1
 800e8de:	6013      	str	r3, [r2, #0]
	while (*count) {
 800e8e0:	6813      	ldr	r3, [r2, #0]
 800e8e2:	b13b      	cbz	r3, 800e8f4 <spi_stm32_shift_m+0x92>
		if (((*current)->len / dfs) != 0) {
 800e8e4:	6823      	ldr	r3, [r4, #0]
 800e8e6:	685d      	ldr	r5, [r3, #4]
 800e8e8:	2d00      	cmp	r5, #0
 800e8ea:	d0f4      	beq.n	800e8d6 <spi_stm32_shift_m+0x74>
			*buf_len = (*current)->len / dfs;
 800e8ec:	658d      	str	r5, [r1, #88]	; 0x58
			return (*current)->buf;
 800e8ee:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	e000      	b.n	800e8f6 <spi_stm32_shift_m+0x94>
	*buf_len = 0;
 800e8f4:	658b      	str	r3, [r1, #88]	; 0x58
		ctx->tx_buf = (const uint8_t *)
 800e8f6:	654b      	str	r3, [r1, #84]	; 0x54
 800e8f8:	e00e      	b.n	800e918 <spi_stm32_shift_m+0xb6>
	return !!(ctx->tx_buf && ctx->tx_len);
 800e8fa:	2200      	movs	r2, #0
 800e8fc:	e7c2      	b.n	800e884 <spi_stm32_shift_m+0x22>
 800e8fe:	2201      	movs	r2, #1
 800e900:	e7c0      	b.n	800e884 <spi_stm32_shift_m+0x22>
 800e902:	2300      	movs	r3, #0
  */
__STATIC_INLINE void LL_SPI_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData)
{
#if defined (__GNUC__)
  __IO uint16_t *spidr = ((__IO uint16_t *)&SPIx->DR);
  *spidr = TxData;
 800e904:	8183      	strh	r3, [r0, #12]
	if (!ctx->tx_len) {
 800e906:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800e908:	b133      	cbz	r3, 800e918 <spi_stm32_shift_m+0xb6>
	ctx->tx_len -= len;
 800e90a:	3b01      	subs	r3, #1
 800e90c:	658b      	str	r3, [r1, #88]	; 0x58
	if (!ctx->tx_len) {
 800e90e:	b31b      	cbz	r3, 800e958 <spi_stm32_shift_m+0xf6>
	} else if (ctx->tx_buf) {
 800e910:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800e912:	b10b      	cbz	r3, 800e918 <spi_stm32_shift_m+0xb6>
		ctx->tx_buf += dfs * len;
 800e914:	3302      	adds	r3, #2
 800e916:	654b      	str	r3, [r1, #84]	; 0x54
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800e918:	6883      	ldr	r3, [r0, #8]
 800e91a:	f013 0f01 	tst.w	r3, #1
 800e91e:	d0fb      	beq.n	800e918 <spi_stm32_shift_m+0xb6>
	if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 800e920:	680b      	ldr	r3, [r1, #0]
 800e922:	889b      	ldrh	r3, [r3, #4]
 800e924:	f3c3 1345 	ubfx	r3, r3, #5, #6
 800e928:	2b08      	cmp	r3, #8
 800e92a:	d035      	beq.n	800e998 <spi_stm32_shift_m+0x136>
  return (uint16_t)(READ_REG(SPIx->DR));
 800e92c:	68c3      	ldr	r3, [r0, #12]
 800e92e:	b29b      	uxth	r3, r3
}

static ALWAYS_INLINE
bool spi_context_rx_buf_on(struct spi_context *ctx)
{
	return !!(ctx->rx_buf && ctx->rx_len);
 800e930:	6dca      	ldr	r2, [r1, #92]	; 0x5c
 800e932:	2a00      	cmp	r2, #0
 800e934:	d065      	beq.n	800ea02 <spi_stm32_shift_m+0x1a0>
 800e936:	6e08      	ldr	r0, [r1, #96]	; 0x60
 800e938:	2800      	cmp	r0, #0
 800e93a:	d164      	bne.n	800ea06 <spi_stm32_shift_m+0x1a4>
		if (spi_context_rx_buf_on(&data->ctx)) {
 800e93c:	b100      	cbz	r0, 800e940 <spi_stm32_shift_m+0xde>
			UNALIGNED_PUT(rx_frame, (uint16_t *)data->ctx.rx_buf);
 800e93e:	8013      	strh	r3, [r2, #0]
	if (!ctx->rx_len) {
 800e940:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 800e942:	b13b      	cbz	r3, 800e954 <spi_stm32_shift_m+0xf2>
	ctx->rx_len -= len;
 800e944:	3b01      	subs	r3, #1
 800e946:	660b      	str	r3, [r1, #96]	; 0x60
	if (!ctx->rx_len) {
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d05e      	beq.n	800ea0a <spi_stm32_shift_m+0x1a8>
	} else if (ctx->rx_buf) {
 800e94c:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
 800e94e:	b10b      	cbz	r3, 800e954 <spi_stm32_shift_m+0xf2>
		ctx->rx_buf += dfs * len;
 800e950:	3302      	adds	r3, #2
 800e952:	65cb      	str	r3, [r1, #92]	; 0x5c
}
 800e954:	bc30      	pop	{r4, r5}
 800e956:	4770      	bx	lr
		++ctx->current_tx;
 800e958:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800e95a:	3308      	adds	r3, #8
 800e95c:	644b      	str	r3, [r1, #68]	; 0x44
		--ctx->tx_count;
 800e95e:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 800e960:	3b01      	subs	r3, #1
 800e962:	648b      	str	r3, [r1, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
 800e964:	f101 0c44 	add.w	ip, r1, #68	; 0x44
 800e968:	f101 0248 	add.w	r2, r1, #72	; 0x48
	while (*count) {
 800e96c:	e005      	b.n	800e97a <spi_stm32_shift_m+0x118>
		++(*current);
 800e96e:	3308      	adds	r3, #8
 800e970:	f8cc 3000 	str.w	r3, [ip]
		--(*count);
 800e974:	6813      	ldr	r3, [r2, #0]
 800e976:	3b01      	subs	r3, #1
 800e978:	6013      	str	r3, [r2, #0]
	while (*count) {
 800e97a:	6813      	ldr	r3, [r2, #0]
 800e97c:	b14b      	cbz	r3, 800e992 <spi_stm32_shift_m+0x130>
		if (((*current)->len / dfs) != 0) {
 800e97e:	f8dc 3000 	ldr.w	r3, [ip]
 800e982:	685c      	ldr	r4, [r3, #4]
 800e984:	2c01      	cmp	r4, #1
 800e986:	d9f2      	bls.n	800e96e <spi_stm32_shift_m+0x10c>
			*buf_len = (*current)->len / dfs;
 800e988:	0864      	lsrs	r4, r4, #1
 800e98a:	658c      	str	r4, [r1, #88]	; 0x58
			return (*current)->buf;
 800e98c:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800e98e:	681b      	ldr	r3, [r3, #0]
 800e990:	e000      	b.n	800e994 <spi_stm32_shift_m+0x132>
	*buf_len = 0;
 800e992:	658b      	str	r3, [r1, #88]	; 0x58
		ctx->tx_buf = (const uint8_t *)
 800e994:	654b      	str	r3, [r1, #84]	; 0x54
 800e996:	e7bf      	b.n	800e918 <spi_stm32_shift_m+0xb6>
  return (uint8_t)(READ_REG(SPIx->DR));
 800e998:	68c3      	ldr	r3, [r0, #12]
 800e99a:	b2db      	uxtb	r3, r3
	return !!(ctx->rx_buf && ctx->rx_len);
 800e99c:	6dca      	ldr	r2, [r1, #92]	; 0x5c
 800e99e:	b17a      	cbz	r2, 800e9c0 <spi_stm32_shift_m+0x15e>
 800e9a0:	6e08      	ldr	r0, [r1, #96]	; 0x60
 800e9a2:	b978      	cbnz	r0, 800e9c4 <spi_stm32_shift_m+0x162>
		if (spi_context_rx_buf_on(&data->ctx)) {
 800e9a4:	b100      	cbz	r0, 800e9a8 <spi_stm32_shift_m+0x146>
			UNALIGNED_PUT(rx_frame, (uint8_t *)data->ctx.rx_buf);
 800e9a6:	7013      	strb	r3, [r2, #0]
	if (!ctx->rx_len) {
 800e9a8:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d0d2      	beq.n	800e954 <spi_stm32_shift_m+0xf2>
	ctx->rx_len -= len;
 800e9ae:	3b01      	subs	r3, #1
 800e9b0:	660b      	str	r3, [r1, #96]	; 0x60
	if (!ctx->rx_len) {
 800e9b2:	b14b      	cbz	r3, 800e9c8 <spi_stm32_shift_m+0x166>
	} else if (ctx->rx_buf) {
 800e9b4:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d0cc      	beq.n	800e954 <spi_stm32_shift_m+0xf2>
		ctx->rx_buf += dfs * len;
 800e9ba:	3301      	adds	r3, #1
 800e9bc:	65cb      	str	r3, [r1, #92]	; 0x5c
 800e9be:	e7c9      	b.n	800e954 <spi_stm32_shift_m+0xf2>
	return !!(ctx->rx_buf && ctx->rx_len);
 800e9c0:	2000      	movs	r0, #0
 800e9c2:	e7ef      	b.n	800e9a4 <spi_stm32_shift_m+0x142>
 800e9c4:	2001      	movs	r0, #1
 800e9c6:	e7ed      	b.n	800e9a4 <spi_stm32_shift_m+0x142>
		++ctx->current_rx;
 800e9c8:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800e9ca:	3308      	adds	r3, #8
 800e9cc:	64cb      	str	r3, [r1, #76]	; 0x4c
		--ctx->rx_count;
 800e9ce:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 800e9d0:	3b01      	subs	r3, #1
 800e9d2:	650b      	str	r3, [r1, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
 800e9d4:	f101 004c 	add.w	r0, r1, #76	; 0x4c
 800e9d8:	f101 0250 	add.w	r2, r1, #80	; 0x50
	while (*count) {
 800e9dc:	e004      	b.n	800e9e8 <spi_stm32_shift_m+0x186>
		++(*current);
 800e9de:	3308      	adds	r3, #8
 800e9e0:	6003      	str	r3, [r0, #0]
		--(*count);
 800e9e2:	6813      	ldr	r3, [r2, #0]
 800e9e4:	3b01      	subs	r3, #1
 800e9e6:	6013      	str	r3, [r2, #0]
	while (*count) {
 800e9e8:	6813      	ldr	r3, [r2, #0]
 800e9ea:	b13b      	cbz	r3, 800e9fc <spi_stm32_shift_m+0x19a>
		if (((*current)->len / dfs) != 0) {
 800e9ec:	6803      	ldr	r3, [r0, #0]
 800e9ee:	685c      	ldr	r4, [r3, #4]
 800e9f0:	2c00      	cmp	r4, #0
 800e9f2:	d0f4      	beq.n	800e9de <spi_stm32_shift_m+0x17c>
			*buf_len = (*current)->len / dfs;
 800e9f4:	660c      	str	r4, [r1, #96]	; 0x60
			return (*current)->buf;
 800e9f6:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	e000      	b.n	800e9fe <spi_stm32_shift_m+0x19c>
	*buf_len = 0;
 800e9fc:	660b      	str	r3, [r1, #96]	; 0x60
		ctx->rx_buf = (uint8_t *)
 800e9fe:	65cb      	str	r3, [r1, #92]	; 0x5c
 800ea00:	e7a8      	b.n	800e954 <spi_stm32_shift_m+0xf2>
	return !!(ctx->rx_buf && ctx->rx_len);
 800ea02:	2000      	movs	r0, #0
 800ea04:	e79a      	b.n	800e93c <spi_stm32_shift_m+0xda>
 800ea06:	2001      	movs	r0, #1
 800ea08:	e798      	b.n	800e93c <spi_stm32_shift_m+0xda>
		++ctx->current_rx;
 800ea0a:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800ea0c:	3308      	adds	r3, #8
 800ea0e:	64cb      	str	r3, [r1, #76]	; 0x4c
		--ctx->rx_count;
 800ea10:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 800ea12:	3b01      	subs	r3, #1
 800ea14:	650b      	str	r3, [r1, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
 800ea16:	f101 044c 	add.w	r4, r1, #76	; 0x4c
 800ea1a:	f101 0250 	add.w	r2, r1, #80	; 0x50
	while (*count) {
 800ea1e:	e004      	b.n	800ea2a <spi_stm32_shift_m+0x1c8>
		++(*current);
 800ea20:	3308      	adds	r3, #8
 800ea22:	6023      	str	r3, [r4, #0]
		--(*count);
 800ea24:	6813      	ldr	r3, [r2, #0]
 800ea26:	3b01      	subs	r3, #1
 800ea28:	6013      	str	r3, [r2, #0]
	while (*count) {
 800ea2a:	6813      	ldr	r3, [r2, #0]
 800ea2c:	b143      	cbz	r3, 800ea40 <spi_stm32_shift_m+0x1de>
		if (((*current)->len / dfs) != 0) {
 800ea2e:	6823      	ldr	r3, [r4, #0]
 800ea30:	6858      	ldr	r0, [r3, #4]
 800ea32:	2801      	cmp	r0, #1
 800ea34:	d9f4      	bls.n	800ea20 <spi_stm32_shift_m+0x1be>
			*buf_len = (*current)->len / dfs;
 800ea36:	0840      	lsrs	r0, r0, #1
 800ea38:	6608      	str	r0, [r1, #96]	; 0x60
			return (*current)->buf;
 800ea3a:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	e000      	b.n	800ea42 <spi_stm32_shift_m+0x1e0>
	*buf_len = 0;
 800ea40:	660b      	str	r3, [r1, #96]	; 0x60
		ctx->rx_buf = (uint8_t *)
 800ea42:	65cb      	str	r3, [r1, #92]	; 0x5c
 800ea44:	e786      	b.n	800e954 <spi_stm32_shift_m+0xf2>

0800ea46 <spi_stm32_shift_s>:
{
 800ea46:	b410      	push	{r4}
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800ea48:	6883      	ldr	r3, [r0, #8]
 800ea4a:	f013 0f02 	tst.w	r3, #2
 800ea4e:	d065      	beq.n	800eb1c <spi_stm32_shift_s+0xd6>
	return !!(ctx->tx_len);
 800ea50:	6d8b      	ldr	r3, [r1, #88]	; 0x58
	if (ll_func_tx_is_empty(spi) && spi_context_tx_on(&data->ctx)) {
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d062      	beq.n	800eb1c <spi_stm32_shift_s+0xd6>
		if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 800ea56:	680b      	ldr	r3, [r1, #0]
 800ea58:	889b      	ldrh	r3, [r3, #4]
 800ea5a:	f3c3 1345 	ubfx	r3, r3, #5, #6
 800ea5e:	2b08      	cmp	r3, #8
 800ea60:	d00f      	beq.n	800ea82 <spi_stm32_shift_s+0x3c>
			tx_frame = UNALIGNED_GET((uint16_t *)(data->ctx.tx_buf));
 800ea62:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800ea64:	881b      	ldrh	r3, [r3, #0]
  *spidr = TxData;
 800ea66:	8183      	strh	r3, [r0, #12]
	if (!ctx->tx_len) {
 800ea68:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d05a      	beq.n	800eb24 <spi_stm32_shift_s+0xde>
	ctx->tx_len -= len;
 800ea6e:	3b01      	subs	r3, #1
 800ea70:	658b      	str	r3, [r1, #88]	; 0x58
	if (!ctx->tx_len) {
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d032      	beq.n	800eadc <spi_stm32_shift_s+0x96>
	} else if (ctx->tx_buf) {
 800ea76:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d053      	beq.n	800eb24 <spi_stm32_shift_s+0xde>
		ctx->tx_buf += dfs * len;
 800ea7c:	3302      	adds	r3, #2
 800ea7e:	654b      	str	r3, [r1, #84]	; 0x54
 800ea80:	e050      	b.n	800eb24 <spi_stm32_shift_s+0xde>
			tx_frame = UNALIGNED_GET((uint8_t *)(data->ctx.tx_buf));
 800ea82:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800ea84:	781b      	ldrb	r3, [r3, #0]
  *spidr = TxData;
 800ea86:	7303      	strb	r3, [r0, #12]
	if (!ctx->tx_len) {
 800ea88:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d04a      	beq.n	800eb24 <spi_stm32_shift_s+0xde>
	ctx->tx_len -= len;
 800ea8e:	3b01      	subs	r3, #1
 800ea90:	658b      	str	r3, [r1, #88]	; 0x58
	if (!ctx->tx_len) {
 800ea92:	b12b      	cbz	r3, 800eaa0 <spi_stm32_shift_s+0x5a>
	} else if (ctx->tx_buf) {
 800ea94:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	d044      	beq.n	800eb24 <spi_stm32_shift_s+0xde>
		ctx->tx_buf += dfs * len;
 800ea9a:	3301      	adds	r3, #1
 800ea9c:	654b      	str	r3, [r1, #84]	; 0x54
 800ea9e:	e041      	b.n	800eb24 <spi_stm32_shift_s+0xde>
		++ctx->current_tx;
 800eaa0:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800eaa2:	3308      	adds	r3, #8
 800eaa4:	644b      	str	r3, [r1, #68]	; 0x44
		--ctx->tx_count;
 800eaa6:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 800eaa8:	3b01      	subs	r3, #1
 800eaaa:	648b      	str	r3, [r1, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
 800eaac:	f101 0c44 	add.w	ip, r1, #68	; 0x44
 800eab0:	f101 0248 	add.w	r2, r1, #72	; 0x48
	while (*count) {
 800eab4:	6813      	ldr	r3, [r2, #0]
 800eab6:	b173      	cbz	r3, 800ead6 <spi_stm32_shift_s+0x90>
		if (((*current)->len / dfs) != 0) {
 800eab8:	f8dc 3000 	ldr.w	r3, [ip]
 800eabc:	685c      	ldr	r4, [r3, #4]
 800eabe:	b934      	cbnz	r4, 800eace <spi_stm32_shift_s+0x88>
		++(*current);
 800eac0:	3308      	adds	r3, #8
 800eac2:	f8cc 3000 	str.w	r3, [ip]
		--(*count);
 800eac6:	6813      	ldr	r3, [r2, #0]
 800eac8:	3b01      	subs	r3, #1
 800eaca:	6013      	str	r3, [r2, #0]
 800eacc:	e7f2      	b.n	800eab4 <spi_stm32_shift_s+0x6e>
			*buf_len = (*current)->len / dfs;
 800eace:	658c      	str	r4, [r1, #88]	; 0x58
			return (*current)->buf;
 800ead0:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	e000      	b.n	800ead8 <spi_stm32_shift_s+0x92>
	*buf_len = 0;
 800ead6:	658b      	str	r3, [r1, #88]	; 0x58
		ctx->tx_buf = (const uint8_t *)
 800ead8:	654b      	str	r3, [r1, #84]	; 0x54
 800eada:	e023      	b.n	800eb24 <spi_stm32_shift_s+0xde>
		++ctx->current_tx;
 800eadc:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800eade:	3308      	adds	r3, #8
 800eae0:	644b      	str	r3, [r1, #68]	; 0x44
		--ctx->tx_count;
 800eae2:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 800eae4:	3b01      	subs	r3, #1
 800eae6:	648b      	str	r3, [r1, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
 800eae8:	f101 0c44 	add.w	ip, r1, #68	; 0x44
 800eaec:	f101 0248 	add.w	r2, r1, #72	; 0x48
	while (*count) {
 800eaf0:	6813      	ldr	r3, [r2, #0]
 800eaf2:	b183      	cbz	r3, 800eb16 <spi_stm32_shift_s+0xd0>
		if (((*current)->len / dfs) != 0) {
 800eaf4:	f8dc 3000 	ldr.w	r3, [ip]
 800eaf8:	685c      	ldr	r4, [r3, #4]
 800eafa:	2c01      	cmp	r4, #1
 800eafc:	d806      	bhi.n	800eb0c <spi_stm32_shift_s+0xc6>
		++(*current);
 800eafe:	3308      	adds	r3, #8
 800eb00:	f8cc 3000 	str.w	r3, [ip]
		--(*count);
 800eb04:	6813      	ldr	r3, [r2, #0]
 800eb06:	3b01      	subs	r3, #1
 800eb08:	6013      	str	r3, [r2, #0]
 800eb0a:	e7f1      	b.n	800eaf0 <spi_stm32_shift_s+0xaa>
			*buf_len = (*current)->len / dfs;
 800eb0c:	0864      	lsrs	r4, r4, #1
 800eb0e:	658c      	str	r4, [r1, #88]	; 0x58
			return (*current)->buf;
 800eb10:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	e000      	b.n	800eb18 <spi_stm32_shift_s+0xd2>
	*buf_len = 0;
 800eb16:	658b      	str	r3, [r1, #88]	; 0x58
		ctx->tx_buf = (const uint8_t *)
 800eb18:	654b      	str	r3, [r1, #84]	; 0x54
 800eb1a:	e003      	b.n	800eb24 <spi_stm32_shift_s+0xde>
  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 800eb1c:	6843      	ldr	r3, [r0, #4]
 800eb1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800eb22:	6043      	str	r3, [r0, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800eb24:	6883      	ldr	r3, [r0, #8]
 800eb26:	f013 0f01 	tst.w	r3, #1
 800eb2a:	d016      	beq.n	800eb5a <spi_stm32_shift_s+0x114>
	return !!(ctx->rx_buf && ctx->rx_len);
 800eb2c:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
 800eb2e:	b1b3      	cbz	r3, 800eb5e <spi_stm32_shift_s+0x118>
 800eb30:	6e0a      	ldr	r2, [r1, #96]	; 0x60
 800eb32:	b9b2      	cbnz	r2, 800eb62 <spi_stm32_shift_s+0x11c>
	if (ll_func_rx_is_not_empty(spi) &&
 800eb34:	b18a      	cbz	r2, 800eb5a <spi_stm32_shift_s+0x114>
		if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 800eb36:	680a      	ldr	r2, [r1, #0]
 800eb38:	8892      	ldrh	r2, [r2, #4]
 800eb3a:	f3c2 1245 	ubfx	r2, r2, #5, #6
 800eb3e:	2a08      	cmp	r2, #8
 800eb40:	d011      	beq.n	800eb66 <spi_stm32_shift_s+0x120>
  return (uint16_t)(READ_REG(SPIx->DR));
 800eb42:	68c2      	ldr	r2, [r0, #12]
			UNALIGNED_PUT(rx_frame, (uint16_t *)data->ctx.rx_buf);
 800eb44:	801a      	strh	r2, [r3, #0]
	if (!ctx->rx_len) {
 800eb46:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 800eb48:	b13b      	cbz	r3, 800eb5a <spi_stm32_shift_s+0x114>
	ctx->rx_len -= len;
 800eb4a:	3b01      	subs	r3, #1
 800eb4c:	660b      	str	r3, [r1, #96]	; 0x60
	if (!ctx->rx_len) {
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d033      	beq.n	800ebba <spi_stm32_shift_s+0x174>
	} else if (ctx->rx_buf) {
 800eb52:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
 800eb54:	b10b      	cbz	r3, 800eb5a <spi_stm32_shift_s+0x114>
		ctx->rx_buf += dfs * len;
 800eb56:	3302      	adds	r3, #2
 800eb58:	65cb      	str	r3, [r1, #92]	; 0x5c
}
 800eb5a:	bc10      	pop	{r4}
 800eb5c:	4770      	bx	lr
	return !!(ctx->rx_buf && ctx->rx_len);
 800eb5e:	2200      	movs	r2, #0
 800eb60:	e7e8      	b.n	800eb34 <spi_stm32_shift_s+0xee>
 800eb62:	2201      	movs	r2, #1
 800eb64:	e7e6      	b.n	800eb34 <spi_stm32_shift_s+0xee>
  return (uint8_t)(READ_REG(SPIx->DR));
 800eb66:	68c2      	ldr	r2, [r0, #12]
			UNALIGNED_PUT(rx_frame, (uint8_t *)data->ctx.rx_buf);
 800eb68:	701a      	strb	r2, [r3, #0]
	if (!ctx->rx_len) {
 800eb6a:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d0f4      	beq.n	800eb5a <spi_stm32_shift_s+0x114>
	ctx->rx_len -= len;
 800eb70:	3b01      	subs	r3, #1
 800eb72:	660b      	str	r3, [r1, #96]	; 0x60
	if (!ctx->rx_len) {
 800eb74:	b12b      	cbz	r3, 800eb82 <spi_stm32_shift_s+0x13c>
	} else if (ctx->rx_buf) {
 800eb76:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d0ee      	beq.n	800eb5a <spi_stm32_shift_s+0x114>
		ctx->rx_buf += dfs * len;
 800eb7c:	3301      	adds	r3, #1
 800eb7e:	65cb      	str	r3, [r1, #92]	; 0x5c
 800eb80:	e7eb      	b.n	800eb5a <spi_stm32_shift_s+0x114>
		++ctx->current_rx;
 800eb82:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800eb84:	3308      	adds	r3, #8
 800eb86:	64cb      	str	r3, [r1, #76]	; 0x4c
		--ctx->rx_count;
 800eb88:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 800eb8a:	3b01      	subs	r3, #1
 800eb8c:	650b      	str	r3, [r1, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
 800eb8e:	f101 044c 	add.w	r4, r1, #76	; 0x4c
 800eb92:	f101 0250 	add.w	r2, r1, #80	; 0x50
	while (*count) {
 800eb96:	6813      	ldr	r3, [r2, #0]
 800eb98:	b163      	cbz	r3, 800ebb4 <spi_stm32_shift_s+0x16e>
		if (((*current)->len / dfs) != 0) {
 800eb9a:	6823      	ldr	r3, [r4, #0]
 800eb9c:	6858      	ldr	r0, [r3, #4]
 800eb9e:	b928      	cbnz	r0, 800ebac <spi_stm32_shift_s+0x166>
		++(*current);
 800eba0:	3308      	adds	r3, #8
 800eba2:	6023      	str	r3, [r4, #0]
		--(*count);
 800eba4:	6813      	ldr	r3, [r2, #0]
 800eba6:	3b01      	subs	r3, #1
 800eba8:	6013      	str	r3, [r2, #0]
 800ebaa:	e7f4      	b.n	800eb96 <spi_stm32_shift_s+0x150>
			*buf_len = (*current)->len / dfs;
 800ebac:	6608      	str	r0, [r1, #96]	; 0x60
			return (*current)->buf;
 800ebae:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	e000      	b.n	800ebb6 <spi_stm32_shift_s+0x170>
	*buf_len = 0;
 800ebb4:	660b      	str	r3, [r1, #96]	; 0x60
		ctx->rx_buf = (uint8_t *)
 800ebb6:	65cb      	str	r3, [r1, #92]	; 0x5c
 800ebb8:	e7cf      	b.n	800eb5a <spi_stm32_shift_s+0x114>
		++ctx->current_rx;
 800ebba:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800ebbc:	3308      	adds	r3, #8
 800ebbe:	64cb      	str	r3, [r1, #76]	; 0x4c
		--ctx->rx_count;
 800ebc0:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 800ebc2:	3b01      	subs	r3, #1
 800ebc4:	650b      	str	r3, [r1, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
 800ebc6:	f101 044c 	add.w	r4, r1, #76	; 0x4c
 800ebca:	f101 0250 	add.w	r2, r1, #80	; 0x50
	while (*count) {
 800ebce:	6813      	ldr	r3, [r2, #0]
 800ebd0:	b173      	cbz	r3, 800ebf0 <spi_stm32_shift_s+0x1aa>
		if (((*current)->len / dfs) != 0) {
 800ebd2:	6823      	ldr	r3, [r4, #0]
 800ebd4:	6858      	ldr	r0, [r3, #4]
 800ebd6:	2801      	cmp	r0, #1
 800ebd8:	d805      	bhi.n	800ebe6 <spi_stm32_shift_s+0x1a0>
		++(*current);
 800ebda:	3308      	adds	r3, #8
 800ebdc:	6023      	str	r3, [r4, #0]
		--(*count);
 800ebde:	6813      	ldr	r3, [r2, #0]
 800ebe0:	3b01      	subs	r3, #1
 800ebe2:	6013      	str	r3, [r2, #0]
 800ebe4:	e7f3      	b.n	800ebce <spi_stm32_shift_s+0x188>
			*buf_len = (*current)->len / dfs;
 800ebe6:	0840      	lsrs	r0, r0, #1
 800ebe8:	6608      	str	r0, [r1, #96]	; 0x60
			return (*current)->buf;
 800ebea:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	e000      	b.n	800ebf2 <spi_stm32_shift_s+0x1ac>
	*buf_len = 0;
 800ebf0:	660b      	str	r3, [r1, #96]	; 0x60
		ctx->rx_buf = (uint8_t *)
 800ebf2:	65cb      	str	r3, [r1, #92]	; 0x5c
 800ebf4:	e7b1      	b.n	800eb5a <spi_stm32_shift_s+0x114>

0800ebf6 <spi_stm32_shift_frames>:
{
 800ebf6:	b510      	push	{r4, lr}
 800ebf8:	4604      	mov	r4, r0
	uint16_t operation = data->ctx.config->operation;
 800ebfa:	680b      	ldr	r3, [r1, #0]
 800ebfc:	889b      	ldrh	r3, [r3, #4]
	if (SPI_OP_MODE_GET(operation) == SPI_OP_MODE_MASTER) {
 800ebfe:	f013 0f01 	tst.w	r3, #1
 800ec02:	d105      	bne.n	800ec10 <spi_stm32_shift_frames+0x1a>
		spi_stm32_shift_m(spi, data);
 800ec04:	f7ff fe2d 	bl	800e862 <spi_stm32_shift_m>
	return spi_stm32_get_err(spi);
 800ec08:	4620      	mov	r0, r4
 800ec0a:	f7f7 fd05 	bl	8006618 <spi_stm32_get_err>
}
 800ec0e:	bd10      	pop	{r4, pc}
		spi_stm32_shift_s(spi, data);
 800ec10:	f7ff ff19 	bl	800ea46 <spi_stm32_shift_s>
 800ec14:	e7f8      	b.n	800ec08 <spi_stm32_shift_frames+0x12>

0800ec16 <spi_stm32_isr>:
{
 800ec16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec18:	4604      	mov	r4, r0
	const struct spi_stm32_config *cfg = dev->config;
 800ec1a:	6843      	ldr	r3, [r0, #4]
	struct spi_stm32_data *data = dev->data;
 800ec1c:	6906      	ldr	r6, [r0, #16]
	SPI_TypeDef *spi = cfg->spi;
 800ec1e:	689f      	ldr	r7, [r3, #8]
	err = spi_stm32_get_err(spi);
 800ec20:	4638      	mov	r0, r7
 800ec22:	f7f7 fcf9 	bl	8006618 <spi_stm32_get_err>
	if (err) {
 800ec26:	4605      	mov	r5, r0
 800ec28:	b968      	cbnz	r0, 800ec46 <spi_stm32_isr+0x30>
	if (spi_stm32_transfer_ongoing(data)) {
 800ec2a:	4630      	mov	r0, r6
 800ec2c:	f7ff fd36 	bl	800e69c <spi_stm32_transfer_ongoing>
 800ec30:	b970      	cbnz	r0, 800ec50 <spi_stm32_isr+0x3a>
	if (err || !spi_stm32_transfer_ongoing(data)) {
 800ec32:	b91d      	cbnz	r5, 800ec3c <spi_stm32_isr+0x26>
 800ec34:	4630      	mov	r0, r6
 800ec36:	f7ff fd31 	bl	800e69c <spi_stm32_transfer_ongoing>
 800ec3a:	b918      	cbnz	r0, 800ec44 <spi_stm32_isr+0x2e>
		spi_stm32_complete(dev, err);
 800ec3c:	4629      	mov	r1, r5
 800ec3e:	4620      	mov	r0, r4
 800ec40:	f7ff fdca 	bl	800e7d8 <spi_stm32_complete>
}
 800ec44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		spi_stm32_complete(dev, err);
 800ec46:	4601      	mov	r1, r0
 800ec48:	4620      	mov	r0, r4
 800ec4a:	f7ff fdc5 	bl	800e7d8 <spi_stm32_complete>
		return;
 800ec4e:	e7f9      	b.n	800ec44 <spi_stm32_isr+0x2e>
		err = spi_stm32_shift_frames(spi, data);
 800ec50:	4631      	mov	r1, r6
 800ec52:	4638      	mov	r0, r7
 800ec54:	f7ff ffcf 	bl	800ebf6 <spi_stm32_shift_frames>
 800ec58:	4605      	mov	r5, r0
 800ec5a:	e7ea      	b.n	800ec32 <spi_stm32_isr+0x1c>

0800ec5c <timer_work_handler>:
{
 800ec5c:	b508      	push	{r3, lr}
	TimerIrqHandler();
 800ec5e:	f7f8 ffe1 	bl	8007c24 <TimerIrqHandler>
}
 800ec62:	bd08      	pop	{r3, pc}

0800ec64 <RtcGetTimerValue>:
{
 800ec64:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 800ec66:	f000 feff 	bl	800fa68 <z_impl_k_uptime_ticks>
 800ec6a:	220a      	movs	r2, #10
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	f7f1 feb5 	bl	80009dc <__aeabi_uldivmod>
}
 800ec72:	bd08      	pop	{r3, pc}

0800ec74 <RtcGetMinimumTimeout>:
}
 800ec74:	2001      	movs	r0, #1
 800ec76:	4770      	bx	lr

0800ec78 <DelayMsMcu>:

void DelayMsMcu(uint32_t ms)
{
 800ec78:	b508      	push	{r3, lr}
			return t * ((uint64_t)to_hz / from_hz);
 800ec7a:	0f81      	lsrs	r1, r0, #30
 800ec7c:	0083      	lsls	r3, r0, #2
 800ec7e:	1818      	adds	r0, r3, r0
 800ec80:	f141 0100 	adc.w	r1, r1, #0
 800ec84:	1800      	adds	r0, r0, r0
 800ec86:	4149      	adcs	r1, r1
	return z_impl_k_sleep(timeout);
 800ec88:	f7fc fbc4 	bl	800b414 <z_impl_k_sleep>
	k_sleep(K_MSEC(ms));
}
 800ec8c:	bd08      	pop	{r3, pc}

0800ec8e <RtcMs2Tick>:

uint32_t RtcMs2Tick(uint32_t milliseconds)
{
	return milliseconds;
}
 800ec8e:	4770      	bx	lr

0800ec90 <RtcTick2Ms>:

uint32_t RtcTick2Ms(uint32_t tick)
{
	return tick;
}
 800ec90:	4770      	bx	lr

0800ec92 <BoardCriticalSectionBegin>:
	__asm__ volatile(
 800ec92:	f04f 0210 	mov.w	r2, #16
 800ec96:	f3ef 8311 	mrs	r3, BASEPRI
 800ec9a:	f382 8812 	msr	BASEPRI_MAX, r2
 800ec9e:	f3bf 8f6f 	isb	sy

void BoardCriticalSectionBegin(uint32_t *mask)
{
	*mask = irq_lock();
 800eca2:	6003      	str	r3, [r0, #0]
}
 800eca4:	4770      	bx	lr

0800eca6 <BoardCriticalSectionEnd>:

void BoardCriticalSectionEnd(uint32_t *mask)
{
	irq_unlock(*mask);
 800eca6:	6803      	ldr	r3, [r0, #0]
	__asm__ volatile(
 800eca8:	f383 8811 	msr	BASEPRI, r3
 800ecac:	f3bf 8f6f 	isb	sy
}
 800ecb0:	4770      	bx	lr

0800ecb2 <z_log_msg2_runtime_create>:
{
 800ecb2:	b510      	push	{r4, lr}
 800ecb4:	b086      	sub	sp, #24
	va_start(ap, fmt);
 800ecb6:	ac0a      	add	r4, sp, #40	; 0x28
 800ecb8:	9405      	str	r4, [sp, #20]
 800ecba:	9402      	str	r4, [sp, #8]
 800ecbc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800ecbe:	9401      	str	r4, [sp, #4]
 800ecc0:	9c08      	ldr	r4, [sp, #32]
 800ecc2:	9400      	str	r4, [sp, #0]
 800ecc4:	f7ff f9c4 	bl	800e050 <z_impl_z_log_msg2_runtime_vcreate>
}
 800ecc8:	b006      	add	sp, #24
 800ecca:	bd10      	pop	{r4, pc}

0800eccc <clamp_int8>:
	if (x < min) {
 800eccc:	4288      	cmp	r0, r1
 800ecce:	db03      	blt.n	800ecd8 <clamp_int8+0xc>
	} else if (x > max) {
 800ecd0:	4290      	cmp	r0, r2
 800ecd2:	dd02      	ble.n	800ecda <clamp_int8+0xe>
		return max;
 800ecd4:	4610      	mov	r0, r2
 800ecd6:	4770      	bx	lr
		return min;
 800ecd8:	4608      	mov	r0, r1
}
 800ecda:	4770      	bx	lr

0800ecdc <SX1276CheckRfFrequency>:
}
 800ecdc:	2001      	movs	r0, #1
 800ecde:	4770      	bx	lr

0800ece0 <sx127x_antenna_configure>:
}
 800ece0:	2000      	movs	r0, #0
 800ece2:	4770      	bx	lr

0800ece4 <z_log_msg2_runtime_create>:
{
 800ece4:	b510      	push	{r4, lr}
 800ece6:	b086      	sub	sp, #24
	va_start(ap, fmt);
 800ece8:	ac0a      	add	r4, sp, #40	; 0x28
 800ecea:	9405      	str	r4, [sp, #20]
 800ecec:	9402      	str	r4, [sp, #8]
 800ecee:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800ecf0:	9401      	str	r4, [sp, #4]
 800ecf2:	9c08      	ldr	r4, [sp, #32]
 800ecf4:	9400      	str	r4, [sp, #0]
 800ecf6:	f7ff f9ab 	bl	800e050 <z_impl_z_log_msg2_runtime_vcreate>
}
 800ecfa:	b006      	add	sp, #24
 800ecfc:	bd10      	pop	{r4, pc}

0800ecfe <SX1276GetBoardTcxoWakeupTime>:
}
 800ecfe:	2000      	movs	r0, #0
 800ed00:	4770      	bx	lr

0800ed02 <SX1276SetAntSwLowPower>:
}
 800ed02:	4770      	bx	lr

0800ed04 <SX1276SetBoardTcxo>:
}
 800ed04:	4770      	bx	lr

0800ed06 <SX1276SetAntSw>:
}
 800ed06:	4770      	bx	lr

0800ed08 <sx127x_read>:
{
 800ed08:	b508      	push	{r3, lr}
 800ed0a:	4613      	mov	r3, r2
	return sx127x_transceive(reg_addr, false, data, len);
 800ed0c:	460a      	mov	r2, r1
 800ed0e:	2100      	movs	r1, #0
 800ed10:	f7f8 fb76 	bl	8007400 <sx127x_transceive>
}
 800ed14:	bd08      	pop	{r3, pc}

0800ed16 <sx127x_write>:
{
 800ed16:	b508      	push	{r3, lr}
 800ed18:	4613      	mov	r3, r2
	return sx127x_transceive(reg_addr | BIT(7), true, data, len);
 800ed1a:	460a      	mov	r2, r1
 800ed1c:	2101      	movs	r1, #1
 800ed1e:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 800ed22:	f7f8 fb6d 	bl	8007400 <sx127x_transceive>
}
 800ed26:	bd08      	pop	{r3, pc}

0800ed28 <memcpy1>:
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
}

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
    while( size-- )
 800ed28:	e004      	b.n	800ed34 <memcpy1+0xc>
    {
        *dst++ = *src++;
 800ed2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ed2e:	f800 2b01 	strb.w	r2, [r0], #1
    while( size-- )
 800ed32:	461a      	mov	r2, r3
 800ed34:	1e53      	subs	r3, r2, #1
 800ed36:	b29b      	uxth	r3, r3
 800ed38:	2a00      	cmp	r2, #0
 800ed3a:	d1f6      	bne.n	800ed2a <memcpy1+0x2>
    }
}
 800ed3c:	4770      	bx	lr

0800ed3e <TimerSetTimeout>:
    // Intentional wrap around. Works Ok if tick duration below 1ms
    return RtcTick2Ms( nowInTicks - pastInTicks );
}

static void TimerSetTimeout( TimerEvent_t *obj )
{
 800ed3e:	b570      	push	{r4, r5, r6, lr}
 800ed40:	4604      	mov	r4, r0
    int32_t minTicks= RtcGetMinimumTimeout( );
 800ed42:	f7ff ff97 	bl	800ec74 <RtcGetMinimumTimeout>
 800ed46:	4605      	mov	r5, r0
    obj->IsNext2Expire = true;
 800ed48:	2301      	movs	r3, #1
 800ed4a:	7263      	strb	r3, [r4, #9]

    // In case deadline too soon
    if( obj->Timestamp  < ( RtcGetTimerElapsedTime( ) + minTicks ) )
 800ed4c:	6826      	ldr	r6, [r4, #0]
 800ed4e:	f7f7 ffd1 	bl	8006cf4 <RtcGetTimerElapsedTime>
 800ed52:	4428      	add	r0, r5
 800ed54:	4286      	cmp	r6, r0
 800ed56:	d303      	bcc.n	800ed60 <TimerSetTimeout+0x22>
    {
        obj->Timestamp = RtcGetTimerElapsedTime( ) + minTicks;
    }
    RtcSetAlarm( obj->Timestamp );
 800ed58:	6820      	ldr	r0, [r4, #0]
 800ed5a:	f7f7 ffe1 	bl	8006d20 <RtcSetAlarm>
}
 800ed5e:	bd70      	pop	{r4, r5, r6, pc}
        obj->Timestamp = RtcGetTimerElapsedTime( ) + minTicks;
 800ed60:	f7f7 ffc8 	bl	8006cf4 <RtcGetTimerElapsedTime>
 800ed64:	4405      	add	r5, r0
 800ed66:	6025      	str	r5, [r4, #0]
 800ed68:	e7f6      	b.n	800ed58 <TimerSetTimeout+0x1a>

0800ed6a <TimerInit>:
    obj->Timestamp = 0;
 800ed6a:	2300      	movs	r3, #0
 800ed6c:	6003      	str	r3, [r0, #0]
    obj->ReloadValue = 0;
 800ed6e:	6043      	str	r3, [r0, #4]
    obj->IsStarted = false;
 800ed70:	7203      	strb	r3, [r0, #8]
    obj->IsNext2Expire = false;
 800ed72:	7243      	strb	r3, [r0, #9]
    obj->Callback = callback;
 800ed74:	60c1      	str	r1, [r0, #12]
    obj->Context = NULL;
 800ed76:	6103      	str	r3, [r0, #16]
    obj->Next = NULL;
 800ed78:	6143      	str	r3, [r0, #20]
}
 800ed7a:	4770      	bx	lr

0800ed7c <TimerSetValue>:
{
 800ed7c:	b538      	push	{r3, r4, r5, lr}
 800ed7e:	4604      	mov	r4, r0
    uint32_t ticks = RtcMs2Tick( value );
 800ed80:	4608      	mov	r0, r1
 800ed82:	f7ff ff84 	bl	800ec8e <RtcMs2Tick>
 800ed86:	4605      	mov	r5, r0
    TimerStop( obj );
 800ed88:	4620      	mov	r0, r4
 800ed8a:	f7f8 ff8f 	bl	8007cac <TimerStop>
    minValue = RtcGetMinimumTimeout( );
 800ed8e:	f7ff ff71 	bl	800ec74 <RtcGetMinimumTimeout>
    if( ticks < minValue )
 800ed92:	4285      	cmp	r5, r0
 800ed94:	d300      	bcc.n	800ed98 <TimerSetValue+0x1c>
    uint32_t ticks = RtcMs2Tick( value );
 800ed96:	4628      	mov	r0, r5
    obj->Timestamp = ticks;
 800ed98:	6020      	str	r0, [r4, #0]
    obj->ReloadValue = ticks;
 800ed9a:	6060      	str	r0, [r4, #4]
}
 800ed9c:	bd38      	pop	{r3, r4, r5, pc}

0800ed9e <TimerGetCurrentTime>:
{
 800ed9e:	b508      	push	{r3, lr}
    uint32_t now = RtcGetTimerValue( );
 800eda0:	f7ff ff60 	bl	800ec64 <RtcGetTimerValue>
    return  RtcTick2Ms( now );
 800eda4:	f7ff ff74 	bl	800ec90 <RtcTick2Ms>
}
 800eda8:	bd08      	pop	{r3, pc}

0800edaa <TimerGetElapsedTime>:
{
 800edaa:	b538      	push	{r3, r4, r5, lr}
    if ( past == 0 )
 800edac:	4604      	mov	r4, r0
 800edae:	b908      	cbnz	r0, 800edb4 <TimerGetElapsedTime+0xa>
}
 800edb0:	4620      	mov	r0, r4
 800edb2:	bd38      	pop	{r3, r4, r5, pc}
    uint32_t nowInTicks = RtcGetTimerValue( );
 800edb4:	f7ff ff56 	bl	800ec64 <RtcGetTimerValue>
 800edb8:	4605      	mov	r5, r0
    uint32_t pastInTicks = RtcMs2Tick( past );
 800edba:	4620      	mov	r0, r4
 800edbc:	f7ff ff67 	bl	800ec8e <RtcMs2Tick>
    return RtcTick2Ms( nowInTicks - pastInTicks );
 800edc0:	1a28      	subs	r0, r5, r0
 800edc2:	f7ff ff65 	bl	800ec90 <RtcTick2Ms>
 800edc6:	4604      	mov	r4, r0
 800edc8:	e7f2      	b.n	800edb0 <TimerGetElapsedTime+0x6>

0800edca <DelayMs>:
{
    DelayMs( s * 1000.0f );
}

void DelayMs( uint32_t ms )
{
 800edca:	b508      	push	{r3, lr}
    DelayMsMcu( ms );
 800edcc:	f7ff ff54 	bl	800ec78 <DelayMsMcu>
}
 800edd0:	bd08      	pop	{r3, pc}

0800edd2 <SX1276ConvertPllStepToFreqInHz>:
    freqInHzInt = pllSteps >> SX1276_PLL_STEP_SHIFT_AMOUNT;
 800edd2:	0a01      	lsrs	r1, r0, #8
    return freqInHzInt * SX1276_PLL_STEP_SCALED + 
 800edd4:	f643 5209 	movw	r2, #15625	; 0x3d09
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 800edd8:	b2c3      	uxtb	r3, r0
 800edda:	fb02 f303 	mul.w	r3, r2, r3
 800edde:	3380      	adds	r3, #128	; 0x80
 800ede0:	0a1b      	lsrs	r3, r3, #8
}
 800ede2:	fb02 3001 	mla	r0, r2, r1, r3
 800ede6:	4770      	bx	lr

0800ede8 <SX1276GetGfskTimeOnAirNumerator>:
    return ( preambleLen << 3 ) +
 800ede8:	00c0      	lsls	r0, r0, #3
           ( ( fixLen == false ) ? 8 : 0 ) +
 800edea:	b941      	cbnz	r1, 800edfe <SX1276GetGfskTimeOnAirNumerator+0x16>
 800edec:	2108      	movs	r1, #8
    return ( preambleLen << 3 ) +
 800edee:	4408      	add	r0, r1
           ( ( fixLen == false ) ? 8 : 0 ) +
 800edf0:	3018      	adds	r0, #24
               ( ( crcOn == true ) ? 2 : 0 ) 
 800edf2:	b133      	cbz	r3, 800ee02 <SX1276GetGfskTimeOnAirNumerator+0x1a>
 800edf4:	2302      	movs	r3, #2
               ( 0 ) + // Address filter size
 800edf6:	441a      	add	r2, r3
}
 800edf8:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
 800edfc:	4770      	bx	lr
           ( ( fixLen == false ) ? 8 : 0 ) +
 800edfe:	2100      	movs	r1, #0
 800ee00:	e7f5      	b.n	800edee <SX1276GetGfskTimeOnAirNumerator+0x6>
               ( ( crcOn == true ) ? 2 : 0 ) 
 800ee02:	2300      	movs	r3, #0
 800ee04:	e7f7      	b.n	800edf6 <SX1276GetGfskTimeOnAirNumerator+0xe>

0800ee06 <SX1276GetLoRaTimeOnAirNumerator>:
{
 800ee06:	b570      	push	{r4, r5, r6, lr}
 800ee08:	f89d 4010 	ldrb.w	r4, [sp, #16]
 800ee0c:	f89d 5018 	ldrb.w	r5, [sp, #24]
    int32_t crDenom           = coderate + 4;
 800ee10:	3204      	adds	r2, #4
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800ee12:	f1a1 0c05 	sub.w	ip, r1, #5
 800ee16:	f1bc 0f01 	cmp.w	ip, #1
 800ee1a:	d932      	bls.n	800ee82 <SX1276GetLoRaTimeOnAirNumerator+0x7c>
    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800ee1c:	b918      	cbnz	r0, 800ee26 <SX1276GetLoRaTimeOnAirNumerator+0x20>
 800ee1e:	f1a1 060b 	sub.w	r6, r1, #11
 800ee22:	2e01      	cmp	r6, #1
 800ee24:	d935      	bls.n	800ee92 <SX1276GetLoRaTimeOnAirNumerator+0x8c>
 800ee26:	2801      	cmp	r0, #1
 800ee28:	d02f      	beq.n	800ee8a <SX1276GetLoRaTimeOnAirNumerator+0x84>
    bool    lowDatareOptimize = false;
 800ee2a:	2600      	movs	r6, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800ee2c:	f89d e014 	ldrb.w	lr, [sp, #20]
 800ee30:	ea4f 0ece 	mov.w	lr, lr, lsl #3
                            ( crcOn ? 16 : 0 ) -
 800ee34:	b38d      	cbz	r5, 800ee9a <SX1276GetLoRaTimeOnAirNumerator+0x94>
 800ee36:	f04f 0c10 	mov.w	ip, #16
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800ee3a:	44e6      	add	lr, ip
                            ( 4 * datarate ) +
 800ee3c:	0088      	lsls	r0, r1, #2
                            ( crcOn ? 16 : 0 ) -
 800ee3e:	ebae 0e81 	sub.w	lr, lr, r1, lsl #2
                            ( fixLen ? 0 : 20 );
 800ee42:	b36c      	cbz	r4, 800eea0 <SX1276GetLoRaTimeOnAirNumerator+0x9a>
 800ee44:	f04f 0c00 	mov.w	ip, #0
                            ( 4 * datarate ) +
 800ee48:	44f4      	add	ip, lr
    if( datarate <= 6 )
 800ee4a:	2906      	cmp	r1, #6
 800ee4c:	d904      	bls.n	800ee58 <SX1276GetLoRaTimeOnAirNumerator+0x52>
        ceilNumerator += 8;
 800ee4e:	f10c 0c08 	add.w	ip, ip, #8
        if( lowDatareOptimize == true )
 800ee52:	b10e      	cbz	r6, 800ee58 <SX1276GetLoRaTimeOnAirNumerator+0x52>
            ceilDenominator = 4 * ( datarate - 2 );
 800ee54:	1e88      	subs	r0, r1, #2
 800ee56:	0080      	lsls	r0, r0, #2
    if( ceilNumerator < 0 )
 800ee58:	f1bc 0f00 	cmp.w	ip, #0
 800ee5c:	db23      	blt.n	800eea6 <SX1276GetLoRaTimeOnAirNumerator+0xa0>
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 800ee5e:	4484      	add	ip, r0
 800ee60:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800ee64:	fb9c fcf0 	sdiv	ip, ip, r0
 800ee68:	fb02 330c 	mla	r3, r2, ip, r3
    int32_t intermediate =
 800ee6c:	f103 000c 	add.w	r0, r3, #12
    if( datarate <= 6 )
 800ee70:	2906      	cmp	r1, #6
 800ee72:	d801      	bhi.n	800ee78 <SX1276GetLoRaTimeOnAirNumerator+0x72>
        intermediate += 2;
 800ee74:	f103 000e 	add.w	r0, r3, #14
    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 800ee78:	0080      	lsls	r0, r0, #2
 800ee7a:	3001      	adds	r0, #1
 800ee7c:	3902      	subs	r1, #2
}
 800ee7e:	4088      	lsls	r0, r1
 800ee80:	bd70      	pop	{r4, r5, r6, pc}
        if( preambleLen < 12 )
 800ee82:	2b0b      	cmp	r3, #11
 800ee84:	d8ca      	bhi.n	800ee1c <SX1276GetLoRaTimeOnAirNumerator+0x16>
            preambleLen = 12;
 800ee86:	230c      	movs	r3, #12
 800ee88:	e7c8      	b.n	800ee1c <SX1276GetLoRaTimeOnAirNumerator+0x16>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800ee8a:	290c      	cmp	r1, #12
 800ee8c:	d003      	beq.n	800ee96 <SX1276GetLoRaTimeOnAirNumerator+0x90>
    bool    lowDatareOptimize = false;
 800ee8e:	2600      	movs	r6, #0
 800ee90:	e7cc      	b.n	800ee2c <SX1276GetLoRaTimeOnAirNumerator+0x26>
        lowDatareOptimize = true;
 800ee92:	2601      	movs	r6, #1
 800ee94:	e7ca      	b.n	800ee2c <SX1276GetLoRaTimeOnAirNumerator+0x26>
 800ee96:	2601      	movs	r6, #1
 800ee98:	e7c8      	b.n	800ee2c <SX1276GetLoRaTimeOnAirNumerator+0x26>
                            ( crcOn ? 16 : 0 ) -
 800ee9a:	f04f 0c00 	mov.w	ip, #0
 800ee9e:	e7cc      	b.n	800ee3a <SX1276GetLoRaTimeOnAirNumerator+0x34>
                            ( fixLen ? 0 : 20 );
 800eea0:	f04f 0c14 	mov.w	ip, #20
 800eea4:	e7d0      	b.n	800ee48 <SX1276GetLoRaTimeOnAirNumerator+0x42>
        ceilNumerator = 0;
 800eea6:	f04f 0c00 	mov.w	ip, #0
 800eeaa:	e7d8      	b.n	800ee5e <SX1276GetLoRaTimeOnAirNumerator+0x58>

0800eeac <SX1276ReadFifo>:
{
 800eeac:	b508      	push	{r3, lr}
 800eeae:	460a      	mov	r2, r1
    SX1276ReadBuffer( 0, buffer, size );
 800eeb0:	4601      	mov	r1, r0
 800eeb2:	2000      	movs	r0, #0
 800eeb4:	f7f8 fbf4 	bl	80076a0 <SX1276ReadBuffer>
}
 800eeb8:	bd08      	pop	{r3, pc}

0800eeba <SX1276WriteFifo>:
{
 800eeba:	b508      	push	{r3, lr}
 800eebc:	460a      	mov	r2, r1
    SX1276WriteBuffer( 0, buffer, size );
 800eebe:	4601      	mov	r1, r0
 800eec0:	2000      	movs	r0, #0
 800eec2:	f7f8 fd3d 	bl	8007940 <SX1276WriteBuffer>
}
 800eec6:	bd08      	pop	{r3, pc}

0800eec8 <SX1276GetTimeOnAir>:
{
 800eec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eeca:	b085      	sub	sp, #20
 800eecc:	460e      	mov	r6, r1
 800eece:	4615      	mov	r5, r2
 800eed0:	461a      	mov	r2, r3
 800eed2:	f8bd c028 	ldrh.w	ip, [sp, #40]	; 0x28
 800eed6:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
 800eeda:	f89d 7030 	ldrb.w	r7, [sp, #48]	; 0x30
 800eede:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
    switch( modem )
 800eee2:	b148      	cbz	r0, 800eef8 <SX1276GetTimeOnAir+0x30>
 800eee4:	2801      	cmp	r0, #1
 800eee6:	d010      	beq.n	800ef0a <SX1276GetTimeOnAir+0x42>
 800eee8:	2501      	movs	r5, #1
 800eeea:	2400      	movs	r4, #0
    return ( numerator + denominator - 1 ) / denominator;
 800eeec:	1960      	adds	r0, r4, r5
 800eeee:	3801      	subs	r0, #1
}
 800eef0:	fbb0 f0f5 	udiv	r0, r0, r5
 800eef4:	b005      	add	sp, #20
 800eef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
            numerator   = 1000U * SX1276GetGfskTimeOnAirNumerator( preambleLen, fixLen, payloadLen, crcOn );
 800eef8:	463a      	mov	r2, r7
 800eefa:	4660      	mov	r0, ip
 800eefc:	f7ff ff74 	bl	800ede8 <SX1276GetGfskTimeOnAirNumerator>
 800ef00:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 800ef04:	fb00 f404 	mul.w	r4, r0, r4
        break;
 800ef08:	e7f0      	b.n	800eeec <SX1276GetTimeOnAir+0x24>
            numerator   = 1000U * SX1276GetLoRaTimeOnAirNumerator( bandwidth, datarate, coderate, preambleLen, fixLen,
 800ef0a:	9302      	str	r3, [sp, #8]
 800ef0c:	9701      	str	r7, [sp, #4]
 800ef0e:	9100      	str	r1, [sp, #0]
 800ef10:	4663      	mov	r3, ip
 800ef12:	4629      	mov	r1, r5
 800ef14:	4630      	mov	r0, r6
 800ef16:	f7ff ff76 	bl	800ee06 <SX1276GetLoRaTimeOnAirNumerator>
 800ef1a:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 800ef1e:	fb00 f404 	mul.w	r4, r0, r4
            denominator = SX1276GetLoRaBandwidthInHz( bandwidth );
 800ef22:	4630      	mov	r0, r6
 800ef24:	f7f8 ff3e 	bl	8007da4 <SX1276GetLoRaBandwidthInHz>
 800ef28:	4605      	mov	r5, r0
        break;
 800ef2a:	e7df      	b.n	800eeec <SX1276GetTimeOnAir+0x24>

0800ef2c <SX1276Write>:
{
 800ef2c:	b500      	push	{lr}
 800ef2e:	b083      	sub	sp, #12
 800ef30:	f88d 1007 	strb.w	r1, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 800ef34:	2201      	movs	r2, #1
 800ef36:	f10d 0107 	add.w	r1, sp, #7
 800ef3a:	f7f8 fd01 	bl	8007940 <SX1276WriteBuffer>
}
 800ef3e:	b003      	add	sp, #12
 800ef40:	f85d fb04 	ldr.w	pc, [sp], #4

0800ef44 <SX1276Read>:
{
 800ef44:	b500      	push	{lr}
 800ef46:	b083      	sub	sp, #12
    SX1276ReadBuffer( addr, &data, 1 );
 800ef48:	2201      	movs	r2, #1
 800ef4a:	f10d 0107 	add.w	r1, sp, #7
 800ef4e:	f7f8 fba7 	bl	80076a0 <SX1276ReadBuffer>
}
 800ef52:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800ef56:	b003      	add	sp, #12
 800ef58:	f85d fb04 	ldr.w	pc, [sp], #4

0800ef5c <SX1276SetOpMode>:
{
 800ef5c:	b510      	push	{r4, lr}
    if( opMode == RF_OPMODE_SLEEP )
 800ef5e:	4604      	mov	r4, r0
 800ef60:	b970      	cbnz	r0, 800ef80 <SX1276SetOpMode+0x24>
        SX1276SetAntSwLowPower( true );
 800ef62:	2001      	movs	r0, #1
 800ef64:	f7ff fecd 	bl	800ed02 <SX1276SetAntSwLowPower>
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 800ef68:	2001      	movs	r0, #1
 800ef6a:	f7ff ffeb 	bl	800ef44 <SX1276Read>
 800ef6e:	b241      	sxtb	r1, r0
 800ef70:	f021 0107 	bic.w	r1, r1, #7
 800ef74:	4321      	orrs	r1, r4
 800ef76:	b2c9      	uxtb	r1, r1
 800ef78:	2001      	movs	r0, #1
 800ef7a:	f7ff ffd7 	bl	800ef2c <SX1276Write>
}
 800ef7e:	bd10      	pop	{r4, pc}
        SX1276SetBoardTcxo( true );
 800ef80:	2001      	movs	r0, #1
 800ef82:	f7ff febf 	bl	800ed04 <SX1276SetBoardTcxo>
        SX1276SetAntSwLowPower( false );
 800ef86:	2000      	movs	r0, #0
 800ef88:	f7ff febb 	bl	800ed02 <SX1276SetAntSwLowPower>
        SX1276SetAntSw( opMode );
 800ef8c:	4620      	mov	r0, r4
 800ef8e:	f7ff feba 	bl	800ed06 <SX1276SetAntSw>
 800ef92:	e7e9      	b.n	800ef68 <SX1276SetOpMode+0xc>

0800ef94 <SX1276IsChannelFree>:
{
 800ef94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef96:	4607      	mov	r7, r0
 800ef98:	460c      	mov	r4, r1
 800ef9a:	4616      	mov	r6, r2
 800ef9c:	461d      	mov	r5, r3
    SX1276SetSleep( );
 800ef9e:	f7f9 fa4f 	bl	8008440 <SX1276SetSleep>
    SX1276SetModem( MODEM_FSK );
 800efa2:	2000      	movs	r0, #0
 800efa4:	f7f9 fce2 	bl	800896c <SX1276SetModem>
    SX1276SetChannel( freq );
 800efa8:	4638      	mov	r0, r7
 800efaa:	f7f8 ff25 	bl	8007df8 <SX1276SetChannel>
    SX1276Write( REG_RXBW, GetFskBandwidthRegValue( rxBandwidth ) );
 800efae:	4620      	mov	r0, r4
 800efb0:	f7f8 fed0 	bl	8007d54 <GetFskBandwidthRegValue>
 800efb4:	4604      	mov	r4, r0
 800efb6:	4601      	mov	r1, r0
 800efb8:	2012      	movs	r0, #18
 800efba:	f7ff ffb7 	bl	800ef2c <SX1276Write>
    SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( rxBandwidth ) );
 800efbe:	4621      	mov	r1, r4
 800efc0:	2013      	movs	r0, #19
 800efc2:	f7ff ffb3 	bl	800ef2c <SX1276Write>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 800efc6:	2005      	movs	r0, #5
 800efc8:	f7ff ffc8 	bl	800ef5c <SX1276SetOpMode>
    DelayMs( 1 );
 800efcc:	2001      	movs	r0, #1
 800efce:	f7ff fefc 	bl	800edca <DelayMs>
    carrierSenseTime = TimerGetCurrentTime( );
 800efd2:	f7ff fee4 	bl	800ed9e <TimerGetCurrentTime>
 800efd6:	4604      	mov	r4, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 800efd8:	4620      	mov	r0, r4
 800efda:	f7ff fee6 	bl	800edaa <TimerGetElapsedTime>
 800efde:	42a8      	cmp	r0, r5
 800efe0:	d206      	bcs.n	800eff0 <SX1276IsChannelFree+0x5c>
        rssi = SX1276ReadRssi( MODEM_FSK );
 800efe2:	2000      	movs	r0, #0
 800efe4:	f7f9 fc9a 	bl	800891c <SX1276ReadRssi>
        if( rssi > rssiThresh )
 800efe8:	42b0      	cmp	r0, r6
 800efea:	ddf5      	ble.n	800efd8 <SX1276IsChannelFree+0x44>
            status = false;
 800efec:	2400      	movs	r4, #0
 800efee:	e000      	b.n	800eff2 <SX1276IsChannelFree+0x5e>
    bool status = true;
 800eff0:	2401      	movs	r4, #1
    SX1276SetSleep( );
 800eff2:	f7f9 fa25 	bl	8008440 <SX1276SetSleep>
}
 800eff6:	4620      	mov	r0, r4
 800eff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800effa <SX1276Random>:
{
 800effa:	b538      	push	{r3, r4, r5, lr}
    SX1276SetModem( MODEM_LORA );
 800effc:	2001      	movs	r0, #1
 800effe:	f7f9 fcb5 	bl	800896c <SX1276SetModem>
    SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 800f002:	21ff      	movs	r1, #255	; 0xff
 800f004:	2011      	movs	r0, #17
 800f006:	f7ff ff91 	bl	800ef2c <SX1276Write>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 800f00a:	2005      	movs	r0, #5
 800f00c:	f7ff ffa6 	bl	800ef5c <SX1276SetOpMode>
    uint32_t rnd = 0;
 800f010:	2500      	movs	r5, #0
    for( i = 0; i < 32; i++ )
 800f012:	462c      	mov	r4, r5
 800f014:	e00b      	b.n	800f02e <SX1276Random+0x34>
        DelayMs( 1 );
 800f016:	2001      	movs	r0, #1
 800f018:	f7ff fed7 	bl	800edca <DelayMs>
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 800f01c:	202c      	movs	r0, #44	; 0x2c
 800f01e:	f7ff ff91 	bl	800ef44 <SX1276Read>
 800f022:	f000 0001 	and.w	r0, r0, #1
 800f026:	40a0      	lsls	r0, r4
 800f028:	4305      	orrs	r5, r0
    for( i = 0; i < 32; i++ )
 800f02a:	3401      	adds	r4, #1
 800f02c:	b2e4      	uxtb	r4, r4
 800f02e:	2c1f      	cmp	r4, #31
 800f030:	d9f1      	bls.n	800f016 <SX1276Random+0x1c>
    SX1276SetSleep( );
 800f032:	f7f9 fa05 	bl	8008440 <SX1276SetSleep>
}
 800f036:	4628      	mov	r0, r5
 800f038:	bd38      	pop	{r3, r4, r5, pc}

0800f03a <SX1276GetWakeupTime>:
{
 800f03a:	b508      	push	{r3, lr}
    return SX1276GetBoardTcxoWakeupTime( ) + RADIO_WAKEUP_TIME;
 800f03c:	f7ff fe5f 	bl	800ecfe <SX1276GetBoardTcxoWakeupTime>
}
 800f040:	3001      	adds	r0, #1
 800f042:	bd08      	pop	{r3, pc}

0800f044 <uart_stm32_config_get>:
	struct uart_stm32_data *data = dev->data;
 800f044:	6903      	ldr	r3, [r0, #16]
	cfg->baudrate = data->baud_rate;
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	600b      	str	r3, [r1, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800f04a:	6843      	ldr	r3, [r0, #4]
 800f04c:	681b      	ldr	r3, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
	switch (parity) {
 800f054:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f058:	d02f      	beq.n	800f0ba <uart_stm32_config_get+0x76>
 800f05a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800f05e:	d12e      	bne.n	800f0be <uart_stm32_config_get+0x7a>
 800f060:	2301      	movs	r3, #1
	cfg->parity = uart_stm32_ll2cfg_parity(uart_stm32_get_parity(dev));
 800f062:	710b      	strb	r3, [r1, #4]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800f064:	6843      	ldr	r3, [r0, #4]
 800f066:	681b      	ldr	r3, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 800f068:	685b      	ldr	r3, [r3, #4]
 800f06a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
	switch (sb) {
 800f06e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f072:	d028      	beq.n	800f0c6 <uart_stm32_config_get+0x82>
 800f074:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800f078:	d027      	beq.n	800f0ca <uart_stm32_config_get+0x86>
 800f07a:	b313      	cbz	r3, 800f0c2 <uart_stm32_config_get+0x7e>
		return UART_CFG_STOP_BITS_2;
 800f07c:	2303      	movs	r3, #3
	cfg->stop_bits = uart_stm32_ll2cfg_stopbits(
 800f07e:	714b      	strb	r3, [r1, #5]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800f080:	6843      	ldr	r3, [r0, #4]
 800f082:	681a      	ldr	r2, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 800f084:	6813      	ldr	r3, [r2, #0]
 800f086:	f003 2310 	and.w	r3, r3, #268439552	; 0x10001000
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 800f08a:	6812      	ldr	r2, [r2, #0]
 800f08c:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
	switch (db) {
 800f090:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f094:	d01d      	beq.n	800f0d2 <uart_stm32_config_get+0x8e>
 800f096:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f09a:	d11d      	bne.n	800f0d8 <uart_stm32_config_get+0x94>
		if (p == LL_USART_PARITY_NONE) {
 800f09c:	b1ba      	cbz	r2, 800f0ce <uart_stm32_config_get+0x8a>
			return UART_CFG_DATA_BITS_6;
 800f09e:	2301      	movs	r3, #1
	cfg->data_bits = uart_stm32_ll2cfg_databits(
 800f0a0:	718b      	strb	r3, [r1, #6]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800f0a2:	6843      	ldr	r3, [r0, #4]
 800f0a4:	681b      	ldr	r3, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 800f0a6:	689b      	ldr	r3, [r3, #8]
 800f0a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
	if (fc == LL_USART_HWCONTROL_RTS_CTS) {
 800f0ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f0b0:	d019      	beq.n	800f0e6 <uart_stm32_config_get+0xa2>
	return UART_CFG_FLOW_CTRL_NONE;
 800f0b2:	2300      	movs	r3, #0
	cfg->flow_ctrl = uart_stm32_ll2cfg_hwctrl(
 800f0b4:	71cb      	strb	r3, [r1, #7]
}
 800f0b6:	2000      	movs	r0, #0
 800f0b8:	4770      	bx	lr
		return UART_CFG_PARITY_EVEN;
 800f0ba:	2302      	movs	r3, #2
 800f0bc:	e7d1      	b.n	800f062 <uart_stm32_config_get+0x1e>
		return UART_CFG_PARITY_NONE;
 800f0be:	2300      	movs	r3, #0
 800f0c0:	e7cf      	b.n	800f062 <uart_stm32_config_get+0x1e>
		return UART_CFG_STOP_BITS_1;
 800f0c2:	2301      	movs	r3, #1
 800f0c4:	e7db      	b.n	800f07e <uart_stm32_config_get+0x3a>
	switch (sb) {
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	e7d9      	b.n	800f07e <uart_stm32_config_get+0x3a>
		return UART_CFG_STOP_BITS_1_5;
 800f0ca:	2302      	movs	r3, #2
 800f0cc:	e7d7      	b.n	800f07e <uart_stm32_config_get+0x3a>
			return UART_CFG_DATA_BITS_7;
 800f0ce:	2302      	movs	r3, #2
 800f0d0:	e7e6      	b.n	800f0a0 <uart_stm32_config_get+0x5c>
		if (p == LL_USART_PARITY_NONE) {
 800f0d2:	b922      	cbnz	r2, 800f0de <uart_stm32_config_get+0x9a>
			return UART_CFG_DATA_BITS_9;
 800f0d4:	2304      	movs	r3, #4
 800f0d6:	e7e3      	b.n	800f0a0 <uart_stm32_config_get+0x5c>
		if (p == LL_USART_PARITY_NONE) {
 800f0d8:	b91a      	cbnz	r2, 800f0e2 <uart_stm32_config_get+0x9e>
			return UART_CFG_DATA_BITS_8;
 800f0da:	2303      	movs	r3, #3
 800f0dc:	e7e0      	b.n	800f0a0 <uart_stm32_config_get+0x5c>
			return UART_CFG_DATA_BITS_8;
 800f0de:	2303      	movs	r3, #3
 800f0e0:	e7de      	b.n	800f0a0 <uart_stm32_config_get+0x5c>
			return UART_CFG_DATA_BITS_7;
 800f0e2:	2302      	movs	r3, #2
 800f0e4:	e7dc      	b.n	800f0a0 <uart_stm32_config_get+0x5c>
		return UART_CFG_FLOW_CTRL_RTS_CTS;
 800f0e6:	2301      	movs	r3, #1
 800f0e8:	e7e4      	b.n	800f0b4 <uart_stm32_config_get+0x70>

0800f0ea <uart_stm32_poll_in>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800f0ea:	6843      	ldr	r3, [r0, #4]
 800f0ec:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 800f0ee:	69da      	ldr	r2, [r3, #28]
 800f0f0:	f012 0f08 	tst.w	r2, #8
 800f0f4:	d001      	beq.n	800f0fa <uart_stm32_poll_in+0x10>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 800f0f6:	2208      	movs	r2, #8
 800f0f8:	621a      	str	r2, [r3, #32]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 800f0fa:	69da      	ldr	r2, [r3, #28]
 800f0fc:	f012 0f20 	tst.w	r2, #32
 800f100:	d003      	beq.n	800f10a <uart_stm32_poll_in+0x20>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 800f102:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
	*c = (unsigned char)LL_USART_ReceiveData8(UartInstance);
 800f104:	700b      	strb	r3, [r1, #0]
	return 0;
 800f106:	2000      	movs	r0, #0
 800f108:	4770      	bx	lr
		return -1;
 800f10a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800f10e:	4770      	bx	lr

0800f110 <uart_stm32_poll_out>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800f110:	6843      	ldr	r3, [r0, #4]
 800f112:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 800f114:	69da      	ldr	r2, [r3, #28]
 800f116:	f012 0f80 	tst.w	r2, #128	; 0x80
 800f11a:	d0fb      	beq.n	800f114 <uart_stm32_poll_out+0x4>
	__asm__ volatile(
 800f11c:	f04f 0010 	mov.w	r0, #16
 800f120:	f3ef 8211 	mrs	r2, BASEPRI
 800f124:	f380 8812 	msr	BASEPRI_MAX, r0
 800f128:	f3bf 8f6f 	isb	sy
 800f12c:	69d8      	ldr	r0, [r3, #28]
 800f12e:	f010 0f80 	tst.w	r0, #128	; 0x80
 800f132:	d104      	bne.n	800f13e <uart_stm32_poll_out+0x2e>
	__asm__ volatile(
 800f134:	f382 8811 	msr	BASEPRI, r2
 800f138:	f3bf 8f6f 	isb	sy
}
 800f13c:	e7ea      	b.n	800f114 <uart_stm32_poll_out+0x4>
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->TDR = Value;
 800f13e:	b289      	uxth	r1, r1
 800f140:	8519      	strh	r1, [r3, #40]	; 0x28
	__asm__ volatile(
 800f142:	f382 8811 	msr	BASEPRI, r2
 800f146:	f3bf 8f6f 	isb	sy
}
 800f14a:	4770      	bx	lr

0800f14c <uart_stm32_err_check>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800f14c:	6843      	ldr	r3, [r0, #4]
 800f14e:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 800f150:	69d8      	ldr	r0, [r3, #28]
 800f152:	f010 0008 	ands.w	r0, r0, #8
 800f156:	d000      	beq.n	800f15a <uart_stm32_err_check+0xe>
		err |= UART_ERROR_OVERRUN;
 800f158:	2001      	movs	r0, #1
  return ((READ_BIT(USARTx->ISR, USART_ISR_PE) == (USART_ISR_PE)) ? 1UL : 0UL);
 800f15a:	69da      	ldr	r2, [r3, #28]
 800f15c:	f012 0f01 	tst.w	r2, #1
 800f160:	d001      	beq.n	800f166 <uart_stm32_err_check+0x1a>
		err |= UART_ERROR_PARITY;
 800f162:	f040 0002 	orr.w	r0, r0, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 800f166:	69da      	ldr	r2, [r3, #28]
 800f168:	f012 0f02 	tst.w	r2, #2
 800f16c:	d001      	beq.n	800f172 <uart_stm32_err_check+0x26>
		err |= UART_ERROR_FRAMING;
 800f16e:	f040 0004 	orr.w	r0, r0, #4
  return ((READ_BIT(USARTx->ISR, USART_ISR_LBDF) == (USART_ISR_LBDF)) ? 1UL : 0UL);
 800f172:	69da      	ldr	r2, [r3, #28]
 800f174:	f412 7f80 	tst.w	r2, #256	; 0x100
 800f178:	d001      	beq.n	800f17e <uart_stm32_err_check+0x32>
		err |= UART_BREAK;
 800f17a:	f040 0008 	orr.w	r0, r0, #8
	if (err & UART_BREAK) {
 800f17e:	f010 0f08 	tst.w	r0, #8
 800f182:	d002      	beq.n	800f18a <uart_stm32_err_check+0x3e>
  WRITE_REG(USARTx->ICR, USART_ICR_LBDCF);
 800f184:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f188:	621a      	str	r2, [r3, #32]
	if (err & UART_ERROR_OVERRUN) {
 800f18a:	f010 0f01 	tst.w	r0, #1
 800f18e:	d001      	beq.n	800f194 <uart_stm32_err_check+0x48>
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 800f190:	2208      	movs	r2, #8
 800f192:	621a      	str	r2, [r3, #32]
	if (err & UART_ERROR_PARITY) {
 800f194:	f010 0f02 	tst.w	r0, #2
 800f198:	d001      	beq.n	800f19e <uart_stm32_err_check+0x52>
  WRITE_REG(USARTx->ICR, USART_ICR_PECF);
 800f19a:	2201      	movs	r2, #1
 800f19c:	621a      	str	r2, [r3, #32]
	if (err & UART_ERROR_FRAMING) {
 800f19e:	f010 0f04 	tst.w	r0, #4
 800f1a2:	d001      	beq.n	800f1a8 <uart_stm32_err_check+0x5c>
  WRITE_REG(USARTx->ICR, USART_ICR_FECF);
 800f1a4:	2202      	movs	r2, #2
 800f1a6:	621a      	str	r2, [r3, #32]
  WRITE_REG(USARTx->ICR, USART_ICR_NECF);
 800f1a8:	2204      	movs	r2, #4
 800f1aa:	621a      	str	r2, [r3, #32]
}
 800f1ac:	4770      	bx	lr

0800f1ae <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
 800f1ae:	b410      	push	{r4}
	*state = &config->states[0];
 800f1b0:	6803      	ldr	r3, [r0, #0]
 800f1b2:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
 800f1b4:	e001      	b.n	800f1ba <pinctrl_lookup_state+0xc>
		if (id == (*state)->id) {
			return 0;
		}

		(*state)++;
 800f1b6:	3408      	adds	r4, #8
 800f1b8:	6014      	str	r4, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
 800f1ba:	6814      	ldr	r4, [r2, #0]
 800f1bc:	7903      	ldrb	r3, [r0, #4]
 800f1be:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800f1c2:	3b01      	subs	r3, #1
 800f1c4:	f8d0 c000 	ldr.w	ip, [r0]
 800f1c8:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
 800f1cc:	429c      	cmp	r4, r3
 800f1ce:	d804      	bhi.n	800f1da <pinctrl_lookup_state+0x2c>
		if (id == (*state)->id) {
 800f1d0:	7963      	ldrb	r3, [r4, #5]
 800f1d2:	428b      	cmp	r3, r1
 800f1d4:	d1ef      	bne.n	800f1b6 <pinctrl_lookup_state+0x8>
			return 0;
 800f1d6:	2000      	movs	r0, #0
 800f1d8:	e001      	b.n	800f1de <pinctrl_lookup_state+0x30>
	}

	return -ENOENT;
 800f1da:	f06f 0001 	mvn.w	r0, #1
}
 800f1de:	bc10      	pop	{r4}
 800f1e0:	4770      	bx	lr

0800f1e2 <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
 800f1e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f1e4:	4606      	mov	r6, r0
 800f1e6:	460f      	mov	r7, r1
	if (ret < 0) {
		return ret;
	}
#endif /* DT_HAS_COMPAT_STATUS_OKAY(st_stm32f1_pinctrl) */

	for (uint8_t i = 0U; i < pin_cnt; i++) {
 800f1e8:	2400      	movs	r4, #0
	uint32_t func = 0;
 800f1ea:	4625      	mov	r5, r4
	for (uint8_t i = 0U; i < pin_cnt; i++) {
 800f1ec:	e012      	b.n	800f214 <pinctrl_configure_pins+0x32>
			__ASSERT_NO_MSG(STM32_DT_PINMUX_FUNC(mux));
		}
#else
		if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) {
			func = pins[i].pincfg | STM32_MODER_ALT_MODE;
		} else if (STM32_DT_PINMUX_FUNC(mux) == STM32_ANALOG) {
 800f1ee:	f002 031f 	and.w	r3, r2, #31
 800f1f2:	2b10      	cmp	r3, #16
 800f1f4:	d01b      	beq.n	800f22e <pinctrl_configure_pins+0x4c>
			/* Not supported */
			__ASSERT_NO_MSG(STM32_DT_PINMUX_FUNC(mux));
		}
#endif /* DT_HAS_COMPAT_STATUS_OKAY(st_stm32f1_pinctrl) */

		pin = STM32PIN(STM32_DT_PINMUX_PORT(mux),
 800f1f6:	0a53      	lsrs	r3, r2, #9
 800f1f8:	011b      	lsls	r3, r3, #4
 800f1fa:	b2db      	uxtb	r3, r3
 800f1fc:	f3c2 1043 	ubfx	r0, r2, #5, #4
			       STM32_DT_PINMUX_LINE(mux));

		ret = stm32_pin_configure(pin, func, STM32_DT_PINMUX_FUNC(mux));
 800f200:	f002 021f 	and.w	r2, r2, #31
 800f204:	4629      	mov	r1, r5
 800f206:	4318      	orrs	r0, r3
 800f208:	f7fa fad4 	bl	80097b4 <stm32_pin_configure>
		if (ret < 0) {
 800f20c:	2800      	cmp	r0, #0
 800f20e:	db11      	blt.n	800f234 <pinctrl_configure_pins+0x52>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
 800f210:	3401      	adds	r4, #1
 800f212:	b2e4      	uxtb	r4, r4
 800f214:	42bc      	cmp	r4, r7
 800f216:	d20c      	bcs.n	800f232 <pinctrl_configure_pins+0x50>
		mux = pins[i].pinmux;
 800f218:	eb06 03c4 	add.w	r3, r6, r4, lsl #3
 800f21c:	f856 2034 	ldr.w	r2, [r6, r4, lsl #3]
		if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) {
 800f220:	f012 0f10 	tst.w	r2, #16
 800f224:	d1e3      	bne.n	800f1ee <pinctrl_configure_pins+0xc>
			func = pins[i].pincfg | STM32_MODER_ALT_MODE;
 800f226:	685d      	ldr	r5, [r3, #4]
 800f228:	f045 0520 	orr.w	r5, r5, #32
 800f22c:	e7e3      	b.n	800f1f6 <pinctrl_configure_pins+0x14>
			func = STM32_MODER_ANALOG_MODE;
 800f22e:	2530      	movs	r5, #48	; 0x30
 800f230:	e7e1      	b.n	800f1f6 <pinctrl_configure_pins+0x14>
			return ret;
		}
	}

	return 0;
 800f232:	2000      	movs	r0, #0
}
 800f234:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f236 <LL_TIM_StructInit>:
  TIM_InitStruct->Prescaler         = (uint16_t)0x0000;
 800f236:	2300      	movs	r3, #0
 800f238:	8003      	strh	r3, [r0, #0]
  TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 800f23a:	6043      	str	r3, [r0, #4]
  TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;
 800f23c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f240:	6082      	str	r2, [r0, #8]
  TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;
 800f242:	60c3      	str	r3, [r0, #12]
  TIM_InitStruct->RepetitionCounter = 0x00000000U;
 800f244:	6103      	str	r3, [r0, #16]
}
 800f246:	4770      	bx	lr

0800f248 <LL_TIM_OC_StructInit>:
  TIM_OC_InitStruct->OCMode       = LL_TIM_OCMODE_FROZEN;
 800f248:	2300      	movs	r3, #0
 800f24a:	6003      	str	r3, [r0, #0]
  TIM_OC_InitStruct->OCState      = LL_TIM_OCSTATE_DISABLE;
 800f24c:	6043      	str	r3, [r0, #4]
  TIM_OC_InitStruct->OCNState     = LL_TIM_OCSTATE_DISABLE;
 800f24e:	6083      	str	r3, [r0, #8]
  TIM_OC_InitStruct->CompareValue = 0x00000000U;
 800f250:	60c3      	str	r3, [r0, #12]
  TIM_OC_InitStruct->OCPolarity   = LL_TIM_OCPOLARITY_HIGH;
 800f252:	6103      	str	r3, [r0, #16]
  TIM_OC_InitStruct->OCNPolarity  = LL_TIM_OCPOLARITY_HIGH;
 800f254:	6143      	str	r3, [r0, #20]
  TIM_OC_InitStruct->OCIdleState  = LL_TIM_OCIDLESTATE_LOW;
 800f256:	6183      	str	r3, [r0, #24]
  TIM_OC_InitStruct->OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 800f258:	61c3      	str	r3, [r0, #28]
}
 800f25a:	4770      	bx	lr

0800f25c <LL_TIM_OC_Init>:
{
 800f25c:	b508      	push	{r3, lr}
 800f25e:	460b      	mov	r3, r1
 800f260:	4611      	mov	r1, r2
  switch (Channel)
 800f262:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f266:	d01d      	beq.n	800f2a4 <LL_TIM_OC_Init+0x48>
 800f268:	d80e      	bhi.n	800f288 <LL_TIM_OC_Init+0x2c>
 800f26a:	2b10      	cmp	r3, #16
 800f26c:	d017      	beq.n	800f29e <LL_TIM_OC_Init+0x42>
 800f26e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f272:	d102      	bne.n	800f27a <LL_TIM_OC_Init+0x1e>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800f274:	f7fa fb40 	bl	80098f8 <OC3Config>
      break;
 800f278:	e005      	b.n	800f286 <LL_TIM_OC_Init+0x2a>
  switch (Channel)
 800f27a:	2b01      	cmp	r3, #1
 800f27c:	d102      	bne.n	800f284 <LL_TIM_OC_Init+0x28>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800f27e:	f7fa fab9 	bl	80097f4 <OC1Config>
      break;
 800f282:	e000      	b.n	800f286 <LL_TIM_OC_Init+0x2a>
  switch (Channel)
 800f284:	2001      	movs	r0, #1
}
 800f286:	bd08      	pop	{r3, pc}
  switch (Channel)
 800f288:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f28c:	d00d      	beq.n	800f2aa <LL_TIM_OC_Init+0x4e>
 800f28e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f292:	d102      	bne.n	800f29a <LL_TIM_OC_Init+0x3e>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 800f294:	f7fa fbda 	bl	8009a4c <OC6Config>
      break;
 800f298:	e7f5      	b.n	800f286 <LL_TIM_OC_Init+0x2a>
  switch (Channel)
 800f29a:	2001      	movs	r0, #1
 800f29c:	e7f3      	b.n	800f286 <LL_TIM_OC_Init+0x2a>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800f29e:	f7fa fae9 	bl	8009874 <OC2Config>
      break;
 800f2a2:	e7f0      	b.n	800f286 <LL_TIM_OC_Init+0x2a>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800f2a4:	f7fa fb6a 	bl	800997c <OC4Config>
      break;
 800f2a8:	e7ed      	b.n	800f286 <LL_TIM_OC_Init+0x2a>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 800f2aa:	f7fa fb9b 	bl	80099e4 <OC5Config>
      break;
 800f2ae:	e7ea      	b.n	800f286 <LL_TIM_OC_Init+0x2a>

0800f2b0 <UTILS_GetPLLOutputFrequency>:
  pllfreq = PLL_InputFrequency / (((UTILS_PLLInitStruct->PLLM >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800f2b0:	680a      	ldr	r2, [r1, #0]
 800f2b2:	0912      	lsrs	r2, r2, #4
 800f2b4:	3201      	adds	r2, #1
 800f2b6:	fbb0 f0f2 	udiv	r0, r0, r2
  pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos));
 800f2ba:	684b      	ldr	r3, [r1, #4]
 800f2bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f2c0:	fb03 f000 	mul.w	r0, r3, r0
  pllfreq = pllfreq / (((UTILS_PLLInitStruct->PLLR >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U);
 800f2c4:	688b      	ldr	r3, [r1, #8]
 800f2c6:	0e5b      	lsrs	r3, r3, #25
 800f2c8:	3301      	adds	r3, #1
 800f2ca:	005b      	lsls	r3, r3, #1
}
 800f2cc:	fbb0 f0f3 	udiv	r0, r0, r3
 800f2d0:	4770      	bx	lr

0800f2d2 <LL_TIM_OC_SetCompareCH1>:
  WRITE_REG(TIMx->CCR1, CompareValue);
 800f2d2:	6341      	str	r1, [r0, #52]	; 0x34
}
 800f2d4:	4770      	bx	lr

0800f2d6 <LL_TIM_OC_SetCompareCH2>:
  WRITE_REG(TIMx->CCR2, CompareValue);
 800f2d6:	6381      	str	r1, [r0, #56]	; 0x38
}
 800f2d8:	4770      	bx	lr

0800f2da <LL_TIM_OC_SetCompareCH3>:
  WRITE_REG(TIMx->CCR3, CompareValue);
 800f2da:	63c1      	str	r1, [r0, #60]	; 0x3c
}
 800f2dc:	4770      	bx	lr

0800f2de <LL_TIM_OC_SetCompareCH4>:
  WRITE_REG(TIMx->CCR4, CompareValue);
 800f2de:	6401      	str	r1, [r0, #64]	; 0x40
}
 800f2e0:	4770      	bx	lr

0800f2e2 <LL_TIM_OC_SetCompareCH5>:
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800f2e2:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800f2e4:	6581      	str	r1, [r0, #88]	; 0x58
}
 800f2e6:	4770      	bx	lr

0800f2e8 <LL_TIM_OC_SetCompareCH6>:
  WRITE_REG(TIMx->CCR6, CompareValue);
 800f2e8:	65c1      	str	r1, [r0, #92]	; 0x5c
}
 800f2ea:	4770      	bx	lr

0800f2ec <LL_TIM_ClearFlag_CC1>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800f2ec:	f06f 0302 	mvn.w	r3, #2
 800f2f0:	6103      	str	r3, [r0, #16]
}
 800f2f2:	4770      	bx	lr

0800f2f4 <LL_TIM_IsActiveFlag_CC1>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 800f2f4:	6900      	ldr	r0, [r0, #16]
 800f2f6:	f010 0002 	ands.w	r0, r0, #2
 800f2fa:	d000      	beq.n	800f2fe <LL_TIM_IsActiveFlag_CC1+0xa>
 800f2fc:	2001      	movs	r0, #1
}
 800f2fe:	4770      	bx	lr

0800f300 <LL_TIM_ClearFlag_CC2>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 800f300:	f06f 0304 	mvn.w	r3, #4
 800f304:	6103      	str	r3, [r0, #16]
}
 800f306:	4770      	bx	lr

0800f308 <LL_TIM_IsActiveFlag_CC2>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
 800f308:	6900      	ldr	r0, [r0, #16]
 800f30a:	f010 0004 	ands.w	r0, r0, #4
 800f30e:	d000      	beq.n	800f312 <LL_TIM_IsActiveFlag_CC2+0xa>
 800f310:	2001      	movs	r0, #1
}
 800f312:	4770      	bx	lr

0800f314 <LL_TIM_ClearFlag_CC3>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
 800f314:	f06f 0308 	mvn.w	r3, #8
 800f318:	6103      	str	r3, [r0, #16]
}
 800f31a:	4770      	bx	lr

0800f31c <LL_TIM_IsActiveFlag_CC3>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
 800f31c:	6900      	ldr	r0, [r0, #16]
 800f31e:	f010 0008 	ands.w	r0, r0, #8
 800f322:	d000      	beq.n	800f326 <LL_TIM_IsActiveFlag_CC3+0xa>
 800f324:	2001      	movs	r0, #1
}
 800f326:	4770      	bx	lr

0800f328 <LL_TIM_ClearFlag_CC4>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 800f328:	f06f 0310 	mvn.w	r3, #16
 800f32c:	6103      	str	r3, [r0, #16]
}
 800f32e:	4770      	bx	lr

0800f330 <LL_TIM_IsActiveFlag_CC4>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 800f330:	6900      	ldr	r0, [r0, #16]
 800f332:	f010 0010 	ands.w	r0, r0, #16
 800f336:	d000      	beq.n	800f33a <LL_TIM_IsActiveFlag_CC4+0xa>
 800f338:	2001      	movs	r0, #1
}
 800f33a:	4770      	bx	lr

0800f33c <LL_TIM_ClearFlag_CC5>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC5IF));
 800f33c:	f46f 3380 	mvn.w	r3, #65536	; 0x10000
 800f340:	6103      	str	r3, [r0, #16]
}
 800f342:	4770      	bx	lr

0800f344 <LL_TIM_IsActiveFlag_CC5>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC5IF) == (TIM_SR_CC5IF)) ? 1UL : 0UL);
 800f344:	6900      	ldr	r0, [r0, #16]
 800f346:	f410 3080 	ands.w	r0, r0, #65536	; 0x10000
 800f34a:	d000      	beq.n	800f34e <LL_TIM_IsActiveFlag_CC5+0xa>
 800f34c:	2001      	movs	r0, #1
}
 800f34e:	4770      	bx	lr

0800f350 <LL_TIM_ClearFlag_CC6>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC6IF));
 800f350:	f46f 3300 	mvn.w	r3, #131072	; 0x20000
 800f354:	6103      	str	r3, [r0, #16]
}
 800f356:	4770      	bx	lr

0800f358 <LL_TIM_GenerateEvent_CC1>:
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_CC1(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_CC1G);
 800f358:	6943      	ldr	r3, [r0, #20]
 800f35a:	f043 0302 	orr.w	r3, r3, #2
 800f35e:	6143      	str	r3, [r0, #20]
}
 800f360:	4770      	bx	lr

0800f362 <get_polarity>:
    if ((flags & PWM_POLARITY_MASK) == PWM_POLARITY_NORMAL) {
 800f362:	f010 0f01 	tst.w	r0, #1
 800f366:	d001      	beq.n	800f36c <get_polarity+0xa>
    return LL_TIM_OCPOLARITY_LOW;
 800f368:	2002      	movs	r0, #2
 800f36a:	4770      	bx	lr
        return LL_TIM_OCPOLARITY_HIGH;
 800f36c:	2000      	movs	r0, #0
}
 800f36e:	4770      	bx	lr

0800f370 <z_log_msg2_runtime_create>:
{
 800f370:	b510      	push	{r4, lr}
 800f372:	b086      	sub	sp, #24
	va_start(ap, fmt);
 800f374:	ac0a      	add	r4, sp, #40	; 0x28
 800f376:	9405      	str	r4, [sp, #20]
 800f378:	9402      	str	r4, [sp, #8]
 800f37a:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800f37c:	9401      	str	r4, [sp, #4]
 800f37e:	9c08      	ldr	r4, [sp, #32]
 800f380:	9400      	str	r4, [sp, #0]
 800f382:	f7fe fe65 	bl	800e050 <z_impl_z_log_msg2_runtime_vcreate>
}
 800f386:	b006      	add	sp, #24
 800f388:	bd10      	pop	{r4, pc}

0800f38a <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
 800f38a:	b148      	cbz	r0, 800f3a0 <z_device_is_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
 800f38c:	68c3      	ldr	r3, [r0, #12]
 800f38e:	8818      	ldrh	r0, [r3, #0]
 800f390:	f3c0 0008 	ubfx	r0, r0, #0, #9
 800f394:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800f398:	bf14      	ite	ne
 800f39a:	2000      	movne	r0, #0
 800f39c:	2001      	moveq	r0, #1
 800f39e:	4770      	bx	lr
		return false;
 800f3a0:	2000      	movs	r0, #0
}
 800f3a2:	4770      	bx	lr

0800f3a4 <z_log_msg2_runtime_create>:
{
 800f3a4:	b510      	push	{r4, lr}
 800f3a6:	b086      	sub	sp, #24
	va_start(ap, fmt);
 800f3a8:	ac0a      	add	r4, sp, #40	; 0x28
 800f3aa:	9405      	str	r4, [sp, #20]
 800f3ac:	9402      	str	r4, [sp, #8]
 800f3ae:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800f3b0:	9401      	str	r4, [sp, #4]
 800f3b2:	9c08      	ldr	r4, [sp, #32]
 800f3b4:	9400      	str	r4, [sp, #0]
 800f3b6:	f7fe fe4b 	bl	800e050 <z_impl_z_log_msg2_runtime_vcreate>
}
 800f3ba:	b006      	add	sp, #24
 800f3bc:	bd10      	pop	{r4, pc}

0800f3be <arch_system_halt>:
	__asm__ volatile(
 800f3be:	f04f 0210 	mov.w	r2, #16
 800f3c2:	f3ef 8311 	mrs	r3, BASEPRI
 800f3c6:	f382 8812 	msr	BASEPRI_MAX, r2
 800f3ca:	f3bf 8f6f 	isb	sy
	for (;;) {
 800f3ce:	e7fe      	b.n	800f3ce <arch_system_halt+0x10>

0800f3d0 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
 800f3d0:	6902      	ldr	r2, [r0, #16]
 800f3d2:	6943      	ldr	r3, [r0, #20]
 800f3d4:	431a      	orrs	r2, r3
 800f3d6:	f012 0203 	ands.w	r2, r2, #3
 800f3da:	d10d      	bne.n	800f3f8 <create_free_list+0x28>
	slab->free_list = NULL;
 800f3dc:	2100      	movs	r1, #0
 800f3de:	6181      	str	r1, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
 800f3e0:	e005      	b.n	800f3ee <create_free_list+0x1e>
		*(char **)p = slab->free_list;
 800f3e2:	6981      	ldr	r1, [r0, #24]
 800f3e4:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
 800f3e6:	6183      	str	r3, [r0, #24]
		p += slab->block_size;
 800f3e8:	6901      	ldr	r1, [r0, #16]
 800f3ea:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
 800f3ec:	3201      	adds	r2, #1
 800f3ee:	68c1      	ldr	r1, [r0, #12]
 800f3f0:	4291      	cmp	r1, r2
 800f3f2:	d8f6      	bhi.n	800f3e2 <create_free_list+0x12>
	return 0;
 800f3f4:	2000      	movs	r0, #0
 800f3f6:	4770      	bx	lr
		return -EINVAL;
 800f3f8:	f06f 0015 	mvn.w	r0, #21
}
 800f3fc:	4770      	bx	lr

0800f3fe <setup_thread_stack>:
{
 800f3fe:	b410      	push	{r4}
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 800f400:	3207      	adds	r2, #7
 800f402:	f022 0207 	bic.w	r2, r2, #7
 800f406:	f102 0320 	add.w	r3, r2, #32

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
 800f40a:	f101 0420 	add.w	r4, r1, #32
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
 800f40e:	6684      	str	r4, [r0, #104]	; 0x68
	new_thread->stack_info.size = stack_buf_size;
 800f410:	66c2      	str	r2, [r0, #108]	; 0x6c
	new_thread->stack_info.delta = delta;
 800f412:	2200      	movs	r2, #0
 800f414:	6702      	str	r2, [r0, #112]	; 0x70
}
 800f416:	18c8      	adds	r0, r1, r3
 800f418:	bc10      	pop	{r4}
 800f41a:	4770      	bx	lr

0800f41c <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f41c:	f3ef 8005 	mrs	r0, IPSR
}
 800f420:	3800      	subs	r0, #0
 800f422:	bf18      	it	ne
 800f424:	2001      	movne	r0, #1
 800f426:	4770      	bx	lr

0800f428 <z_impl_k_thread_name_set>:
}
 800f428:	f06f 0057 	mvn.w	r0, #87	; 0x57
 800f42c:	4770      	bx	lr

0800f42e <k_thread_name_get>:
}
 800f42e:	2000      	movs	r0, #0
 800f430:	4770      	bx	lr

0800f432 <z_impl_k_thread_start>:
{
 800f432:	b508      	push	{r3, lr}
	z_sched_start(thread);
 800f434:	f7fb fdf0 	bl	800b018 <z_sched_start>
}
 800f438:	bd08      	pop	{r3, pc}

0800f43a <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
 800f43a:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
 800f43c:	2400      	movs	r4, #0
 800f43e:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
 800f440:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
 800f442:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
 800f444:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
 800f446:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
 800f448:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
 800f44a:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
 800f44c:	bc10      	pop	{r4}
 800f44e:	4770      	bx	lr

0800f450 <z_impl_k_thread_create>:
{
 800f450:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f452:	b087      	sub	sp, #28
 800f454:	4604      	mov	r4, r0
 800f456:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800f458:	9d13      	ldr	r5, [sp, #76]	; 0x4c
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
 800f45a:	2700      	movs	r7, #0
 800f45c:	9705      	str	r7, [sp, #20]
 800f45e:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800f460:	9704      	str	r7, [sp, #16]
 800f462:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800f464:	9703      	str	r7, [sp, #12]
 800f466:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800f468:	9702      	str	r7, [sp, #8]
 800f46a:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800f46c:	9701      	str	r7, [sp, #4]
 800f46e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800f470:	9700      	str	r7, [sp, #0]
 800f472:	f7fb f895 	bl	800a5a0 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
 800f476:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 800f47a:	bf08      	it	eq
 800f47c:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
 800f480:	d102      	bne.n	800f488 <z_impl_k_thread_create+0x38>
}
 800f482:	4620      	mov	r0, r4
 800f484:	b007      	add	sp, #28
 800f486:	bdf0      	pop	{r4, r5, r6, r7, pc}
		schedule_new_thread(new_thread, delay);
 800f488:	4632      	mov	r2, r6
 800f48a:	462b      	mov	r3, r5
 800f48c:	4620      	mov	r0, r4
 800f48e:	f7fb f879 	bl	800a584 <schedule_new_thread>
 800f492:	e7f6      	b.n	800f482 <z_impl_k_thread_create+0x32>

0800f494 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
 800f494:	b508      	push	{r3, lr}
 800f496:	f04f 0210 	mov.w	r2, #16
 800f49a:	f3ef 8311 	mrs	r3, BASEPRI
 800f49e:	f382 8812 	msr	BASEPRI_MAX, r2
 800f4a2:	f3bf 8f6f 	isb	sy
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
 800f4a6:	f7f5 f9f7 	bl	8004898 <arch_cpu_idle>
 800f4aa:	e7f4      	b.n	800f496 <idle+0x2>

0800f4ac <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
 800f4ac:	4288      	cmp	r0, r1
 800f4ae:	da00      	bge.n	800f4b2 <new_prio_for_inheritance+0x6>
 800f4b0:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
 800f4b2:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
 800f4b6:	db01      	blt.n	800f4bc <new_prio_for_inheritance+0x10>
 800f4b8:	4608      	mov	r0, r1
 800f4ba:	4770      	bx	lr
 800f4bc:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
 800f4c0:	4770      	bx	lr

0800f4c2 <adjust_owner_prio>:
{
 800f4c2:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
 800f4c4:	6880      	ldr	r0, [r0, #8]
 800f4c6:	f990 300e 	ldrsb.w	r3, [r0, #14]
 800f4ca:	428b      	cmp	r3, r1
 800f4cc:	d101      	bne.n	800f4d2 <adjust_owner_prio+0x10>
	return false;
 800f4ce:	2000      	movs	r0, #0
}
 800f4d0:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
 800f4d2:	f7fb fdef 	bl	800b0b4 <z_set_prio>
 800f4d6:	e7fb      	b.n	800f4d0 <adjust_owner_prio+0xe>

0800f4d8 <z_impl_k_mutex_init>:
{
 800f4d8:	4603      	mov	r3, r0
	mutex->owner = NULL;
 800f4da:	2000      	movs	r0, #0
 800f4dc:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
 800f4de:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
 800f4e0:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
 800f4e2:	605b      	str	r3, [r3, #4]
}
 800f4e4:	4770      	bx	lr

0800f4e6 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
 800f4e6:	b15a      	cbz	r2, 800f500 <z_impl_k_sem_init+0x1a>
 800f4e8:	428a      	cmp	r2, r1
 800f4ea:	d30c      	bcc.n	800f506 <z_impl_k_sem_init+0x20>
	sem->count = initial_count;
 800f4ec:	6081      	str	r1, [r0, #8]
	sem->limit = limit;
 800f4ee:	60c2      	str	r2, [r0, #12]
	list->head = (sys_dnode_t *)list;
 800f4f0:	6000      	str	r0, [r0, #0]
	list->tail = (sys_dnode_t *)list;
 800f4f2:	6040      	str	r0, [r0, #4]
	sys_dlist_init(&sem->poll_events);
 800f4f4:	f100 0310 	add.w	r3, r0, #16
	list->head = (sys_dnode_t *)list;
 800f4f8:	6103      	str	r3, [r0, #16]
	list->tail = (sys_dnode_t *)list;
 800f4fa:	6143      	str	r3, [r0, #20]
	return 0;
 800f4fc:	2000      	movs	r0, #0
 800f4fe:	4770      	bx	lr
		return -EINVAL;
 800f500:	f06f 0015 	mvn.w	r0, #21
 800f504:	4770      	bx	lr
 800f506:	f06f 0015 	mvn.w	r0, #21
}
 800f50a:	4770      	bx	lr

0800f50c <k_work_init>:
	*work = (struct k_work)Z_WORK_INITIALIZER(handler);
 800f50c:	2300      	movs	r3, #0
 800f50e:	6003      	str	r3, [r0, #0]
 800f510:	6043      	str	r3, [r0, #4]
 800f512:	6083      	str	r3, [r0, #8]
 800f514:	60c3      	str	r3, [r0, #12]
 800f516:	6041      	str	r1, [r0, #4]
}
 800f518:	4770      	bx	lr

0800f51a <k_work_busy_get>:
 800f51a:	f04f 0210 	mov.w	r2, #16
 800f51e:	f3ef 8311 	mrs	r3, BASEPRI
 800f522:	f382 8812 	msr	BASEPRI_MAX, r2
 800f526:	f3bf 8f6f 	isb	sy
	return *flagp;
 800f52a:	68c0      	ldr	r0, [r0, #12]
	return flags_get(&work->flags) & K_WORK_MASK;
 800f52c:	f000 000f 	and.w	r0, r0, #15
	__asm__ volatile(
 800f530:	f383 8811 	msr	BASEPRI, r3
 800f534:	f3bf 8f6f 	isb	sy
}
 800f538:	4770      	bx	lr

0800f53a <k_work_submit_to_queue>:
{
 800f53a:	b530      	push	{r4, r5, lr}
 800f53c:	b083      	sub	sp, #12
 800f53e:	9001      	str	r0, [sp, #4]
 800f540:	4608      	mov	r0, r1
	__asm__ volatile(
 800f542:	f04f 0310 	mov.w	r3, #16
 800f546:	f3ef 8511 	mrs	r5, BASEPRI
 800f54a:	f383 8812 	msr	BASEPRI_MAX, r3
 800f54e:	f3bf 8f6f 	isb	sy
	int ret = submit_to_queue_locked(work, &queue);
 800f552:	a901      	add	r1, sp, #4
 800f554:	f7fb fa6e 	bl	800aa34 <submit_to_queue_locked>
 800f558:	4604      	mov	r4, r0
	__asm__ volatile(
 800f55a:	f385 8811 	msr	BASEPRI, r5
 800f55e:	f3bf 8f6f 	isb	sy
	if ((ret > 0) && (k_is_preempt_thread() != 0)) {
 800f562:	2800      	cmp	r0, #0
 800f564:	dc02      	bgt.n	800f56c <k_work_submit_to_queue+0x32>
}
 800f566:	4620      	mov	r0, r4
 800f568:	b003      	add	sp, #12
 800f56a:	bd30      	pop	{r4, r5, pc}
	return z_impl_k_is_preempt_thread();
 800f56c:	f7fb ff70 	bl	800b450 <z_impl_k_is_preempt_thread>
	if ((ret > 0) && (k_is_preempt_thread() != 0)) {
 800f570:	2800      	cmp	r0, #0
 800f572:	d0f8      	beq.n	800f566 <k_work_submit_to_queue+0x2c>
	z_impl_k_yield();
 800f574:	f7fb febe 	bl	800b2f4 <z_impl_k_yield>
	return ret;
 800f578:	e7f5      	b.n	800f566 <k_work_submit_to_queue+0x2c>

0800f57a <thread_active_elsewhere>:
}
 800f57a:	2000      	movs	r0, #0
 800f57c:	4770      	bx	lr

0800f57e <pended_on_thread>:
}
 800f57e:	6880      	ldr	r0, [r0, #8]
 800f580:	4770      	bx	lr

0800f582 <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
 800f582:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
 800f586:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
 800f58a:	4283      	cmp	r3, r0
 800f58c:	d001      	beq.n	800f592 <z_sched_prio_cmp+0x10>
		return b2 - b1;
 800f58e:	1ac0      	subs	r0, r0, r3
 800f590:	4770      	bx	lr
	return 0;
 800f592:	2000      	movs	r0, #0
}
 800f594:	4770      	bx	lr

0800f596 <z_unpend_thread_no_timeout>:
{
 800f596:	b538      	push	{r3, r4, r5, lr}
 800f598:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
 800f59a:	2300      	movs	r3, #0
	__asm__ volatile(
 800f59c:	f04f 0210 	mov.w	r2, #16
 800f5a0:	f3ef 8511 	mrs	r5, BASEPRI
 800f5a4:	f382 8812 	msr	BASEPRI_MAX, r2
 800f5a8:	f3bf 8f6f 	isb	sy
 800f5ac:	e010      	b.n	800f5d0 <z_unpend_thread_no_timeout+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800f5ae:	4620      	mov	r0, r4
 800f5b0:	f7ff ffe5 	bl	800f57e <pended_on_thread>
 800f5b4:	4621      	mov	r1, r4
 800f5b6:	f000 f823 	bl	800f600 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 800f5ba:	7b63      	ldrb	r3, [r4, #13]
 800f5bc:	f023 0302 	bic.w	r3, r3, #2
 800f5c0:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800f5c2:	2300      	movs	r3, #0
 800f5c4:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
 800f5c6:	f385 8811 	msr	BASEPRI, r5
 800f5ca:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800f5ce:	2301      	movs	r3, #1
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d0ec      	beq.n	800f5ae <z_unpend_thread_no_timeout+0x18>
}
 800f5d4:	bd38      	pop	{r3, r4, r5, pc}

0800f5d6 <z_reschedule_irqlock>:
{
 800f5d6:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 800f5d8:	4603      	mov	r3, r0
 800f5da:	b920      	cbnz	r0, 800f5e6 <z_reschedule_irqlock+0x10>
 800f5dc:	f3ef 8205 	mrs	r2, IPSR
 800f5e0:	b942      	cbnz	r2, 800f5f4 <z_reschedule_irqlock+0x1e>
 800f5e2:	2201      	movs	r2, #1
 800f5e4:	e000      	b.n	800f5e8 <z_reschedule_irqlock+0x12>
 800f5e6:	2200      	movs	r2, #0
	if (resched(key)) {
 800f5e8:	b932      	cbnz	r2, 800f5f8 <z_reschedule_irqlock+0x22>
 800f5ea:	f383 8811 	msr	BASEPRI, r3
 800f5ee:	f3bf 8f6f 	isb	sy
}
 800f5f2:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 800f5f4:	2200      	movs	r2, #0
 800f5f6:	e7f7      	b.n	800f5e8 <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	f7f5 fa95 	bl	8004b28 <arch_swap>
	return ret;
 800f5fe:	e7f8      	b.n	800f5f2 <z_reschedule_irqlock+0x1c>

0800f600 <z_priq_dumb_remove>:
	sys_dnode_t *const prev = node->prev;
 800f600:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
 800f602:	680b      	ldr	r3, [r1, #0]
	prev->next = next;
 800f604:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800f606:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 800f608:	2300      	movs	r3, #0
 800f60a:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
 800f60c:	604b      	str	r3, [r1, #4]
}
 800f60e:	4770      	bx	lr

0800f610 <z_unpend_thread>:
{
 800f610:	b538      	push	{r3, r4, r5, lr}
 800f612:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
 800f614:	2300      	movs	r3, #0
	__asm__ volatile(
 800f616:	f04f 0210 	mov.w	r2, #16
 800f61a:	f3ef 8511 	mrs	r5, BASEPRI
 800f61e:	f382 8812 	msr	BASEPRI_MAX, r2
 800f622:	f3bf 8f6f 	isb	sy
 800f626:	e010      	b.n	800f64a <z_unpend_thread+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800f628:	4620      	mov	r0, r4
 800f62a:	f7ff ffa8 	bl	800f57e <pended_on_thread>
 800f62e:	4621      	mov	r1, r4
 800f630:	f7ff ffe6 	bl	800f600 <z_priq_dumb_remove>
 800f634:	7b63      	ldrb	r3, [r4, #13]
 800f636:	f023 0302 	bic.w	r3, r3, #2
 800f63a:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800f63c:	2300      	movs	r3, #0
 800f63e:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
 800f640:	f385 8811 	msr	BASEPRI, r5
 800f644:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800f648:	2301      	movs	r3, #1
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d0ec      	beq.n	800f628 <z_unpend_thread+0x18>
	return z_abort_timeout(&thread->base.timeout);
 800f64e:	f104 0018 	add.w	r0, r4, #24
 800f652:	f000 f9a3 	bl	800f99c <z_abort_timeout>
}
 800f656:	bd38      	pop	{r3, r4, r5, pc}

0800f658 <z_priq_dumb_best>:
{
 800f658:	4603      	mov	r3, r0
	return list->head == list;
 800f65a:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800f65c:	4283      	cmp	r3, r0
 800f65e:	d000      	beq.n	800f662 <z_priq_dumb_best+0xa>
}
 800f660:	4770      	bx	lr
	struct k_thread *thread = NULL;
 800f662:	2000      	movs	r0, #0
	return thread;
 800f664:	e7fc      	b.n	800f660 <z_priq_dumb_best+0x8>

0800f666 <z_ready_thread>:
{
 800f666:	b538      	push	{r3, r4, r5, lr}
 800f668:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
 800f66a:	2300      	movs	r3, #0
	__asm__ volatile(
 800f66c:	f04f 0210 	mov.w	r2, #16
 800f670:	f3ef 8511 	mrs	r5, BASEPRI
 800f674:	f382 8812 	msr	BASEPRI_MAX, r2
 800f678:	f3bf 8f6f 	isb	sy
 800f67c:	e004      	b.n	800f688 <z_ready_thread+0x22>
	__asm__ volatile(
 800f67e:	f385 8811 	msr	BASEPRI, r5
 800f682:	f3bf 8f6f 	isb	sy
 800f686:	2301      	movs	r3, #1
 800f688:	b943      	cbnz	r3, 800f69c <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
 800f68a:	4620      	mov	r0, r4
 800f68c:	f7ff ff75 	bl	800f57a <thread_active_elsewhere>
 800f690:	2800      	cmp	r0, #0
 800f692:	d1f4      	bne.n	800f67e <z_ready_thread+0x18>
			ready_thread(thread);
 800f694:	4620      	mov	r0, r4
 800f696:	f7fb fc7f 	bl	800af98 <ready_thread>
 800f69a:	e7f0      	b.n	800f67e <z_ready_thread+0x18>
}
 800f69c:	bd38      	pop	{r3, r4, r5, pc}

0800f69e <z_thread_timeout>:
{
 800f69e:	b570      	push	{r4, r5, r6, lr}
 800f6a0:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
 800f6a2:	f1a0 0518 	sub.w	r5, r0, #24
	LOCKED(&sched_spinlock) {
 800f6a6:	2300      	movs	r3, #0
	__asm__ volatile(
 800f6a8:	f04f 0210 	mov.w	r2, #16
 800f6ac:	f3ef 8611 	mrs	r6, BASEPRI
 800f6b0:	f382 8812 	msr	BASEPRI_MAX, r2
 800f6b4:	f3bf 8f6f 	isb	sy
 800f6b8:	e011      	b.n	800f6de <z_thread_timeout+0x40>
	thread->base.thread_state &= ~_THREAD_PRESTART;
 800f6ba:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
 800f6be:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
 800f6c2:	f804 3c0b 	strb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
 800f6c6:	f023 0310 	bic.w	r3, r3, #16
 800f6ca:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
 800f6ce:	4628      	mov	r0, r5
 800f6d0:	f7fb fc62 	bl	800af98 <ready_thread>
	__asm__ volatile(
 800f6d4:	f386 8811 	msr	BASEPRI, r6
 800f6d8:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800f6dc:	2301      	movs	r3, #1
 800f6de:	b9ab      	cbnz	r3, 800f70c <z_thread_timeout+0x6e>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
 800f6e0:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
 800f6e4:	f013 0f28 	tst.w	r3, #40	; 0x28
 800f6e8:	d1f4      	bne.n	800f6d4 <z_thread_timeout+0x36>
			if (thread->base.pended_on != NULL) {
 800f6ea:	f854 3c10 	ldr.w	r3, [r4, #-16]
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d0e3      	beq.n	800f6ba <z_thread_timeout+0x1c>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800f6f2:	4628      	mov	r0, r5
 800f6f4:	f7ff ff43 	bl	800f57e <pended_on_thread>
 800f6f8:	4629      	mov	r1, r5
 800f6fa:	f7ff ff81 	bl	800f600 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 800f6fe:	7b6b      	ldrb	r3, [r5, #13]
 800f700:	f023 0302 	bic.w	r3, r3, #2
 800f704:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
 800f706:	2300      	movs	r3, #0
 800f708:	60ab      	str	r3, [r5, #8]
}
 800f70a:	e7d6      	b.n	800f6ba <z_thread_timeout+0x1c>
}
 800f70c:	bd70      	pop	{r4, r5, r6, pc}

0800f70e <add_to_waitq_locked>:
{
 800f70e:	b570      	push	{r4, r5, r6, lr}
 800f710:	4605      	mov	r5, r0
 800f712:	460e      	mov	r6, r1
	unready_thread(thread);
 800f714:	f7fb fc9e 	bl	800b054 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
 800f718:	7b6b      	ldrb	r3, [r5, #13]
 800f71a:	f043 0302 	orr.w	r3, r3, #2
 800f71e:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
 800f720:	b1b6      	cbz	r6, 800f750 <add_to_waitq_locked+0x42>
		thread->base.pended_on = wait_q;
 800f722:	60ae      	str	r6, [r5, #8]
	return list->head == list;
 800f724:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800f726:	42a6      	cmp	r6, r4
 800f728:	d019      	beq.n	800f75e <add_to_waitq_locked+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800f72a:	b164      	cbz	r4, 800f746 <add_to_waitq_locked+0x38>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800f72c:	4621      	mov	r1, r4
 800f72e:	4628      	mov	r0, r5
 800f730:	f7ff ff27 	bl	800f582 <z_sched_prio_cmp>
 800f734:	2800      	cmp	r0, #0
 800f736:	dc0c      	bgt.n	800f752 <add_to_waitq_locked+0x44>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800f738:	b12c      	cbz	r4, 800f746 <add_to_waitq_locked+0x38>
	return (node == list->tail) ? NULL : node->next;
 800f73a:	6873      	ldr	r3, [r6, #4]
 800f73c:	429c      	cmp	r4, r3
 800f73e:	d002      	beq.n	800f746 <add_to_waitq_locked+0x38>
 800f740:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800f742:	2c00      	cmp	r4, #0
 800f744:	d1f1      	bne.n	800f72a <add_to_waitq_locked+0x1c>
	sys_dnode_t *const tail = list->tail;
 800f746:	6873      	ldr	r3, [r6, #4]
	node->next = list;
 800f748:	602e      	str	r6, [r5, #0]
	node->prev = tail;
 800f74a:	606b      	str	r3, [r5, #4]
	tail->next = node;
 800f74c:	601d      	str	r5, [r3, #0]
	list->tail = node;
 800f74e:	6075      	str	r5, [r6, #4]
}
 800f750:	bd70      	pop	{r4, r5, r6, pc}
	sys_dnode_t *const prev = successor->prev;
 800f752:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
 800f754:	606b      	str	r3, [r5, #4]
	node->next = successor;
 800f756:	602c      	str	r4, [r5, #0]
	prev->next = node;
 800f758:	601d      	str	r5, [r3, #0]
	successor->prev = node;
 800f75a:	6065      	str	r5, [r4, #4]
}
 800f75c:	e7f8      	b.n	800f750 <add_to_waitq_locked+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800f75e:	2400      	movs	r4, #0
 800f760:	e7e3      	b.n	800f72a <add_to_waitq_locked+0x1c>

0800f762 <pend>:
{
 800f762:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f766:	4605      	mov	r5, r0
 800f768:	460e      	mov	r6, r1
 800f76a:	4691      	mov	r9, r2
 800f76c:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
 800f76e:	2400      	movs	r4, #0
	__asm__ volatile(
 800f770:	f04f 0310 	mov.w	r3, #16
 800f774:	f3ef 8711 	mrs	r7, BASEPRI
 800f778:	f383 8812 	msr	BASEPRI_MAX, r3
 800f77c:	f3bf 8f6f 	isb	sy
 800f780:	e008      	b.n	800f794 <pend+0x32>
		add_to_waitq_locked(thread, wait_q);
 800f782:	4631      	mov	r1, r6
 800f784:	4628      	mov	r0, r5
 800f786:	f7ff ffc2 	bl	800f70e <add_to_waitq_locked>
	__asm__ volatile(
 800f78a:	f387 8811 	msr	BASEPRI, r7
 800f78e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800f792:	2401      	movs	r4, #1
 800f794:	2c00      	cmp	r4, #0
 800f796:	d0f4      	beq.n	800f782 <pend+0x20>
	add_thread_timeout(thread, timeout);
 800f798:	464a      	mov	r2, r9
 800f79a:	4643      	mov	r3, r8
 800f79c:	4628      	mov	r0, r5
 800f79e:	f7fb fab1 	bl	800ad04 <add_thread_timeout>
}
 800f7a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800f7a6 <z_unpend1_no_timeout>:
{
 800f7a6:	b570      	push	{r4, r5, r6, lr}
 800f7a8:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
 800f7aa:	2300      	movs	r3, #0
	__asm__ volatile(
 800f7ac:	f04f 0210 	mov.w	r2, #16
 800f7b0:	f3ef 8611 	mrs	r6, BASEPRI
 800f7b4:	f382 8812 	msr	BASEPRI_MAX, r2
 800f7b8:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
 800f7bc:	461c      	mov	r4, r3
 800f7be:	e004      	b.n	800f7ca <z_unpend1_no_timeout+0x24>
	__asm__ volatile(
 800f7c0:	f386 8811 	msr	BASEPRI, r6
 800f7c4:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800f7c8:	2301      	movs	r3, #1
 800f7ca:	b98b      	cbnz	r3, 800f7f0 <z_unpend1_no_timeout+0x4a>
		thread = _priq_wait_best(&wait_q->waitq);
 800f7cc:	4628      	mov	r0, r5
 800f7ce:	f7ff ff43 	bl	800f658 <z_priq_dumb_best>
		if (thread != NULL) {
 800f7d2:	4604      	mov	r4, r0
 800f7d4:	2800      	cmp	r0, #0
 800f7d6:	d0f3      	beq.n	800f7c0 <z_unpend1_no_timeout+0x1a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800f7d8:	f7ff fed1 	bl	800f57e <pended_on_thread>
 800f7dc:	4621      	mov	r1, r4
 800f7de:	f7ff ff0f 	bl	800f600 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 800f7e2:	7b63      	ldrb	r3, [r4, #13]
 800f7e4:	f023 0302 	bic.w	r3, r3, #2
 800f7e8:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800f7ea:	2300      	movs	r3, #0
 800f7ec:	60a3      	str	r3, [r4, #8]
}
 800f7ee:	e7e7      	b.n	800f7c0 <z_unpend1_no_timeout+0x1a>
}
 800f7f0:	4620      	mov	r0, r4
 800f7f2:	bd70      	pop	{r4, r5, r6, pc}

0800f7f4 <z_unpend_first_thread>:
{
 800f7f4:	b570      	push	{r4, r5, r6, lr}
 800f7f6:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
 800f7f8:	2300      	movs	r3, #0
	__asm__ volatile(
 800f7fa:	f04f 0210 	mov.w	r2, #16
 800f7fe:	f3ef 8611 	mrs	r6, BASEPRI
 800f802:	f382 8812 	msr	BASEPRI_MAX, r2
 800f806:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
 800f80a:	461c      	mov	r4, r3
 800f80c:	e004      	b.n	800f818 <z_unpend_first_thread+0x24>
	__asm__ volatile(
 800f80e:	f386 8811 	msr	BASEPRI, r6
 800f812:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800f816:	2301      	movs	r3, #1
 800f818:	b9ab      	cbnz	r3, 800f846 <z_unpend_first_thread+0x52>
		thread = _priq_wait_best(&wait_q->waitq);
 800f81a:	4628      	mov	r0, r5
 800f81c:	f7ff ff1c 	bl	800f658 <z_priq_dumb_best>
		if (thread != NULL) {
 800f820:	4604      	mov	r4, r0
 800f822:	2800      	cmp	r0, #0
 800f824:	d0f3      	beq.n	800f80e <z_unpend_first_thread+0x1a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800f826:	f7ff feaa 	bl	800f57e <pended_on_thread>
 800f82a:	4621      	mov	r1, r4
 800f82c:	f7ff fee8 	bl	800f600 <z_priq_dumb_remove>
 800f830:	7b63      	ldrb	r3, [r4, #13]
 800f832:	f023 0302 	bic.w	r3, r3, #2
 800f836:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800f838:	2300      	movs	r3, #0
 800f83a:	60a3      	str	r3, [r4, #8]
 800f83c:	f104 0018 	add.w	r0, r4, #24
 800f840:	f000 f8ac 	bl	800f99c <z_abort_timeout>
 800f844:	e7e3      	b.n	800f80e <z_unpend_first_thread+0x1a>
}
 800f846:	4620      	mov	r0, r4
 800f848:	bd70      	pop	{r4, r5, r6, pc}

0800f84a <init_ready_q>:
	sys_dlist_init(&rq->runq);
 800f84a:	1d03      	adds	r3, r0, #4
	list->head = (sys_dnode_t *)list;
 800f84c:	6043      	str	r3, [r0, #4]
	list->tail = (sys_dnode_t *)list;
 800f84e:	6083      	str	r3, [r0, #8]
}
 800f850:	4770      	bx	lr

0800f852 <z_impl_k_usleep>:
{
 800f852:	b508      	push	{r3, lr}
	ticks = k_us_to_ticks_ceil64(us);
 800f854:	17c1      	asrs	r1, r0, #31
		t += off;
 800f856:	3063      	adds	r0, #99	; 0x63
			return t / ((uint64_t)from_hz / to_hz);
 800f858:	f04f 0264 	mov.w	r2, #100	; 0x64
 800f85c:	f04f 0300 	mov.w	r3, #0
 800f860:	f141 0100 	adc.w	r1, r1, #0
 800f864:	f7f1 f8ba 	bl	80009dc <__aeabi_uldivmod>
	ticks = z_tick_sleep(ticks);
 800f868:	17c1      	asrs	r1, r0, #31
 800f86a:	f7fb fd87 	bl	800b37c <z_tick_sleep>
			return t * ((uint64_t)to_hz / from_hz);
 800f86e:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 800f872:	eb03 1343 	add.w	r3, r3, r3, lsl #5
}
 800f876:	1818      	adds	r0, r3, r0
 800f878:	bd08      	pop	{r3, pc}

0800f87a <z_impl_k_wakeup>:
	return (thread->base.thread_state & _THREAD_PENDING) != 0U;
 800f87a:	7b43      	ldrb	r3, [r0, #13]
	if (z_is_thread_pending(thread)) {
 800f87c:	f013 0f02 	tst.w	r3, #2
 800f880:	d000      	beq.n	800f884 <z_impl_k_wakeup+0xa>
 800f882:	4770      	bx	lr
{
 800f884:	b510      	push	{r4, lr}
 800f886:	4604      	mov	r4, r0
 800f888:	3018      	adds	r0, #24
 800f88a:	f000 f887 	bl	800f99c <z_abort_timeout>
	if (z_abort_thread_timeout(thread) < 0) {
 800f88e:	2800      	cmp	r0, #0
 800f890:	da02      	bge.n	800f898 <z_impl_k_wakeup+0x1e>
		if (thread->base.thread_state != _THREAD_SUSPENDED) {
 800f892:	7b63      	ldrb	r3, [r4, #13]
 800f894:	2b10      	cmp	r3, #16
 800f896:	d109      	bne.n	800f8ac <z_impl_k_wakeup+0x32>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
 800f898:	7b63      	ldrb	r3, [r4, #13]
 800f89a:	f023 0310 	bic.w	r3, r3, #16
 800f89e:	7363      	strb	r3, [r4, #13]
	z_ready_thread(thread);
 800f8a0:	4620      	mov	r0, r4
 800f8a2:	f7ff fee0 	bl	800f666 <z_ready_thread>
 800f8a6:	f3ef 8305 	mrs	r3, IPSR
	if (!arch_is_in_isr()) {
 800f8aa:	b103      	cbz	r3, 800f8ae <z_impl_k_wakeup+0x34>
}
 800f8ac:	bd10      	pop	{r4, pc}
	__asm__ volatile(
 800f8ae:	f04f 0310 	mov.w	r3, #16
 800f8b2:	f3ef 8011 	mrs	r0, BASEPRI
 800f8b6:	f383 8812 	msr	BASEPRI_MAX, r3
 800f8ba:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
 800f8be:	f7ff fe8a 	bl	800f5d6 <z_reschedule_irqlock>
}
 800f8c2:	e7f3      	b.n	800f8ac <z_impl_k_wakeup+0x32>

0800f8c4 <z_sched_wake>:
{
 800f8c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f8c8:	4605      	mov	r5, r0
 800f8ca:	4688      	mov	r8, r1
 800f8cc:	4617      	mov	r7, r2
	LOCKED(&sched_spinlock) {
 800f8ce:	2300      	movs	r3, #0
 800f8d0:	f04f 0210 	mov.w	r2, #16
 800f8d4:	f3ef 8611 	mrs	r6, BASEPRI
 800f8d8:	f382 8812 	msr	BASEPRI_MAX, r2
 800f8dc:	f3bf 8f6f 	isb	sy
	bool ret = false;
 800f8e0:	4699      	mov	r9, r3
 800f8e2:	e004      	b.n	800f8ee <z_sched_wake+0x2a>
	__asm__ volatile(
 800f8e4:	f386 8811 	msr	BASEPRI, r6
 800f8e8:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800f8ec:	2301      	movs	r3, #1
 800f8ee:	b9eb      	cbnz	r3, 800f92c <z_sched_wake+0x68>
		thread = _priq_wait_best(&wait_q->waitq);
 800f8f0:	4628      	mov	r0, r5
 800f8f2:	f7ff feb1 	bl	800f658 <z_priq_dumb_best>
		if (thread != NULL) {
 800f8f6:	4604      	mov	r4, r0
 800f8f8:	2800      	cmp	r0, #0
 800f8fa:	d0f3      	beq.n	800f8e4 <z_sched_wake+0x20>
 800f8fc:	f8c0 807c 	str.w	r8, [r0, #124]	; 0x7c
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
 800f900:	6147      	str	r7, [r0, #20]
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800f902:	f7ff fe3c 	bl	800f57e <pended_on_thread>
 800f906:	4621      	mov	r1, r4
 800f908:	f7ff fe7a 	bl	800f600 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 800f90c:	7b63      	ldrb	r3, [r4, #13]
 800f90e:	f023 0302 	bic.w	r3, r3, #2
 800f912:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800f914:	2300      	movs	r3, #0
 800f916:	60a3      	str	r3, [r4, #8]
 800f918:	f104 0018 	add.w	r0, r4, #24
 800f91c:	f000 f83e 	bl	800f99c <z_abort_timeout>
			ready_thread(thread);
 800f920:	4620      	mov	r0, r4
 800f922:	f7fb fb39 	bl	800af98 <ready_thread>
			ret = true;
 800f926:	f04f 0901 	mov.w	r9, #1
 800f92a:	e7db      	b.n	800f8e4 <z_sched_wake+0x20>
}
 800f92c:	4648      	mov	r0, r9
 800f92e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800f932 <remove_timeout>:
{
 800f932:	b510      	push	{r4, lr}
 800f934:	4604      	mov	r4, r0
	if (next(t) != NULL) {
 800f936:	f7fb fdfb 	bl	800b530 <next>
 800f93a:	b148      	cbz	r0, 800f950 <remove_timeout+0x1e>
 800f93c:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
 800f93e:	6920      	ldr	r0, [r4, #16]
 800f940:	6961      	ldr	r1, [r4, #20]
 800f942:	6913      	ldr	r3, [r2, #16]
 800f944:	181b      	adds	r3, r3, r0
 800f946:	6950      	ldr	r0, [r2, #20]
 800f948:	eb41 0100 	adc.w	r1, r1, r0
 800f94c:	6113      	str	r3, [r2, #16]
 800f94e:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
 800f950:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
 800f952:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
 800f954:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800f956:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 800f958:	2300      	movs	r3, #0
 800f95a:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
 800f95c:	6063      	str	r3, [r4, #4]
}
 800f95e:	bd10      	pop	{r4, pc}

0800f960 <timeout_rem>:
	return node->next != NULL;
 800f960:	6803      	ldr	r3, [r0, #0]
	if (z_is_inactive_timeout(timeout)) {
 800f962:	b1c3      	cbz	r3, 800f996 <timeout_rem+0x36>
{
 800f964:	b570      	push	{r4, r5, r6, lr}
 800f966:	4606      	mov	r6, r0
	for (struct _timeout *t = first(); t != NULL; t = next(t)) {
 800f968:	f7fb fdd8 	bl	800b51c <first>
	k_ticks_t ticks = 0;
 800f96c:	2400      	movs	r4, #0
 800f96e:	4625      	mov	r5, r4
	for (struct _timeout *t = first(); t != NULL; t = next(t)) {
 800f970:	b150      	cbz	r0, 800f988 <timeout_rem+0x28>
		ticks += t->dticks;
 800f972:	6903      	ldr	r3, [r0, #16]
 800f974:	6942      	ldr	r2, [r0, #20]
 800f976:	191b      	adds	r3, r3, r4
 800f978:	461c      	mov	r4, r3
 800f97a:	eb42 0505 	adc.w	r5, r2, r5
		if (timeout == t) {
 800f97e:	42b0      	cmp	r0, r6
 800f980:	d002      	beq.n	800f988 <timeout_rem+0x28>
	for (struct _timeout *t = first(); t != NULL; t = next(t)) {
 800f982:	f7fb fdd5 	bl	800b530 <next>
 800f986:	e7f3      	b.n	800f970 <timeout_rem+0x10>
	return ticks - elapsed();
 800f988:	f7fb fdde 	bl	800b548 <elapsed>
 800f98c:	4601      	mov	r1, r0
 800f98e:	1a20      	subs	r0, r4, r0
 800f990:	eb65 71e1 	sbc.w	r1, r5, r1, asr #31
}
 800f994:	bd70      	pop	{r4, r5, r6, pc}
		return 0;
 800f996:	2000      	movs	r0, #0
 800f998:	4601      	mov	r1, r0
}
 800f99a:	4770      	bx	lr

0800f99c <z_abort_timeout>:
{
 800f99c:	b570      	push	{r4, r5, r6, lr}
 800f99e:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
 800f9a0:	2300      	movs	r3, #0
	__asm__ volatile(
 800f9a2:	f04f 0210 	mov.w	r2, #16
 800f9a6:	f3ef 8611 	mrs	r6, BASEPRI
 800f9aa:	f382 8812 	msr	BASEPRI_MAX, r2
 800f9ae:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
 800f9b2:	f06f 0015 	mvn.w	r0, #21
 800f9b6:	e004      	b.n	800f9c2 <z_abort_timeout+0x26>
	__asm__ volatile(
 800f9b8:	f386 8811 	msr	BASEPRI, r6
 800f9bc:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 800f9c0:	2301      	movs	r3, #1
 800f9c2:	461d      	mov	r5, r3
 800f9c4:	b93b      	cbnz	r3, 800f9d6 <z_abort_timeout+0x3a>
 800f9c6:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d0f5      	beq.n	800f9b8 <z_abort_timeout+0x1c>
			remove_timeout(to);
 800f9cc:	4620      	mov	r0, r4
 800f9ce:	f7ff ffb0 	bl	800f932 <remove_timeout>
			ret = 0;
 800f9d2:	4628      	mov	r0, r5
 800f9d4:	e7f0      	b.n	800f9b8 <z_abort_timeout+0x1c>
}
 800f9d6:	bd70      	pop	{r4, r5, r6, pc}

0800f9d8 <z_timeout_remaining>:
{
 800f9d8:	b538      	push	{r3, r4, r5, lr}
 800f9da:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
 800f9dc:	2300      	movs	r3, #0
	__asm__ volatile(
 800f9de:	f04f 0210 	mov.w	r2, #16
 800f9e2:	f3ef 8511 	mrs	r5, BASEPRI
 800f9e6:	f382 8812 	msr	BASEPRI_MAX, r2
 800f9ea:	f3bf 8f6f 	isb	sy
	k_ticks_t ticks = 0;
 800f9ee:	4618      	mov	r0, r3
 800f9f0:	4619      	mov	r1, r3
 800f9f2:	e007      	b.n	800fa04 <z_timeout_remaining+0x2c>
		ticks = timeout_rem(timeout);
 800f9f4:	4620      	mov	r0, r4
 800f9f6:	f7ff ffb3 	bl	800f960 <timeout_rem>
	__asm__ volatile(
 800f9fa:	f385 8811 	msr	BASEPRI, r5
 800f9fe:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 800fa02:	2301      	movs	r3, #1
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d0f5      	beq.n	800f9f4 <z_timeout_remaining+0x1c>
}
 800fa08:	bd38      	pop	{r3, r4, r5, pc}

0800fa0a <z_set_timeout_expiry>:
{
 800fa0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa0c:	4605      	mov	r5, r0
 800fa0e:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
 800fa10:	2300      	movs	r3, #0
	__asm__ volatile(
 800fa12:	f04f 0210 	mov.w	r2, #16
 800fa16:	f3ef 8611 	mrs	r6, BASEPRI
 800fa1a:	f382 8812 	msr	BASEPRI_MAX, r2
 800fa1e:	f3bf 8f6f 	isb	sy
 800fa22:	e00a      	b.n	800fa3a <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
 800fa24:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
 800fa26:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
 800fa2a:	2801      	cmp	r0, #1
 800fa2c:	dd00      	ble.n	800fa30 <z_set_timeout_expiry+0x26>
 800fa2e:	b97c      	cbnz	r4, 800fa50 <z_set_timeout_expiry+0x46>
	__asm__ volatile(
 800fa30:	f386 8811 	msr	BASEPRI, r6
 800fa34:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 800fa38:	2301      	movs	r3, #1
 800fa3a:	461c      	mov	r4, r3
 800fa3c:	b97b      	cbnz	r3, 800fa5e <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
 800fa3e:	f7fb fd8f 	bl	800b560 <next_timeout>
			      || (ticks <= next_to);
 800fa42:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800fa46:	d0ed      	beq.n	800fa24 <z_set_timeout_expiry+0x1a>
 800fa48:	42a8      	cmp	r0, r5
 800fa4a:	dbec      	blt.n	800fa26 <z_set_timeout_expiry+0x1c>
 800fa4c:	2401      	movs	r4, #1
 800fa4e:	e7ea      	b.n	800fa26 <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
 800fa50:	4639      	mov	r1, r7
 800fa52:	42a8      	cmp	r0, r5
 800fa54:	bfa8      	it	ge
 800fa56:	4628      	movge	r0, r5
 800fa58:	f7f9 fdf4 	bl	8009644 <sys_clock_set_timeout>
 800fa5c:	e7e8      	b.n	800fa30 <z_set_timeout_expiry+0x26>
}
 800fa5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fa60 <sys_clock_tick_get_32>:
{
 800fa60:	b508      	push	{r3, lr}
	return (uint32_t)sys_clock_tick_get();
 800fa62:	f7fb fe91 	bl	800b788 <sys_clock_tick_get>
}
 800fa66:	bd08      	pop	{r3, pc}

0800fa68 <z_impl_k_uptime_ticks>:
{
 800fa68:	b508      	push	{r3, lr}
	return sys_clock_tick_get();
 800fa6a:	f7fb fe8d 	bl	800b788 <sys_clock_tick_get>
}
 800fa6e:	bd08      	pop	{r3, pc}

0800fa70 <k_timer_init>:
	timer->expiry_fn = expiry_fn;
 800fa70:	6201      	str	r1, [r0, #32]
	timer->stop_fn = stop_fn;
 800fa72:	6242      	str	r2, [r0, #36]	; 0x24
	timer->status = 0U;
 800fa74:	2300      	movs	r3, #0
 800fa76:	6303      	str	r3, [r0, #48]	; 0x30
	sys_dlist_init(&w->waitq);
 800fa78:	f100 0218 	add.w	r2, r0, #24
	list->head = (sys_dnode_t *)list;
 800fa7c:	6182      	str	r2, [r0, #24]
	list->tail = (sys_dnode_t *)list;
 800fa7e:	61c2      	str	r2, [r0, #28]
	node->next = NULL;
 800fa80:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
 800fa82:	6043      	str	r3, [r0, #4]
	timer->user_data = NULL;
 800fa84:	6343      	str	r3, [r0, #52]	; 0x34
}
 800fa86:	4770      	bx	lr

0800fa88 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
 800fa88:	b510      	push	{r4, lr}
 800fa8a:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
 800fa8c:	f7ff ff86 	bl	800f99c <z_abort_timeout>

	if (inactive) {
 800fa90:	b9a0      	cbnz	r0, 800fabc <z_impl_k_timer_stop+0x34>
		return;
	}

	if (timer->stop_fn != NULL) {
 800fa92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa94:	b10b      	cbz	r3, 800fa9a <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
 800fa96:	4620      	mov	r0, r4
 800fa98:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
 800fa9a:	f104 0018 	add.w	r0, r4, #24
 800fa9e:	f7ff fe82 	bl	800f7a6 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
 800faa2:	b158      	cbz	r0, 800fabc <z_impl_k_timer_stop+0x34>
			z_ready_thread(pending_thread);
 800faa4:	f7ff fddf 	bl	800f666 <z_ready_thread>
	__asm__ volatile(
 800faa8:	f04f 0310 	mov.w	r3, #16
 800faac:	f3ef 8011 	mrs	r0, BASEPRI
 800fab0:	f383 8812 	msr	BASEPRI_MAX, r3
 800fab4:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
 800fab8:	f7ff fd8d 	bl	800f5d6 <z_reschedule_irqlock>
			z_reschedule_unlocked();
		}
	}
}
 800fabc:	bd10      	pop	{r4, pc}

0800fabe <poller_thread>:
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
 800fabe:	b108      	cbz	r0, 800fac4 <poller_thread+0x6>
 800fac0:	3860      	subs	r0, #96	; 0x60
 800fac2:	4770      	bx	lr
}
 800fac4:	4770      	bx	lr

0800fac6 <signal_poller>:
{
 800fac6:	b538      	push	{r3, r4, r5, lr}
 800fac8:	460d      	mov	r5, r1
	struct k_thread *thread = poller_thread(event->poller);
 800faca:	6880      	ldr	r0, [r0, #8]
 800facc:	f7ff fff7 	bl	800fabe <poller_thread>
	return (thread->base.thread_state & _THREAD_PENDING) != 0U;
 800fad0:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_pending(thread)) {
 800fad2:	f013 0f02 	tst.w	r3, #2
 800fad6:	d024      	beq.n	800fb22 <signal_poller+0x5c>
 800fad8:	4604      	mov	r4, r0
	return thread->base.timeout.dticks == _EXPIRED;
 800fada:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800fadc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	if (z_is_thread_timeout_expired(thread)) {
 800fade:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fae2:	bf08      	it	eq
 800fae4:	f112 0f02 	cmneq.w	r2, #2
 800fae8:	d01d      	beq.n	800fb26 <signal_poller+0x60>
	z_unpend_thread(thread);
 800faea:	f7ff fd91 	bl	800f610 <z_unpend_thread>
	arch_thread_return_value_set(thread,
 800faee:	2d08      	cmp	r5, #8
 800faf0:	d009      	beq.n	800fb06 <signal_poller+0x40>
 800faf2:	2300      	movs	r3, #0
 800faf4:	67e3      	str	r3, [r4, #124]	; 0x7c
	uint8_t state = thread->base.thread_state;
 800faf6:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 800faf8:	f013 0f1f 	tst.w	r3, #31
 800fafc:	d108      	bne.n	800fb10 <signal_poller+0x4a>
	return node->next != NULL;
 800fafe:	69a3      	ldr	r3, [r4, #24]
 800fb00:	b123      	cbz	r3, 800fb0c <signal_poller+0x46>
 800fb02:	2300      	movs	r3, #0
 800fb04:	e005      	b.n	800fb12 <signal_poller+0x4c>
 800fb06:	f06f 0303 	mvn.w	r3, #3
 800fb0a:	e7f3      	b.n	800faf4 <signal_poller+0x2e>
 800fb0c:	2301      	movs	r3, #1
 800fb0e:	e000      	b.n	800fb12 <signal_poller+0x4c>
 800fb10:	2300      	movs	r3, #0
	if (!z_is_thread_ready(thread)) {
 800fb12:	b90b      	cbnz	r3, 800fb18 <signal_poller+0x52>
		return 0;
 800fb14:	2000      	movs	r0, #0
 800fb16:	e005      	b.n	800fb24 <signal_poller+0x5e>
	z_ready_thread(thread);
 800fb18:	4620      	mov	r0, r4
 800fb1a:	f7ff fda4 	bl	800f666 <z_ready_thread>
	return 0;
 800fb1e:	2000      	movs	r0, #0
 800fb20:	e000      	b.n	800fb24 <signal_poller+0x5e>
		return 0;
 800fb22:	2000      	movs	r0, #0
}
 800fb24:	bd38      	pop	{r3, r4, r5, pc}
		return -EAGAIN;
 800fb26:	f06f 000a 	mvn.w	r0, #10
 800fb2a:	e7fb      	b.n	800fb24 <signal_poller+0x5e>

0800fb2c <signal_triggered_work>:
	twork->poll_result = -EAGAIN;
	k_work_submit_to_queue(twork->workq, &twork->work);
}

static int signal_triggered_work(struct k_poll_event *event, uint32_t status)
{
 800fb2c:	b570      	push	{r4, r5, r6, lr}
	struct z_poller *poller = event->poller;
 800fb2e:	6884      	ldr	r4, [r0, #8]
	struct k_work_poll *twork =
		CONTAINER_OF(poller, struct k_work_poll, poller);

	if (poller->is_polling && twork->workq != NULL) {
 800fb30:	7823      	ldrb	r3, [r4, #0]
 800fb32:	b173      	cbz	r3, 800fb52 <signal_triggered_work+0x26>
 800fb34:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800fb38:	b15d      	cbz	r5, 800fb52 <signal_triggered_work+0x26>
		struct k_work_q *work_q = twork->workq;

		z_abort_timeout(&twork->timeout);
 800fb3a:	f1a4 0614 	sub.w	r6, r4, #20
 800fb3e:	f104 0014 	add.w	r0, r4, #20
 800fb42:	f7ff ff2b 	bl	800f99c <z_abort_timeout>
		twork->poll_result = 0;
 800fb46:	2300      	movs	r3, #0
 800fb48:	62e3      	str	r3, [r4, #44]	; 0x2c
		k_work_submit_to_queue(work_q, &twork->work);
 800fb4a:	4631      	mov	r1, r6
 800fb4c:	4628      	mov	r0, r5
 800fb4e:	f7ff fcf4 	bl	800f53a <k_work_submit_to_queue>
	}

	return 0;
}
 800fb52:	2000      	movs	r0, #0
 800fb54:	bd70      	pop	{r4, r5, r6, pc}

0800fb56 <signal_poll_event>:
{
 800fb56:	b570      	push	{r4, r5, r6, lr}
 800fb58:	4604      	mov	r4, r0
 800fb5a:	460d      	mov	r5, r1
	struct z_poller *poller = event->poller;
 800fb5c:	6886      	ldr	r6, [r0, #8]
	if (poller != NULL) {
 800fb5e:	b1d6      	cbz	r6, 800fb96 <signal_poll_event+0x40>
		if (poller->mode == MODE_POLL) {
 800fb60:	7873      	ldrb	r3, [r6, #1]
 800fb62:	2b01      	cmp	r3, #1
 800fb64:	d00d      	beq.n	800fb82 <signal_poll_event+0x2c>
		} else if (poller->mode == MODE_TRIGGERED) {
 800fb66:	2b02      	cmp	r3, #2
 800fb68:	d012      	beq.n	800fb90 <signal_poll_event+0x3a>
		poller->is_polling = false;
 800fb6a:	2000      	movs	r0, #0
 800fb6c:	7030      	strb	r0, [r6, #0]
	event->poller = NULL;
 800fb6e:	2300      	movs	r3, #0
 800fb70:	60a3      	str	r3, [r4, #8]
	event->state |= state;
 800fb72:	68e3      	ldr	r3, [r4, #12]
 800fb74:	f3c3 3145 	ubfx	r1, r3, #13, #6
 800fb78:	430d      	orrs	r5, r1
 800fb7a:	f365 3352 	bfi	r3, r5, #13, #6
 800fb7e:	60e3      	str	r3, [r4, #12]
}
 800fb80:	bd70      	pop	{r4, r5, r6, pc}
			retcode = signal_poller(event, state);
 800fb82:	f7ff ffa0 	bl	800fac6 <signal_poller>
		poller->is_polling = false;
 800fb86:	2300      	movs	r3, #0
 800fb88:	7033      	strb	r3, [r6, #0]
		if (retcode < 0) {
 800fb8a:	4298      	cmp	r0, r3
 800fb8c:	daef      	bge.n	800fb6e <signal_poll_event+0x18>
 800fb8e:	e7f7      	b.n	800fb80 <signal_poll_event+0x2a>
			retcode = signal_triggered_work(event, state);
 800fb90:	f7ff ffcc 	bl	800fb2c <signal_triggered_work>
 800fb94:	e7f7      	b.n	800fb86 <signal_poll_event+0x30>
	int retcode = 0;
 800fb96:	2000      	movs	r0, #0
 800fb98:	e7e9      	b.n	800fb6e <signal_poll_event+0x18>

0800fb9a <z_handle_obj_poll_events>:
{
 800fb9a:	b508      	push	{r3, lr}
 800fb9c:	4603      	mov	r3, r0
	return list->head == list;
 800fb9e:	6800      	ldr	r0, [r0, #0]
	if (!sys_dlist_is_empty(list)) {
 800fba0:	4283      	cmp	r3, r0
 800fba2:	d009      	beq.n	800fbb8 <z_handle_obj_poll_events+0x1e>
	sys_dnode_t *const prev = node->prev;
 800fba4:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;
 800fba6:	6803      	ldr	r3, [r0, #0]
	prev->next = next;
 800fba8:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800fbaa:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 800fbac:	2300      	movs	r3, #0
 800fbae:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
 800fbb0:	6043      	str	r3, [r0, #4]
	if (poll_event != NULL) {
 800fbb2:	b108      	cbz	r0, 800fbb8 <z_handle_obj_poll_events+0x1e>
		(void) signal_poll_event(poll_event, state);
 800fbb4:	f7ff ffcf 	bl	800fb56 <signal_poll_event>
}
 800fbb8:	bd08      	pop	{r3, pc}

0800fbba <main>:
	return sys_clock_cycle_get_64();
}

static ALWAYS_INLINE void arch_nop(void)
{
	__asm__ volatile("nop");
 800fbba:	bf00      	nop

void __weak main(void)
{
	/* NOP default main() if the application does not provide one. */
	arch_nop();
}
 800fbbc:	4770      	bx	lr

0800fbbe <k_heap_init>:
{
 800fbbe:	b510      	push	{r4, lr}
 800fbc0:	f100 040c 	add.w	r4, r0, #12
	list->head = (sys_dnode_t *)list;
 800fbc4:	60c4      	str	r4, [r0, #12]
	list->tail = (sys_dnode_t *)list;
 800fbc6:	6104      	str	r4, [r0, #16]
	sys_heap_init(&h->heap, mem, bytes);
 800fbc8:	f7fd feb6 	bl	800d938 <sys_heap_init>
}
 800fbcc:	bd10      	pop	{r4, pc}

0800fbce <memcpy>:
 800fbce:	440a      	add	r2, r1
 800fbd0:	4291      	cmp	r1, r2
 800fbd2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800fbd6:	d100      	bne.n	800fbda <memcpy+0xc>
 800fbd8:	4770      	bx	lr
 800fbda:	b510      	push	{r4, lr}
 800fbdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fbe0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fbe4:	4291      	cmp	r1, r2
 800fbe6:	d1f9      	bne.n	800fbdc <memcpy+0xe>
 800fbe8:	bd10      	pop	{r4, pc}

0800fbea <memset>:
 800fbea:	4402      	add	r2, r0
 800fbec:	4603      	mov	r3, r0
 800fbee:	4293      	cmp	r3, r2
 800fbf0:	d100      	bne.n	800fbf4 <memset+0xa>
 800fbf2:	4770      	bx	lr
 800fbf4:	f803 1b01 	strb.w	r1, [r3], #1
 800fbf8:	e7f9      	b.n	800fbee <memset+0x4>

0800fbfa <__cvt>:
 800fbfa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fbfe:	b088      	sub	sp, #32
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	461f      	mov	r7, r3
 800fc04:	4614      	mov	r4, r2
 800fc06:	bfb8      	it	lt
 800fc08:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800fc0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fc0e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800fc10:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800fc14:	bfb6      	itet	lt
 800fc16:	461f      	movlt	r7, r3
 800fc18:	2300      	movge	r3, #0
 800fc1a:	232d      	movlt	r3, #45	; 0x2d
 800fc1c:	7013      	strb	r3, [r2, #0]
 800fc1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fc20:	f023 0820 	bic.w	r8, r3, #32
 800fc24:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fc28:	d005      	beq.n	800fc36 <__cvt+0x3c>
 800fc2a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800fc2e:	d100      	bne.n	800fc32 <__cvt+0x38>
 800fc30:	3501      	adds	r5, #1
 800fc32:	2302      	movs	r3, #2
 800fc34:	e000      	b.n	800fc38 <__cvt+0x3e>
 800fc36:	2303      	movs	r3, #3
 800fc38:	aa07      	add	r2, sp, #28
 800fc3a:	9204      	str	r2, [sp, #16]
 800fc3c:	aa06      	add	r2, sp, #24
 800fc3e:	e9cd a202 	strd	sl, r2, [sp, #8]
 800fc42:	e9cd 3500 	strd	r3, r5, [sp]
 800fc46:	4622      	mov	r2, r4
 800fc48:	463b      	mov	r3, r7
 800fc4a:	f7f1 f97d 	bl	8000f48 <_dtoa_r>
 800fc4e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800fc52:	4606      	mov	r6, r0
 800fc54:	d102      	bne.n	800fc5c <__cvt+0x62>
 800fc56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fc58:	07db      	lsls	r3, r3, #31
 800fc5a:	d522      	bpl.n	800fca2 <__cvt+0xa8>
 800fc5c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fc60:	eb06 0905 	add.w	r9, r6, r5
 800fc64:	d110      	bne.n	800fc88 <__cvt+0x8e>
 800fc66:	7833      	ldrb	r3, [r6, #0]
 800fc68:	2b30      	cmp	r3, #48	; 0x30
 800fc6a:	d10a      	bne.n	800fc82 <__cvt+0x88>
 800fc6c:	2200      	movs	r2, #0
 800fc6e:	2300      	movs	r3, #0
 800fc70:	4620      	mov	r0, r4
 800fc72:	4639      	mov	r1, r7
 800fc74:	f7f0 ff22 	bl	8000abc <__aeabi_dcmpeq>
 800fc78:	b918      	cbnz	r0, 800fc82 <__cvt+0x88>
 800fc7a:	f1c5 0501 	rsb	r5, r5, #1
 800fc7e:	f8ca 5000 	str.w	r5, [sl]
 800fc82:	f8da 3000 	ldr.w	r3, [sl]
 800fc86:	4499      	add	r9, r3
 800fc88:	2200      	movs	r2, #0
 800fc8a:	2300      	movs	r3, #0
 800fc8c:	4620      	mov	r0, r4
 800fc8e:	4639      	mov	r1, r7
 800fc90:	f7f0 ff14 	bl	8000abc <__aeabi_dcmpeq>
 800fc94:	b108      	cbz	r0, 800fc9a <__cvt+0xa0>
 800fc96:	f8cd 901c 	str.w	r9, [sp, #28]
 800fc9a:	2230      	movs	r2, #48	; 0x30
 800fc9c:	9b07      	ldr	r3, [sp, #28]
 800fc9e:	454b      	cmp	r3, r9
 800fca0:	d307      	bcc.n	800fcb2 <__cvt+0xb8>
 800fca2:	9b07      	ldr	r3, [sp, #28]
 800fca4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800fca6:	1b9b      	subs	r3, r3, r6
 800fca8:	4630      	mov	r0, r6
 800fcaa:	6013      	str	r3, [r2, #0]
 800fcac:	b008      	add	sp, #32
 800fcae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fcb2:	1c59      	adds	r1, r3, #1
 800fcb4:	9107      	str	r1, [sp, #28]
 800fcb6:	701a      	strb	r2, [r3, #0]
 800fcb8:	e7f0      	b.n	800fc9c <__cvt+0xa2>

0800fcba <__exponent>:
 800fcba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fcbc:	4603      	mov	r3, r0
 800fcbe:	2900      	cmp	r1, #0
 800fcc0:	bfb8      	it	lt
 800fcc2:	4249      	neglt	r1, r1
 800fcc4:	f803 2b02 	strb.w	r2, [r3], #2
 800fcc8:	bfb4      	ite	lt
 800fcca:	222d      	movlt	r2, #45	; 0x2d
 800fccc:	222b      	movge	r2, #43	; 0x2b
 800fcce:	2909      	cmp	r1, #9
 800fcd0:	7042      	strb	r2, [r0, #1]
 800fcd2:	dd2a      	ble.n	800fd2a <__exponent+0x70>
 800fcd4:	f10d 0407 	add.w	r4, sp, #7
 800fcd8:	46a4      	mov	ip, r4
 800fcda:	270a      	movs	r7, #10
 800fcdc:	46a6      	mov	lr, r4
 800fcde:	460a      	mov	r2, r1
 800fce0:	fb91 f6f7 	sdiv	r6, r1, r7
 800fce4:	fb07 1516 	mls	r5, r7, r6, r1
 800fce8:	3530      	adds	r5, #48	; 0x30
 800fcea:	2a63      	cmp	r2, #99	; 0x63
 800fcec:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800fcf0:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800fcf4:	4631      	mov	r1, r6
 800fcf6:	dcf1      	bgt.n	800fcdc <__exponent+0x22>
 800fcf8:	3130      	adds	r1, #48	; 0x30
 800fcfa:	f1ae 0502 	sub.w	r5, lr, #2
 800fcfe:	f804 1c01 	strb.w	r1, [r4, #-1]
 800fd02:	1c44      	adds	r4, r0, #1
 800fd04:	4629      	mov	r1, r5
 800fd06:	4561      	cmp	r1, ip
 800fd08:	d30a      	bcc.n	800fd20 <__exponent+0x66>
 800fd0a:	f10d 0209 	add.w	r2, sp, #9
 800fd0e:	eba2 020e 	sub.w	r2, r2, lr
 800fd12:	4565      	cmp	r5, ip
 800fd14:	bf88      	it	hi
 800fd16:	2200      	movhi	r2, #0
 800fd18:	4413      	add	r3, r2
 800fd1a:	1a18      	subs	r0, r3, r0
 800fd1c:	b003      	add	sp, #12
 800fd1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd20:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fd24:	f804 2f01 	strb.w	r2, [r4, #1]!
 800fd28:	e7ed      	b.n	800fd06 <__exponent+0x4c>
 800fd2a:	2330      	movs	r3, #48	; 0x30
 800fd2c:	3130      	adds	r1, #48	; 0x30
 800fd2e:	7083      	strb	r3, [r0, #2]
 800fd30:	70c1      	strb	r1, [r0, #3]
 800fd32:	1d03      	adds	r3, r0, #4
 800fd34:	e7f1      	b.n	800fd1a <__exponent+0x60>

0800fd36 <_printf_common>:
 800fd36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd3a:	4616      	mov	r6, r2
 800fd3c:	4699      	mov	r9, r3
 800fd3e:	688a      	ldr	r2, [r1, #8]
 800fd40:	690b      	ldr	r3, [r1, #16]
 800fd42:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800fd46:	4293      	cmp	r3, r2
 800fd48:	bfb8      	it	lt
 800fd4a:	4613      	movlt	r3, r2
 800fd4c:	6033      	str	r3, [r6, #0]
 800fd4e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800fd52:	4607      	mov	r7, r0
 800fd54:	460c      	mov	r4, r1
 800fd56:	b10a      	cbz	r2, 800fd5c <_printf_common+0x26>
 800fd58:	3301      	adds	r3, #1
 800fd5a:	6033      	str	r3, [r6, #0]
 800fd5c:	6823      	ldr	r3, [r4, #0]
 800fd5e:	0699      	lsls	r1, r3, #26
 800fd60:	bf42      	ittt	mi
 800fd62:	6833      	ldrmi	r3, [r6, #0]
 800fd64:	3302      	addmi	r3, #2
 800fd66:	6033      	strmi	r3, [r6, #0]
 800fd68:	6825      	ldr	r5, [r4, #0]
 800fd6a:	f015 0506 	ands.w	r5, r5, #6
 800fd6e:	d106      	bne.n	800fd7e <_printf_common+0x48>
 800fd70:	f104 0a19 	add.w	sl, r4, #25
 800fd74:	68e3      	ldr	r3, [r4, #12]
 800fd76:	6832      	ldr	r2, [r6, #0]
 800fd78:	1a9b      	subs	r3, r3, r2
 800fd7a:	42ab      	cmp	r3, r5
 800fd7c:	dc26      	bgt.n	800fdcc <_printf_common+0x96>
 800fd7e:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800fd82:	1e13      	subs	r3, r2, #0
 800fd84:	6822      	ldr	r2, [r4, #0]
 800fd86:	bf18      	it	ne
 800fd88:	2301      	movne	r3, #1
 800fd8a:	0692      	lsls	r2, r2, #26
 800fd8c:	d42b      	bmi.n	800fde6 <_printf_common+0xb0>
 800fd8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fd92:	4649      	mov	r1, r9
 800fd94:	4638      	mov	r0, r7
 800fd96:	47c0      	blx	r8
 800fd98:	3001      	adds	r0, #1
 800fd9a:	d01e      	beq.n	800fdda <_printf_common+0xa4>
 800fd9c:	6823      	ldr	r3, [r4, #0]
 800fd9e:	68e5      	ldr	r5, [r4, #12]
 800fda0:	6832      	ldr	r2, [r6, #0]
 800fda2:	f003 0306 	and.w	r3, r3, #6
 800fda6:	2b04      	cmp	r3, #4
 800fda8:	bf08      	it	eq
 800fdaa:	1aad      	subeq	r5, r5, r2
 800fdac:	68a3      	ldr	r3, [r4, #8]
 800fdae:	6922      	ldr	r2, [r4, #16]
 800fdb0:	bf0c      	ite	eq
 800fdb2:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fdb6:	2500      	movne	r5, #0
 800fdb8:	4293      	cmp	r3, r2
 800fdba:	bfc4      	itt	gt
 800fdbc:	1a9b      	subgt	r3, r3, r2
 800fdbe:	18ed      	addgt	r5, r5, r3
 800fdc0:	2600      	movs	r6, #0
 800fdc2:	341a      	adds	r4, #26
 800fdc4:	42b5      	cmp	r5, r6
 800fdc6:	d11a      	bne.n	800fdfe <_printf_common+0xc8>
 800fdc8:	2000      	movs	r0, #0
 800fdca:	e008      	b.n	800fdde <_printf_common+0xa8>
 800fdcc:	2301      	movs	r3, #1
 800fdce:	4652      	mov	r2, sl
 800fdd0:	4649      	mov	r1, r9
 800fdd2:	4638      	mov	r0, r7
 800fdd4:	47c0      	blx	r8
 800fdd6:	3001      	adds	r0, #1
 800fdd8:	d103      	bne.n	800fde2 <_printf_common+0xac>
 800fdda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fdde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fde2:	3501      	adds	r5, #1
 800fde4:	e7c6      	b.n	800fd74 <_printf_common+0x3e>
 800fde6:	18e1      	adds	r1, r4, r3
 800fde8:	1c5a      	adds	r2, r3, #1
 800fdea:	2030      	movs	r0, #48	; 0x30
 800fdec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800fdf0:	4422      	add	r2, r4
 800fdf2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800fdf6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800fdfa:	3302      	adds	r3, #2
 800fdfc:	e7c7      	b.n	800fd8e <_printf_common+0x58>
 800fdfe:	2301      	movs	r3, #1
 800fe00:	4622      	mov	r2, r4
 800fe02:	4649      	mov	r1, r9
 800fe04:	4638      	mov	r0, r7
 800fe06:	47c0      	blx	r8
 800fe08:	3001      	adds	r0, #1
 800fe0a:	d0e6      	beq.n	800fdda <_printf_common+0xa4>
 800fe0c:	3601      	adds	r6, #1
 800fe0e:	e7d9      	b.n	800fdc4 <_printf_common+0x8e>

0800fe10 <strnlen>:
 800fe10:	b510      	push	{r4, lr}
 800fe12:	4602      	mov	r2, r0
 800fe14:	4401      	add	r1, r0
 800fe16:	428a      	cmp	r2, r1
 800fe18:	4613      	mov	r3, r2
 800fe1a:	d003      	beq.n	800fe24 <strnlen+0x14>
 800fe1c:	781c      	ldrb	r4, [r3, #0]
 800fe1e:	3201      	adds	r2, #1
 800fe20:	2c00      	cmp	r4, #0
 800fe22:	d1f8      	bne.n	800fe16 <strnlen+0x6>
 800fe24:	1a18      	subs	r0, r3, r0
 800fe26:	bd10      	pop	{r4, pc}

0800fe28 <quorem>:
 800fe28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe2c:	6903      	ldr	r3, [r0, #16]
 800fe2e:	690c      	ldr	r4, [r1, #16]
 800fe30:	42a3      	cmp	r3, r4
 800fe32:	4607      	mov	r7, r0
 800fe34:	db7d      	blt.n	800ff32 <quorem+0x10a>
 800fe36:	3c01      	subs	r4, #1
 800fe38:	f101 0814 	add.w	r8, r1, #20
 800fe3c:	f100 0514 	add.w	r5, r0, #20
 800fe40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fe44:	9301      	str	r3, [sp, #4]
 800fe46:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fe4a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fe4e:	3301      	adds	r3, #1
 800fe50:	429a      	cmp	r2, r3
 800fe52:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800fe56:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fe5a:	fbb2 f6f3 	udiv	r6, r2, r3
 800fe5e:	d32e      	bcc.n	800febe <quorem+0x96>
 800fe60:	f04f 0e00 	mov.w	lr, #0
 800fe64:	4640      	mov	r0, r8
 800fe66:	46ac      	mov	ip, r5
 800fe68:	46f2      	mov	sl, lr
 800fe6a:	f850 2b04 	ldr.w	r2, [r0], #4
 800fe6e:	b293      	uxth	r3, r2
 800fe70:	fb06 e303 	mla	r3, r6, r3, lr
 800fe74:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800fe78:	0c12      	lsrs	r2, r2, #16
 800fe7a:	b29b      	uxth	r3, r3
 800fe7c:	fb06 e202 	mla	r2, r6, r2, lr
 800fe80:	ebaa 0303 	sub.w	r3, sl, r3
 800fe84:	f8dc a000 	ldr.w	sl, [ip]
 800fe88:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800fe8c:	b292      	uxth	r2, r2
 800fe8e:	fa13 f38a 	uxtah	r3, r3, sl
 800fe92:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800fe96:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fe9a:	b29b      	uxth	r3, r3
 800fe9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fea0:	4581      	cmp	r9, r0
 800fea2:	f84c 3b04 	str.w	r3, [ip], #4
 800fea6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800feaa:	d2de      	bcs.n	800fe6a <quorem+0x42>
 800feac:	f855 300b 	ldr.w	r3, [r5, fp]
 800feb0:	b92b      	cbnz	r3, 800febe <quorem+0x96>
 800feb2:	9b01      	ldr	r3, [sp, #4]
 800feb4:	3b04      	subs	r3, #4
 800feb6:	429d      	cmp	r5, r3
 800feb8:	461a      	mov	r2, r3
 800feba:	d32e      	bcc.n	800ff1a <quorem+0xf2>
 800febc:	613c      	str	r4, [r7, #16]
 800febe:	4638      	mov	r0, r7
 800fec0:	f000 f886 	bl	800ffd0 <__mcmp>
 800fec4:	2800      	cmp	r0, #0
 800fec6:	db24      	blt.n	800ff12 <quorem+0xea>
 800fec8:	3601      	adds	r6, #1
 800feca:	4628      	mov	r0, r5
 800fecc:	f04f 0c00 	mov.w	ip, #0
 800fed0:	f858 2b04 	ldr.w	r2, [r8], #4
 800fed4:	f8d0 e000 	ldr.w	lr, [r0]
 800fed8:	b293      	uxth	r3, r2
 800feda:	ebac 0303 	sub.w	r3, ip, r3
 800fede:	0c12      	lsrs	r2, r2, #16
 800fee0:	fa13 f38e 	uxtah	r3, r3, lr
 800fee4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800fee8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800feec:	b29b      	uxth	r3, r3
 800feee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fef2:	45c1      	cmp	r9, r8
 800fef4:	f840 3b04 	str.w	r3, [r0], #4
 800fef8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800fefc:	d2e8      	bcs.n	800fed0 <quorem+0xa8>
 800fefe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ff02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ff06:	b922      	cbnz	r2, 800ff12 <quorem+0xea>
 800ff08:	3b04      	subs	r3, #4
 800ff0a:	429d      	cmp	r5, r3
 800ff0c:	461a      	mov	r2, r3
 800ff0e:	d30a      	bcc.n	800ff26 <quorem+0xfe>
 800ff10:	613c      	str	r4, [r7, #16]
 800ff12:	4630      	mov	r0, r6
 800ff14:	b003      	add	sp, #12
 800ff16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff1a:	6812      	ldr	r2, [r2, #0]
 800ff1c:	3b04      	subs	r3, #4
 800ff1e:	2a00      	cmp	r2, #0
 800ff20:	d1cc      	bne.n	800febc <quorem+0x94>
 800ff22:	3c01      	subs	r4, #1
 800ff24:	e7c7      	b.n	800feb6 <quorem+0x8e>
 800ff26:	6812      	ldr	r2, [r2, #0]
 800ff28:	3b04      	subs	r3, #4
 800ff2a:	2a00      	cmp	r2, #0
 800ff2c:	d1f0      	bne.n	800ff10 <quorem+0xe8>
 800ff2e:	3c01      	subs	r4, #1
 800ff30:	e7eb      	b.n	800ff0a <quorem+0xe2>
 800ff32:	2000      	movs	r0, #0
 800ff34:	e7ee      	b.n	800ff14 <quorem+0xec>

0800ff36 <__hi0bits>:
 800ff36:	0c02      	lsrs	r2, r0, #16
 800ff38:	0412      	lsls	r2, r2, #16
 800ff3a:	4603      	mov	r3, r0
 800ff3c:	b9ca      	cbnz	r2, 800ff72 <__hi0bits+0x3c>
 800ff3e:	0403      	lsls	r3, r0, #16
 800ff40:	2010      	movs	r0, #16
 800ff42:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ff46:	bf04      	itt	eq
 800ff48:	021b      	lsleq	r3, r3, #8
 800ff4a:	3008      	addeq	r0, #8
 800ff4c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ff50:	bf04      	itt	eq
 800ff52:	011b      	lsleq	r3, r3, #4
 800ff54:	3004      	addeq	r0, #4
 800ff56:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ff5a:	bf04      	itt	eq
 800ff5c:	009b      	lsleq	r3, r3, #2
 800ff5e:	3002      	addeq	r0, #2
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	db05      	blt.n	800ff70 <__hi0bits+0x3a>
 800ff64:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800ff68:	f100 0001 	add.w	r0, r0, #1
 800ff6c:	bf08      	it	eq
 800ff6e:	2020      	moveq	r0, #32
 800ff70:	4770      	bx	lr
 800ff72:	2000      	movs	r0, #0
 800ff74:	e7e5      	b.n	800ff42 <__hi0bits+0xc>

0800ff76 <__lo0bits>:
 800ff76:	6803      	ldr	r3, [r0, #0]
 800ff78:	4602      	mov	r2, r0
 800ff7a:	f013 0007 	ands.w	r0, r3, #7
 800ff7e:	d00b      	beq.n	800ff98 <__lo0bits+0x22>
 800ff80:	07d9      	lsls	r1, r3, #31
 800ff82:	d421      	bmi.n	800ffc8 <__lo0bits+0x52>
 800ff84:	0798      	lsls	r0, r3, #30
 800ff86:	bf49      	itett	mi
 800ff88:	085b      	lsrmi	r3, r3, #1
 800ff8a:	089b      	lsrpl	r3, r3, #2
 800ff8c:	2001      	movmi	r0, #1
 800ff8e:	6013      	strmi	r3, [r2, #0]
 800ff90:	bf5c      	itt	pl
 800ff92:	6013      	strpl	r3, [r2, #0]
 800ff94:	2002      	movpl	r0, #2
 800ff96:	4770      	bx	lr
 800ff98:	b299      	uxth	r1, r3
 800ff9a:	b909      	cbnz	r1, 800ffa0 <__lo0bits+0x2a>
 800ff9c:	0c1b      	lsrs	r3, r3, #16
 800ff9e:	2010      	movs	r0, #16
 800ffa0:	b2d9      	uxtb	r1, r3
 800ffa2:	b909      	cbnz	r1, 800ffa8 <__lo0bits+0x32>
 800ffa4:	3008      	adds	r0, #8
 800ffa6:	0a1b      	lsrs	r3, r3, #8
 800ffa8:	0719      	lsls	r1, r3, #28
 800ffaa:	bf04      	itt	eq
 800ffac:	091b      	lsreq	r3, r3, #4
 800ffae:	3004      	addeq	r0, #4
 800ffb0:	0799      	lsls	r1, r3, #30
 800ffb2:	bf04      	itt	eq
 800ffb4:	089b      	lsreq	r3, r3, #2
 800ffb6:	3002      	addeq	r0, #2
 800ffb8:	07d9      	lsls	r1, r3, #31
 800ffba:	d403      	bmi.n	800ffc4 <__lo0bits+0x4e>
 800ffbc:	085b      	lsrs	r3, r3, #1
 800ffbe:	f100 0001 	add.w	r0, r0, #1
 800ffc2:	d003      	beq.n	800ffcc <__lo0bits+0x56>
 800ffc4:	6013      	str	r3, [r2, #0]
 800ffc6:	4770      	bx	lr
 800ffc8:	2000      	movs	r0, #0
 800ffca:	4770      	bx	lr
 800ffcc:	2020      	movs	r0, #32
 800ffce:	4770      	bx	lr

0800ffd0 <__mcmp>:
 800ffd0:	690a      	ldr	r2, [r1, #16]
 800ffd2:	4603      	mov	r3, r0
 800ffd4:	6900      	ldr	r0, [r0, #16]
 800ffd6:	1a80      	subs	r0, r0, r2
 800ffd8:	b530      	push	{r4, r5, lr}
 800ffda:	d10d      	bne.n	800fff8 <__mcmp+0x28>
 800ffdc:	3314      	adds	r3, #20
 800ffde:	3114      	adds	r1, #20
 800ffe0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ffe4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ffe8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ffec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fff0:	4295      	cmp	r5, r2
 800fff2:	d002      	beq.n	800fffa <__mcmp+0x2a>
 800fff4:	d304      	bcc.n	8010000 <__mcmp+0x30>
 800fff6:	2001      	movs	r0, #1
 800fff8:	bd30      	pop	{r4, r5, pc}
 800fffa:	42a3      	cmp	r3, r4
 800fffc:	d3f4      	bcc.n	800ffe8 <__mcmp+0x18>
 800fffe:	e7fb      	b.n	800fff8 <__mcmp+0x28>
 8010000:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010004:	e7f8      	b.n	800fff8 <__mcmp+0x28>

08010006 <_calloc_r>:
 8010006:	b538      	push	{r3, r4, r5, lr}
 8010008:	fb02 f501 	mul.w	r5, r2, r1
 801000c:	4629      	mov	r1, r5
 801000e:	f7fb fff1 	bl	800bff4 <_malloc_r>
 8010012:	4604      	mov	r4, r0
 8010014:	b118      	cbz	r0, 801001e <_calloc_r+0x18>
 8010016:	462a      	mov	r2, r5
 8010018:	2100      	movs	r1, #0
 801001a:	f7ff fde6 	bl	800fbea <memset>
 801001e:	4620      	mov	r0, r4
 8010020:	bd38      	pop	{r3, r4, r5, pc}

08010022 <__ascii_mbtowc>:
 8010022:	b082      	sub	sp, #8
 8010024:	b901      	cbnz	r1, 8010028 <__ascii_mbtowc+0x6>
 8010026:	a901      	add	r1, sp, #4
 8010028:	b142      	cbz	r2, 801003c <__ascii_mbtowc+0x1a>
 801002a:	b14b      	cbz	r3, 8010040 <__ascii_mbtowc+0x1e>
 801002c:	7813      	ldrb	r3, [r2, #0]
 801002e:	600b      	str	r3, [r1, #0]
 8010030:	7812      	ldrb	r2, [r2, #0]
 8010032:	1e10      	subs	r0, r2, #0
 8010034:	bf18      	it	ne
 8010036:	2001      	movne	r0, #1
 8010038:	b002      	add	sp, #8
 801003a:	4770      	bx	lr
 801003c:	4610      	mov	r0, r2
 801003e:	e7fb      	b.n	8010038 <__ascii_mbtowc+0x16>
 8010040:	f06f 0001 	mvn.w	r0, #1
 8010044:	e7f8      	b.n	8010038 <__ascii_mbtowc+0x16>

08010046 <__sfputc_r>:
 8010046:	6893      	ldr	r3, [r2, #8]
 8010048:	3b01      	subs	r3, #1
 801004a:	2b00      	cmp	r3, #0
 801004c:	b410      	push	{r4}
 801004e:	6093      	str	r3, [r2, #8]
 8010050:	da07      	bge.n	8010062 <__sfputc_r+0x1c>
 8010052:	6994      	ldr	r4, [r2, #24]
 8010054:	42a3      	cmp	r3, r4
 8010056:	db01      	blt.n	801005c <__sfputc_r+0x16>
 8010058:	290a      	cmp	r1, #10
 801005a:	d102      	bne.n	8010062 <__sfputc_r+0x1c>
 801005c:	bc10      	pop	{r4}
 801005e:	f7fd b807 	b.w	800d070 <__swbuf_r>
 8010062:	6813      	ldr	r3, [r2, #0]
 8010064:	1c58      	adds	r0, r3, #1
 8010066:	6010      	str	r0, [r2, #0]
 8010068:	7019      	strb	r1, [r3, #0]
 801006a:	4608      	mov	r0, r1
 801006c:	bc10      	pop	{r4}
 801006e:	4770      	bx	lr

08010070 <__sfputs_r>:
 8010070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010072:	4606      	mov	r6, r0
 8010074:	460f      	mov	r7, r1
 8010076:	4614      	mov	r4, r2
 8010078:	18d5      	adds	r5, r2, r3
 801007a:	42ac      	cmp	r4, r5
 801007c:	d101      	bne.n	8010082 <__sfputs_r+0x12>
 801007e:	2000      	movs	r0, #0
 8010080:	e007      	b.n	8010092 <__sfputs_r+0x22>
 8010082:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010086:	463a      	mov	r2, r7
 8010088:	4630      	mov	r0, r6
 801008a:	f7ff ffdc 	bl	8010046 <__sfputc_r>
 801008e:	1c43      	adds	r3, r0, #1
 8010090:	d1f3      	bne.n	801007a <__sfputs_r+0xa>
 8010092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010094 <__ascii_wctomb>:
 8010094:	4603      	mov	r3, r0
 8010096:	4608      	mov	r0, r1
 8010098:	b141      	cbz	r1, 80100ac <__ascii_wctomb+0x18>
 801009a:	2aff      	cmp	r2, #255	; 0xff
 801009c:	d904      	bls.n	80100a8 <__ascii_wctomb+0x14>
 801009e:	228a      	movs	r2, #138	; 0x8a
 80100a0:	601a      	str	r2, [r3, #0]
 80100a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80100a6:	4770      	bx	lr
 80100a8:	700a      	strb	r2, [r1, #0]
 80100aa:	2001      	movs	r0, #1
 80100ac:	4770      	bx	lr

080100ae <abort>:
 80100ae:	b508      	push	{r3, lr}
 80100b0:	2006      	movs	r0, #6
 80100b2:	f7fd fa5b 	bl	800d56c <raise>
 80100b6:	2001      	movs	r0, #1
 80100b8:	f7f5 fd70 	bl	8005b9c <_exit>

080100bc <__sfmoreglue>:
 80100bc:	b570      	push	{r4, r5, r6, lr}
 80100be:	2268      	movs	r2, #104	; 0x68
 80100c0:	1e4d      	subs	r5, r1, #1
 80100c2:	4355      	muls	r5, r2
 80100c4:	460e      	mov	r6, r1
 80100c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80100ca:	f7fb ff93 	bl	800bff4 <_malloc_r>
 80100ce:	4604      	mov	r4, r0
 80100d0:	b140      	cbz	r0, 80100e4 <__sfmoreglue+0x28>
 80100d2:	2100      	movs	r1, #0
 80100d4:	e9c0 1600 	strd	r1, r6, [r0]
 80100d8:	300c      	adds	r0, #12
 80100da:	60a0      	str	r0, [r4, #8]
 80100dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80100e0:	f7ff fd83 	bl	800fbea <memset>
 80100e4:	4620      	mov	r0, r4
 80100e6:	bd70      	pop	{r4, r5, r6, pc}

080100e8 <_fwalk_reent>:
 80100e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80100ec:	4606      	mov	r6, r0
 80100ee:	4688      	mov	r8, r1
 80100f0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80100f4:	2700      	movs	r7, #0
 80100f6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80100fa:	f1b9 0901 	subs.w	r9, r9, #1
 80100fe:	d505      	bpl.n	801010c <_fwalk_reent+0x24>
 8010100:	6824      	ldr	r4, [r4, #0]
 8010102:	2c00      	cmp	r4, #0
 8010104:	d1f7      	bne.n	80100f6 <_fwalk_reent+0xe>
 8010106:	4638      	mov	r0, r7
 8010108:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801010c:	89ab      	ldrh	r3, [r5, #12]
 801010e:	2b01      	cmp	r3, #1
 8010110:	d907      	bls.n	8010122 <_fwalk_reent+0x3a>
 8010112:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010116:	3301      	adds	r3, #1
 8010118:	d003      	beq.n	8010122 <_fwalk_reent+0x3a>
 801011a:	4629      	mov	r1, r5
 801011c:	4630      	mov	r0, r6
 801011e:	47c0      	blx	r8
 8010120:	4307      	orrs	r7, r0
 8010122:	3568      	adds	r5, #104	; 0x68
 8010124:	e7e9      	b.n	80100fa <_fwalk_reent+0x12>

08010126 <__swhatbuf_r>:
 8010126:	b570      	push	{r4, r5, r6, lr}
 8010128:	460e      	mov	r6, r1
 801012a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801012e:	2900      	cmp	r1, #0
 8010130:	b096      	sub	sp, #88	; 0x58
 8010132:	4614      	mov	r4, r2
 8010134:	461d      	mov	r5, r3
 8010136:	da08      	bge.n	801014a <__swhatbuf_r+0x24>
 8010138:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801013c:	2200      	movs	r2, #0
 801013e:	602a      	str	r2, [r5, #0]
 8010140:	061a      	lsls	r2, r3, #24
 8010142:	d410      	bmi.n	8010166 <__swhatbuf_r+0x40>
 8010144:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010148:	e00e      	b.n	8010168 <__swhatbuf_r+0x42>
 801014a:	466a      	mov	r2, sp
 801014c:	f7fd fa4a 	bl	800d5e4 <_fstat_r>
 8010150:	2800      	cmp	r0, #0
 8010152:	dbf1      	blt.n	8010138 <__swhatbuf_r+0x12>
 8010154:	9a01      	ldr	r2, [sp, #4]
 8010156:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801015a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801015e:	425a      	negs	r2, r3
 8010160:	415a      	adcs	r2, r3
 8010162:	602a      	str	r2, [r5, #0]
 8010164:	e7ee      	b.n	8010144 <__swhatbuf_r+0x1e>
 8010166:	2340      	movs	r3, #64	; 0x40
 8010168:	2000      	movs	r0, #0
 801016a:	6023      	str	r3, [r4, #0]
 801016c:	b016      	add	sp, #88	; 0x58
 801016e:	bd70      	pop	{r4, r5, r6, pc}

08010170 <_raise_r>:
 8010170:	291f      	cmp	r1, #31
 8010172:	b538      	push	{r3, r4, r5, lr}
 8010174:	4604      	mov	r4, r0
 8010176:	460d      	mov	r5, r1
 8010178:	d904      	bls.n	8010184 <_raise_r+0x14>
 801017a:	2316      	movs	r3, #22
 801017c:	6003      	str	r3, [r0, #0]
 801017e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010182:	bd38      	pop	{r3, r4, r5, pc}
 8010184:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010186:	b112      	cbz	r2, 801018e <_raise_r+0x1e>
 8010188:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801018c:	b94b      	cbnz	r3, 80101a2 <_raise_r+0x32>
 801018e:	4620      	mov	r0, r4
 8010190:	f000 f816 	bl	80101c0 <_getpid_r>
 8010194:	462a      	mov	r2, r5
 8010196:	4601      	mov	r1, r0
 8010198:	4620      	mov	r0, r4
 801019a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801019e:	f7fd b9ed 	b.w	800d57c <_kill_r>
 80101a2:	2b01      	cmp	r3, #1
 80101a4:	d00a      	beq.n	80101bc <_raise_r+0x4c>
 80101a6:	1c59      	adds	r1, r3, #1
 80101a8:	d103      	bne.n	80101b2 <_raise_r+0x42>
 80101aa:	2316      	movs	r3, #22
 80101ac:	6003      	str	r3, [r0, #0]
 80101ae:	2001      	movs	r0, #1
 80101b0:	e7e7      	b.n	8010182 <_raise_r+0x12>
 80101b2:	2400      	movs	r4, #0
 80101b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80101b8:	4628      	mov	r0, r5
 80101ba:	4798      	blx	r3
 80101bc:	2000      	movs	r0, #0
 80101be:	e7e0      	b.n	8010182 <_raise_r+0x12>

080101c0 <_getpid_r>:
 80101c0:	f7fe b839 	b.w	800e236 <_getpid>

080101c4 <__sread>:
 80101c4:	b510      	push	{r4, lr}
 80101c6:	460c      	mov	r4, r1
 80101c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101cc:	f7fd fa3e 	bl	800d64c <_read_r>
 80101d0:	2800      	cmp	r0, #0
 80101d2:	bfab      	itete	ge
 80101d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80101d6:	89a3      	ldrhlt	r3, [r4, #12]
 80101d8:	181b      	addge	r3, r3, r0
 80101da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80101de:	bfac      	ite	ge
 80101e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80101e2:	81a3      	strhlt	r3, [r4, #12]
 80101e4:	bd10      	pop	{r4, pc}

080101e6 <__swrite>:
 80101e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101ea:	461f      	mov	r7, r3
 80101ec:	898b      	ldrh	r3, [r1, #12]
 80101ee:	05db      	lsls	r3, r3, #23
 80101f0:	4605      	mov	r5, r0
 80101f2:	460c      	mov	r4, r1
 80101f4:	4616      	mov	r6, r2
 80101f6:	d505      	bpl.n	8010204 <__swrite+0x1e>
 80101f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101fc:	2302      	movs	r3, #2
 80101fe:	2200      	movs	r2, #0
 8010200:	f7fd fa12 	bl	800d628 <_lseek_r>
 8010204:	89a3      	ldrh	r3, [r4, #12]
 8010206:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801020a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801020e:	81a3      	strh	r3, [r4, #12]
 8010210:	4632      	mov	r2, r6
 8010212:	463b      	mov	r3, r7
 8010214:	4628      	mov	r0, r5
 8010216:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801021a:	f7fd b9c1 	b.w	800d5a0 <_write_r>

0801021e <__sseek>:
 801021e:	b510      	push	{r4, lr}
 8010220:	460c      	mov	r4, r1
 8010222:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010226:	f7fd f9ff 	bl	800d628 <_lseek_r>
 801022a:	1c43      	adds	r3, r0, #1
 801022c:	89a3      	ldrh	r3, [r4, #12]
 801022e:	bf15      	itete	ne
 8010230:	6560      	strne	r0, [r4, #84]	; 0x54
 8010232:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010236:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801023a:	81a3      	strheq	r3, [r4, #12]
 801023c:	bf18      	it	ne
 801023e:	81a3      	strhne	r3, [r4, #12]
 8010240:	bd10      	pop	{r4, pc}

08010242 <__sclose>:
 8010242:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010246:	f7fd b9bd 	b.w	800d5c4 <_close_r>
