
Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000007ec  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08000980  08000980  00001980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000990  08000990  00002004  2**0
                  CONTENTS
  4 .ARM          00000000  08000990  08000990  00002004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000990  08000990  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000990  08000990  00001990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000994  08000994  00001994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000998  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  0800099c  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  0800099c  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001d79  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000007c8  00000000  00000000  00003dad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001a0  00000000  00000000  00004578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000011a  00000000  00000000  00004718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000ed0b  00000000  00000000  00004832  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002884  00000000  00000000  0001353d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00053d7b  00000000  00000000  00015dc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00069b3c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000045c  00000000  00000000  00069b80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  00069fdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000968 	.word	0x08000968

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	08000968 	.word	0x08000968

080001d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d4:	b480      	push	{r7}
 80001d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001d8:	4b06      	ldr	r3, [pc, #24]	@ (80001f4 <SystemInit+0x20>)
 80001da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80001de:	4a05      	ldr	r2, [pc, #20]	@ (80001f4 <SystemInit+0x20>)
 80001e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80001e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80001e8:	bf00      	nop
 80001ea:	46bd      	mov	sp, r7
 80001ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f0:	4770      	bx	lr
 80001f2:	bf00      	nop
 80001f4:	e000ed00 	.word	0xe000ed00

080001f8 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80001f8:	b480      	push	{r7}
 80001fa:	b087      	sub	sp, #28
 80001fc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80001fe:	2300      	movs	r3, #0
 8000200:	613b      	str	r3, [r7, #16]
 8000202:	2300      	movs	r3, #0
 8000204:	617b      	str	r3, [r7, #20]
 8000206:	2302      	movs	r3, #2
 8000208:	60fb      	str	r3, [r7, #12]
 800020a:	2300      	movs	r3, #0
 800020c:	60bb      	str	r3, [r7, #8]
 800020e:	2302      	movs	r3, #2
 8000210:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000212:	4b34      	ldr	r3, [pc, #208]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 8000214:	689b      	ldr	r3, [r3, #8]
 8000216:	f003 030c 	and.w	r3, r3, #12
 800021a:	613b      	str	r3, [r7, #16]

  switch (tmp)
 800021c:	693b      	ldr	r3, [r7, #16]
 800021e:	2b08      	cmp	r3, #8
 8000220:	d011      	beq.n	8000246 <SystemCoreClockUpdate+0x4e>
 8000222:	693b      	ldr	r3, [r7, #16]
 8000224:	2b08      	cmp	r3, #8
 8000226:	d844      	bhi.n	80002b2 <SystemCoreClockUpdate+0xba>
 8000228:	693b      	ldr	r3, [r7, #16]
 800022a:	2b00      	cmp	r3, #0
 800022c:	d003      	beq.n	8000236 <SystemCoreClockUpdate+0x3e>
 800022e:	693b      	ldr	r3, [r7, #16]
 8000230:	2b04      	cmp	r3, #4
 8000232:	d004      	beq.n	800023e <SystemCoreClockUpdate+0x46>
 8000234:	e03d      	b.n	80002b2 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000236:	4b2c      	ldr	r3, [pc, #176]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 8000238:	4a2c      	ldr	r2, [pc, #176]	@ (80002ec <SystemCoreClockUpdate+0xf4>)
 800023a:	601a      	str	r2, [r3, #0]
      break;
 800023c:	e03d      	b.n	80002ba <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800023e:	4b2a      	ldr	r3, [pc, #168]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 8000240:	4a2b      	ldr	r2, [pc, #172]	@ (80002f0 <SystemCoreClockUpdate+0xf8>)
 8000242:	601a      	str	r2, [r3, #0]
      break;
 8000244:	e039      	b.n	80002ba <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000246:	4b27      	ldr	r3, [pc, #156]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 8000248:	685b      	ldr	r3, [r3, #4]
 800024a:	0d9b      	lsrs	r3, r3, #22
 800024c:	f003 0301 	and.w	r3, r3, #1
 8000250:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000252:	4b24      	ldr	r3, [pc, #144]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 8000254:	685b      	ldr	r3, [r3, #4]
 8000256:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800025a:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 800025c:	68bb      	ldr	r3, [r7, #8]
 800025e:	2b00      	cmp	r3, #0
 8000260:	d00c      	beq.n	800027c <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000262:	4a23      	ldr	r2, [pc, #140]	@ (80002f0 <SystemCoreClockUpdate+0xf8>)
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	fbb2 f3f3 	udiv	r3, r2, r3
 800026a:	4a1e      	ldr	r2, [pc, #120]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 800026c:	6852      	ldr	r2, [r2, #4]
 800026e:	0992      	lsrs	r2, r2, #6
 8000270:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000274:	fb02 f303 	mul.w	r3, r2, r3
 8000278:	617b      	str	r3, [r7, #20]
 800027a:	e00b      	b.n	8000294 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800027c:	4a1b      	ldr	r2, [pc, #108]	@ (80002ec <SystemCoreClockUpdate+0xf4>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	fbb2 f3f3 	udiv	r3, r2, r3
 8000284:	4a17      	ldr	r2, [pc, #92]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 8000286:	6852      	ldr	r2, [r2, #4]
 8000288:	0992      	lsrs	r2, r2, #6
 800028a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800028e:	fb02 f303 	mul.w	r3, r2, r3
 8000292:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000294:	4b13      	ldr	r3, [pc, #76]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 8000296:	685b      	ldr	r3, [r3, #4]
 8000298:	0c1b      	lsrs	r3, r3, #16
 800029a:	f003 0303 	and.w	r3, r3, #3
 800029e:	3301      	adds	r3, #1
 80002a0:	005b      	lsls	r3, r3, #1
 80002a2:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80002a4:	697a      	ldr	r2, [r7, #20]
 80002a6:	68fb      	ldr	r3, [r7, #12]
 80002a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80002ac:	4a0e      	ldr	r2, [pc, #56]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 80002ae:	6013      	str	r3, [r2, #0]
      break;
 80002b0:	e003      	b.n	80002ba <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 80002b2:	4b0d      	ldr	r3, [pc, #52]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 80002b4:	4a0d      	ldr	r2, [pc, #52]	@ (80002ec <SystemCoreClockUpdate+0xf4>)
 80002b6:	601a      	str	r2, [r3, #0]
      break;
 80002b8:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80002ba:	4b0a      	ldr	r3, [pc, #40]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 80002bc:	689b      	ldr	r3, [r3, #8]
 80002be:	091b      	lsrs	r3, r3, #4
 80002c0:	f003 030f 	and.w	r3, r3, #15
 80002c4:	4a0b      	ldr	r2, [pc, #44]	@ (80002f4 <SystemCoreClockUpdate+0xfc>)
 80002c6:	5cd3      	ldrb	r3, [r2, r3]
 80002c8:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80002ca:	4b07      	ldr	r3, [pc, #28]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 80002cc:	681a      	ldr	r2, [r3, #0]
 80002ce:	693b      	ldr	r3, [r7, #16]
 80002d0:	fa22 f303 	lsr.w	r3, r2, r3
 80002d4:	4a04      	ldr	r2, [pc, #16]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 80002d6:	6013      	str	r3, [r2, #0]
}
 80002d8:	bf00      	nop
 80002da:	371c      	adds	r7, #28
 80002dc:	46bd      	mov	sp, r7
 80002de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e2:	4770      	bx	lr
 80002e4:	40023800 	.word	0x40023800
 80002e8:	20000000 	.word	0x20000000
 80002ec:	00f42400 	.word	0x00f42400
 80002f0:	007a1200 	.word	0x007a1200
 80002f4:	08000980 	.word	0x08000980

080002f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	4603      	mov	r3, r0
 8000300:	6039      	str	r1, [r7, #0]
 8000302:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000304:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000308:	2b00      	cmp	r3, #0
 800030a:	db0a      	blt.n	8000322 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800030c:	683b      	ldr	r3, [r7, #0]
 800030e:	b2da      	uxtb	r2, r3
 8000310:	490c      	ldr	r1, [pc, #48]	@ (8000344 <__NVIC_SetPriority+0x4c>)
 8000312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000316:	0112      	lsls	r2, r2, #4
 8000318:	b2d2      	uxtb	r2, r2
 800031a:	440b      	add	r3, r1
 800031c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000320:	e00a      	b.n	8000338 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000322:	683b      	ldr	r3, [r7, #0]
 8000324:	b2da      	uxtb	r2, r3
 8000326:	4908      	ldr	r1, [pc, #32]	@ (8000348 <__NVIC_SetPriority+0x50>)
 8000328:	79fb      	ldrb	r3, [r7, #7]
 800032a:	f003 030f 	and.w	r3, r3, #15
 800032e:	3b04      	subs	r3, #4
 8000330:	0112      	lsls	r2, r2, #4
 8000332:	b2d2      	uxtb	r2, r2
 8000334:	440b      	add	r3, r1
 8000336:	761a      	strb	r2, [r3, #24]
}
 8000338:	bf00      	nop
 800033a:	370c      	adds	r7, #12
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr
 8000344:	e000e100 	.word	0xe000e100
 8000348:	e000ed00 	.word	0xe000ed00

0800034c <GetTick>:
#include "Delay.h"

uint32_t uwTick = 0;

static uint32_t GetTick(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
	return uwTick;
 8000350:	4b03      	ldr	r3, [pc, #12]	@ (8000360 <GetTick+0x14>)
 8000352:	681b      	ldr	r3, [r3, #0]
}
 8000354:	4618      	mov	r0, r3
 8000356:	46bd      	mov	sp, r7
 8000358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop
 8000360:	20000020 	.word	0x20000020

08000364 <Delay_Init>:

// Inicializamos Systick e interrupción
void Delay_Init(uint32_t ticks)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
	SysTick -> CTRL &= ~SysTick_CTRL_ENABLE_Msk;	//Dehabilitamos systick
 800036c:	4b12      	ldr	r3, [pc, #72]	@ (80003b8 <Delay_Init+0x54>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	4a11      	ldr	r2, [pc, #68]	@ (80003b8 <Delay_Init+0x54>)
 8000372:	f023 0301 	bic.w	r3, r3, #1
 8000376:	6013      	str	r3, [r2, #0]
	SysTick -> LOAD = ticks - 1;				 	//Cargamos valor LOAD
 8000378:	4a0f      	ldr	r2, [pc, #60]	@ (80003b8 <Delay_Init+0x54>)
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	3b01      	subs	r3, #1
 800037e:	6053      	str	r3, [r2, #4]
	SysTick -> CTRL |= 1U<<2; 						//Escogemos fuente de reloj
 8000380:	4b0d      	ldr	r3, [pc, #52]	@ (80003b8 <Delay_Init+0x54>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	4a0c      	ldr	r2, [pc, #48]	@ (80003b8 <Delay_Init+0x54>)
 8000386:	f043 0304 	orr.w	r3, r3, #4
 800038a:	6013      	str	r3, [r2, #0]
	NVIC_SetPriority(SysTick_IRQn, 7);				//Asignamos prioridad de 7
 800038c:	2107      	movs	r1, #7
 800038e:	f04f 30ff 	mov.w	r0, #4294967295
 8000392:	f7ff ffb1 	bl	80002f8 <__NVIC_SetPriority>
	SysTick -> CTRL |= 1<<1;						//Activamos interrupción por conteo
 8000396:	4b08      	ldr	r3, [pc, #32]	@ (80003b8 <Delay_Init+0x54>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	4a07      	ldr	r2, [pc, #28]	@ (80003b8 <Delay_Init+0x54>)
 800039c:	f043 0302 	orr.w	r3, r3, #2
 80003a0:	6013      	str	r3, [r2, #0]
	SysTick -> CTRL |= SysTick_CTRL_ENABLE_Msk;		//Habilitamos conteo
 80003a2:	4b05      	ldr	r3, [pc, #20]	@ (80003b8 <Delay_Init+0x54>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	4a04      	ldr	r2, [pc, #16]	@ (80003b8 <Delay_Init+0x54>)
 80003a8:	f043 0301 	orr.w	r3, r3, #1
 80003ac:	6013      	str	r3, [r2, #0]
	return;
 80003ae:	bf00      	nop
}
 80003b0:	3708      	adds	r7, #8
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	e000e010 	.word	0xe000e010

080003bc <delay_ms>:
}

#endif

void delay_ms(uint32_t delay)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b084      	sub	sp, #16
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
	{
		delay_us(1000);
	}
#else

	int32_t tickstart = GetTick();
 80003c4:	f7ff ffc2 	bl	800034c <GetTick>
 80003c8:	4603      	mov	r3, r0
 80003ca:	60fb      	str	r3, [r7, #12]
	uint32_t wait = delay;
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	60bb      	str	r3, [r7, #8]
	while((GetTick() - tickstart) < wait);
 80003d0:	bf00      	nop
 80003d2:	f7ff ffbb 	bl	800034c <GetTick>
 80003d6:	4602      	mov	r2, r0
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	1ad3      	subs	r3, r2, r3
 80003dc:	68ba      	ldr	r2, [r7, #8]
 80003de:	429a      	cmp	r2, r3
 80003e0:	d8f7      	bhi.n	80003d2 <delay_ms+0x16>

#endif

}
 80003e2:	bf00      	nop
 80003e4:	bf00      	nop
 80003e6:	3710      	adds	r7, #16
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}

080003ec <GPIO_Output_Config>:
 *
 * In main(): GPIO_Output_Config(GPIOA, 8, PUPDR_NONE, OSPEEDR_VERYHIGH, OTYPER_PP);
 */

void GPIO_Output_Config(GPIO_TypeDef  *GPIOx, uint8_t Pin, uint8_t Pull, uint8_t Speed, uint8_t output_type)
{
 80003ec:	b480      	push	{r7}
 80003ee:	b083      	sub	sp, #12
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
 80003f4:	4608      	mov	r0, r1
 80003f6:	4611      	mov	r1, r2
 80003f8:	461a      	mov	r2, r3
 80003fa:	4603      	mov	r3, r0
 80003fc:	70fb      	strb	r3, [r7, #3]
 80003fe:	460b      	mov	r3, r1
 8000400:	70bb      	strb	r3, [r7, #2]
 8000402:	4613      	mov	r3, r2
 8000404:	707b      	strb	r3, [r7, #1]
	//Clock
	ENABLE_GPIO_CLOCK(GPIOx);
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	4a4b      	ldr	r2, [pc, #300]	@ (8000538 <GPIO_Output_Config+0x14c>)
 800040a:	4293      	cmp	r3, r2
 800040c:	d106      	bne.n	800041c <GPIO_Output_Config+0x30>
 800040e:	4b4b      	ldr	r3, [pc, #300]	@ (800053c <GPIO_Output_Config+0x150>)
 8000410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000412:	4a4a      	ldr	r2, [pc, #296]	@ (800053c <GPIO_Output_Config+0x150>)
 8000414:	f043 0301 	orr.w	r3, r3, #1
 8000418:	6313      	str	r3, [r2, #48]	@ 0x30
 800041a:	e035      	b.n	8000488 <GPIO_Output_Config+0x9c>
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	4a48      	ldr	r2, [pc, #288]	@ (8000540 <GPIO_Output_Config+0x154>)
 8000420:	4293      	cmp	r3, r2
 8000422:	d106      	bne.n	8000432 <GPIO_Output_Config+0x46>
 8000424:	4b45      	ldr	r3, [pc, #276]	@ (800053c <GPIO_Output_Config+0x150>)
 8000426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000428:	4a44      	ldr	r2, [pc, #272]	@ (800053c <GPIO_Output_Config+0x150>)
 800042a:	f043 0302 	orr.w	r3, r3, #2
 800042e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000430:	e02a      	b.n	8000488 <GPIO_Output_Config+0x9c>
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	4a43      	ldr	r2, [pc, #268]	@ (8000544 <GPIO_Output_Config+0x158>)
 8000436:	4293      	cmp	r3, r2
 8000438:	d106      	bne.n	8000448 <GPIO_Output_Config+0x5c>
 800043a:	4b40      	ldr	r3, [pc, #256]	@ (800053c <GPIO_Output_Config+0x150>)
 800043c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800043e:	4a3f      	ldr	r2, [pc, #252]	@ (800053c <GPIO_Output_Config+0x150>)
 8000440:	f043 0304 	orr.w	r3, r3, #4
 8000444:	6313      	str	r3, [r2, #48]	@ 0x30
 8000446:	e01f      	b.n	8000488 <GPIO_Output_Config+0x9c>
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	4a3f      	ldr	r2, [pc, #252]	@ (8000548 <GPIO_Output_Config+0x15c>)
 800044c:	4293      	cmp	r3, r2
 800044e:	d106      	bne.n	800045e <GPIO_Output_Config+0x72>
 8000450:	4b3a      	ldr	r3, [pc, #232]	@ (800053c <GPIO_Output_Config+0x150>)
 8000452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000454:	4a39      	ldr	r2, [pc, #228]	@ (800053c <GPIO_Output_Config+0x150>)
 8000456:	f043 0308 	orr.w	r3, r3, #8
 800045a:	6313      	str	r3, [r2, #48]	@ 0x30
 800045c:	e014      	b.n	8000488 <GPIO_Output_Config+0x9c>
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	4a3a      	ldr	r2, [pc, #232]	@ (800054c <GPIO_Output_Config+0x160>)
 8000462:	4293      	cmp	r3, r2
 8000464:	d106      	bne.n	8000474 <GPIO_Output_Config+0x88>
 8000466:	4b35      	ldr	r3, [pc, #212]	@ (800053c <GPIO_Output_Config+0x150>)
 8000468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800046a:	4a34      	ldr	r2, [pc, #208]	@ (800053c <GPIO_Output_Config+0x150>)
 800046c:	f043 0310 	orr.w	r3, r3, #16
 8000470:	6313      	str	r3, [r2, #48]	@ 0x30
 8000472:	e009      	b.n	8000488 <GPIO_Output_Config+0x9c>
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	4a36      	ldr	r2, [pc, #216]	@ (8000550 <GPIO_Output_Config+0x164>)
 8000478:	4293      	cmp	r3, r2
 800047a:	d105      	bne.n	8000488 <GPIO_Output_Config+0x9c>
 800047c:	4b2f      	ldr	r3, [pc, #188]	@ (800053c <GPIO_Output_Config+0x150>)
 800047e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000480:	4a2e      	ldr	r2, [pc, #184]	@ (800053c <GPIO_Output_Config+0x150>)
 8000482:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000486:	6313      	str	r3, [r2, #48]	@ 0x30

	//Mode
	GPIOx->MODER &= ~(MODER_MASK<<(2*Pin));
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	681a      	ldr	r2, [r3, #0]
 800048c:	78fb      	ldrb	r3, [r7, #3]
 800048e:	005b      	lsls	r3, r3, #1
 8000490:	2103      	movs	r1, #3
 8000492:	fa01 f303 	lsl.w	r3, r1, r3
 8000496:	43db      	mvns	r3, r3
 8000498:	401a      	ands	r2, r3
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	601a      	str	r2, [r3, #0]
	GPIOx->MODER |= (MODER_OUTPUT<<(2*Pin));
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	681a      	ldr	r2, [r3, #0]
 80004a2:	78fb      	ldrb	r3, [r7, #3]
 80004a4:	005b      	lsls	r3, r3, #1
 80004a6:	2101      	movs	r1, #1
 80004a8:	fa01 f303 	lsl.w	r3, r1, r3
 80004ac:	431a      	orrs	r2, r3
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	601a      	str	r2, [r3, #0]

	//Pull
	GPIOx->PUPDR &= ~(PUPDR_MASK<<(2*Pin));
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	68da      	ldr	r2, [r3, #12]
 80004b6:	78fb      	ldrb	r3, [r7, #3]
 80004b8:	005b      	lsls	r3, r3, #1
 80004ba:	2103      	movs	r1, #3
 80004bc:	fa01 f303 	lsl.w	r3, r1, r3
 80004c0:	43db      	mvns	r3, r3
 80004c2:	401a      	ands	r2, r3
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	60da      	str	r2, [r3, #12]
	GPIOx->PUPDR |= (Pull<<(2*Pin));
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	68db      	ldr	r3, [r3, #12]
 80004cc:	78b9      	ldrb	r1, [r7, #2]
 80004ce:	78fa      	ldrb	r2, [r7, #3]
 80004d0:	0052      	lsls	r2, r2, #1
 80004d2:	fa01 f202 	lsl.w	r2, r1, r2
 80004d6:	431a      	orrs	r2, r3
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	60da      	str	r2, [r3, #12]

	//Speed
	GPIOx->OSPEEDR &= ~(OSPEEDR_MASK<<(2*Pin));
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	689a      	ldr	r2, [r3, #8]
 80004e0:	78fb      	ldrb	r3, [r7, #3]
 80004e2:	005b      	lsls	r3, r3, #1
 80004e4:	2103      	movs	r1, #3
 80004e6:	fa01 f303 	lsl.w	r3, r1, r3
 80004ea:	43db      	mvns	r3, r3
 80004ec:	401a      	ands	r2, r3
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	609a      	str	r2, [r3, #8]
	GPIOx->OSPEEDR |= (Speed<<(2*Pin));
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	689b      	ldr	r3, [r3, #8]
 80004f6:	7879      	ldrb	r1, [r7, #1]
 80004f8:	78fa      	ldrb	r2, [r7, #3]
 80004fa:	0052      	lsls	r2, r2, #1
 80004fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000500:	431a      	orrs	r2, r3
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	609a      	str	r2, [r3, #8]

	//Type of output
	GPIOx->OTYPER &= ~(OTYPER_MASK<<Pin);
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	685a      	ldr	r2, [r3, #4]
 800050a:	78fb      	ldrb	r3, [r7, #3]
 800050c:	2103      	movs	r1, #3
 800050e:	fa01 f303 	lsl.w	r3, r1, r3
 8000512:	43db      	mvns	r3, r3
 8000514:	401a      	ands	r2, r3
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	605a      	str	r2, [r3, #4]
	GPIOx->OTYPER |= (output_type<<Pin);
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	685b      	ldr	r3, [r3, #4]
 800051e:	7c39      	ldrb	r1, [r7, #16]
 8000520:	78fa      	ldrb	r2, [r7, #3]
 8000522:	fa01 f202 	lsl.w	r2, r1, r2
 8000526:	431a      	orrs	r2, r3
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	605a      	str	r2, [r3, #4]
}
 800052c:	bf00      	nop
 800052e:	370c      	adds	r7, #12
 8000530:	46bd      	mov	sp, r7
 8000532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000536:	4770      	bx	lr
 8000538:	40020000 	.word	0x40020000
 800053c:	40023800 	.word	0x40023800
 8000540:	40020400 	.word	0x40020400
 8000544:	40020800 	.word	0x40020800
 8000548:	40020c00 	.word	0x40020c00
 800054c:	40021000 	.word	0x40021000
 8000550:	40021c00 	.word	0x40021c00

08000554 <GPIO_Write_Toggle>:
 *
 * GPIO_Write_Toggle(GPIOA, 6);
 */

void GPIO_Write_Toggle(GPIO_TypeDef* GPIOx, uint8_t GPIO_Pin)
{
 8000554:	b480      	push	{r7}
 8000556:	b085      	sub	sp, #20
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
 800055c:	460b      	mov	r3, r1
 800055e:	70fb      	strb	r3, [r7, #3]
	uint8_t param = CHECK_OUTPUT(GPIOx, GPIO_Pin);
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	681a      	ldr	r2, [r3, #0]
 8000564:	78fb      	ldrb	r3, [r7, #3]
 8000566:	005b      	lsls	r3, r3, #1
 8000568:	fa22 f303 	lsr.w	r3, r2, r3
 800056c:	f003 0303 	and.w	r3, r3, #3
 8000570:	2b01      	cmp	r3, #1
 8000572:	bf0c      	ite	eq
 8000574:	2301      	moveq	r3, #1
 8000576:	2300      	movne	r3, #0
 8000578:	b2db      	uxtb	r3, r3
 800057a:	73fb      	strb	r3, [r7, #15]
	uint8_t status_read = ((GPIOx->IDR) & (1<<GPIO_Pin));
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	691b      	ldr	r3, [r3, #16]
 8000580:	b2da      	uxtb	r2, r3
 8000582:	78fb      	ldrb	r3, [r7, #3]
 8000584:	2101      	movs	r1, #1
 8000586:	fa01 f303 	lsl.w	r3, r1, r3
 800058a:	b2db      	uxtb	r3, r3
 800058c:	4013      	ands	r3, r2
 800058e:	73bb      	strb	r3, [r7, #14]

	if(param)
 8000590:	7bfb      	ldrb	r3, [r7, #15]
 8000592:	2b00      	cmp	r3, #0
 8000594:	d016      	beq.n	80005c4 <GPIO_Write_Toggle+0x70>
	{
		if(status_read != GPIO_PIN_RESET)
 8000596:	7bbb      	ldrb	r3, [r7, #14]
 8000598:	2b00      	cmp	r3, #0
 800059a:	d00a      	beq.n	80005b2 <GPIO_Write_Toggle+0x5e>
		{
			GPIOx->BSRR |= (1 << (GPIO_Pin + 16U)); //RESET
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	699b      	ldr	r3, [r3, #24]
 80005a0:	78fa      	ldrb	r2, [r7, #3]
 80005a2:	3210      	adds	r2, #16
 80005a4:	2101      	movs	r1, #1
 80005a6:	fa01 f202 	lsl.w	r2, r1, r2
 80005aa:	431a      	orrs	r2, r3
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	619a      	str	r2, [r3, #24]
	}
	else
	{
		//Nothing
	}
}
 80005b0:	e008      	b.n	80005c4 <GPIO_Write_Toggle+0x70>
			GPIOx->BSRR |= (1<<GPIO_Pin); //SET
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	699b      	ldr	r3, [r3, #24]
 80005b6:	78fa      	ldrb	r2, [r7, #3]
 80005b8:	2101      	movs	r1, #1
 80005ba:	fa01 f202 	lsl.w	r2, r1, r2
 80005be:	431a      	orrs	r2, r3
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	619a      	str	r2, [r3, #24]
}
 80005c4:	bf00      	nop
 80005c6:	3714      	adds	r7, #20
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr

080005d0 <flash_config>:
 */

#include "RCC.h"

void flash_config(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
	/**Se habilita por recomendación*/
	FLASH -> ACR |= 1<<9;
 80005d4:	4b11      	ldr	r3, [pc, #68]	@ (800061c <flash_config+0x4c>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a10      	ldr	r2, [pc, #64]	@ (800061c <flash_config+0x4c>)
 80005da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80005de:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= 1<<10;
 80005e0:	4b0e      	ldr	r3, [pc, #56]	@ (800061c <flash_config+0x4c>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4a0d      	ldr	r2, [pc, #52]	@ (800061c <flash_config+0x4c>)
 80005e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80005ea:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= 1<<8;
 80005ec:	4b0b      	ldr	r3, [pc, #44]	@ (800061c <flash_config+0x4c>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a0a      	ldr	r2, [pc, #40]	@ (800061c <flash_config+0x4c>)
 80005f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80005f6:	6013      	str	r3, [r2, #0]

	/*Se habilitan algunos clocks*/
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80005f8:	4b09      	ldr	r3, [pc, #36]	@ (8000620 <flash_config+0x50>)
 80005fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005fc:	4a08      	ldr	r2, [pc, #32]	@ (8000620 <flash_config+0x50>)
 80005fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000602:	6453      	str	r3, [r2, #68]	@ 0x44
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000604:	4b06      	ldr	r3, [pc, #24]	@ (8000620 <flash_config+0x50>)
 8000606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000608:	4a05      	ldr	r2, [pc, #20]	@ (8000620 <flash_config+0x50>)
 800060a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800060e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000610:	bf00      	nop
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	40023c00 	.word	0x40023c00
 8000620:	40023800 	.word	0x40023800

08000624 <HSI_Config_PLL>:
#endif

#ifdef PLL_ON

void HSI_Config_PLL(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
	/*Activamos el HSE*/
	RCC->CR |= RCC_CR_HSION;
 8000628:	4b0b      	ldr	r3, [pc, #44]	@ (8000658 <HSI_Config_PLL+0x34>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a0a      	ldr	r2, [pc, #40]	@ (8000658 <HSI_Config_PLL+0x34>)
 800062e:	f043 0301 	orr.w	r3, r3, #1
 8000632:	6013      	str	r3, [r2, #0]
	/*Esperamos a que esté listo el oscilador*/
	while(!(RCC->CR & RCC_CR_HSIRDY));
 8000634:	bf00      	nop
 8000636:	4b08      	ldr	r3, [pc, #32]	@ (8000658 <HSI_Config_PLL+0x34>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f003 0302 	and.w	r3, r3, #2
 800063e:	2b00      	cmp	r3, #0
 8000640:	d0f9      	beq.n	8000636 <HSI_Config_PLL+0x12>
	/*Limpiamos la anterior fuente de reloj*/
	RCC->CFGR &=~ RCC_CFGR_SW_Msk;
 8000642:	4b05      	ldr	r3, [pc, #20]	@ (8000658 <HSI_Config_PLL+0x34>)
 8000644:	689b      	ldr	r3, [r3, #8]
 8000646:	4a04      	ldr	r2, [pc, #16]	@ (8000658 <HSI_Config_PLL+0x34>)
 8000648:	f023 0303 	bic.w	r3, r3, #3
 800064c:	6093      	str	r3, [r2, #8]
	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 800064e:	f7ff fdd3 	bl	80001f8 <SystemCoreClockUpdate>
}
 8000652:	bf00      	nop
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	40023800 	.word	0x40023800

0800065c <HSE_Config_PLL>:

void HSE_Config_PLL(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
	/*Activamos el HSE*/
	RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 8000660:	4b0b      	ldr	r3, [pc, #44]	@ (8000690 <HSE_Config_PLL+0x34>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a0a      	ldr	r2, [pc, #40]	@ (8000690 <HSE_Config_PLL+0x34>)
 8000666:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 800066a:	6013      	str	r3, [r2, #0]
	/*Esperamos a que esté listo el oscilador*/
	while(!(RCC->CR & RCC_CR_HSERDY));
 800066c:	bf00      	nop
 800066e:	4b08      	ldr	r3, [pc, #32]	@ (8000690 <HSE_Config_PLL+0x34>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000676:	2b00      	cmp	r3, #0
 8000678:	d0f9      	beq.n	800066e <HSE_Config_PLL+0x12>
	/*Limpiamos la anterior fuente de reloj*/
	RCC->CFGR &=~ RCC_CFGR_SW_Msk;
 800067a:	4b05      	ldr	r3, [pc, #20]	@ (8000690 <HSE_Config_PLL+0x34>)
 800067c:	689b      	ldr	r3, [r3, #8]
 800067e:	4a04      	ldr	r2, [pc, #16]	@ (8000690 <HSE_Config_PLL+0x34>)
 8000680:	f023 0303 	bic.w	r3, r3, #3
 8000684:	6093      	str	r3, [r2, #8]
	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 8000686:	f7ff fdb7 	bl	80001f8 <SystemCoreClockUpdate>
}
 800068a:	bf00      	nop
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	40023800 	.word	0x40023800

08000694 <PLL_Config>:

void PLL_Config(uint8_t Source)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	4603      	mov	r3, r0
 800069c:	71fb      	strb	r3, [r7, #7]
	/*Apagamos el PLL  por las dudas*/
	RCC -> CR &= ~RCC_CR_PLLON_Msk;
 800069e:	4b58      	ldr	r3, [pc, #352]	@ (8000800 <PLL_Config+0x16c>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4a57      	ldr	r2, [pc, #348]	@ (8000800 <PLL_Config+0x16c>)
 80006a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80006a8:	6013      	str	r3, [r2, #0]

	/*Escojemos fuente de reloj para PLL*/

	switch(Source)
 80006aa:	79fb      	ldrb	r3, [r7, #7]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d030      	beq.n	8000712 <PLL_Config+0x7e>
 80006b0:	2b01      	cmp	r3, #1
 80006b2:	d15b      	bne.n	800076c <PLL_Config+0xd8>
	{
		case HSE_SOURCE:

			HSE_Config_PLL(); //FOSC= 8Mhz, M=/4, N=*168, P=1(/4)
 80006b4:	f7ff ffd2 	bl	800065c <HSE_Config_PLL>
			/*Configurar la fuente de reloj de PLL*/
			RCC -> PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE;
 80006b8:	4b51      	ldr	r3, [pc, #324]	@ (8000800 <PLL_Config+0x16c>)
 80006ba:	685b      	ldr	r3, [r3, #4]
 80006bc:	4a50      	ldr	r2, [pc, #320]	@ (8000800 <PLL_Config+0x16c>)
 80006be:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80006c2:	6053      	str	r3, [r2, #4]

			/*Configurar M,N,P,Q*/

			// 8Mhz / 4 = 2Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 80006c4:	4b4e      	ldr	r3, [pc, #312]	@ (8000800 <PLL_Config+0x16c>)
 80006c6:	685b      	ldr	r3, [r3, #4]
 80006c8:	4a4d      	ldr	r2, [pc, #308]	@ (8000800 <PLL_Config+0x16c>)
 80006ca:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80006ce:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (4<<0); //M 1-2Mhz
 80006d0:	4b4b      	ldr	r3, [pc, #300]	@ (8000800 <PLL_Config+0x16c>)
 80006d2:	685b      	ldr	r3, [r3, #4]
 80006d4:	4a4a      	ldr	r2, [pc, #296]	@ (8000800 <PLL_Config+0x16c>)
 80006d6:	f043 0304 	orr.w	r3, r3, #4
 80006da:	6053      	str	r3, [r2, #4]

			//2Mhz * 84 = 168Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 80006dc:	4b48      	ldr	r3, [pc, #288]	@ (8000800 <PLL_Config+0x16c>)
 80006de:	685b      	ldr	r3, [r3, #4]
 80006e0:	4a47      	ldr	r2, [pc, #284]	@ (8000800 <PLL_Config+0x16c>)
 80006e2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80006e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80006ea:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (168<<6);//N 192-472Mhz
 80006ec:	4b44      	ldr	r3, [pc, #272]	@ (8000800 <PLL_Config+0x16c>)
 80006ee:	685b      	ldr	r3, [r3, #4]
 80006f0:	4a43      	ldr	r2, [pc, #268]	@ (8000800 <PLL_Config+0x16c>)
 80006f2:	f443 5328 	orr.w	r3, r3, #10752	@ 0x2a00
 80006f6:	6053      	str	r3, [r2, #4]

			//336Mhz / 2 = 84Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 80006f8:	4b41      	ldr	r3, [pc, #260]	@ (8000800 <PLL_Config+0x16c>)
 80006fa:	685b      	ldr	r3, [r3, #4]
 80006fc:	4a40      	ldr	r2, [pc, #256]	@ (8000800 <PLL_Config+0x16c>)
 80006fe:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8000702:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (1<<16);//P <=84Mhz
 8000704:	4b3e      	ldr	r3, [pc, #248]	@ (8000800 <PLL_Config+0x16c>)
 8000706:	685b      	ldr	r3, [r3, #4]
 8000708:	4a3d      	ldr	r2, [pc, #244]	@ (8000800 <PLL_Config+0x16c>)
 800070a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800070e:	6053      	str	r3, [r2, #4]

			//Q <= 48Mhz (Opcional Configurar
			//RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLQ;
			//RCC -> PLLCFGR |= (4<<24);

			break;
 8000710:	e02d      	b.n	800076e <PLL_Config+0xda>

		case HSI_SOURCE:

			HSI_Config_PLL(); //FOSC= 16Mhz, M=/8, N=*168, P=1(/4)
 8000712:	f7ff ff87 	bl	8000624 <HSI_Config_PLL>
			/*Configurar la fuente de reloj de PLL*/
			RCC -> PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSI;
 8000716:	4b3a      	ldr	r3, [pc, #232]	@ (8000800 <PLL_Config+0x16c>)
 8000718:	4a39      	ldr	r2, [pc, #228]	@ (8000800 <PLL_Config+0x16c>)
 800071a:	685b      	ldr	r3, [r3, #4]
 800071c:	6053      	str	r3, [r2, #4]

			/*Configurar M,N,P,Q*/

			// 8Mhz / 4 = 2Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 800071e:	4b38      	ldr	r3, [pc, #224]	@ (8000800 <PLL_Config+0x16c>)
 8000720:	685b      	ldr	r3, [r3, #4]
 8000722:	4a37      	ldr	r2, [pc, #220]	@ (8000800 <PLL_Config+0x16c>)
 8000724:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000728:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (8<<0); //M 1-2Mhz
 800072a:	4b35      	ldr	r3, [pc, #212]	@ (8000800 <PLL_Config+0x16c>)
 800072c:	685b      	ldr	r3, [r3, #4]
 800072e:	4a34      	ldr	r2, [pc, #208]	@ (8000800 <PLL_Config+0x16c>)
 8000730:	f043 0308 	orr.w	r3, r3, #8
 8000734:	6053      	str	r3, [r2, #4]

			//2Mhz * 84 = 168Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 8000736:	4b32      	ldr	r3, [pc, #200]	@ (8000800 <PLL_Config+0x16c>)
 8000738:	685b      	ldr	r3, [r3, #4]
 800073a:	4a31      	ldr	r2, [pc, #196]	@ (8000800 <PLL_Config+0x16c>)
 800073c:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8000740:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000744:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (168<<6);//N 192-472Mhz
 8000746:	4b2e      	ldr	r3, [pc, #184]	@ (8000800 <PLL_Config+0x16c>)
 8000748:	685b      	ldr	r3, [r3, #4]
 800074a:	4a2d      	ldr	r2, [pc, #180]	@ (8000800 <PLL_Config+0x16c>)
 800074c:	f443 5328 	orr.w	r3, r3, #10752	@ 0x2a00
 8000750:	6053      	str	r3, [r2, #4]

			//336Mhz / 2 = 84Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 8000752:	4b2b      	ldr	r3, [pc, #172]	@ (8000800 <PLL_Config+0x16c>)
 8000754:	685b      	ldr	r3, [r3, #4]
 8000756:	4a2a      	ldr	r2, [pc, #168]	@ (8000800 <PLL_Config+0x16c>)
 8000758:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800075c:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (1<<16);//P <=84Mhz
 800075e:	4b28      	ldr	r3, [pc, #160]	@ (8000800 <PLL_Config+0x16c>)
 8000760:	685b      	ldr	r3, [r3, #4]
 8000762:	4a27      	ldr	r2, [pc, #156]	@ (8000800 <PLL_Config+0x16c>)
 8000764:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000768:	6053      	str	r3, [r2, #4]

			//Q <= 48Mhz (Opcional Configurar
			//RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLQ;
			//RCC -> PLLCFGR |= (4<<24);

			break;
 800076a:	e000      	b.n	800076e <PLL_Config+0xda>
		default: break;
 800076c:	bf00      	nop
	}

	/*Habilitar el PLL*/
	RCC -> CR |= RCC_CR_PLLON;
 800076e:	4b24      	ldr	r3, [pc, #144]	@ (8000800 <PLL_Config+0x16c>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	4a23      	ldr	r2, [pc, #140]	@ (8000800 <PLL_Config+0x16c>)
 8000774:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000778:	6013      	str	r3, [r2, #0]

	/*Esperamos a que esté listo el cambio de oscilador*/
	while(!(RCC->CR & RCC_CR_PLLRDY));
 800077a:	bf00      	nop
 800077c:	4b20      	ldr	r3, [pc, #128]	@ (8000800 <PLL_Config+0x16c>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000784:	2b00      	cmp	r3, #0
 8000786:	d0f9      	beq.n	800077c <PLL_Config+0xe8>

	/*Configurar Prescalers*/

	RCC -> CFGR &= ~RCC_CFGR_PPRE2_Msk;
 8000788:	4b1d      	ldr	r3, [pc, #116]	@ (8000800 <PLL_Config+0x16c>)
 800078a:	689b      	ldr	r3, [r3, #8]
 800078c:	4a1c      	ldr	r2, [pc, #112]	@ (8000800 <PLL_Config+0x16c>)
 800078e:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8000792:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV1; //APB2 <=84Mhz
 8000794:	4b1a      	ldr	r3, [pc, #104]	@ (8000800 <PLL_Config+0x16c>)
 8000796:	4a1a      	ldr	r2, [pc, #104]	@ (8000800 <PLL_Config+0x16c>)
 8000798:	689b      	ldr	r3, [r3, #8]
 800079a:	6093      	str	r3, [r2, #8]

	RCC -> CFGR &= ~RCC_CFGR_PPRE1_Msk;
 800079c:	4b18      	ldr	r3, [pc, #96]	@ (8000800 <PLL_Config+0x16c>)
 800079e:	689b      	ldr	r3, [r3, #8]
 80007a0:	4a17      	ldr	r2, [pc, #92]	@ (8000800 <PLL_Config+0x16c>)
 80007a2:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 80007a6:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV2; //APB1 <=42Mhz
 80007a8:	4b15      	ldr	r3, [pc, #84]	@ (8000800 <PLL_Config+0x16c>)
 80007aa:	689b      	ldr	r3, [r3, #8]
 80007ac:	4a14      	ldr	r2, [pc, #80]	@ (8000800 <PLL_Config+0x16c>)
 80007ae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007b2:	6093      	str	r3, [r2, #8]

	/*Configurar la latencia de la flash (Revisar Pag. 46 ref. manual STM32F401X)*/
	FLASH -> ACR &= ~FLASH_ACR_LATENCY;
 80007b4:	4b13      	ldr	r3, [pc, #76]	@ (8000804 <PLL_Config+0x170>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	4a12      	ldr	r2, [pc, #72]	@ (8000804 <PLL_Config+0x170>)
 80007ba:	f023 0307 	bic.w	r3, r3, #7
 80007be:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_LATENCY_2WS;
 80007c0:	4b10      	ldr	r3, [pc, #64]	@ (8000804 <PLL_Config+0x170>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a0f      	ldr	r2, [pc, #60]	@ (8000804 <PLL_Config+0x170>)
 80007c6:	f043 0302 	orr.w	r3, r3, #2
 80007ca:	6013      	str	r3, [r2, #0]

	/*Seleccionar la fuente dek sysclk*/
	RCC->CFGR 	&= ~RCC_CFGR_SW_Msk;
 80007cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000800 <PLL_Config+0x16c>)
 80007ce:	689b      	ldr	r3, [r3, #8]
 80007d0:	4a0b      	ldr	r2, [pc, #44]	@ (8000800 <PLL_Config+0x16c>)
 80007d2:	f023 0303 	bic.w	r3, r3, #3
 80007d6:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 80007d8:	4b09      	ldr	r3, [pc, #36]	@ (8000800 <PLL_Config+0x16c>)
 80007da:	689b      	ldr	r3, [r3, #8]
 80007dc:	4a08      	ldr	r2, [pc, #32]	@ (8000800 <PLL_Config+0x16c>)
 80007de:	f043 0302 	orr.w	r3, r3, #2
 80007e2:	6093      	str	r3, [r2, #8]

	/*Esperamos a que esté listo el cambio de oscilador*/
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL));
 80007e4:	bf00      	nop
 80007e6:	4b06      	ldr	r3, [pc, #24]	@ (8000800 <PLL_Config+0x16c>)
 80007e8:	689b      	ldr	r3, [r3, #8]
 80007ea:	f003 0308 	and.w	r3, r3, #8
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d0f9      	beq.n	80007e6 <PLL_Config+0x152>

	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 80007f2:	f7ff fd01 	bl	80001f8 <SystemCoreClockUpdate>
}
 80007f6:	bf00      	nop
 80007f8:	3708      	adds	r7, #8
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	40023800 	.word	0x40023800
 8000804:	40023c00 	.word	0x40023c00

08000808 <main>:
/* Prototipo de funciones */


/* Función principal */
int main(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af02      	add	r7, sp, #8
	flash_config();
 800080e:	f7ff fedf 	bl	80005d0 <flash_config>
	PLL_Config(HSE_SOURCE);
 8000812:	2001      	movs	r0, #1
 8000814:	f7ff ff3e 	bl	8000694 <PLL_Config>
	#if USE_DELAY_US == 1
		Delay_Init(SystemCoreClock/1000000);
	#else
		Delay_Init(SystemCoreClock/1000);
 8000818:	4b0d      	ldr	r3, [pc, #52]	@ (8000850 <main+0x48>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a0d      	ldr	r2, [pc, #52]	@ (8000854 <main+0x4c>)
 800081e:	fba2 2303 	umull	r2, r3, r2, r3
 8000822:	099b      	lsrs	r3, r3, #6
 8000824:	4618      	mov	r0, r3
 8000826:	f7ff fd9d 	bl	8000364 <Delay_Init>
	#endif

	GPIO_Output_Config(GPIOA, 5, PUPDR_NONE, OSPEEDR_HIGH, OTYPER_PP);
 800082a:	2300      	movs	r3, #0
 800082c:	9300      	str	r3, [sp, #0]
 800082e:	2302      	movs	r3, #2
 8000830:	2200      	movs	r2, #0
 8000832:	2105      	movs	r1, #5
 8000834:	4808      	ldr	r0, [pc, #32]	@ (8000858 <main+0x50>)
 8000836:	f7ff fdd9 	bl	80003ec <GPIO_Output_Config>

	while(1)
	{
		GPIO_Write_Toggle(GPIOA, 5);
 800083a:	2105      	movs	r1, #5
 800083c:	4806      	ldr	r0, [pc, #24]	@ (8000858 <main+0x50>)
 800083e:	f7ff fe89 	bl	8000554 <GPIO_Write_Toggle>
		delay_ms(1000);
 8000842:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000846:	f7ff fdb9 	bl	80003bc <delay_ms>
		GPIO_Write_Toggle(GPIOA, 5);
 800084a:	bf00      	nop
 800084c:	e7f5      	b.n	800083a <main+0x32>
 800084e:	bf00      	nop
 8000850:	20000000 	.word	0x20000000
 8000854:	10624dd3 	.word	0x10624dd3
 8000858:	40020000 	.word	0x40020000

0800085c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  while (1)
 8000860:	bf00      	nop
 8000862:	e7fd      	b.n	8000860 <NMI_Handler+0x4>

08000864 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0

  while (1)
 8000868:	bf00      	nop
 800086a:	e7fd      	b.n	8000868 <HardFault_Handler+0x4>

0800086c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  while (1)
 8000870:	bf00      	nop
 8000872:	e7fd      	b.n	8000870 <MemManage_Handler+0x4>

08000874 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  while (1)
 8000878:	bf00      	nop
 800087a:	e7fd      	b.n	8000878 <BusFault_Handler+0x4>

0800087c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  while (1)
 8000880:	bf00      	nop
 8000882:	e7fd      	b.n	8000880 <UsageFault_Handler+0x4>

08000884 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0

}
 8000888:	bf00      	nop
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr

08000892 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000892:	b480      	push	{r7}
 8000894:	af00      	add	r7, sp, #0

}
 8000896:	bf00      	nop
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr

080008a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0

}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
	...

080008b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
	uwTick++;
 80008b4:	4b04      	ldr	r3, [pc, #16]	@ (80008c8 <SysTick_Handler+0x18>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	3301      	adds	r3, #1
 80008ba:	4a03      	ldr	r2, [pc, #12]	@ (80008c8 <SysTick_Handler+0x18>)
 80008bc:	6013      	str	r3, [r2, #0]
}
 80008be:	bf00      	nop
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr
 80008c8:	20000020 	.word	0x20000020

080008cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008cc:	480d      	ldr	r0, [pc, #52]	@ (8000904 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008ce:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008d0:	f7ff fc80 	bl	80001d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008d4:	480c      	ldr	r0, [pc, #48]	@ (8000908 <LoopForever+0x6>)
  ldr r1, =_edata
 80008d6:	490d      	ldr	r1, [pc, #52]	@ (800090c <LoopForever+0xa>)
  ldr r2, =_sidata
 80008d8:	4a0d      	ldr	r2, [pc, #52]	@ (8000910 <LoopForever+0xe>)
  movs r3, #0
 80008da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008dc:	e002      	b.n	80008e4 <LoopCopyDataInit>

080008de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008e2:	3304      	adds	r3, #4

080008e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008e8:	d3f9      	bcc.n	80008de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000914 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008ec:	4c0a      	ldr	r4, [pc, #40]	@ (8000918 <LoopForever+0x16>)
  movs r3, #0
 80008ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008f0:	e001      	b.n	80008f6 <LoopFillZerobss>

080008f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008f4:	3204      	adds	r2, #4

080008f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008f8:	d3fb      	bcc.n	80008f2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80008fa:	f000 f811 	bl	8000920 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008fe:	f7ff ff83 	bl	8000808 <main>

08000902 <LoopForever>:

LoopForever:
  b LoopForever
 8000902:	e7fe      	b.n	8000902 <LoopForever>
  ldr   r0, =_estack
 8000904:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000908:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800090c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000910:	08000998 	.word	0x08000998
  ldr r2, =_sbss
 8000914:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000918:	20000024 	.word	0x20000024

0800091c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800091c:	e7fe      	b.n	800091c <ADC_IRQHandler>
	...

08000920 <__libc_init_array>:
 8000920:	b570      	push	{r4, r5, r6, lr}
 8000922:	4d0d      	ldr	r5, [pc, #52]	@ (8000958 <__libc_init_array+0x38>)
 8000924:	4c0d      	ldr	r4, [pc, #52]	@ (800095c <__libc_init_array+0x3c>)
 8000926:	1b64      	subs	r4, r4, r5
 8000928:	10a4      	asrs	r4, r4, #2
 800092a:	2600      	movs	r6, #0
 800092c:	42a6      	cmp	r6, r4
 800092e:	d109      	bne.n	8000944 <__libc_init_array+0x24>
 8000930:	4d0b      	ldr	r5, [pc, #44]	@ (8000960 <__libc_init_array+0x40>)
 8000932:	4c0c      	ldr	r4, [pc, #48]	@ (8000964 <__libc_init_array+0x44>)
 8000934:	f000 f818 	bl	8000968 <_init>
 8000938:	1b64      	subs	r4, r4, r5
 800093a:	10a4      	asrs	r4, r4, #2
 800093c:	2600      	movs	r6, #0
 800093e:	42a6      	cmp	r6, r4
 8000940:	d105      	bne.n	800094e <__libc_init_array+0x2e>
 8000942:	bd70      	pop	{r4, r5, r6, pc}
 8000944:	f855 3b04 	ldr.w	r3, [r5], #4
 8000948:	4798      	blx	r3
 800094a:	3601      	adds	r6, #1
 800094c:	e7ee      	b.n	800092c <__libc_init_array+0xc>
 800094e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000952:	4798      	blx	r3
 8000954:	3601      	adds	r6, #1
 8000956:	e7f2      	b.n	800093e <__libc_init_array+0x1e>
 8000958:	08000990 	.word	0x08000990
 800095c:	08000990 	.word	0x08000990
 8000960:	08000990 	.word	0x08000990
 8000964:	08000994 	.word	0x08000994

08000968 <_init>:
 8000968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800096a:	bf00      	nop
 800096c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800096e:	bc08      	pop	{r3}
 8000970:	469e      	mov	lr, r3
 8000972:	4770      	bx	lr

08000974 <_fini>:
 8000974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000976:	bf00      	nop
 8000978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800097a:	bc08      	pop	{r3}
 800097c:	469e      	mov	lr, r3
 800097e:	4770      	bx	lr
