

================================================================
== Vivado HLS Report for 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s'
================================================================
* Date:           Sat Jul  8 15:23:15 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.991 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7| 35.000 ns | 35.000 ns |    7|    7|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                             |                                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                   Instance                                  |                              Module                              |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_fu_202  |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s  |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    4628|   5431|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    422|    -|
|Register         |        -|      -|     650|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    5278|   5859|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       4|     11|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                   Instance                                  |                              Module                              | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_fu_202  |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s  |        0|      0|  4628|  5431|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                        |                                                                  |        0|      0|  4628|  5431|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op9   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op98  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|   6|           3|           3|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  44|          9|    1|          9|
    |ap_done                        |   9|          2|    1|          2|
    |data_stream_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_16_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_17_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_18_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_19_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_20_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_21_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_22_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_23_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_24_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_25_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_26_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_27_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_28_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_29_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |real_start                     |   9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n    |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 422|         93|   43|         93|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   8|   0|    8|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |data_0_V_reg_396      |  16|   0|   16|          0|
    |data_10_V_reg_446     |  16|   0|   16|          0|
    |data_11_V_reg_451     |  16|   0|   16|          0|
    |data_12_V_reg_456     |  16|   0|   16|          0|
    |data_13_V_reg_461     |  16|   0|   16|          0|
    |data_14_V_reg_466     |  16|   0|   16|          0|
    |data_15_V_reg_471     |  16|   0|   16|          0|
    |data_16_V_reg_476     |  16|   0|   16|          0|
    |data_17_V_reg_481     |  16|   0|   16|          0|
    |data_18_V_reg_486     |  16|   0|   16|          0|
    |data_19_V_reg_491     |  16|   0|   16|          0|
    |data_1_V_reg_401      |  16|   0|   16|          0|
    |data_20_V_reg_496     |  16|   0|   16|          0|
    |data_21_V_reg_501     |  16|   0|   16|          0|
    |data_22_V_reg_506     |  16|   0|   16|          0|
    |data_23_V_reg_511     |  16|   0|   16|          0|
    |data_24_V_reg_516     |  16|   0|   16|          0|
    |data_25_V_reg_521     |  16|   0|   16|          0|
    |data_26_V_reg_526     |  16|   0|   16|          0|
    |data_27_V_reg_531     |  16|   0|   16|          0|
    |data_28_V_reg_536     |  16|   0|   16|          0|
    |data_29_V_reg_541     |  16|   0|   16|          0|
    |data_2_V_reg_406      |  16|   0|   16|          0|
    |data_3_V_reg_411      |  16|   0|   16|          0|
    |data_4_V_reg_416      |  16|   0|   16|          0|
    |data_5_V_reg_421      |  16|   0|   16|          0|
    |data_6_V_reg_426      |  16|   0|   16|          0|
    |data_7_V_reg_431      |  16|   0|   16|          0|
    |data_8_V_reg_436      |  16|   0|   16|          0|
    |data_9_V_reg_441      |  16|   0|   16|          0|
    |start_once_reg        |   1|   0|    1|          0|
    |tmp_data_0_V_reg_546  |  16|   0|   16|          0|
    |tmp_data_1_V_reg_551  |  16|   0|   16|          0|
    |tmp_data_2_V_reg_556  |  16|   0|   16|          0|
    |tmp_data_3_V_reg_561  |  16|   0|   16|          0|
    |tmp_data_4_V_reg_566  |  16|   0|   16|          0|
    |tmp_data_5_V_reg_571  |  16|   0|   16|          0|
    |tmp_data_6_V_reg_576  |  16|   0|   16|          0|
    |tmp_data_7_V_reg_581  |  16|   0|   16|          0|
    |tmp_data_8_V_reg_586  |  16|   0|   16|          0|
    |tmp_data_9_V_reg_591  |  16|   0|   16|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 650|   0|  650|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+---------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> | return value |
|start_full_n                     |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> | return value |
|start_out                        | out |    1| ap_ctrl_hs | dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> | return value |
|start_write                      | out |    1| ap_ctrl_hs | dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> | return value |
|data_stream_V_data_0_V_dout      |  in |   16|   ap_fifo  |                        data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_0_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_1_V_dout      |  in |   16|   ap_fifo  |                        data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_1_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_2_V_dout      |  in |   16|   ap_fifo  |                        data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_2_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_3_V_dout      |  in |   16|   ap_fifo  |                        data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_3_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_4_V_dout      |  in |   16|   ap_fifo  |                        data_stream_V_data_4_V                       |    pointer   |
|data_stream_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_4_V                       |    pointer   |
|data_stream_V_data_4_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_4_V                       |    pointer   |
|data_stream_V_data_5_V_dout      |  in |   16|   ap_fifo  |                        data_stream_V_data_5_V                       |    pointer   |
|data_stream_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_5_V                       |    pointer   |
|data_stream_V_data_5_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_5_V                       |    pointer   |
|data_stream_V_data_6_V_dout      |  in |   16|   ap_fifo  |                        data_stream_V_data_6_V                       |    pointer   |
|data_stream_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_6_V                       |    pointer   |
|data_stream_V_data_6_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_6_V                       |    pointer   |
|data_stream_V_data_7_V_dout      |  in |   16|   ap_fifo  |                        data_stream_V_data_7_V                       |    pointer   |
|data_stream_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_7_V                       |    pointer   |
|data_stream_V_data_7_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_7_V                       |    pointer   |
|data_stream_V_data_8_V_dout      |  in |   16|   ap_fifo  |                        data_stream_V_data_8_V                       |    pointer   |
|data_stream_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_8_V                       |    pointer   |
|data_stream_V_data_8_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_8_V                       |    pointer   |
|data_stream_V_data_9_V_dout      |  in |   16|   ap_fifo  |                        data_stream_V_data_9_V                       |    pointer   |
|data_stream_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_9_V                       |    pointer   |
|data_stream_V_data_9_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_9_V                       |    pointer   |
|data_stream_V_data_10_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_10_V                       |    pointer   |
|data_stream_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_10_V                       |    pointer   |
|data_stream_V_data_10_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_10_V                       |    pointer   |
|data_stream_V_data_11_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_11_V                       |    pointer   |
|data_stream_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_11_V                       |    pointer   |
|data_stream_V_data_11_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_11_V                       |    pointer   |
|data_stream_V_data_12_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_12_V                       |    pointer   |
|data_stream_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_12_V                       |    pointer   |
|data_stream_V_data_12_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_12_V                       |    pointer   |
|data_stream_V_data_13_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_13_V                       |    pointer   |
|data_stream_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_13_V                       |    pointer   |
|data_stream_V_data_13_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_13_V                       |    pointer   |
|data_stream_V_data_14_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_14_V                       |    pointer   |
|data_stream_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_14_V                       |    pointer   |
|data_stream_V_data_14_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_14_V                       |    pointer   |
|data_stream_V_data_15_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_15_V                       |    pointer   |
|data_stream_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_15_V                       |    pointer   |
|data_stream_V_data_15_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_15_V                       |    pointer   |
|data_stream_V_data_16_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_16_V                       |    pointer   |
|data_stream_V_data_16_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_16_V                       |    pointer   |
|data_stream_V_data_16_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_16_V                       |    pointer   |
|data_stream_V_data_17_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_17_V                       |    pointer   |
|data_stream_V_data_17_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_17_V                       |    pointer   |
|data_stream_V_data_17_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_17_V                       |    pointer   |
|data_stream_V_data_18_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_18_V                       |    pointer   |
|data_stream_V_data_18_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_18_V                       |    pointer   |
|data_stream_V_data_18_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_18_V                       |    pointer   |
|data_stream_V_data_19_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_19_V                       |    pointer   |
|data_stream_V_data_19_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_19_V                       |    pointer   |
|data_stream_V_data_19_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_19_V                       |    pointer   |
|data_stream_V_data_20_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_20_V                       |    pointer   |
|data_stream_V_data_20_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_20_V                       |    pointer   |
|data_stream_V_data_20_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_20_V                       |    pointer   |
|data_stream_V_data_21_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_21_V                       |    pointer   |
|data_stream_V_data_21_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_21_V                       |    pointer   |
|data_stream_V_data_21_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_21_V                       |    pointer   |
|data_stream_V_data_22_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_22_V                       |    pointer   |
|data_stream_V_data_22_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_22_V                       |    pointer   |
|data_stream_V_data_22_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_22_V                       |    pointer   |
|data_stream_V_data_23_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_23_V                       |    pointer   |
|data_stream_V_data_23_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_23_V                       |    pointer   |
|data_stream_V_data_23_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_23_V                       |    pointer   |
|data_stream_V_data_24_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_24_V                       |    pointer   |
|data_stream_V_data_24_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_24_V                       |    pointer   |
|data_stream_V_data_24_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_24_V                       |    pointer   |
|data_stream_V_data_25_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_25_V                       |    pointer   |
|data_stream_V_data_25_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_25_V                       |    pointer   |
|data_stream_V_data_25_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_25_V                       |    pointer   |
|data_stream_V_data_26_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_26_V                       |    pointer   |
|data_stream_V_data_26_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_26_V                       |    pointer   |
|data_stream_V_data_26_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_26_V                       |    pointer   |
|data_stream_V_data_27_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_27_V                       |    pointer   |
|data_stream_V_data_27_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_27_V                       |    pointer   |
|data_stream_V_data_27_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_27_V                       |    pointer   |
|data_stream_V_data_28_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_28_V                       |    pointer   |
|data_stream_V_data_28_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_28_V                       |    pointer   |
|data_stream_V_data_28_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_28_V                       |    pointer   |
|data_stream_V_data_29_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_29_V                       |    pointer   |
|data_stream_V_data_29_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_29_V                       |    pointer   |
|data_stream_V_data_29_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_29_V                       |    pointer   |
|res_stream_V_data_0_V_din        | out |   16|   ap_fifo  |                        res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                        res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_0_V_write      | out |    1|   ap_fifo  |                        res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_1_V_din        | out |   16|   ap_fifo  |                        res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                        res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_1_V_write      | out |    1|   ap_fifo  |                        res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_2_V_din        | out |   16|   ap_fifo  |                        res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                        res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_2_V_write      | out |    1|   ap_fifo  |                        res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_3_V_din        | out |   16|   ap_fifo  |                        res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                        res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_3_V_write      | out |    1|   ap_fifo  |                        res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_4_V_din        | out |   16|   ap_fifo  |                        res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                        res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_4_V_write      | out |    1|   ap_fifo  |                        res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_5_V_din        | out |   16|   ap_fifo  |                        res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                        res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_5_V_write      | out |    1|   ap_fifo  |                        res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_6_V_din        | out |   16|   ap_fifo  |                        res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                        res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_6_V_write      | out |    1|   ap_fifo  |                        res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_7_V_din        | out |   16|   ap_fifo  |                        res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                        res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_7_V_write      | out |    1|   ap_fifo  |                        res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_8_V_din        | out |   16|   ap_fifo  |                        res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                        res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_8_V_write      | out |    1|   ap_fifo  |                        res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_9_V_din        | out |   16|   ap_fifo  |                        res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                        res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_9_V_write      | out |    1|   ap_fifo  |                        res_stream_V_data_9_V                        |    pointer   |
+---------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 9 [1/1] (2.18ns)   --->   "%empty = call { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_stream_V_data_0_V, i16* %data_stream_V_data_1_V, i16* %data_stream_V_data_2_V, i16* %data_stream_V_data_3_V, i16* %data_stream_V_data_4_V, i16* %data_stream_V_data_5_V, i16* %data_stream_V_data_6_V, i16* %data_stream_V_data_7_V, i16* %data_stream_V_data_8_V, i16* %data_stream_V_data_9_V, i16* %data_stream_V_data_10_V, i16* %data_stream_V_data_11_V, i16* %data_stream_V_data_12_V, i16* %data_stream_V_data_13_V, i16* %data_stream_V_data_14_V, i16* %data_stream_V_data_15_V, i16* %data_stream_V_data_16_V, i16* %data_stream_V_data_17_V, i16* %data_stream_V_data_18_V, i16* %data_stream_V_data_19_V, i16* %data_stream_V_data_20_V, i16* %data_stream_V_data_21_V, i16* %data_stream_V_data_22_V, i16* %data_stream_V_data_23_V, i16* %data_stream_V_data_24_V, i16* %data_stream_V_data_25_V, i16* %data_stream_V_data_26_V, i16* %data_stream_V_data_27_V, i16* %data_stream_V_data_28_V, i16* %data_stream_V_data_29_V)" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 9 'read' 'empty' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 0" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 10 'extractvalue' 'data_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 1" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 11 'extractvalue' 'data_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 2" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 12 'extractvalue' 'data_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 3" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 13 'extractvalue' 'data_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 4" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 14 'extractvalue' 'data_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 5" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 15 'extractvalue' 'data_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 6" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 16 'extractvalue' 'data_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 7" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 17 'extractvalue' 'data_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 8" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 18 'extractvalue' 'data_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 9" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 19 'extractvalue' 'data_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_10_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 10" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 20 'extractvalue' 'data_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_11_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 11" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 21 'extractvalue' 'data_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_12_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 12" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 22 'extractvalue' 'data_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_13_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 13" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 23 'extractvalue' 'data_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_14_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 14" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 24 'extractvalue' 'data_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_15_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 15" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 25 'extractvalue' 'data_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_16_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 16" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 26 'extractvalue' 'data_16_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_17_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 17" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 27 'extractvalue' 'data_17_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_18_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 18" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 28 'extractvalue' 'data_18_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_19_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 19" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 29 'extractvalue' 'data_19_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_20_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 20" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 30 'extractvalue' 'data_20_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_21_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 21" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 31 'extractvalue' 'data_21_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_22_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 22" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 32 'extractvalue' 'data_22_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_23_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 23" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 33 'extractvalue' 'data_23_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_24_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 24" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 34 'extractvalue' 'data_24_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_25_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 25" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 35 'extractvalue' 'data_25_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_26_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 26" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 36 'extractvalue' 'data_26_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_27_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 27" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 37 'extractvalue' 'data_27_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_28_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 28" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 38 'extractvalue' 'data_28_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_29_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 29" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 39 'extractvalue' 'data_29_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 40 [6/6] (3.99ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V, i16 %data_8_V, i16 %data_9_V, i16 %data_10_V, i16 %data_11_V, i16 %data_12_V, i16 %data_13_V, i16 %data_14_V, i16 %data_15_V, i16 %data_16_V, i16 %data_17_V, i16 %data_18_V, i16 %data_19_V, i16 %data_20_V, i16 %data_21_V, i16 %data_22_V, i16 %data_23_V, i16 %data_24_V, i16 %data_25_V, i16 %data_26_V, i16 %data_27_V, i16 %data_28_V, i16 %data_29_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 40 'call' 'call_ret' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.99>
ST_3 : Operation 41 [5/6] (3.99ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V, i16 %data_8_V, i16 %data_9_V, i16 %data_10_V, i16 %data_11_V, i16 %data_12_V, i16 %data_13_V, i16 %data_14_V, i16 %data_15_V, i16 %data_16_V, i16 %data_17_V, i16 %data_18_V, i16 %data_19_V, i16 %data_20_V, i16 %data_21_V, i16 %data_22_V, i16 %data_23_V, i16 %data_24_V, i16 %data_25_V, i16 %data_26_V, i16 %data_27_V, i16 %data_28_V, i16 %data_29_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 41 'call' 'call_ret' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.99>
ST_4 : Operation 42 [4/6] (3.99ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V, i16 %data_8_V, i16 %data_9_V, i16 %data_10_V, i16 %data_11_V, i16 %data_12_V, i16 %data_13_V, i16 %data_14_V, i16 %data_15_V, i16 %data_16_V, i16 %data_17_V, i16 %data_18_V, i16 %data_19_V, i16 %data_20_V, i16 %data_21_V, i16 %data_22_V, i16 %data_23_V, i16 %data_24_V, i16 %data_25_V, i16 %data_26_V, i16 %data_27_V, i16 %data_28_V, i16 %data_29_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 42 'call' 'call_ret' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.99>
ST_5 : Operation 43 [3/6] (3.99ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V, i16 %data_8_V, i16 %data_9_V, i16 %data_10_V, i16 %data_11_V, i16 %data_12_V, i16 %data_13_V, i16 %data_14_V, i16 %data_15_V, i16 %data_16_V, i16 %data_17_V, i16 %data_18_V, i16 %data_19_V, i16 %data_20_V, i16 %data_21_V, i16 %data_22_V, i16 %data_23_V, i16 %data_24_V, i16 %data_25_V, i16 %data_26_V, i16 %data_27_V, i16 %data_28_V, i16 %data_29_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 43 'call' 'call_ret' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.99>
ST_6 : Operation 44 [2/6] (3.99ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V, i16 %data_8_V, i16 %data_9_V, i16 %data_10_V, i16 %data_11_V, i16 %data_12_V, i16 %data_13_V, i16 %data_14_V, i16 %data_15_V, i16 %data_16_V, i16 %data_17_V, i16 %data_18_V, i16 %data_19_V, i16 %data_20_V, i16 %data_21_V, i16 %data_22_V, i16 %data_23_V, i16 %data_24_V, i16 %data_25_V, i16 %data_26_V, i16 %data_27_V, i16 %data_28_V, i16 %data_29_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 44 'call' 'call_ret' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.78>
ST_7 : Operation 45 [1/6] (3.78ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V, i16 %data_8_V, i16 %data_9_V, i16 %data_10_V, i16 %data_11_V, i16 %data_12_V, i16 %data_13_V, i16 %data_14_V, i16 %data_15_V, i16 %data_16_V, i16 %data_17_V, i16 %data_18_V, i16 %data_19_V, i16 %data_20_V, i16 %data_21_V, i16 %data_22_V, i16 %data_23_V, i16 %data_24_V, i16 %data_25_V, i16 %data_26_V, i16 %data_27_V, i16 %data_28_V, i16 %data_29_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 45 'call' 'call_ret' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 46 'extractvalue' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 47 'extractvalue' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 48 'extractvalue' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 49 'extractvalue' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 50 'extractvalue' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 51 'extractvalue' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 52 'extractvalue' 'tmp_data_6_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 53 'extractvalue' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 54 'extractvalue' 'tmp_data_8_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 9" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 55 'extractvalue' 'tmp_data_9_V' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:36]   --->   Operation 96 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str30) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:51]   --->   Operation 97 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_stream_V_data_0_V, i16* %res_stream_V_data_1_V, i16* %res_stream_V_data_2_V, i16* %res_stream_V_data_3_V, i16* %res_stream_V_data_4_V, i16* %res_stream_V_data_5_V, i16* %res_stream_V_data_6_V, i16* %res_stream_V_data_7_V, i16* %res_stream_V_data_8_V, i16* %res_stream_V_data_9_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V)" [firmware/nnet_utils/nnet_dense_stream.h:62]   --->   Operation 98 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_stream.h:64]   --->   Operation 99 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_16_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_17_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_18_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_19_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_20_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_21_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_22_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_23_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_24_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_25_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_26_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_27_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_28_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_29_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (read         ) [ 000000000]
data_0_V          (extractvalue ) [ 001111110]
data_1_V          (extractvalue ) [ 001111110]
data_2_V          (extractvalue ) [ 001111110]
data_3_V          (extractvalue ) [ 001111110]
data_4_V          (extractvalue ) [ 001111110]
data_5_V          (extractvalue ) [ 001111110]
data_6_V          (extractvalue ) [ 001111110]
data_7_V          (extractvalue ) [ 001111110]
data_8_V          (extractvalue ) [ 001111110]
data_9_V          (extractvalue ) [ 001111110]
data_10_V         (extractvalue ) [ 001111110]
data_11_V         (extractvalue ) [ 001111110]
data_12_V         (extractvalue ) [ 001111110]
data_13_V         (extractvalue ) [ 001111110]
data_14_V         (extractvalue ) [ 001111110]
data_15_V         (extractvalue ) [ 001111110]
data_16_V         (extractvalue ) [ 001111110]
data_17_V         (extractvalue ) [ 001111110]
data_18_V         (extractvalue ) [ 001111110]
data_19_V         (extractvalue ) [ 001111110]
data_20_V         (extractvalue ) [ 001111110]
data_21_V         (extractvalue ) [ 001111110]
data_22_V         (extractvalue ) [ 001111110]
data_23_V         (extractvalue ) [ 001111110]
data_24_V         (extractvalue ) [ 001111110]
data_25_V         (extractvalue ) [ 001111110]
data_26_V         (extractvalue ) [ 001111110]
data_27_V         (extractvalue ) [ 001111110]
data_28_V         (extractvalue ) [ 001111110]
data_29_V         (extractvalue ) [ 001111110]
call_ret          (call         ) [ 000000000]
tmp_data_0_V      (extractvalue ) [ 000000001]
tmp_data_1_V      (extractvalue ) [ 000000001]
tmp_data_2_V      (extractvalue ) [ 000000001]
tmp_data_3_V      (extractvalue ) [ 000000001]
tmp_data_4_V      (extractvalue ) [ 000000001]
tmp_data_5_V      (extractvalue ) [ 000000001]
tmp_data_6_V      (extractvalue ) [ 000000001]
tmp_data_7_V      (extractvalue ) [ 000000001]
tmp_data_8_V      (extractvalue ) [ 000000001]
tmp_data_9_V      (extractvalue ) [ 000000001]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specloopname_ln36 (specloopname ) [ 000000000]
specloopname_ln51 (specloopname ) [ 000000000]
write_ln62        (write        ) [ 000000000]
ret_ln64          (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_stream_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_stream_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_stream_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_stream_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_stream_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_stream_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_stream_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_stream_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_stream_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_stream_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_stream_V_data_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_stream_V_data_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_stream_V_data_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_stream_V_data_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_stream_V_data_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_stream_V_data_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_stream_V_data_16_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_16_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_stream_V_data_17_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_17_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_stream_V_data_18_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_18_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_stream_V_data_19_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_19_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="data_stream_V_data_20_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_20_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="data_stream_V_data_21_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_21_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="data_stream_V_data_22_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_22_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="data_stream_V_data_23_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_23_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="data_stream_V_data_24_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_24_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="data_stream_V_data_25_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_25_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="data_stream_V_data_26_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_26_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="data_stream_V_data_27_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_27_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="data_stream_V_data_28_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_28_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="data_stream_V_data_29_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_29_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="res_stream_V_data_4_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="res_stream_V_data_5_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="res_stream_V_data_6_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="res_stream_V_data_7_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="res_stream_V_data_8_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="res_stream_V_data_9_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="empty_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="480" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="16" slack="0"/>
<pin id="108" dir="0" index="3" bw="16" slack="0"/>
<pin id="109" dir="0" index="4" bw="16" slack="0"/>
<pin id="110" dir="0" index="5" bw="16" slack="0"/>
<pin id="111" dir="0" index="6" bw="16" slack="0"/>
<pin id="112" dir="0" index="7" bw="16" slack="0"/>
<pin id="113" dir="0" index="8" bw="16" slack="0"/>
<pin id="114" dir="0" index="9" bw="16" slack="0"/>
<pin id="115" dir="0" index="10" bw="16" slack="0"/>
<pin id="116" dir="0" index="11" bw="16" slack="0"/>
<pin id="117" dir="0" index="12" bw="16" slack="0"/>
<pin id="118" dir="0" index="13" bw="16" slack="0"/>
<pin id="119" dir="0" index="14" bw="16" slack="0"/>
<pin id="120" dir="0" index="15" bw="16" slack="0"/>
<pin id="121" dir="0" index="16" bw="16" slack="0"/>
<pin id="122" dir="0" index="17" bw="16" slack="0"/>
<pin id="123" dir="0" index="18" bw="16" slack="0"/>
<pin id="124" dir="0" index="19" bw="16" slack="0"/>
<pin id="125" dir="0" index="20" bw="16" slack="0"/>
<pin id="126" dir="0" index="21" bw="16" slack="0"/>
<pin id="127" dir="0" index="22" bw="16" slack="0"/>
<pin id="128" dir="0" index="23" bw="16" slack="0"/>
<pin id="129" dir="0" index="24" bw="16" slack="0"/>
<pin id="130" dir="0" index="25" bw="16" slack="0"/>
<pin id="131" dir="0" index="26" bw="16" slack="0"/>
<pin id="132" dir="0" index="27" bw="16" slack="0"/>
<pin id="133" dir="0" index="28" bw="16" slack="0"/>
<pin id="134" dir="0" index="29" bw="16" slack="0"/>
<pin id="135" dir="0" index="30" bw="16" slack="0"/>
<pin id="136" dir="1" index="31" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln62_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="0" index="2" bw="16" slack="0"/>
<pin id="172" dir="0" index="3" bw="16" slack="0"/>
<pin id="173" dir="0" index="4" bw="16" slack="0"/>
<pin id="174" dir="0" index="5" bw="16" slack="0"/>
<pin id="175" dir="0" index="6" bw="16" slack="0"/>
<pin id="176" dir="0" index="7" bw="16" slack="0"/>
<pin id="177" dir="0" index="8" bw="16" slack="0"/>
<pin id="178" dir="0" index="9" bw="16" slack="0"/>
<pin id="179" dir="0" index="10" bw="16" slack="0"/>
<pin id="180" dir="0" index="11" bw="16" slack="1"/>
<pin id="181" dir="0" index="12" bw="16" slack="1"/>
<pin id="182" dir="0" index="13" bw="16" slack="1"/>
<pin id="183" dir="0" index="14" bw="16" slack="1"/>
<pin id="184" dir="0" index="15" bw="16" slack="1"/>
<pin id="185" dir="0" index="16" bw="16" slack="1"/>
<pin id="186" dir="0" index="17" bw="16" slack="1"/>
<pin id="187" dir="0" index="18" bw="16" slack="1"/>
<pin id="188" dir="0" index="19" bw="16" slack="1"/>
<pin id="189" dir="0" index="20" bw="16" slack="1"/>
<pin id="190" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln62/8 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="160" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="1"/>
<pin id="205" dir="0" index="2" bw="16" slack="1"/>
<pin id="206" dir="0" index="3" bw="16" slack="1"/>
<pin id="207" dir="0" index="4" bw="16" slack="1"/>
<pin id="208" dir="0" index="5" bw="16" slack="1"/>
<pin id="209" dir="0" index="6" bw="16" slack="1"/>
<pin id="210" dir="0" index="7" bw="16" slack="1"/>
<pin id="211" dir="0" index="8" bw="16" slack="1"/>
<pin id="212" dir="0" index="9" bw="16" slack="1"/>
<pin id="213" dir="0" index="10" bw="16" slack="1"/>
<pin id="214" dir="0" index="11" bw="16" slack="1"/>
<pin id="215" dir="0" index="12" bw="16" slack="1"/>
<pin id="216" dir="0" index="13" bw="16" slack="1"/>
<pin id="217" dir="0" index="14" bw="16" slack="1"/>
<pin id="218" dir="0" index="15" bw="16" slack="1"/>
<pin id="219" dir="0" index="16" bw="16" slack="1"/>
<pin id="220" dir="0" index="17" bw="16" slack="1"/>
<pin id="221" dir="0" index="18" bw="16" slack="1"/>
<pin id="222" dir="0" index="19" bw="16" slack="1"/>
<pin id="223" dir="0" index="20" bw="16" slack="1"/>
<pin id="224" dir="0" index="21" bw="16" slack="1"/>
<pin id="225" dir="0" index="22" bw="16" slack="1"/>
<pin id="226" dir="0" index="23" bw="16" slack="1"/>
<pin id="227" dir="0" index="24" bw="16" slack="1"/>
<pin id="228" dir="0" index="25" bw="16" slack="1"/>
<pin id="229" dir="0" index="26" bw="16" slack="1"/>
<pin id="230" dir="0" index="27" bw="16" slack="1"/>
<pin id="231" dir="0" index="28" bw="16" slack="1"/>
<pin id="232" dir="0" index="29" bw="16" slack="1"/>
<pin id="233" dir="0" index="30" bw="16" slack="1"/>
<pin id="234" dir="1" index="31" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="data_0_V_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="480" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_0_V/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="data_1_V_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="480" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_1_V/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="data_2_V_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="480" slack="0"/>
<pin id="246" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_2_V/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="data_3_V_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="480" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_3_V/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="data_4_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="480" slack="0"/>
<pin id="254" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_4_V/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="data_5_V_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="480" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_5_V/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="data_6_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="480" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_6_V/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="data_7_V_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="480" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_7_V/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="data_8_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="480" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_8_V/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="data_9_V_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="480" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_9_V/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="data_10_V_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="480" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_10_V/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="data_11_V_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="480" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_11_V/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="data_12_V_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="480" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_12_V/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="data_13_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="480" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_13_V/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="data_14_V_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="480" slack="0"/>
<pin id="294" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_14_V/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="data_15_V_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="480" slack="0"/>
<pin id="298" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_15_V/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="data_16_V_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="480" slack="0"/>
<pin id="302" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_16_V/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="data_17_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="480" slack="0"/>
<pin id="306" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_17_V/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="data_18_V_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="480" slack="0"/>
<pin id="310" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_18_V/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="data_19_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="480" slack="0"/>
<pin id="314" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_19_V/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="data_20_V_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="480" slack="0"/>
<pin id="318" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_20_V/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="data_21_V_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="480" slack="0"/>
<pin id="322" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_21_V/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="data_22_V_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="480" slack="0"/>
<pin id="326" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_22_V/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="data_23_V_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="480" slack="0"/>
<pin id="330" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_23_V/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="data_24_V_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="480" slack="0"/>
<pin id="334" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_24_V/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="data_25_V_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="480" slack="0"/>
<pin id="338" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_25_V/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="data_26_V_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="480" slack="0"/>
<pin id="342" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_26_V/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="data_27_V_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="480" slack="0"/>
<pin id="346" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_27_V/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="data_28_V_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="480" slack="0"/>
<pin id="350" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_28_V/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="data_29_V_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="480" slack="0"/>
<pin id="354" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_29_V/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_data_0_V_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="160" slack="0"/>
<pin id="358" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_data_1_V_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="160" slack="0"/>
<pin id="362" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_data_2_V_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="160" slack="0"/>
<pin id="366" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_data_3_V_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="160" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_data_4_V_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="160" slack="0"/>
<pin id="374" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_data_5_V_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="160" slack="0"/>
<pin id="378" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_data_6_V_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="160" slack="0"/>
<pin id="382" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_data_7_V_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="160" slack="0"/>
<pin id="386" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_data_8_V_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="160" slack="0"/>
<pin id="390" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_8_V/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_data_9_V_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="160" slack="0"/>
<pin id="394" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_9_V/7 "/>
</bind>
</comp>

<comp id="396" class="1005" name="data_0_V_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="1"/>
<pin id="398" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V "/>
</bind>
</comp>

<comp id="401" class="1005" name="data_1_V_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="1"/>
<pin id="403" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V "/>
</bind>
</comp>

<comp id="406" class="1005" name="data_2_V_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="1"/>
<pin id="408" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V "/>
</bind>
</comp>

<comp id="411" class="1005" name="data_3_V_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="1"/>
<pin id="413" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V "/>
</bind>
</comp>

<comp id="416" class="1005" name="data_4_V_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="1"/>
<pin id="418" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V "/>
</bind>
</comp>

<comp id="421" class="1005" name="data_5_V_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="1"/>
<pin id="423" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V "/>
</bind>
</comp>

<comp id="426" class="1005" name="data_6_V_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="1"/>
<pin id="428" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V "/>
</bind>
</comp>

<comp id="431" class="1005" name="data_7_V_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="1"/>
<pin id="433" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V "/>
</bind>
</comp>

<comp id="436" class="1005" name="data_8_V_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="1"/>
<pin id="438" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_8_V "/>
</bind>
</comp>

<comp id="441" class="1005" name="data_9_V_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="1"/>
<pin id="443" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_9_V "/>
</bind>
</comp>

<comp id="446" class="1005" name="data_10_V_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="1"/>
<pin id="448" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_10_V "/>
</bind>
</comp>

<comp id="451" class="1005" name="data_11_V_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="1"/>
<pin id="453" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_11_V "/>
</bind>
</comp>

<comp id="456" class="1005" name="data_12_V_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="1"/>
<pin id="458" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_12_V "/>
</bind>
</comp>

<comp id="461" class="1005" name="data_13_V_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="1"/>
<pin id="463" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_13_V "/>
</bind>
</comp>

<comp id="466" class="1005" name="data_14_V_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="1"/>
<pin id="468" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_14_V "/>
</bind>
</comp>

<comp id="471" class="1005" name="data_15_V_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="1"/>
<pin id="473" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_15_V "/>
</bind>
</comp>

<comp id="476" class="1005" name="data_16_V_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="1"/>
<pin id="478" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_16_V "/>
</bind>
</comp>

<comp id="481" class="1005" name="data_17_V_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="1"/>
<pin id="483" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_17_V "/>
</bind>
</comp>

<comp id="486" class="1005" name="data_18_V_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="1"/>
<pin id="488" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_18_V "/>
</bind>
</comp>

<comp id="491" class="1005" name="data_19_V_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="1"/>
<pin id="493" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_19_V "/>
</bind>
</comp>

<comp id="496" class="1005" name="data_20_V_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="1"/>
<pin id="498" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_20_V "/>
</bind>
</comp>

<comp id="501" class="1005" name="data_21_V_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="1"/>
<pin id="503" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_21_V "/>
</bind>
</comp>

<comp id="506" class="1005" name="data_22_V_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="1"/>
<pin id="508" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_22_V "/>
</bind>
</comp>

<comp id="511" class="1005" name="data_23_V_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="1"/>
<pin id="513" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_23_V "/>
</bind>
</comp>

<comp id="516" class="1005" name="data_24_V_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="1"/>
<pin id="518" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_24_V "/>
</bind>
</comp>

<comp id="521" class="1005" name="data_25_V_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="1"/>
<pin id="523" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_25_V "/>
</bind>
</comp>

<comp id="526" class="1005" name="data_26_V_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="1"/>
<pin id="528" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_26_V "/>
</bind>
</comp>

<comp id="531" class="1005" name="data_27_V_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="1"/>
<pin id="533" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_27_V "/>
</bind>
</comp>

<comp id="536" class="1005" name="data_28_V_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="1"/>
<pin id="538" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_28_V "/>
</bind>
</comp>

<comp id="541" class="1005" name="data_29_V_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="1"/>
<pin id="543" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_29_V "/>
</bind>
</comp>

<comp id="546" class="1005" name="tmp_data_0_V_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="1"/>
<pin id="548" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="551" class="1005" name="tmp_data_1_V_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="1"/>
<pin id="553" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="556" class="1005" name="tmp_data_2_V_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="1"/>
<pin id="558" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="561" class="1005" name="tmp_data_3_V_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="1"/>
<pin id="563" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_data_4_V_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="1"/>
<pin id="568" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="571" class="1005" name="tmp_data_5_V_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="1"/>
<pin id="573" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

<comp id="576" class="1005" name="tmp_data_6_V_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="1"/>
<pin id="578" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_6_V "/>
</bind>
</comp>

<comp id="581" class="1005" name="tmp_data_7_V_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="1"/>
<pin id="583" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_7_V "/>
</bind>
</comp>

<comp id="586" class="1005" name="tmp_data_8_V_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="1"/>
<pin id="588" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_8_V "/>
</bind>
</comp>

<comp id="591" class="1005" name="tmp_data_9_V_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="1"/>
<pin id="593" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_9_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="80" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="104" pin=7"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="104" pin=8"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="104" pin=9"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="104" pin=10"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="104" pin=11"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="104" pin=12"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="104" pin=13"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="104" pin=14"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="104" pin=15"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="104" pin=16"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="104" pin=17"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="104" pin=18"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="104" pin=19"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="104" pin=20"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="104" pin=21"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="104" pin=22"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="104" pin=23"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="104" pin=24"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="104" pin=25"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="104" pin=26"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="104" pin=27"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="104" pin=28"/></net>

<net id="166"><net_src comp="56" pin="0"/><net_sink comp="104" pin=29"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="104" pin=30"/></net>

<net id="191"><net_src comp="102" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="192"><net_src comp="60" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="193"><net_src comp="62" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="194"><net_src comp="64" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="195"><net_src comp="66" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="197"><net_src comp="70" pin="0"/><net_sink comp="168" pin=6"/></net>

<net id="198"><net_src comp="72" pin="0"/><net_sink comp="168" pin=7"/></net>

<net id="199"><net_src comp="74" pin="0"/><net_sink comp="168" pin=8"/></net>

<net id="200"><net_src comp="76" pin="0"/><net_sink comp="168" pin=9"/></net>

<net id="201"><net_src comp="78" pin="0"/><net_sink comp="168" pin=10"/></net>

<net id="235"><net_src comp="82" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="239"><net_src comp="104" pin="31"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="104" pin="31"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="104" pin="31"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="104" pin="31"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="104" pin="31"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="104" pin="31"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="104" pin="31"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="104" pin="31"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="104" pin="31"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="104" pin="31"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="104" pin="31"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="104" pin="31"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="104" pin="31"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="104" pin="31"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="104" pin="31"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="104" pin="31"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="104" pin="31"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="104" pin="31"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="104" pin="31"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="104" pin="31"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="104" pin="31"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="104" pin="31"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="104" pin="31"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="104" pin="31"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="104" pin="31"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="104" pin="31"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="104" pin="31"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="104" pin="31"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="104" pin="31"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="104" pin="31"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="202" pin="31"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="202" pin="31"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="202" pin="31"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="202" pin="31"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="202" pin="31"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="202" pin="31"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="202" pin="31"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="202" pin="31"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="202" pin="31"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="202" pin="31"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="236" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="404"><net_src comp="240" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="409"><net_src comp="244" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="202" pin=3"/></net>

<net id="414"><net_src comp="248" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="202" pin=4"/></net>

<net id="419"><net_src comp="252" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="202" pin=5"/></net>

<net id="424"><net_src comp="256" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="202" pin=6"/></net>

<net id="429"><net_src comp="260" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="202" pin=7"/></net>

<net id="434"><net_src comp="264" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="202" pin=8"/></net>

<net id="439"><net_src comp="268" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="202" pin=9"/></net>

<net id="444"><net_src comp="272" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="202" pin=10"/></net>

<net id="449"><net_src comp="276" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="202" pin=11"/></net>

<net id="454"><net_src comp="280" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="202" pin=12"/></net>

<net id="459"><net_src comp="284" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="202" pin=13"/></net>

<net id="464"><net_src comp="288" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="202" pin=14"/></net>

<net id="469"><net_src comp="292" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="202" pin=15"/></net>

<net id="474"><net_src comp="296" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="202" pin=16"/></net>

<net id="479"><net_src comp="300" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="202" pin=17"/></net>

<net id="484"><net_src comp="304" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="202" pin=18"/></net>

<net id="489"><net_src comp="308" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="202" pin=19"/></net>

<net id="494"><net_src comp="312" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="202" pin=20"/></net>

<net id="499"><net_src comp="316" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="202" pin=21"/></net>

<net id="504"><net_src comp="320" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="202" pin=22"/></net>

<net id="509"><net_src comp="324" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="202" pin=23"/></net>

<net id="514"><net_src comp="328" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="202" pin=24"/></net>

<net id="519"><net_src comp="332" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="202" pin=25"/></net>

<net id="524"><net_src comp="336" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="202" pin=26"/></net>

<net id="529"><net_src comp="340" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="202" pin=27"/></net>

<net id="534"><net_src comp="344" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="202" pin=28"/></net>

<net id="539"><net_src comp="348" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="202" pin=29"/></net>

<net id="544"><net_src comp="352" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="202" pin=30"/></net>

<net id="549"><net_src comp="356" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="168" pin=11"/></net>

<net id="554"><net_src comp="360" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="168" pin=12"/></net>

<net id="559"><net_src comp="364" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="168" pin=13"/></net>

<net id="564"><net_src comp="368" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="168" pin=14"/></net>

<net id="569"><net_src comp="372" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="168" pin=15"/></net>

<net id="574"><net_src comp="376" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="168" pin=16"/></net>

<net id="579"><net_src comp="380" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="168" pin=17"/></net>

<net id="584"><net_src comp="384" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="168" pin=18"/></net>

<net id="589"><net_src comp="388" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="168" pin=19"/></net>

<net id="594"><net_src comp="392" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="168" pin=20"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_stream_V_data_0_V | {8 }
	Port: res_stream_V_data_1_V | {8 }
	Port: res_stream_V_data_2_V | {8 }
	Port: res_stream_V_data_3_V | {8 }
	Port: res_stream_V_data_4_V | {8 }
	Port: res_stream_V_data_5_V | {8 }
	Port: res_stream_V_data_6_V | {8 }
	Port: res_stream_V_data_7_V | {8 }
	Port: res_stream_V_data_8_V | {8 }
	Port: res_stream_V_data_9_V | {8 }
 - Input state : 
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_0_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_1_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_2_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_3_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_4_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_5_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_6_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_7_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_8_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_9_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_10_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_11_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_12_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_13_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_14_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_15_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_16_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_17_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_18_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_19_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_20_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_21_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_22_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_23_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_24_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_25_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_26_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_27_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_28_V | {1 }
	Port: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> : data_stream_V_data_29_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		tmp_data_4_V : 1
		tmp_data_5_V : 1
		tmp_data_6_V : 1
		tmp_data_7_V : 1
		tmp_data_8_V : 1
		tmp_data_9_V : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------|---------|---------|
| Operation|                               Functional Unit                               |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------|---------|---------|
|   call   | grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_fu_202 |   3024  |   5131  |
|----------|-----------------------------------------------------------------------------|---------|---------|
|   read   |                              empty_read_fu_104                              |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|
|   write  |                           write_ln62_write_fu_168                           |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|
|          |                               data_0_V_fu_236                               |    0    |    0    |
|          |                               data_1_V_fu_240                               |    0    |    0    |
|          |                               data_2_V_fu_244                               |    0    |    0    |
|          |                               data_3_V_fu_248                               |    0    |    0    |
|          |                               data_4_V_fu_252                               |    0    |    0    |
|          |                               data_5_V_fu_256                               |    0    |    0    |
|          |                               data_6_V_fu_260                               |    0    |    0    |
|          |                               data_7_V_fu_264                               |    0    |    0    |
|          |                               data_8_V_fu_268                               |    0    |    0    |
|          |                               data_9_V_fu_272                               |    0    |    0    |
|          |                               data_10_V_fu_276                              |    0    |    0    |
|          |                               data_11_V_fu_280                              |    0    |    0    |
|          |                               data_12_V_fu_284                              |    0    |    0    |
|          |                               data_13_V_fu_288                              |    0    |    0    |
|          |                               data_14_V_fu_292                              |    0    |    0    |
|          |                               data_15_V_fu_296                              |    0    |    0    |
|          |                               data_16_V_fu_300                              |    0    |    0    |
|          |                               data_17_V_fu_304                              |    0    |    0    |
|          |                               data_18_V_fu_308                              |    0    |    0    |
|extractvalue|                               data_19_V_fu_312                              |    0    |    0    |
|          |                               data_20_V_fu_316                              |    0    |    0    |
|          |                               data_21_V_fu_320                              |    0    |    0    |
|          |                               data_22_V_fu_324                              |    0    |    0    |
|          |                               data_23_V_fu_328                              |    0    |    0    |
|          |                               data_24_V_fu_332                              |    0    |    0    |
|          |                               data_25_V_fu_336                              |    0    |    0    |
|          |                               data_26_V_fu_340                              |    0    |    0    |
|          |                               data_27_V_fu_344                              |    0    |    0    |
|          |                               data_28_V_fu_348                              |    0    |    0    |
|          |                               data_29_V_fu_352                              |    0    |    0    |
|          |                             tmp_data_0_V_fu_356                             |    0    |    0    |
|          |                             tmp_data_1_V_fu_360                             |    0    |    0    |
|          |                             tmp_data_2_V_fu_364                             |    0    |    0    |
|          |                             tmp_data_3_V_fu_368                             |    0    |    0    |
|          |                             tmp_data_4_V_fu_372                             |    0    |    0    |
|          |                             tmp_data_5_V_fu_376                             |    0    |    0    |
|          |                             tmp_data_6_V_fu_380                             |    0    |    0    |
|          |                             tmp_data_7_V_fu_384                             |    0    |    0    |
|          |                             tmp_data_8_V_fu_388                             |    0    |    0    |
|          |                             tmp_data_9_V_fu_392                             |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                             |   3024  |   5131  |
|----------|-----------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  data_0_V_reg_396  |   16   |
|  data_10_V_reg_446 |   16   |
|  data_11_V_reg_451 |   16   |
|  data_12_V_reg_456 |   16   |
|  data_13_V_reg_461 |   16   |
|  data_14_V_reg_466 |   16   |
|  data_15_V_reg_471 |   16   |
|  data_16_V_reg_476 |   16   |
|  data_17_V_reg_481 |   16   |
|  data_18_V_reg_486 |   16   |
|  data_19_V_reg_491 |   16   |
|  data_1_V_reg_401  |   16   |
|  data_20_V_reg_496 |   16   |
|  data_21_V_reg_501 |   16   |
|  data_22_V_reg_506 |   16   |
|  data_23_V_reg_511 |   16   |
|  data_24_V_reg_516 |   16   |
|  data_25_V_reg_521 |   16   |
|  data_26_V_reg_526 |   16   |
|  data_27_V_reg_531 |   16   |
|  data_28_V_reg_536 |   16   |
|  data_29_V_reg_541 |   16   |
|  data_2_V_reg_406  |   16   |
|  data_3_V_reg_411  |   16   |
|  data_4_V_reg_416  |   16   |
|  data_5_V_reg_421  |   16   |
|  data_6_V_reg_426  |   16   |
|  data_7_V_reg_431  |   16   |
|  data_8_V_reg_436  |   16   |
|  data_9_V_reg_441  |   16   |
|tmp_data_0_V_reg_546|   16   |
|tmp_data_1_V_reg_551|   16   |
|tmp_data_2_V_reg_556|   16   |
|tmp_data_3_V_reg_561|   16   |
|tmp_data_4_V_reg_566|   16   |
|tmp_data_5_V_reg_571|   16   |
|tmp_data_6_V_reg_576|   16   |
|tmp_data_7_V_reg_581|   16   |
|tmp_data_8_V_reg_586|   16   |
|tmp_data_9_V_reg_591|   16   |
+--------------------+--------+
|        Total       |   640  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |  3024  |  5131  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   640  |    -   |
+-----------+--------+--------+
|   Total   |  3664  |  5131  |
+-----------+--------+--------+
