Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "Z:/VM_Shared_folder/UART out.gz/image_configs_text_isim_beh.exe" -prj "Z:/VM_Shared_folder/UART out.gz/image_configs_text_beh.prj" "work.image_configs_text" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/VM_Shared_folder/UART out.gz/ch_aline_storage.v" into library work
Analyzing Verilog file "Z:/VM_Shared_folder/UART out.gz/image_configs.v" into library work
Analyzing Verilog file "Z:/VM_Shared_folder/UART out.gz/image_configs_text.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102136 KB
Fuse CPU Usage: 624 ms
Compiling module RAM32M
Compiling module ch_aline_storage
Compiling module image_configs
Compiling module image_configs_text
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable Z:/VM_Shared_folder/UART out.gz/image_configs_text_isim_beh.exe
Fuse Memory Usage: 105704 KB
Fuse CPU Usage: 827 ms
