{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7530, "design__instance__area": 109431, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 170, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 11, "power__internal__total": 0.009800213389098644, "power__switching__total": 0.005360813811421394, "power__leakage__total": 1.8093953713105293e-06, "power__total": 0.015162836760282516, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.32086123555169593, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.32086123555169593, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5907461353968088, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.51663408347034, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 38, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 170, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 11, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.5722253943762096, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.5722253943762096, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3200814148771445, "timing__setup__ws__corner:nom_ss_125C_4v50": 42.4711478007758, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 170, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 11, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.20822932856263085, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.20822932856263085, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2685346465643759, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.06752532057968, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 38, "design__max_fanout_violation__count": 170, "design__max_cap_violation__count": 18, "clock__skew__worst_hold": 0.5876748143346228, "clock__skew__worst_setup": 0.202641853477424, "timing__hold__ws": 0.26619873725450055, "timing__setup__ws": 42.06931810877055, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 546.62 564.54", "design__core__bbox": "6.72 15.68 539.84 548.8", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 77, "design__die__area": 308589, "design__core__area": 284217, "design__instance__count__stdcell": 7530, "design__instance__area__stdcell": 109431, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.385025, "design__instance__utilization__stdcell": 0.385025, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 26850845, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 42147.3, "design__instance__displacement__mean": 5.597, "design__instance__displacement__max": 105.84, "route__wirelength__estimated": 144188, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3474, "route__net__special": 2, "route__drc_errors__iter:1": 1600, "route__wirelength__iter:1": 177727, "route__drc_errors__iter:2": 116, "route__wirelength__iter:2": 175951, "route__drc_errors__iter:3": 97, "route__wirelength__iter:3": 175635, "route__drc_errors__iter:4": 3, "route__wirelength__iter:4": 175459, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 175454, "route__drc_errors": 0, "route__wirelength": 175454, "route__vias": 26931, "route__vias__singlecut": 26931, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1137.84, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 84, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 84, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 84, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 170, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.3129642189541943, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.3129642189541943, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5877272168628671, "timing__setup__ws__corner:min_tt_025C_5v00": 50.710985290765755, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 84, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 38, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 170, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.5594402877076436, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.5594402877076436, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3151073935415438, "timing__setup__ws__corner:min_ss_125C_4v50": 42.80337982984499, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 84, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 170, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.202641853477424, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.202641853477424, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26619873725450055, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.1964675144848, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 84, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 170, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 18, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.3299338673432218, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.3299338673432218, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5943189442134008, "timing__setup__ws__corner:max_tt_025C_5v00": 50.28241787485766, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 84, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 38, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 170, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 18, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.5876748143346228, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.5876748143346228, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3261545570382092, "timing__setup__ws__corner:max_ss_125C_4v50": 42.06931810877055, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 84, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 170, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 16, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.21460200890421097, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.21460200890421097, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.27085878750985737, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.91163934537252, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 84, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 84, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99979, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000210322, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000233281, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 4.34098e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000233281, "ir__voltage__worst": 5, "ir__drop__avg": 4.27e-05, "ir__drop__worst": 0.00021, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}