#--- source.hlsl

RWBuffer<int> In : register(u0);
RWBuffer<int> RowOut : register(u1);
RWBuffer<int> ColOut : register(u2);

[numthreads(4,1,1)]
void main(uint GI : SV_GroupIndex) {
  int4x4 A;
  int4x4 B;
  switch(GI) {
    case 0:
      A._m00_m01_m02_m03 = In[GI].xxxx;
      B._m00_m10_m20_m30 = In[GI].xxxx;
      break;
    case 1:
      A._m10_m11_m12_m13 = In[GI].xxxx;
      B._m01_m11_m21_m31 = In[GI].xxxx;
      break;
    case 2:
      A._m20_m21_m22_m23 = In[GI].xxxx;
      B._m02_m12_m22_m32 = In[GI].xxxx;
      break;
    case 3:
      A._m30_m31_m32_m33 = In[GI].xxxx;
      B._m03_m13_m23_m33 = In[GI].xxxx;
      break;

  }
  int4 vec1;
  int4 vec2;
  switch(GI) {
    case 0:
      vec1 = A._m00_m01_m02_m03;
      vec2 = B._m00_m10_m20_m30;
      break;
    case 1:
      vec1 = A._m10_m11_m12_m13;
      vec2 = B._m01_m11_m21_m31;
      break;
    case 2:
      vec1 = A._m20_m21_m22_m23;
      vec2 = B._m02_m12_m22_m32;
      break;
    case 3:
      vec1 = A._m30_m31_m32_m33;
      vec2 = B._m03_m13_m23_m33;
      break;
  }
  for(int i = 0; i < 4; i++) {
    RowOut[GI*4+i] = vec1[i];
    ColOut[i*4+GI] = vec2[i];
  }
}

//--- pipeline.yaml

---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]
Buffers:
  - Name: In
    Format: Int32
    Data: [ 1, 2, 3, 4]
  - Name: RowOut
    Format: Int32
    FillSize: 64
  - Name: ColOut
    Format: Int32
    FillSize: 64
  - Name: ExpectedRowOut
    Format: Int32
    Data: [ 1,1,1,1, 2,2,2,2, 3,3,3,3, 4,4,4,4 ]
  - Name: ExpectedColOut
    Format: Int32
    Data: [ 1,2,3,4, 1,2,3,4, 1,2,3,4, 1,2,3,4 ]
Results:
  - Result: RowOut
    Rule: BufferExact
    Actual: RowOut
    Expected: ExpectedRowOut
  - Result: ColOut
    Rule: BufferExact
    Actual: ColOut
    Expected: ExpectedColOut
DescriptorSets:
  - Resources:
    - Name: In
      Kind: RWBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: RowOut
      Kind: RWBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
    - Name: ColOut
      Kind: RWBuffer
      DirectXBinding:
        Register: 2
        Space: 0
      VulkanBinding:
        Binding: 2
...
#--- end

# BUG Vulkan  https://github.com/llvm/llvm-project/issues/180258
# Bug DirectX https://github.com/llvm/llvm-project/issues/180262
# XFAIL: Clang

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
