{
    "CMSSW_7_4_DEVEL_X_2015-02-24-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-25-0200_INCOMPLETE": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-25-1800_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-23-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-25-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-26-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-17-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-25-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-24-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-23-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-25-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-24-1400_INCOMPLETE": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-25-0200_INCOMPLETE": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-25-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-24-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-26-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-23-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-24-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-25-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-25-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-26-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-25-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-26-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-25-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-25-1400_INCOMPLETE": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-25-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-25-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-24-1400_INCOMPLETE": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-25-1400_INCOMPLETE": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-26-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-21-0200_INCOMPLETE": "slc6_amd64_gcc491"
}