<dec f='llvm/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h' l='198' type='bool llvm::mca::Scheduler::dispatch(llvm::mca::InstRef &amp; IR)'/>
<doc f='llvm/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h' l='188'>/// Reserves buffer and LSUnit queue resources that are necessary to issue
  /// this instruction.
  ///
  /// Returns true if instruction IR is ready to be issued to the underlying
  /// pipelines. Note that this operation cannot fail; it assumes that a
  /// previous call to method `isAvailable(IR)` returned `SC_AVAILABLE`.
  ///
  /// If IR is a memory operation, then the Scheduler queries the LS unit to
  /// obtain a LS token. An LS token is used internally to track memory
  /// dependencies.</doc>
<def f='llvm/llvm/lib/MCA/HardwareUnits/Scheduler.cpp' l='300' ll='338' type='bool llvm::mca::Scheduler::dispatch(llvm::mca::InstRef &amp; IR)'/>
<use f='llvm/llvm/lib/MCA/Stages/ExecuteStage.cpp' l='201' u='c' c='_ZN4llvm3mca12ExecuteStage7executeERNS0_7InstRefE'/>
