#include "ps2_runtime_macros.h"
#include "ps2_runtime.h"
#include "ps2_recompiled_functions.h"
#include "ps2_recompiled_stubs.h"

#include "ps2_syscalls.h"
#include "ps2_stubs.h"

// Function: entry_155f20
// Address: 0x155f20 - 0x1560f0
void entry_155f20_0x1560f0(uint8_t* rdram, R5900Context* ctx, PS2Runtime *runtime) {

    ctx->pc = 0x155f20u;

    // 0x155f20: 0x30c3001f
    ctx->pc = 0x155f20u;
    SET_GPR_U32(ctx, 3, AND32(GPR_U32(ctx, 6), 31));
    // 0x155f24: 0x5060000a
    ctx->pc = 0x155F24u;
    {
        const bool branch_taken_0x155f24 = (GPR_U32(ctx, 3) == GPR_U32(ctx, 0));
        if (branch_taken_0x155f24) {
            ctx->pc = 0x155F28u;
            SET_GPR_U32(ctx, 6, SRL32(GPR_U32(ctx, 6), 5));
            ctx->pc = 0x155F50u;
            goto label_155f50;
        }
    }
    ctx->pc = 0x155F2Cu;
    // 0x155f2c: 0x0
    ctx->pc = 0x155f2cu;
    // NOP
label_155f30:
    // 0x155f30: 0x90a20000
    ctx->pc = 0x155f30u;
    SET_GPR_U32(ctx, 2, (uint8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x155f34: 0x24a50001
    ctx->pc = 0x155f34u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x155f38: 0x2463ffff
    ctx->pc = 0x155f38u;
    SET_GPR_S32(ctx, 3, ADD32(GPR_U32(ctx, 3), 4294967295));
    // 0x155f3c: 0xa0820000
    ctx->pc = 0x155f3cu;
    WRITE8(ADD32(GPR_U32(ctx, 4), 0), (uint8_t)GPR_U32(ctx, 2));
    // 0x155f40: 0x0
    ctx->pc = 0x155f40u;
    // NOP
    // 0x155f44: 0x1460fffa
    ctx->pc = 0x155F44u;
    {
        const bool branch_taken_0x155f44 = (GPR_U32(ctx, 3) != GPR_U32(ctx, 0));
        ctx->pc = 0x155F48u;
        SET_GPR_S32(ctx, 4, ADD32(GPR_U32(ctx, 4), 1));
        if (branch_taken_0x155f44) {
            ctx->pc = 0x155F30u;
            goto label_155f30;
        }
    }
    ctx->pc = 0x155F4Cu;
    // 0x155f4c: 0x63142
    ctx->pc = 0x155f4cu;
    SET_GPR_U32(ctx, 6, SRL32(GPR_U32(ctx, 6), 5));
label_155f50:
    // 0x155f50: 0x10c00065
    ctx->pc = 0x155F50u;
    {
        const bool branch_taken_0x155f50 = (GPR_U32(ctx, 6) == GPR_U32(ctx, 0));
        if (branch_taken_0x155f50) {
            ctx->pc = 0x1560E8u;
            goto label_1560e8;
        }
    }
    ctx->pc = 0x155F58u;
label_155f58:
    // 0x155f58: 0x80a80000
    ctx->pc = 0x155f58u;
    SET_GPR_S32(ctx, 8, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x155f5c: 0x24a50001
    ctx->pc = 0x155f5cu;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x155f60: 0x80a70000
    ctx->pc = 0x155f60u;
    SET_GPR_S32(ctx, 7, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x155f64: 0x24a50001
    ctx->pc = 0x155f64u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x155f68: 0x80a30000
    ctx->pc = 0x155f68u;
    SET_GPR_S32(ctx, 3, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x155f6c: 0x24a50001
    ctx->pc = 0x155f6cu;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x155f70: 0x80a20000
    ctx->pc = 0x155f70u;
    SET_GPR_S32(ctx, 2, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x155f74: 0x24a50001
    ctx->pc = 0x155f74u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x155f78: 0xa0880000
    ctx->pc = 0x155f78u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 0), (uint8_t)GPR_U32(ctx, 8));
    // 0x155f7c: 0x24c6ffff
    ctx->pc = 0x155f7cu;
    SET_GPR_S32(ctx, 6, ADD32(GPR_U32(ctx, 6), 4294967295));
    // 0x155f80: 0xa0870001
    ctx->pc = 0x155f80u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 1), (uint8_t)GPR_U32(ctx, 7));
    // 0x155f84: 0xa0830002
    ctx->pc = 0x155f84u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 2), (uint8_t)GPR_U32(ctx, 3));
    // 0x155f88: 0xa0820003
    ctx->pc = 0x155f88u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 3), (uint8_t)GPR_U32(ctx, 2));
    // 0x155f8c: 0x80a80000
    ctx->pc = 0x155f8cu;
    SET_GPR_S32(ctx, 8, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x155f90: 0x24a50001
    ctx->pc = 0x155f90u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x155f94: 0x80a70000
    ctx->pc = 0x155f94u;
    SET_GPR_S32(ctx, 7, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x155f98: 0x24a50001
    ctx->pc = 0x155f98u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x155f9c: 0x80a30000
    ctx->pc = 0x155f9cu;
    SET_GPR_S32(ctx, 3, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x155fa0: 0x24a50001
    ctx->pc = 0x155fa0u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x155fa4: 0x80a20000
    ctx->pc = 0x155fa4u;
    SET_GPR_S32(ctx, 2, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x155fa8: 0x24a50001
    ctx->pc = 0x155fa8u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x155fac: 0xa0880004
    ctx->pc = 0x155facu;
    WRITE8(ADD32(GPR_U32(ctx, 4), 4), (uint8_t)GPR_U32(ctx, 8));
    // 0x155fb0: 0xa0870005
    ctx->pc = 0x155fb0u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 5), (uint8_t)GPR_U32(ctx, 7));
    // 0x155fb4: 0xa0830006
    ctx->pc = 0x155fb4u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 6), (uint8_t)GPR_U32(ctx, 3));
    // 0x155fb8: 0xa0820007
    ctx->pc = 0x155fb8u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 7), (uint8_t)GPR_U32(ctx, 2));
    // 0x155fbc: 0x80a80000
    ctx->pc = 0x155fbcu;
    SET_GPR_S32(ctx, 8, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x155fc0: 0x24a50001
    ctx->pc = 0x155fc0u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x155fc4: 0x80a70000
    ctx->pc = 0x155fc4u;
    SET_GPR_S32(ctx, 7, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x155fc8: 0x24a50001
    ctx->pc = 0x155fc8u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x155fcc: 0x80a30000
    ctx->pc = 0x155fccu;
    SET_GPR_S32(ctx, 3, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x155fd0: 0x24a50001
    ctx->pc = 0x155fd0u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x155fd4: 0x80a20000
    ctx->pc = 0x155fd4u;
    SET_GPR_S32(ctx, 2, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x155fd8: 0x24a50001
    ctx->pc = 0x155fd8u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x155fdc: 0xa0880008
    ctx->pc = 0x155fdcu;
    WRITE8(ADD32(GPR_U32(ctx, 4), 8), (uint8_t)GPR_U32(ctx, 8));
    // 0x155fe0: 0xa0870009
    ctx->pc = 0x155fe0u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 9), (uint8_t)GPR_U32(ctx, 7));
    // 0x155fe4: 0xa083000a
    ctx->pc = 0x155fe4u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 10), (uint8_t)GPR_U32(ctx, 3));
    // 0x155fe8: 0xa082000b
    ctx->pc = 0x155fe8u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 11), (uint8_t)GPR_U32(ctx, 2));
    // 0x155fec: 0x80a80000
    ctx->pc = 0x155fecu;
    SET_GPR_S32(ctx, 8, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x155ff0: 0x24a50001
    ctx->pc = 0x155ff0u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x155ff4: 0x80a70000
    ctx->pc = 0x155ff4u;
    SET_GPR_S32(ctx, 7, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x155ff8: 0x24a50001
    ctx->pc = 0x155ff8u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x155ffc: 0x80a30000
    ctx->pc = 0x155ffcu;
    SET_GPR_S32(ctx, 3, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x156000: 0x24a50001
    ctx->pc = 0x156000u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x156004: 0x80a20000
    ctx->pc = 0x156004u;
    SET_GPR_S32(ctx, 2, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x156008: 0x24a50001
    ctx->pc = 0x156008u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x15600c: 0xa088000c
    ctx->pc = 0x15600cu;
    WRITE8(ADD32(GPR_U32(ctx, 4), 12), (uint8_t)GPR_U32(ctx, 8));
    // 0x156010: 0xa087000d
    ctx->pc = 0x156010u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 13), (uint8_t)GPR_U32(ctx, 7));
    // 0x156014: 0xa083000e
    ctx->pc = 0x156014u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 14), (uint8_t)GPR_U32(ctx, 3));
    // 0x156018: 0xa082000f
    ctx->pc = 0x156018u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 15), (uint8_t)GPR_U32(ctx, 2));
    // 0x15601c: 0x24840010
    ctx->pc = 0x15601cu;
    SET_GPR_S32(ctx, 4, ADD32(GPR_U32(ctx, 4), 16));
    // 0x156020: 0x80a80000
    ctx->pc = 0x156020u;
    SET_GPR_S32(ctx, 8, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x156024: 0x24a50001
    ctx->pc = 0x156024u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x156028: 0x80a70000
    ctx->pc = 0x156028u;
    SET_GPR_S32(ctx, 7, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x15602c: 0x24a50001
    ctx->pc = 0x15602cu;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x156030: 0x80a30000
    ctx->pc = 0x156030u;
    SET_GPR_S32(ctx, 3, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x156034: 0x24a50001
    ctx->pc = 0x156034u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x156038: 0x80a20000
    ctx->pc = 0x156038u;
    SET_GPR_S32(ctx, 2, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x15603c: 0x24a50001
    ctx->pc = 0x15603cu;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x156040: 0xa0880000
    ctx->pc = 0x156040u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 0), (uint8_t)GPR_U32(ctx, 8));
    // 0x156044: 0xa0870001
    ctx->pc = 0x156044u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 1), (uint8_t)GPR_U32(ctx, 7));
    // 0x156048: 0xa0830002
    ctx->pc = 0x156048u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 2), (uint8_t)GPR_U32(ctx, 3));
    // 0x15604c: 0xa0820003
    ctx->pc = 0x15604cu;
    WRITE8(ADD32(GPR_U32(ctx, 4), 3), (uint8_t)GPR_U32(ctx, 2));
    // 0x156050: 0x80a80000
    ctx->pc = 0x156050u;
    SET_GPR_S32(ctx, 8, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x156054: 0x24a50001
    ctx->pc = 0x156054u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x156058: 0x80a70000
    ctx->pc = 0x156058u;
    SET_GPR_S32(ctx, 7, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x15605c: 0x24a50001
    ctx->pc = 0x15605cu;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x156060: 0x80a30000
    ctx->pc = 0x156060u;
    SET_GPR_S32(ctx, 3, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x156064: 0x24a50001
    ctx->pc = 0x156064u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x156068: 0x80a20000
    ctx->pc = 0x156068u;
    SET_GPR_S32(ctx, 2, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x15606c: 0x24a50001
    ctx->pc = 0x15606cu;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x156070: 0xa0880004
    ctx->pc = 0x156070u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 4), (uint8_t)GPR_U32(ctx, 8));
    // 0x156074: 0xa0870005
    ctx->pc = 0x156074u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 5), (uint8_t)GPR_U32(ctx, 7));
    // 0x156078: 0xa0830006
    ctx->pc = 0x156078u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 6), (uint8_t)GPR_U32(ctx, 3));
    // 0x15607c: 0xa0820007
    ctx->pc = 0x15607cu;
    WRITE8(ADD32(GPR_U32(ctx, 4), 7), (uint8_t)GPR_U32(ctx, 2));
    // 0x156080: 0x80a80000
    ctx->pc = 0x156080u;
    SET_GPR_S32(ctx, 8, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x156084: 0x24a50001
    ctx->pc = 0x156084u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x156088: 0x80a70000
    ctx->pc = 0x156088u;
    SET_GPR_S32(ctx, 7, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x15608c: 0x24a50001
    ctx->pc = 0x15608cu;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x156090: 0x80a30000
    ctx->pc = 0x156090u;
    SET_GPR_S32(ctx, 3, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x156094: 0x24a50001
    ctx->pc = 0x156094u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x156098: 0x80a20000
    ctx->pc = 0x156098u;
    SET_GPR_S32(ctx, 2, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x15609c: 0x24a50001
    ctx->pc = 0x15609cu;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x1560a0: 0xa0880008
    ctx->pc = 0x1560a0u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 8), (uint8_t)GPR_U32(ctx, 8));
    // 0x1560a4: 0xa0870009
    ctx->pc = 0x1560a4u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 9), (uint8_t)GPR_U32(ctx, 7));
    // 0x1560a8: 0xa083000a
    ctx->pc = 0x1560a8u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 10), (uint8_t)GPR_U32(ctx, 3));
    // 0x1560ac: 0xa082000b
    ctx->pc = 0x1560acu;
    WRITE8(ADD32(GPR_U32(ctx, 4), 11), (uint8_t)GPR_U32(ctx, 2));
    // 0x1560b0: 0x80a80000
    ctx->pc = 0x1560b0u;
    SET_GPR_S32(ctx, 8, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x1560b4: 0x24a50001
    ctx->pc = 0x1560b4u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x1560b8: 0x80a70000
    ctx->pc = 0x1560b8u;
    SET_GPR_S32(ctx, 7, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x1560bc: 0x24a50001
    ctx->pc = 0x1560bcu;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x1560c0: 0x80a30000
    ctx->pc = 0x1560c0u;
    SET_GPR_S32(ctx, 3, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x1560c4: 0x24a50001
    ctx->pc = 0x1560c4u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x1560c8: 0x80a20000
    ctx->pc = 0x1560c8u;
    SET_GPR_S32(ctx, 2, (int8_t)READ8(ADD32(GPR_U32(ctx, 5), 0)));
    // 0x1560cc: 0x24a50001
    ctx->pc = 0x1560ccu;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 5), 1));
    // 0x1560d0: 0xa088000c
    ctx->pc = 0x1560d0u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 12), (uint8_t)GPR_U32(ctx, 8));
    // 0x1560d4: 0xa087000d
    ctx->pc = 0x1560d4u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 13), (uint8_t)GPR_U32(ctx, 7));
    // 0x1560d8: 0xa083000e
    ctx->pc = 0x1560d8u;
    WRITE8(ADD32(GPR_U32(ctx, 4), 14), (uint8_t)GPR_U32(ctx, 3));
    // 0x1560dc: 0xa082000f
    ctx->pc = 0x1560dcu;
    WRITE8(ADD32(GPR_U32(ctx, 4), 15), (uint8_t)GPR_U32(ctx, 2));
    // 0x1560e0: 0x14c0ff9d
    ctx->pc = 0x1560E0u;
    {
        const bool branch_taken_0x1560e0 = (GPR_U32(ctx, 6) != GPR_U32(ctx, 0));
        ctx->pc = 0x1560E4u;
        SET_GPR_S32(ctx, 4, ADD32(GPR_U32(ctx, 4), 16));
        if (branch_taken_0x1560e0) {
            ctx->pc = 0x155F58u;
            goto label_155f58;
        }
    }
    ctx->pc = 0x1560E8u;
label_1560e8:
    // 0x1560e8: 0x3e00008
    ctx->pc = 0x1560E8u;
    {
        uint32_t jumpTarget = GPR_U32(ctx, 31);
        ctx->pc = jumpTarget;
        switch (jumpTarget) {
            case 0x155F30u: goto label_155f30;
            case 0x155F50u: goto label_155f50;
            case 0x155F58u: goto label_155f58;
            case 0x1560E8u: goto label_1560e8;
            default: break;
        }
        return;
    }
    ctx->pc = 0x1560F0u;
}
