Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 05:07:04 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_76/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.071        0.000                      0                 1136        0.010        0.000                      0                 1136        2.122        0.000                       0                  1118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.397}        4.794           208.594         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.071        0.000                      0                 1136        0.010        0.000                      0                 1136        2.122        0.000                       0                  1118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 genblk1[32].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.397ns period=4.794ns})
  Destination:            reg_out/reg_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.397ns period=4.794ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.794ns  (vclock rise@4.794ns - vclock rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 2.489ns (54.679%)  route 2.063ns (45.321%))
  Logic Levels:           19  (CARRY8=11 LUT2=7 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 6.147 - 4.794 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.776ns (routing 0.001ns, distribution 0.775ns)
  Clock Net Delay (Destination): 0.697ns (routing 0.001ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1117, routed)        0.776     1.722    genblk1[32].reg_in/clk_IBUF_BUFG
    SLICE_X122Y517       FDRE                                         r  genblk1[32].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y517       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.803 r  genblk1[32].reg_in/reg_out_reg[0]/Q
                         net (fo=5, routed)           0.147     1.950    genblk1[32].reg_in/Q[0]
    SLICE_X122Y517       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.074 r  genblk1[32].reg_in/z__0_carry_i_13__2/O
                         net (fo=1, routed)           0.009     2.083    conv/mul17/reg_out[1]_i_342[0]
    SLICE_X122Y517       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     2.321 r  conv/mul17/z__0_carry/O[5]
                         net (fo=1, routed)           0.160     2.481    genblk1[31].reg_in/tmp00[17]_0[5]
    SLICE_X123Y517       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     2.633 r  genblk1[31].reg_in/reg_out[1]_i_337/O
                         net (fo=1, routed)           0.015     2.648    conv/add000066/reg_out_reg[1]_i_84_1[6]
    SLICE_X123Y517       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.765 r  conv/add000066/reg_out_reg[1]_i_193/CO[7]
                         net (fo=1, routed)           0.026     2.791    conv/add000066/reg_out_reg[1]_i_193_n_0
    SLICE_X123Y518       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.847 r  conv/add000066/reg_out_reg[1]_i_294/O[0]
                         net (fo=2, routed)           0.192     3.039    conv/add000066/reg_out_reg[1]_i_294_n_15
    SLICE_X125Y519       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.164 r  conv/add000066/reg_out[1]_i_301/O
                         net (fo=1, routed)           0.016     3.180    conv/add000066/reg_out[1]_i_301_n_0
    SLICE_X125Y519       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.417 r  conv/add000066/reg_out_reg[1]_i_174/O[5]
                         net (fo=2, routed)           0.186     3.603    conv/add000066/reg_out_reg[1]_i_174_n_10
    SLICE_X124Y519       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.692 r  conv/add000066/reg_out[1]_i_177/O
                         net (fo=1, routed)           0.011     3.703    conv/add000066/reg_out[1]_i_177_n_0
    SLICE_X124Y519       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.858 r  conv/add000066/reg_out_reg[1]_i_67/CO[7]
                         net (fo=1, routed)           0.026     3.884    conv/add000066/reg_out_reg[1]_i_67_n_0
    SLICE_X124Y520       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.940 r  conv/add000066/reg_out_reg[21]_i_46/O[0]
                         net (fo=2, routed)           0.182     4.122    conv/add000066/reg_out_reg[21]_i_46_n_15
    SLICE_X126Y519       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.212 r  conv/add000066/reg_out[21]_i_49/O
                         net (fo=1, routed)           0.010     4.222    conv/add000066/reg_out[21]_i_49_n_0
    SLICE_X126Y519       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.337 r  conv/add000066/reg_out_reg[21]_i_26/CO[7]
                         net (fo=1, routed)           0.026     4.363    conv/add000066/reg_out_reg[21]_i_26_n_0
    SLICE_X126Y520       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.419 r  conv/add000066/reg_out_reg[21]_i_25/O[0]
                         net (fo=1, routed)           0.183     4.602    conv/add000066/reg_out_reg[21]_i_25_n_15
    SLICE_X127Y521       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     4.727 r  conv/add000066/reg_out[21]_i_17/O
                         net (fo=1, routed)           0.016     4.743    conv/add000066/reg_out[21]_i_17_n_0
    SLICE_X127Y521       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.213     4.956 r  conv/add000066/reg_out_reg[21]_i_9/CO[4]
                         net (fo=2, routed)           0.285     5.241    conv/add000066/reg_out_reg[21]_i_9_n_3
    SLICE_X128Y522       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[4])
                                                      0.152     5.393 r  conv/add000066/reg_out_reg[21]_i_3/CO[4]
                         net (fo=1, routed)           0.130     5.523    conv/add000066/reg_out_reg[21]_i_3_n_3
    SLICE_X129Y522       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.645 r  conv/add000066/reg_out[21]_i_5/O
                         net (fo=1, routed)           0.025     5.670    conv/add000066/reg_out[21]_i_5_n_0
    SLICE_X129Y522       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     5.819 r  conv/add000066/reg_out_reg[21]_i_2/O[4]
                         net (fo=3, routed)           0.175     5.994    reg_out/a[19]
    SLICE_X129Y519       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     6.031 r  reg_out/reg_out[21]_i_1/O
                         net (fo=19, routed)          0.243     6.274    reg_out/reg_out[21]_i_1_n_0
    SLICE_X130Y521       FDRE                                         r  reg_out/reg_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.794     4.794 r  
    AP13                                              0.000     4.794 r  clk (IN)
                         net (fo=0)                   0.000     4.794    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.139 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.139    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.139 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.426    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.450 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1117, routed)        0.697     6.147    reg_out/clk_IBUF_BUFG
    SLICE_X130Y521       FDRE                                         r  reg_out/reg_out_reg[13]/C
                         clock pessimism              0.308     6.454    
                         clock uncertainty           -0.035     6.419    
    SLICE_X130Y521       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     6.345    reg_out/reg_out_reg[13]
  -------------------------------------------------------------------
                         required time                          6.345    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                  0.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 demux/genblk1[73].z_reg[73][3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.397ns period=4.794ns})
  Destination:            genblk1[73].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.397ns period=4.794ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.060ns (30.303%)  route 0.138ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      0.692ns (routing 0.001ns, distribution 0.691ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.001ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1117, routed)        0.692     1.348    demux/clk_IBUF_BUFG
    SLICE_X130Y502       FDRE                                         r  demux/genblk1[73].z_reg[73][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y502       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.408 r  demux/genblk1[73].z_reg[73][3]/Q
                         net (fo=1, routed)           0.138     1.546    genblk1[73].reg_in/D[3]
    SLICE_X131Y502       FDRE                                         r  genblk1[73].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1117, routed)        0.835     1.781    genblk1[73].reg_in/clk_IBUF_BUFG
    SLICE_X131Y502       FDRE                                         r  genblk1[73].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.308     1.474    
    SLICE_X131Y502       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     1.536    genblk1[73].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.397 }
Period(ns):         4.794
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.794       3.504      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.397       2.122      SLICE_X127Y508  genblk1[45].reg_in/reg_out_reg[6]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.397       2.122      SLICE_X134Y519  genblk1[20].reg_in/reg_out_reg[6]/C



