
---------- Begin Simulation Statistics ----------
final_tick                                14206948000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 259445                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434544                       # Number of bytes of host memory used
host_op_rate                                   427686                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    48.24                       # Real time elapsed on the host
host_tick_rate                              294529473                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12514612                       # Number of instructions simulated
sim_ops                                      20629876                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014207                       # Number of seconds simulated
sim_ticks                                 14206948000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    2514612                       # Number of instructions committed
system.cpu0.committedOps                      3701945                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.299515                       # CPI: cycles per instruction
system.cpu0.discardedOps                       514637                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     486822                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        88718                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1748279                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         6820                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       23268450                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.088499                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                     598235                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          248                       # TLB misses on write requests
system.cpu0.numCycles                        28413896                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.05%      0.05% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                1380493     37.29%     37.34% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     37.35% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.04%     37.39% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               259883      7.02%     44.41% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     44.41% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     44.41% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     44.41% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     44.41% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     44.41% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     44.41% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     44.41% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.03%     44.44% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     44.44% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.04%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.05%     44.53% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.03%     44.56% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     44.56% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     44.56% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.01%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      1.15%     45.72% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               101639      2.75%     48.46% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           261965      7.08%     55.54% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         1645864     44.46%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 3701945                       # Class of committed instruction
system.cpu0.tickCycles                        5145446                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.841390                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872059                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157456                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2425                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003229                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1714                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5484028                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.351940                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443243                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          207                       # TLB misses on write requests
system.cpu1.numCycles                        28413896                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22929868                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       240271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        481584                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       473744                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          277                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       947552                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            277                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              16189                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       224796                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15475                       # Transaction distribution
system.membus.trans_dist::ReadExReq            225124                       # Transaction distribution
system.membus.trans_dist::ReadExResp           225124                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16189                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       722897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       722897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 722897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29830976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     29830976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29830976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            241313                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  241313    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              241313                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1469972500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1262372500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       587064                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          587064                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       587064                       # number of overall hits
system.cpu0.icache.overall_hits::total         587064                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11104                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11104                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11104                       # number of overall misses
system.cpu0.icache.overall_misses::total        11104                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    283469500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    283469500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    283469500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    283469500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       598168                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       598168                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       598168                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       598168                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.018563                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.018563                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.018563                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018563                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25528.593300                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25528.593300                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25528.593300                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25528.593300                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11088                       # number of writebacks
system.cpu0.icache.writebacks::total            11088                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11104                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11104                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11104                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11104                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    272365500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    272365500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    272365500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    272365500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.018563                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.018563                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.018563                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.018563                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24528.593300                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24528.593300                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24528.593300                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24528.593300                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11088                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       587064                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         587064                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11104                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11104                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    283469500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    283469500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       598168                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       598168                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.018563                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.018563                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25528.593300                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25528.593300                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11104                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11104                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    272365500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    272365500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.018563                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.018563                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24528.593300                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24528.593300                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999037                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             598168                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11104                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            53.869597                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999037                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4796448                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4796448                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1783176                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1783176                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1783176                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1783176                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       358602                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358602                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       358602                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358602                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  23731559000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23731559000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  23731559000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23731559000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2141778                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2141778                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2141778                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2141778                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.167432                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.167432                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.167432                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.167432                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66177.988411                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66177.988411                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66177.988411                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66177.988411                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       220188                       # number of writebacks
system.cpu0.dcache.writebacks::total           220188                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       131110                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       131110                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       131110                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       131110                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       227492                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       227492                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       227492                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       227492                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  18784352500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  18784352500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  18784352500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  18784352500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.106216                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.106216                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.106216                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.106216                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82571.486030                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82571.486030                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82571.486030                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82571.486030                       # average overall mshr miss latency
system.cpu0.dcache.replacements                227475                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       388290                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         388290                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9376                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9376                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    337525500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    337525500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       397666                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       397666                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.023578                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.023578                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 35998.880119                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35998.880119                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    314485000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    314485000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.022738                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.022738                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 34780.468923                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34780.468923                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1394886                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1394886                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       349226                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       349226                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  23394033500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23394033500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1744112                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1744112                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200231                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200231                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66988.235412                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66988.235412                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       130776                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       130776                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       218450                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       218450                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  18469867500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  18469867500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125250                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125250                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84549.633783                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84549.633783                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999094                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2010667                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           227491                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.838446                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999094                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17361715                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17361715                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429357                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429357                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429357                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429357                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13839                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13839                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13839                       # number of overall misses
system.cpu1.icache.overall_misses::total        13839                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    422466500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    422466500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    422466500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    422466500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443196                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443196                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443196                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443196                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005664                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005664                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005664                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005664                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30527.241853                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30527.241853                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30527.241853                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30527.241853                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13823                       # number of writebacks
system.cpu1.icache.writebacks::total            13823                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13839                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13839                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13839                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13839                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    408627500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    408627500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    408627500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    408627500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005664                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005664                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005664                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005664                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29527.241853                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29527.241853                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29527.241853                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29527.241853                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13823                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429357                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429357                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13839                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13839                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    422466500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    422466500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443196                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443196                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005664                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005664                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30527.241853                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30527.241853                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13839                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13839                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    408627500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    408627500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005664                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005664                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29527.241853                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29527.241853                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998993                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443196                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13839                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.544259                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998993                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559407                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559407                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861309                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861309                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5862219                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5862219                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226638                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226638                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233119                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233119                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4272296981                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4272296981                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4272296981                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4272296981                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087947                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087947                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095338                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095338                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037227                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037227                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038245                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038245                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 18850.753100                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18850.753100                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 18326.678568                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18326.678568                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         3983                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               91                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    43.769231                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        60370                       # number of writebacks
system.cpu1.dcache.writebacks::total            60370                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         9007                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9007                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         9007                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9007                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217631                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217631                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221374                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221374                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3748052499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3748052499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4079469499                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4079469499                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035748                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17222.052460                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17222.052460                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 18427.952239                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18427.952239                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221358                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983072                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983072                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163186                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163186                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2491902000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2491902000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146258                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146258                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039357                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039357                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15270.317307                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15270.317307                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          555                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          555                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162631                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162631                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2302270500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2302270500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14156.406220                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14156.406220                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878237                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878237                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63452                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63452                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1780394981                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1780394981                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032679                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032679                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28058.926133                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28058.926133                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8452                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8452                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55000                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55000                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1445781999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1445781999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26286.945436                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26286.945436                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          910                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          910                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         6481                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         6481                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.876877                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.876877                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    331417000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    331417000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 88543.147208                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 88543.147208                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998908                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083593                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221374                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.481064                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998908                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999932                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999932                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984078                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984078                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9253                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7628                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10631                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              204983                       # number of demand (read+write) hits
system.l2.demand_hits::total                   232495                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9253                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7628                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10631                       # number of overall hits
system.l2.overall_hits::.cpu1.data             204983                       # number of overall hits
system.l2.overall_hits::total                  232495                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1851                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            219863                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3208                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             16391                       # number of demand (read+write) misses
system.l2.demand_misses::total                 241313                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1851                       # number of overall misses
system.l2.overall_misses::.cpu0.data           219863                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3208                       # number of overall misses
system.l2.overall_misses::.cpu1.data            16391                       # number of overall misses
system.l2.overall_misses::total                241313                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    153128500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  18359290500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    271252000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1444202000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20227873000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    153128500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  18359290500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    271252000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1444202000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20227873000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11104                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          227491                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13839                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221374                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               473808                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11104                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         227491                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13839                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221374                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              473808                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.166697                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.966469                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.231809                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.074042                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.509305                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.166697                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.966469                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.231809                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.074042                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.509305                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82727.444625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83503.320249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84554.862843                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 88109.450308                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83824.215852                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82727.444625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83503.320249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84554.862843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 88109.450308                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83824.215852                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              224796                       # number of writebacks
system.l2.writebacks::total                    224796                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       219863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        16391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            241313                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       219863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        16391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           241313                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    134618500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  16160660500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    239172000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1280292000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17814743000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    134618500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  16160660500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    239172000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1280292000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17814743000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.166697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.966469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.231809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.074042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.509305                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.166697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.966469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.231809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.074042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.509305                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72727.444625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73503.320249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74554.862843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78109.450308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73824.215852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72727.444625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73503.320249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74554.862843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78109.450308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73824.215852                       # average overall mshr miss latency
system.l2.replacements                         240539                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       280558                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           280558                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       280558                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       280558                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24911                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24911                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24911                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24911                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1407                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            46918                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48325                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         217042                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           8082                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              225124                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  18125371000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    723670000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18849041000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       218449                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            273449                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.993559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.146945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.823276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83510.891901                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89540.955209                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83727.372470                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       217042                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         225124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  15954951000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    642850000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16597801000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.993559                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.146945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.823276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73510.891901                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79540.955209                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73727.372470                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9253                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10631                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19884                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1851                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3208                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5059                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    153128500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    271252000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    424380500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13839                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24943                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.166697                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.231809                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.202822                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82727.444625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84554.862843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83886.242340                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1851                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3208                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5059                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    134618500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    239172000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    373790500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.166697                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.231809                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.202822                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72727.444625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74554.862843                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73886.242340                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6221                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158065                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            164286                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2821                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         8309                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    233919500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    720532000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    954451500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        175416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.311988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.049942                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82920.772776                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86717.053797                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85754.851752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         8309                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    205709500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    637442000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    843151500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.311988                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.049942                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063449                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72920.772776                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76717.053797                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75754.851752                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.333112                       # Cycle average of tags in use
system.l2.tags.total_refs                      947542                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    241563                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.922546                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.955125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        9.740793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      627.356124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       66.515328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      314.765742                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.009512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.612652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.064956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.307388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998372                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          609                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7821971                       # Number of tag accesses
system.l2.tags.data_accesses                  7821971                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        118464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      14071232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        205312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1049024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15444032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       118464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       205312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        323776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14386944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14386944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         219863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          16391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              241313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       224796                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             224796                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8338455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        990447209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14451520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         73838801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1087075986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8338455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14451520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22789976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1012669575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1012669575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1012669575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8338455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       990447209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14451520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        73838801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2099745561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    224791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    219848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     16281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000140069250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14013                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14013                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              679185                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             211083                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      241313                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     224796                       # Number of write requests accepted
system.mem_ctrls.readBursts                    241313                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   224796                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    125                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13981                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3351920000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1205940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7874195000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13897.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32647.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   218767                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  207678                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                241313                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               224796                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  142054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        39509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    754.750968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   560.396070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.493188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3925      9.93%      9.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4259     10.78%     20.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1454      3.68%     24.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1204      3.05%     27.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1381      3.50%     30.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          965      2.44%     33.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          955      2.42%     35.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1090      2.76%     38.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24276     61.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        39509                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.211518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.686743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.208897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          13911     99.27%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            50      0.36%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            22      0.16%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            6      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14013                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.040177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.037186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.328751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13755     98.16%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               85      0.61%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               82      0.59%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      0.41%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.19%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14013                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15436032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14385344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15444032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14386944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1086.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1012.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1087.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1012.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14206918000                       # Total gap between requests
system.mem_ctrls.avgGap                      30479.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       118464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     14070272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       205312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1041984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14385344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8338455.240351410583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 990379636.780538558960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14451520.481386994943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 73343268.378261119127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1012556954.526756882668                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       219863                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        16391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       224796                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     58529000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   7103469250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    107156000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    605040750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 355101553500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31620.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32308.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33402.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     36912.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1579661.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            138180420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             73433250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           857085600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          582536340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1121103360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5537257020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        792515040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         9102111030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        640.680252                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1973219750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    474240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11759488250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            143949540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             76503405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           864996720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          590768280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1121103360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5627538180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        716488800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         9141348285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.442088                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1777147250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    474240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11955560750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            200359                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       505354                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24911                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          184018                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           273449                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          273449                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24943                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       175416                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       682457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1421360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1420288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     28651456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1770368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18031616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49873728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          240539                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14386944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           714347                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000389                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019723                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 714069     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    278      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             714347                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          779245000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332090940                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20771474                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         342080808                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16662986                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14206948000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
