
line_V3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce60  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  0800d130  0800d130  0001d130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d284  0800d284  0001d284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d28c  0800d28c  0001d28c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800d290  0800d290  0001d290  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000028  20000000  0800d294  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  20000028  0800d2bc  00020028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  20000088  0800d31c  00020088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009f60  200000e8  0800d37c  000200e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000a048  0800d37c  0002a048  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00033b90  00000000  00000000  00020116  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fc1  00000000  00000000  00053ca6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c78  00000000  00000000  00058c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001af0  00000000  00000000  0005a8e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000368c9  00000000  00000000  0005c3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021b22  00000000  00000000  00092c99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015fc95  00000000  00000000  000b47bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00214450  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000078e8  00000000  00000000  002144a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	200000e8 	.word	0x200000e8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800d118 	.word	0x0800d118

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	200000ec 	.word	0x200000ec
 800030c:	0800d118 	.word	0x0800d118

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96e 	b.w	8000604 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468c      	mov	ip, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	f040 8083 	bne.w	8000456 <__udivmoddi4+0x116>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d947      	bls.n	80003e6 <__udivmoddi4+0xa6>
 8000356:	fab2 f282 	clz	r2, r2
 800035a:	b142      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035c:	f1c2 0020 	rsb	r0, r2, #32
 8000360:	fa24 f000 	lsr.w	r0, r4, r0
 8000364:	4091      	lsls	r1, r2
 8000366:	4097      	lsls	r7, r2
 8000368:	ea40 0c01 	orr.w	ip, r0, r1
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbbc f6f8 	udiv	r6, ip, r8
 8000378:	fa1f fe87 	uxth.w	lr, r7
 800037c:	fb08 c116 	mls	r1, r8, r6, ip
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f10e 	mul.w	r1, r6, lr
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000392:	f080 8119 	bcs.w	80005c8 <__udivmoddi4+0x288>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8116 	bls.w	80005c8 <__udivmoddi4+0x288>
 800039c:	3e02      	subs	r6, #2
 800039e:	443b      	add	r3, r7
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003a8:	fb08 3310 	mls	r3, r8, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003b4:	45a6      	cmp	lr, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80003be:	f080 8105 	bcs.w	80005cc <__udivmoddi4+0x28c>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8102 	bls.w	80005cc <__udivmoddi4+0x28c>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d0:	eba4 040e 	sub.w	r4, r4, lr
 80003d4:	2600      	movs	r6, #0
 80003d6:	b11d      	cbz	r5, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c5 4300 	strd	r4, r3, [r5]
 80003e0:	4631      	mov	r1, r6
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	b902      	cbnz	r2, 80003ea <__udivmoddi4+0xaa>
 80003e8:	deff      	udf	#255	; 0xff
 80003ea:	fab2 f282 	clz	r2, r2
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	d150      	bne.n	8000494 <__udivmoddi4+0x154>
 80003f2:	1bcb      	subs	r3, r1, r7
 80003f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f8:	fa1f f887 	uxth.w	r8, r7
 80003fc:	2601      	movs	r6, #1
 80003fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000402:	0c21      	lsrs	r1, r4, #16
 8000404:	fb0e 331c 	mls	r3, lr, ip, r3
 8000408:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800040c:	fb08 f30c 	mul.w	r3, r8, ip
 8000410:	428b      	cmp	r3, r1
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000414:	1879      	adds	r1, r7, r1
 8000416:	f10c 30ff 	add.w	r0, ip, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0xe2>
 800041c:	428b      	cmp	r3, r1
 800041e:	f200 80e9 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 8000422:	4684      	mov	ip, r0
 8000424:	1ac9      	subs	r1, r1, r3
 8000426:	b2a3      	uxth	r3, r4
 8000428:	fbb1 f0fe 	udiv	r0, r1, lr
 800042c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000430:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000434:	fb08 f800 	mul.w	r8, r8, r0
 8000438:	45a0      	cmp	r8, r4
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x10c>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x10a>
 8000444:	45a0      	cmp	r8, r4
 8000446:	f200 80d9 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 800044a:	4618      	mov	r0, r3
 800044c:	eba4 0408 	sub.w	r4, r4, r8
 8000450:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000454:	e7bf      	b.n	80003d6 <__udivmoddi4+0x96>
 8000456:	428b      	cmp	r3, r1
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x12e>
 800045a:	2d00      	cmp	r5, #0
 800045c:	f000 80b1 	beq.w	80005c2 <__udivmoddi4+0x282>
 8000460:	2600      	movs	r6, #0
 8000462:	e9c5 0100 	strd	r0, r1, [r5]
 8000466:	4630      	mov	r0, r6
 8000468:	4631      	mov	r1, r6
 800046a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046e:	fab3 f683 	clz	r6, r3
 8000472:	2e00      	cmp	r6, #0
 8000474:	d14a      	bne.n	800050c <__udivmoddi4+0x1cc>
 8000476:	428b      	cmp	r3, r1
 8000478:	d302      	bcc.n	8000480 <__udivmoddi4+0x140>
 800047a:	4282      	cmp	r2, r0
 800047c:	f200 80b8 	bhi.w	80005f0 <__udivmoddi4+0x2b0>
 8000480:	1a84      	subs	r4, r0, r2
 8000482:	eb61 0103 	sbc.w	r1, r1, r3
 8000486:	2001      	movs	r0, #1
 8000488:	468c      	mov	ip, r1
 800048a:	2d00      	cmp	r5, #0
 800048c:	d0a8      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800048e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000492:	e7a5      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000494:	f1c2 0320 	rsb	r3, r2, #32
 8000498:	fa20 f603 	lsr.w	r6, r0, r3
 800049c:	4097      	lsls	r7, r2
 800049e:	fa01 f002 	lsl.w	r0, r1, r2
 80004a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a6:	40d9      	lsrs	r1, r3
 80004a8:	4330      	orrs	r0, r6
 80004aa:	0c03      	lsrs	r3, r0, #16
 80004ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80004b0:	fa1f f887 	uxth.w	r8, r7
 80004b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80004b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004bc:	fb06 f108 	mul.w	r1, r6, r8
 80004c0:	4299      	cmp	r1, r3
 80004c2:	fa04 f402 	lsl.w	r4, r4, r2
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x19c>
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ce:	f080 808d 	bcs.w	80005ec <__udivmoddi4+0x2ac>
 80004d2:	4299      	cmp	r1, r3
 80004d4:	f240 808a 	bls.w	80005ec <__udivmoddi4+0x2ac>
 80004d8:	3e02      	subs	r6, #2
 80004da:	443b      	add	r3, r7
 80004dc:	1a5b      	subs	r3, r3, r1
 80004de:	b281      	uxth	r1, r0
 80004e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ec:	fb00 f308 	mul.w	r3, r0, r8
 80004f0:	428b      	cmp	r3, r1
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x1c4>
 80004f4:	1879      	adds	r1, r7, r1
 80004f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004fa:	d273      	bcs.n	80005e4 <__udivmoddi4+0x2a4>
 80004fc:	428b      	cmp	r3, r1
 80004fe:	d971      	bls.n	80005e4 <__udivmoddi4+0x2a4>
 8000500:	3802      	subs	r0, #2
 8000502:	4439      	add	r1, r7
 8000504:	1acb      	subs	r3, r1, r3
 8000506:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800050a:	e778      	b.n	80003fe <__udivmoddi4+0xbe>
 800050c:	f1c6 0c20 	rsb	ip, r6, #32
 8000510:	fa03 f406 	lsl.w	r4, r3, r6
 8000514:	fa22 f30c 	lsr.w	r3, r2, ip
 8000518:	431c      	orrs	r4, r3
 800051a:	fa20 f70c 	lsr.w	r7, r0, ip
 800051e:	fa01 f306 	lsl.w	r3, r1, r6
 8000522:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000526:	fa21 f10c 	lsr.w	r1, r1, ip
 800052a:	431f      	orrs	r7, r3
 800052c:	0c3b      	lsrs	r3, r7, #16
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fa1f f884 	uxth.w	r8, r4
 8000536:	fb0e 1119 	mls	r1, lr, r9, r1
 800053a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800053e:	fb09 fa08 	mul.w	sl, r9, r8
 8000542:	458a      	cmp	sl, r1
 8000544:	fa02 f206 	lsl.w	r2, r2, r6
 8000548:	fa00 f306 	lsl.w	r3, r0, r6
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x220>
 800054e:	1861      	adds	r1, r4, r1
 8000550:	f109 30ff 	add.w	r0, r9, #4294967295
 8000554:	d248      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 8000556:	458a      	cmp	sl, r1
 8000558:	d946      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 800055a:	f1a9 0902 	sub.w	r9, r9, #2
 800055e:	4421      	add	r1, r4
 8000560:	eba1 010a 	sub.w	r1, r1, sl
 8000564:	b2bf      	uxth	r7, r7
 8000566:	fbb1 f0fe 	udiv	r0, r1, lr
 800056a:	fb0e 1110 	mls	r1, lr, r0, r1
 800056e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000572:	fb00 f808 	mul.w	r8, r0, r8
 8000576:	45b8      	cmp	r8, r7
 8000578:	d907      	bls.n	800058a <__udivmoddi4+0x24a>
 800057a:	19e7      	adds	r7, r4, r7
 800057c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000580:	d22e      	bcs.n	80005e0 <__udivmoddi4+0x2a0>
 8000582:	45b8      	cmp	r8, r7
 8000584:	d92c      	bls.n	80005e0 <__udivmoddi4+0x2a0>
 8000586:	3802      	subs	r0, #2
 8000588:	4427      	add	r7, r4
 800058a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058e:	eba7 0708 	sub.w	r7, r7, r8
 8000592:	fba0 8902 	umull	r8, r9, r0, r2
 8000596:	454f      	cmp	r7, r9
 8000598:	46c6      	mov	lr, r8
 800059a:	4649      	mov	r1, r9
 800059c:	d31a      	bcc.n	80005d4 <__udivmoddi4+0x294>
 800059e:	d017      	beq.n	80005d0 <__udivmoddi4+0x290>
 80005a0:	b15d      	cbz	r5, 80005ba <__udivmoddi4+0x27a>
 80005a2:	ebb3 020e 	subs.w	r2, r3, lr
 80005a6:	eb67 0701 	sbc.w	r7, r7, r1
 80005aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005ae:	40f2      	lsrs	r2, r6
 80005b0:	ea4c 0202 	orr.w	r2, ip, r2
 80005b4:	40f7      	lsrs	r7, r6
 80005b6:	e9c5 2700 	strd	r2, r7, [r5]
 80005ba:	2600      	movs	r6, #0
 80005bc:	4631      	mov	r1, r6
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	462e      	mov	r6, r5
 80005c4:	4628      	mov	r0, r5
 80005c6:	e70b      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005c8:	4606      	mov	r6, r0
 80005ca:	e6e9      	b.n	80003a0 <__udivmoddi4+0x60>
 80005cc:	4618      	mov	r0, r3
 80005ce:	e6fd      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d0:	4543      	cmp	r3, r8
 80005d2:	d2e5      	bcs.n	80005a0 <__udivmoddi4+0x260>
 80005d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d8:	eb69 0104 	sbc.w	r1, r9, r4
 80005dc:	3801      	subs	r0, #1
 80005de:	e7df      	b.n	80005a0 <__udivmoddi4+0x260>
 80005e0:	4608      	mov	r0, r1
 80005e2:	e7d2      	b.n	800058a <__udivmoddi4+0x24a>
 80005e4:	4660      	mov	r0, ip
 80005e6:	e78d      	b.n	8000504 <__udivmoddi4+0x1c4>
 80005e8:	4681      	mov	r9, r0
 80005ea:	e7b9      	b.n	8000560 <__udivmoddi4+0x220>
 80005ec:	4666      	mov	r6, ip
 80005ee:	e775      	b.n	80004dc <__udivmoddi4+0x19c>
 80005f0:	4630      	mov	r0, r6
 80005f2:	e74a      	b.n	800048a <__udivmoddi4+0x14a>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	4439      	add	r1, r7
 80005fa:	e713      	b.n	8000424 <__udivmoddi4+0xe4>
 80005fc:	3802      	subs	r0, #2
 80005fe:	443c      	add	r4, r7
 8000600:	e724      	b.n	800044c <__udivmoddi4+0x10c>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <vApplicationIdleHook>:
void vApplicationMallocFailedHook(void);
void vApplicationDaemonTaskStartupHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 800060c:	bf00      	nop
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr

08000616 <vApplicationTickHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 3 */
void vApplicationTickHook( void )
{
 8000616:	b480      	push	{r7}
 8000618:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
}
 800061a:	bf00      	nop
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr

08000624 <vApplicationStackOverflowHook>:
/* USER CODE END 3 */

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000624:	b480      	push	{r7}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 800062e:	bf00      	nop
 8000630:	370c      	adds	r7, #12
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr

0800063a <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
void vApplicationMallocFailedHook(void)
{
 800063a:	b480      	push	{r7}
 800063c:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 800063e:	bf00      	nop
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr

08000648 <vApplicationDaemonTaskStartupHook>:
/* USER CODE END 5 */

/* USER CODE BEGIN DAEMON_TASK_STARTUP_HOOK */
void vApplicationDaemonTaskStartupHook(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
}
 800064c:	bf00      	nop
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
	...

08000658 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800065c:	f001 febc 	bl	80023d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000660:	f000 f868 	bl	8000734 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000664:	f000 fb4c 	bl	8000d00 <MX_GPIO_Init>
  MX_DMA_Init();
 8000668:	f000 fb1a 	bl	8000ca0 <MX_DMA_Init>
  MX_ETH_Init();
 800066c:	f000 f936 	bl	80008dc <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000670:	f000 fac2 	bl	8000bf8 <MX_USART3_UART_Init>
  MX_USB_OTG_HS_USB_Init();
 8000674:	f000 fb0c 	bl	8000c90 <MX_USB_OTG_HS_USB_Init>
  MX_TIM2_Init();
 8000678:	f000 f982 	bl	8000980 <MX_TIM2_Init>
  MX_TIM3_Init();
 800067c:	f000 f9f4 	bl	8000a68 <MX_TIM3_Init>
  MX_COMP1_Init();
 8000680:	f000 f8d0 	bl	8000824 <MX_COMP1_Init>
  MX_COMP2_Init();
 8000684:	f000 f8fc 	bl	8000880 <MX_COMP2_Init>
  MX_TIM17_Init();
 8000688:	f000 fa3c 	bl	8000b04 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800068c:	f009 fb1c 	bl	8009cc8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000690:	4a18      	ldr	r2, [pc, #96]	; (80006f4 <main+0x9c>)
 8000692:	2100      	movs	r1, #0
 8000694:	4818      	ldr	r0, [pc, #96]	; (80006f8 <main+0xa0>)
 8000696:	f009 fb63 	bl	8009d60 <osThreadNew>
 800069a:	4603      	mov	r3, r0
 800069c:	4a17      	ldr	r2, [pc, #92]	; (80006fc <main+0xa4>)
 800069e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  lcdTaskHandle = osThreadNew(StartLCDTask, NULL, &lcdTask_attributes);
 80006a0:	4a17      	ldr	r2, [pc, #92]	; (8000700 <main+0xa8>)
 80006a2:	2100      	movs	r1, #0
 80006a4:	4817      	ldr	r0, [pc, #92]	; (8000704 <main+0xac>)
 80006a6:	f009 fb5b 	bl	8009d60 <osThreadNew>
 80006aa:	4603      	mov	r3, r0
 80006ac:	4a16      	ldr	r2, [pc, #88]	; (8000708 <main+0xb0>)
 80006ae:	6013      	str	r3, [r2, #0]
  keyboardTaskHandle = osThreadNew(StartKeyboardTask, NULL, &keyboardTask_attributes);
 80006b0:	4a16      	ldr	r2, [pc, #88]	; (800070c <main+0xb4>)
 80006b2:	2100      	movs	r1, #0
 80006b4:	4816      	ldr	r0, [pc, #88]	; (8000710 <main+0xb8>)
 80006b6:	f009 fb53 	bl	8009d60 <osThreadNew>
 80006ba:	4603      	mov	r3, r0
 80006bc:	4a15      	ldr	r2, [pc, #84]	; (8000714 <main+0xbc>)
 80006be:	6013      	str	r3, [r2, #0]
  container_detectTaskHandle = osThreadNew(StartContainerDetectTask, NULL, &container_detectTask_attributes);
 80006c0:	4a15      	ldr	r2, [pc, #84]	; (8000718 <main+0xc0>)
 80006c2:	2100      	movs	r1, #0
 80006c4:	4815      	ldr	r0, [pc, #84]	; (800071c <main+0xc4>)
 80006c6:	f009 fb4b 	bl	8009d60 <osThreadNew>
 80006ca:	4603      	mov	r3, r0
 80006cc:	4a14      	ldr	r2, [pc, #80]	; (8000720 <main+0xc8>)
 80006ce:	6013      	str	r3, [r2, #0]
  scanerTaskHandle = osThreadNew(StartScanerTask, NULL, &scanerTask_attributes);
 80006d0:	4a14      	ldr	r2, [pc, #80]	; (8000724 <main+0xcc>)
 80006d2:	2100      	movs	r1, #0
 80006d4:	4814      	ldr	r0, [pc, #80]	; (8000728 <main+0xd0>)
 80006d6:	f009 fb43 	bl	8009d60 <osThreadNew>
 80006da:	4603      	mov	r3, r0
 80006dc:	4a13      	ldr	r2, [pc, #76]	; (800072c <main+0xd4>)
 80006de:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */

  event_group_1_id = osEventFlagsNew(NULL);
 80006e0:	2000      	movs	r0, #0
 80006e2:	f009 fbea 	bl	8009eba <osEventFlagsNew>
 80006e6:	4603      	mov	r3, r0
 80006e8:	4a11      	ldr	r2, [pc, #68]	; (8000730 <main+0xd8>)
 80006ea:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80006ec:	f009 fb12 	bl	8009d14 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006f0:	e7fe      	b.n	80006f0 <main+0x98>
 80006f2:	bf00      	nop
 80006f4:	0800d190 	.word	0x0800d190
 80006f8:	08001a7d 	.word	0x08001a7d
 80006fc:	20008e9c 	.word	0x20008e9c
 8000700:	0800d1b4 	.word	0x0800d1b4
 8000704:	08001011 	.word	0x08001011
 8000708:	20009630 	.word	0x20009630
 800070c:	0800d1d8 	.word	0x0800d1d8
 8000710:	080010c5 	.word	0x080010c5
 8000714:	20009634 	.word	0x20009634
 8000718:	0800d1fc 	.word	0x0800d1fc
 800071c:	08001259 	.word	0x08001259
 8000720:	200097e4 	.word	0x200097e4
 8000724:	0800d220 	.word	0x0800d220
 8000728:	080012b9 	.word	0x080012b9
 800072c:	2000930c 	.word	0x2000930c
 8000730:	20000104 	.word	0x20000104

08000734 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b09c      	sub	sp, #112	; 0x70
 8000738:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800073a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800073e:	224c      	movs	r2, #76	; 0x4c
 8000740:	2100      	movs	r1, #0
 8000742:	4618      	mov	r0, r3
 8000744:	f00c fce0 	bl	800d108 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000748:	1d3b      	adds	r3, r7, #4
 800074a:	2220      	movs	r2, #32
 800074c:	2100      	movs	r1, #0
 800074e:	4618      	mov	r0, r3
 8000750:	f00c fcda 	bl	800d108 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000754:	2002      	movs	r0, #2
 8000756:	f004 fb8d 	bl	8004e74 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800075a:	2300      	movs	r3, #0
 800075c:	603b      	str	r3, [r7, #0]
 800075e:	4b30      	ldr	r3, [pc, #192]	; (8000820 <SystemClock_Config+0xec>)
 8000760:	699b      	ldr	r3, [r3, #24]
 8000762:	4a2f      	ldr	r2, [pc, #188]	; (8000820 <SystemClock_Config+0xec>)
 8000764:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000768:	6193      	str	r3, [r2, #24]
 800076a:	4b2d      	ldr	r3, [pc, #180]	; (8000820 <SystemClock_Config+0xec>)
 800076c:	699b      	ldr	r3, [r3, #24]
 800076e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000772:	603b      	str	r3, [r7, #0]
 8000774:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000776:	bf00      	nop
 8000778:	4b29      	ldr	r3, [pc, #164]	; (8000820 <SystemClock_Config+0xec>)
 800077a:	699b      	ldr	r3, [r3, #24]
 800077c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000780:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000784:	d1f8      	bne.n	8000778 <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000786:	2322      	movs	r3, #34	; 0x22
 8000788:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800078a:	2301      	movs	r3, #1
 800078c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800078e:	2340      	movs	r3, #64	; 0x40
 8000790:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000792:	2301      	movs	r3, #1
 8000794:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000796:	2302      	movs	r3, #2
 8000798:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800079a:	2300      	movs	r3, #0
 800079c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800079e:	2304      	movs	r3, #4
 80007a0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 80007a2:	2322      	movs	r3, #34	; 0x22
 80007a4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80007a6:	2301      	movs	r3, #1
 80007a8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80007aa:	2306      	movs	r3, #6
 80007ac:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007ae:	2302      	movs	r3, #2
 80007b0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80007b2:	230c      	movs	r3, #12
 80007b4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80007b6:	2300      	movs	r3, #0
 80007b8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 80007ba:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80007be:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007c4:	4618      	mov	r0, r3
 80007c6:	f004 fb8f 	bl	8004ee8 <HAL_RCC_OscConfig>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80007d0:	f001 f96e 	bl	8001ab0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d4:	233f      	movs	r3, #63	; 0x3f
 80007d6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007d8:	2303      	movs	r3, #3
 80007da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007dc:	2300      	movs	r3, #0
 80007de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80007e0:	2308      	movs	r3, #8
 80007e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80007e4:	2340      	movs	r3, #64	; 0x40
 80007e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80007e8:	2340      	movs	r3, #64	; 0x40
 80007ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80007ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007f0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80007f2:	2340      	movs	r3, #64	; 0x40
 80007f4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80007f6:	1d3b      	adds	r3, r7, #4
 80007f8:	2103      	movs	r1, #3
 80007fa:	4618      	mov	r0, r3
 80007fc:	f004 ff02 	bl	8005604 <HAL_RCC_ClockConfig>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000806:	f001 f953 	bl	8001ab0 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 800080a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800080e:	2100      	movs	r1, #0
 8000810:	2000      	movs	r0, #0
 8000812:	f005 f8ad 	bl	8005970 <HAL_RCC_MCOConfig>
}
 8000816:	bf00      	nop
 8000818:	3770      	adds	r7, #112	; 0x70
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	58024800 	.word	0x58024800

08000824 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8000828:	4b13      	ldr	r3, [pc, #76]	; (8000878 <MX_COMP1_Init+0x54>)
 800082a:	4a14      	ldr	r2, [pc, #80]	; (800087c <MX_COMP1_Init+0x58>)
 800082c:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_IO1;
 800082e:	4b12      	ldr	r3, [pc, #72]	; (8000878 <MX_COMP1_Init+0x54>)
 8000830:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8000834:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 8000836:	4b10      	ldr	r3, [pc, #64]	; (8000878 <MX_COMP1_Init+0x54>)
 8000838:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800083c:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800083e:	4b0e      	ldr	r3, [pc, #56]	; (8000878 <MX_COMP1_Init+0x54>)
 8000840:	2200      	movs	r2, #0
 8000842:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_MEDIUM;
 8000844:	4b0c      	ldr	r3, [pc, #48]	; (8000878 <MX_COMP1_Init+0x54>)
 8000846:	f44f 7200 	mov.w	r2, #512	; 0x200
 800084a:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800084c:	4b0a      	ldr	r3, [pc, #40]	; (8000878 <MX_COMP1_Init+0x54>)
 800084e:	2200      	movs	r2, #0
 8000850:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8000852:	4b09      	ldr	r3, [pc, #36]	; (8000878 <MX_COMP1_Init+0x54>)
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000858:	4b07      	ldr	r3, [pc, #28]	; (8000878 <MX_COMP1_Init+0x54>)
 800085a:	2200      	movs	r2, #0
 800085c:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800085e:	4b06      	ldr	r3, [pc, #24]	; (8000878 <MX_COMP1_Init+0x54>)
 8000860:	2200      	movs	r2, #0
 8000862:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000864:	4804      	ldr	r0, [pc, #16]	; (8000878 <MX_COMP1_Init+0x54>)
 8000866:	f001 fe4b 	bl	8002500 <HAL_COMP_Init>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <MX_COMP1_Init+0x50>
  {
    Error_Handler();
 8000870:	f001 f91e 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8000874:	bf00      	nop
 8000876:	bd80      	pop	{r7, pc}
 8000878:	20009294 	.word	0x20009294
 800087c:	5800380c 	.word	0x5800380c

08000880 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000884:	4b13      	ldr	r3, [pc, #76]	; (80008d4 <MX_COMP2_Init+0x54>)
 8000886:	4a14      	ldr	r2, [pc, #80]	; (80008d8 <MX_COMP2_Init+0x58>)
 8000888:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InvertingInput = COMP_INPUT_MINUS_IO1;
 800088a:	4b12      	ldr	r3, [pc, #72]	; (80008d4 <MX_COMP2_Init+0x54>)
 800088c:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8000890:	611a      	str	r2, [r3, #16]
  hcomp2.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 8000892:	4b10      	ldr	r3, [pc, #64]	; (80008d4 <MX_COMP2_Init+0x54>)
 8000894:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000898:	60da      	str	r2, [r3, #12]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800089a:	4b0e      	ldr	r3, [pc, #56]	; (80008d4 <MX_COMP2_Init+0x54>)
 800089c:	2200      	movs	r2, #0
 800089e:	619a      	str	r2, [r3, #24]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_MEDIUM;
 80008a0:	4b0c      	ldr	r3, [pc, #48]	; (80008d4 <MX_COMP2_Init+0x54>)
 80008a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008a6:	615a      	str	r2, [r3, #20]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80008a8:	4b0a      	ldr	r3, [pc, #40]	; (80008d4 <MX_COMP2_Init+0x54>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	61da      	str	r2, [r3, #28]
  hcomp2.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 80008ae:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <MX_COMP2_Init+0x54>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	609a      	str	r2, [r3, #8]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80008b4:	4b07      	ldr	r3, [pc, #28]	; (80008d4 <MX_COMP2_Init+0x54>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	605a      	str	r2, [r3, #4]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80008ba:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <MX_COMP2_Init+0x54>)
 80008bc:	2200      	movs	r2, #0
 80008be:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 80008c0:	4804      	ldr	r0, [pc, #16]	; (80008d4 <MX_COMP2_Init+0x54>)
 80008c2:	f001 fe1d 	bl	8002500 <HAL_COMP_Init>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <MX_COMP2_Init+0x50>
  {
    Error_Handler();
 80008cc:	f001 f8f0 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 80008d0:	bf00      	nop
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	20009638 	.word	0x20009638
 80008d8:	58003810 	.word	0x58003810

080008dc <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE END ETH_Init 0 */

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80008e0:	4b22      	ldr	r3, [pc, #136]	; (800096c <MX_ETH_Init+0x90>)
 80008e2:	4a23      	ldr	r2, [pc, #140]	; (8000970 <MX_ETH_Init+0x94>)
 80008e4:	601a      	str	r2, [r3, #0]
  heth.Init.MACAddr[0] =   0x00;
 80008e6:	4b21      	ldr	r3, [pc, #132]	; (800096c <MX_ETH_Init+0x90>)
 80008e8:	685b      	ldr	r3, [r3, #4]
 80008ea:	2200      	movs	r2, #0
 80008ec:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 80008ee:	4b1f      	ldr	r3, [pc, #124]	; (800096c <MX_ETH_Init+0x90>)
 80008f0:	685b      	ldr	r3, [r3, #4]
 80008f2:	3301      	adds	r3, #1
 80008f4:	2280      	movs	r2, #128	; 0x80
 80008f6:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[2] =   0xE1;
 80008f8:	4b1c      	ldr	r3, [pc, #112]	; (800096c <MX_ETH_Init+0x90>)
 80008fa:	685b      	ldr	r3, [r3, #4]
 80008fc:	3302      	adds	r3, #2
 80008fe:	22e1      	movs	r2, #225	; 0xe1
 8000900:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[3] =   0x00;
 8000902:	4b1a      	ldr	r3, [pc, #104]	; (800096c <MX_ETH_Init+0x90>)
 8000904:	685b      	ldr	r3, [r3, #4]
 8000906:	3303      	adds	r3, #3
 8000908:	2200      	movs	r2, #0
 800090a:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[4] =   0x00;
 800090c:	4b17      	ldr	r3, [pc, #92]	; (800096c <MX_ETH_Init+0x90>)
 800090e:	685b      	ldr	r3, [r3, #4]
 8000910:	3304      	adds	r3, #4
 8000912:	2200      	movs	r2, #0
 8000914:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[5] =   0x00;
 8000916:	4b15      	ldr	r3, [pc, #84]	; (800096c <MX_ETH_Init+0x90>)
 8000918:	685b      	ldr	r3, [r3, #4]
 800091a:	3305      	adds	r3, #5
 800091c:	2200      	movs	r2, #0
 800091e:	701a      	strb	r2, [r3, #0]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000920:	4b12      	ldr	r3, [pc, #72]	; (800096c <MX_ETH_Init+0x90>)
 8000922:	2201      	movs	r2, #1
 8000924:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000926:	4b11      	ldr	r3, [pc, #68]	; (800096c <MX_ETH_Init+0x90>)
 8000928:	4a12      	ldr	r2, [pc, #72]	; (8000974 <MX_ETH_Init+0x98>)
 800092a:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800092c:	4b0f      	ldr	r3, [pc, #60]	; (800096c <MX_ETH_Init+0x90>)
 800092e:	4a12      	ldr	r2, [pc, #72]	; (8000978 <MX_ETH_Init+0x9c>)
 8000930:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000932:	4b0e      	ldr	r3, [pc, #56]	; (800096c <MX_ETH_Init+0x90>)
 8000934:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000938:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800093a:	480c      	ldr	r0, [pc, #48]	; (800096c <MX_ETH_Init+0x90>)
 800093c:	f003 fcaa 	bl	8004294 <HAL_ETH_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_ETH_Init+0x6e>
  {
    Error_Handler();
 8000946:	f001 f8b3 	bl	8001ab0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800094a:	2234      	movs	r2, #52	; 0x34
 800094c:	2100      	movs	r1, #0
 800094e:	480b      	ldr	r0, [pc, #44]	; (800097c <MX_ETH_Init+0xa0>)
 8000950:	f00c fbda 	bl	800d108 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000954:	4b09      	ldr	r3, [pc, #36]	; (800097c <MX_ETH_Init+0xa0>)
 8000956:	2221      	movs	r2, #33	; 0x21
 8000958:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800095a:	4b08      	ldr	r3, [pc, #32]	; (800097c <MX_ETH_Init+0xa0>)
 800095c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000960:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000962:	4b06      	ldr	r3, [pc, #24]	; (800097c <MX_ETH_Init+0xa0>)
 8000964:	2200      	movs	r2, #0
 8000966:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000968:	bf00      	nop
 800096a:	bd80      	pop	{r7, pc}
 800096c:	20009728 	.word	0x20009728
 8000970:	40028000 	.word	0x40028000
 8000974:	20000088 	.word	0x20000088
 8000978:	20000028 	.word	0x20000028
 800097c:	200097b0 	.word	0x200097b0

08000980 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b08e      	sub	sp, #56	; 0x38
 8000984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000986:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
 800098e:	605a      	str	r2, [r3, #4]
 8000990:	609a      	str	r2, [r3, #8]
 8000992:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000994:	f107 031c 	add.w	r3, r7, #28
 8000998:	2200      	movs	r2, #0
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	605a      	str	r2, [r3, #4]
 800099e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009a0:	463b      	mov	r3, r7
 80009a2:	2200      	movs	r2, #0
 80009a4:	601a      	str	r2, [r3, #0]
 80009a6:	605a      	str	r2, [r3, #4]
 80009a8:	609a      	str	r2, [r3, #8]
 80009aa:	60da      	str	r2, [r3, #12]
 80009ac:	611a      	str	r2, [r3, #16]
 80009ae:	615a      	str	r2, [r3, #20]
 80009b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009b2:	4b2c      	ldr	r3, [pc, #176]	; (8000a64 <MX_TIM2_Init+0xe4>)
 80009b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80009b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 275;
 80009ba:	4b2a      	ldr	r3, [pc, #168]	; (8000a64 <MX_TIM2_Init+0xe4>)
 80009bc:	f240 1213 	movw	r2, #275	; 0x113
 80009c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c2:	4b28      	ldr	r3, [pc, #160]	; (8000a64 <MX_TIM2_Init+0xe4>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3;
 80009c8:	4b26      	ldr	r3, [pc, #152]	; (8000a64 <MX_TIM2_Init+0xe4>)
 80009ca:	2203      	movs	r2, #3
 80009cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009ce:	4b25      	ldr	r3, [pc, #148]	; (8000a64 <MX_TIM2_Init+0xe4>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009d4:	4b23      	ldr	r3, [pc, #140]	; (8000a64 <MX_TIM2_Init+0xe4>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80009da:	4822      	ldr	r0, [pc, #136]	; (8000a64 <MX_TIM2_Init+0xe4>)
 80009dc:	f006 fd66 	bl	80074ac <HAL_TIM_Base_Init>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80009e6:	f001 f863 	bl	8001ab0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009ee:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80009f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009f4:	4619      	mov	r1, r3
 80009f6:	481b      	ldr	r0, [pc, #108]	; (8000a64 <MX_TIM2_Init+0xe4>)
 80009f8:	f007 f99e 	bl	8007d38 <HAL_TIM_ConfigClockSource>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000a02:	f001 f855 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000a06:	4817      	ldr	r0, [pc, #92]	; (8000a64 <MX_TIM2_Init+0xe4>)
 8000a08:	f006 fe8f 	bl	800772a <HAL_TIM_PWM_Init>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000a12:	f001 f84d 	bl	8001ab0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a16:	2300      	movs	r3, #0
 8000a18:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a1e:	f107 031c 	add.w	r3, r7, #28
 8000a22:	4619      	mov	r1, r3
 8000a24:	480f      	ldr	r0, [pc, #60]	; (8000a64 <MX_TIM2_Init+0xe4>)
 8000a26:	f007 feb5 	bl	8008794 <HAL_TIMEx_MasterConfigSynchronization>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000a30:	f001 f83e 	bl	8001ab0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a34:	2360      	movs	r3, #96	; 0x60
 8000a36:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a40:	2300      	movs	r3, #0
 8000a42:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a44:	463b      	mov	r3, r7
 8000a46:	2204      	movs	r2, #4
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4806      	ldr	r0, [pc, #24]	; (8000a64 <MX_TIM2_Init+0xe4>)
 8000a4c:	f007 f864 	bl	8007b18 <HAL_TIM_PWM_ConfigChannel>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000a56:	f001 f82b 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a5a:	bf00      	nop
 8000a5c:	3738      	adds	r7, #56	; 0x38
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	20009664 	.word	0x20009664

08000a68 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b088      	sub	sp, #32
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a6e:	f107 0310 	add.w	r3, r7, #16
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
 8000a76:	605a      	str	r2, [r3, #4]
 8000a78:	609a      	str	r2, [r3, #8]
 8000a7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a7c:	1d3b      	adds	r3, r7, #4
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]
 8000a84:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a86:	4b1d      	ldr	r3, [pc, #116]	; (8000afc <MX_TIM3_Init+0x94>)
 8000a88:	4a1d      	ldr	r2, [pc, #116]	; (8000b00 <MX_TIM3_Init+0x98>)
 8000a8a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 275;
 8000a8c:	4b1b      	ldr	r3, [pc, #108]	; (8000afc <MX_TIM3_Init+0x94>)
 8000a8e:	f240 1213 	movw	r2, #275	; 0x113
 8000a92:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a94:	4b19      	ldr	r3, [pc, #100]	; (8000afc <MX_TIM3_Init+0x94>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8000a9a:	4b18      	ldr	r3, [pc, #96]	; (8000afc <MX_TIM3_Init+0x94>)
 8000a9c:	2264      	movs	r2, #100	; 0x64
 8000a9e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aa0:	4b16      	ldr	r3, [pc, #88]	; (8000afc <MX_TIM3_Init+0x94>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aa6:	4b15      	ldr	r3, [pc, #84]	; (8000afc <MX_TIM3_Init+0x94>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000aac:	4813      	ldr	r0, [pc, #76]	; (8000afc <MX_TIM3_Init+0x94>)
 8000aae:	f006 fcfd 	bl	80074ac <HAL_TIM_Base_Init>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000ab8:	f000 fffa 	bl	8001ab0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000abc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ac0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000ac2:	f107 0310 	add.w	r3, r7, #16
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	480c      	ldr	r0, [pc, #48]	; (8000afc <MX_TIM3_Init+0x94>)
 8000aca:	f007 f935 	bl	8007d38 <HAL_TIM_ConfigClockSource>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000ad4:	f000 ffec 	bl	8001ab0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000adc:	2300      	movs	r3, #0
 8000ade:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ae0:	1d3b      	adds	r3, r7, #4
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4805      	ldr	r0, [pc, #20]	; (8000afc <MX_TIM3_Init+0x94>)
 8000ae6:	f007 fe55 	bl	8008794 <HAL_TIMEx_MasterConfigSynchronization>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000af0:	f000 ffde 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000af4:	bf00      	nop
 8000af6:	3720      	adds	r7, #32
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	200092c0 	.word	0x200092c0
 8000b00:	40000400 	.word	0x40000400

08000b04 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b092      	sub	sp, #72	; 0x48
 8000b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b0e:	2200      	movs	r2, #0
 8000b10:	601a      	str	r2, [r3, #0]
 8000b12:	605a      	str	r2, [r3, #4]
 8000b14:	609a      	str	r2, [r3, #8]
 8000b16:	60da      	str	r2, [r3, #12]
 8000b18:	611a      	str	r2, [r3, #16]
 8000b1a:	615a      	str	r2, [r3, #20]
 8000b1c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b1e:	463b      	mov	r3, r7
 8000b20:	222c      	movs	r2, #44	; 0x2c
 8000b22:	2100      	movs	r1, #0
 8000b24:	4618      	mov	r0, r3
 8000b26:	f00c faef 	bl	800d108 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000b2a:	4b31      	ldr	r3, [pc, #196]	; (8000bf0 <MX_TIM17_Init+0xec>)
 8000b2c:	4a31      	ldr	r2, [pc, #196]	; (8000bf4 <MX_TIM17_Init+0xf0>)
 8000b2e:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8000b30:	4b2f      	ldr	r3, [pc, #188]	; (8000bf0 <MX_TIM17_Init+0xec>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b36:	4b2e      	ldr	r3, [pc, #184]	; (8000bf0 <MX_TIM17_Init+0xec>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8000b3c:	4b2c      	ldr	r3, [pc, #176]	; (8000bf0 <MX_TIM17_Init+0xec>)
 8000b3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b42:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b44:	4b2a      	ldr	r3, [pc, #168]	; (8000bf0 <MX_TIM17_Init+0xec>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000b4a:	4b29      	ldr	r3, [pc, #164]	; (8000bf0 <MX_TIM17_Init+0xec>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b50:	4b27      	ldr	r3, [pc, #156]	; (8000bf0 <MX_TIM17_Init+0xec>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000b56:	4826      	ldr	r0, [pc, #152]	; (8000bf0 <MX_TIM17_Init+0xec>)
 8000b58:	f006 fca8 	bl	80074ac <HAL_TIM_Base_Init>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 8000b62:	f000 ffa5 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim17) != HAL_OK)
 8000b66:	4822      	ldr	r0, [pc, #136]	; (8000bf0 <MX_TIM17_Init+0xec>)
 8000b68:	f006 fd7e 	bl	8007668 <HAL_TIM_OC_Init>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 8000b72:	f000 ff9d 	bl	8001ab0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000b76:	2300      	movs	r3, #0
 8000b78:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b82:	2300      	movs	r3, #0
 8000b84:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b86:	2300      	movs	r3, #0
 8000b88:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b96:	2200      	movs	r2, #0
 8000b98:	4619      	mov	r1, r3
 8000b9a:	4815      	ldr	r0, [pc, #84]	; (8000bf0 <MX_TIM17_Init+0xec>)
 8000b9c:	f006 ff46 	bl	8007a2c <HAL_TIM_OC_ConfigChannel>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 8000ba6:	f000 ff83 	bl	8001ab0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000baa:	2300      	movs	r3, #0
 8000bac:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000bbe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bc2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000bcc:	463b      	mov	r3, r7
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4807      	ldr	r0, [pc, #28]	; (8000bf0 <MX_TIM17_Init+0xec>)
 8000bd2:	f007 fe7b 	bl	80088cc <HAL_TIMEx_ConfigBreakDeadTime>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_TIM17_Init+0xdc>
  {
    Error_Handler();
 8000bdc:	f000 ff68 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8000be0:	4803      	ldr	r0, [pc, #12]	; (8000bf0 <MX_TIM17_Init+0xec>)
 8000be2:	f001 fa07 	bl	8001ff4 <HAL_TIM_MspPostInit>

}
 8000be6:	bf00      	nop
 8000be8:	3748      	adds	r7, #72	; 0x48
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	20009068 	.word	0x20009068
 8000bf4:	40014800 	.word	0x40014800

08000bf8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000bfc:	4b22      	ldr	r3, [pc, #136]	; (8000c88 <MX_USART3_UART_Init+0x90>)
 8000bfe:	4a23      	ldr	r2, [pc, #140]	; (8000c8c <MX_USART3_UART_Init+0x94>)
 8000c00:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c02:	4b21      	ldr	r3, [pc, #132]	; (8000c88 <MX_USART3_UART_Init+0x90>)
 8000c04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c08:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c0a:	4b1f      	ldr	r3, [pc, #124]	; (8000c88 <MX_USART3_UART_Init+0x90>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c10:	4b1d      	ldr	r3, [pc, #116]	; (8000c88 <MX_USART3_UART_Init+0x90>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c16:	4b1c      	ldr	r3, [pc, #112]	; (8000c88 <MX_USART3_UART_Init+0x90>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000c1c:	4b1a      	ldr	r3, [pc, #104]	; (8000c88 <MX_USART3_UART_Init+0x90>)
 8000c1e:	220c      	movs	r2, #12
 8000c20:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c22:	4b19      	ldr	r3, [pc, #100]	; (8000c88 <MX_USART3_UART_Init+0x90>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c28:	4b17      	ldr	r3, [pc, #92]	; (8000c88 <MX_USART3_UART_Init+0x90>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c2e:	4b16      	ldr	r3, [pc, #88]	; (8000c88 <MX_USART3_UART_Init+0x90>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c34:	4b14      	ldr	r3, [pc, #80]	; (8000c88 <MX_USART3_UART_Init+0x90>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c3a:	4b13      	ldr	r3, [pc, #76]	; (8000c88 <MX_USART3_UART_Init+0x90>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000c40:	4811      	ldr	r0, [pc, #68]	; (8000c88 <MX_USART3_UART_Init+0x90>)
 8000c42:	f007 fedf 	bl	8008a04 <HAL_UART_Init>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000c4c:	f000 ff30 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c50:	2100      	movs	r1, #0
 8000c52:	480d      	ldr	r0, [pc, #52]	; (8000c88 <MX_USART3_UART_Init+0x90>)
 8000c54:	f008 ff2a 	bl	8009aac <HAL_UARTEx_SetTxFifoThreshold>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000c5e:	f000 ff27 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c62:	2100      	movs	r1, #0
 8000c64:	4808      	ldr	r0, [pc, #32]	; (8000c88 <MX_USART3_UART_Init+0x90>)
 8000c66:	f008 ff5f 	bl	8009b28 <HAL_UARTEx_SetRxFifoThreshold>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000c70:	f000 ff1e 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000c74:	4804      	ldr	r0, [pc, #16]	; (8000c88 <MX_USART3_UART_Init+0x90>)
 8000c76:	f008 fee0 	bl	8009a3a <HAL_UARTEx_DisableFifoMode>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000c80:	f000 ff16 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c84:	bf00      	nop
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	20008f60 	.word	0x20008f60
 8000c8c:	40004800 	.word	0x40004800

08000c90 <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
	...

08000ca0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ca6:	4b15      	ldr	r3, [pc, #84]	; (8000cfc <MX_DMA_Init+0x5c>)
 8000ca8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000cac:	4a13      	ldr	r2, [pc, #76]	; (8000cfc <MX_DMA_Init+0x5c>)
 8000cae:	f043 0301 	orr.w	r3, r3, #1
 8000cb2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000cb6:	4b11      	ldr	r3, [pc, #68]	; (8000cfc <MX_DMA_Init+0x5c>)
 8000cb8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000cbc:	f003 0301 	and.w	r3, r3, #1
 8000cc0:	607b      	str	r3, [r7, #4]
 8000cc2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	2105      	movs	r1, #5
 8000cc8:	200b      	movs	r0, #11
 8000cca:	f001 fdfb 	bl	80028c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000cce:	200b      	movs	r0, #11
 8000cd0:	f001 fe12 	bl	80028f8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 11, 0);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	210b      	movs	r1, #11
 8000cd8:	200c      	movs	r0, #12
 8000cda:	f001 fdf3 	bl	80028c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000cde:	200c      	movs	r0, #12
 8000ce0:	f001 fe0a 	bl	80028f8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 11, 0);
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	210b      	movs	r1, #11
 8000ce8:	200d      	movs	r0, #13
 8000cea:	f001 fdeb 	bl	80028c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000cee:	200d      	movs	r0, #13
 8000cf0:	f001 fe02 	bl	80028f8 <HAL_NVIC_EnableIRQ>

}
 8000cf4:	bf00      	nop
 8000cf6:	3708      	adds	r7, #8
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	58024400 	.word	0x58024400

08000d00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b08e      	sub	sp, #56	; 0x38
 8000d04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	601a      	str	r2, [r3, #0]
 8000d0e:	605a      	str	r2, [r3, #4]
 8000d10:	609a      	str	r2, [r3, #8]
 8000d12:	60da      	str	r2, [r3, #12]
 8000d14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d16:	4bb5      	ldr	r3, [pc, #724]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000d18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d1c:	4ab3      	ldr	r2, [pc, #716]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000d1e:	f043 0310 	orr.w	r3, r3, #16
 8000d22:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d26:	4bb1      	ldr	r3, [pc, #708]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000d28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d2c:	f003 0310 	and.w	r3, r3, #16
 8000d30:	623b      	str	r3, [r7, #32]
 8000d32:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d34:	4bad      	ldr	r3, [pc, #692]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000d36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d3a:	4aac      	ldr	r2, [pc, #688]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000d3c:	f043 0304 	orr.w	r3, r3, #4
 8000d40:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d44:	4ba9      	ldr	r3, [pc, #676]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000d46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d4a:	f003 0304 	and.w	r3, r3, #4
 8000d4e:	61fb      	str	r3, [r7, #28]
 8000d50:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d52:	4ba6      	ldr	r3, [pc, #664]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000d54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d58:	4aa4      	ldr	r2, [pc, #656]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000d5a:	f043 0320 	orr.w	r3, r3, #32
 8000d5e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d62:	4ba2      	ldr	r3, [pc, #648]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000d64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d68:	f003 0320 	and.w	r3, r3, #32
 8000d6c:	61bb      	str	r3, [r7, #24]
 8000d6e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d70:	4b9e      	ldr	r3, [pc, #632]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000d72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d76:	4a9d      	ldr	r2, [pc, #628]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000d78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d7c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d80:	4b9a      	ldr	r3, [pc, #616]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d8a:	617b      	str	r3, [r7, #20]
 8000d8c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8e:	4b97      	ldr	r3, [pc, #604]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000d90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d94:	4a95      	ldr	r2, [pc, #596]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000d96:	f043 0301 	orr.w	r3, r3, #1
 8000d9a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d9e:	4b93      	ldr	r3, [pc, #588]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000da0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000da4:	f003 0301 	and.w	r3, r3, #1
 8000da8:	613b      	str	r3, [r7, #16]
 8000daa:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dac:	4b8f      	ldr	r3, [pc, #572]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000dae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000db2:	4a8e      	ldr	r2, [pc, #568]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000db4:	f043 0302 	orr.w	r3, r3, #2
 8000db8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000dbc:	4b8b      	ldr	r3, [pc, #556]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000dbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dc2:	f003 0302 	and.w	r3, r3, #2
 8000dc6:	60fb      	str	r3, [r7, #12]
 8000dc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dca:	4b88      	ldr	r3, [pc, #544]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000dcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dd0:	4a86      	ldr	r2, [pc, #536]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000dd2:	f043 0308 	orr.w	r3, r3, #8
 8000dd6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000dda:	4b84      	ldr	r3, [pc, #528]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000ddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000de0:	f003 0308 	and.w	r3, r3, #8
 8000de4:	60bb      	str	r3, [r7, #8]
 8000de6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000de8:	4b80      	ldr	r3, [pc, #512]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000dea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dee:	4a7f      	ldr	r2, [pc, #508]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000df0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000df4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000df8:	4b7c      	ldr	r3, [pc, #496]	; (8000fec <MX_GPIO_Init+0x2ec>)
 8000dfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e02:	607b      	str	r3, [r7, #4]
 8000e04:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RW_LCD_Pin|D0_LCD_Pin|D1_LCD_Pin|D2_LCD_Pin
 8000e06:	2200      	movs	r2, #0
 8000e08:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000e0c:	4878      	ldr	r0, [pc, #480]	; (8000ff0 <MX_GPIO_Init+0x2f0>)
 8000e0e:	f004 f817 	bl	8004e40 <HAL_GPIO_WritePin>
                          |D3_LCD_Pin|RS_LCD_Pin|LINE_ST_Pin|E_LCD_Pin
                          |LED_YELLOW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, S0_Pin|S1_Pin|S2_Pin|S3_Pin, GPIO_PIN_RESET);
 8000e12:	2200      	movs	r2, #0
 8000e14:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8000e18:	4876      	ldr	r0, [pc, #472]	; (8000ff4 <MX_GPIO_Init+0x2f4>)
 8000e1a:	f004 f811 	bl	8004e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LIGHT_CONTROL_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000e1e:	2200      	movs	r2, #0
 8000e20:	f244 4101 	movw	r1, #17409	; 0x4401
 8000e24:	4874      	ldr	r0, [pc, #464]	; (8000ff8 <MX_GPIO_Init+0x2f8>)
 8000e26:	f004 f80b 	bl	8004e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_FS_PWR_EN_Pin|ROW0_Pin|ROW1_Pin|ROW2_Pin
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f240 410f 	movw	r1, #1039	; 0x40f
 8000e30:	4872      	ldr	r0, [pc, #456]	; (8000ffc <MX_GPIO_Init+0x2fc>)
 8000e32:	f004 f805 	bl	8004e40 <HAL_GPIO_WritePin>
                          |ROW3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RW_LCD_Pin D0_LCD_Pin D1_LCD_Pin D2_LCD_Pin
                           D3_LCD_Pin RS_LCD_Pin LINE_ST_Pin E_LCD_Pin
                           LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = RW_LCD_Pin|D0_LCD_Pin|D1_LCD_Pin|D2_LCD_Pin
 8000e36:	f240 13ff 	movw	r3, #511	; 0x1ff
 8000e3a:	627b      	str	r3, [r7, #36]	; 0x24
                          |D3_LCD_Pin|RS_LCD_Pin|LINE_ST_Pin|E_LCD_Pin
                          |LED_YELLOW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e40:	2300      	movs	r3, #0
 8000e42:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e44:	2300      	movs	r3, #0
 8000e46:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4868      	ldr	r0, [pc, #416]	; (8000ff0 <MX_GPIO_Init+0x2f0>)
 8000e50:	f003 fe36 	bl	8004ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e66:	4619      	mov	r1, r3
 8000e68:	4865      	ldr	r0, [pc, #404]	; (8001000 <MX_GPIO_Init+0x300>)
 8000e6a:	f003 fe29 	bl	8004ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MUX1_Pin MUX2_Pin MUX3_Pin MUX4_Pin
                           MUX5_Pin MUX6_Pin MUX7_Pin MUX8_Pin */
  GPIO_InitStruct.Pin = MUX1_Pin|MUX2_Pin|MUX3_Pin|MUX4_Pin
 8000e6e:	23ff      	movs	r3, #255	; 0xff
 8000e70:	627b      	str	r3, [r7, #36]	; 0x24
                          |MUX5_Pin|MUX6_Pin|MUX7_Pin|MUX8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e72:	2300      	movs	r3, #0
 8000e74:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e7e:	4619      	mov	r1, r3
 8000e80:	485c      	ldr	r0, [pc, #368]	; (8000ff4 <MX_GPIO_Init+0x2f4>)
 8000e82:	f003 fe1d 	bl	8004ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : S0_Pin S1_Pin S2_Pin S3_Pin */
  GPIO_InitStruct.Pin = S0_Pin|S1_Pin|S2_Pin|S3_Pin;
 8000e86:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000e8a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e90:	2300      	movs	r3, #0
 8000e92:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e94:	2300      	movs	r3, #0
 8000e96:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4855      	ldr	r0, [pc, #340]	; (8000ff4 <MX_GPIO_Init+0x2f4>)
 8000ea0:	f003 fe0e 	bl	8004ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LIGHT_CONTROL_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LIGHT_CONTROL_Pin|LED_RED_Pin;
 8000ea4:	f244 4301 	movw	r3, #17409	; 0x4401
 8000ea8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eba:	4619      	mov	r1, r3
 8000ebc:	484e      	ldr	r0, [pc, #312]	; (8000ff8 <MX_GPIO_Init+0x2f8>)
 8000ebe:	f003 fdff 	bl	8004ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CONTAINER_DETECT_Pin */
  GPIO_InitStruct.Pin = CONTAINER_DETECT_Pin;
 8000ec2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ec6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CONTAINER_DETECT_GPIO_Port, &GPIO_InitStruct);
 8000ed0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4846      	ldr	r0, [pc, #280]	; (8000ff0 <MX_GPIO_Init+0x2f0>)
 8000ed8:	f003 fdf2 	bl	8004ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LINE1_EOS_Pin LINE2_EOS_Pin */
  GPIO_InitStruct.Pin = LINE1_EOS_Pin|LINE2_EOS_Pin;
 8000edc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000ee0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000eea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eee:	4619      	mov	r1, r3
 8000ef0:	483f      	ldr	r0, [pc, #252]	; (8000ff0 <MX_GPIO_Init+0x2f0>)
 8000ef2:	f003 fde5 	bl	8004ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000ef6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000efa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efc:	2302      	movs	r3, #2
 8000efe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f04:	2300      	movs	r3, #0
 8000f06:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000f08:	2304      	movs	r3, #4
 8000f0a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f10:	4619      	mov	r1, r3
 8000f12:	4839      	ldr	r0, [pc, #228]	; (8000ff8 <MX_GPIO_Init+0x2f8>)
 8000f14:	f003 fdd4 	bl	8004ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_PWR_EN_Pin ROW0_Pin ROW1_Pin ROW2_Pin
                           ROW3_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin|ROW0_Pin|ROW1_Pin|ROW2_Pin
 8000f18:	f240 430f 	movw	r3, #1039	; 0x40f
 8000f1c:	627b      	str	r3, [r7, #36]	; 0x24
                          |ROW3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f26:	2300      	movs	r3, #0
 8000f28:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4832      	ldr	r0, [pc, #200]	; (8000ffc <MX_GPIO_Init+0x2fc>)
 8000f32:	f003 fdc5 	bl	8004ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000f36:	2380      	movs	r3, #128	; 0x80
 8000f38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f3a:	4b32      	ldr	r3, [pc, #200]	; (8001004 <MX_GPIO_Init+0x304>)
 8000f3c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000f42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f46:	4619      	mov	r1, r3
 8000f48:	482f      	ldr	r0, [pc, #188]	; (8001008 <MX_GPIO_Init+0x308>)
 8000f4a:	f003 fdb9 	bl	8004ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000f4e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f52:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f54:	2302      	movs	r3, #2
 8000f56:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000f60:	2300      	movs	r3, #0
 8000f62:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4828      	ldr	r0, [pc, #160]	; (800100c <MX_GPIO_Init+0x30c>)
 8000f6c:	f003 fda8 	bl	8004ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8000f70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f74:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f76:	2300      	movs	r3, #0
 8000f78:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f82:	4619      	mov	r1, r3
 8000f84:	4821      	ldr	r0, [pc, #132]	; (800100c <MX_GPIO_Init+0x30c>)
 8000f86:	f003 fd9b 	bl	8004ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000f8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f90:	2302      	movs	r3, #2
 8000f92:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f94:	2300      	movs	r3, #0
 8000f96:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000f9c:	230a      	movs	r3, #10
 8000f9e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000fa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4819      	ldr	r0, [pc, #100]	; (800100c <MX_GPIO_Init+0x30c>)
 8000fa8:	f003 fd8a 	bl	8004ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : COL0_Pin COL1_Pin COL2_Pin COL3_Pin */
  GPIO_InitStruct.Pin = COL0_Pin|COL1_Pin|COL2_Pin|COL3_Pin;
 8000fac:	23f0      	movs	r3, #240	; 0xf0
 8000fae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	480f      	ldr	r0, [pc, #60]	; (8000ffc <MX_GPIO_Init+0x2fc>)
 8000fc0:	f003 fd7e 	bl	8004ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000fc4:	2340      	movs	r3, #64	; 0x40
 8000fc6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000fd4:	2307      	movs	r3, #7
 8000fd6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fdc:	4619      	mov	r1, r3
 8000fde:	4806      	ldr	r0, [pc, #24]	; (8000ff8 <MX_GPIO_Init+0x2f8>)
 8000fe0:	f003 fd6e 	bl	8004ac0 <HAL_GPIO_Init>

}
 8000fe4:	bf00      	nop
 8000fe6:	3738      	adds	r7, #56	; 0x38
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	58024400 	.word	0x58024400
 8000ff0:	58021000 	.word	0x58021000
 8000ff4:	58021400 	.word	0x58021400
 8000ff8:	58020400 	.word	0x58020400
 8000ffc:	58020c00 	.word	0x58020c00
 8001000:	58020800 	.word	0x58020800
 8001004:	11110000 	.word	0x11110000
 8001008:	58021800 	.word	0x58021800
 800100c:	58020000 	.word	0x58020000

08001010 <StartLCDTask>:
  * @brief  Function implementing the LCDTask thread.
  * @param  argument: Not used
  * @retval None
  */
void StartLCDTask(void *argument)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  /* Infinite loop */

	TuningLCD();
 8001018:	f000 fc56 	bl	80018c8 <TuningLCD>

	for(;;)
	{
		osEventFlagsWait(event_group_1_id, FLAG_REQUEST_LCD_UPDATE, osFlagsWaitAny, osWaitForever);
 800101c:	4b27      	ldr	r3, [pc, #156]	; (80010bc <StartLCDTask+0xac>)
 800101e:	6818      	ldr	r0, [r3, #0]
 8001020:	f04f 33ff 	mov.w	r3, #4294967295
 8001024:	2200      	movs	r2, #0
 8001026:	2101      	movs	r1, #1
 8001028:	f008 ffeb 	bl	800a002 <osEventFlagsWait>

		CommandLCD(0x01);   		// clear LCD pointer to 0 adsress SDRAM
 800102c:	2001      	movs	r0, #1
 800102e:	f000 fc8f 	bl	8001950 <CommandLCD>
		osDelay(3);
 8001032:	2003      	movs	r0, #3
 8001034:	f008 ff26 	bl	8009e84 <osDelay>
		WriteLCD(PositionLCD[0]);
 8001038:	4b21      	ldr	r3, [pc, #132]	; (80010c0 <StartLCDTask+0xb0>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	4618      	mov	r0, r3
 800103e:	f000 fcc1 	bl	80019c4 <WriteLCD>
		osDelay(2);
 8001042:	2002      	movs	r0, #2
 8001044:	f008 ff1e 	bl	8009e84 <osDelay>
		WriteLCD(PositionLCD[1]);
 8001048:	4b1d      	ldr	r3, [pc, #116]	; (80010c0 <StartLCDTask+0xb0>)
 800104a:	785b      	ldrb	r3, [r3, #1]
 800104c:	4618      	mov	r0, r3
 800104e:	f000 fcb9 	bl	80019c4 <WriteLCD>
		osDelay(2);
 8001052:	2002      	movs	r0, #2
 8001054:	f008 ff16 	bl	8009e84 <osDelay>
		WriteLCD(PositionLCD[2]);
 8001058:	4b19      	ldr	r3, [pc, #100]	; (80010c0 <StartLCDTask+0xb0>)
 800105a:	789b      	ldrb	r3, [r3, #2]
 800105c:	4618      	mov	r0, r3
 800105e:	f000 fcb1 	bl	80019c4 <WriteLCD>
		osDelay(2);
 8001062:	2002      	movs	r0, #2
 8001064:	f008 ff0e 	bl	8009e84 <osDelay>
		WriteLCD(PositionLCD[3]);
 8001068:	4b15      	ldr	r3, [pc, #84]	; (80010c0 <StartLCDTask+0xb0>)
 800106a:	78db      	ldrb	r3, [r3, #3]
 800106c:	4618      	mov	r0, r3
 800106e:	f000 fca9 	bl	80019c4 <WriteLCD>
		osDelay(2);
 8001072:	2002      	movs	r0, #2
 8001074:	f008 ff06 	bl	8009e84 <osDelay>
		WriteLCD(PositionLCD[4]);
 8001078:	4b11      	ldr	r3, [pc, #68]	; (80010c0 <StartLCDTask+0xb0>)
 800107a:	791b      	ldrb	r3, [r3, #4]
 800107c:	4618      	mov	r0, r3
 800107e:	f000 fca1 	bl	80019c4 <WriteLCD>
		osDelay(2);
 8001082:	2002      	movs	r0, #2
 8001084:	f008 fefe 	bl	8009e84 <osDelay>
		WriteLCD(PositionLCD[5]);
 8001088:	4b0d      	ldr	r3, [pc, #52]	; (80010c0 <StartLCDTask+0xb0>)
 800108a:	795b      	ldrb	r3, [r3, #5]
 800108c:	4618      	mov	r0, r3
 800108e:	f000 fc99 	bl	80019c4 <WriteLCD>
		osDelay(2);
 8001092:	2002      	movs	r0, #2
 8001094:	f008 fef6 	bl	8009e84 <osDelay>
		WriteLCD(PositionLCD[6]);
 8001098:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <StartLCDTask+0xb0>)
 800109a:	799b      	ldrb	r3, [r3, #6]
 800109c:	4618      	mov	r0, r3
 800109e:	f000 fc91 	bl	80019c4 <WriteLCD>
		osDelay(2);
 80010a2:	2002      	movs	r0, #2
 80010a4:	f008 feee 	bl	8009e84 <osDelay>
		WriteLCD(PositionLCD[7]);
 80010a8:	4b05      	ldr	r3, [pc, #20]	; (80010c0 <StartLCDTask+0xb0>)
 80010aa:	79db      	ldrb	r3, [r3, #7]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f000 fc89 	bl	80019c4 <WriteLCD>
		osDelay(2);
 80010b2:	2002      	movs	r0, #2
 80010b4:	f008 fee6 	bl	8009e84 <osDelay>
		osEventFlagsWait(event_group_1_id, FLAG_REQUEST_LCD_UPDATE, osFlagsWaitAny, osWaitForever);
 80010b8:	e7b0      	b.n	800101c <StartLCDTask+0xc>
 80010ba:	bf00      	nop
 80010bc:	20000104 	.word	0x20000104
 80010c0:	20009628 	.word	0x20009628

080010c4 <StartKeyboardTask>:
  * @brief  Function implementing the LCDTask thread.
  * @param  argument: Not used
  * @retval None
  */
void StartKeyboardTask(void *argument)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b088      	sub	sp, #32
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	77fb      	strb	r3, [r7, #31]
	uint32_t key_current_state = 0, key_previous_state = 0, key_current_status = 0, key_previous_status = 0, key_event_status = 0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	61bb      	str	r3, [r7, #24]
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]
 80010d8:	2300      	movs	r3, #0
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	2300      	movs	r3, #0
 80010de:	60bb      	str	r3, [r7, #8]
 80010e0:	2300      	movs	r3, #0
 80010e2:	613b      	str	r3, [r7, #16]
	   *	in memory:
	   *
	   *				D#0*C987B654A321
	   */

	  for(i=0; i<4; i++)
 80010e4:	2300      	movs	r3, #0
 80010e6:	77fb      	strb	r3, [r7, #31]
 80010e8:	e023      	b.n	8001132 <StartKeyboardTask+0x6e>
	  {
		  KEY_GPIO_Port->BSRR |= (ROW0_Pin << i); // set row
 80010ea:	4b58      	ldr	r3, [pc, #352]	; (800124c <StartKeyboardTask+0x188>)
 80010ec:	699b      	ldr	r3, [r3, #24]
 80010ee:	7ffa      	ldrb	r2, [r7, #31]
 80010f0:	2101      	movs	r1, #1
 80010f2:	fa01 f202 	lsl.w	r2, r1, r2
 80010f6:	4611      	mov	r1, r2
 80010f8:	4a54      	ldr	r2, [pc, #336]	; (800124c <StartKeyboardTask+0x188>)
 80010fa:	430b      	orrs	r3, r1
 80010fc:	6193      	str	r3, [r2, #24]
		  key_current_state |= ( ((KEY_GPIO_Port->IDR & 0x000000f0) >> 4) << (i * 4) );
 80010fe:	4b53      	ldr	r3, [pc, #332]	; (800124c <StartKeyboardTask+0x188>)
 8001100:	691b      	ldr	r3, [r3, #16]
 8001102:	091b      	lsrs	r3, r3, #4
 8001104:	f003 020f 	and.w	r2, r3, #15
 8001108:	7ffb      	ldrb	r3, [r7, #31]
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	4313      	orrs	r3, r2
 8001114:	61bb      	str	r3, [r7, #24]
		  KEY_GPIO_Port->BSRR |= (ROW0_Pin << (i + 16)); // clear row
 8001116:	4b4d      	ldr	r3, [pc, #308]	; (800124c <StartKeyboardTask+0x188>)
 8001118:	699b      	ldr	r3, [r3, #24]
 800111a:	7ffa      	ldrb	r2, [r7, #31]
 800111c:	3210      	adds	r2, #16
 800111e:	2101      	movs	r1, #1
 8001120:	fa01 f202 	lsl.w	r2, r1, r2
 8001124:	4611      	mov	r1, r2
 8001126:	4a49      	ldr	r2, [pc, #292]	; (800124c <StartKeyboardTask+0x188>)
 8001128:	430b      	orrs	r3, r1
 800112a:	6193      	str	r3, [r2, #24]
	  for(i=0; i<4; i++)
 800112c:	7ffb      	ldrb	r3, [r7, #31]
 800112e:	3301      	adds	r3, #1
 8001130:	77fb      	strb	r3, [r7, #31]
 8001132:	7ffb      	ldrb	r3, [r7, #31]
 8001134:	2b03      	cmp	r3, #3
 8001136:	d9d8      	bls.n	80010ea <StartKeyboardTask+0x26>
	  }

	  for (i=0; i<16; i++)
 8001138:	2300      	movs	r3, #0
 800113a:	77fb      	strb	r3, [r7, #31]
 800113c:	e049      	b.n	80011d2 <StartKeyboardTask+0x10e>
	  {
		  if (key_current_state & (1 << i))
 800113e:	7ffb      	ldrb	r3, [r7, #31]
 8001140:	2201      	movs	r2, #1
 8001142:	fa02 f303 	lsl.w	r3, r2, r3
 8001146:	461a      	mov	r2, r3
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	4013      	ands	r3, r2
 800114c:	2b00      	cmp	r3, #0
 800114e:	d011      	beq.n	8001174 <StartKeyboardTask+0xb0>
		  {
			  if (key_previous_state & (1 << i))
 8001150:	7ffb      	ldrb	r3, [r7, #31]
 8001152:	2201      	movs	r2, #1
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	461a      	mov	r2, r3
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	4013      	ands	r3, r2
 800115e:	2b00      	cmp	r3, #0
 8001160:	d01a      	beq.n	8001198 <StartKeyboardTask+0xd4>
			  {
				  key_current_state |= (1 << i);
 8001162:	7ffb      	ldrb	r3, [r7, #31]
 8001164:	2201      	movs	r2, #1
 8001166:	fa02 f303 	lsl.w	r3, r2, r3
 800116a:	461a      	mov	r2, r3
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	4313      	orrs	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
 8001172:	e011      	b.n	8001198 <StartKeyboardTask+0xd4>
			  }
		  }
		  else
		  {
			  if (!(key_previous_state & (1 << i)))
 8001174:	7ffb      	ldrb	r3, [r7, #31]
 8001176:	2201      	movs	r2, #1
 8001178:	fa02 f303 	lsl.w	r3, r2, r3
 800117c:	461a      	mov	r2, r3
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	4013      	ands	r3, r2
 8001182:	2b00      	cmp	r3, #0
 8001184:	d108      	bne.n	8001198 <StartKeyboardTask+0xd4>
			  {
				  key_current_state &= ~(1 << i);
 8001186:	7ffb      	ldrb	r3, [r7, #31]
 8001188:	2201      	movs	r2, #1
 800118a:	fa02 f303 	lsl.w	r3, r2, r3
 800118e:	43db      	mvns	r3, r3
 8001190:	461a      	mov	r2, r3
 8001192:	69bb      	ldr	r3, [r7, #24]
 8001194:	4013      	ands	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
			  }
		  }

		  if ( (key_current_status & (1 << i)) && (key_previous_status & (1 << i)) )
 8001198:	7ffb      	ldrb	r3, [r7, #31]
 800119a:	2201      	movs	r2, #1
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	461a      	mov	r2, r3
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	4013      	ands	r3, r2
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d010      	beq.n	80011cc <StartKeyboardTask+0x108>
 80011aa:	7ffb      	ldrb	r3, [r7, #31]
 80011ac:	2201      	movs	r2, #1
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	461a      	mov	r2, r3
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	4013      	ands	r3, r2
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d007      	beq.n	80011cc <StartKeyboardTask+0x108>
		  {
			  key_event_status |= (1 << i);
 80011bc:	7ffb      	ldrb	r3, [r7, #31]
 80011be:	2201      	movs	r2, #1
 80011c0:	fa02 f303 	lsl.w	r3, r2, r3
 80011c4:	461a      	mov	r2, r3
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	4313      	orrs	r3, r2
 80011ca:	613b      	str	r3, [r7, #16]
	  for (i=0; i<16; i++)
 80011cc:	7ffb      	ldrb	r3, [r7, #31]
 80011ce:	3301      	adds	r3, #1
 80011d0:	77fb      	strb	r3, [r7, #31]
 80011d2:	7ffb      	ldrb	r3, [r7, #31]
 80011d4:	2b0f      	cmp	r3, #15
 80011d6:	d9b2      	bls.n	800113e <StartKeyboardTask+0x7a>
		  }
	  }

	  key_previous_state = key_current_state;
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	617b      	str	r3, [r7, #20]

	  // defining button events

	  // C key

	  if (key_event_status & KEY_C)
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d005      	beq.n	80011f2 <StartKeyboardTask+0x12e>
	  {
		  key_event_status &= ~KEY_C;
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80011ec:	613b      	str	r3, [r7, #16]

		  Clear_Counter();
 80011ee:	f000 fb3d 	bl	800186c <Clear_Counter>
	  }

	  // SRAT key

	  if (key_event_status & KEY_STAR)
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d016      	beq.n	800122a <StartKeyboardTask+0x166>
	  {
		  key_event_status &= ~KEY_STAR;
 80011fc:	693b      	ldr	r3, [r7, #16]
 80011fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001202:	613b      	str	r3, [r7, #16]

		  if (numObjects)
 8001204:	4b12      	ldr	r3, [pc, #72]	; (8001250 <StartKeyboardTask+0x18c>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d00e      	beq.n	800122a <StartKeyboardTask+0x166>
		  {
				if(num_show_object_area < numObjects)
 800120c:	4b11      	ldr	r3, [pc, #68]	; (8001254 <StartKeyboardTask+0x190>)
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	4b0f      	ldr	r3, [pc, #60]	; (8001250 <StartKeyboardTask+0x18c>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	429a      	cmp	r2, r3
 8001216:	d205      	bcs.n	8001224 <StartKeyboardTask+0x160>
				{
					num_show_object_area++;
 8001218:	4b0e      	ldr	r3, [pc, #56]	; (8001254 <StartKeyboardTask+0x190>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	3301      	adds	r3, #1
 800121e:	4a0d      	ldr	r2, [pc, #52]	; (8001254 <StartKeyboardTask+0x190>)
 8001220:	6013      	str	r3, [r2, #0]
 8001222:	e002      	b.n	800122a <StartKeyboardTask+0x166>
				}
				else
				{
					num_show_object_area = 1;
 8001224:	4b0b      	ldr	r3, [pc, #44]	; (8001254 <StartKeyboardTask+0x190>)
 8001226:	2201      	movs	r2, #1
 8001228:	601a      	str	r2, [r3, #0]
		  }
	  }

	  // GIRD key

	  if (key_event_status & KEY_GRID)
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001230:	2b00      	cmp	r3, #0
 8001232:	d006      	beq.n	8001242 <StartKeyboardTask+0x17e>
	  {
		  key_event_status &= ~KEY_GRID;
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800123a:	613b      	str	r3, [r7, #16]

		  num_show_object_area = 0;
 800123c:	4b05      	ldr	r3, [pc, #20]	; (8001254 <StartKeyboardTask+0x190>)
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
	  }

	  osDelay(100);
 8001242:	2064      	movs	r0, #100	; 0x64
 8001244:	f008 fe1e 	bl	8009e84 <osDelay>
	  for(i=0; i<4; i++)
 8001248:	e74c      	b.n	80010e4 <StartKeyboardTask+0x20>
 800124a:	bf00      	nop
 800124c:	58020c00 	.word	0x58020c00
 8001250:	20000110 	.word	0x20000110
 8001254:	20000114 	.word	0x20000114

08001258 <StartContainerDetectTask>:
  * @brief  Function implementing the LCD Task thread.
  * @param  argument: Not used
  * @retval None
  */
void StartContainerDetectTask(void *argument)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
	static uint8_t previous_state = 1, event_state = 0;

	/* Infinite loop */
  for(;;)
  {
	  if (HAL_GPIO_ReadPin(CONTAINER_DETECT_GPIO_Port, CONTAINER_DETECT_Pin))
 8001260:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001264:	4810      	ldr	r0, [pc, #64]	; (80012a8 <StartContainerDetectTask+0x50>)
 8001266:	f003 fdd3 	bl	8004e10 <HAL_GPIO_ReadPin>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d006      	beq.n	800127e <StartContainerDetectTask+0x26>
	  {
		  previous_state = 1;
 8001270:	4b0e      	ldr	r3, [pc, #56]	; (80012ac <StartContainerDetectTask+0x54>)
 8001272:	2201      	movs	r2, #1
 8001274:	701a      	strb	r2, [r3, #0]
		  event_state = 0;
 8001276:	4b0e      	ldr	r3, [pc, #56]	; (80012b0 <StartContainerDetectTask+0x58>)
 8001278:	2200      	movs	r2, #0
 800127a:	701a      	strb	r2, [r3, #0]
 800127c:	e00f      	b.n	800129e <StartContainerDetectTask+0x46>
	  }
	  else
	  {
			if (!previous_state)
 800127e:	4b0b      	ldr	r3, [pc, #44]	; (80012ac <StartContainerDetectTask+0x54>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d108      	bne.n	8001298 <StartContainerDetectTask+0x40>
			{
				if(!event_state)
 8001286:	4b0a      	ldr	r3, [pc, #40]	; (80012b0 <StartContainerDetectTask+0x58>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d104      	bne.n	8001298 <StartContainerDetectTask+0x40>
				{
					event_state = 1;
 800128e:	4b08      	ldr	r3, [pc, #32]	; (80012b0 <StartContainerDetectTask+0x58>)
 8001290:	2201      	movs	r2, #1
 8001292:	701a      	strb	r2, [r3, #0]

					Clear_Counter();
 8001294:	f000 faea 	bl	800186c <Clear_Counter>
				}
			}

			previous_state = 0;
 8001298:	4b04      	ldr	r3, [pc, #16]	; (80012ac <StartContainerDetectTask+0x54>)
 800129a:	2200      	movs	r2, #0
 800129c:	701a      	strb	r2, [r3, #0]
		}

	  osDelay(100);
 800129e:	2064      	movs	r0, #100	; 0x64
 80012a0:	f008 fdf0 	bl	8009e84 <osDelay>
	  if (HAL_GPIO_ReadPin(CONTAINER_DETECT_GPIO_Port, CONTAINER_DETECT_Pin))
 80012a4:	e7dc      	b.n	8001260 <StartContainerDetectTask+0x8>
 80012a6:	bf00      	nop
 80012a8:	58021000 	.word	0x58021000
 80012ac:	20000000 	.word	0x20000000
 80012b0:	20000124 	.word	0x20000124
 80012b4:	00000000 	.word	0x00000000

080012b8 <StartScanerTask>:
  * @brief  Function implementing the Scaner Task thread.
  * @param  argument: Not used
  * @retval None
  */
void StartScanerTask(void *argument)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80012be:	af00      	add	r7, sp, #0
 80012c0:	1d3b      	adds	r3, r7, #4
 80012c2:	6018      	str	r0, [r3, #0]
	uint32_t j, p, i;
	uint8_t current_line[LINE_SIZE], NumObjectsInCurrentLine = 0;
 80012c4:	2300      	movs	r3, #0
 80012c6:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3
	uint8_t lastbit = 0;
 80012ca:	2300      	movs	r3, #0
 80012cc:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2


	/* Infinite loop */
	for(;;)
	{
		osEventFlagsWait(event_group_1_id, FLAG_REQUEST_SCANER, osFlagsWaitAny, osWaitForever);
 80012d0:	4bc7      	ldr	r3, [pc, #796]	; (80015f0 <StartScanerTask+0x338>)
 80012d2:	6818      	ldr	r0, [r3, #0]
 80012d4:	f04f 33ff 	mov.w	r3, #4294967295
 80012d8:	2200      	movs	r2, #0
 80012da:	2102      	movs	r1, #2
 80012dc:	f008 fe91 	bl	800a002 <osEventFlagsWait>

		if (osEventFlagsGet(event_group_1_id) & SECOND_BUFFER_LINE_1)
 80012e0:	4bc3      	ldr	r3, [pc, #780]	; (80015f0 <StartScanerTask+0x338>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f008 fe6b 	bl	8009fc0 <osEventFlagsGet>
 80012ea:	4603      	mov	r3, r0
 80012ec:	f003 0304 	and.w	r3, r3, #4
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d003      	beq.n	80012fc <StartScanerTask+0x44>
		{
			pbuffer = BufferCOMP1;
 80012f4:	4bbf      	ldr	r3, [pc, #764]	; (80015f4 <StartScanerTask+0x33c>)
 80012f6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 80012fa:	e002      	b.n	8001302 <StartScanerTask+0x4a>
		}
		else
		{
			pbuffer = BufferCOMP2;
 80012fc:	4bbe      	ldr	r3, [pc, #760]	; (80015f8 <StartScanerTask+0x340>)
 80012fe:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
		}

	  	NumObjectsInCurrentLine = 0;
 8001302:	2300      	movs	r3, #0
 8001304:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3
	  	lastbit = 0;
 8001308:	2300      	movs	r3, #0
 800130a:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2

	  	for (j = 0; j < LINE_SIZE_EXP; j++)
 800130e:	2300      	movs	r3, #0
 8001310:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 8001314:	e114      	b.n	8001540 <StartScanerTask+0x288>
	  	{
	  		if(pbuffer[j] & COMP_SR_C1VAL)
 8001316:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	f8d7 21ec 	ldr.w	r2, [r7, #492]	; 0x1ec
 8001320:	4413      	add	r3, r2
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 0301 	and.w	r3, r3, #1
 8001328:	2b00      	cmp	r3, #0
 800132a:	d00a      	beq.n	8001342 <StartScanerTask+0x8a>
	  		{
	  			current_line[j] = 0;
 800132c:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 8001330:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001334:	4413      	add	r3, r2
 8001336:	2200      	movs	r2, #0
 8001338:	701a      	strb	r2, [r3, #0]
	  			lastbit = 0;
 800133a:	2300      	movs	r3, #0
 800133c:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2
 8001340:	e0ed      	b.n	800151e <StartScanerTask+0x266>
	  		}
	  		else
	  		{
	  			if(!lastbit)
 8001342:	f897 31f2 	ldrb.w	r3, [r7, #498]	; 0x1f2
 8001346:	2b00      	cmp	r3, #0
 8001348:	d11b      	bne.n	8001382 <StartScanerTask+0xca>
	  			{
	  				NumObjectsInCurrentLine++;
 800134a:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 800134e:	3301      	adds	r3, #1
 8001350:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3

	  				p_objects_current_line[NumObjectsInCurrentLine-1] = &objects_current_line[NumObjectsInCurrentLine-1];
 8001354:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 8001358:	3b01      	subs	r3, #1
 800135a:	f897 21f3 	ldrb.w	r2, [r7, #499]	; 0x1f3
 800135e:	3a01      	subs	r2, #1
 8001360:	f107 01cc 	add.w	r1, r7, #204	; 0xcc
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	4419      	add	r1, r3
 8001368:	f107 030c 	add.w	r3, r7, #12
 800136c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	  				p_objects_current_line[NumObjectsInCurrentLine-1]->area = 0;
 8001370:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 8001374:	1e5a      	subs	r2, r3, #1
 8001376:	f107 030c 	add.w	r3, r7, #12
 800137a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800137e:	2200      	movs	r2, #0
 8001380:	801a      	strh	r2, [r3, #0]
	  			}

	  			current_line[j] = NumObjectsInCurrentLine;
 8001382:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 8001386:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800138a:	4413      	add	r3, r2
 800138c:	f897 21f3 	ldrb.w	r2, [r7, #499]	; 0x1f3
 8001390:	701a      	strb	r2, [r3, #0]
	  			p_objects_current_line[NumObjectsInCurrentLine-1]->area++;
 8001392:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 8001396:	1e5a      	subs	r2, r3, #1
 8001398:	f107 030c 	add.w	r3, r7, #12
 800139c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013a0:	881a      	ldrh	r2, [r3, #0]
 80013a2:	3201      	adds	r2, #1
 80013a4:	b292      	uxth	r2, r2
 80013a6:	801a      	strh	r2, [r3, #0]
	  			lastbit = 1;
 80013a8:	2301      	movs	r3, #1
 80013aa:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2

	  			if(last_line[j])
 80013ae:	4a93      	ldr	r2, [pc, #588]	; (80015fc <StartScanerTask+0x344>)
 80013b0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80013b4:	4413      	add	r3, r2
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	f000 80b0 	beq.w	800151e <StartScanerTask+0x266>
	  			{
	  				p_objects_last_line[last_line[j]-1]->cont = 1;
 80013be:	4a8f      	ldr	r2, [pc, #572]	; (80015fc <StartScanerTask+0x344>)
 80013c0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80013c4:	4413      	add	r3, r2
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	3b01      	subs	r3, #1
 80013ca:	4a8d      	ldr	r2, [pc, #564]	; (8001600 <StartScanerTask+0x348>)
 80013cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013d0:	2201      	movs	r2, #1
 80013d2:	709a      	strb	r2, [r3, #2]

	  				if (!p_objects_last_line[last_line[j]-1]->sl)
 80013d4:	4a89      	ldr	r2, [pc, #548]	; (80015fc <StartScanerTask+0x344>)
 80013d6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80013da:	4413      	add	r3, r2
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	3b01      	subs	r3, #1
 80013e0:	4a87      	ldr	r2, [pc, #540]	; (8001600 <StartScanerTask+0x348>)
 80013e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e6:	78db      	ldrb	r3, [r3, #3]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d134      	bne.n	8001456 <StartScanerTask+0x19e>
	  				{
	  					p_objects_last_line[last_line[j]-1]->sl = current_line[j];
 80013ec:	4a83      	ldr	r2, [pc, #524]	; (80015fc <StartScanerTask+0x344>)
 80013ee:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80013f2:	4413      	add	r3, r2
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	3b01      	subs	r3, #1
 80013f8:	4a81      	ldr	r2, [pc, #516]	; (8001600 <StartScanerTask+0x348>)
 80013fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013fe:	f507 71c6 	add.w	r1, r7, #396	; 0x18c
 8001402:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 8001406:	440a      	add	r2, r1
 8001408:	7812      	ldrb	r2, [r2, #0]
 800140a:	70da      	strb	r2, [r3, #3]
	  					p_objects_current_line[current_line[j]-1]->area += p_objects_last_line[last_line[j]-1]->area;
 800140c:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 8001410:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001414:	4413      	add	r3, r2
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	1e5a      	subs	r2, r3, #1
 800141a:	f107 030c 	add.w	r3, r7, #12
 800141e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001422:	8819      	ldrh	r1, [r3, #0]
 8001424:	4a75      	ldr	r2, [pc, #468]	; (80015fc <StartScanerTask+0x344>)
 8001426:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800142a:	4413      	add	r3, r2
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	3b01      	subs	r3, #1
 8001430:	4a73      	ldr	r2, [pc, #460]	; (8001600 <StartScanerTask+0x348>)
 8001432:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001436:	881a      	ldrh	r2, [r3, #0]
 8001438:	f507 70c6 	add.w	r0, r7, #396	; 0x18c
 800143c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001440:	4403      	add	r3, r0
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	1e58      	subs	r0, r3, #1
 8001446:	f107 030c 	add.w	r3, r7, #12
 800144a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800144e:	440a      	add	r2, r1
 8001450:	b292      	uxth	r2, r2
 8001452:	801a      	strh	r2, [r3, #0]
 8001454:	e063      	b.n	800151e <StartScanerTask+0x266>
	  				}
	  				else
	  				{
	  					if (p_objects_current_line[p_objects_last_line[last_line[j]-1]->sl - 1] != p_objects_current_line[current_line[j]-1])
 8001456:	4a69      	ldr	r2, [pc, #420]	; (80015fc <StartScanerTask+0x344>)
 8001458:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800145c:	4413      	add	r3, r2
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	3b01      	subs	r3, #1
 8001462:	4a67      	ldr	r2, [pc, #412]	; (8001600 <StartScanerTask+0x348>)
 8001464:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001468:	78db      	ldrb	r3, [r3, #3]
 800146a:	1e5a      	subs	r2, r3, #1
 800146c:	f107 030c 	add.w	r3, r7, #12
 8001470:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001474:	f507 71c6 	add.w	r1, r7, #396	; 0x18c
 8001478:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800147c:	440b      	add	r3, r1
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	1e59      	subs	r1, r3, #1
 8001482:	f107 030c 	add.w	r3, r7, #12
 8001486:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800148a:	429a      	cmp	r2, r3
 800148c:	d047      	beq.n	800151e <StartScanerTask+0x266>
	  					{
	  						p_objects_current_line[p_objects_last_line[last_line[j]-1]->sl-1]->area += p_objects_current_line[current_line[j]-1]->area;
 800148e:	4a5b      	ldr	r2, [pc, #364]	; (80015fc <StartScanerTask+0x344>)
 8001490:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001494:	4413      	add	r3, r2
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	3b01      	subs	r3, #1
 800149a:	4a59      	ldr	r2, [pc, #356]	; (8001600 <StartScanerTask+0x348>)
 800149c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014a0:	78db      	ldrb	r3, [r3, #3]
 80014a2:	1e5a      	subs	r2, r3, #1
 80014a4:	f107 030c 	add.w	r3, r7, #12
 80014a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014ac:	8819      	ldrh	r1, [r3, #0]
 80014ae:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 80014b2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80014b6:	4413      	add	r3, r2
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	1e5a      	subs	r2, r3, #1
 80014bc:	f107 030c 	add.w	r3, r7, #12
 80014c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014c4:	881a      	ldrh	r2, [r3, #0]
 80014c6:	484d      	ldr	r0, [pc, #308]	; (80015fc <StartScanerTask+0x344>)
 80014c8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80014cc:	4403      	add	r3, r0
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	3b01      	subs	r3, #1
 80014d2:	484b      	ldr	r0, [pc, #300]	; (8001600 <StartScanerTask+0x348>)
 80014d4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80014d8:	78db      	ldrb	r3, [r3, #3]
 80014da:	1e58      	subs	r0, r3, #1
 80014dc:	f107 030c 	add.w	r3, r7, #12
 80014e0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80014e4:	440a      	add	r2, r1
 80014e6:	b292      	uxth	r2, r2
 80014e8:	801a      	strh	r2, [r3, #0]

	  						p_objects_current_line[current_line[j]-1] = p_objects_current_line[p_objects_last_line[last_line[j]-1]->sl - 1];
 80014ea:	4a44      	ldr	r2, [pc, #272]	; (80015fc <StartScanerTask+0x344>)
 80014ec:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80014f0:	4413      	add	r3, r2
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	3b01      	subs	r3, #1
 80014f6:	4a42      	ldr	r2, [pc, #264]	; (8001600 <StartScanerTask+0x348>)
 80014f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014fc:	78db      	ldrb	r3, [r3, #3]
 80014fe:	1e59      	subs	r1, r3, #1
 8001500:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 8001504:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001508:	4413      	add	r3, r2
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	1e5a      	subs	r2, r3, #1
 800150e:	f107 030c 	add.w	r3, r7, #12
 8001512:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8001516:	f107 030c 	add.w	r3, r7, #12
 800151a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	  			}
	  		}

	  		//              

	  		last_line[j] = current_line[j];
 800151e:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 8001522:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001526:	4413      	add	r3, r2
 8001528:	7819      	ldrb	r1, [r3, #0]
 800152a:	4a34      	ldr	r2, [pc, #208]	; (80015fc <StartScanerTask+0x344>)
 800152c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001530:	4413      	add	r3, r2
 8001532:	460a      	mov	r2, r1
 8001534:	701a      	strb	r2, [r3, #0]
	  	for (j = 0; j < LINE_SIZE_EXP; j++)
 8001536:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800153a:	3301      	adds	r3, #1
 800153c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 8001540:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001544:	2b2f      	cmp	r3, #47	; 0x2f
 8001546:	f67f aee6 	bls.w	8001316 <StartScanerTask+0x5e>
	  	}

	  	//        

	  	for (j=0; j < NumObjectsInLastLine; j++)
 800154a:	2300      	movs	r3, #0
 800154c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 8001550:	e128      	b.n	80017a4 <StartScanerTask+0x4ec>
	  	{
	  		if (!p_objects_last_line[j]->cont)
 8001552:	4a2b      	ldr	r2, [pc, #172]	; (8001600 <StartScanerTask+0x348>)
 8001554:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001558:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800155c:	789b      	ldrb	r3, [r3, #2]
 800155e:	2b00      	cmp	r3, #0
 8001560:	f040 811b 	bne.w	800179a <StartScanerTask+0x4e2>
	  		{
	  			if(numObjects == 1000)
 8001564:	4b27      	ldr	r3, [pc, #156]	; (8001604 <StartScanerTask+0x34c>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800156c:	d102      	bne.n	8001574 <StartScanerTask+0x2bc>
	  			{
	  				numObjects = 0;
 800156e:	4b25      	ldr	r3, [pc, #148]	; (8001604 <StartScanerTask+0x34c>)
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
	  			}

	  			if (numObjects == 10)
 8001574:	4b23      	ldr	r3, [pc, #140]	; (8001604 <StartScanerTask+0x34c>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2b0a      	cmp	r3, #10
 800157a:	d15b      	bne.n	8001634 <StartScanerTask+0x37c>
	  			{
	  				for (i=0;i<10;i++)
 800157c:	2300      	movs	r3, #0
 800157e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
 8001582:	e00f      	b.n	80015a4 <StartScanerTask+0x2ec>
	  				{
	  					max_area += Objects_area[i];
 8001584:	4a20      	ldr	r2, [pc, #128]	; (8001608 <StartScanerTask+0x350>)
 8001586:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800158a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800158e:	461a      	mov	r2, r3
 8001590:	4b1e      	ldr	r3, [pc, #120]	; (800160c <StartScanerTask+0x354>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4413      	add	r3, r2
 8001596:	4a1d      	ldr	r2, [pc, #116]	; (800160c <StartScanerTask+0x354>)
 8001598:	6013      	str	r3, [r2, #0]
	  				for (i=0;i<10;i++)
 800159a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800159e:	3301      	adds	r3, #1
 80015a0:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
 80015a4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80015a8:	2b09      	cmp	r3, #9
 80015aa:	d9eb      	bls.n	8001584 <StartScanerTask+0x2cc>
	  				}
	  				max_area /=10;
 80015ac:	4b17      	ldr	r3, [pc, #92]	; (800160c <StartScanerTask+0x354>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a17      	ldr	r2, [pc, #92]	; (8001610 <StartScanerTask+0x358>)
 80015b2:	fba2 2303 	umull	r2, r3, r2, r3
 80015b6:	08db      	lsrs	r3, r3, #3
 80015b8:	4a14      	ldr	r2, [pc, #80]	; (800160c <StartScanerTask+0x354>)
 80015ba:	6013      	str	r3, [r2, #0]

	  				if(max_area < 70)
 80015bc:	4b13      	ldr	r3, [pc, #76]	; (800160c <StartScanerTask+0x354>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2b45      	cmp	r3, #69	; 0x45
 80015c2:	d827      	bhi.n	8001614 <StartScanerTask+0x35c>
	  				{
	  					max_area *=2.4;
 80015c4:	4b11      	ldr	r3, [pc, #68]	; (800160c <StartScanerTask+0x354>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	ee07 3a90 	vmov	s15, r3
 80015cc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80015d0:	ed9f 6b05 	vldr	d6, [pc, #20]	; 80015e8 <StartScanerTask+0x330>
 80015d4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80015d8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80015dc:	ee17 2a90 	vmov	r2, s15
 80015e0:	4b0a      	ldr	r3, [pc, #40]	; (800160c <StartScanerTask+0x354>)
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	e026      	b.n	8001634 <StartScanerTask+0x37c>
 80015e6:	bf00      	nop
 80015e8:	33333333 	.word	0x33333333
 80015ec:	40033333 	.word	0x40033333
 80015f0:	20000104 	.word	0x20000104
 80015f4:	200090b4 	.word	0x200090b4
 80015f8:	200093e8 	.word	0x200093e8
 80015fc:	20008e3c 	.word	0x20008e3c
 8001600:	20008ea0 	.word	0x20008ea0
 8001604:	20000110 	.word	0x20000110
 8001608:	200097e8 	.word	0x200097e8
 800160c:	20000118 	.word	0x20000118
 8001610:	cccccccd 	.word	0xcccccccd
	  				}
	  				else
	  				{
	  					max_area *=1.95;
 8001614:	4b8a      	ldr	r3, [pc, #552]	; (8001840 <StartScanerTask+0x588>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	ee07 3a90 	vmov	s15, r3
 800161c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001620:	ed9f 6b85 	vldr	d6, [pc, #532]	; 8001838 <StartScanerTask+0x580>
 8001624:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001628:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800162c:	ee17 2a90 	vmov	r2, s15
 8001630:	4b83      	ldr	r3, [pc, #524]	; (8001840 <StartScanerTask+0x588>)
 8001632:	601a      	str	r2, [r3, #0]
	  				}
	  			}

	  			if(p_objects_last_line[j]->area < 2000)
 8001634:	4a83      	ldr	r2, [pc, #524]	; (8001844 <StartScanerTask+0x58c>)
 8001636:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800163a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800163e:	881b      	ldrh	r3, [r3, #0]
 8001640:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001644:	f080 80a3 	bcs.w	800178e <StartScanerTask+0x4d6>
	  			{
	  				if (max_area)
 8001648:	4b7d      	ldr	r3, [pc, #500]	; (8001840 <StartScanerTask+0x588>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d045      	beq.n	80016dc <StartScanerTask+0x424>
	  				{
	  					while (p_objects_last_line[j]->area)
 8001650:	e03b      	b.n	80016ca <StartScanerTask+0x412>
	  					{
	  						if (p_objects_last_line[j]->area > max_area)
 8001652:	4a7c      	ldr	r2, [pc, #496]	; (8001844 <StartScanerTask+0x58c>)
 8001654:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001658:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800165c:	881b      	ldrh	r3, [r3, #0]
 800165e:	461a      	mov	r2, r3
 8001660:	4b77      	ldr	r3, [pc, #476]	; (8001840 <StartScanerTask+0x588>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	429a      	cmp	r2, r3
 8001666:	d919      	bls.n	800169c <StartScanerTask+0x3e4>
	  						{
	  							Objects_area[numObjects] = max_area;
 8001668:	4b75      	ldr	r3, [pc, #468]	; (8001840 <StartScanerTask+0x588>)
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	4b76      	ldr	r3, [pc, #472]	; (8001848 <StartScanerTask+0x590>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	b291      	uxth	r1, r2
 8001672:	4a76      	ldr	r2, [pc, #472]	; (800184c <StartScanerTask+0x594>)
 8001674:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  							p_objects_last_line[j]->area -= max_area;
 8001678:	4a72      	ldr	r2, [pc, #456]	; (8001844 <StartScanerTask+0x58c>)
 800167a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800167e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001682:	8819      	ldrh	r1, [r3, #0]
 8001684:	4b6e      	ldr	r3, [pc, #440]	; (8001840 <StartScanerTask+0x588>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	b29a      	uxth	r2, r3
 800168a:	486e      	ldr	r0, [pc, #440]	; (8001844 <StartScanerTask+0x58c>)
 800168c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001690:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001694:	1a8a      	subs	r2, r1, r2
 8001696:	b292      	uxth	r2, r2
 8001698:	801a      	strh	r2, [r3, #0]
 800169a:	e011      	b.n	80016c0 <StartScanerTask+0x408>
	  						}
	  						else
	  						{
	  							Objects_area[numObjects] = p_objects_last_line[j]->area;
 800169c:	4a69      	ldr	r2, [pc, #420]	; (8001844 <StartScanerTask+0x58c>)
 800169e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80016a2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80016a6:	4b68      	ldr	r3, [pc, #416]	; (8001848 <StartScanerTask+0x590>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	8811      	ldrh	r1, [r2, #0]
 80016ac:	4a67      	ldr	r2, [pc, #412]	; (800184c <StartScanerTask+0x594>)
 80016ae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  							p_objects_last_line[j]->area = 0;
 80016b2:	4a64      	ldr	r2, [pc, #400]	; (8001844 <StartScanerTask+0x58c>)
 80016b4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80016b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016bc:	2200      	movs	r2, #0
 80016be:	801a      	strh	r2, [r3, #0]
	  						}
	  						numObjects++;
 80016c0:	4b61      	ldr	r3, [pc, #388]	; (8001848 <StartScanerTask+0x590>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	3301      	adds	r3, #1
 80016c6:	4a60      	ldr	r2, [pc, #384]	; (8001848 <StartScanerTask+0x590>)
 80016c8:	6013      	str	r3, [r2, #0]
	  					while (p_objects_last_line[j]->area)
 80016ca:	4a5e      	ldr	r2, [pc, #376]	; (8001844 <StartScanerTask+0x58c>)
 80016cc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80016d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016d4:	881b      	ldrh	r3, [r3, #0]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d1bb      	bne.n	8001652 <StartScanerTask+0x39a>
 80016da:	e00f      	b.n	80016fc <StartScanerTask+0x444>
	  					}
	  				}
	  				else
	  				{
	  					Objects_area[numObjects] = p_objects_last_line[j]->area;
 80016dc:	4a59      	ldr	r2, [pc, #356]	; (8001844 <StartScanerTask+0x58c>)
 80016de:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80016e2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80016e6:	4b58      	ldr	r3, [pc, #352]	; (8001848 <StartScanerTask+0x590>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	8811      	ldrh	r1, [r2, #0]
 80016ec:	4a57      	ldr	r2, [pc, #348]	; (800184c <StartScanerTask+0x594>)
 80016ee:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  					numObjects++;
 80016f2:	4b55      	ldr	r3, [pc, #340]	; (8001848 <StartScanerTask+0x590>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	3301      	adds	r3, #1
 80016f8:	4a53      	ldr	r2, [pc, #332]	; (8001848 <StartScanerTask+0x590>)
 80016fa:	6013      	str	r3, [r2, #0]
	  				}

	  				for (p=1; p < NUM_PICES_PERIOD; p++)
 80016fc:	2301      	movs	r3, #1
 80016fe:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 8001702:	e00f      	b.n	8001724 <StartScanerTask+0x46c>
	  				{
	  					pices_time[p-1] = pices_time[p];
 8001704:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001708:	3b01      	subs	r3, #1
 800170a:	4951      	ldr	r1, [pc, #324]	; (8001850 <StartScanerTask+0x598>)
 800170c:	f8d7 21f8 	ldr.w	r2, [r7, #504]	; 0x1f8
 8001710:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001714:	494e      	ldr	r1, [pc, #312]	; (8001850 <StartScanerTask+0x598>)
 8001716:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  				for (p=1; p < NUM_PICES_PERIOD; p++)
 800171a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800171e:	3301      	adds	r3, #1
 8001720:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 8001724:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001728:	2b07      	cmp	r3, #7
 800172a:	d9eb      	bls.n	8001704 <StartScanerTask+0x44c>
	  				}

	  				pices_time[NUM_PICES_PERIOD - 1]  = system_time;
 800172c:	4b49      	ldr	r3, [pc, #292]	; (8001854 <StartScanerTask+0x59c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a47      	ldr	r2, [pc, #284]	; (8001850 <StartScanerTask+0x598>)
 8001732:	61d3      	str	r3, [r2, #28]

	  				if (numObjects > (NUM_PICES_PERIOD - 1))
 8001734:	4b44      	ldr	r3, [pc, #272]	; (8001848 <StartScanerTask+0x590>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2b07      	cmp	r3, #7
 800173a:	d92e      	bls.n	800179a <StartScanerTask+0x4e2>
	  				{
	  					pice_period = (pices_time[NUM_PICES_PERIOD - 1] - pices_time[0]) / NUM_PICES_PERIOD;
 800173c:	4b44      	ldr	r3, [pc, #272]	; (8001850 <StartScanerTask+0x598>)
 800173e:	69da      	ldr	r2, [r3, #28]
 8001740:	4b43      	ldr	r3, [pc, #268]	; (8001850 <StartScanerTask+0x598>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	08db      	lsrs	r3, r3, #3
 8001748:	4a43      	ldr	r2, [pc, #268]	; (8001858 <StartScanerTask+0x5a0>)
 800174a:	6013      	str	r3, [r2, #0]
	  					if (pice_period < MIN_PICE_PERIOD)
 800174c:	4b42      	ldr	r3, [pc, #264]	; (8001858 <StartScanerTask+0x5a0>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2b1d      	cmp	r3, #29
 8001752:	d822      	bhi.n	800179a <StartScanerTask+0x4e2>
	  					{
	  						if (counter_num_extra_count < 5)
 8001754:	4b41      	ldr	r3, [pc, #260]	; (800185c <StartScanerTask+0x5a4>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2b04      	cmp	r3, #4
 800175a:	d81e      	bhi.n	800179a <StartScanerTask+0x4e2>
	  						{
	  							counter_num_extra_count++;
 800175c:	4b3f      	ldr	r3, [pc, #252]	; (800185c <StartScanerTask+0x5a4>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	3301      	adds	r3, #1
 8001762:	4a3e      	ldr	r2, [pc, #248]	; (800185c <StartScanerTask+0x5a4>)
 8001764:	6013      	str	r3, [r2, #0]
	  							//ShowNumExtraCountOnLeds(counter_num_extra_count);

	  							for (p=0; p < NUM_PICES_PERIOD; p++)
 8001766:	2300      	movs	r3, #0
 8001768:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 800176c:	e00a      	b.n	8001784 <StartScanerTask+0x4cc>
	  							{
	  								pices_time[p] = 0;
 800176e:	4a38      	ldr	r2, [pc, #224]	; (8001850 <StartScanerTask+0x598>)
 8001770:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001774:	2100      	movs	r1, #0
 8001776:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  							for (p=0; p < NUM_PICES_PERIOD; p++)
 800177a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800177e:	3301      	adds	r3, #1
 8001780:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 8001784:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001788:	2b07      	cmp	r3, #7
 800178a:	d9f0      	bls.n	800176e <StartScanerTask+0x4b6>
 800178c:	e005      	b.n	800179a <StartScanerTask+0x4e2>
	  				}

	  			}
	  			else
	  			{
	  				osEventFlagsSet(event_group_1_id, ERROR_COUNT_OBJECTS);
 800178e:	4b34      	ldr	r3, [pc, #208]	; (8001860 <StartScanerTask+0x5a8>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2108      	movs	r1, #8
 8001794:	4618      	mov	r0, r3
 8001796:	f008 fbcf 	bl	8009f38 <osEventFlagsSet>
	  	for (j=0; j < NumObjectsInLastLine; j++)
 800179a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800179e:	3301      	adds	r3, #1
 80017a0:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 80017a4:	4b2f      	ldr	r3, [pc, #188]	; (8001864 <StartScanerTask+0x5ac>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	461a      	mov	r2, r3
 80017aa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80017ae:	4293      	cmp	r3, r2
 80017b0:	f4ff aecf 	bcc.w	8001552 <StartScanerTask+0x29a>
	  		}
	  	}

	  	//      

	  	for (j=0; j < NumObjectsInCurrentLine; j++)
 80017b4:	2300      	movs	r3, #0
 80017b6:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 80017ba:	e030      	b.n	800181e <StartScanerTask+0x566>
	  	{
	  		p_objects_last_line[j] = &objects_last_line[0] + (p_objects_current_line[j] - &objects_current_line[0]);
 80017bc:	f107 030c 	add.w	r3, r7, #12
 80017c0:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 80017c4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80017c8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	461a      	mov	r2, r3
 80017d0:	4b25      	ldr	r3, [pc, #148]	; (8001868 <StartScanerTask+0x5b0>)
 80017d2:	441a      	add	r2, r3
 80017d4:	491b      	ldr	r1, [pc, #108]	; (8001844 <StartScanerTask+0x58c>)
 80017d6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80017da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	  		p_objects_last_line[j]->area = p_objects_current_line[j]->area;
 80017de:	f107 030c 	add.w	r3, r7, #12
 80017e2:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 80017e6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80017ea:	4916      	ldr	r1, [pc, #88]	; (8001844 <StartScanerTask+0x58c>)
 80017ec:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80017f0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80017f4:	8812      	ldrh	r2, [r2, #0]
 80017f6:	801a      	strh	r2, [r3, #0]
	  		p_objects_last_line[j]->cont = 0;
 80017f8:	4a12      	ldr	r2, [pc, #72]	; (8001844 <StartScanerTask+0x58c>)
 80017fa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80017fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001802:	2200      	movs	r2, #0
 8001804:	709a      	strb	r2, [r3, #2]
	  		p_objects_last_line[j]->sl = 0;
 8001806:	4a0f      	ldr	r2, [pc, #60]	; (8001844 <StartScanerTask+0x58c>)
 8001808:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800180c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001810:	2200      	movs	r2, #0
 8001812:	70da      	strb	r2, [r3, #3]
	  	for (j=0; j < NumObjectsInCurrentLine; j++)
 8001814:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001818:	3301      	adds	r3, #1
 800181a:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 800181e:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 8001822:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 8001826:	429a      	cmp	r2, r3
 8001828:	d3c8      	bcc.n	80017bc <StartScanerTask+0x504>
	  	}

	  	NumObjectsInLastLine = NumObjectsInCurrentLine;
 800182a:	4a0e      	ldr	r2, [pc, #56]	; (8001864 <StartScanerTask+0x5ac>)
 800182c:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 8001830:	7013      	strb	r3, [r2, #0]
		osEventFlagsWait(event_group_1_id, FLAG_REQUEST_SCANER, osFlagsWaitAny, osWaitForever);
 8001832:	e54d      	b.n	80012d0 <StartScanerTask+0x18>
 8001834:	f3af 8000 	nop.w
 8001838:	33333333 	.word	0x33333333
 800183c:	3fff3333 	.word	0x3fff3333
 8001840:	20000118 	.word	0x20000118
 8001844:	20008ea0 	.word	0x20008ea0
 8001848:	20000110 	.word	0x20000110
 800184c:	200097e8 	.word	0x200097e8
 8001850:	20009234 	.word	0x20009234
 8001854:	2000011c 	.word	0x2000011c
 8001858:	20000120 	.word	0x20000120
 800185c:	2000010c 	.word	0x2000010c
 8001860:	20000104 	.word	0x20000104
 8001864:	20000108 	.word	0x20000108
 8001868:	20009568 	.word	0x20009568

0800186c <Clear_Counter>:
/*
 * *************** General Purpose Functions ***************
 */

void Clear_Counter (void)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
	uint8_t p;

	counter_num_extra_count = 0;
 8001872:	4b10      	ldr	r3, [pc, #64]	; (80018b4 <Clear_Counter+0x48>)
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
	numObjects = 0;
 8001878:	4b0f      	ldr	r3, [pc, #60]	; (80018b8 <Clear_Counter+0x4c>)
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
	num_show_object_area = 0;
 800187e:	4b0f      	ldr	r3, [pc, #60]	; (80018bc <Clear_Counter+0x50>)
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
	max_area = 0;
 8001884:	4b0e      	ldr	r3, [pc, #56]	; (80018c0 <Clear_Counter+0x54>)
 8001886:	2200      	movs	r2, #0
 8001888:	601a      	str	r2, [r3, #0]

	for (p=0; p < NUM_PICES_PERIOD; p++)
 800188a:	2300      	movs	r3, #0
 800188c:	71fb      	strb	r3, [r7, #7]
 800188e:	e007      	b.n	80018a0 <Clear_Counter+0x34>
	{
		pices_time[p] = 0;
 8001890:	79fb      	ldrb	r3, [r7, #7]
 8001892:	4a0c      	ldr	r2, [pc, #48]	; (80018c4 <Clear_Counter+0x58>)
 8001894:	2100      	movs	r1, #0
 8001896:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (p=0; p < NUM_PICES_PERIOD; p++)
 800189a:	79fb      	ldrb	r3, [r7, #7]
 800189c:	3301      	adds	r3, #1
 800189e:	71fb      	strb	r3, [r7, #7]
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	2b07      	cmp	r3, #7
 80018a4:	d9f4      	bls.n	8001890 <Clear_Counter+0x24>
	}
}
 80018a6:	bf00      	nop
 80018a8:	bf00      	nop
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr
 80018b4:	2000010c 	.word	0x2000010c
 80018b8:	20000110 	.word	0x20000110
 80018bc:	20000114 	.word	0x20000114
 80018c0:	20000118 	.word	0x20000118
 80018c4:	20009234 	.word	0x20009234

080018c8 <TuningLCD>:
/*
 * Tuning LCD
 */

void TuningLCD (void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
	//4-bit Initialization:

	HAL_Delay(100);
 80018cc:	2064      	movs	r0, #100	; 0x64
 80018ce:	f000 fddf 	bl	8002490 <HAL_Delay>
	LCD_GPIO_Port->ODR &= ~(D0_LCD_Pin | D1_LCD_Pin | D2_LCD_Pin | D3_LCD_Pin);
 80018d2:	4b1d      	ldr	r3, [pc, #116]	; (8001948 <TuningLCD+0x80>)
 80018d4:	695b      	ldr	r3, [r3, #20]
 80018d6:	4a1c      	ldr	r2, [pc, #112]	; (8001948 <TuningLCD+0x80>)
 80018d8:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 80018dc:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= (D0_LCD_Pin | D1_LCD_Pin); // write 0x03
 80018de:	4b1a      	ldr	r3, [pc, #104]	; (8001948 <TuningLCD+0x80>)
 80018e0:	695b      	ldr	r3, [r3, #20]
 80018e2:	4a19      	ldr	r2, [pc, #100]	; (8001948 <TuningLCD+0x80>)
 80018e4:	f043 0318 	orr.w	r3, r3, #24
 80018e8:	6153      	str	r3, [r2, #20]
	HAL_Delay(30);
 80018ea:	201e      	movs	r0, #30
 80018ec:	f000 fdd0 	bl	8002490 <HAL_Delay>
	Nybble(); 			//command 0x30 = Wake up
 80018f0:	f000 f8a2 	bl	8001a38 <Nybble>
	HAL_Delay(10);
 80018f4:	200a      	movs	r0, #10
 80018f6:	f000 fdcb 	bl	8002490 <HAL_Delay>
	Nybble(); 			//command 0x30 = Wake up #2
 80018fa:	f000 f89d 	bl	8001a38 <Nybble>
	HAL_Delay(10);
 80018fe:	200a      	movs	r0, #10
 8001900:	f000 fdc6 	bl	8002490 <HAL_Delay>
	Nybble(); 			//command 0x30 = Wake up #3
 8001904:	f000 f898 	bl	8001a38 <Nybble>
	HAL_Delay(10); 		//can check busy flag now instead of delay
 8001908:	200a      	movs	r0, #10
 800190a:	f000 fdc1 	bl	8002490 <HAL_Delay>
	LCD_GPIO_Port->ODR &= ~(D0_LCD_Pin | D1_LCD_Pin | D2_LCD_Pin | D3_LCD_Pin);
 800190e:	4b0e      	ldr	r3, [pc, #56]	; (8001948 <TuningLCD+0x80>)
 8001910:	695b      	ldr	r3, [r3, #20]
 8001912:	4a0d      	ldr	r2, [pc, #52]	; (8001948 <TuningLCD+0x80>)
 8001914:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001918:	6153      	str	r3, [r2, #20]
	GPIOC->ODR |= D1_LCD_Pin; // write 0x02
 800191a:	4b0c      	ldr	r3, [pc, #48]	; (800194c <TuningLCD+0x84>)
 800191c:	695b      	ldr	r3, [r3, #20]
 800191e:	4a0b      	ldr	r2, [pc, #44]	; (800194c <TuningLCD+0x84>)
 8001920:	f043 0310 	orr.w	r3, r3, #16
 8001924:	6153      	str	r3, [r2, #20]
	Nybble(); 			//Function set: 4-bit interface
 8001926:	f000 f887 	bl	8001a38 <Nybble>
	CommandLCD(0x28); 	//Function set: 4-bit/2-line
 800192a:	2028      	movs	r0, #40	; 0x28
 800192c:	f000 f810 	bl	8001950 <CommandLCD>
	CommandLCD(0x10); 	//Set cursor
 8001930:	2010      	movs	r0, #16
 8001932:	f000 f80d 	bl	8001950 <CommandLCD>
	CommandLCD(0x0F); 	//Display ON
 8001936:	200f      	movs	r0, #15
 8001938:	f000 f80a 	bl	8001950 <CommandLCD>
	CommandLCD(0x06); 	//Entry Mode set
 800193c:	2006      	movs	r0, #6
 800193e:	f000 f807 	bl	8001950 <CommandLCD>
}
 8001942:	bf00      	nop
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	58021000 	.word	0x58021000
 800194c:	58020800 	.word	0x58020800

08001950 <CommandLCD>:
/*
 *
 */

void CommandLCD(uint8_t i)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	4603      	mov	r3, r0
 8001958:	71fb      	strb	r3, [r7, #7]

	LCD_GPIO_Port->ODR &= ~(D0_LCD_Pin | D1_LCD_Pin | D2_LCD_Pin | D3_LCD_Pin);
 800195a:	4b19      	ldr	r3, [pc, #100]	; (80019c0 <CommandLCD+0x70>)
 800195c:	695b      	ldr	r3, [r3, #20]
 800195e:	4a18      	ldr	r2, [pc, #96]	; (80019c0 <CommandLCD+0x70>)
 8001960:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001964:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( (i>>4) << D0_LCD_Pin);	// set lower bits
 8001966:	4b16      	ldr	r3, [pc, #88]	; (80019c0 <CommandLCD+0x70>)
 8001968:	695b      	ldr	r3, [r3, #20]
 800196a:	79fa      	ldrb	r2, [r7, #7]
 800196c:	0912      	lsrs	r2, r2, #4
 800196e:	b2d2      	uxtb	r2, r2
 8001970:	0212      	lsls	r2, r2, #8
 8001972:	4611      	mov	r1, r2
 8001974:	4a12      	ldr	r2, [pc, #72]	; (80019c0 <CommandLCD+0x70>)
 8001976:	430b      	orrs	r3, r1
 8001978:	6153      	str	r3, [r2, #20]
	RS_LCD_GPIO_Port->BSRR |= (RS_LCD_Pin << 16); // RS low - command
 800197a:	4b11      	ldr	r3, [pc, #68]	; (80019c0 <CommandLCD+0x70>)
 800197c:	699b      	ldr	r3, [r3, #24]
 800197e:	4a10      	ldr	r2, [pc, #64]	; (80019c0 <CommandLCD+0x70>)
 8001980:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001984:	6193      	str	r3, [r2, #24]
	RW_LCD_GPIO_Port->BSRR |= ( RW_LCD_Pin << 16); //R/W low
 8001986:	4b0e      	ldr	r3, [pc, #56]	; (80019c0 <CommandLCD+0x70>)
 8001988:	699b      	ldr	r3, [r3, #24]
 800198a:	4a0d      	ldr	r2, [pc, #52]	; (80019c0 <CommandLCD+0x70>)
 800198c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001990:	6193      	str	r3, [r2, #24]
	Nybble(); //Send lower 4 bits
 8001992:	f000 f851 	bl	8001a38 <Nybble>
	LCD_GPIO_Port->ODR &= ~(D0_LCD_Pin | D1_LCD_Pin | D2_LCD_Pin | D3_LCD_Pin);
 8001996:	4b0a      	ldr	r3, [pc, #40]	; (80019c0 <CommandLCD+0x70>)
 8001998:	695b      	ldr	r3, [r3, #20]
 800199a:	4a09      	ldr	r2, [pc, #36]	; (80019c0 <CommandLCD+0x70>)
 800199c:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 80019a0:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( i << D0_LCD_Pin); // set upper bits
 80019a2:	4b07      	ldr	r3, [pc, #28]	; (80019c0 <CommandLCD+0x70>)
 80019a4:	695b      	ldr	r3, [r3, #20]
 80019a6:	79fa      	ldrb	r2, [r7, #7]
 80019a8:	0212      	lsls	r2, r2, #8
 80019aa:	4611      	mov	r1, r2
 80019ac:	4a04      	ldr	r2, [pc, #16]	; (80019c0 <CommandLCD+0x70>)
 80019ae:	430b      	orrs	r3, r1
 80019b0:	6153      	str	r3, [r2, #20]
	Nybble(); //Send upper 4 bits
 80019b2:	f000 f841 	bl	8001a38 <Nybble>
}
 80019b6:	bf00      	nop
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	58021000 	.word	0x58021000

080019c4 <WriteLCD>:
/*
 *
 */

void WriteLCD(char i)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	71fb      	strb	r3, [r7, #7]
	LCD_GPIO_Port->ODR &= ~(D0_LCD_Pin | D1_LCD_Pin | D2_LCD_Pin | D3_LCD_Pin);
 80019ce:	4b19      	ldr	r3, [pc, #100]	; (8001a34 <WriteLCD+0x70>)
 80019d0:	695b      	ldr	r3, [r3, #20]
 80019d2:	4a18      	ldr	r2, [pc, #96]	; (8001a34 <WriteLCD+0x70>)
 80019d4:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 80019d8:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( (i>>4) << D0_LCD_Pin);	// set lower bits
 80019da:	4b16      	ldr	r3, [pc, #88]	; (8001a34 <WriteLCD+0x70>)
 80019dc:	695b      	ldr	r3, [r3, #20]
 80019de:	79fa      	ldrb	r2, [r7, #7]
 80019e0:	0912      	lsrs	r2, r2, #4
 80019e2:	b2d2      	uxtb	r2, r2
 80019e4:	0212      	lsls	r2, r2, #8
 80019e6:	4611      	mov	r1, r2
 80019e8:	4a12      	ldr	r2, [pc, #72]	; (8001a34 <WriteLCD+0x70>)
 80019ea:	430b      	orrs	r3, r1
 80019ec:	6153      	str	r3, [r2, #20]
	RS_LCD_GPIO_Port->BSRR |= RS_LCD_Pin; // RS high - data
 80019ee:	4b11      	ldr	r3, [pc, #68]	; (8001a34 <WriteLCD+0x70>)
 80019f0:	699b      	ldr	r3, [r3, #24]
 80019f2:	4a10      	ldr	r2, [pc, #64]	; (8001a34 <WriteLCD+0x70>)
 80019f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019f8:	6193      	str	r3, [r2, #24]
	RW_LCD_GPIO_Port->BSRR |= ( RW_LCD_Pin << 16); // R/W low
 80019fa:	4b0e      	ldr	r3, [pc, #56]	; (8001a34 <WriteLCD+0x70>)
 80019fc:	699b      	ldr	r3, [r3, #24]
 80019fe:	4a0d      	ldr	r2, [pc, #52]	; (8001a34 <WriteLCD+0x70>)
 8001a00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a04:	6193      	str	r3, [r2, #24]
	Nybble(); //Clock lower 4 bits
 8001a06:	f000 f817 	bl	8001a38 <Nybble>
	LCD_GPIO_Port->ODR &= ~(D0_LCD_Pin | D1_LCD_Pin | D2_LCD_Pin | D3_LCD_Pin);
 8001a0a:	4b0a      	ldr	r3, [pc, #40]	; (8001a34 <WriteLCD+0x70>)
 8001a0c:	695b      	ldr	r3, [r3, #20]
 8001a0e:	4a09      	ldr	r2, [pc, #36]	; (8001a34 <WriteLCD+0x70>)
 8001a10:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001a14:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( i << D0_LCD_Pin); // set upper bits
 8001a16:	4b07      	ldr	r3, [pc, #28]	; (8001a34 <WriteLCD+0x70>)
 8001a18:	695b      	ldr	r3, [r3, #20]
 8001a1a:	79fa      	ldrb	r2, [r7, #7]
 8001a1c:	0212      	lsls	r2, r2, #8
 8001a1e:	4611      	mov	r1, r2
 8001a20:	4a04      	ldr	r2, [pc, #16]	; (8001a34 <WriteLCD+0x70>)
 8001a22:	430b      	orrs	r3, r1
 8001a24:	6153      	str	r3, [r2, #20]
	Nybble(); //Send upper 4 bits
 8001a26:	f000 f807 	bl	8001a38 <Nybble>
}
 8001a2a:	bf00      	nop
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	58021000 	.word	0x58021000

08001a38 <Nybble>:
/*
 *
 */

void Nybble(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
	E_LCD_GPIO_Port->BSRR |= E_LCD_Pin;						// E = high
 8001a3e:	4b0e      	ldr	r3, [pc, #56]	; (8001a78 <Nybble+0x40>)
 8001a40:	699b      	ldr	r3, [r3, #24]
 8001a42:	4a0d      	ldr	r2, [pc, #52]	; (8001a78 <Nybble+0x40>)
 8001a44:	f043 0301 	orr.w	r3, r3, #1
 8001a48:	6193      	str	r3, [r2, #24]

	for (uint8_t i=0; i==140; i++)
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	71fb      	strb	r3, [r7, #7]
 8001a4e:	e003      	b.n	8001a58 <Nybble+0x20>
	{
		asm ("nop");
 8001a50:	bf00      	nop
	for (uint8_t i=0; i==140; i++)
 8001a52:	79fb      	ldrb	r3, [r7, #7]
 8001a54:	3301      	adds	r3, #1
 8001a56:	71fb      	strb	r3, [r7, #7]
 8001a58:	79fb      	ldrb	r3, [r7, #7]
 8001a5a:	2b8c      	cmp	r3, #140	; 0x8c
 8001a5c:	d0f8      	beq.n	8001a50 <Nybble+0x18>
	}

	E_LCD_GPIO_Port->BSRR |= (E_LCD_Pin << 16);				// E = low
 8001a5e:	4b06      	ldr	r3, [pc, #24]	; (8001a78 <Nybble+0x40>)
 8001a60:	699b      	ldr	r3, [r3, #24]
 8001a62:	4a05      	ldr	r2, [pc, #20]	; (8001a78 <Nybble+0x40>)
 8001a64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a68:	6193      	str	r3, [r2, #24]
}
 8001a6a:	bf00      	nop
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	58021000 	.word	0x58021000

08001a7c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001a84:	2001      	movs	r0, #1
 8001a86:	f008 f9fd 	bl	8009e84 <osDelay>
 8001a8a:	e7fb      	b.n	8001a84 <StartDefaultTask+0x8>

08001a8c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a04      	ldr	r2, [pc, #16]	; (8001aac <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d101      	bne.n	8001aa2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001a9e:	f000 fcd7 	bl	8002450 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001aa2:	bf00      	nop
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	40010000 	.word	0x40010000

08001ab0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ab4:	b672      	cpsid	i
}
 8001ab6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ab8:	e7fe      	b.n	8001ab8 <Error_Handler+0x8>
	...

08001abc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ac2:	4b0c      	ldr	r3, [pc, #48]	; (8001af4 <HAL_MspInit+0x38>)
 8001ac4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001ac8:	4a0a      	ldr	r2, [pc, #40]	; (8001af4 <HAL_MspInit+0x38>)
 8001aca:	f043 0302 	orr.w	r3, r3, #2
 8001ace:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001ad2:	4b08      	ldr	r3, [pc, #32]	; (8001af4 <HAL_MspInit+0x38>)
 8001ad4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001ad8:	f003 0302 	and.w	r3, r3, #2
 8001adc:	607b      	str	r3, [r7, #4]
 8001ade:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	210f      	movs	r1, #15
 8001ae4:	f06f 0001 	mvn.w	r0, #1
 8001ae8:	f000 feec 	bl	80028c4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aec:	bf00      	nop
 8001aee:	3708      	adds	r7, #8
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	58024400 	.word	0x58024400

08001af8 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b08c      	sub	sp, #48	; 0x30
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b00:	f107 031c 	add.w	r3, r7, #28
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	605a      	str	r2, [r3, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
 8001b0c:	60da      	str	r2, [r3, #12]
 8001b0e:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a52      	ldr	r2, [pc, #328]	; (8001c60 <HAL_COMP_MspInit+0x168>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d153      	bne.n	8001bc2 <HAL_COMP_MspInit+0xca>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_COMP12_CLK_ENABLED++;
 8001b1a:	4b52      	ldr	r3, [pc, #328]	; (8001c64 <HAL_COMP_MspInit+0x16c>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	3301      	adds	r3, #1
 8001b20:	4a50      	ldr	r2, [pc, #320]	; (8001c64 <HAL_COMP_MspInit+0x16c>)
 8001b22:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_COMP12_CLK_ENABLED==1){
 8001b24:	4b4f      	ldr	r3, [pc, #316]	; (8001c64 <HAL_COMP_MspInit+0x16c>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d10e      	bne.n	8001b4a <HAL_COMP_MspInit+0x52>
      __HAL_RCC_COMP12_CLK_ENABLE();
 8001b2c:	4b4e      	ldr	r3, [pc, #312]	; (8001c68 <HAL_COMP_MspInit+0x170>)
 8001b2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001b32:	4a4d      	ldr	r2, [pc, #308]	; (8001c68 <HAL_COMP_MspInit+0x170>)
 8001b34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b38:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001b3c:	4b4a      	ldr	r3, [pc, #296]	; (8001c68 <HAL_COMP_MspInit+0x170>)
 8001b3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001b42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b46:	61bb      	str	r3, [r7, #24]
 8001b48:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b4a:	4b47      	ldr	r3, [pc, #284]	; (8001c68 <HAL_COMP_MspInit+0x170>)
 8001b4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b50:	4a45      	ldr	r2, [pc, #276]	; (8001c68 <HAL_COMP_MspInit+0x170>)
 8001b52:	f043 0302 	orr.w	r3, r3, #2
 8001b56:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001b5a:	4b43      	ldr	r3, [pc, #268]	; (8001c68 <HAL_COMP_MspInit+0x170>)
 8001b5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b60:	f003 0302 	and.w	r3, r3, #2
 8001b64:	617b      	str	r3, [r7, #20]
 8001b66:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b68:	4b3f      	ldr	r3, [pc, #252]	; (8001c68 <HAL_COMP_MspInit+0x170>)
 8001b6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b6e:	4a3e      	ldr	r2, [pc, #248]	; (8001c68 <HAL_COMP_MspInit+0x170>)
 8001b70:	f043 0310 	orr.w	r3, r3, #16
 8001b74:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001b78:	4b3b      	ldr	r3, [pc, #236]	; (8001c68 <HAL_COMP_MspInit+0x170>)
 8001b7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b7e:	f003 0310 	and.w	r3, r3, #16
 8001b82:	613b      	str	r3, [r7, #16]
 8001b84:	693b      	ldr	r3, [r7, #16]
    /**COMP1 GPIO Configuration
    PB1     ------> COMP1_INM
    PB2     ------> COMP1_INP
    PE12     ------> COMP1_OUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|COMP1_INP_LINE1_VIDEO_Pin;
 8001b86:	2306      	movs	r3, #6
 8001b88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b92:	f107 031c 	add.w	r3, r7, #28
 8001b96:	4619      	mov	r1, r3
 8001b98:	4834      	ldr	r0, [pc, #208]	; (8001c6c <HAL_COMP_MspInit+0x174>)
 8001b9a:	f002 ff91 	bl	8004ac0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001b9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ba2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bac:	2300      	movs	r3, #0
 8001bae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_COMP1;
 8001bb0:	230d      	movs	r3, #13
 8001bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bb4:	f107 031c 	add.w	r3, r7, #28
 8001bb8:	4619      	mov	r1, r3
 8001bba:	482d      	ldr	r0, [pc, #180]	; (8001c70 <HAL_COMP_MspInit+0x178>)
 8001bbc:	f002 ff80 	bl	8004ac0 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }

}
 8001bc0:	e049      	b.n	8001c56 <HAL_COMP_MspInit+0x15e>
  else if(hcomp->Instance==COMP2)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a2b      	ldr	r2, [pc, #172]	; (8001c74 <HAL_COMP_MspInit+0x17c>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d144      	bne.n	8001c56 <HAL_COMP_MspInit+0x15e>
    HAL_RCC_COMP12_CLK_ENABLED++;
 8001bcc:	4b25      	ldr	r3, [pc, #148]	; (8001c64 <HAL_COMP_MspInit+0x16c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	4a24      	ldr	r2, [pc, #144]	; (8001c64 <HAL_COMP_MspInit+0x16c>)
 8001bd4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_COMP12_CLK_ENABLED==1){
 8001bd6:	4b23      	ldr	r3, [pc, #140]	; (8001c64 <HAL_COMP_MspInit+0x16c>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d10e      	bne.n	8001bfc <HAL_COMP_MspInit+0x104>
      __HAL_RCC_COMP12_CLK_ENABLE();
 8001bde:	4b22      	ldr	r3, [pc, #136]	; (8001c68 <HAL_COMP_MspInit+0x170>)
 8001be0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001be4:	4a20      	ldr	r2, [pc, #128]	; (8001c68 <HAL_COMP_MspInit+0x170>)
 8001be6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bea:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001bee:	4b1e      	ldr	r3, [pc, #120]	; (8001c68 <HAL_COMP_MspInit+0x170>)
 8001bf0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001bf4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bf8:	60fb      	str	r3, [r7, #12]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001bfc:	4b1a      	ldr	r3, [pc, #104]	; (8001c68 <HAL_COMP_MspInit+0x170>)
 8001bfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c02:	4a19      	ldr	r2, [pc, #100]	; (8001c68 <HAL_COMP_MspInit+0x170>)
 8001c04:	f043 0310 	orr.w	r3, r3, #16
 8001c08:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001c0c:	4b16      	ldr	r3, [pc, #88]	; (8001c68 <HAL_COMP_MspInit+0x170>)
 8001c0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c12:	f003 0310 	and.w	r3, r3, #16
 8001c16:	60bb      	str	r3, [r7, #8]
 8001c18:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|COMP2_INP_LINE2_VIDEO_Pin;
 8001c1a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001c1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c20:	2303      	movs	r3, #3
 8001c22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	2300      	movs	r3, #0
 8001c26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c28:	f107 031c 	add.w	r3, r7, #28
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4810      	ldr	r0, [pc, #64]	; (8001c70 <HAL_COMP_MspInit+0x178>)
 8001c30:	f002 ff46 	bl	8004ac0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001c34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c42:	2300      	movs	r3, #0
 8001c44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_COMP2;
 8001c46:	230d      	movs	r3, #13
 8001c48:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c4a:	f107 031c 	add.w	r3, r7, #28
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4807      	ldr	r0, [pc, #28]	; (8001c70 <HAL_COMP_MspInit+0x178>)
 8001c52:	f002 ff35 	bl	8004ac0 <HAL_GPIO_Init>
}
 8001c56:	bf00      	nop
 8001c58:	3730      	adds	r7, #48	; 0x30
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	5800380c 	.word	0x5800380c
 8001c64:	20000128 	.word	0x20000128
 8001c68:	58024400 	.word	0x58024400
 8001c6c:	58020400 	.word	0x58020400
 8001c70:	58021000 	.word	0x58021000
 8001c74:	58003810 	.word	0x58003810

08001c78 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b08e      	sub	sp, #56	; 0x38
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
 8001c8a:	609a      	str	r2, [r3, #8]
 8001c8c:	60da      	str	r2, [r3, #12]
 8001c8e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a59      	ldr	r2, [pc, #356]	; (8001dfc <HAL_ETH_MspInit+0x184>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	f040 80ab 	bne.w	8001df2 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8001c9c:	4b58      	ldr	r3, [pc, #352]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001c9e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001ca2:	4a57      	ldr	r2, [pc, #348]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001ca4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ca8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001cac:	4b54      	ldr	r3, [pc, #336]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001cae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001cb2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001cb6:	623b      	str	r3, [r7, #32]
 8001cb8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8001cba:	4b51      	ldr	r3, [pc, #324]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001cbc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001cc0:	4a4f      	ldr	r2, [pc, #316]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001cc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cc6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001cca:	4b4d      	ldr	r3, [pc, #308]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001ccc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001cd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cd4:	61fb      	str	r3, [r7, #28]
 8001cd6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8001cd8:	4b49      	ldr	r3, [pc, #292]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001cda:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001cde:	4a48      	ldr	r2, [pc, #288]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001ce0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ce4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001ce8:	4b45      	ldr	r3, [pc, #276]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001cea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cf2:	61bb      	str	r3, [r7, #24]
 8001cf4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cf6:	4b42      	ldr	r3, [pc, #264]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001cf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001cfc:	4a40      	ldr	r2, [pc, #256]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001cfe:	f043 0304 	orr.w	r3, r3, #4
 8001d02:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d06:	4b3e      	ldr	r3, [pc, #248]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001d08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d0c:	f003 0304 	and.w	r3, r3, #4
 8001d10:	617b      	str	r3, [r7, #20]
 8001d12:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d14:	4b3a      	ldr	r3, [pc, #232]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001d16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d1a:	4a39      	ldr	r2, [pc, #228]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001d1c:	f043 0301 	orr.w	r3, r3, #1
 8001d20:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d24:	4b36      	ldr	r3, [pc, #216]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001d26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	613b      	str	r3, [r7, #16]
 8001d30:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d32:	4b33      	ldr	r3, [pc, #204]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001d34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d38:	4a31      	ldr	r2, [pc, #196]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001d3a:	f043 0302 	orr.w	r3, r3, #2
 8001d3e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d42:	4b2f      	ldr	r3, [pc, #188]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001d44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d48:	f003 0302 	and.w	r3, r3, #2
 8001d4c:	60fb      	str	r3, [r7, #12]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d50:	4b2b      	ldr	r3, [pc, #172]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001d52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d56:	4a2a      	ldr	r2, [pc, #168]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001d58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d5c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d60:	4b27      	ldr	r3, [pc, #156]	; (8001e00 <HAL_ETH_MspInit+0x188>)
 8001d62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d6a:	60bb      	str	r3, [r7, #8]
 8001d6c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001d6e:	2332      	movs	r3, #50	; 0x32
 8001d70:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d72:	2302      	movs	r3, #2
 8001d74:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d76:	2300      	movs	r3, #0
 8001d78:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d7e:	230b      	movs	r3, #11
 8001d80:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d86:	4619      	mov	r1, r3
 8001d88:	481e      	ldr	r0, [pc, #120]	; (8001e04 <HAL_ETH_MspInit+0x18c>)
 8001d8a:	f002 fe99 	bl	8004ac0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001d8e:	2386      	movs	r3, #134	; 0x86
 8001d90:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d92:	2302      	movs	r3, #2
 8001d94:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d96:	2300      	movs	r3, #0
 8001d98:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d9e:	230b      	movs	r3, #11
 8001da0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001da6:	4619      	mov	r1, r3
 8001da8:	4817      	ldr	r0, [pc, #92]	; (8001e08 <HAL_ETH_MspInit+0x190>)
 8001daa:	f002 fe89 	bl	8004ac0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001dae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001db2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db4:	2302      	movs	r3, #2
 8001db6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db8:	2300      	movs	r3, #0
 8001dba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001dc0:	230b      	movs	r3, #11
 8001dc2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001dc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4810      	ldr	r0, [pc, #64]	; (8001e0c <HAL_ETH_MspInit+0x194>)
 8001dcc:	f002 fe78 	bl	8004ac0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001dd0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001dd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dde:	2300      	movs	r3, #0
 8001de0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001de2:	230b      	movs	r3, #11
 8001de4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001de6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dea:	4619      	mov	r1, r3
 8001dec:	4808      	ldr	r0, [pc, #32]	; (8001e10 <HAL_ETH_MspInit+0x198>)
 8001dee:	f002 fe67 	bl	8004ac0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001df2:	bf00      	nop
 8001df4:	3738      	adds	r7, #56	; 0x38
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	40028000 	.word	0x40028000
 8001e00:	58024400 	.word	0x58024400
 8001e04:	58020800 	.word	0x58020800
 8001e08:	58020000 	.word	0x58020000
 8001e0c:	58020400 	.word	0x58020400
 8001e10:	58021800 	.word	0x58021800

08001e14 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b086      	sub	sp, #24
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e24:	d16f      	bne.n	8001f06 <HAL_TIM_Base_MspInit+0xf2>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e26:	4b6a      	ldr	r3, [pc, #424]	; (8001fd0 <HAL_TIM_Base_MspInit+0x1bc>)
 8001e28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001e2c:	4a68      	ldr	r2, [pc, #416]	; (8001fd0 <HAL_TIM_Base_MspInit+0x1bc>)
 8001e2e:	f043 0301 	orr.w	r3, r3, #1
 8001e32:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001e36:	4b66      	ldr	r3, [pc, #408]	; (8001fd0 <HAL_TIM_Base_MspInit+0x1bc>)
 8001e38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001e3c:	f003 0301 	and.w	r3, r3, #1
 8001e40:	617b      	str	r3, [r7, #20]
 8001e42:	697b      	ldr	r3, [r7, #20]

    /* TIM2 DMA Init */
    /* TIM2_UP Init */
    hdma_tim2_up.Instance = DMA1_Stream1;
 8001e44:	4b63      	ldr	r3, [pc, #396]	; (8001fd4 <HAL_TIM_Base_MspInit+0x1c0>)
 8001e46:	4a64      	ldr	r2, [pc, #400]	; (8001fd8 <HAL_TIM_Base_MspInit+0x1c4>)
 8001e48:	601a      	str	r2, [r3, #0]
    hdma_tim2_up.Init.Request = DMA_REQUEST_TIM2_UP;
 8001e4a:	4b62      	ldr	r3, [pc, #392]	; (8001fd4 <HAL_TIM_Base_MspInit+0x1c0>)
 8001e4c:	2216      	movs	r2, #22
 8001e4e:	605a      	str	r2, [r3, #4]
    hdma_tim2_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e50:	4b60      	ldr	r3, [pc, #384]	; (8001fd4 <HAL_TIM_Base_MspInit+0x1c0>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	609a      	str	r2, [r3, #8]
    hdma_tim2_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e56:	4b5f      	ldr	r3, [pc, #380]	; (8001fd4 <HAL_TIM_Base_MspInit+0x1c0>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	60da      	str	r2, [r3, #12]
    hdma_tim2_up.Init.MemInc = DMA_MINC_ENABLE;
 8001e5c:	4b5d      	ldr	r3, [pc, #372]	; (8001fd4 <HAL_TIM_Base_MspInit+0x1c0>)
 8001e5e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e62:	611a      	str	r2, [r3, #16]
    hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001e64:	4b5b      	ldr	r3, [pc, #364]	; (8001fd4 <HAL_TIM_Base_MspInit+0x1c0>)
 8001e66:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e6a:	615a      	str	r2, [r3, #20]
    hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001e6c:	4b59      	ldr	r3, [pc, #356]	; (8001fd4 <HAL_TIM_Base_MspInit+0x1c0>)
 8001e6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e72:	619a      	str	r2, [r3, #24]
    hdma_tim2_up.Init.Mode = DMA_CIRCULAR;
 8001e74:	4b57      	ldr	r3, [pc, #348]	; (8001fd4 <HAL_TIM_Base_MspInit+0x1c0>)
 8001e76:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e7a:	61da      	str	r2, [r3, #28]
    hdma_tim2_up.Init.Priority = DMA_PRIORITY_LOW;
 8001e7c:	4b55      	ldr	r3, [pc, #340]	; (8001fd4 <HAL_TIM_Base_MspInit+0x1c0>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	621a      	str	r2, [r3, #32]
    hdma_tim2_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e82:	4b54      	ldr	r3, [pc, #336]	; (8001fd4 <HAL_TIM_Base_MspInit+0x1c0>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_up) != HAL_OK)
 8001e88:	4852      	ldr	r0, [pc, #328]	; (8001fd4 <HAL_TIM_Base_MspInit+0x1c0>)
 8001e8a:	f000 fd43 	bl	8002914 <HAL_DMA_Init>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8001e94:	f7ff fe0c 	bl	8001ab0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4a4e      	ldr	r2, [pc, #312]	; (8001fd4 <HAL_TIM_Base_MspInit+0x1c0>)
 8001e9c:	621a      	str	r2, [r3, #32]
 8001e9e:	4a4d      	ldr	r2, [pc, #308]	; (8001fd4 <HAL_TIM_Base_MspInit+0x1c0>)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM2_CH2 Init */
    hdma_tim2_ch2.Instance = DMA1_Stream2;
 8001ea4:	4b4d      	ldr	r3, [pc, #308]	; (8001fdc <HAL_TIM_Base_MspInit+0x1c8>)
 8001ea6:	4a4e      	ldr	r2, [pc, #312]	; (8001fe0 <HAL_TIM_Base_MspInit+0x1cc>)
 8001ea8:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2.Init.Request = DMA_REQUEST_TIM2_CH2;
 8001eaa:	4b4c      	ldr	r3, [pc, #304]	; (8001fdc <HAL_TIM_Base_MspInit+0x1c8>)
 8001eac:	2213      	movs	r2, #19
 8001eae:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001eb0:	4b4a      	ldr	r3, [pc, #296]	; (8001fdc <HAL_TIM_Base_MspInit+0x1c8>)
 8001eb2:	2240      	movs	r2, #64	; 0x40
 8001eb4:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001eb6:	4b49      	ldr	r3, [pc, #292]	; (8001fdc <HAL_TIM_Base_MspInit+0x1c8>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8001ebc:	4b47      	ldr	r3, [pc, #284]	; (8001fdc <HAL_TIM_Base_MspInit+0x1c8>)
 8001ebe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ec2:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001ec4:	4b45      	ldr	r3, [pc, #276]	; (8001fdc <HAL_TIM_Base_MspInit+0x1c8>)
 8001ec6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001eca:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001ecc:	4b43      	ldr	r3, [pc, #268]	; (8001fdc <HAL_TIM_Base_MspInit+0x1c8>)
 8001ece:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ed2:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2.Init.Mode = DMA_CIRCULAR;
 8001ed4:	4b41      	ldr	r3, [pc, #260]	; (8001fdc <HAL_TIM_Base_MspInit+0x1c8>)
 8001ed6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001eda:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8001edc:	4b3f      	ldr	r3, [pc, #252]	; (8001fdc <HAL_TIM_Base_MspInit+0x1c8>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ee2:	4b3e      	ldr	r3, [pc, #248]	; (8001fdc <HAL_TIM_Base_MspInit+0x1c8>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch2) != HAL_OK)
 8001ee8:	483c      	ldr	r0, [pc, #240]	; (8001fdc <HAL_TIM_Base_MspInit+0x1c8>)
 8001eea:	f000 fd13 	bl	8002914 <HAL_DMA_Init>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <HAL_TIM_Base_MspInit+0xe4>
    {
      Error_Handler();
 8001ef4:	f7ff fddc 	bl	8001ab0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	4a38      	ldr	r2, [pc, #224]	; (8001fdc <HAL_TIM_Base_MspInit+0x1c8>)
 8001efc:	629a      	str	r2, [r3, #40]	; 0x28
 8001efe:	4a37      	ldr	r2, [pc, #220]	; (8001fdc <HAL_TIM_Base_MspInit+0x1c8>)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001f04:	e05f      	b.n	8001fc6 <HAL_TIM_Base_MspInit+0x1b2>
  else if(htim_base->Instance==TIM3)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a36      	ldr	r2, [pc, #216]	; (8001fe4 <HAL_TIM_Base_MspInit+0x1d0>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d117      	bne.n	8001f40 <HAL_TIM_Base_MspInit+0x12c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f10:	4b2f      	ldr	r3, [pc, #188]	; (8001fd0 <HAL_TIM_Base_MspInit+0x1bc>)
 8001f12:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f16:	4a2e      	ldr	r2, [pc, #184]	; (8001fd0 <HAL_TIM_Base_MspInit+0x1bc>)
 8001f18:	f043 0302 	orr.w	r3, r3, #2
 8001f1c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001f20:	4b2b      	ldr	r3, [pc, #172]	; (8001fd0 <HAL_TIM_Base_MspInit+0x1bc>)
 8001f22:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	613b      	str	r3, [r7, #16]
 8001f2c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 10, 0);
 8001f2e:	2200      	movs	r2, #0
 8001f30:	210a      	movs	r1, #10
 8001f32:	201d      	movs	r0, #29
 8001f34:	f000 fcc6 	bl	80028c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f38:	201d      	movs	r0, #29
 8001f3a:	f000 fcdd 	bl	80028f8 <HAL_NVIC_EnableIRQ>
}
 8001f3e:	e042      	b.n	8001fc6 <HAL_TIM_Base_MspInit+0x1b2>
  else if(htim_base->Instance==TIM17)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a28      	ldr	r2, [pc, #160]	; (8001fe8 <HAL_TIM_Base_MspInit+0x1d4>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d13d      	bne.n	8001fc6 <HAL_TIM_Base_MspInit+0x1b2>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001f4a:	4b21      	ldr	r3, [pc, #132]	; (8001fd0 <HAL_TIM_Base_MspInit+0x1bc>)
 8001f4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001f50:	4a1f      	ldr	r2, [pc, #124]	; (8001fd0 <HAL_TIM_Base_MspInit+0x1bc>)
 8001f52:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f56:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001f5a:	4b1d      	ldr	r3, [pc, #116]	; (8001fd0 <HAL_TIM_Base_MspInit+0x1bc>)
 8001f5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001f60:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f64:	60fb      	str	r3, [r7, #12]
 8001f66:	68fb      	ldr	r3, [r7, #12]
    hdma_tim17_ch1.Instance = DMA1_Stream0;
 8001f68:	4b20      	ldr	r3, [pc, #128]	; (8001fec <HAL_TIM_Base_MspInit+0x1d8>)
 8001f6a:	4a21      	ldr	r2, [pc, #132]	; (8001ff0 <HAL_TIM_Base_MspInit+0x1dc>)
 8001f6c:	601a      	str	r2, [r3, #0]
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
 8001f6e:	4b1f      	ldr	r3, [pc, #124]	; (8001fec <HAL_TIM_Base_MspInit+0x1d8>)
 8001f70:	226f      	movs	r2, #111	; 0x6f
 8001f72:	605a      	str	r2, [r3, #4]
    hdma_tim17_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f74:	4b1d      	ldr	r3, [pc, #116]	; (8001fec <HAL_TIM_Base_MspInit+0x1d8>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	609a      	str	r2, [r3, #8]
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f7a:	4b1c      	ldr	r3, [pc, #112]	; (8001fec <HAL_TIM_Base_MspInit+0x1d8>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	60da      	str	r2, [r3, #12]
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001f80:	4b1a      	ldr	r3, [pc, #104]	; (8001fec <HAL_TIM_Base_MspInit+0x1d8>)
 8001f82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f86:	611a      	str	r2, [r3, #16]
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f88:	4b18      	ldr	r3, [pc, #96]	; (8001fec <HAL_TIM_Base_MspInit+0x1d8>)
 8001f8a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f8e:	615a      	str	r2, [r3, #20]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f90:	4b16      	ldr	r3, [pc, #88]	; (8001fec <HAL_TIM_Base_MspInit+0x1d8>)
 8001f92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f96:	619a      	str	r2, [r3, #24]
    hdma_tim17_ch1.Init.Mode = DMA_NORMAL;
 8001f98:	4b14      	ldr	r3, [pc, #80]	; (8001fec <HAL_TIM_Base_MspInit+0x1d8>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	61da      	str	r2, [r3, #28]
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001f9e:	4b13      	ldr	r3, [pc, #76]	; (8001fec <HAL_TIM_Base_MspInit+0x1d8>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	621a      	str	r2, [r3, #32]
    hdma_tim17_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fa4:	4b11      	ldr	r3, [pc, #68]	; (8001fec <HAL_TIM_Base_MspInit+0x1d8>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 8001faa:	4810      	ldr	r0, [pc, #64]	; (8001fec <HAL_TIM_Base_MspInit+0x1d8>)
 8001fac:	f000 fcb2 	bl	8002914 <HAL_DMA_Init>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <HAL_TIM_Base_MspInit+0x1a6>
      Error_Handler();
 8001fb6:	f7ff fd7b 	bl	8001ab0 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a0b      	ldr	r2, [pc, #44]	; (8001fec <HAL_TIM_Base_MspInit+0x1d8>)
 8001fbe:	625a      	str	r2, [r3, #36]	; 0x24
 8001fc0:	4a0a      	ldr	r2, [pc, #40]	; (8001fec <HAL_TIM_Base_MspInit+0x1d8>)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001fc6:	bf00      	nop
 8001fc8:	3718      	adds	r7, #24
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	58024400 	.word	0x58024400
 8001fd4:	20008ff0 	.word	0x20008ff0
 8001fd8:	40020028 	.word	0x40020028
 8001fdc:	20009310 	.word	0x20009310
 8001fe0:	40020040 	.word	0x40020040
 8001fe4:	40000400 	.word	0x40000400
 8001fe8:	40014800 	.word	0x40014800
 8001fec:	200096b0 	.word	0x200096b0
 8001ff0:	40020010 	.word	0x40020010

08001ff4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b088      	sub	sp, #32
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ffc:	f107 030c 	add.w	r3, r7, #12
 8002000:	2200      	movs	r2, #0
 8002002:	601a      	str	r2, [r3, #0]
 8002004:	605a      	str	r2, [r3, #4]
 8002006:	609a      	str	r2, [r3, #8]
 8002008:	60da      	str	r2, [r3, #12]
 800200a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM17)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a13      	ldr	r2, [pc, #76]	; (8002060 <HAL_TIM_MspPostInit+0x6c>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d11f      	bne.n	8002056 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM17_MspPostInit 0 */

  /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002016:	4b13      	ldr	r3, [pc, #76]	; (8002064 <HAL_TIM_MspPostInit+0x70>)
 8002018:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800201c:	4a11      	ldr	r2, [pc, #68]	; (8002064 <HAL_TIM_MspPostInit+0x70>)
 800201e:	f043 0302 	orr.w	r3, r3, #2
 8002022:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002026:	4b0f      	ldr	r3, [pc, #60]	; (8002064 <HAL_TIM_MspPostInit+0x70>)
 8002028:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	60bb      	str	r3, [r7, #8]
 8002032:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PB9     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = TIM17_CH1_LINE_CLK_Pin;
 8002034:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002038:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203a:	2302      	movs	r3, #2
 800203c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203e:	2300      	movs	r3, #0
 8002040:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002042:	2300      	movs	r3, #0
 8002044:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 8002046:	2301      	movs	r3, #1
 8002048:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TIM17_CH1_LINE_CLK_GPIO_Port, &GPIO_InitStruct);
 800204a:	f107 030c 	add.w	r3, r7, #12
 800204e:	4619      	mov	r1, r3
 8002050:	4805      	ldr	r0, [pc, #20]	; (8002068 <HAL_TIM_MspPostInit+0x74>)
 8002052:	f002 fd35 	bl	8004ac0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8002056:	bf00      	nop
 8002058:	3720      	adds	r7, #32
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40014800 	.word	0x40014800
 8002064:	58024400 	.word	0x58024400
 8002068:	58020400 	.word	0x58020400

0800206c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b0b6      	sub	sp, #216	; 0xd8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002074:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	60da      	str	r2, [r3, #12]
 8002082:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002084:	f107 0310 	add.w	r3, r7, #16
 8002088:	22b4      	movs	r2, #180	; 0xb4
 800208a:	2100      	movs	r1, #0
 800208c:	4618      	mov	r0, r3
 800208e:	f00b f83b 	bl	800d108 <memset>
  if(huart->Instance==USART3)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a25      	ldr	r2, [pc, #148]	; (800212c <HAL_UART_MspInit+0xc0>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d142      	bne.n	8002122 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800209c:	2302      	movs	r3, #2
 800209e:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80020a0:	2300      	movs	r3, #0
 80020a2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020a6:	f107 0310 	add.w	r3, r7, #16
 80020aa:	4618      	mov	r0, r3
 80020ac:	f003 fee2 	bl	8005e74 <HAL_RCCEx_PeriphCLKConfig>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80020b6:	f7ff fcfb 	bl	8001ab0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80020ba:	4b1d      	ldr	r3, [pc, #116]	; (8002130 <HAL_UART_MspInit+0xc4>)
 80020bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80020c0:	4a1b      	ldr	r2, [pc, #108]	; (8002130 <HAL_UART_MspInit+0xc4>)
 80020c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020c6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80020ca:	4b19      	ldr	r3, [pc, #100]	; (8002130 <HAL_UART_MspInit+0xc4>)
 80020cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80020d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020d8:	4b15      	ldr	r3, [pc, #84]	; (8002130 <HAL_UART_MspInit+0xc4>)
 80020da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020de:	4a14      	ldr	r2, [pc, #80]	; (8002130 <HAL_UART_MspInit+0xc4>)
 80020e0:	f043 0308 	orr.w	r3, r3, #8
 80020e4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80020e8:	4b11      	ldr	r3, [pc, #68]	; (8002130 <HAL_UART_MspInit+0xc4>)
 80020ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020ee:	f003 0308 	and.w	r3, r3, #8
 80020f2:	60bb      	str	r3, [r7, #8]
 80020f4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 80020f6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020fa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fe:	2302      	movs	r3, #2
 8002100:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002104:	2300      	movs	r3, #0
 8002106:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210a:	2300      	movs	r3, #0
 800210c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002110:	2307      	movs	r3, #7
 8002112:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002116:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800211a:	4619      	mov	r1, r3
 800211c:	4805      	ldr	r0, [pc, #20]	; (8002134 <HAL_UART_MspInit+0xc8>)
 800211e:	f002 fccf 	bl	8004ac0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002122:	bf00      	nop
 8002124:	37d8      	adds	r7, #216	; 0xd8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	40004800 	.word	0x40004800
 8002130:	58024400 	.word	0x58024400
 8002134:	58020c00 	.word	0x58020c00

08002138 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b08e      	sub	sp, #56	; 0x38
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2b0f      	cmp	r3, #15
 8002144:	d844      	bhi.n	80021d0 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 8002146:	2200      	movs	r2, #0
 8002148:	6879      	ldr	r1, [r7, #4]
 800214a:	2019      	movs	r0, #25
 800214c:	f000 fbba 	bl	80028c4 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002150:	2019      	movs	r0, #25
 8002152:	f000 fbd1 	bl	80028f8 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8002156:	4a24      	ldr	r2, [pc, #144]	; (80021e8 <HAL_InitTick+0xb0>)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800215c:	4b23      	ldr	r3, [pc, #140]	; (80021ec <HAL_InitTick+0xb4>)
 800215e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002162:	4a22      	ldr	r2, [pc, #136]	; (80021ec <HAL_InitTick+0xb4>)
 8002164:	f043 0301 	orr.w	r3, r3, #1
 8002168:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800216c:	4b1f      	ldr	r3, [pc, #124]	; (80021ec <HAL_InitTick+0xb4>)
 800216e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	60bb      	str	r3, [r7, #8]
 8002178:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800217a:	f107 020c 	add.w	r2, r7, #12
 800217e:	f107 0310 	add.w	r3, r7, #16
 8002182:	4611      	mov	r1, r2
 8002184:	4618      	mov	r0, r3
 8002186:	f003 fe33 	bl	8005df0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */

  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800218a:	f003 fe1b 	bl	8005dc4 <HAL_RCC_GetPCLK2Freq>
 800218e:	4603      	mov	r3, r0
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	637b      	str	r3, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002194:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002196:	4a16      	ldr	r2, [pc, #88]	; (80021f0 <HAL_InitTick+0xb8>)
 8002198:	fba2 2303 	umull	r2, r3, r2, r3
 800219c:	0c9b      	lsrs	r3, r3, #18
 800219e:	3b01      	subs	r3, #1
 80021a0:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80021a2:	4b14      	ldr	r3, [pc, #80]	; (80021f4 <HAL_InitTick+0xbc>)
 80021a4:	4a14      	ldr	r2, [pc, #80]	; (80021f8 <HAL_InitTick+0xc0>)
 80021a6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80021a8:	4b12      	ldr	r3, [pc, #72]	; (80021f4 <HAL_InitTick+0xbc>)
 80021aa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80021ae:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80021b0:	4a10      	ldr	r2, [pc, #64]	; (80021f4 <HAL_InitTick+0xbc>)
 80021b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021b4:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80021b6:	4b0f      	ldr	r3, [pc, #60]	; (80021f4 <HAL_InitTick+0xbc>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021bc:	4b0d      	ldr	r3, [pc, #52]	; (80021f4 <HAL_InitTick+0xbc>)
 80021be:	2200      	movs	r2, #0
 80021c0:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80021c2:	480c      	ldr	r0, [pc, #48]	; (80021f4 <HAL_InitTick+0xbc>)
 80021c4:	f005 f972 	bl	80074ac <HAL_TIM_Base_Init>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d107      	bne.n	80021de <HAL_InitTick+0xa6>
 80021ce:	e001      	b.n	80021d4 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	e005      	b.n	80021e0 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80021d4:	4807      	ldr	r0, [pc, #28]	; (80021f4 <HAL_InitTick+0xbc>)
 80021d6:	f005 f9c1 	bl	800755c <HAL_TIM_Base_Start_IT>
 80021da:	4603      	mov	r3, r0
 80021dc:	e000      	b.n	80021e0 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3738      	adds	r7, #56	; 0x38
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	2000000c 	.word	0x2000000c
 80021ec:	58024400 	.word	0x58024400
 80021f0:	431bde83 	.word	0x431bde83
 80021f4:	20009fb8 	.word	0x20009fb8
 80021f8:	40010000 	.word	0x40010000

080021fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002200:	e7fe      	b.n	8002200 <NMI_Handler+0x4>

08002202 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002202:	b480      	push	{r7}
 8002204:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002206:	e7fe      	b.n	8002206 <HardFault_Handler+0x4>

08002208 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800220c:	e7fe      	b.n	800220c <MemManage_Handler+0x4>

0800220e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800220e:	b480      	push	{r7}
 8002210:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002212:	e7fe      	b.n	8002212 <BusFault_Handler+0x4>

08002214 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002218:	e7fe      	b.n	8002218 <UsageFault_Handler+0x4>

0800221a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800221a:	b480      	push	{r7}
 800221c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800221e:	bf00      	nop
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim17_ch1);
 800222c:	4802      	ldr	r0, [pc, #8]	; (8002238 <DMA1_Stream0_IRQHandler+0x10>)
 800222e:	f000 fecb 	bl	8002fc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002232:	bf00      	nop
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	200096b0 	.word	0x200096b0

0800223c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up);
 8002240:	4802      	ldr	r0, [pc, #8]	; (800224c <DMA1_Stream1_IRQHandler+0x10>)
 8002242:	f000 fec1 	bl	8002fc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002246:	bf00      	nop
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	20008ff0 	.word	0x20008ff0

08002250 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2);
 8002254:	4802      	ldr	r0, [pc, #8]	; (8002260 <DMA1_Stream2_IRQHandler+0x10>)
 8002256:	f000 feb7 	bl	8002fc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800225a:	bf00      	nop
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	20009310 	.word	0x20009310

08002264 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002268:	4802      	ldr	r0, [pc, #8]	; (8002274 <TIM1_UP_IRQHandler+0x10>)
 800226a:	f005 fabf 	bl	80077ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800226e:	bf00      	nop
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	20009fb8 	.word	0x20009fb8

08002278 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800227c:	4802      	ldr	r0, [pc, #8]	; (8002288 <TIM3_IRQHandler+0x10>)
 800227e:	f005 fab5 	bl	80077ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002282:	bf00      	nop
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	200092c0 	.word	0x200092c0

0800228c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002290:	4b34      	ldr	r3, [pc, #208]	; (8002364 <SystemInit+0xd8>)
 8002292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002296:	4a33      	ldr	r2, [pc, #204]	; (8002364 <SystemInit+0xd8>)
 8002298:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800229c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80022a0:	4b31      	ldr	r3, [pc, #196]	; (8002368 <SystemInit+0xdc>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 030f 	and.w	r3, r3, #15
 80022a8:	2b06      	cmp	r3, #6
 80022aa:	d807      	bhi.n	80022bc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80022ac:	4b2e      	ldr	r3, [pc, #184]	; (8002368 <SystemInit+0xdc>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f023 030f 	bic.w	r3, r3, #15
 80022b4:	4a2c      	ldr	r2, [pc, #176]	; (8002368 <SystemInit+0xdc>)
 80022b6:	f043 0307 	orr.w	r3, r3, #7
 80022ba:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80022bc:	4b2b      	ldr	r3, [pc, #172]	; (800236c <SystemInit+0xe0>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a2a      	ldr	r2, [pc, #168]	; (800236c <SystemInit+0xe0>)
 80022c2:	f043 0301 	orr.w	r3, r3, #1
 80022c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80022c8:	4b28      	ldr	r3, [pc, #160]	; (800236c <SystemInit+0xe0>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80022ce:	4b27      	ldr	r3, [pc, #156]	; (800236c <SystemInit+0xe0>)
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	4926      	ldr	r1, [pc, #152]	; (800236c <SystemInit+0xe0>)
 80022d4:	4b26      	ldr	r3, [pc, #152]	; (8002370 <SystemInit+0xe4>)
 80022d6:	4013      	ands	r3, r2
 80022d8:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80022da:	4b23      	ldr	r3, [pc, #140]	; (8002368 <SystemInit+0xdc>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0308 	and.w	r3, r3, #8
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d007      	beq.n	80022f6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80022e6:	4b20      	ldr	r3, [pc, #128]	; (8002368 <SystemInit+0xdc>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f023 030f 	bic.w	r3, r3, #15
 80022ee:	4a1e      	ldr	r2, [pc, #120]	; (8002368 <SystemInit+0xdc>)
 80022f0:	f043 0307 	orr.w	r3, r3, #7
 80022f4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80022f6:	4b1d      	ldr	r3, [pc, #116]	; (800236c <SystemInit+0xe0>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80022fc:	4b1b      	ldr	r3, [pc, #108]	; (800236c <SystemInit+0xe0>)
 80022fe:	2200      	movs	r2, #0
 8002300:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002302:	4b1a      	ldr	r3, [pc, #104]	; (800236c <SystemInit+0xe0>)
 8002304:	2200      	movs	r2, #0
 8002306:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002308:	4b18      	ldr	r3, [pc, #96]	; (800236c <SystemInit+0xe0>)
 800230a:	4a1a      	ldr	r2, [pc, #104]	; (8002374 <SystemInit+0xe8>)
 800230c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800230e:	4b17      	ldr	r3, [pc, #92]	; (800236c <SystemInit+0xe0>)
 8002310:	4a19      	ldr	r2, [pc, #100]	; (8002378 <SystemInit+0xec>)
 8002312:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002314:	4b15      	ldr	r3, [pc, #84]	; (800236c <SystemInit+0xe0>)
 8002316:	4a19      	ldr	r2, [pc, #100]	; (800237c <SystemInit+0xf0>)
 8002318:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800231a:	4b14      	ldr	r3, [pc, #80]	; (800236c <SystemInit+0xe0>)
 800231c:	2200      	movs	r2, #0
 800231e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002320:	4b12      	ldr	r3, [pc, #72]	; (800236c <SystemInit+0xe0>)
 8002322:	4a16      	ldr	r2, [pc, #88]	; (800237c <SystemInit+0xf0>)
 8002324:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002326:	4b11      	ldr	r3, [pc, #68]	; (800236c <SystemInit+0xe0>)
 8002328:	2200      	movs	r2, #0
 800232a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800232c:	4b0f      	ldr	r3, [pc, #60]	; (800236c <SystemInit+0xe0>)
 800232e:	4a13      	ldr	r2, [pc, #76]	; (800237c <SystemInit+0xf0>)
 8002330:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002332:	4b0e      	ldr	r3, [pc, #56]	; (800236c <SystemInit+0xe0>)
 8002334:	2200      	movs	r2, #0
 8002336:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002338:	4b0c      	ldr	r3, [pc, #48]	; (800236c <SystemInit+0xe0>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a0b      	ldr	r2, [pc, #44]	; (800236c <SystemInit+0xe0>)
 800233e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002342:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002344:	4b09      	ldr	r3, [pc, #36]	; (800236c <SystemInit+0xe0>)
 8002346:	2200      	movs	r2, #0
 8002348:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800234a:	4b0d      	ldr	r3, [pc, #52]	; (8002380 <SystemInit+0xf4>)
 800234c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8002350:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002352:	4b04      	ldr	r3, [pc, #16]	; (8002364 <SystemInit+0xd8>)
 8002354:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002358:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800235a:	bf00      	nop
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr
 8002364:	e000ed00 	.word	0xe000ed00
 8002368:	52002000 	.word	0x52002000
 800236c:	58024400 	.word	0x58024400
 8002370:	eaf6ed7f 	.word	0xeaf6ed7f
 8002374:	02020200 	.word	0x02020200
 8002378:	01ff0000 	.word	0x01ff0000
 800237c:	01010280 	.word	0x01010280
 8002380:	52004000 	.word	0x52004000

08002384 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002384:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023bc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002388:	f7ff ff80 	bl	800228c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800238c:	480c      	ldr	r0, [pc, #48]	; (80023c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800238e:	490d      	ldr	r1, [pc, #52]	; (80023c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002390:	4a0d      	ldr	r2, [pc, #52]	; (80023c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002392:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002394:	e002      	b.n	800239c <LoopCopyDataInit>

08002396 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002396:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002398:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800239a:	3304      	adds	r3, #4

0800239c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800239c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800239e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023a0:	d3f9      	bcc.n	8002396 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023a2:	4a0a      	ldr	r2, [pc, #40]	; (80023cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023a4:	4c0a      	ldr	r4, [pc, #40]	; (80023d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80023a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023a8:	e001      	b.n	80023ae <LoopFillZerobss>

080023aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023ac:	3204      	adds	r2, #4

080023ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023b0:	d3fb      	bcc.n	80023aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023b2:	f00a fe77 	bl	800d0a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023b6:	f7fe f94f 	bl	8000658 <main>
  bx  lr
 80023ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023c4:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 80023c8:	0800d294 	.word	0x0800d294
  ldr r2, =_sbss
 80023cc:	200000e8 	.word	0x200000e8
  ldr r4, =_ebss
 80023d0:	2000a048 	.word	0x2000a048

080023d4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023d4:	e7fe      	b.n	80023d4 <ADC3_IRQHandler>
	...

080023d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023de:	2003      	movs	r0, #3
 80023e0:	f000 fa65 	bl	80028ae <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80023e4:	f003 fb2e 	bl	8005a44 <HAL_RCC_GetSysClockFreq>
 80023e8:	4602      	mov	r2, r0
 80023ea:	4b15      	ldr	r3, [pc, #84]	; (8002440 <HAL_Init+0x68>)
 80023ec:	699b      	ldr	r3, [r3, #24]
 80023ee:	0a1b      	lsrs	r3, r3, #8
 80023f0:	f003 030f 	and.w	r3, r3, #15
 80023f4:	4913      	ldr	r1, [pc, #76]	; (8002444 <HAL_Init+0x6c>)
 80023f6:	5ccb      	ldrb	r3, [r1, r3]
 80023f8:	f003 031f 	and.w	r3, r3, #31
 80023fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002400:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002402:	4b0f      	ldr	r3, [pc, #60]	; (8002440 <HAL_Init+0x68>)
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	f003 030f 	and.w	r3, r3, #15
 800240a:	4a0e      	ldr	r2, [pc, #56]	; (8002444 <HAL_Init+0x6c>)
 800240c:	5cd3      	ldrb	r3, [r2, r3]
 800240e:	f003 031f 	and.w	r3, r3, #31
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	fa22 f303 	lsr.w	r3, r2, r3
 8002418:	4a0b      	ldr	r2, [pc, #44]	; (8002448 <HAL_Init+0x70>)
 800241a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800241c:	4a0b      	ldr	r2, [pc, #44]	; (800244c <HAL_Init+0x74>)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002422:	2000      	movs	r0, #0
 8002424:	f7ff fe88 	bl	8002138 <HAL_InitTick>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e002      	b.n	8002438 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002432:	f7ff fb43 	bl	8001abc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	3708      	adds	r7, #8
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	58024400 	.word	0x58024400
 8002444:	0800d244 	.word	0x0800d244
 8002448:	20000008 	.word	0x20000008
 800244c:	20000004 	.word	0x20000004

08002450 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002454:	4b06      	ldr	r3, [pc, #24]	; (8002470 <HAL_IncTick+0x20>)
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	461a      	mov	r2, r3
 800245a:	4b06      	ldr	r3, [pc, #24]	; (8002474 <HAL_IncTick+0x24>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4413      	add	r3, r2
 8002460:	4a04      	ldr	r2, [pc, #16]	; (8002474 <HAL_IncTick+0x24>)
 8002462:	6013      	str	r3, [r2, #0]
}
 8002464:	bf00      	nop
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	20000010 	.word	0x20000010
 8002474:	2000a004 	.word	0x2000a004

08002478 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  return uwTick;
 800247c:	4b03      	ldr	r3, [pc, #12]	; (800248c <HAL_GetTick+0x14>)
 800247e:	681b      	ldr	r3, [r3, #0]
}
 8002480:	4618      	mov	r0, r3
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	2000a004 	.word	0x2000a004

08002490 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b084      	sub	sp, #16
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002498:	f7ff ffee 	bl	8002478 <HAL_GetTick>
 800249c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024a8:	d005      	beq.n	80024b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024aa:	4b0a      	ldr	r3, [pc, #40]	; (80024d4 <HAL_Delay+0x44>)
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	461a      	mov	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	4413      	add	r3, r2
 80024b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024b6:	bf00      	nop
 80024b8:	f7ff ffde 	bl	8002478 <HAL_GetTick>
 80024bc:	4602      	mov	r2, r0
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	68fa      	ldr	r2, [r7, #12]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d8f7      	bhi.n	80024b8 <HAL_Delay+0x28>
  {
  }
}
 80024c8:	bf00      	nop
 80024ca:	bf00      	nop
 80024cc:	3710      	adds	r7, #16
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	20000010 	.word	0x20000010

080024d8 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80024e0:	4b06      	ldr	r3, [pc, #24]	; (80024fc <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80024e8:	4904      	ldr	r1, [pc, #16]	; (80024fc <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	604b      	str	r3, [r1, #4]
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	58000400 	.word	0x58000400

08002500 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b088      	sub	sp, #32
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr ;
  uint32_t exti_line ;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" is comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8002508:	2300      	movs	r3, #0
 800250a:	60fb      	str	r3, [r7, #12]

  HAL_StatusTypeDef status = HAL_OK;
 800250c:	2300      	movs	r3, #0
 800250e:	77fb      	strb	r3, [r7, #31]
  
  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d102      	bne.n	800251c <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	77fb      	strb	r3, [r7, #31]
 800251a:	e10e      	b.n	800273a <HAL_COMP_Init+0x23a>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002526:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800252a:	d102      	bne.n	8002532 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	77fb      	strb	r3, [r7, #31]
 8002530:	e103      	b.n	800273a <HAL_COMP_Init+0x23a>
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRCE(hcomp->Init.BlankingSrce)); 
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002538:	b2db      	uxtb	r3, r3
 800253a:	2b00      	cmp	r3, #0
 800253c:	d109      	bne.n	8002552 <HAL_COMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	  
	  /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
	 /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	f7ff fad3 	bl	8001af8 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0304 	and.w	r3, r3, #4
 800255c:	61bb      	str	r3, [r7, #24]
    /*     Set BLANKING bits according to hcomp->Init.BlankingSrce value       */
    /*     Set HYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set POLARITY bit according to hcomp->Init.OutputPol value           */
    /*     Set POWERMODE bits according to hcomp->Init.Mode value              */
   
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	691a      	ldr	r2, [r3, #16]
              hcomp->Init.NonInvertingInput  |  \
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 8002566:	431a      	orrs	r2, r3
              hcomp->Init.BlankingSrce       |  \
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	69db      	ldr	r3, [r3, #28]
              hcomp->Init.NonInvertingInput  |  \
 800256c:	431a      	orrs	r2, r3
              hcomp->Init.Hysteresis         |  \
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	695b      	ldr	r3, [r3, #20]
              hcomp->Init.BlankingSrce       |  \
 8002572:	431a      	orrs	r2, r3
              hcomp->Init.OutputPol          |  \
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	699b      	ldr	r3, [r3, #24]
              hcomp->Init.Hysteresis         |  \
 8002578:	431a      	orrs	r2, r3
              hcomp->Init.Mode                );
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 800257e:	4313      	orrs	r3, r2
 8002580:	617b      	str	r3, [r7, #20]
               COMP_CFGRx_INP2SEL  | COMP_CFGRx_WINMODE  | COMP_CFGRx_POLARITY | COMP_CFGRx_HYST    |
               COMP_CFGRx_BLANKING | COMP_CFGRx_BRGEN    | COMP_CFGRx_SCALEN,
               tmp_csr
              );
#else
    MODIFY_REG(hcomp->Instance->CFGR,
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	4b6e      	ldr	r3, [pc, #440]	; (8002744 <HAL_COMP_Init+0x244>)
 800258a:	4013      	ands	r3, r2
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	6812      	ldr	r2, [r2, #0]
 8002590:	6979      	ldr	r1, [r7, #20]
 8002592:	430b      	orrs	r3, r1
 8002594:	6013      	str	r3, [r2, #0]
#endif
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	2b10      	cmp	r3, #16
 800259c:	d108      	bne.n	80025b0 <HAL_COMP_Init+0xb0>
    {
      SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f042 0210 	orr.w	r2, r2, #16
 80025ac:	601a      	str	r2, [r3, #0]
 80025ae:	e007      	b.n	80025c0 <HAL_COMP_Init+0xc0>
    }
    else
    {
      CLEAR_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f022 0210 	bic.w	r2, r2, #16
 80025be:	601a      	str	r2, [r3, #0]
    }
    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is enabled for the first time */
    if ((READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN) != 0UL) &&
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0304 	and.w	r3, r3, #4
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d016      	beq.n	80025fc <HAL_COMP_Init+0xfc>
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d013      	beq.n	80025fc <HAL_COMP_Init+0xfc>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.*/

     wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80025d4:	4b5c      	ldr	r3, [pc, #368]	; (8002748 <HAL_COMP_Init+0x248>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	099b      	lsrs	r3, r3, #6
 80025da:	4a5c      	ldr	r2, [pc, #368]	; (800274c <HAL_COMP_Init+0x24c>)
 80025dc:	fba2 2303 	umull	r2, r3, r2, r3
 80025e0:	099b      	lsrs	r3, r3, #6
 80025e2:	1c5a      	adds	r2, r3, #1
 80025e4:	4613      	mov	r3, r2
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	4413      	add	r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	60fb      	str	r3, [r7, #12]

     while(wait_loop_index != 0UL)
 80025ee:	e002      	b.n	80025f6 <HAL_COMP_Init+0xf6>
     {
       wait_loop_index --;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	3b01      	subs	r3, #1
 80025f4:	60fb      	str	r3, [r7, #12]
     while(wait_loop_index != 0UL)
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d1f9      	bne.n	80025f0 <HAL_COMP_Init+0xf0>
     }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a53      	ldr	r2, [pc, #332]	; (8002750 <HAL_COMP_Init+0x250>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d102      	bne.n	800260c <HAL_COMP_Init+0x10c>
 8002606:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800260a:	e001      	b.n	8002610 <HAL_COMP_Init+0x110>
 800260c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002610:	613b      	str	r3, [r7, #16]
    
    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL) 
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a1b      	ldr	r3, [r3, #32]
 8002616:	f003 0303 	and.w	r3, r3, #3
 800261a:	2b00      	cmp	r3, #0
 800261c:	d06d      	beq.n	80026fa <HAL_COMP_Init+0x1fa>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a1b      	ldr	r3, [r3, #32]
 8002622:	f003 0310 	and.w	r3, r3, #16
 8002626:	2b00      	cmp	r3, #0
 8002628:	d008      	beq.n	800263c <HAL_COMP_Init+0x13c>
      {
        SET_BIT(EXTI->RTSR1, exti_line);
 800262a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	4313      	orrs	r3, r2
 8002638:	600b      	str	r3, [r1, #0]
 800263a:	e008      	b.n	800264e <HAL_COMP_Init+0x14e>
      }
      else
      {
        CLEAR_BIT(EXTI->RTSR1, exti_line);
 800263c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	43db      	mvns	r3, r3
 8002646:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800264a:	4013      	ands	r3, r2
 800264c:	600b      	str	r3, [r1, #0]
      }
      
      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a1b      	ldr	r3, [r3, #32]
 8002652:	f003 0320 	and.w	r3, r3, #32
 8002656:	2b00      	cmp	r3, #0
 8002658:	d008      	beq.n	800266c <HAL_COMP_Init+0x16c>
      {
        SET_BIT(EXTI->FTSR1, exti_line);
 800265a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800265e:	685a      	ldr	r2, [r3, #4]
 8002660:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	4313      	orrs	r3, r2
 8002668:	604b      	str	r3, [r1, #4]
 800266a:	e008      	b.n	800267e <HAL_COMP_Init+0x17e>
      }
      else
      {
        CLEAR_BIT(EXTI->FTSR1, exti_line);
 800266c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	43db      	mvns	r3, r3
 8002676:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800267a:	4013      	ands	r3, r2
 800267c:	604b      	str	r3, [r1, #4]
      }
     
#if !defined (CORE_CM4)
      /* Clear COMP EXTI pending bit (if any) */
      WRITE_REG(EXTI->PR1, exti_line);
 800267e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a1b      	ldr	r3, [r3, #32]
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d00a      	beq.n	80026aa <HAL_COMP_Init+0x1aa>
      {
        SET_BIT(EXTI->EMR1, exti_line);
 8002694:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002698:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800269c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	4313      	orrs	r3, r2
 80026a4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
 80026a8:	e00a      	b.n	80026c0 <HAL_COMP_Init+0x1c0>
      }
      else
      {
        CLEAR_BIT(EXTI->EMR1, exti_line);
 80026aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026ae:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	43db      	mvns	r3, r3
 80026b6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80026ba:	4013      	ands	r3, r2
 80026bc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      }
      
       /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a1b      	ldr	r3, [r3, #32]
 80026c4:	f003 0301 	and.w	r3, r3, #1
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d00a      	beq.n	80026e2 <HAL_COMP_Init+0x1e2>
      {
        SET_BIT(EXTI->IMR1, exti_line);
 80026cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026d0:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80026d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	4313      	orrs	r3, r2
 80026dc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
 80026e0:	e021      	b.n	8002726 <HAL_COMP_Init+0x226>
      }
      else
      {
        CLEAR_BIT(EXTI->IMR1, exti_line);
 80026e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026e6:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	43db      	mvns	r3, r3
 80026ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80026f2:	4013      	ands	r3, r2
 80026f4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
 80026f8:	e015      	b.n	8002726 <HAL_COMP_Init+0x226>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      CLEAR_BIT(EXTI->EMR1, exti_line);
 80026fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026fe:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	43db      	mvns	r3, r3
 8002706:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800270a:	4013      	ands	r3, r2
 800270c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      
      /* Disable EXTI interrupt mode */
      CLEAR_BIT(EXTI->IMR1, exti_line);
 8002710:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002714:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	43db      	mvns	r3, r3
 800271c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002720:	4013      	ands	r3, r2
 8002722:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
    }
#endif
    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b00      	cmp	r3, #0
 8002730:	d103      	bne.n	800273a <HAL_COMP_Init+0x23a>
    {
     
      hcomp->State = HAL_COMP_STATE_READY;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2201      	movs	r2, #1
 8002736:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
   
  }
  
  return status;
 800273a:	7ffb      	ldrb	r3, [r7, #31]
}
 800273c:	4618      	mov	r0, r3
 800273e:	3720      	adds	r7, #32
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	f0e8cce1 	.word	0xf0e8cce1
 8002748:	20000004 	.word	0x20000004
 800274c:	053e2d63 	.word	0x053e2d63
 8002750:	5800380c 	.word	0x5800380c

08002754 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f003 0307 	and.w	r3, r3, #7
 8002762:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002764:	4b0b      	ldr	r3, [pc, #44]	; (8002794 <__NVIC_SetPriorityGrouping+0x40>)
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800276a:	68ba      	ldr	r2, [r7, #8]
 800276c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002770:	4013      	ands	r3, r2
 8002772:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800277c:	4b06      	ldr	r3, [pc, #24]	; (8002798 <__NVIC_SetPriorityGrouping+0x44>)
 800277e:	4313      	orrs	r3, r2
 8002780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002782:	4a04      	ldr	r2, [pc, #16]	; (8002794 <__NVIC_SetPriorityGrouping+0x40>)
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	60d3      	str	r3, [r2, #12]
}
 8002788:	bf00      	nop
 800278a:	3714      	adds	r7, #20
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr
 8002794:	e000ed00 	.word	0xe000ed00
 8002798:	05fa0000 	.word	0x05fa0000

0800279c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027a0:	4b04      	ldr	r3, [pc, #16]	; (80027b4 <__NVIC_GetPriorityGrouping+0x18>)
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	0a1b      	lsrs	r3, r3, #8
 80027a6:	f003 0307 	and.w	r3, r3, #7
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr
 80027b4:	e000ed00 	.word	0xe000ed00

080027b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	4603      	mov	r3, r0
 80027c0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80027c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	db0b      	blt.n	80027e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027ca:	88fb      	ldrh	r3, [r7, #6]
 80027cc:	f003 021f 	and.w	r2, r3, #31
 80027d0:	4907      	ldr	r1, [pc, #28]	; (80027f0 <__NVIC_EnableIRQ+0x38>)
 80027d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80027d6:	095b      	lsrs	r3, r3, #5
 80027d8:	2001      	movs	r0, #1
 80027da:	fa00 f202 	lsl.w	r2, r0, r2
 80027de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027e2:	bf00      	nop
 80027e4:	370c      	adds	r7, #12
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	e000e100 	.word	0xe000e100

080027f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	4603      	mov	r3, r0
 80027fc:	6039      	str	r1, [r7, #0]
 80027fe:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002800:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002804:	2b00      	cmp	r3, #0
 8002806:	db0a      	blt.n	800281e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	b2da      	uxtb	r2, r3
 800280c:	490c      	ldr	r1, [pc, #48]	; (8002840 <__NVIC_SetPriority+0x4c>)
 800280e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002812:	0112      	lsls	r2, r2, #4
 8002814:	b2d2      	uxtb	r2, r2
 8002816:	440b      	add	r3, r1
 8002818:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800281c:	e00a      	b.n	8002834 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	b2da      	uxtb	r2, r3
 8002822:	4908      	ldr	r1, [pc, #32]	; (8002844 <__NVIC_SetPriority+0x50>)
 8002824:	88fb      	ldrh	r3, [r7, #6]
 8002826:	f003 030f 	and.w	r3, r3, #15
 800282a:	3b04      	subs	r3, #4
 800282c:	0112      	lsls	r2, r2, #4
 800282e:	b2d2      	uxtb	r2, r2
 8002830:	440b      	add	r3, r1
 8002832:	761a      	strb	r2, [r3, #24]
}
 8002834:	bf00      	nop
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr
 8002840:	e000e100 	.word	0xe000e100
 8002844:	e000ed00 	.word	0xe000ed00

08002848 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002848:	b480      	push	{r7}
 800284a:	b089      	sub	sp, #36	; 0x24
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f003 0307 	and.w	r3, r3, #7
 800285a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	f1c3 0307 	rsb	r3, r3, #7
 8002862:	2b04      	cmp	r3, #4
 8002864:	bf28      	it	cs
 8002866:	2304      	movcs	r3, #4
 8002868:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	3304      	adds	r3, #4
 800286e:	2b06      	cmp	r3, #6
 8002870:	d902      	bls.n	8002878 <NVIC_EncodePriority+0x30>
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	3b03      	subs	r3, #3
 8002876:	e000      	b.n	800287a <NVIC_EncodePriority+0x32>
 8002878:	2300      	movs	r3, #0
 800287a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800287c:	f04f 32ff 	mov.w	r2, #4294967295
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	fa02 f303 	lsl.w	r3, r2, r3
 8002886:	43da      	mvns	r2, r3
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	401a      	ands	r2, r3
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002890:	f04f 31ff 	mov.w	r1, #4294967295
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	fa01 f303 	lsl.w	r3, r1, r3
 800289a:	43d9      	mvns	r1, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028a0:	4313      	orrs	r3, r2
         );
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3724      	adds	r7, #36	; 0x24
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr

080028ae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b082      	sub	sp, #8
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f7ff ff4c 	bl	8002754 <__NVIC_SetPriorityGrouping>
}
 80028bc:	bf00      	nop
 80028be:	3708      	adds	r7, #8
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b086      	sub	sp, #24
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	60b9      	str	r1, [r7, #8]
 80028ce:	607a      	str	r2, [r7, #4]
 80028d0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80028d2:	f7ff ff63 	bl	800279c <__NVIC_GetPriorityGrouping>
 80028d6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	68b9      	ldr	r1, [r7, #8]
 80028dc:	6978      	ldr	r0, [r7, #20]
 80028de:	f7ff ffb3 	bl	8002848 <NVIC_EncodePriority>
 80028e2:	4602      	mov	r2, r0
 80028e4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80028e8:	4611      	mov	r1, r2
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7ff ff82 	bl	80027f4 <__NVIC_SetPriority>
}
 80028f0:	bf00      	nop
 80028f2:	3718      	adds	r7, #24
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	4603      	mov	r3, r0
 8002900:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002902:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002906:	4618      	mov	r0, r3
 8002908:	f7ff ff56 	bl	80027b8 <__NVIC_EnableIRQ>
}
 800290c:	bf00      	nop
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b086      	sub	sp, #24
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800291c:	f7ff fdac 	bl	8002478 <HAL_GetTick>
 8002920:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d101      	bne.n	800292c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e314      	b.n	8002f56 <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a66      	ldr	r2, [pc, #408]	; (8002acc <HAL_DMA_Init+0x1b8>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d04a      	beq.n	80029cc <HAL_DMA_Init+0xb8>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a65      	ldr	r2, [pc, #404]	; (8002ad0 <HAL_DMA_Init+0x1bc>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d045      	beq.n	80029cc <HAL_DMA_Init+0xb8>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a63      	ldr	r2, [pc, #396]	; (8002ad4 <HAL_DMA_Init+0x1c0>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d040      	beq.n	80029cc <HAL_DMA_Init+0xb8>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a62      	ldr	r2, [pc, #392]	; (8002ad8 <HAL_DMA_Init+0x1c4>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d03b      	beq.n	80029cc <HAL_DMA_Init+0xb8>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a60      	ldr	r2, [pc, #384]	; (8002adc <HAL_DMA_Init+0x1c8>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d036      	beq.n	80029cc <HAL_DMA_Init+0xb8>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a5f      	ldr	r2, [pc, #380]	; (8002ae0 <HAL_DMA_Init+0x1cc>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d031      	beq.n	80029cc <HAL_DMA_Init+0xb8>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a5d      	ldr	r2, [pc, #372]	; (8002ae4 <HAL_DMA_Init+0x1d0>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d02c      	beq.n	80029cc <HAL_DMA_Init+0xb8>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a5c      	ldr	r2, [pc, #368]	; (8002ae8 <HAL_DMA_Init+0x1d4>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d027      	beq.n	80029cc <HAL_DMA_Init+0xb8>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a5a      	ldr	r2, [pc, #360]	; (8002aec <HAL_DMA_Init+0x1d8>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d022      	beq.n	80029cc <HAL_DMA_Init+0xb8>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a59      	ldr	r2, [pc, #356]	; (8002af0 <HAL_DMA_Init+0x1dc>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d01d      	beq.n	80029cc <HAL_DMA_Init+0xb8>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a57      	ldr	r2, [pc, #348]	; (8002af4 <HAL_DMA_Init+0x1e0>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d018      	beq.n	80029cc <HAL_DMA_Init+0xb8>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a56      	ldr	r2, [pc, #344]	; (8002af8 <HAL_DMA_Init+0x1e4>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d013      	beq.n	80029cc <HAL_DMA_Init+0xb8>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a54      	ldr	r2, [pc, #336]	; (8002afc <HAL_DMA_Init+0x1e8>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d00e      	beq.n	80029cc <HAL_DMA_Init+0xb8>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a53      	ldr	r2, [pc, #332]	; (8002b00 <HAL_DMA_Init+0x1ec>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d009      	beq.n	80029cc <HAL_DMA_Init+0xb8>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a51      	ldr	r2, [pc, #324]	; (8002b04 <HAL_DMA_Init+0x1f0>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d004      	beq.n	80029cc <HAL_DMA_Init+0xb8>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a50      	ldr	r2, [pc, #320]	; (8002b08 <HAL_DMA_Init+0x1f4>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d101      	bne.n	80029d0 <HAL_DMA_Init+0xbc>
 80029cc:	2301      	movs	r3, #1
 80029ce:	e000      	b.n	80029d2 <HAL_DMA_Init+0xbe>
 80029d0:	2300      	movs	r3, #0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	f000 813c 	beq.w	8002c50 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2200      	movs	r2, #0
 80029dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2202      	movs	r2, #2
 80029e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a37      	ldr	r2, [pc, #220]	; (8002acc <HAL_DMA_Init+0x1b8>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d04a      	beq.n	8002a88 <HAL_DMA_Init+0x174>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a36      	ldr	r2, [pc, #216]	; (8002ad0 <HAL_DMA_Init+0x1bc>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d045      	beq.n	8002a88 <HAL_DMA_Init+0x174>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a34      	ldr	r2, [pc, #208]	; (8002ad4 <HAL_DMA_Init+0x1c0>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d040      	beq.n	8002a88 <HAL_DMA_Init+0x174>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a33      	ldr	r2, [pc, #204]	; (8002ad8 <HAL_DMA_Init+0x1c4>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d03b      	beq.n	8002a88 <HAL_DMA_Init+0x174>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a31      	ldr	r2, [pc, #196]	; (8002adc <HAL_DMA_Init+0x1c8>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d036      	beq.n	8002a88 <HAL_DMA_Init+0x174>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a30      	ldr	r2, [pc, #192]	; (8002ae0 <HAL_DMA_Init+0x1cc>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d031      	beq.n	8002a88 <HAL_DMA_Init+0x174>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a2e      	ldr	r2, [pc, #184]	; (8002ae4 <HAL_DMA_Init+0x1d0>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d02c      	beq.n	8002a88 <HAL_DMA_Init+0x174>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a2d      	ldr	r2, [pc, #180]	; (8002ae8 <HAL_DMA_Init+0x1d4>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d027      	beq.n	8002a88 <HAL_DMA_Init+0x174>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a2b      	ldr	r2, [pc, #172]	; (8002aec <HAL_DMA_Init+0x1d8>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d022      	beq.n	8002a88 <HAL_DMA_Init+0x174>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a2a      	ldr	r2, [pc, #168]	; (8002af0 <HAL_DMA_Init+0x1dc>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d01d      	beq.n	8002a88 <HAL_DMA_Init+0x174>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a28      	ldr	r2, [pc, #160]	; (8002af4 <HAL_DMA_Init+0x1e0>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d018      	beq.n	8002a88 <HAL_DMA_Init+0x174>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a27      	ldr	r2, [pc, #156]	; (8002af8 <HAL_DMA_Init+0x1e4>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d013      	beq.n	8002a88 <HAL_DMA_Init+0x174>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a25      	ldr	r2, [pc, #148]	; (8002afc <HAL_DMA_Init+0x1e8>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d00e      	beq.n	8002a88 <HAL_DMA_Init+0x174>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a24      	ldr	r2, [pc, #144]	; (8002b00 <HAL_DMA_Init+0x1ec>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d009      	beq.n	8002a88 <HAL_DMA_Init+0x174>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a22      	ldr	r2, [pc, #136]	; (8002b04 <HAL_DMA_Init+0x1f0>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d004      	beq.n	8002a88 <HAL_DMA_Init+0x174>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a21      	ldr	r2, [pc, #132]	; (8002b08 <HAL_DMA_Init+0x1f4>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d108      	bne.n	8002a9a <HAL_DMA_Init+0x186>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f022 0201 	bic.w	r2, r2, #1
 8002a96:	601a      	str	r2, [r3, #0]
 8002a98:	e007      	b.n	8002aaa <HAL_DMA_Init+0x196>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f022 0201 	bic.w	r2, r2, #1
 8002aa8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002aaa:	e02f      	b.n	8002b0c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002aac:	f7ff fce4 	bl	8002478 <HAL_GetTick>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	2b05      	cmp	r3, #5
 8002ab8:	d928      	bls.n	8002b0c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2220      	movs	r2, #32
 8002abe:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2203      	movs	r2, #3
 8002ac4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e244      	b.n	8002f56 <HAL_DMA_Init+0x642>
 8002acc:	40020010 	.word	0x40020010
 8002ad0:	40020028 	.word	0x40020028
 8002ad4:	40020040 	.word	0x40020040
 8002ad8:	40020058 	.word	0x40020058
 8002adc:	40020070 	.word	0x40020070
 8002ae0:	40020088 	.word	0x40020088
 8002ae4:	400200a0 	.word	0x400200a0
 8002ae8:	400200b8 	.word	0x400200b8
 8002aec:	40020410 	.word	0x40020410
 8002af0:	40020428 	.word	0x40020428
 8002af4:	40020440 	.word	0x40020440
 8002af8:	40020458 	.word	0x40020458
 8002afc:	40020470 	.word	0x40020470
 8002b00:	40020488 	.word	0x40020488
 8002b04:	400204a0 	.word	0x400204a0
 8002b08:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d1c8      	bne.n	8002aac <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	4b84      	ldr	r3, [pc, #528]	; (8002d38 <HAL_DMA_Init+0x424>)
 8002b26:	4013      	ands	r3, r2
 8002b28:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002b32:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	691b      	ldr	r3, [r3, #16]
 8002b38:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b3e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	699b      	ldr	r3, [r3, #24]
 8002b44:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b4a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a1b      	ldr	r3, [r3, #32]
 8002b50:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002b52:	697a      	ldr	r2, [r7, #20]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b5c:	2b04      	cmp	r3, #4
 8002b5e:	d107      	bne.n	8002b70 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	697a      	ldr	r2, [r7, #20]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	2b28      	cmp	r3, #40	; 0x28
 8002b76:	d903      	bls.n	8002b80 <HAL_DMA_Init+0x26c>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	2b2e      	cmp	r3, #46	; 0x2e
 8002b7e:	d91f      	bls.n	8002bc0 <HAL_DMA_Init+0x2ac>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	2b3e      	cmp	r3, #62	; 0x3e
 8002b86:	d903      	bls.n	8002b90 <HAL_DMA_Init+0x27c>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	2b42      	cmp	r3, #66	; 0x42
 8002b8e:	d917      	bls.n	8002bc0 <HAL_DMA_Init+0x2ac>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	2b46      	cmp	r3, #70	; 0x46
 8002b96:	d903      	bls.n	8002ba0 <HAL_DMA_Init+0x28c>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	2b48      	cmp	r3, #72	; 0x48
 8002b9e:	d90f      	bls.n	8002bc0 <HAL_DMA_Init+0x2ac>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	2b4e      	cmp	r3, #78	; 0x4e
 8002ba6:	d903      	bls.n	8002bb0 <HAL_DMA_Init+0x29c>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	2b52      	cmp	r3, #82	; 0x52
 8002bae:	d907      	bls.n	8002bc0 <HAL_DMA_Init+0x2ac>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	2b73      	cmp	r3, #115	; 0x73
 8002bb6:	d905      	bls.n	8002bc4 <HAL_DMA_Init+0x2b0>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	2b77      	cmp	r3, #119	; 0x77
 8002bbe:	d801      	bhi.n	8002bc4 <HAL_DMA_Init+0x2b0>
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e000      	b.n	8002bc6 <HAL_DMA_Init+0x2b2>
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d003      	beq.n	8002bd2 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002bd0:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	697a      	ldr	r2, [r7, #20]
 8002bd8:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	695b      	ldr	r3, [r3, #20]
 8002be0:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	f023 0307 	bic.w	r3, r3, #7
 8002be8:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bee:	697a      	ldr	r2, [r7, #20]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf8:	2b04      	cmp	r3, #4
 8002bfa:	d117      	bne.n	8002c2c <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c00:	697a      	ldr	r2, [r7, #20]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d00e      	beq.n	8002c2c <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f001 f9b6 	bl	8003f80 <DMA_CheckFifoParam>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d008      	beq.n	8002c2c <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2240      	movs	r2, #64	; 0x40
 8002c1e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e194      	b.n	8002f56 <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	697a      	ldr	r2, [r7, #20]
 8002c32:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f001 f8f1 	bl	8003e1c <DMA_CalcBaseAndBitshift>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c42:	f003 031f 	and.w	r3, r3, #31
 8002c46:	223f      	movs	r2, #63	; 0x3f
 8002c48:	409a      	lsls	r2, r3
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	609a      	str	r2, [r3, #8]
 8002c4e:	e0ca      	b.n	8002de6 <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a39      	ldr	r2, [pc, #228]	; (8002d3c <HAL_DMA_Init+0x428>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d022      	beq.n	8002ca0 <HAL_DMA_Init+0x38c>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a38      	ldr	r2, [pc, #224]	; (8002d40 <HAL_DMA_Init+0x42c>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d01d      	beq.n	8002ca0 <HAL_DMA_Init+0x38c>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a36      	ldr	r2, [pc, #216]	; (8002d44 <HAL_DMA_Init+0x430>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d018      	beq.n	8002ca0 <HAL_DMA_Init+0x38c>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a35      	ldr	r2, [pc, #212]	; (8002d48 <HAL_DMA_Init+0x434>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d013      	beq.n	8002ca0 <HAL_DMA_Init+0x38c>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a33      	ldr	r2, [pc, #204]	; (8002d4c <HAL_DMA_Init+0x438>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d00e      	beq.n	8002ca0 <HAL_DMA_Init+0x38c>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a32      	ldr	r2, [pc, #200]	; (8002d50 <HAL_DMA_Init+0x43c>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d009      	beq.n	8002ca0 <HAL_DMA_Init+0x38c>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a30      	ldr	r2, [pc, #192]	; (8002d54 <HAL_DMA_Init+0x440>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d004      	beq.n	8002ca0 <HAL_DMA_Init+0x38c>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a2f      	ldr	r2, [pc, #188]	; (8002d58 <HAL_DMA_Init+0x444>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d101      	bne.n	8002ca4 <HAL_DMA_Init+0x390>
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e000      	b.n	8002ca6 <HAL_DMA_Init+0x392>
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	f000 8094 	beq.w	8002dd4 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a22      	ldr	r2, [pc, #136]	; (8002d3c <HAL_DMA_Init+0x428>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d021      	beq.n	8002cfa <HAL_DMA_Init+0x3e6>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a21      	ldr	r2, [pc, #132]	; (8002d40 <HAL_DMA_Init+0x42c>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d01c      	beq.n	8002cfa <HAL_DMA_Init+0x3e6>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a1f      	ldr	r2, [pc, #124]	; (8002d44 <HAL_DMA_Init+0x430>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d017      	beq.n	8002cfa <HAL_DMA_Init+0x3e6>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a1e      	ldr	r2, [pc, #120]	; (8002d48 <HAL_DMA_Init+0x434>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d012      	beq.n	8002cfa <HAL_DMA_Init+0x3e6>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a1c      	ldr	r2, [pc, #112]	; (8002d4c <HAL_DMA_Init+0x438>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d00d      	beq.n	8002cfa <HAL_DMA_Init+0x3e6>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a1b      	ldr	r2, [pc, #108]	; (8002d50 <HAL_DMA_Init+0x43c>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d008      	beq.n	8002cfa <HAL_DMA_Init+0x3e6>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a19      	ldr	r2, [pc, #100]	; (8002d54 <HAL_DMA_Init+0x440>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d003      	beq.n	8002cfa <HAL_DMA_Init+0x3e6>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a18      	ldr	r2, [pc, #96]	; (8002d58 <HAL_DMA_Init+0x444>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2202      	movs	r2, #2
 8002d08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002d14:	697a      	ldr	r2, [r7, #20]
 8002d16:	4b11      	ldr	r3, [pc, #68]	; (8002d5c <HAL_DMA_Init+0x448>)
 8002d18:	4013      	ands	r3, r2
 8002d1a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	2b40      	cmp	r3, #64	; 0x40
 8002d22:	d01d      	beq.n	8002d60 <HAL_DMA_Init+0x44c>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	2b80      	cmp	r3, #128	; 0x80
 8002d2a:	d102      	bne.n	8002d32 <HAL_DMA_Init+0x41e>
 8002d2c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d30:	e017      	b.n	8002d62 <HAL_DMA_Init+0x44e>
 8002d32:	2300      	movs	r3, #0
 8002d34:	e015      	b.n	8002d62 <HAL_DMA_Init+0x44e>
 8002d36:	bf00      	nop
 8002d38:	fe10803f 	.word	0xfe10803f
 8002d3c:	58025408 	.word	0x58025408
 8002d40:	5802541c 	.word	0x5802541c
 8002d44:	58025430 	.word	0x58025430
 8002d48:	58025444 	.word	0x58025444
 8002d4c:	58025458 	.word	0x58025458
 8002d50:	5802546c 	.word	0x5802546c
 8002d54:	58025480 	.word	0x58025480
 8002d58:	58025494 	.word	0x58025494
 8002d5c:	fffe000f 	.word	0xfffe000f
 8002d60:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	68d2      	ldr	r2, [r2, #12]
 8002d66:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002d68:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002d70:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	695b      	ldr	r3, [r3, #20]
 8002d76:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002d78:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	699b      	ldr	r3, [r3, #24]
 8002d7e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002d80:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	69db      	ldr	r3, [r3, #28]
 8002d86:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002d88:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a1b      	ldr	r3, [r3, #32]
 8002d8e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002d90:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002d92:	697a      	ldr	r2, [r7, #20]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	697a      	ldr	r2, [r7, #20]
 8002d9e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	461a      	mov	r2, r3
 8002da6:	4b6e      	ldr	r3, [pc, #440]	; (8002f60 <HAL_DMA_Init+0x64c>)
 8002da8:	4413      	add	r3, r2
 8002daa:	4a6e      	ldr	r2, [pc, #440]	; (8002f64 <HAL_DMA_Init+0x650>)
 8002dac:	fba2 2303 	umull	r2, r3, r2, r3
 8002db0:	091b      	lsrs	r3, r3, #4
 8002db2:	009a      	lsls	r2, r3, #2
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f001 f82f 	bl	8003e1c <DMA_CalcBaseAndBitshift>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dc6:	f003 031f 	and.w	r3, r3, #31
 8002dca:	2201      	movs	r2, #1
 8002dcc:	409a      	lsls	r2, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	605a      	str	r2, [r3, #4]
 8002dd2:	e008      	b.n	8002de6 <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2240      	movs	r2, #64	; 0x40
 8002dd8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2203      	movs	r2, #3
 8002dde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e0b7      	b.n	8002f56 <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a5f      	ldr	r2, [pc, #380]	; (8002f68 <HAL_DMA_Init+0x654>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d072      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a5d      	ldr	r2, [pc, #372]	; (8002f6c <HAL_DMA_Init+0x658>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d06d      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a5c      	ldr	r2, [pc, #368]	; (8002f70 <HAL_DMA_Init+0x65c>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d068      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a5a      	ldr	r2, [pc, #360]	; (8002f74 <HAL_DMA_Init+0x660>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d063      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a59      	ldr	r2, [pc, #356]	; (8002f78 <HAL_DMA_Init+0x664>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d05e      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a57      	ldr	r2, [pc, #348]	; (8002f7c <HAL_DMA_Init+0x668>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d059      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a56      	ldr	r2, [pc, #344]	; (8002f80 <HAL_DMA_Init+0x66c>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d054      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a54      	ldr	r2, [pc, #336]	; (8002f84 <HAL_DMA_Init+0x670>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d04f      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a53      	ldr	r2, [pc, #332]	; (8002f88 <HAL_DMA_Init+0x674>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d04a      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a51      	ldr	r2, [pc, #324]	; (8002f8c <HAL_DMA_Init+0x678>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d045      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a50      	ldr	r2, [pc, #320]	; (8002f90 <HAL_DMA_Init+0x67c>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d040      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a4e      	ldr	r2, [pc, #312]	; (8002f94 <HAL_DMA_Init+0x680>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d03b      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a4d      	ldr	r2, [pc, #308]	; (8002f98 <HAL_DMA_Init+0x684>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d036      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a4b      	ldr	r2, [pc, #300]	; (8002f9c <HAL_DMA_Init+0x688>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d031      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a4a      	ldr	r2, [pc, #296]	; (8002fa0 <HAL_DMA_Init+0x68c>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d02c      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a48      	ldr	r2, [pc, #288]	; (8002fa4 <HAL_DMA_Init+0x690>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d027      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a47      	ldr	r2, [pc, #284]	; (8002fa8 <HAL_DMA_Init+0x694>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d022      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a45      	ldr	r2, [pc, #276]	; (8002fac <HAL_DMA_Init+0x698>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d01d      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a44      	ldr	r2, [pc, #272]	; (8002fb0 <HAL_DMA_Init+0x69c>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d018      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a42      	ldr	r2, [pc, #264]	; (8002fb4 <HAL_DMA_Init+0x6a0>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d013      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a41      	ldr	r2, [pc, #260]	; (8002fb8 <HAL_DMA_Init+0x6a4>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d00e      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a3f      	ldr	r2, [pc, #252]	; (8002fbc <HAL_DMA_Init+0x6a8>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d009      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a3e      	ldr	r2, [pc, #248]	; (8002fc0 <HAL_DMA_Init+0x6ac>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d004      	beq.n	8002ed6 <HAL_DMA_Init+0x5c2>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a3c      	ldr	r2, [pc, #240]	; (8002fc4 <HAL_DMA_Init+0x6b0>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d101      	bne.n	8002eda <HAL_DMA_Init+0x5c6>
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e000      	b.n	8002edc <HAL_DMA_Init+0x5c8>
 8002eda:	2300      	movs	r3, #0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d032      	beq.n	8002f46 <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f001 f8c9 	bl	8004078 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	2b80      	cmp	r3, #128	; 0x80
 8002eec:	d102      	bne.n	8002ef4 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685a      	ldr	r2, [r3, #4]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002efc:	b2d2      	uxtb	r2, r2
 8002efe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002f04:	687a      	ldr	r2, [r7, #4]
 8002f06:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002f08:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d010      	beq.n	8002f34 <HAL_DMA_Init+0x620>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	2b08      	cmp	r3, #8
 8002f18:	d80c      	bhi.n	8002f34 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f001 f946 	bl	80041ac <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002f30:	605a      	str	r2, [r3, #4]
 8002f32:	e008      	b.n	8002f46 <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2200      	movs	r2, #0
 8002f44:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002f54:	2300      	movs	r3, #0
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	3718      	adds	r7, #24
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	a7fdabf8 	.word	0xa7fdabf8
 8002f64:	cccccccd 	.word	0xcccccccd
 8002f68:	40020010 	.word	0x40020010
 8002f6c:	40020028 	.word	0x40020028
 8002f70:	40020040 	.word	0x40020040
 8002f74:	40020058 	.word	0x40020058
 8002f78:	40020070 	.word	0x40020070
 8002f7c:	40020088 	.word	0x40020088
 8002f80:	400200a0 	.word	0x400200a0
 8002f84:	400200b8 	.word	0x400200b8
 8002f88:	40020410 	.word	0x40020410
 8002f8c:	40020428 	.word	0x40020428
 8002f90:	40020440 	.word	0x40020440
 8002f94:	40020458 	.word	0x40020458
 8002f98:	40020470 	.word	0x40020470
 8002f9c:	40020488 	.word	0x40020488
 8002fa0:	400204a0 	.word	0x400204a0
 8002fa4:	400204b8 	.word	0x400204b8
 8002fa8:	58025408 	.word	0x58025408
 8002fac:	5802541c 	.word	0x5802541c
 8002fb0:	58025430 	.word	0x58025430
 8002fb4:	58025444 	.word	0x58025444
 8002fb8:	58025458 	.word	0x58025458
 8002fbc:	5802546c 	.word	0x5802546c
 8002fc0:	58025480 	.word	0x58025480
 8002fc4:	58025494 	.word	0x58025494

08002fc8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b08a      	sub	sp, #40	; 0x28
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002fd4:	4b67      	ldr	r3, [pc, #412]	; (8003174 <HAL_DMA_IRQHandler+0x1ac>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a67      	ldr	r2, [pc, #412]	; (8003178 <HAL_DMA_IRQHandler+0x1b0>)
 8002fda:	fba2 2303 	umull	r2, r3, r2, r3
 8002fde:	0a9b      	lsrs	r3, r3, #10
 8002fe0:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fe6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fec:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8002fee:	6a3b      	ldr	r3, [r7, #32]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a5f      	ldr	r2, [pc, #380]	; (800317c <HAL_DMA_IRQHandler+0x1b4>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d04a      	beq.n	800309a <HAL_DMA_IRQHandler+0xd2>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a5d      	ldr	r2, [pc, #372]	; (8003180 <HAL_DMA_IRQHandler+0x1b8>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d045      	beq.n	800309a <HAL_DMA_IRQHandler+0xd2>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a5c      	ldr	r2, [pc, #368]	; (8003184 <HAL_DMA_IRQHandler+0x1bc>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d040      	beq.n	800309a <HAL_DMA_IRQHandler+0xd2>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a5a      	ldr	r2, [pc, #360]	; (8003188 <HAL_DMA_IRQHandler+0x1c0>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d03b      	beq.n	800309a <HAL_DMA_IRQHandler+0xd2>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a59      	ldr	r2, [pc, #356]	; (800318c <HAL_DMA_IRQHandler+0x1c4>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d036      	beq.n	800309a <HAL_DMA_IRQHandler+0xd2>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a57      	ldr	r2, [pc, #348]	; (8003190 <HAL_DMA_IRQHandler+0x1c8>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d031      	beq.n	800309a <HAL_DMA_IRQHandler+0xd2>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a56      	ldr	r2, [pc, #344]	; (8003194 <HAL_DMA_IRQHandler+0x1cc>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d02c      	beq.n	800309a <HAL_DMA_IRQHandler+0xd2>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a54      	ldr	r2, [pc, #336]	; (8003198 <HAL_DMA_IRQHandler+0x1d0>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d027      	beq.n	800309a <HAL_DMA_IRQHandler+0xd2>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a53      	ldr	r2, [pc, #332]	; (800319c <HAL_DMA_IRQHandler+0x1d4>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d022      	beq.n	800309a <HAL_DMA_IRQHandler+0xd2>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a51      	ldr	r2, [pc, #324]	; (80031a0 <HAL_DMA_IRQHandler+0x1d8>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d01d      	beq.n	800309a <HAL_DMA_IRQHandler+0xd2>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a50      	ldr	r2, [pc, #320]	; (80031a4 <HAL_DMA_IRQHandler+0x1dc>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d018      	beq.n	800309a <HAL_DMA_IRQHandler+0xd2>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a4e      	ldr	r2, [pc, #312]	; (80031a8 <HAL_DMA_IRQHandler+0x1e0>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d013      	beq.n	800309a <HAL_DMA_IRQHandler+0xd2>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a4d      	ldr	r2, [pc, #308]	; (80031ac <HAL_DMA_IRQHandler+0x1e4>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d00e      	beq.n	800309a <HAL_DMA_IRQHandler+0xd2>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a4b      	ldr	r2, [pc, #300]	; (80031b0 <HAL_DMA_IRQHandler+0x1e8>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d009      	beq.n	800309a <HAL_DMA_IRQHandler+0xd2>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a4a      	ldr	r2, [pc, #296]	; (80031b4 <HAL_DMA_IRQHandler+0x1ec>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d004      	beq.n	800309a <HAL_DMA_IRQHandler+0xd2>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a48      	ldr	r2, [pc, #288]	; (80031b8 <HAL_DMA_IRQHandler+0x1f0>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d101      	bne.n	800309e <HAL_DMA_IRQHandler+0xd6>
 800309a:	2301      	movs	r3, #1
 800309c:	e000      	b.n	80030a0 <HAL_DMA_IRQHandler+0xd8>
 800309e:	2300      	movs	r3, #0
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	f000 842b 	beq.w	80038fc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030aa:	f003 031f 	and.w	r3, r3, #31
 80030ae:	2208      	movs	r2, #8
 80030b0:	409a      	lsls	r2, r3
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	4013      	ands	r3, r2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	f000 80a2 	beq.w	8003200 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a2e      	ldr	r2, [pc, #184]	; (800317c <HAL_DMA_IRQHandler+0x1b4>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d04a      	beq.n	800315c <HAL_DMA_IRQHandler+0x194>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a2d      	ldr	r2, [pc, #180]	; (8003180 <HAL_DMA_IRQHandler+0x1b8>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d045      	beq.n	800315c <HAL_DMA_IRQHandler+0x194>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a2b      	ldr	r2, [pc, #172]	; (8003184 <HAL_DMA_IRQHandler+0x1bc>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d040      	beq.n	800315c <HAL_DMA_IRQHandler+0x194>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a2a      	ldr	r2, [pc, #168]	; (8003188 <HAL_DMA_IRQHandler+0x1c0>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d03b      	beq.n	800315c <HAL_DMA_IRQHandler+0x194>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a28      	ldr	r2, [pc, #160]	; (800318c <HAL_DMA_IRQHandler+0x1c4>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d036      	beq.n	800315c <HAL_DMA_IRQHandler+0x194>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a27      	ldr	r2, [pc, #156]	; (8003190 <HAL_DMA_IRQHandler+0x1c8>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d031      	beq.n	800315c <HAL_DMA_IRQHandler+0x194>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a25      	ldr	r2, [pc, #148]	; (8003194 <HAL_DMA_IRQHandler+0x1cc>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d02c      	beq.n	800315c <HAL_DMA_IRQHandler+0x194>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a24      	ldr	r2, [pc, #144]	; (8003198 <HAL_DMA_IRQHandler+0x1d0>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d027      	beq.n	800315c <HAL_DMA_IRQHandler+0x194>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a22      	ldr	r2, [pc, #136]	; (800319c <HAL_DMA_IRQHandler+0x1d4>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d022      	beq.n	800315c <HAL_DMA_IRQHandler+0x194>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a21      	ldr	r2, [pc, #132]	; (80031a0 <HAL_DMA_IRQHandler+0x1d8>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d01d      	beq.n	800315c <HAL_DMA_IRQHandler+0x194>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a1f      	ldr	r2, [pc, #124]	; (80031a4 <HAL_DMA_IRQHandler+0x1dc>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d018      	beq.n	800315c <HAL_DMA_IRQHandler+0x194>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a1e      	ldr	r2, [pc, #120]	; (80031a8 <HAL_DMA_IRQHandler+0x1e0>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d013      	beq.n	800315c <HAL_DMA_IRQHandler+0x194>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a1c      	ldr	r2, [pc, #112]	; (80031ac <HAL_DMA_IRQHandler+0x1e4>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d00e      	beq.n	800315c <HAL_DMA_IRQHandler+0x194>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a1b      	ldr	r2, [pc, #108]	; (80031b0 <HAL_DMA_IRQHandler+0x1e8>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d009      	beq.n	800315c <HAL_DMA_IRQHandler+0x194>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a19      	ldr	r2, [pc, #100]	; (80031b4 <HAL_DMA_IRQHandler+0x1ec>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d004      	beq.n	800315c <HAL_DMA_IRQHandler+0x194>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a18      	ldr	r2, [pc, #96]	; (80031b8 <HAL_DMA_IRQHandler+0x1f0>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d12f      	bne.n	80031bc <HAL_DMA_IRQHandler+0x1f4>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0304 	and.w	r3, r3, #4
 8003166:	2b00      	cmp	r3, #0
 8003168:	bf14      	ite	ne
 800316a:	2301      	movne	r3, #1
 800316c:	2300      	moveq	r3, #0
 800316e:	b2db      	uxtb	r3, r3
 8003170:	e02e      	b.n	80031d0 <HAL_DMA_IRQHandler+0x208>
 8003172:	bf00      	nop
 8003174:	20000004 	.word	0x20000004
 8003178:	1b4e81b5 	.word	0x1b4e81b5
 800317c:	40020010 	.word	0x40020010
 8003180:	40020028 	.word	0x40020028
 8003184:	40020040 	.word	0x40020040
 8003188:	40020058 	.word	0x40020058
 800318c:	40020070 	.word	0x40020070
 8003190:	40020088 	.word	0x40020088
 8003194:	400200a0 	.word	0x400200a0
 8003198:	400200b8 	.word	0x400200b8
 800319c:	40020410 	.word	0x40020410
 80031a0:	40020428 	.word	0x40020428
 80031a4:	40020440 	.word	0x40020440
 80031a8:	40020458 	.word	0x40020458
 80031ac:	40020470 	.word	0x40020470
 80031b0:	40020488 	.word	0x40020488
 80031b4:	400204a0 	.word	0x400204a0
 80031b8:	400204b8 	.word	0x400204b8
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0308 	and.w	r3, r3, #8
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	bf14      	ite	ne
 80031ca:	2301      	movne	r3, #1
 80031cc:	2300      	moveq	r3, #0
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d015      	beq.n	8003200 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 0204 	bic.w	r2, r2, #4
 80031e2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031e8:	f003 031f 	and.w	r3, r3, #31
 80031ec:	2208      	movs	r2, #8
 80031ee:	409a      	lsls	r2, r3
 80031f0:	6a3b      	ldr	r3, [r7, #32]
 80031f2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031f8:	f043 0201 	orr.w	r2, r3, #1
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003204:	f003 031f 	and.w	r3, r3, #31
 8003208:	69ba      	ldr	r2, [r7, #24]
 800320a:	fa22 f303 	lsr.w	r3, r2, r3
 800320e:	f003 0301 	and.w	r3, r3, #1
 8003212:	2b00      	cmp	r3, #0
 8003214:	d06e      	beq.n	80032f4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a69      	ldr	r2, [pc, #420]	; (80033c0 <HAL_DMA_IRQHandler+0x3f8>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d04a      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x2ee>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a67      	ldr	r2, [pc, #412]	; (80033c4 <HAL_DMA_IRQHandler+0x3fc>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d045      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x2ee>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a66      	ldr	r2, [pc, #408]	; (80033c8 <HAL_DMA_IRQHandler+0x400>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d040      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x2ee>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a64      	ldr	r2, [pc, #400]	; (80033cc <HAL_DMA_IRQHandler+0x404>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d03b      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x2ee>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a63      	ldr	r2, [pc, #396]	; (80033d0 <HAL_DMA_IRQHandler+0x408>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d036      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x2ee>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a61      	ldr	r2, [pc, #388]	; (80033d4 <HAL_DMA_IRQHandler+0x40c>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d031      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x2ee>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a60      	ldr	r2, [pc, #384]	; (80033d8 <HAL_DMA_IRQHandler+0x410>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d02c      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x2ee>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a5e      	ldr	r2, [pc, #376]	; (80033dc <HAL_DMA_IRQHandler+0x414>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d027      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x2ee>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a5d      	ldr	r2, [pc, #372]	; (80033e0 <HAL_DMA_IRQHandler+0x418>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d022      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x2ee>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a5b      	ldr	r2, [pc, #364]	; (80033e4 <HAL_DMA_IRQHandler+0x41c>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d01d      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x2ee>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a5a      	ldr	r2, [pc, #360]	; (80033e8 <HAL_DMA_IRQHandler+0x420>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d018      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x2ee>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a58      	ldr	r2, [pc, #352]	; (80033ec <HAL_DMA_IRQHandler+0x424>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d013      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x2ee>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a57      	ldr	r2, [pc, #348]	; (80033f0 <HAL_DMA_IRQHandler+0x428>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d00e      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x2ee>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a55      	ldr	r2, [pc, #340]	; (80033f4 <HAL_DMA_IRQHandler+0x42c>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d009      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x2ee>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a54      	ldr	r2, [pc, #336]	; (80033f8 <HAL_DMA_IRQHandler+0x430>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d004      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x2ee>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a52      	ldr	r2, [pc, #328]	; (80033fc <HAL_DMA_IRQHandler+0x434>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d10a      	bne.n	80032cc <HAL_DMA_IRQHandler+0x304>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	695b      	ldr	r3, [r3, #20]
 80032bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	bf14      	ite	ne
 80032c4:	2301      	movne	r3, #1
 80032c6:	2300      	moveq	r3, #0
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	e003      	b.n	80032d4 <HAL_DMA_IRQHandler+0x30c>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	2300      	movs	r3, #0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d00d      	beq.n	80032f4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032dc:	f003 031f 	and.w	r3, r3, #31
 80032e0:	2201      	movs	r2, #1
 80032e2:	409a      	lsls	r2, r3
 80032e4:	6a3b      	ldr	r3, [r7, #32]
 80032e6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ec:	f043 0202 	orr.w	r2, r3, #2
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032f8:	f003 031f 	and.w	r3, r3, #31
 80032fc:	2204      	movs	r2, #4
 80032fe:	409a      	lsls	r2, r3
 8003300:	69bb      	ldr	r3, [r7, #24]
 8003302:	4013      	ands	r3, r2
 8003304:	2b00      	cmp	r3, #0
 8003306:	f000 808f 	beq.w	8003428 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a2c      	ldr	r2, [pc, #176]	; (80033c0 <HAL_DMA_IRQHandler+0x3f8>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d04a      	beq.n	80033aa <HAL_DMA_IRQHandler+0x3e2>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a2a      	ldr	r2, [pc, #168]	; (80033c4 <HAL_DMA_IRQHandler+0x3fc>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d045      	beq.n	80033aa <HAL_DMA_IRQHandler+0x3e2>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a29      	ldr	r2, [pc, #164]	; (80033c8 <HAL_DMA_IRQHandler+0x400>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d040      	beq.n	80033aa <HAL_DMA_IRQHandler+0x3e2>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a27      	ldr	r2, [pc, #156]	; (80033cc <HAL_DMA_IRQHandler+0x404>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d03b      	beq.n	80033aa <HAL_DMA_IRQHandler+0x3e2>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a26      	ldr	r2, [pc, #152]	; (80033d0 <HAL_DMA_IRQHandler+0x408>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d036      	beq.n	80033aa <HAL_DMA_IRQHandler+0x3e2>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a24      	ldr	r2, [pc, #144]	; (80033d4 <HAL_DMA_IRQHandler+0x40c>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d031      	beq.n	80033aa <HAL_DMA_IRQHandler+0x3e2>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a23      	ldr	r2, [pc, #140]	; (80033d8 <HAL_DMA_IRQHandler+0x410>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d02c      	beq.n	80033aa <HAL_DMA_IRQHandler+0x3e2>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a21      	ldr	r2, [pc, #132]	; (80033dc <HAL_DMA_IRQHandler+0x414>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d027      	beq.n	80033aa <HAL_DMA_IRQHandler+0x3e2>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a20      	ldr	r2, [pc, #128]	; (80033e0 <HAL_DMA_IRQHandler+0x418>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d022      	beq.n	80033aa <HAL_DMA_IRQHandler+0x3e2>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a1e      	ldr	r2, [pc, #120]	; (80033e4 <HAL_DMA_IRQHandler+0x41c>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d01d      	beq.n	80033aa <HAL_DMA_IRQHandler+0x3e2>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a1d      	ldr	r2, [pc, #116]	; (80033e8 <HAL_DMA_IRQHandler+0x420>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d018      	beq.n	80033aa <HAL_DMA_IRQHandler+0x3e2>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a1b      	ldr	r2, [pc, #108]	; (80033ec <HAL_DMA_IRQHandler+0x424>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d013      	beq.n	80033aa <HAL_DMA_IRQHandler+0x3e2>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a1a      	ldr	r2, [pc, #104]	; (80033f0 <HAL_DMA_IRQHandler+0x428>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d00e      	beq.n	80033aa <HAL_DMA_IRQHandler+0x3e2>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a18      	ldr	r2, [pc, #96]	; (80033f4 <HAL_DMA_IRQHandler+0x42c>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d009      	beq.n	80033aa <HAL_DMA_IRQHandler+0x3e2>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a17      	ldr	r2, [pc, #92]	; (80033f8 <HAL_DMA_IRQHandler+0x430>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d004      	beq.n	80033aa <HAL_DMA_IRQHandler+0x3e2>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a15      	ldr	r2, [pc, #84]	; (80033fc <HAL_DMA_IRQHandler+0x434>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d12a      	bne.n	8003400 <HAL_DMA_IRQHandler+0x438>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0302 	and.w	r3, r3, #2
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	bf14      	ite	ne
 80033b8:	2301      	movne	r3, #1
 80033ba:	2300      	moveq	r3, #0
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	e023      	b.n	8003408 <HAL_DMA_IRQHandler+0x440>
 80033c0:	40020010 	.word	0x40020010
 80033c4:	40020028 	.word	0x40020028
 80033c8:	40020040 	.word	0x40020040
 80033cc:	40020058 	.word	0x40020058
 80033d0:	40020070 	.word	0x40020070
 80033d4:	40020088 	.word	0x40020088
 80033d8:	400200a0 	.word	0x400200a0
 80033dc:	400200b8 	.word	0x400200b8
 80033e0:	40020410 	.word	0x40020410
 80033e4:	40020428 	.word	0x40020428
 80033e8:	40020440 	.word	0x40020440
 80033ec:	40020458 	.word	0x40020458
 80033f0:	40020470 	.word	0x40020470
 80033f4:	40020488 	.word	0x40020488
 80033f8:	400204a0 	.word	0x400204a0
 80033fc:	400204b8 	.word	0x400204b8
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2300      	movs	r3, #0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d00d      	beq.n	8003428 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003410:	f003 031f 	and.w	r3, r3, #31
 8003414:	2204      	movs	r2, #4
 8003416:	409a      	lsls	r2, r3
 8003418:	6a3b      	ldr	r3, [r7, #32]
 800341a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003420:	f043 0204 	orr.w	r2, r3, #4
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800342c:	f003 031f 	and.w	r3, r3, #31
 8003430:	2210      	movs	r2, #16
 8003432:	409a      	lsls	r2, r3
 8003434:	69bb      	ldr	r3, [r7, #24]
 8003436:	4013      	ands	r3, r2
 8003438:	2b00      	cmp	r3, #0
 800343a:	f000 80a6 	beq.w	800358a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a85      	ldr	r2, [pc, #532]	; (8003658 <HAL_DMA_IRQHandler+0x690>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d04a      	beq.n	80034de <HAL_DMA_IRQHandler+0x516>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a83      	ldr	r2, [pc, #524]	; (800365c <HAL_DMA_IRQHandler+0x694>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d045      	beq.n	80034de <HAL_DMA_IRQHandler+0x516>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a82      	ldr	r2, [pc, #520]	; (8003660 <HAL_DMA_IRQHandler+0x698>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d040      	beq.n	80034de <HAL_DMA_IRQHandler+0x516>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a80      	ldr	r2, [pc, #512]	; (8003664 <HAL_DMA_IRQHandler+0x69c>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d03b      	beq.n	80034de <HAL_DMA_IRQHandler+0x516>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a7f      	ldr	r2, [pc, #508]	; (8003668 <HAL_DMA_IRQHandler+0x6a0>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d036      	beq.n	80034de <HAL_DMA_IRQHandler+0x516>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a7d      	ldr	r2, [pc, #500]	; (800366c <HAL_DMA_IRQHandler+0x6a4>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d031      	beq.n	80034de <HAL_DMA_IRQHandler+0x516>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a7c      	ldr	r2, [pc, #496]	; (8003670 <HAL_DMA_IRQHandler+0x6a8>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d02c      	beq.n	80034de <HAL_DMA_IRQHandler+0x516>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a7a      	ldr	r2, [pc, #488]	; (8003674 <HAL_DMA_IRQHandler+0x6ac>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d027      	beq.n	80034de <HAL_DMA_IRQHandler+0x516>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a79      	ldr	r2, [pc, #484]	; (8003678 <HAL_DMA_IRQHandler+0x6b0>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d022      	beq.n	80034de <HAL_DMA_IRQHandler+0x516>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a77      	ldr	r2, [pc, #476]	; (800367c <HAL_DMA_IRQHandler+0x6b4>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d01d      	beq.n	80034de <HAL_DMA_IRQHandler+0x516>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a76      	ldr	r2, [pc, #472]	; (8003680 <HAL_DMA_IRQHandler+0x6b8>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d018      	beq.n	80034de <HAL_DMA_IRQHandler+0x516>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a74      	ldr	r2, [pc, #464]	; (8003684 <HAL_DMA_IRQHandler+0x6bc>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d013      	beq.n	80034de <HAL_DMA_IRQHandler+0x516>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a73      	ldr	r2, [pc, #460]	; (8003688 <HAL_DMA_IRQHandler+0x6c0>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d00e      	beq.n	80034de <HAL_DMA_IRQHandler+0x516>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a71      	ldr	r2, [pc, #452]	; (800368c <HAL_DMA_IRQHandler+0x6c4>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d009      	beq.n	80034de <HAL_DMA_IRQHandler+0x516>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a70      	ldr	r2, [pc, #448]	; (8003690 <HAL_DMA_IRQHandler+0x6c8>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d004      	beq.n	80034de <HAL_DMA_IRQHandler+0x516>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a6e      	ldr	r2, [pc, #440]	; (8003694 <HAL_DMA_IRQHandler+0x6cc>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d10a      	bne.n	80034f4 <HAL_DMA_IRQHandler+0x52c>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0308 	and.w	r3, r3, #8
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	bf14      	ite	ne
 80034ec:	2301      	movne	r3, #1
 80034ee:	2300      	moveq	r3, #0
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	e009      	b.n	8003508 <HAL_DMA_IRQHandler+0x540>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0304 	and.w	r3, r3, #4
 80034fe:	2b00      	cmp	r3, #0
 8003500:	bf14      	ite	ne
 8003502:	2301      	movne	r3, #1
 8003504:	2300      	moveq	r3, #0
 8003506:	b2db      	uxtb	r3, r3
 8003508:	2b00      	cmp	r3, #0
 800350a:	d03e      	beq.n	800358a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003510:	f003 031f 	and.w	r3, r3, #31
 8003514:	2210      	movs	r2, #16
 8003516:	409a      	lsls	r2, r3
 8003518:	6a3b      	ldr	r3, [r7, #32]
 800351a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d018      	beq.n	800355c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d108      	bne.n	800354a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353c:	2b00      	cmp	r3, #0
 800353e:	d024      	beq.n	800358a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	4798      	blx	r3
 8003548:	e01f      	b.n	800358a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800354e:	2b00      	cmp	r3, #0
 8003550:	d01b      	beq.n	800358a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	4798      	blx	r3
 800355a:	e016      	b.n	800358a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003566:	2b00      	cmp	r3, #0
 8003568:	d107      	bne.n	800357a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f022 0208 	bic.w	r2, r2, #8
 8003578:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357e:	2b00      	cmp	r3, #0
 8003580:	d003      	beq.n	800358a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800358e:	f003 031f 	and.w	r3, r3, #31
 8003592:	2220      	movs	r2, #32
 8003594:	409a      	lsls	r2, r3
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	4013      	ands	r3, r2
 800359a:	2b00      	cmp	r3, #0
 800359c:	f000 8110 	beq.w	80037c0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a2c      	ldr	r2, [pc, #176]	; (8003658 <HAL_DMA_IRQHandler+0x690>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d04a      	beq.n	8003640 <HAL_DMA_IRQHandler+0x678>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a2b      	ldr	r2, [pc, #172]	; (800365c <HAL_DMA_IRQHandler+0x694>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d045      	beq.n	8003640 <HAL_DMA_IRQHandler+0x678>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a29      	ldr	r2, [pc, #164]	; (8003660 <HAL_DMA_IRQHandler+0x698>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d040      	beq.n	8003640 <HAL_DMA_IRQHandler+0x678>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a28      	ldr	r2, [pc, #160]	; (8003664 <HAL_DMA_IRQHandler+0x69c>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d03b      	beq.n	8003640 <HAL_DMA_IRQHandler+0x678>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a26      	ldr	r2, [pc, #152]	; (8003668 <HAL_DMA_IRQHandler+0x6a0>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d036      	beq.n	8003640 <HAL_DMA_IRQHandler+0x678>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a25      	ldr	r2, [pc, #148]	; (800366c <HAL_DMA_IRQHandler+0x6a4>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d031      	beq.n	8003640 <HAL_DMA_IRQHandler+0x678>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a23      	ldr	r2, [pc, #140]	; (8003670 <HAL_DMA_IRQHandler+0x6a8>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d02c      	beq.n	8003640 <HAL_DMA_IRQHandler+0x678>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a22      	ldr	r2, [pc, #136]	; (8003674 <HAL_DMA_IRQHandler+0x6ac>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d027      	beq.n	8003640 <HAL_DMA_IRQHandler+0x678>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a20      	ldr	r2, [pc, #128]	; (8003678 <HAL_DMA_IRQHandler+0x6b0>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d022      	beq.n	8003640 <HAL_DMA_IRQHandler+0x678>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a1f      	ldr	r2, [pc, #124]	; (800367c <HAL_DMA_IRQHandler+0x6b4>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d01d      	beq.n	8003640 <HAL_DMA_IRQHandler+0x678>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a1d      	ldr	r2, [pc, #116]	; (8003680 <HAL_DMA_IRQHandler+0x6b8>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d018      	beq.n	8003640 <HAL_DMA_IRQHandler+0x678>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a1c      	ldr	r2, [pc, #112]	; (8003684 <HAL_DMA_IRQHandler+0x6bc>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d013      	beq.n	8003640 <HAL_DMA_IRQHandler+0x678>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a1a      	ldr	r2, [pc, #104]	; (8003688 <HAL_DMA_IRQHandler+0x6c0>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d00e      	beq.n	8003640 <HAL_DMA_IRQHandler+0x678>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a19      	ldr	r2, [pc, #100]	; (800368c <HAL_DMA_IRQHandler+0x6c4>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d009      	beq.n	8003640 <HAL_DMA_IRQHandler+0x678>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a17      	ldr	r2, [pc, #92]	; (8003690 <HAL_DMA_IRQHandler+0x6c8>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d004      	beq.n	8003640 <HAL_DMA_IRQHandler+0x678>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a16      	ldr	r2, [pc, #88]	; (8003694 <HAL_DMA_IRQHandler+0x6cc>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d12b      	bne.n	8003698 <HAL_DMA_IRQHandler+0x6d0>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0310 	and.w	r3, r3, #16
 800364a:	2b00      	cmp	r3, #0
 800364c:	bf14      	ite	ne
 800364e:	2301      	movne	r3, #1
 8003650:	2300      	moveq	r3, #0
 8003652:	b2db      	uxtb	r3, r3
 8003654:	e02a      	b.n	80036ac <HAL_DMA_IRQHandler+0x6e4>
 8003656:	bf00      	nop
 8003658:	40020010 	.word	0x40020010
 800365c:	40020028 	.word	0x40020028
 8003660:	40020040 	.word	0x40020040
 8003664:	40020058 	.word	0x40020058
 8003668:	40020070 	.word	0x40020070
 800366c:	40020088 	.word	0x40020088
 8003670:	400200a0 	.word	0x400200a0
 8003674:	400200b8 	.word	0x400200b8
 8003678:	40020410 	.word	0x40020410
 800367c:	40020428 	.word	0x40020428
 8003680:	40020440 	.word	0x40020440
 8003684:	40020458 	.word	0x40020458
 8003688:	40020470 	.word	0x40020470
 800368c:	40020488 	.word	0x40020488
 8003690:	400204a0 	.word	0x400204a0
 8003694:	400204b8 	.word	0x400204b8
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0302 	and.w	r3, r3, #2
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	bf14      	ite	ne
 80036a6:	2301      	movne	r3, #1
 80036a8:	2300      	moveq	r3, #0
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f000 8087 	beq.w	80037c0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b6:	f003 031f 	and.w	r3, r3, #31
 80036ba:	2220      	movs	r2, #32
 80036bc:	409a      	lsls	r2, r3
 80036be:	6a3b      	ldr	r3, [r7, #32]
 80036c0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	2b04      	cmp	r3, #4
 80036cc:	d139      	bne.n	8003742 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f022 0216 	bic.w	r2, r2, #22
 80036dc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	695a      	ldr	r2, [r3, #20]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036ec:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d103      	bne.n	80036fe <HAL_DMA_IRQHandler+0x736>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d007      	beq.n	800370e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f022 0208 	bic.w	r2, r2, #8
 800370c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003712:	f003 031f 	and.w	r3, r3, #31
 8003716:	223f      	movs	r2, #63	; 0x3f
 8003718:	409a      	lsls	r2, r3
 800371a:	6a3b      	ldr	r3, [r7, #32]
 800371c:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2201      	movs	r2, #1
 800372a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003732:	2b00      	cmp	r3, #0
 8003734:	f000 834a 	beq.w	8003dcc <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	4798      	blx	r3
          }
          return;
 8003740:	e344      	b.n	8003dcc <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d018      	beq.n	8003782 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d108      	bne.n	8003770 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003762:	2b00      	cmp	r3, #0
 8003764:	d02c      	beq.n	80037c0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	4798      	blx	r3
 800376e:	e027      	b.n	80037c0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003774:	2b00      	cmp	r3, #0
 8003776:	d023      	beq.n	80037c0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800377c:	6878      	ldr	r0, [r7, #4]
 800377e:	4798      	blx	r3
 8003780:	e01e      	b.n	80037c0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800378c:	2b00      	cmp	r3, #0
 800378e:	d10f      	bne.n	80037b0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f022 0210 	bic.w	r2, r2, #16
 800379e:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d003      	beq.n	80037c0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	f000 8306 	beq.w	8003dd6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ce:	f003 0301 	and.w	r3, r3, #1
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	f000 8088 	beq.w	80038e8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2204      	movs	r2, #4
 80037dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a7a      	ldr	r2, [pc, #488]	; (80039d0 <HAL_DMA_IRQHandler+0xa08>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d04a      	beq.n	8003880 <HAL_DMA_IRQHandler+0x8b8>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a79      	ldr	r2, [pc, #484]	; (80039d4 <HAL_DMA_IRQHandler+0xa0c>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d045      	beq.n	8003880 <HAL_DMA_IRQHandler+0x8b8>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a77      	ldr	r2, [pc, #476]	; (80039d8 <HAL_DMA_IRQHandler+0xa10>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d040      	beq.n	8003880 <HAL_DMA_IRQHandler+0x8b8>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a76      	ldr	r2, [pc, #472]	; (80039dc <HAL_DMA_IRQHandler+0xa14>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d03b      	beq.n	8003880 <HAL_DMA_IRQHandler+0x8b8>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a74      	ldr	r2, [pc, #464]	; (80039e0 <HAL_DMA_IRQHandler+0xa18>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d036      	beq.n	8003880 <HAL_DMA_IRQHandler+0x8b8>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a73      	ldr	r2, [pc, #460]	; (80039e4 <HAL_DMA_IRQHandler+0xa1c>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d031      	beq.n	8003880 <HAL_DMA_IRQHandler+0x8b8>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a71      	ldr	r2, [pc, #452]	; (80039e8 <HAL_DMA_IRQHandler+0xa20>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d02c      	beq.n	8003880 <HAL_DMA_IRQHandler+0x8b8>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a70      	ldr	r2, [pc, #448]	; (80039ec <HAL_DMA_IRQHandler+0xa24>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d027      	beq.n	8003880 <HAL_DMA_IRQHandler+0x8b8>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a6e      	ldr	r2, [pc, #440]	; (80039f0 <HAL_DMA_IRQHandler+0xa28>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d022      	beq.n	8003880 <HAL_DMA_IRQHandler+0x8b8>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a6d      	ldr	r2, [pc, #436]	; (80039f4 <HAL_DMA_IRQHandler+0xa2c>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d01d      	beq.n	8003880 <HAL_DMA_IRQHandler+0x8b8>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a6b      	ldr	r2, [pc, #428]	; (80039f8 <HAL_DMA_IRQHandler+0xa30>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d018      	beq.n	8003880 <HAL_DMA_IRQHandler+0x8b8>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a6a      	ldr	r2, [pc, #424]	; (80039fc <HAL_DMA_IRQHandler+0xa34>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d013      	beq.n	8003880 <HAL_DMA_IRQHandler+0x8b8>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a68      	ldr	r2, [pc, #416]	; (8003a00 <HAL_DMA_IRQHandler+0xa38>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d00e      	beq.n	8003880 <HAL_DMA_IRQHandler+0x8b8>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a67      	ldr	r2, [pc, #412]	; (8003a04 <HAL_DMA_IRQHandler+0xa3c>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d009      	beq.n	8003880 <HAL_DMA_IRQHandler+0x8b8>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a65      	ldr	r2, [pc, #404]	; (8003a08 <HAL_DMA_IRQHandler+0xa40>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d004      	beq.n	8003880 <HAL_DMA_IRQHandler+0x8b8>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a64      	ldr	r2, [pc, #400]	; (8003a0c <HAL_DMA_IRQHandler+0xa44>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d108      	bne.n	8003892 <HAL_DMA_IRQHandler+0x8ca>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f022 0201 	bic.w	r2, r2, #1
 800388e:	601a      	str	r2, [r3, #0]
 8003890:	e007      	b.n	80038a2 <HAL_DMA_IRQHandler+0x8da>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 0201 	bic.w	r2, r2, #1
 80038a0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	3301      	adds	r3, #1
 80038a6:	60fb      	str	r3, [r7, #12]
 80038a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d307      	bcc.n	80038be <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0301 	and.w	r3, r3, #1
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d1f2      	bne.n	80038a2 <HAL_DMA_IRQHandler+0x8da>
 80038bc:	e000      	b.n	80038c0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80038be:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0301 	and.w	r3, r3, #1
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d004      	beq.n	80038e0 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2203      	movs	r2, #3
 80038da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80038de:	e003      	b.n	80038e8 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	f000 8272 	beq.w	8003dd6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	4798      	blx	r3
 80038fa:	e26c      	b.n	8003dd6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a43      	ldr	r2, [pc, #268]	; (8003a10 <HAL_DMA_IRQHandler+0xa48>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d022      	beq.n	800394c <HAL_DMA_IRQHandler+0x984>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a42      	ldr	r2, [pc, #264]	; (8003a14 <HAL_DMA_IRQHandler+0xa4c>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d01d      	beq.n	800394c <HAL_DMA_IRQHandler+0x984>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a40      	ldr	r2, [pc, #256]	; (8003a18 <HAL_DMA_IRQHandler+0xa50>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d018      	beq.n	800394c <HAL_DMA_IRQHandler+0x984>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a3f      	ldr	r2, [pc, #252]	; (8003a1c <HAL_DMA_IRQHandler+0xa54>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d013      	beq.n	800394c <HAL_DMA_IRQHandler+0x984>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a3d      	ldr	r2, [pc, #244]	; (8003a20 <HAL_DMA_IRQHandler+0xa58>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d00e      	beq.n	800394c <HAL_DMA_IRQHandler+0x984>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a3c      	ldr	r2, [pc, #240]	; (8003a24 <HAL_DMA_IRQHandler+0xa5c>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d009      	beq.n	800394c <HAL_DMA_IRQHandler+0x984>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a3a      	ldr	r2, [pc, #232]	; (8003a28 <HAL_DMA_IRQHandler+0xa60>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d004      	beq.n	800394c <HAL_DMA_IRQHandler+0x984>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a39      	ldr	r2, [pc, #228]	; (8003a2c <HAL_DMA_IRQHandler+0xa64>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d101      	bne.n	8003950 <HAL_DMA_IRQHandler+0x988>
 800394c:	2301      	movs	r3, #1
 800394e:	e000      	b.n	8003952 <HAL_DMA_IRQHandler+0x98a>
 8003950:	2300      	movs	r3, #0
 8003952:	2b00      	cmp	r3, #0
 8003954:	f000 823f 	beq.w	8003dd6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003964:	f003 031f 	and.w	r3, r3, #31
 8003968:	2204      	movs	r2, #4
 800396a:	409a      	lsls	r2, r3
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	4013      	ands	r3, r2
 8003970:	2b00      	cmp	r3, #0
 8003972:	f000 80cd 	beq.w	8003b10 <HAL_DMA_IRQHandler+0xb48>
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	f003 0304 	and.w	r3, r3, #4
 800397c:	2b00      	cmp	r3, #0
 800397e:	f000 80c7 	beq.w	8003b10 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003986:	f003 031f 	and.w	r3, r3, #31
 800398a:	2204      	movs	r2, #4
 800398c:	409a      	lsls	r2, r3
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003998:	2b00      	cmp	r3, #0
 800399a:	d049      	beq.n	8003a30 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d109      	bne.n	80039ba <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	f000 8210 	beq.w	8003dd0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80039b8:	e20a      	b.n	8003dd0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039be:	2b00      	cmp	r3, #0
 80039c0:	f000 8206 	beq.w	8003dd0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80039cc:	e200      	b.n	8003dd0 <HAL_DMA_IRQHandler+0xe08>
 80039ce:	bf00      	nop
 80039d0:	40020010 	.word	0x40020010
 80039d4:	40020028 	.word	0x40020028
 80039d8:	40020040 	.word	0x40020040
 80039dc:	40020058 	.word	0x40020058
 80039e0:	40020070 	.word	0x40020070
 80039e4:	40020088 	.word	0x40020088
 80039e8:	400200a0 	.word	0x400200a0
 80039ec:	400200b8 	.word	0x400200b8
 80039f0:	40020410 	.word	0x40020410
 80039f4:	40020428 	.word	0x40020428
 80039f8:	40020440 	.word	0x40020440
 80039fc:	40020458 	.word	0x40020458
 8003a00:	40020470 	.word	0x40020470
 8003a04:	40020488 	.word	0x40020488
 8003a08:	400204a0 	.word	0x400204a0
 8003a0c:	400204b8 	.word	0x400204b8
 8003a10:	58025408 	.word	0x58025408
 8003a14:	5802541c 	.word	0x5802541c
 8003a18:	58025430 	.word	0x58025430
 8003a1c:	58025444 	.word	0x58025444
 8003a20:	58025458 	.word	0x58025458
 8003a24:	5802546c 	.word	0x5802546c
 8003a28:	58025480 	.word	0x58025480
 8003a2c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	f003 0320 	and.w	r3, r3, #32
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d160      	bne.n	8003afc <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a8c      	ldr	r2, [pc, #560]	; (8003c70 <HAL_DMA_IRQHandler+0xca8>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d04a      	beq.n	8003ada <HAL_DMA_IRQHandler+0xb12>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a8a      	ldr	r2, [pc, #552]	; (8003c74 <HAL_DMA_IRQHandler+0xcac>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d045      	beq.n	8003ada <HAL_DMA_IRQHandler+0xb12>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a89      	ldr	r2, [pc, #548]	; (8003c78 <HAL_DMA_IRQHandler+0xcb0>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d040      	beq.n	8003ada <HAL_DMA_IRQHandler+0xb12>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a87      	ldr	r2, [pc, #540]	; (8003c7c <HAL_DMA_IRQHandler+0xcb4>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d03b      	beq.n	8003ada <HAL_DMA_IRQHandler+0xb12>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a86      	ldr	r2, [pc, #536]	; (8003c80 <HAL_DMA_IRQHandler+0xcb8>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d036      	beq.n	8003ada <HAL_DMA_IRQHandler+0xb12>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a84      	ldr	r2, [pc, #528]	; (8003c84 <HAL_DMA_IRQHandler+0xcbc>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d031      	beq.n	8003ada <HAL_DMA_IRQHandler+0xb12>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a83      	ldr	r2, [pc, #524]	; (8003c88 <HAL_DMA_IRQHandler+0xcc0>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d02c      	beq.n	8003ada <HAL_DMA_IRQHandler+0xb12>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a81      	ldr	r2, [pc, #516]	; (8003c8c <HAL_DMA_IRQHandler+0xcc4>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d027      	beq.n	8003ada <HAL_DMA_IRQHandler+0xb12>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a80      	ldr	r2, [pc, #512]	; (8003c90 <HAL_DMA_IRQHandler+0xcc8>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d022      	beq.n	8003ada <HAL_DMA_IRQHandler+0xb12>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a7e      	ldr	r2, [pc, #504]	; (8003c94 <HAL_DMA_IRQHandler+0xccc>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d01d      	beq.n	8003ada <HAL_DMA_IRQHandler+0xb12>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a7d      	ldr	r2, [pc, #500]	; (8003c98 <HAL_DMA_IRQHandler+0xcd0>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d018      	beq.n	8003ada <HAL_DMA_IRQHandler+0xb12>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a7b      	ldr	r2, [pc, #492]	; (8003c9c <HAL_DMA_IRQHandler+0xcd4>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d013      	beq.n	8003ada <HAL_DMA_IRQHandler+0xb12>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a7a      	ldr	r2, [pc, #488]	; (8003ca0 <HAL_DMA_IRQHandler+0xcd8>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d00e      	beq.n	8003ada <HAL_DMA_IRQHandler+0xb12>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a78      	ldr	r2, [pc, #480]	; (8003ca4 <HAL_DMA_IRQHandler+0xcdc>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d009      	beq.n	8003ada <HAL_DMA_IRQHandler+0xb12>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a77      	ldr	r2, [pc, #476]	; (8003ca8 <HAL_DMA_IRQHandler+0xce0>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d004      	beq.n	8003ada <HAL_DMA_IRQHandler+0xb12>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a75      	ldr	r2, [pc, #468]	; (8003cac <HAL_DMA_IRQHandler+0xce4>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d108      	bne.n	8003aec <HAL_DMA_IRQHandler+0xb24>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f022 0208 	bic.w	r2, r2, #8
 8003ae8:	601a      	str	r2, [r3, #0]
 8003aea:	e007      	b.n	8003afc <HAL_DMA_IRQHandler+0xb34>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f022 0204 	bic.w	r2, r2, #4
 8003afa:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	f000 8165 	beq.w	8003dd0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b0e:	e15f      	b.n	8003dd0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b14:	f003 031f 	and.w	r3, r3, #31
 8003b18:	2202      	movs	r2, #2
 8003b1a:	409a      	lsls	r2, r3
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	f000 80c5 	beq.w	8003cb0 <HAL_DMA_IRQHandler+0xce8>
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	f003 0302 	and.w	r3, r3, #2
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	f000 80bf 	beq.w	8003cb0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b36:	f003 031f 	and.w	r3, r3, #31
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	409a      	lsls	r2, r3
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d018      	beq.n	8003b7e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d109      	bne.n	8003b6a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f000 813a 	beq.w	8003dd4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b68:	e134      	b.n	8003dd4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	f000 8130 	beq.w	8003dd4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b7c:	e12a      	b.n	8003dd4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	f003 0320 	and.w	r3, r3, #32
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d168      	bne.n	8003c5a <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a38      	ldr	r2, [pc, #224]	; (8003c70 <HAL_DMA_IRQHandler+0xca8>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d04a      	beq.n	8003c28 <HAL_DMA_IRQHandler+0xc60>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a37      	ldr	r2, [pc, #220]	; (8003c74 <HAL_DMA_IRQHandler+0xcac>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d045      	beq.n	8003c28 <HAL_DMA_IRQHandler+0xc60>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a35      	ldr	r2, [pc, #212]	; (8003c78 <HAL_DMA_IRQHandler+0xcb0>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d040      	beq.n	8003c28 <HAL_DMA_IRQHandler+0xc60>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a34      	ldr	r2, [pc, #208]	; (8003c7c <HAL_DMA_IRQHandler+0xcb4>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d03b      	beq.n	8003c28 <HAL_DMA_IRQHandler+0xc60>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a32      	ldr	r2, [pc, #200]	; (8003c80 <HAL_DMA_IRQHandler+0xcb8>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d036      	beq.n	8003c28 <HAL_DMA_IRQHandler+0xc60>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a31      	ldr	r2, [pc, #196]	; (8003c84 <HAL_DMA_IRQHandler+0xcbc>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d031      	beq.n	8003c28 <HAL_DMA_IRQHandler+0xc60>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a2f      	ldr	r2, [pc, #188]	; (8003c88 <HAL_DMA_IRQHandler+0xcc0>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d02c      	beq.n	8003c28 <HAL_DMA_IRQHandler+0xc60>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a2e      	ldr	r2, [pc, #184]	; (8003c8c <HAL_DMA_IRQHandler+0xcc4>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d027      	beq.n	8003c28 <HAL_DMA_IRQHandler+0xc60>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a2c      	ldr	r2, [pc, #176]	; (8003c90 <HAL_DMA_IRQHandler+0xcc8>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d022      	beq.n	8003c28 <HAL_DMA_IRQHandler+0xc60>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a2b      	ldr	r2, [pc, #172]	; (8003c94 <HAL_DMA_IRQHandler+0xccc>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d01d      	beq.n	8003c28 <HAL_DMA_IRQHandler+0xc60>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a29      	ldr	r2, [pc, #164]	; (8003c98 <HAL_DMA_IRQHandler+0xcd0>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d018      	beq.n	8003c28 <HAL_DMA_IRQHandler+0xc60>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a28      	ldr	r2, [pc, #160]	; (8003c9c <HAL_DMA_IRQHandler+0xcd4>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d013      	beq.n	8003c28 <HAL_DMA_IRQHandler+0xc60>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a26      	ldr	r2, [pc, #152]	; (8003ca0 <HAL_DMA_IRQHandler+0xcd8>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d00e      	beq.n	8003c28 <HAL_DMA_IRQHandler+0xc60>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a25      	ldr	r2, [pc, #148]	; (8003ca4 <HAL_DMA_IRQHandler+0xcdc>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d009      	beq.n	8003c28 <HAL_DMA_IRQHandler+0xc60>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a23      	ldr	r2, [pc, #140]	; (8003ca8 <HAL_DMA_IRQHandler+0xce0>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d004      	beq.n	8003c28 <HAL_DMA_IRQHandler+0xc60>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a22      	ldr	r2, [pc, #136]	; (8003cac <HAL_DMA_IRQHandler+0xce4>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d108      	bne.n	8003c3a <HAL_DMA_IRQHandler+0xc72>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f022 0214 	bic.w	r2, r2, #20
 8003c36:	601a      	str	r2, [r3, #0]
 8003c38:	e007      	b.n	8003c4a <HAL_DMA_IRQHandler+0xc82>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f022 020a 	bic.w	r2, r2, #10
 8003c48:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	f000 80b8 	beq.w	8003dd4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c6c:	e0b2      	b.n	8003dd4 <HAL_DMA_IRQHandler+0xe0c>
 8003c6e:	bf00      	nop
 8003c70:	40020010 	.word	0x40020010
 8003c74:	40020028 	.word	0x40020028
 8003c78:	40020040 	.word	0x40020040
 8003c7c:	40020058 	.word	0x40020058
 8003c80:	40020070 	.word	0x40020070
 8003c84:	40020088 	.word	0x40020088
 8003c88:	400200a0 	.word	0x400200a0
 8003c8c:	400200b8 	.word	0x400200b8
 8003c90:	40020410 	.word	0x40020410
 8003c94:	40020428 	.word	0x40020428
 8003c98:	40020440 	.word	0x40020440
 8003c9c:	40020458 	.word	0x40020458
 8003ca0:	40020470 	.word	0x40020470
 8003ca4:	40020488 	.word	0x40020488
 8003ca8:	400204a0 	.word	0x400204a0
 8003cac:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cb4:	f003 031f 	and.w	r3, r3, #31
 8003cb8:	2208      	movs	r2, #8
 8003cba:	409a      	lsls	r2, r3
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	f000 8088 	beq.w	8003dd6 <HAL_DMA_IRQHandler+0xe0e>
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	f003 0308 	and.w	r3, r3, #8
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	f000 8082 	beq.w	8003dd6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a41      	ldr	r2, [pc, #260]	; (8003ddc <HAL_DMA_IRQHandler+0xe14>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d04a      	beq.n	8003d72 <HAL_DMA_IRQHandler+0xdaa>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a3f      	ldr	r2, [pc, #252]	; (8003de0 <HAL_DMA_IRQHandler+0xe18>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d045      	beq.n	8003d72 <HAL_DMA_IRQHandler+0xdaa>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a3e      	ldr	r2, [pc, #248]	; (8003de4 <HAL_DMA_IRQHandler+0xe1c>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d040      	beq.n	8003d72 <HAL_DMA_IRQHandler+0xdaa>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a3c      	ldr	r2, [pc, #240]	; (8003de8 <HAL_DMA_IRQHandler+0xe20>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d03b      	beq.n	8003d72 <HAL_DMA_IRQHandler+0xdaa>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a3b      	ldr	r2, [pc, #236]	; (8003dec <HAL_DMA_IRQHandler+0xe24>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d036      	beq.n	8003d72 <HAL_DMA_IRQHandler+0xdaa>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a39      	ldr	r2, [pc, #228]	; (8003df0 <HAL_DMA_IRQHandler+0xe28>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d031      	beq.n	8003d72 <HAL_DMA_IRQHandler+0xdaa>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a38      	ldr	r2, [pc, #224]	; (8003df4 <HAL_DMA_IRQHandler+0xe2c>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d02c      	beq.n	8003d72 <HAL_DMA_IRQHandler+0xdaa>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a36      	ldr	r2, [pc, #216]	; (8003df8 <HAL_DMA_IRQHandler+0xe30>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d027      	beq.n	8003d72 <HAL_DMA_IRQHandler+0xdaa>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a35      	ldr	r2, [pc, #212]	; (8003dfc <HAL_DMA_IRQHandler+0xe34>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d022      	beq.n	8003d72 <HAL_DMA_IRQHandler+0xdaa>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a33      	ldr	r2, [pc, #204]	; (8003e00 <HAL_DMA_IRQHandler+0xe38>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d01d      	beq.n	8003d72 <HAL_DMA_IRQHandler+0xdaa>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a32      	ldr	r2, [pc, #200]	; (8003e04 <HAL_DMA_IRQHandler+0xe3c>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d018      	beq.n	8003d72 <HAL_DMA_IRQHandler+0xdaa>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a30      	ldr	r2, [pc, #192]	; (8003e08 <HAL_DMA_IRQHandler+0xe40>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d013      	beq.n	8003d72 <HAL_DMA_IRQHandler+0xdaa>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a2f      	ldr	r2, [pc, #188]	; (8003e0c <HAL_DMA_IRQHandler+0xe44>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d00e      	beq.n	8003d72 <HAL_DMA_IRQHandler+0xdaa>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a2d      	ldr	r2, [pc, #180]	; (8003e10 <HAL_DMA_IRQHandler+0xe48>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d009      	beq.n	8003d72 <HAL_DMA_IRQHandler+0xdaa>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a2c      	ldr	r2, [pc, #176]	; (8003e14 <HAL_DMA_IRQHandler+0xe4c>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d004      	beq.n	8003d72 <HAL_DMA_IRQHandler+0xdaa>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a2a      	ldr	r2, [pc, #168]	; (8003e18 <HAL_DMA_IRQHandler+0xe50>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d108      	bne.n	8003d84 <HAL_DMA_IRQHandler+0xdbc>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f022 021c 	bic.w	r2, r2, #28
 8003d80:	601a      	str	r2, [r3, #0]
 8003d82:	e007      	b.n	8003d94 <HAL_DMA_IRQHandler+0xdcc>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 020e 	bic.w	r2, r2, #14
 8003d92:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d98:	f003 031f 	and.w	r3, r3, #31
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	409a      	lsls	r2, r3
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d009      	beq.n	8003dd6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	4798      	blx	r3
 8003dca:	e004      	b.n	8003dd6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003dcc:	bf00      	nop
 8003dce:	e002      	b.n	8003dd6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003dd0:	bf00      	nop
 8003dd2:	e000      	b.n	8003dd6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003dd4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003dd6:	3728      	adds	r7, #40	; 0x28
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	40020010 	.word	0x40020010
 8003de0:	40020028 	.word	0x40020028
 8003de4:	40020040 	.word	0x40020040
 8003de8:	40020058 	.word	0x40020058
 8003dec:	40020070 	.word	0x40020070
 8003df0:	40020088 	.word	0x40020088
 8003df4:	400200a0 	.word	0x400200a0
 8003df8:	400200b8 	.word	0x400200b8
 8003dfc:	40020410 	.word	0x40020410
 8003e00:	40020428 	.word	0x40020428
 8003e04:	40020440 	.word	0x40020440
 8003e08:	40020458 	.word	0x40020458
 8003e0c:	40020470 	.word	0x40020470
 8003e10:	40020488 	.word	0x40020488
 8003e14:	400204a0 	.word	0x400204a0
 8003e18:	400204b8 	.word	0x400204b8

08003e1c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a42      	ldr	r2, [pc, #264]	; (8003f34 <DMA_CalcBaseAndBitshift+0x118>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d04a      	beq.n	8003ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a41      	ldr	r2, [pc, #260]	; (8003f38 <DMA_CalcBaseAndBitshift+0x11c>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d045      	beq.n	8003ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a3f      	ldr	r2, [pc, #252]	; (8003f3c <DMA_CalcBaseAndBitshift+0x120>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d040      	beq.n	8003ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a3e      	ldr	r2, [pc, #248]	; (8003f40 <DMA_CalcBaseAndBitshift+0x124>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d03b      	beq.n	8003ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a3c      	ldr	r2, [pc, #240]	; (8003f44 <DMA_CalcBaseAndBitshift+0x128>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d036      	beq.n	8003ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a3b      	ldr	r2, [pc, #236]	; (8003f48 <DMA_CalcBaseAndBitshift+0x12c>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d031      	beq.n	8003ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a39      	ldr	r2, [pc, #228]	; (8003f4c <DMA_CalcBaseAndBitshift+0x130>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d02c      	beq.n	8003ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a38      	ldr	r2, [pc, #224]	; (8003f50 <DMA_CalcBaseAndBitshift+0x134>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d027      	beq.n	8003ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a36      	ldr	r2, [pc, #216]	; (8003f54 <DMA_CalcBaseAndBitshift+0x138>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d022      	beq.n	8003ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a35      	ldr	r2, [pc, #212]	; (8003f58 <DMA_CalcBaseAndBitshift+0x13c>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d01d      	beq.n	8003ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a33      	ldr	r2, [pc, #204]	; (8003f5c <DMA_CalcBaseAndBitshift+0x140>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d018      	beq.n	8003ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a32      	ldr	r2, [pc, #200]	; (8003f60 <DMA_CalcBaseAndBitshift+0x144>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d013      	beq.n	8003ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a30      	ldr	r2, [pc, #192]	; (8003f64 <DMA_CalcBaseAndBitshift+0x148>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d00e      	beq.n	8003ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a2f      	ldr	r2, [pc, #188]	; (8003f68 <DMA_CalcBaseAndBitshift+0x14c>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d009      	beq.n	8003ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a2d      	ldr	r2, [pc, #180]	; (8003f6c <DMA_CalcBaseAndBitshift+0x150>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d004      	beq.n	8003ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a2c      	ldr	r2, [pc, #176]	; (8003f70 <DMA_CalcBaseAndBitshift+0x154>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d101      	bne.n	8003ec8 <DMA_CalcBaseAndBitshift+0xac>
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e000      	b.n	8003eca <DMA_CalcBaseAndBitshift+0xae>
 8003ec8:	2300      	movs	r3, #0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d024      	beq.n	8003f18 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	3b10      	subs	r3, #16
 8003ed6:	4a27      	ldr	r2, [pc, #156]	; (8003f74 <DMA_CalcBaseAndBitshift+0x158>)
 8003ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8003edc:	091b      	lsrs	r3, r3, #4
 8003ede:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f003 0307 	and.w	r3, r3, #7
 8003ee6:	4a24      	ldr	r2, [pc, #144]	; (8003f78 <DMA_CalcBaseAndBitshift+0x15c>)
 8003ee8:	5cd3      	ldrb	r3, [r2, r3]
 8003eea:	461a      	mov	r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2b03      	cmp	r3, #3
 8003ef4:	d908      	bls.n	8003f08 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	461a      	mov	r2, r3
 8003efc:	4b1f      	ldr	r3, [pc, #124]	; (8003f7c <DMA_CalcBaseAndBitshift+0x160>)
 8003efe:	4013      	ands	r3, r2
 8003f00:	1d1a      	adds	r2, r3, #4
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	659a      	str	r2, [r3, #88]	; 0x58
 8003f06:	e00d      	b.n	8003f24 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	4b1b      	ldr	r3, [pc, #108]	; (8003f7c <DMA_CalcBaseAndBitshift+0x160>)
 8003f10:	4013      	ands	r3, r2
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	6593      	str	r3, [r2, #88]	; 0x58
 8003f16:	e005      	b.n	8003f24 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3714      	adds	r7, #20
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr
 8003f34:	40020010 	.word	0x40020010
 8003f38:	40020028 	.word	0x40020028
 8003f3c:	40020040 	.word	0x40020040
 8003f40:	40020058 	.word	0x40020058
 8003f44:	40020070 	.word	0x40020070
 8003f48:	40020088 	.word	0x40020088
 8003f4c:	400200a0 	.word	0x400200a0
 8003f50:	400200b8 	.word	0x400200b8
 8003f54:	40020410 	.word	0x40020410
 8003f58:	40020428 	.word	0x40020428
 8003f5c:	40020440 	.word	0x40020440
 8003f60:	40020458 	.word	0x40020458
 8003f64:	40020470 	.word	0x40020470
 8003f68:	40020488 	.word	0x40020488
 8003f6c:	400204a0 	.word	0x400204a0
 8003f70:	400204b8 	.word	0x400204b8
 8003f74:	aaaaaaab 	.word	0xaaaaaaab
 8003f78:	0800d254 	.word	0x0800d254
 8003f7c:	fffffc00 	.word	0xfffffc00

08003f80 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b085      	sub	sp, #20
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	699b      	ldr	r3, [r3, #24]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d120      	bne.n	8003fd6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f98:	2b03      	cmp	r3, #3
 8003f9a:	d858      	bhi.n	800404e <DMA_CheckFifoParam+0xce>
 8003f9c:	a201      	add	r2, pc, #4	; (adr r2, 8003fa4 <DMA_CheckFifoParam+0x24>)
 8003f9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fa2:	bf00      	nop
 8003fa4:	08003fb5 	.word	0x08003fb5
 8003fa8:	08003fc7 	.word	0x08003fc7
 8003fac:	08003fb5 	.word	0x08003fb5
 8003fb0:	0800404f 	.word	0x0800404f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d048      	beq.n	8004052 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003fc4:	e045      	b.n	8004052 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003fce:	d142      	bne.n	8004056 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003fd4:	e03f      	b.n	8004056 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	699b      	ldr	r3, [r3, #24]
 8003fda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fde:	d123      	bne.n	8004028 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe4:	2b03      	cmp	r3, #3
 8003fe6:	d838      	bhi.n	800405a <DMA_CheckFifoParam+0xda>
 8003fe8:	a201      	add	r2, pc, #4	; (adr r2, 8003ff0 <DMA_CheckFifoParam+0x70>)
 8003fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fee:	bf00      	nop
 8003ff0:	08004001 	.word	0x08004001
 8003ff4:	08004007 	.word	0x08004007
 8003ff8:	08004001 	.word	0x08004001
 8003ffc:	08004019 	.word	0x08004019
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	73fb      	strb	r3, [r7, #15]
        break;
 8004004:	e030      	b.n	8004068 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800400a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d025      	beq.n	800405e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004016:	e022      	b.n	800405e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800401c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004020:	d11f      	bne.n	8004062 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004026:	e01c      	b.n	8004062 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800402c:	2b02      	cmp	r3, #2
 800402e:	d902      	bls.n	8004036 <DMA_CheckFifoParam+0xb6>
 8004030:	2b03      	cmp	r3, #3
 8004032:	d003      	beq.n	800403c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004034:	e018      	b.n	8004068 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	73fb      	strb	r3, [r7, #15]
        break;
 800403a:	e015      	b.n	8004068 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004040:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004044:	2b00      	cmp	r3, #0
 8004046:	d00e      	beq.n	8004066 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	73fb      	strb	r3, [r7, #15]
    break;
 800404c:	e00b      	b.n	8004066 <DMA_CheckFifoParam+0xe6>
        break;
 800404e:	bf00      	nop
 8004050:	e00a      	b.n	8004068 <DMA_CheckFifoParam+0xe8>
        break;
 8004052:	bf00      	nop
 8004054:	e008      	b.n	8004068 <DMA_CheckFifoParam+0xe8>
        break;
 8004056:	bf00      	nop
 8004058:	e006      	b.n	8004068 <DMA_CheckFifoParam+0xe8>
        break;
 800405a:	bf00      	nop
 800405c:	e004      	b.n	8004068 <DMA_CheckFifoParam+0xe8>
        break;
 800405e:	bf00      	nop
 8004060:	e002      	b.n	8004068 <DMA_CheckFifoParam+0xe8>
        break;
 8004062:	bf00      	nop
 8004064:	e000      	b.n	8004068 <DMA_CheckFifoParam+0xe8>
    break;
 8004066:	bf00      	nop
    }
  }

  return status;
 8004068:	7bfb      	ldrb	r3, [r7, #15]
}
 800406a:	4618      	mov	r0, r3
 800406c:	3714      	adds	r7, #20
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop

08004078 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004078:	b480      	push	{r7}
 800407a:	b085      	sub	sp, #20
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a38      	ldr	r2, [pc, #224]	; (800416c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d022      	beq.n	80040d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a36      	ldr	r2, [pc, #216]	; (8004170 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d01d      	beq.n	80040d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a35      	ldr	r2, [pc, #212]	; (8004174 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d018      	beq.n	80040d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a33      	ldr	r2, [pc, #204]	; (8004178 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d013      	beq.n	80040d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a32      	ldr	r2, [pc, #200]	; (800417c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d00e      	beq.n	80040d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a30      	ldr	r2, [pc, #192]	; (8004180 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d009      	beq.n	80040d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a2f      	ldr	r2, [pc, #188]	; (8004184 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d004      	beq.n	80040d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a2d      	ldr	r2, [pc, #180]	; (8004188 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d101      	bne.n	80040da <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80040d6:	2301      	movs	r3, #1
 80040d8:	e000      	b.n	80040dc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80040da:	2300      	movs	r3, #0
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d01a      	beq.n	8004116 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	3b08      	subs	r3, #8
 80040e8:	4a28      	ldr	r2, [pc, #160]	; (800418c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80040ea:	fba2 2303 	umull	r2, r3, r2, r3
 80040ee:	091b      	lsrs	r3, r3, #4
 80040f0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	4b26      	ldr	r3, [pc, #152]	; (8004190 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80040f6:	4413      	add	r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	461a      	mov	r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a24      	ldr	r2, [pc, #144]	; (8004194 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004104:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	f003 031f 	and.w	r3, r3, #31
 800410c:	2201      	movs	r2, #1
 800410e:	409a      	lsls	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004114:	e024      	b.n	8004160 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	b2db      	uxtb	r3, r3
 800411c:	3b10      	subs	r3, #16
 800411e:	4a1e      	ldr	r2, [pc, #120]	; (8004198 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004120:	fba2 2303 	umull	r2, r3, r2, r3
 8004124:	091b      	lsrs	r3, r3, #4
 8004126:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	4a1c      	ldr	r2, [pc, #112]	; (800419c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d806      	bhi.n	800413e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	4a1b      	ldr	r2, [pc, #108]	; (80041a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d902      	bls.n	800413e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	3308      	adds	r3, #8
 800413c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	4b18      	ldr	r3, [pc, #96]	; (80041a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004142:	4413      	add	r3, r2
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	461a      	mov	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a16      	ldr	r2, [pc, #88]	; (80041a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004150:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f003 031f 	and.w	r3, r3, #31
 8004158:	2201      	movs	r2, #1
 800415a:	409a      	lsls	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004160:	bf00      	nop
 8004162:	3714      	adds	r7, #20
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr
 800416c:	58025408 	.word	0x58025408
 8004170:	5802541c 	.word	0x5802541c
 8004174:	58025430 	.word	0x58025430
 8004178:	58025444 	.word	0x58025444
 800417c:	58025458 	.word	0x58025458
 8004180:	5802546c 	.word	0x5802546c
 8004184:	58025480 	.word	0x58025480
 8004188:	58025494 	.word	0x58025494
 800418c:	cccccccd 	.word	0xcccccccd
 8004190:	16009600 	.word	0x16009600
 8004194:	58025880 	.word	0x58025880
 8004198:	aaaaaaab 	.word	0xaaaaaaab
 800419c:	400204b8 	.word	0x400204b8
 80041a0:	4002040f 	.word	0x4002040f
 80041a4:	10008200 	.word	0x10008200
 80041a8:	40020880 	.word	0x40020880

080041ac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b085      	sub	sp, #20
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d04a      	beq.n	8004258 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2b08      	cmp	r3, #8
 80041c6:	d847      	bhi.n	8004258 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a25      	ldr	r2, [pc, #148]	; (8004264 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d022      	beq.n	8004218 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a24      	ldr	r2, [pc, #144]	; (8004268 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d01d      	beq.n	8004218 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a22      	ldr	r2, [pc, #136]	; (800426c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d018      	beq.n	8004218 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a21      	ldr	r2, [pc, #132]	; (8004270 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d013      	beq.n	8004218 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a1f      	ldr	r2, [pc, #124]	; (8004274 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d00e      	beq.n	8004218 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a1e      	ldr	r2, [pc, #120]	; (8004278 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d009      	beq.n	8004218 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a1c      	ldr	r2, [pc, #112]	; (800427c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d004      	beq.n	8004218 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a1b      	ldr	r2, [pc, #108]	; (8004280 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d101      	bne.n	800421c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004218:	2301      	movs	r3, #1
 800421a:	e000      	b.n	800421e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800421c:	2300      	movs	r3, #0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00a      	beq.n	8004238 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	4b17      	ldr	r3, [pc, #92]	; (8004284 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004226:	4413      	add	r3, r2
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	461a      	mov	r2, r3
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4a15      	ldr	r2, [pc, #84]	; (8004288 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004234:	671a      	str	r2, [r3, #112]	; 0x70
 8004236:	e009      	b.n	800424c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004238:	68fa      	ldr	r2, [r7, #12]
 800423a:	4b14      	ldr	r3, [pc, #80]	; (800428c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800423c:	4413      	add	r3, r2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	461a      	mov	r2, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a11      	ldr	r2, [pc, #68]	; (8004290 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800424a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	3b01      	subs	r3, #1
 8004250:	2201      	movs	r2, #1
 8004252:	409a      	lsls	r2, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8004258:	bf00      	nop
 800425a:	3714      	adds	r7, #20
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr
 8004264:	58025408 	.word	0x58025408
 8004268:	5802541c 	.word	0x5802541c
 800426c:	58025430 	.word	0x58025430
 8004270:	58025444 	.word	0x58025444
 8004274:	58025458 	.word	0x58025458
 8004278:	5802546c 	.word	0x5802546c
 800427c:	58025480 	.word	0x58025480
 8004280:	58025494 	.word	0x58025494
 8004284:	1600963f 	.word	0x1600963f
 8004288:	58025940 	.word	0x58025940
 800428c:	1000823f 	.word	0x1000823f
 8004290:	40020940 	.word	0x40020940

08004294 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d101      	bne.n	80042a6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e0c6      	b.n	8004434 <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d102      	bne.n	80042b4 <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f7fd fce2 	bl	8001c78 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2223      	movs	r2, #35	; 0x23
 80042b8:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042ba:	4b60      	ldr	r3, [pc, #384]	; (800443c <HAL_ETH_Init+0x1a8>)
 80042bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80042c0:	4a5e      	ldr	r2, [pc, #376]	; (800443c <HAL_ETH_Init+0x1a8>)
 80042c2:	f043 0302 	orr.w	r3, r3, #2
 80042c6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80042ca:	4b5c      	ldr	r3, [pc, #368]	; (800443c <HAL_ETH_Init+0x1a8>)
 80042cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80042d0:	f003 0302 	and.w	r3, r3, #2
 80042d4:	60bb      	str	r3, [r7, #8]
 80042d6:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	7a1b      	ldrb	r3, [r3, #8]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d103      	bne.n	80042e8 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 80042e0:	2000      	movs	r0, #0
 80042e2:	f7fe f8f9 	bl	80024d8 <HAL_SYSCFG_ETHInterfaceSelect>
 80042e6:	e003      	b.n	80042f0 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80042e8:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80042ec:	f7fe f8f4 	bl	80024d8 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f042 0201 	orr.w	r2, r2, #1
 8004302:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004306:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004308:	f7fe f8b6 	bl	8002478 <HAL_GetTick>
 800430c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800430e:	e00f      	b.n	8004330 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8004310:	f7fe f8b2 	bl	8002478 <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800431e:	d907      	bls.n	8004330 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2204      	movs	r2, #4
 8004324:	675a      	str	r2, [r3, #116]	; 0x74
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	22e0      	movs	r2, #224	; 0xe0
 800432a:	66da      	str	r2, [r3, #108]	; 0x6c
      /* Return Error */
      return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e081      	b.n	8004434 <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0301 	and.w	r3, r3, #1
 800433e:	2b00      	cmp	r3, #0
 8004340:	d1e6      	bne.n	8004310 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 fac0 	bl	80048c8 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8004348:	f001 fcf6 	bl	8005d38 <HAL_RCC_GetHCLKFreq>
 800434c:	4603      	mov	r3, r0
 800434e:	4a3c      	ldr	r2, [pc, #240]	; (8004440 <HAL_ETH_Init+0x1ac>)
 8004350:	fba2 2303 	umull	r2, r3, r2, r3
 8004354:	0c9a      	lsrs	r2, r3, #18
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	3a01      	subs	r2, #1
 800435c:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f000 fa13 	bl	800478c <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800437c:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8004380:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	695b      	ldr	r3, [r3, #20]
 8004386:	f003 0303 	and.w	r3, r3, #3
 800438a:	2b00      	cmp	r3, #0
 800438c:	d007      	beq.n	800439e <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2201      	movs	r2, #1
 8004392:	675a      	str	r2, [r3, #116]	; 0x74
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	22e0      	movs	r2, #224	; 0xe0
 8004398:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Return Error */
    return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e04a      	b.n	8004434 <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	f241 1308 	movw	r3, #4360	; 0x1108
 80043a6:	4413      	add	r3, r2
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	4b26      	ldr	r3, [pc, #152]	; (8004444 <HAL_ETH_Init+0x1b0>)
 80043ac:	4013      	ands	r3, r2
 80043ae:	687a      	ldr	r2, [r7, #4]
 80043b0:	6952      	ldr	r2, [r2, #20]
 80043b2:	0052      	lsls	r2, r2, #1
 80043b4:	6879      	ldr	r1, [r7, #4]
 80043b6:	6809      	ldr	r1, [r1, #0]
 80043b8:	431a      	orrs	r2, r3
 80043ba:	f241 1308 	movw	r3, #4360	; 0x1108
 80043be:	440b      	add	r3, r1
 80043c0:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 fad8 	bl	8004978 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f000 fb1c 	bl	8004a06 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	3305      	adds	r3, #5
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	021a      	lsls	r2, r3, #8
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	3304      	adds	r3, #4
 80043de:	781b      	ldrb	r3, [r3, #0]
 80043e0:	4619      	mov	r1, r3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	430a      	orrs	r2, r1
 80043e8:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	3303      	adds	r3, #3
 80043f2:	781b      	ldrb	r3, [r3, #0]
 80043f4:	061a      	lsls	r2, r3, #24
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	3302      	adds	r3, #2
 80043fc:	781b      	ldrb	r3, [r3, #0]
 80043fe:	041b      	lsls	r3, r3, #16
 8004400:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	3301      	adds	r3, #1
 8004408:	781b      	ldrb	r3, [r3, #0]
 800440a:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800440c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	781b      	ldrb	r3, [r3, #0]
 8004414:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800441a:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800441c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	675a      	str	r2, [r3, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2210      	movs	r2, #16
 800442a:	66da      	str	r2, [r3, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2210      	movs	r2, #16
 8004430:	671a      	str	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004432:	2300      	movs	r3, #0
}
 8004434:	4618      	mov	r0, r3
 8004436:	3710      	adds	r7, #16
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}
 800443c:	58024400 	.word	0x58024400
 8004440:	431bde83 	.word	0x431bde83
 8004444:	ffff8001 	.word	0xffff8001

08004448 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004448:	b480      	push	{r7}
 800444a:	b085      	sub	sp, #20
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 800445a:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	791b      	ldrb	r3, [r3, #4]
 8004460:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 8004462:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	7b1b      	ldrb	r3, [r3, #12]
 8004468:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 800446a:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	7b5b      	ldrb	r3, [r3, #13]
 8004470:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004472:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	7b9b      	ldrb	r3, [r3, #14]
 8004478:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 800447a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	7bdb      	ldrb	r3, [r3, #15]
 8004480:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004482:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004484:	683a      	ldr	r2, [r7, #0]
 8004486:	7c12      	ldrb	r2, [r2, #16]
 8004488:	2a00      	cmp	r2, #0
 800448a:	d102      	bne.n	8004492 <ETH_SetMACConfig+0x4a>
 800448c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004490:	e000      	b.n	8004494 <ETH_SetMACConfig+0x4c>
 8004492:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004494:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004496:	683a      	ldr	r2, [r7, #0]
 8004498:	7c52      	ldrb	r2, [r2, #17]
 800449a:	2a00      	cmp	r2, #0
 800449c:	d102      	bne.n	80044a4 <ETH_SetMACConfig+0x5c>
 800449e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80044a2:	e000      	b.n	80044a6 <ETH_SetMACConfig+0x5e>
 80044a4:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80044a6:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	7c9b      	ldrb	r3, [r3, #18]
 80044ac:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80044ae:	431a      	orrs	r2, r3
                                macconf->Speed |
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 80044b4:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 80044ba:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	7f1b      	ldrb	r3, [r3, #28]
 80044c0:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 80044c2:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	7f5b      	ldrb	r3, [r3, #29]
 80044c8:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 80044ca:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 80044cc:	683a      	ldr	r2, [r7, #0]
 80044ce:	7f92      	ldrb	r2, [r2, #30]
 80044d0:	2a00      	cmp	r2, #0
 80044d2:	d102      	bne.n	80044da <ETH_SetMACConfig+0x92>
 80044d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80044d8:	e000      	b.n	80044dc <ETH_SetMACConfig+0x94>
 80044da:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 80044dc:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	7fdb      	ldrb	r3, [r3, #31]
 80044e2:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 80044e4:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80044e6:	683a      	ldr	r2, [r7, #0]
 80044e8:	f892 2020 	ldrb.w	r2, [r2, #32]
 80044ec:	2a00      	cmp	r2, #0
 80044ee:	d102      	bne.n	80044f6 <ETH_SetMACConfig+0xae>
 80044f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80044f4:	e000      	b.n	80044f8 <ETH_SetMACConfig+0xb0>
 80044f6:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 80044f8:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80044fe:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004506:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 8004508:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 800450e:	4313      	orrs	r3, r2
 8004510:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	4b56      	ldr	r3, [pc, #344]	; (8004674 <ETH_SetMACConfig+0x22c>)
 800451a:	4013      	ands	r3, r2
 800451c:	687a      	ldr	r2, [r7, #4]
 800451e:	6812      	ldr	r2, [r2, #0]
 8004520:	68f9      	ldr	r1, [r7, #12]
 8004522:	430b      	orrs	r3, r1
 8004524:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800452a:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004532:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8004534:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800453c:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 800453e:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004546:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8004548:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 800454a:	683a      	ldr	r2, [r7, #0]
 800454c:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8004550:	2a00      	cmp	r2, #0
 8004552:	d102      	bne.n	800455a <ETH_SetMACConfig+0x112>
 8004554:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004558:	e000      	b.n	800455c <ETH_SetMACConfig+0x114>
 800455a:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 800455c:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8004562:	4313      	orrs	r3, r2
 8004564:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	685a      	ldr	r2, [r3, #4]
 800456c:	4b42      	ldr	r3, [pc, #264]	; (8004678 <ETH_SetMACConfig+0x230>)
 800456e:	4013      	ands	r3, r2
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	6812      	ldr	r2, [r2, #0]
 8004574:	68f9      	ldr	r1, [r7, #12]
 8004576:	430b      	orrs	r3, r1
 8004578:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004580:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004586:	4313      	orrs	r3, r2
 8004588:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	68da      	ldr	r2, [r3, #12]
 8004590:	4b3a      	ldr	r3, [pc, #232]	; (800467c <ETH_SetMACConfig+0x234>)
 8004592:	4013      	ands	r3, r2
 8004594:	687a      	ldr	r2, [r7, #4]
 8004596:	6812      	ldr	r2, [r2, #0]
 8004598:	68f9      	ldr	r1, [r7, #12]
 800459a:	430b      	orrs	r3, r1
 800459c:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80045a4:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80045aa:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 80045ac:	683a      	ldr	r2, [r7, #0]
 80045ae:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80045b2:	2a00      	cmp	r2, #0
 80045b4:	d101      	bne.n	80045ba <ETH_SetMACConfig+0x172>
 80045b6:	2280      	movs	r2, #128	; 0x80
 80045b8:	e000      	b.n	80045bc <ETH_SetMACConfig+0x174>
 80045ba:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 80045bc:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045c2:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80045c4:	4313      	orrs	r3, r2
 80045c6:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80045ce:	f64f 730d 	movw	r3, #65293	; 0xff0d
 80045d2:	4013      	ands	r3, r2
 80045d4:	687a      	ldr	r2, [r7, #4]
 80045d6:	6812      	ldr	r2, [r2, #0]
 80045d8:	68f9      	ldr	r1, [r7, #12]
 80045da:	430b      	orrs	r3, r1
 80045dc:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80045e4:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80045ec:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80045ee:	4313      	orrs	r3, r2
 80045f0:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045fa:	f023 0103 	bic.w	r1, r3, #3
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68fa      	ldr	r2, [r7, #12]
 8004604:	430a      	orrs	r2, r1
 8004606:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8004612:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	430a      	orrs	r2, r1
 8004620:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8004628:	683a      	ldr	r2, [r7, #0]
 800462a:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 800462e:	2a00      	cmp	r2, #0
 8004630:	d101      	bne.n	8004636 <ETH_SetMACConfig+0x1ee>
 8004632:	2240      	movs	r2, #64	; 0x40
 8004634:	e000      	b.n	8004638 <ETH_SetMACConfig+0x1f0>
 8004636:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8004638:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8004640:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8004642:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800464a:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 800464c:	4313      	orrs	r3, r2
 800464e:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8004658:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	68fa      	ldr	r2, [r7, #12]
 8004662:	430a      	orrs	r2, r1
 8004664:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8004668:	bf00      	nop
 800466a:	3714      	adds	r7, #20
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr
 8004674:	00048083 	.word	0x00048083
 8004678:	c0f88000 	.word	0xc0f88000
 800467c:	fffffef0 	.word	0xfffffef0

08004680 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8004680:	b480      	push	{r7}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	4b38      	ldr	r3, [pc, #224]	; (8004778 <ETH_SetDMAConfig+0xf8>)
 8004696:	4013      	ands	r3, r2
 8004698:	683a      	ldr	r2, [r7, #0]
 800469a:	6812      	ldr	r2, [r2, #0]
 800469c:	6879      	ldr	r1, [r7, #4]
 800469e:	6809      	ldr	r1, [r1, #0]
 80046a0:	431a      	orrs	r2, r3
 80046a2:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 80046a6:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	791b      	ldrb	r3, [r3, #4]
 80046ac:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80046b2:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	7b1b      	ldrb	r3, [r3, #12]
 80046b8:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80046ba:	4313      	orrs	r3, r2
 80046bc:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	f241 0304 	movw	r3, #4100	; 0x1004
 80046c6:	4413      	add	r3, r2
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	4b2c      	ldr	r3, [pc, #176]	; (800477c <ETH_SetDMAConfig+0xfc>)
 80046cc:	4013      	ands	r3, r2
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	6811      	ldr	r1, [r2, #0]
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	431a      	orrs	r2, r3
 80046d6:	f241 0304 	movw	r3, #4100	; 0x1004
 80046da:	440b      	add	r3, r1
 80046dc:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	7b5b      	ldrb	r3, [r3, #13]
 80046e2:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80046e8:	4313      	orrs	r3, r2
 80046ea:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	4b22      	ldr	r3, [pc, #136]	; (8004780 <ETH_SetDMAConfig+0x100>)
 80046f8:	4013      	ands	r3, r2
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	6811      	ldr	r1, [r2, #0]
 80046fe:	68fa      	ldr	r2, [r7, #12]
 8004700:	431a      	orrs	r2, r3
 8004702:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8004706:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	7d1b      	ldrb	r3, [r3, #20]
 8004710:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8004712:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	7f5b      	ldrb	r3, [r3, #29]
 8004718:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800471a:	4313      	orrs	r3, r2
 800471c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	f241 1304 	movw	r3, #4356	; 0x1104
 8004726:	4413      	add	r3, r2
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	4b16      	ldr	r3, [pc, #88]	; (8004784 <ETH_SetDMAConfig+0x104>)
 800472c:	4013      	ands	r3, r2
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	6811      	ldr	r1, [r2, #0]
 8004732:	68fa      	ldr	r2, [r7, #12]
 8004734:	431a      	orrs	r2, r3
 8004736:	f241 1304 	movw	r3, #4356	; 0x1104
 800473a:	440b      	add	r3, r1
 800473c:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	7f1b      	ldrb	r3, [r3, #28]
 8004742:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8004748:	4313      	orrs	r3, r2
 800474a:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	f241 1308 	movw	r3, #4360	; 0x1108
 8004754:	4413      	add	r3, r2
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	4b0b      	ldr	r3, [pc, #44]	; (8004788 <ETH_SetDMAConfig+0x108>)
 800475a:	4013      	ands	r3, r2
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	6811      	ldr	r1, [r2, #0]
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	431a      	orrs	r2, r3
 8004764:	f241 1308 	movw	r3, #4360	; 0x1108
 8004768:	440b      	add	r3, r1
 800476a:	601a      	str	r2, [r3, #0]
}
 800476c:	bf00      	nop
 800476e:	3714      	adds	r7, #20
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr
 8004778:	ffff87fd 	.word	0xffff87fd
 800477c:	ffff2ffe 	.word	0xffff2ffe
 8004780:	fffec000 	.word	0xfffec000
 8004784:	ffc0efef 	.word	0xffc0efef
 8004788:	7fc0ffff 	.word	0x7fc0ffff

0800478c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b0a4      	sub	sp, #144	; 0x90
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8004794:	2301      	movs	r3, #1
 8004796:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800479a:	2300      	movs	r3, #0
 800479c:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800479e:	2300      	movs	r3, #0
 80047a0:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80047a4:	2300      	movs	r3, #0
 80047a6:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 80047aa:	2301      	movs	r3, #1
 80047ac:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 80047b0:	2301      	movs	r3, #1
 80047b2:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80047b6:	2301      	movs	r3, #1
 80047b8:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 80047bc:	2300      	movs	r3, #0
 80047be:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80047c2:	2301      	movs	r3, #1
 80047c4:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80047c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80047cc:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80047ce:	2300      	movs	r3, #0
 80047d0:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 80047d4:	2300      	movs	r3, #0
 80047d6:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80047d8:	2300      	movs	r3, #0
 80047da:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80047de:	2300      	movs	r3, #0
 80047e0:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80047e4:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 80047e8:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80047ea:	2300      	movs	r3, #0
 80047ec:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80047f0:	2300      	movs	r3, #0
 80047f2:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 80047f4:	2301      	movs	r3, #1
 80047f6:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80047fa:	2300      	movs	r3, #0
 80047fc:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8004800:	2300      	movs	r3, #0
 8004802:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8004806:	2300      	movs	r3, #0
 8004808:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 800480a:	2300      	movs	r3, #0
 800480c:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 800480e:	2300      	movs	r3, #0
 8004810:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8004812:	2300      	movs	r3, #0
 8004814:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004818:	2300      	movs	r3, #0
 800481a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 800481e:	2301      	movs	r3, #1
 8004820:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8004824:	2320      	movs	r3, #32
 8004826:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 800482a:	2301      	movs	r3, #1
 800482c:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8004830:	2300      	movs	r3, #0
 8004832:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8004836:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 800483a:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 800483c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004840:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8004842:	2300      	movs	r3, #0
 8004844:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8004848:	2302      	movs	r3, #2
 800484a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800484e:	2300      	movs	r3, #0
 8004850:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004854:	2300      	movs	r3, #0
 8004856:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 800485a:	2300      	movs	r3, #0
 800485c:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8004860:	2301      	movs	r3, #1
 8004862:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8004866:	2300      	movs	r3, #0
 8004868:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 800486a:	2301      	movs	r3, #1
 800486c:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004870:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004874:	4619      	mov	r1, r3
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f7ff fde6 	bl	8004448 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800487c:	2301      	movs	r3, #1
 800487e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8004880:	2301      	movs	r3, #1
 8004882:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8004884:	2300      	movs	r3, #0
 8004886:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8004888:	2300      	movs	r3, #0
 800488a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800488e:	2300      	movs	r3, #0
 8004890:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8004892:	2300      	movs	r3, #0
 8004894:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004896:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800489a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 800489c:	2300      	movs	r3, #0
 800489e:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80048a0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80048a4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 80048a6:	2300      	movs	r3, #0
 80048a8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 80048ac:	f44f 7306 	mov.w	r3, #536	; 0x218
 80048b0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80048b2:	f107 0308 	add.w	r3, r7, #8
 80048b6:	4619      	mov	r1, r3
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f7ff fee1 	bl	8004680 <ETH_SetDMAConfig>
}
 80048be:	bf00      	nop
 80048c0:	3790      	adds	r7, #144	; 0x90
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
	...

080048c8 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80048d8:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80048e0:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80048e2:	f001 fa29 	bl	8005d38 <HAL_RCC_GetHCLKFreq>
 80048e6:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	4a1e      	ldr	r2, [pc, #120]	; (8004964 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d908      	bls.n	8004902 <ETH_MAC_MDIO_ClkConfig+0x3a>
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	4a1d      	ldr	r2, [pc, #116]	; (8004968 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d804      	bhi.n	8004902 <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048fe:	60fb      	str	r3, [r7, #12]
 8004900:	e027      	b.n	8004952 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	4a18      	ldr	r2, [pc, #96]	; (8004968 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d908      	bls.n	800491c <ETH_MAC_MDIO_ClkConfig+0x54>
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	4a17      	ldr	r2, [pc, #92]	; (800496c <ETH_MAC_MDIO_ClkConfig+0xa4>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d204      	bcs.n	800491c <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004918:	60fb      	str	r3, [r7, #12]
 800491a:	e01a      	b.n	8004952 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	4a13      	ldr	r2, [pc, #76]	; (800496c <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d303      	bcc.n	800492c <ETH_MAC_MDIO_ClkConfig+0x64>
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	4a12      	ldr	r2, [pc, #72]	; (8004970 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d911      	bls.n	8004950 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	4a10      	ldr	r2, [pc, #64]	; (8004970 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d908      	bls.n	8004946 <ETH_MAC_MDIO_ClkConfig+0x7e>
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	4a0f      	ldr	r2, [pc, #60]	; (8004974 <ETH_MAC_MDIO_ClkConfig+0xac>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d804      	bhi.n	8004946 <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004942:	60fb      	str	r3, [r7, #12]
 8004944:	e005      	b.n	8004952 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	e000      	b.n	8004952 <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8004950:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 800495c:	bf00      	nop
 800495e:	3710      	adds	r7, #16
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	01312cff 	.word	0x01312cff
 8004968:	02160ebf 	.word	0x02160ebf
 800496c:	03938700 	.word	0x03938700
 8004970:	05f5e0ff 	.word	0x05f5e0ff
 8004974:	08f0d17f 	.word	0x08f0d17f

08004978 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004978:	b480      	push	{r7}
 800497a:	b085      	sub	sp, #20
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004980:	2300      	movs	r3, #0
 8004982:	60fb      	str	r3, [r7, #12]
 8004984:	e01d      	b.n	80049c2 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	68d9      	ldr	r1, [r3, #12]
 800498a:	68fa      	ldr	r2, [r7, #12]
 800498c:	4613      	mov	r3, r2
 800498e:	005b      	lsls	r3, r3, #1
 8004990:	4413      	add	r3, r2
 8004992:	00db      	lsls	r3, r3, #3
 8004994:	440b      	add	r3, r1
 8004996:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	2200      	movs	r2, #0
 800499c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	2200      	movs	r2, #0
 80049a2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	2200      	movs	r2, #0
 80049a8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	2200      	movs	r2, #0
 80049ae:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80049b0:	68b9      	ldr	r1, [r7, #8]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	68fa      	ldr	r2, [r7, #12]
 80049b6:	3206      	adds	r2, #6
 80049b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	3301      	adds	r3, #1
 80049c0:	60fb      	str	r3, [r7, #12]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2b03      	cmp	r3, #3
 80049c6:	d9de      	bls.n	8004986 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	f241 132c 	movw	r3, #4396	; 0x112c
 80049d6:	4413      	add	r3, r2
 80049d8:	2203      	movs	r2, #3
 80049da:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	68d9      	ldr	r1, [r3, #12]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	f241 1314 	movw	r3, #4372	; 0x1114
 80049e8:	4413      	add	r3, r2
 80049ea:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	68da      	ldr	r2, [r3, #12]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 80049f8:	601a      	str	r2, [r3, #0]
}
 80049fa:	bf00      	nop
 80049fc:	3714      	adds	r7, #20
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr

08004a06 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004a06:	b480      	push	{r7}
 8004a08:	b085      	sub	sp, #20
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004a0e:	2300      	movs	r3, #0
 8004a10:	60fb      	str	r3, [r7, #12]
 8004a12:	e024      	b.n	8004a5e <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6919      	ldr	r1, [r3, #16]
 8004a18:	68fa      	ldr	r2, [r7, #12]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	005b      	lsls	r3, r3, #1
 8004a1e:	4413      	add	r3, r2
 8004a20:	00db      	lsls	r3, r3, #3
 8004a22:	440b      	add	r3, r1
 8004a24:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	2200      	movs	r2, #0
 8004a36:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	2200      	movs	r2, #0
 8004a42:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	2200      	movs	r2, #0
 8004a48:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004a4a:	68ba      	ldr	r2, [r7, #8]
 8004a4c:	6879      	ldr	r1, [r7, #4]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	3310      	adds	r3, #16
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	440b      	add	r3, r1
 8004a56:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	3301      	adds	r3, #1
 8004a5c:	60fb      	str	r3, [r7, #12]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2b03      	cmp	r3, #3
 8004a62:	d9d7      	bls.n	8004a14 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	655a      	str	r2, [r3, #84]	; 0x54
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	659a      	str	r2, [r3, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	665a      	str	r2, [r3, #100]	; 0x64
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	f241 1330 	movw	r3, #4400	; 0x1130
 8004a8a:	4413      	add	r3, r2
 8004a8c:	2203      	movs	r2, #3
 8004a8e:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6919      	ldr	r1, [r3, #16]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	f241 131c 	movw	r3, #4380	; 0x111c
 8004a9c:	4413      	add	r3, r2
 8004a9e:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	691b      	ldr	r3, [r3, #16]
 8004aa4:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	f241 1328 	movw	r3, #4392	; 0x1128
 8004ab0:	4413      	add	r3, r2
 8004ab2:	6019      	str	r1, [r3, #0]
}
 8004ab4:	bf00      	nop
 8004ab6:	3714      	adds	r7, #20
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b089      	sub	sp, #36	; 0x24
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004aca:	2300      	movs	r3, #0
 8004acc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004ace:	4b86      	ldr	r3, [pc, #536]	; (8004ce8 <HAL_GPIO_Init+0x228>)
 8004ad0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004ad2:	e18c      	b.n	8004dee <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	2101      	movs	r1, #1
 8004ada:	69fb      	ldr	r3, [r7, #28]
 8004adc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	f000 817e 	beq.w	8004de8 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d00b      	beq.n	8004b0c <HAL_GPIO_Init+0x4c>
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d007      	beq.n	8004b0c <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004b00:	2b11      	cmp	r3, #17
 8004b02:	d003      	beq.n	8004b0c <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	2b12      	cmp	r3, #18
 8004b0a:	d130      	bne.n	8004b6e <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	005b      	lsls	r3, r3, #1
 8004b16:	2203      	movs	r2, #3
 8004b18:	fa02 f303 	lsl.w	r3, r2, r3
 8004b1c:	43db      	mvns	r3, r3
 8004b1e:	69ba      	ldr	r2, [r7, #24]
 8004b20:	4013      	ands	r3, r2
 8004b22:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	68da      	ldr	r2, [r3, #12]
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	005b      	lsls	r3, r3, #1
 8004b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b30:	69ba      	ldr	r2, [r7, #24]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	69ba      	ldr	r2, [r7, #24]
 8004b3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004b42:	2201      	movs	r2, #1
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	fa02 f303 	lsl.w	r3, r2, r3
 8004b4a:	43db      	mvns	r3, r3
 8004b4c:	69ba      	ldr	r2, [r7, #24]
 8004b4e:	4013      	ands	r3, r2
 8004b50:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	091b      	lsrs	r3, r3, #4
 8004b58:	f003 0201 	and.w	r2, r3, #1
 8004b5c:	69fb      	ldr	r3, [r7, #28]
 8004b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b62:	69ba      	ldr	r2, [r7, #24]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	69ba      	ldr	r2, [r7, #24]
 8004b6c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	005b      	lsls	r3, r3, #1
 8004b78:	2203      	movs	r2, #3
 8004b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b7e:	43db      	mvns	r3, r3
 8004b80:	69ba      	ldr	r2, [r7, #24]
 8004b82:	4013      	ands	r3, r2
 8004b84:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	689a      	ldr	r2, [r3, #8]
 8004b8a:	69fb      	ldr	r3, [r7, #28]
 8004b8c:	005b      	lsls	r3, r3, #1
 8004b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b92:	69ba      	ldr	r2, [r7, #24]
 8004b94:	4313      	orrs	r3, r2
 8004b96:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	69ba      	ldr	r2, [r7, #24]
 8004b9c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d003      	beq.n	8004bae <HAL_GPIO_Init+0xee>
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	2b12      	cmp	r3, #18
 8004bac:	d123      	bne.n	8004bf6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	08da      	lsrs	r2, r3, #3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	3208      	adds	r2, #8
 8004bb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	f003 0307 	and.w	r3, r3, #7
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	220f      	movs	r2, #15
 8004bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bca:	43db      	mvns	r3, r3
 8004bcc:	69ba      	ldr	r2, [r7, #24]
 8004bce:	4013      	ands	r3, r2
 8004bd0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	691a      	ldr	r2, [r3, #16]
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	f003 0307 	and.w	r3, r3, #7
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	fa02 f303 	lsl.w	r3, r2, r3
 8004be2:	69ba      	ldr	r2, [r7, #24]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	08da      	lsrs	r2, r3, #3
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	3208      	adds	r2, #8
 8004bf0:	69b9      	ldr	r1, [r7, #24]
 8004bf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004bfc:	69fb      	ldr	r3, [r7, #28]
 8004bfe:	005b      	lsls	r3, r3, #1
 8004c00:	2203      	movs	r2, #3
 8004c02:	fa02 f303 	lsl.w	r3, r2, r3
 8004c06:	43db      	mvns	r3, r3
 8004c08:	69ba      	ldr	r2, [r7, #24]
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	f003 0203 	and.w	r2, r3, #3
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	005b      	lsls	r3, r3, #1
 8004c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1e:	69ba      	ldr	r2, [r7, #24]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	69ba      	ldr	r2, [r7, #24]
 8004c28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	f000 80d8 	beq.w	8004de8 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c38:	4b2c      	ldr	r3, [pc, #176]	; (8004cec <HAL_GPIO_Init+0x22c>)
 8004c3a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004c3e:	4a2b      	ldr	r2, [pc, #172]	; (8004cec <HAL_GPIO_Init+0x22c>)
 8004c40:	f043 0302 	orr.w	r3, r3, #2
 8004c44:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004c48:	4b28      	ldr	r3, [pc, #160]	; (8004cec <HAL_GPIO_Init+0x22c>)
 8004c4a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004c4e:	f003 0302 	and.w	r3, r3, #2
 8004c52:	60fb      	str	r3, [r7, #12]
 8004c54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c56:	4a26      	ldr	r2, [pc, #152]	; (8004cf0 <HAL_GPIO_Init+0x230>)
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	089b      	lsrs	r3, r3, #2
 8004c5c:	3302      	adds	r3, #2
 8004c5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004c64:	69fb      	ldr	r3, [r7, #28]
 8004c66:	f003 0303 	and.w	r3, r3, #3
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	220f      	movs	r2, #15
 8004c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c72:	43db      	mvns	r3, r3
 8004c74:	69ba      	ldr	r2, [r7, #24]
 8004c76:	4013      	ands	r3, r2
 8004c78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a1d      	ldr	r2, [pc, #116]	; (8004cf4 <HAL_GPIO_Init+0x234>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d04a      	beq.n	8004d18 <HAL_GPIO_Init+0x258>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a1c      	ldr	r2, [pc, #112]	; (8004cf8 <HAL_GPIO_Init+0x238>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d02b      	beq.n	8004ce2 <HAL_GPIO_Init+0x222>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a1b      	ldr	r2, [pc, #108]	; (8004cfc <HAL_GPIO_Init+0x23c>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d025      	beq.n	8004cde <HAL_GPIO_Init+0x21e>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a1a      	ldr	r2, [pc, #104]	; (8004d00 <HAL_GPIO_Init+0x240>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d01f      	beq.n	8004cda <HAL_GPIO_Init+0x21a>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4a19      	ldr	r2, [pc, #100]	; (8004d04 <HAL_GPIO_Init+0x244>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d019      	beq.n	8004cd6 <HAL_GPIO_Init+0x216>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	4a18      	ldr	r2, [pc, #96]	; (8004d08 <HAL_GPIO_Init+0x248>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d013      	beq.n	8004cd2 <HAL_GPIO_Init+0x212>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	4a17      	ldr	r2, [pc, #92]	; (8004d0c <HAL_GPIO_Init+0x24c>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d00d      	beq.n	8004cce <HAL_GPIO_Init+0x20e>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	4a16      	ldr	r2, [pc, #88]	; (8004d10 <HAL_GPIO_Init+0x250>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d007      	beq.n	8004cca <HAL_GPIO_Init+0x20a>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4a15      	ldr	r2, [pc, #84]	; (8004d14 <HAL_GPIO_Init+0x254>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d101      	bne.n	8004cc6 <HAL_GPIO_Init+0x206>
 8004cc2:	2309      	movs	r3, #9
 8004cc4:	e029      	b.n	8004d1a <HAL_GPIO_Init+0x25a>
 8004cc6:	230a      	movs	r3, #10
 8004cc8:	e027      	b.n	8004d1a <HAL_GPIO_Init+0x25a>
 8004cca:	2307      	movs	r3, #7
 8004ccc:	e025      	b.n	8004d1a <HAL_GPIO_Init+0x25a>
 8004cce:	2306      	movs	r3, #6
 8004cd0:	e023      	b.n	8004d1a <HAL_GPIO_Init+0x25a>
 8004cd2:	2305      	movs	r3, #5
 8004cd4:	e021      	b.n	8004d1a <HAL_GPIO_Init+0x25a>
 8004cd6:	2304      	movs	r3, #4
 8004cd8:	e01f      	b.n	8004d1a <HAL_GPIO_Init+0x25a>
 8004cda:	2303      	movs	r3, #3
 8004cdc:	e01d      	b.n	8004d1a <HAL_GPIO_Init+0x25a>
 8004cde:	2302      	movs	r3, #2
 8004ce0:	e01b      	b.n	8004d1a <HAL_GPIO_Init+0x25a>
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e019      	b.n	8004d1a <HAL_GPIO_Init+0x25a>
 8004ce6:	bf00      	nop
 8004ce8:	58000080 	.word	0x58000080
 8004cec:	58024400 	.word	0x58024400
 8004cf0:	58000400 	.word	0x58000400
 8004cf4:	58020000 	.word	0x58020000
 8004cf8:	58020400 	.word	0x58020400
 8004cfc:	58020800 	.word	0x58020800
 8004d00:	58020c00 	.word	0x58020c00
 8004d04:	58021000 	.word	0x58021000
 8004d08:	58021400 	.word	0x58021400
 8004d0c:	58021800 	.word	0x58021800
 8004d10:	58021c00 	.word	0x58021c00
 8004d14:	58022400 	.word	0x58022400
 8004d18:	2300      	movs	r3, #0
 8004d1a:	69fa      	ldr	r2, [r7, #28]
 8004d1c:	f002 0203 	and.w	r2, r2, #3
 8004d20:	0092      	lsls	r2, r2, #2
 8004d22:	4093      	lsls	r3, r2
 8004d24:	69ba      	ldr	r2, [r7, #24]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d2a:	4938      	ldr	r1, [pc, #224]	; (8004e0c <HAL_GPIO_Init+0x34c>)
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	089b      	lsrs	r3, r3, #2
 8004d30:	3302      	adds	r3, #2
 8004d32:	69ba      	ldr	r2, [r7, #24]
 8004d34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	43db      	mvns	r3, r3
 8004d42:	69ba      	ldr	r2, [r7, #24]
 8004d44:	4013      	ands	r3, r2
 8004d46:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d003      	beq.n	8004d5c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004d54:	69ba      	ldr	r2, [r7, #24]
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	69ba      	ldr	r2, [r7, #24]
 8004d60:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	43db      	mvns	r3, r3
 8004d6c:	69ba      	ldr	r2, [r7, #24]
 8004d6e:	4013      	ands	r3, r2
 8004d70:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d003      	beq.n	8004d86 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8004d7e:	69ba      	ldr	r2, [r7, #24]
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	69ba      	ldr	r2, [r7, #24]
 8004d8a:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004d8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	43db      	mvns	r3, r3
 8004d98:	69ba      	ldr	r2, [r7, #24]
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d003      	beq.n	8004db2 <HAL_GPIO_Init+0x2f2>
        {
          temp |= iocurrent;
 8004daa:	69ba      	ldr	r2, [r7, #24]
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004db2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004dba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	43db      	mvns	r3, r3
 8004dc6:	69ba      	ldr	r2, [r7, #24]
 8004dc8:	4013      	ands	r3, r2
 8004dca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d003      	beq.n	8004de0 <HAL_GPIO_Init+0x320>
        {
          temp |= iocurrent;
 8004dd8:	69ba      	ldr	r2, [r7, #24]
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004de0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004de4:	69bb      	ldr	r3, [r7, #24]
 8004de6:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	3301      	adds	r3, #1
 8004dec:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	fa22 f303 	lsr.w	r3, r2, r3
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	f47f ae6b 	bne.w	8004ad4 <HAL_GPIO_Init+0x14>
  }
}
 8004dfe:	bf00      	nop
 8004e00:	bf00      	nop
 8004e02:	3724      	adds	r7, #36	; 0x24
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr
 8004e0c:	58000400 	.word	0x58000400

08004e10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b085      	sub	sp, #20
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	460b      	mov	r3, r1
 8004e1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	691a      	ldr	r2, [r3, #16]
 8004e20:	887b      	ldrh	r3, [r7, #2]
 8004e22:	4013      	ands	r3, r2
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d002      	beq.n	8004e2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	73fb      	strb	r3, [r7, #15]
 8004e2c:	e001      	b.n	8004e32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004e32:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3714      	adds	r7, #20
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr

08004e40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	460b      	mov	r3, r1
 8004e4a:	807b      	strh	r3, [r7, #2]
 8004e4c:	4613      	mov	r3, r2
 8004e4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004e50:	787b      	ldrb	r3, [r7, #1]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d003      	beq.n	8004e5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e56:	887a      	ldrh	r2, [r7, #2]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004e5c:	e003      	b.n	8004e66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004e5e:	887b      	ldrh	r3, [r7, #2]
 8004e60:	041a      	lsls	r2, r3, #16
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	619a      	str	r2, [r3, #24]
}
 8004e66:	bf00      	nop
 8004e68:	370c      	adds	r7, #12
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr
	...

08004e74 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b084      	sub	sp, #16
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004e7c:	4b19      	ldr	r3, [pc, #100]	; (8004ee4 <HAL_PWREx_ConfigSupply+0x70>)
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	f003 0304 	and.w	r3, r3, #4
 8004e84:	2b04      	cmp	r3, #4
 8004e86:	d00a      	beq.n	8004e9e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004e88:	4b16      	ldr	r3, [pc, #88]	; (8004ee4 <HAL_PWREx_ConfigSupply+0x70>)
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	f003 0307 	and.w	r3, r3, #7
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d001      	beq.n	8004e9a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e01f      	b.n	8004eda <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	e01d      	b.n	8004eda <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004e9e:	4b11      	ldr	r3, [pc, #68]	; (8004ee4 <HAL_PWREx_ConfigSupply+0x70>)
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	f023 0207 	bic.w	r2, r3, #7
 8004ea6:	490f      	ldr	r1, [pc, #60]	; (8004ee4 <HAL_PWREx_ConfigSupply+0x70>)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004eae:	f7fd fae3 	bl	8002478 <HAL_GetTick>
 8004eb2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004eb4:	e009      	b.n	8004eca <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004eb6:	f7fd fadf 	bl	8002478 <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ec4:	d901      	bls.n	8004eca <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e007      	b.n	8004eda <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004eca:	4b06      	ldr	r3, [pc, #24]	; (8004ee4 <HAL_PWREx_ConfigSupply+0x70>)
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ed2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ed6:	d1ee      	bne.n	8004eb6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004ed8:	2300      	movs	r3, #0
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3710      	adds	r7, #16
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
 8004ee2:	bf00      	nop
 8004ee4:	58024800 	.word	0x58024800

08004ee8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b08c      	sub	sp, #48	; 0x30
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d101      	bne.n	8004efa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e37a      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0301 	and.w	r3, r3, #1
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	f000 8087 	beq.w	8005016 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f08:	4ba0      	ldr	r3, [pc, #640]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004f0a:	691b      	ldr	r3, [r3, #16]
 8004f0c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004f10:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004f12:	4b9e      	ldr	r3, [pc, #632]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f16:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004f18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f1a:	2b10      	cmp	r3, #16
 8004f1c:	d007      	beq.n	8004f2e <HAL_RCC_OscConfig+0x46>
 8004f1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f20:	2b18      	cmp	r3, #24
 8004f22:	d110      	bne.n	8004f46 <HAL_RCC_OscConfig+0x5e>
 8004f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f26:	f003 0303 	and.w	r3, r3, #3
 8004f2a:	2b02      	cmp	r3, #2
 8004f2c:	d10b      	bne.n	8004f46 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f2e:	4b97      	ldr	r3, [pc, #604]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d06c      	beq.n	8005014 <HAL_RCC_OscConfig+0x12c>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d168      	bne.n	8005014 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e354      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f4e:	d106      	bne.n	8004f5e <HAL_RCC_OscConfig+0x76>
 8004f50:	4b8e      	ldr	r3, [pc, #568]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a8d      	ldr	r2, [pc, #564]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004f56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f5a:	6013      	str	r3, [r2, #0]
 8004f5c:	e02e      	b.n	8004fbc <HAL_RCC_OscConfig+0xd4>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10c      	bne.n	8004f80 <HAL_RCC_OscConfig+0x98>
 8004f66:	4b89      	ldr	r3, [pc, #548]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a88      	ldr	r2, [pc, #544]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004f6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f70:	6013      	str	r3, [r2, #0]
 8004f72:	4b86      	ldr	r3, [pc, #536]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a85      	ldr	r2, [pc, #532]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004f78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f7c:	6013      	str	r3, [r2, #0]
 8004f7e:	e01d      	b.n	8004fbc <HAL_RCC_OscConfig+0xd4>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f88:	d10c      	bne.n	8004fa4 <HAL_RCC_OscConfig+0xbc>
 8004f8a:	4b80      	ldr	r3, [pc, #512]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a7f      	ldr	r2, [pc, #508]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004f90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004f94:	6013      	str	r3, [r2, #0]
 8004f96:	4b7d      	ldr	r3, [pc, #500]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a7c      	ldr	r2, [pc, #496]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004f9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fa0:	6013      	str	r3, [r2, #0]
 8004fa2:	e00b      	b.n	8004fbc <HAL_RCC_OscConfig+0xd4>
 8004fa4:	4b79      	ldr	r3, [pc, #484]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a78      	ldr	r2, [pc, #480]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004faa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fae:	6013      	str	r3, [r2, #0]
 8004fb0:	4b76      	ldr	r3, [pc, #472]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a75      	ldr	r2, [pc, #468]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004fb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004fba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d013      	beq.n	8004fec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fc4:	f7fd fa58 	bl	8002478 <HAL_GetTick>
 8004fc8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004fca:	e008      	b.n	8004fde <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fcc:	f7fd fa54 	bl	8002478 <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	2b64      	cmp	r3, #100	; 0x64
 8004fd8:	d901      	bls.n	8004fde <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e308      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004fde:	4b6b      	ldr	r3, [pc, #428]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d0f0      	beq.n	8004fcc <HAL_RCC_OscConfig+0xe4>
 8004fea:	e014      	b.n	8005016 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fec:	f7fd fa44 	bl	8002478 <HAL_GetTick>
 8004ff0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004ff2:	e008      	b.n	8005006 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ff4:	f7fd fa40 	bl	8002478 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	2b64      	cmp	r3, #100	; 0x64
 8005000:	d901      	bls.n	8005006 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e2f4      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005006:	4b61      	ldr	r3, [pc, #388]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1f0      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x10c>
 8005012:	e000      	b.n	8005016 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005014:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 0302 	and.w	r3, r3, #2
 800501e:	2b00      	cmp	r3, #0
 8005020:	d06d      	beq.n	80050fe <HAL_RCC_OscConfig+0x216>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005022:	4b5a      	ldr	r3, [pc, #360]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800502a:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800502c:	4b57      	ldr	r3, [pc, #348]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 800502e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005030:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005032:	6a3b      	ldr	r3, [r7, #32]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d007      	beq.n	8005048 <HAL_RCC_OscConfig+0x160>
 8005038:	6a3b      	ldr	r3, [r7, #32]
 800503a:	2b18      	cmp	r3, #24
 800503c:	d11b      	bne.n	8005076 <HAL_RCC_OscConfig+0x18e>
 800503e:	69fb      	ldr	r3, [r7, #28]
 8005040:	f003 0303 	and.w	r3, r3, #3
 8005044:	2b00      	cmp	r3, #0
 8005046:	d116      	bne.n	8005076 <HAL_RCC_OscConfig+0x18e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005048:	4b50      	ldr	r3, [pc, #320]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0304 	and.w	r3, r3, #4
 8005050:	2b00      	cmp	r3, #0
 8005052:	d005      	beq.n	8005060 <HAL_RCC_OscConfig+0x178>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d101      	bne.n	8005060 <HAL_RCC_OscConfig+0x178>
      {
        return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e2c7      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005060:	4b4a      	ldr	r3, [pc, #296]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	691b      	ldr	r3, [r3, #16]
 800506c:	061b      	lsls	r3, r3, #24
 800506e:	4947      	ldr	r1, [pc, #284]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8005070:	4313      	orrs	r3, r2
 8005072:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005074:	e043      	b.n	80050fe <HAL_RCC_OscConfig+0x216>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d026      	beq.n	80050cc <HAL_RCC_OscConfig+0x1e4>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800507e:	4b43      	ldr	r3, [pc, #268]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f023 0219 	bic.w	r2, r3, #25
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	68db      	ldr	r3, [r3, #12]
 800508a:	4940      	ldr	r1, [pc, #256]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 800508c:	4313      	orrs	r3, r2
 800508e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005090:	f7fd f9f2 	bl	8002478 <HAL_GetTick>
 8005094:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005096:	e008      	b.n	80050aa <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005098:	f7fd f9ee 	bl	8002478 <HAL_GetTick>
 800509c:	4602      	mov	r2, r0
 800509e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	2b02      	cmp	r3, #2
 80050a4:	d901      	bls.n	80050aa <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 80050a6:	2303      	movs	r3, #3
 80050a8:	e2a2      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80050aa:	4b38      	ldr	r3, [pc, #224]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 0304 	and.w	r3, r3, #4
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d0f0      	beq.n	8005098 <HAL_RCC_OscConfig+0x1b0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050b6:	4b35      	ldr	r3, [pc, #212]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	691b      	ldr	r3, [r3, #16]
 80050c2:	061b      	lsls	r3, r3, #24
 80050c4:	4931      	ldr	r1, [pc, #196]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 80050c6:	4313      	orrs	r3, r2
 80050c8:	604b      	str	r3, [r1, #4]
 80050ca:	e018      	b.n	80050fe <HAL_RCC_OscConfig+0x216>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050cc:	4b2f      	ldr	r3, [pc, #188]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a2e      	ldr	r2, [pc, #184]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 80050d2:	f023 0301 	bic.w	r3, r3, #1
 80050d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050d8:	f7fd f9ce 	bl	8002478 <HAL_GetTick>
 80050dc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80050de:	e008      	b.n	80050f2 <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050e0:	f7fd f9ca 	bl	8002478 <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d901      	bls.n	80050f2 <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e27e      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80050f2:	4b26      	ldr	r3, [pc, #152]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 0304 	and.w	r3, r3, #4
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d1f0      	bne.n	80050e0 <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 0310 	and.w	r3, r3, #16
 8005106:	2b00      	cmp	r3, #0
 8005108:	d06c      	beq.n	80051e4 <HAL_RCC_OscConfig+0x2fc>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800510a:	4b20      	ldr	r3, [pc, #128]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 800510c:	691b      	ldr	r3, [r3, #16]
 800510e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005112:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005114:	4b1d      	ldr	r3, [pc, #116]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8005116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005118:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800511a:	69bb      	ldr	r3, [r7, #24]
 800511c:	2b08      	cmp	r3, #8
 800511e:	d007      	beq.n	8005130 <HAL_RCC_OscConfig+0x248>
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	2b18      	cmp	r3, #24
 8005124:	d11b      	bne.n	800515e <HAL_RCC_OscConfig+0x276>
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	f003 0303 	and.w	r3, r3, #3
 800512c:	2b01      	cmp	r3, #1
 800512e:	d116      	bne.n	800515e <HAL_RCC_OscConfig+0x276>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005130:	4b16      	ldr	r3, [pc, #88]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005138:	2b00      	cmp	r3, #0
 800513a:	d005      	beq.n	8005148 <HAL_RCC_OscConfig+0x260>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	69db      	ldr	r3, [r3, #28]
 8005140:	2b80      	cmp	r3, #128	; 0x80
 8005142:	d001      	beq.n	8005148 <HAL_RCC_OscConfig+0x260>
      {
        return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e253      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005148:	4b10      	ldr	r3, [pc, #64]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 800514a:	68db      	ldr	r3, [r3, #12]
 800514c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a1b      	ldr	r3, [r3, #32]
 8005154:	061b      	lsls	r3, r3, #24
 8005156:	490d      	ldr	r1, [pc, #52]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8005158:	4313      	orrs	r3, r2
 800515a:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800515c:	e042      	b.n	80051e4 <HAL_RCC_OscConfig+0x2fc>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	69db      	ldr	r3, [r3, #28]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d025      	beq.n	80051b2 <HAL_RCC_OscConfig+0x2ca>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005166:	4b09      	ldr	r3, [pc, #36]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a08      	ldr	r2, [pc, #32]	; (800518c <HAL_RCC_OscConfig+0x2a4>)
 800516c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005170:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005172:	f7fd f981 	bl	8002478 <HAL_GetTick>
 8005176:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005178:	e00a      	b.n	8005190 <HAL_RCC_OscConfig+0x2a8>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800517a:	f7fd f97d 	bl	8002478 <HAL_GetTick>
 800517e:	4602      	mov	r2, r0
 8005180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005182:	1ad3      	subs	r3, r2, r3
 8005184:	2b02      	cmp	r3, #2
 8005186:	d903      	bls.n	8005190 <HAL_RCC_OscConfig+0x2a8>
          {
            return HAL_TIMEOUT;
 8005188:	2303      	movs	r3, #3
 800518a:	e231      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
 800518c:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005190:	4ba3      	ldr	r3, [pc, #652]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005198:	2b00      	cmp	r3, #0
 800519a:	d0ee      	beq.n	800517a <HAL_RCC_OscConfig+0x292>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800519c:	4ba0      	ldr	r3, [pc, #640]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 800519e:	68db      	ldr	r3, [r3, #12]
 80051a0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	061b      	lsls	r3, r3, #24
 80051aa:	499d      	ldr	r1, [pc, #628]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 80051ac:	4313      	orrs	r3, r2
 80051ae:	60cb      	str	r3, [r1, #12]
 80051b0:	e018      	b.n	80051e4 <HAL_RCC_OscConfig+0x2fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80051b2:	4b9b      	ldr	r3, [pc, #620]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a9a      	ldr	r2, [pc, #616]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 80051b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80051bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051be:	f7fd f95b 	bl	8002478 <HAL_GetTick>
 80051c2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80051c4:	e008      	b.n	80051d8 <HAL_RCC_OscConfig+0x2f0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80051c6:	f7fd f957 	bl	8002478 <HAL_GetTick>
 80051ca:	4602      	mov	r2, r0
 80051cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	2b02      	cmp	r3, #2
 80051d2:	d901      	bls.n	80051d8 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 80051d4:	2303      	movs	r3, #3
 80051d6:	e20b      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80051d8:	4b91      	ldr	r3, [pc, #580]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d1f0      	bne.n	80051c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 0308 	and.w	r3, r3, #8
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d036      	beq.n	800525e <HAL_RCC_OscConfig+0x376>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	695b      	ldr	r3, [r3, #20]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d019      	beq.n	800522c <HAL_RCC_OscConfig+0x344>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051f8:	4b89      	ldr	r3, [pc, #548]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 80051fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051fc:	4a88      	ldr	r2, [pc, #544]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 80051fe:	f043 0301 	orr.w	r3, r3, #1
 8005202:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005204:	f7fd f938 	bl	8002478 <HAL_GetTick>
 8005208:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800520a:	e008      	b.n	800521e <HAL_RCC_OscConfig+0x336>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800520c:	f7fd f934 	bl	8002478 <HAL_GetTick>
 8005210:	4602      	mov	r2, r0
 8005212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005214:	1ad3      	subs	r3, r2, r3
 8005216:	2b02      	cmp	r3, #2
 8005218:	d901      	bls.n	800521e <HAL_RCC_OscConfig+0x336>
        {
          return HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	e1e8      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800521e:	4b80      	ldr	r3, [pc, #512]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 8005220:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005222:	f003 0302 	and.w	r3, r3, #2
 8005226:	2b00      	cmp	r3, #0
 8005228:	d0f0      	beq.n	800520c <HAL_RCC_OscConfig+0x324>
 800522a:	e018      	b.n	800525e <HAL_RCC_OscConfig+0x376>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800522c:	4b7c      	ldr	r3, [pc, #496]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 800522e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005230:	4a7b      	ldr	r2, [pc, #492]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 8005232:	f023 0301 	bic.w	r3, r3, #1
 8005236:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005238:	f7fd f91e 	bl	8002478 <HAL_GetTick>
 800523c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800523e:	e008      	b.n	8005252 <HAL_RCC_OscConfig+0x36a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005240:	f7fd f91a 	bl	8002478 <HAL_GetTick>
 8005244:	4602      	mov	r2, r0
 8005246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	2b02      	cmp	r3, #2
 800524c:	d901      	bls.n	8005252 <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 800524e:	2303      	movs	r3, #3
 8005250:	e1ce      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005252:	4b73      	ldr	r3, [pc, #460]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 8005254:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005256:	f003 0302 	and.w	r3, r3, #2
 800525a:	2b00      	cmp	r3, #0
 800525c:	d1f0      	bne.n	8005240 <HAL_RCC_OscConfig+0x358>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 0320 	and.w	r3, r3, #32
 8005266:	2b00      	cmp	r3, #0
 8005268:	d036      	beq.n	80052d8 <HAL_RCC_OscConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	699b      	ldr	r3, [r3, #24]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d019      	beq.n	80052a6 <HAL_RCC_OscConfig+0x3be>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005272:	4b6b      	ldr	r3, [pc, #428]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a6a      	ldr	r2, [pc, #424]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 8005278:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800527c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800527e:	f7fd f8fb 	bl	8002478 <HAL_GetTick>
 8005282:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005284:	e008      	b.n	8005298 <HAL_RCC_OscConfig+0x3b0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005286:	f7fd f8f7 	bl	8002478 <HAL_GetTick>
 800528a:	4602      	mov	r2, r0
 800528c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800528e:	1ad3      	subs	r3, r2, r3
 8005290:	2b02      	cmp	r3, #2
 8005292:	d901      	bls.n	8005298 <HAL_RCC_OscConfig+0x3b0>
        {
          return HAL_TIMEOUT;
 8005294:	2303      	movs	r3, #3
 8005296:	e1ab      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005298:	4b61      	ldr	r3, [pc, #388]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d0f0      	beq.n	8005286 <HAL_RCC_OscConfig+0x39e>
 80052a4:	e018      	b.n	80052d8 <HAL_RCC_OscConfig+0x3f0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80052a6:	4b5e      	ldr	r3, [pc, #376]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a5d      	ldr	r2, [pc, #372]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 80052ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80052b0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80052b2:	f7fd f8e1 	bl	8002478 <HAL_GetTick>
 80052b6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80052b8:	e008      	b.n	80052cc <HAL_RCC_OscConfig+0x3e4>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80052ba:	f7fd f8dd 	bl	8002478 <HAL_GetTick>
 80052be:	4602      	mov	r2, r0
 80052c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c2:	1ad3      	subs	r3, r2, r3
 80052c4:	2b02      	cmp	r3, #2
 80052c6:	d901      	bls.n	80052cc <HAL_RCC_OscConfig+0x3e4>
        {
          return HAL_TIMEOUT;
 80052c8:	2303      	movs	r3, #3
 80052ca:	e191      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80052cc:	4b54      	ldr	r3, [pc, #336]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d1f0      	bne.n	80052ba <HAL_RCC_OscConfig+0x3d2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0304 	and.w	r3, r3, #4
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	f000 8081 	beq.w	80053e8 <HAL_RCC_OscConfig+0x500>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80052e6:	4b4f      	ldr	r3, [pc, #316]	; (8005424 <HAL_RCC_OscConfig+0x53c>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a4e      	ldr	r2, [pc, #312]	; (8005424 <HAL_RCC_OscConfig+0x53c>)
 80052ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052f0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80052f2:	f7fd f8c1 	bl	8002478 <HAL_GetTick>
 80052f6:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052f8:	e008      	b.n	800530c <HAL_RCC_OscConfig+0x424>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80052fa:	f7fd f8bd 	bl	8002478 <HAL_GetTick>
 80052fe:	4602      	mov	r2, r0
 8005300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	2b64      	cmp	r3, #100	; 0x64
 8005306:	d901      	bls.n	800530c <HAL_RCC_OscConfig+0x424>
      {
        return HAL_TIMEOUT;
 8005308:	2303      	movs	r3, #3
 800530a:	e171      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800530c:	4b45      	ldr	r3, [pc, #276]	; (8005424 <HAL_RCC_OscConfig+0x53c>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005314:	2b00      	cmp	r3, #0
 8005316:	d0f0      	beq.n	80052fa <HAL_RCC_OscConfig+0x412>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	2b01      	cmp	r3, #1
 800531e:	d106      	bne.n	800532e <HAL_RCC_OscConfig+0x446>
 8005320:	4b3f      	ldr	r3, [pc, #252]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 8005322:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005324:	4a3e      	ldr	r2, [pc, #248]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 8005326:	f043 0301 	orr.w	r3, r3, #1
 800532a:	6713      	str	r3, [r2, #112]	; 0x70
 800532c:	e02d      	b.n	800538a <HAL_RCC_OscConfig+0x4a2>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d10c      	bne.n	8005350 <HAL_RCC_OscConfig+0x468>
 8005336:	4b3a      	ldr	r3, [pc, #232]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 8005338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800533a:	4a39      	ldr	r2, [pc, #228]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 800533c:	f023 0301 	bic.w	r3, r3, #1
 8005340:	6713      	str	r3, [r2, #112]	; 0x70
 8005342:	4b37      	ldr	r3, [pc, #220]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 8005344:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005346:	4a36      	ldr	r2, [pc, #216]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 8005348:	f023 0304 	bic.w	r3, r3, #4
 800534c:	6713      	str	r3, [r2, #112]	; 0x70
 800534e:	e01c      	b.n	800538a <HAL_RCC_OscConfig+0x4a2>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	2b05      	cmp	r3, #5
 8005356:	d10c      	bne.n	8005372 <HAL_RCC_OscConfig+0x48a>
 8005358:	4b31      	ldr	r3, [pc, #196]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 800535a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800535c:	4a30      	ldr	r2, [pc, #192]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 800535e:	f043 0304 	orr.w	r3, r3, #4
 8005362:	6713      	str	r3, [r2, #112]	; 0x70
 8005364:	4b2e      	ldr	r3, [pc, #184]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 8005366:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005368:	4a2d      	ldr	r2, [pc, #180]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 800536a:	f043 0301 	orr.w	r3, r3, #1
 800536e:	6713      	str	r3, [r2, #112]	; 0x70
 8005370:	e00b      	b.n	800538a <HAL_RCC_OscConfig+0x4a2>
 8005372:	4b2b      	ldr	r3, [pc, #172]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 8005374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005376:	4a2a      	ldr	r2, [pc, #168]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 8005378:	f023 0301 	bic.w	r3, r3, #1
 800537c:	6713      	str	r3, [r2, #112]	; 0x70
 800537e:	4b28      	ldr	r3, [pc, #160]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 8005380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005382:	4a27      	ldr	r2, [pc, #156]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 8005384:	f023 0304 	bic.w	r3, r3, #4
 8005388:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d015      	beq.n	80053be <HAL_RCC_OscConfig+0x4d6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005392:	f7fd f871 	bl	8002478 <HAL_GetTick>
 8005396:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005398:	e00a      	b.n	80053b0 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800539a:	f7fd f86d 	bl	8002478 <HAL_GetTick>
 800539e:	4602      	mov	r2, r0
 80053a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d901      	bls.n	80053b0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 80053ac:	2303      	movs	r3, #3
 80053ae:	e11f      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80053b0:	4b1b      	ldr	r3, [pc, #108]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 80053b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053b4:	f003 0302 	and.w	r3, r3, #2
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d0ee      	beq.n	800539a <HAL_RCC_OscConfig+0x4b2>
 80053bc:	e014      	b.n	80053e8 <HAL_RCC_OscConfig+0x500>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053be:	f7fd f85b 	bl	8002478 <HAL_GetTick>
 80053c2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80053c4:	e00a      	b.n	80053dc <HAL_RCC_OscConfig+0x4f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053c6:	f7fd f857 	bl	8002478 <HAL_GetTick>
 80053ca:	4602      	mov	r2, r0
 80053cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ce:	1ad3      	subs	r3, r2, r3
 80053d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d901      	bls.n	80053dc <HAL_RCC_OscConfig+0x4f4>
        {
          return HAL_TIMEOUT;
 80053d8:	2303      	movs	r3, #3
 80053da:	e109      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80053dc:	4b10      	ldr	r3, [pc, #64]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 80053de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053e0:	f003 0302 	and.w	r3, r3, #2
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d1ee      	bne.n	80053c6 <HAL_RCC_OscConfig+0x4de>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	f000 80fe 	beq.w	80055ee <HAL_RCC_OscConfig+0x706>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80053f2:	4b0b      	ldr	r3, [pc, #44]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 80053f4:	691b      	ldr	r3, [r3, #16]
 80053f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80053fa:	2b18      	cmp	r3, #24
 80053fc:	f000 80b9 	beq.w	8005572 <HAL_RCC_OscConfig+0x68a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005404:	2b02      	cmp	r3, #2
 8005406:	f040 809a 	bne.w	800553e <HAL_RCC_OscConfig+0x656>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800540a:	4b05      	ldr	r3, [pc, #20]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a04      	ldr	r2, [pc, #16]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 8005410:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005414:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005416:	f7fd f82f 	bl	8002478 <HAL_GetTick>
 800541a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800541c:	e00d      	b.n	800543a <HAL_RCC_OscConfig+0x552>
 800541e:	bf00      	nop
 8005420:	58024400 	.word	0x58024400
 8005424:	58024800 	.word	0x58024800
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005428:	f7fd f826 	bl	8002478 <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	2b02      	cmp	r3, #2
 8005434:	d901      	bls.n	800543a <HAL_RCC_OscConfig+0x552>
          {
            return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e0da      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800543a:	4b6f      	ldr	r3, [pc, #444]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005442:	2b00      	cmp	r3, #0
 8005444:	d1f0      	bne.n	8005428 <HAL_RCC_OscConfig+0x540>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005446:	4b6c      	ldr	r3, [pc, #432]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 8005448:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800544a:	4b6c      	ldr	r3, [pc, #432]	; (80055fc <HAL_RCC_OscConfig+0x714>)
 800544c:	4013      	ands	r3, r2
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005456:	0112      	lsls	r2, r2, #4
 8005458:	430a      	orrs	r2, r1
 800545a:	4967      	ldr	r1, [pc, #412]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 800545c:	4313      	orrs	r3, r2
 800545e:	628b      	str	r3, [r1, #40]	; 0x28
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005464:	3b01      	subs	r3, #1
 8005466:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800546e:	3b01      	subs	r3, #1
 8005470:	025b      	lsls	r3, r3, #9
 8005472:	b29b      	uxth	r3, r3
 8005474:	431a      	orrs	r2, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800547a:	3b01      	subs	r3, #1
 800547c:	041b      	lsls	r3, r3, #16
 800547e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005482:	431a      	orrs	r2, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005488:	3b01      	subs	r3, #1
 800548a:	061b      	lsls	r3, r3, #24
 800548c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005490:	4959      	ldr	r1, [pc, #356]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 8005492:	4313      	orrs	r3, r2
 8005494:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8005496:	4b58      	ldr	r3, [pc, #352]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 8005498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800549a:	4a57      	ldr	r2, [pc, #348]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 800549c:	f023 0301 	bic.w	r3, r3, #1
 80054a0:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80054a2:	4b55      	ldr	r3, [pc, #340]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 80054a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054a6:	4b56      	ldr	r3, [pc, #344]	; (8005600 <HAL_RCC_OscConfig+0x718>)
 80054a8:	4013      	ands	r3, r2
 80054aa:	687a      	ldr	r2, [r7, #4]
 80054ac:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80054ae:	00d2      	lsls	r2, r2, #3
 80054b0:	4951      	ldr	r1, [pc, #324]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 80054b2:	4313      	orrs	r3, r2
 80054b4:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80054b6:	4b50      	ldr	r3, [pc, #320]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 80054b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054ba:	f023 020c 	bic.w	r2, r3, #12
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c2:	494d      	ldr	r1, [pc, #308]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 80054c4:	4313      	orrs	r3, r2
 80054c6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80054c8:	4b4b      	ldr	r3, [pc, #300]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 80054ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054cc:	f023 0202 	bic.w	r2, r3, #2
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054d4:	4948      	ldr	r1, [pc, #288]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 80054d6:	4313      	orrs	r3, r2
 80054d8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80054da:	4b47      	ldr	r3, [pc, #284]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 80054dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054de:	4a46      	ldr	r2, [pc, #280]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 80054e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054e4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054e6:	4b44      	ldr	r3, [pc, #272]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 80054e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054ea:	4a43      	ldr	r2, [pc, #268]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 80054ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054f0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80054f2:	4b41      	ldr	r3, [pc, #260]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 80054f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054f6:	4a40      	ldr	r2, [pc, #256]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 80054f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80054fc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80054fe:	4b3e      	ldr	r3, [pc, #248]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 8005500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005502:	4a3d      	ldr	r2, [pc, #244]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 8005504:	f043 0301 	orr.w	r3, r3, #1
 8005508:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800550a:	4b3b      	ldr	r3, [pc, #236]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a3a      	ldr	r2, [pc, #232]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 8005510:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005514:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005516:	f7fc ffaf 	bl	8002478 <HAL_GetTick>
 800551a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800551c:	e008      	b.n	8005530 <HAL_RCC_OscConfig+0x648>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800551e:	f7fc ffab 	bl	8002478 <HAL_GetTick>
 8005522:	4602      	mov	r2, r0
 8005524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005526:	1ad3      	subs	r3, r2, r3
 8005528:	2b02      	cmp	r3, #2
 800552a:	d901      	bls.n	8005530 <HAL_RCC_OscConfig+0x648>
          {
            return HAL_TIMEOUT;
 800552c:	2303      	movs	r3, #3
 800552e:	e05f      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005530:	4b31      	ldr	r3, [pc, #196]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005538:	2b00      	cmp	r3, #0
 800553a:	d0f0      	beq.n	800551e <HAL_RCC_OscConfig+0x636>
 800553c:	e057      	b.n	80055ee <HAL_RCC_OscConfig+0x706>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800553e:	4b2e      	ldr	r3, [pc, #184]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a2d      	ldr	r2, [pc, #180]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 8005544:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005548:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800554a:	f7fc ff95 	bl	8002478 <HAL_GetTick>
 800554e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005550:	e008      	b.n	8005564 <HAL_RCC_OscConfig+0x67c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005552:	f7fc ff91 	bl	8002478 <HAL_GetTick>
 8005556:	4602      	mov	r2, r0
 8005558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	2b02      	cmp	r3, #2
 800555e:	d901      	bls.n	8005564 <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	e045      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005564:	4b24      	ldr	r3, [pc, #144]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d1f0      	bne.n	8005552 <HAL_RCC_OscConfig+0x66a>
 8005570:	e03d      	b.n	80055ee <HAL_RCC_OscConfig+0x706>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005572:	4b21      	ldr	r3, [pc, #132]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 8005574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005576:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005578:	4b1f      	ldr	r3, [pc, #124]	; (80055f8 <HAL_RCC_OscConfig+0x710>)
 800557a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800557c:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005582:	2b01      	cmp	r3, #1
 8005584:	d031      	beq.n	80055ea <HAL_RCC_OscConfig+0x702>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	f003 0203 	and.w	r2, r3, #3
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005590:	429a      	cmp	r2, r3
 8005592:	d12a      	bne.n	80055ea <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	091b      	lsrs	r3, r3, #4
 8005598:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d122      	bne.n	80055ea <HAL_RCC_OscConfig+0x702>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ae:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d11a      	bne.n	80055ea <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	0a5b      	lsrs	r3, r3, #9
 80055b8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055c0:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d111      	bne.n	80055ea <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	0c1b      	lsrs	r3, r3, #16
 80055ca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d2:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d108      	bne.n	80055ea <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	0e1b      	lsrs	r3, r3, #24
 80055dc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055e4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d001      	beq.n	80055ee <HAL_RCC_OscConfig+0x706>
      {
        return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e000      	b.n	80055f0 <HAL_RCC_OscConfig+0x708>
      }
    }
  }
  return HAL_OK;
 80055ee:	2300      	movs	r3, #0
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3730      	adds	r7, #48	; 0x30
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}
 80055f8:	58024400 	.word	0x58024400
 80055fc:	fffffc0c 	.word	0xfffffc0c
 8005600:	ffff0007 	.word	0xffff0007

08005604 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b086      	sub	sp, #24
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
 800560c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d101      	bne.n	8005618 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e19c      	b.n	8005952 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005618:	4b8a      	ldr	r3, [pc, #552]	; (8005844 <HAL_RCC_ClockConfig+0x240>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 030f 	and.w	r3, r3, #15
 8005620:	683a      	ldr	r2, [r7, #0]
 8005622:	429a      	cmp	r2, r3
 8005624:	d910      	bls.n	8005648 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005626:	4b87      	ldr	r3, [pc, #540]	; (8005844 <HAL_RCC_ClockConfig+0x240>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f023 020f 	bic.w	r2, r3, #15
 800562e:	4985      	ldr	r1, [pc, #532]	; (8005844 <HAL_RCC_ClockConfig+0x240>)
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	4313      	orrs	r3, r2
 8005634:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005636:	4b83      	ldr	r3, [pc, #524]	; (8005844 <HAL_RCC_ClockConfig+0x240>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f003 030f 	and.w	r3, r3, #15
 800563e:	683a      	ldr	r2, [r7, #0]
 8005640:	429a      	cmp	r2, r3
 8005642:	d001      	beq.n	8005648 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e184      	b.n	8005952 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 0304 	and.w	r3, r3, #4
 8005650:	2b00      	cmp	r3, #0
 8005652:	d010      	beq.n	8005676 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	691a      	ldr	r2, [r3, #16]
 8005658:	4b7b      	ldr	r3, [pc, #492]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 800565a:	699b      	ldr	r3, [r3, #24]
 800565c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005660:	429a      	cmp	r2, r3
 8005662:	d908      	bls.n	8005676 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005664:	4b78      	ldr	r3, [pc, #480]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 8005666:	699b      	ldr	r3, [r3, #24]
 8005668:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	691b      	ldr	r3, [r3, #16]
 8005670:	4975      	ldr	r1, [pc, #468]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 8005672:	4313      	orrs	r3, r2
 8005674:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0308 	and.w	r3, r3, #8
 800567e:	2b00      	cmp	r3, #0
 8005680:	d010      	beq.n	80056a4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	695a      	ldr	r2, [r3, #20]
 8005686:	4b70      	ldr	r3, [pc, #448]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 8005688:	69db      	ldr	r3, [r3, #28]
 800568a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800568e:	429a      	cmp	r2, r3
 8005690:	d908      	bls.n	80056a4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005692:	4b6d      	ldr	r3, [pc, #436]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 8005694:	69db      	ldr	r3, [r3, #28]
 8005696:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	695b      	ldr	r3, [r3, #20]
 800569e:	496a      	ldr	r1, [pc, #424]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 80056a0:	4313      	orrs	r3, r2
 80056a2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 0310 	and.w	r3, r3, #16
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d010      	beq.n	80056d2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	699a      	ldr	r2, [r3, #24]
 80056b4:	4b64      	ldr	r3, [pc, #400]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 80056b6:	69db      	ldr	r3, [r3, #28]
 80056b8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80056bc:	429a      	cmp	r2, r3
 80056be:	d908      	bls.n	80056d2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80056c0:	4b61      	ldr	r3, [pc, #388]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 80056c2:	69db      	ldr	r3, [r3, #28]
 80056c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	699b      	ldr	r3, [r3, #24]
 80056cc:	495e      	ldr	r1, [pc, #376]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 80056ce:	4313      	orrs	r3, r2
 80056d0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 0320 	and.w	r3, r3, #32
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d010      	beq.n	8005700 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	69da      	ldr	r2, [r3, #28]
 80056e2:	4b59      	ldr	r3, [pc, #356]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 80056e4:	6a1b      	ldr	r3, [r3, #32]
 80056e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80056ea:	429a      	cmp	r2, r3
 80056ec:	d908      	bls.n	8005700 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80056ee:	4b56      	ldr	r3, [pc, #344]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 80056f0:	6a1b      	ldr	r3, [r3, #32]
 80056f2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	69db      	ldr	r3, [r3, #28]
 80056fa:	4953      	ldr	r1, [pc, #332]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 80056fc:	4313      	orrs	r3, r2
 80056fe:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 0302 	and.w	r3, r3, #2
 8005708:	2b00      	cmp	r3, #0
 800570a:	d010      	beq.n	800572e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	68da      	ldr	r2, [r3, #12]
 8005710:	4b4d      	ldr	r3, [pc, #308]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 8005712:	699b      	ldr	r3, [r3, #24]
 8005714:	f003 030f 	and.w	r3, r3, #15
 8005718:	429a      	cmp	r2, r3
 800571a:	d908      	bls.n	800572e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800571c:	4b4a      	ldr	r3, [pc, #296]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 800571e:	699b      	ldr	r3, [r3, #24]
 8005720:	f023 020f 	bic.w	r2, r3, #15
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	4947      	ldr	r1, [pc, #284]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 800572a:	4313      	orrs	r3, r2
 800572c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0301 	and.w	r3, r3, #1
 8005736:	2b00      	cmp	r3, #0
 8005738:	d055      	beq.n	80057e6 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800573a:	4b43      	ldr	r3, [pc, #268]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 800573c:	699b      	ldr	r3, [r3, #24]
 800573e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	4940      	ldr	r1, [pc, #256]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 8005748:	4313      	orrs	r3, r2
 800574a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	2b02      	cmp	r3, #2
 8005752:	d107      	bne.n	8005764 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005754:	4b3c      	ldr	r3, [pc, #240]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800575c:	2b00      	cmp	r3, #0
 800575e:	d121      	bne.n	80057a4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e0f6      	b.n	8005952 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	2b03      	cmp	r3, #3
 800576a:	d107      	bne.n	800577c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800576c:	4b36      	ldr	r3, [pc, #216]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005774:	2b00      	cmp	r3, #0
 8005776:	d115      	bne.n	80057a4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e0ea      	b.n	8005952 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	2b01      	cmp	r3, #1
 8005782:	d107      	bne.n	8005794 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005784:	4b30      	ldr	r3, [pc, #192]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800578c:	2b00      	cmp	r3, #0
 800578e:	d109      	bne.n	80057a4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e0de      	b.n	8005952 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005794:	4b2c      	ldr	r3, [pc, #176]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0304 	and.w	r3, r3, #4
 800579c:	2b00      	cmp	r3, #0
 800579e:	d101      	bne.n	80057a4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e0d6      	b.n	8005952 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80057a4:	4b28      	ldr	r3, [pc, #160]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 80057a6:	691b      	ldr	r3, [r3, #16]
 80057a8:	f023 0207 	bic.w	r2, r3, #7
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	4925      	ldr	r1, [pc, #148]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 80057b2:	4313      	orrs	r3, r2
 80057b4:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057b6:	f7fc fe5f 	bl	8002478 <HAL_GetTick>
 80057ba:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057bc:	e00a      	b.n	80057d4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057be:	f7fc fe5b 	bl	8002478 <HAL_GetTick>
 80057c2:	4602      	mov	r2, r0
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	1ad3      	subs	r3, r2, r3
 80057c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d901      	bls.n	80057d4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80057d0:	2303      	movs	r3, #3
 80057d2:	e0be      	b.n	8005952 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057d4:	4b1c      	ldr	r3, [pc, #112]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 80057d6:	691b      	ldr	r3, [r3, #16]
 80057d8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	00db      	lsls	r3, r3, #3
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d1eb      	bne.n	80057be <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0302 	and.w	r3, r3, #2
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d010      	beq.n	8005814 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	68da      	ldr	r2, [r3, #12]
 80057f6:	4b14      	ldr	r3, [pc, #80]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 80057f8:	699b      	ldr	r3, [r3, #24]
 80057fa:	f003 030f 	and.w	r3, r3, #15
 80057fe:	429a      	cmp	r2, r3
 8005800:	d208      	bcs.n	8005814 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005802:	4b11      	ldr	r3, [pc, #68]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 8005804:	699b      	ldr	r3, [r3, #24]
 8005806:	f023 020f 	bic.w	r2, r3, #15
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	490e      	ldr	r1, [pc, #56]	; (8005848 <HAL_RCC_ClockConfig+0x244>)
 8005810:	4313      	orrs	r3, r2
 8005812:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005814:	4b0b      	ldr	r3, [pc, #44]	; (8005844 <HAL_RCC_ClockConfig+0x240>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f003 030f 	and.w	r3, r3, #15
 800581c:	683a      	ldr	r2, [r7, #0]
 800581e:	429a      	cmp	r2, r3
 8005820:	d214      	bcs.n	800584c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005822:	4b08      	ldr	r3, [pc, #32]	; (8005844 <HAL_RCC_ClockConfig+0x240>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f023 020f 	bic.w	r2, r3, #15
 800582a:	4906      	ldr	r1, [pc, #24]	; (8005844 <HAL_RCC_ClockConfig+0x240>)
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	4313      	orrs	r3, r2
 8005830:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005832:	4b04      	ldr	r3, [pc, #16]	; (8005844 <HAL_RCC_ClockConfig+0x240>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f003 030f 	and.w	r3, r3, #15
 800583a:	683a      	ldr	r2, [r7, #0]
 800583c:	429a      	cmp	r2, r3
 800583e:	d005      	beq.n	800584c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	e086      	b.n	8005952 <HAL_RCC_ClockConfig+0x34e>
 8005844:	52002000 	.word	0x52002000
 8005848:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0304 	and.w	r3, r3, #4
 8005854:	2b00      	cmp	r3, #0
 8005856:	d010      	beq.n	800587a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	691a      	ldr	r2, [r3, #16]
 800585c:	4b3f      	ldr	r3, [pc, #252]	; (800595c <HAL_RCC_ClockConfig+0x358>)
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005864:	429a      	cmp	r2, r3
 8005866:	d208      	bcs.n	800587a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005868:	4b3c      	ldr	r3, [pc, #240]	; (800595c <HAL_RCC_ClockConfig+0x358>)
 800586a:	699b      	ldr	r3, [r3, #24]
 800586c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	691b      	ldr	r3, [r3, #16]
 8005874:	4939      	ldr	r1, [pc, #228]	; (800595c <HAL_RCC_ClockConfig+0x358>)
 8005876:	4313      	orrs	r3, r2
 8005878:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0308 	and.w	r3, r3, #8
 8005882:	2b00      	cmp	r3, #0
 8005884:	d010      	beq.n	80058a8 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	695a      	ldr	r2, [r3, #20]
 800588a:	4b34      	ldr	r3, [pc, #208]	; (800595c <HAL_RCC_ClockConfig+0x358>)
 800588c:	69db      	ldr	r3, [r3, #28]
 800588e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005892:	429a      	cmp	r2, r3
 8005894:	d208      	bcs.n	80058a8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005896:	4b31      	ldr	r3, [pc, #196]	; (800595c <HAL_RCC_ClockConfig+0x358>)
 8005898:	69db      	ldr	r3, [r3, #28]
 800589a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	695b      	ldr	r3, [r3, #20]
 80058a2:	492e      	ldr	r1, [pc, #184]	; (800595c <HAL_RCC_ClockConfig+0x358>)
 80058a4:	4313      	orrs	r3, r2
 80058a6:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 0310 	and.w	r3, r3, #16
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d010      	beq.n	80058d6 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	699a      	ldr	r2, [r3, #24]
 80058b8:	4b28      	ldr	r3, [pc, #160]	; (800595c <HAL_RCC_ClockConfig+0x358>)
 80058ba:	69db      	ldr	r3, [r3, #28]
 80058bc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d208      	bcs.n	80058d6 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80058c4:	4b25      	ldr	r3, [pc, #148]	; (800595c <HAL_RCC_ClockConfig+0x358>)
 80058c6:	69db      	ldr	r3, [r3, #28]
 80058c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	4922      	ldr	r1, [pc, #136]	; (800595c <HAL_RCC_ClockConfig+0x358>)
 80058d2:	4313      	orrs	r3, r2
 80058d4:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 0320 	and.w	r3, r3, #32
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d010      	beq.n	8005904 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	69da      	ldr	r2, [r3, #28]
 80058e6:	4b1d      	ldr	r3, [pc, #116]	; (800595c <HAL_RCC_ClockConfig+0x358>)
 80058e8:	6a1b      	ldr	r3, [r3, #32]
 80058ea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80058ee:	429a      	cmp	r2, r3
 80058f0:	d208      	bcs.n	8005904 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80058f2:	4b1a      	ldr	r3, [pc, #104]	; (800595c <HAL_RCC_ClockConfig+0x358>)
 80058f4:	6a1b      	ldr	r3, [r3, #32]
 80058f6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	69db      	ldr	r3, [r3, #28]
 80058fe:	4917      	ldr	r1, [pc, #92]	; (800595c <HAL_RCC_ClockConfig+0x358>)
 8005900:	4313      	orrs	r3, r2
 8005902:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005904:	f000 f89e 	bl	8005a44 <HAL_RCC_GetSysClockFreq>
 8005908:	4602      	mov	r2, r0
 800590a:	4b14      	ldr	r3, [pc, #80]	; (800595c <HAL_RCC_ClockConfig+0x358>)
 800590c:	699b      	ldr	r3, [r3, #24]
 800590e:	0a1b      	lsrs	r3, r3, #8
 8005910:	f003 030f 	and.w	r3, r3, #15
 8005914:	4912      	ldr	r1, [pc, #72]	; (8005960 <HAL_RCC_ClockConfig+0x35c>)
 8005916:	5ccb      	ldrb	r3, [r1, r3]
 8005918:	f003 031f 	and.w	r3, r3, #31
 800591c:	fa22 f303 	lsr.w	r3, r2, r3
 8005920:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005922:	4b0e      	ldr	r3, [pc, #56]	; (800595c <HAL_RCC_ClockConfig+0x358>)
 8005924:	699b      	ldr	r3, [r3, #24]
 8005926:	f003 030f 	and.w	r3, r3, #15
 800592a:	4a0d      	ldr	r2, [pc, #52]	; (8005960 <HAL_RCC_ClockConfig+0x35c>)
 800592c:	5cd3      	ldrb	r3, [r2, r3]
 800592e:	f003 031f 	and.w	r3, r3, #31
 8005932:	693a      	ldr	r2, [r7, #16]
 8005934:	fa22 f303 	lsr.w	r3, r2, r3
 8005938:	4a0a      	ldr	r2, [pc, #40]	; (8005964 <HAL_RCC_ClockConfig+0x360>)
 800593a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800593c:	4a0a      	ldr	r2, [pc, #40]	; (8005968 <HAL_RCC_ClockConfig+0x364>)
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8005942:	4b0a      	ldr	r3, [pc, #40]	; (800596c <HAL_RCC_ClockConfig+0x368>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4618      	mov	r0, r3
 8005948:	f7fc fbf6 	bl	8002138 <HAL_InitTick>
 800594c:	4603      	mov	r3, r0
 800594e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005950:	7bfb      	ldrb	r3, [r7, #15]
}
 8005952:	4618      	mov	r0, r3
 8005954:	3718      	adds	r7, #24
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	58024400 	.word	0x58024400
 8005960:	0800d244 	.word	0x0800d244
 8005964:	20000008 	.word	0x20000008
 8005968:	20000004 	.word	0x20000004
 800596c:	2000000c 	.word	0x2000000c

08005970 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b08c      	sub	sp, #48	; 0x30
 8005974:	af00      	add	r7, sp, #0
 8005976:	60f8      	str	r0, [r7, #12]
 8005978:	60b9      	str	r1, [r7, #8]
 800597a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d12a      	bne.n	80059d8 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8005982:	4b2d      	ldr	r3, [pc, #180]	; (8005a38 <HAL_RCC_MCOConfig+0xc8>)
 8005984:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005988:	4a2b      	ldr	r2, [pc, #172]	; (8005a38 <HAL_RCC_MCOConfig+0xc8>)
 800598a:	f043 0301 	orr.w	r3, r3, #1
 800598e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005992:	4b29      	ldr	r3, [pc, #164]	; (8005a38 <HAL_RCC_MCOConfig+0xc8>)
 8005994:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005998:	f003 0301 	and.w	r3, r3, #1
 800599c:	61bb      	str	r3, [r7, #24]
 800599e:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 80059a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80059a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059a6:	2302      	movs	r3, #2
 80059a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059aa:	2303      	movs	r3, #3
 80059ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059ae:	2300      	movs	r3, #0
 80059b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80059b2:	2300      	movs	r3, #0
 80059b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80059b6:	f107 031c 	add.w	r3, r7, #28
 80059ba:	4619      	mov	r1, r3
 80059bc:	481f      	ldr	r0, [pc, #124]	; (8005a3c <HAL_RCC_MCOConfig+0xcc>)
 80059be:	f7ff f87f 	bl	8004ac0 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 80059c2:	4b1d      	ldr	r3, [pc, #116]	; (8005a38 <HAL_RCC_MCOConfig+0xc8>)
 80059c4:	691b      	ldr	r3, [r3, #16]
 80059c6:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 80059ca:	68b9      	ldr	r1, [r7, #8]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	430b      	orrs	r3, r1
 80059d0:	4919      	ldr	r1, [pc, #100]	; (8005a38 <HAL_RCC_MCOConfig+0xc8>)
 80059d2:	4313      	orrs	r3, r2
 80059d4:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 80059d6:	e02a      	b.n	8005a2e <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 80059d8:	4b17      	ldr	r3, [pc, #92]	; (8005a38 <HAL_RCC_MCOConfig+0xc8>)
 80059da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80059de:	4a16      	ldr	r2, [pc, #88]	; (8005a38 <HAL_RCC_MCOConfig+0xc8>)
 80059e0:	f043 0304 	orr.w	r3, r3, #4
 80059e4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80059e8:	4b13      	ldr	r3, [pc, #76]	; (8005a38 <HAL_RCC_MCOConfig+0xc8>)
 80059ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80059ee:	f003 0304 	and.w	r3, r3, #4
 80059f2:	617b      	str	r3, [r7, #20]
 80059f4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 80059f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80059fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059fc:	2302      	movs	r3, #2
 80059fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a00:	2303      	movs	r3, #3
 8005a02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a04:	2300      	movs	r3, #0
 8005a06:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8005a0c:	f107 031c 	add.w	r3, r7, #28
 8005a10:	4619      	mov	r1, r3
 8005a12:	480b      	ldr	r0, [pc, #44]	; (8005a40 <HAL_RCC_MCOConfig+0xd0>)
 8005a14:	f7ff f854 	bl	8004ac0 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8005a18:	4b07      	ldr	r3, [pc, #28]	; (8005a38 <HAL_RCC_MCOConfig+0xc8>)
 8005a1a:	691b      	ldr	r3, [r3, #16]
 8005a1c:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	01d9      	lsls	r1, r3, #7
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	430b      	orrs	r3, r1
 8005a28:	4903      	ldr	r1, [pc, #12]	; (8005a38 <HAL_RCC_MCOConfig+0xc8>)
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	610b      	str	r3, [r1, #16]
}
 8005a2e:	bf00      	nop
 8005a30:	3730      	adds	r7, #48	; 0x30
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	58024400 	.word	0x58024400
 8005a3c:	58020000 	.word	0x58020000
 8005a40:	58020800 	.word	0x58020800

08005a44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b089      	sub	sp, #36	; 0x24
 8005a48:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a4a:	4bb3      	ldr	r3, [pc, #716]	; (8005d18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005a52:	2b18      	cmp	r3, #24
 8005a54:	f200 8155 	bhi.w	8005d02 <HAL_RCC_GetSysClockFreq+0x2be>
 8005a58:	a201      	add	r2, pc, #4	; (adr r2, 8005a60 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a5e:	bf00      	nop
 8005a60:	08005ac5 	.word	0x08005ac5
 8005a64:	08005d03 	.word	0x08005d03
 8005a68:	08005d03 	.word	0x08005d03
 8005a6c:	08005d03 	.word	0x08005d03
 8005a70:	08005d03 	.word	0x08005d03
 8005a74:	08005d03 	.word	0x08005d03
 8005a78:	08005d03 	.word	0x08005d03
 8005a7c:	08005d03 	.word	0x08005d03
 8005a80:	08005aeb 	.word	0x08005aeb
 8005a84:	08005d03 	.word	0x08005d03
 8005a88:	08005d03 	.word	0x08005d03
 8005a8c:	08005d03 	.word	0x08005d03
 8005a90:	08005d03 	.word	0x08005d03
 8005a94:	08005d03 	.word	0x08005d03
 8005a98:	08005d03 	.word	0x08005d03
 8005a9c:	08005d03 	.word	0x08005d03
 8005aa0:	08005af1 	.word	0x08005af1
 8005aa4:	08005d03 	.word	0x08005d03
 8005aa8:	08005d03 	.word	0x08005d03
 8005aac:	08005d03 	.word	0x08005d03
 8005ab0:	08005d03 	.word	0x08005d03
 8005ab4:	08005d03 	.word	0x08005d03
 8005ab8:	08005d03 	.word	0x08005d03
 8005abc:	08005d03 	.word	0x08005d03
 8005ac0:	08005af7 	.word	0x08005af7
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ac4:	4b94      	ldr	r3, [pc, #592]	; (8005d18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 0320 	and.w	r3, r3, #32
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d009      	beq.n	8005ae4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005ad0:	4b91      	ldr	r3, [pc, #580]	; (8005d18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	08db      	lsrs	r3, r3, #3
 8005ad6:	f003 0303 	and.w	r3, r3, #3
 8005ada:	4a90      	ldr	r2, [pc, #576]	; (8005d1c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005adc:	fa22 f303 	lsr.w	r3, r2, r3
 8005ae0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8005ae2:	e111      	b.n	8005d08 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005ae4:	4b8d      	ldr	r3, [pc, #564]	; (8005d1c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005ae6:	61bb      	str	r3, [r7, #24]
    break;
 8005ae8:	e10e      	b.n	8005d08 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8005aea:	4b8d      	ldr	r3, [pc, #564]	; (8005d20 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005aec:	61bb      	str	r3, [r7, #24]
    break;
 8005aee:	e10b      	b.n	8005d08 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8005af0:	4b8c      	ldr	r3, [pc, #560]	; (8005d24 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005af2:	61bb      	str	r3, [r7, #24]
    break;
 8005af4:	e108      	b.n	8005d08 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005af6:	4b88      	ldr	r3, [pc, #544]	; (8005d18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005afa:	f003 0303 	and.w	r3, r3, #3
 8005afe:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8005b00:	4b85      	ldr	r3, [pc, #532]	; (8005d18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b04:	091b      	lsrs	r3, r3, #4
 8005b06:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b0a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005b0c:	4b82      	ldr	r3, [pc, #520]	; (8005d18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b10:	f003 0301 	and.w	r3, r3, #1
 8005b14:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8005b16:	4b80      	ldr	r3, [pc, #512]	; (8005d18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b1a:	08db      	lsrs	r3, r3, #3
 8005b1c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005b20:	68fa      	ldr	r2, [r7, #12]
 8005b22:	fb02 f303 	mul.w	r3, r2, r3
 8005b26:	ee07 3a90 	vmov	s15, r3
 8005b2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b2e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	f000 80e1 	beq.w	8005cfc <HAL_RCC_GetSysClockFreq+0x2b8>
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	2b02      	cmp	r3, #2
 8005b3e:	f000 8083 	beq.w	8005c48 <HAL_RCC_GetSysClockFreq+0x204>
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	2b02      	cmp	r3, #2
 8005b46:	f200 80a1 	bhi.w	8005c8c <HAL_RCC_GetSysClockFreq+0x248>
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d003      	beq.n	8005b58 <HAL_RCC_GetSysClockFreq+0x114>
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	2b01      	cmp	r3, #1
 8005b54:	d056      	beq.n	8005c04 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005b56:	e099      	b.n	8005c8c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b58:	4b6f      	ldr	r3, [pc, #444]	; (8005d18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f003 0320 	and.w	r3, r3, #32
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d02d      	beq.n	8005bc0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005b64:	4b6c      	ldr	r3, [pc, #432]	; (8005d18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	08db      	lsrs	r3, r3, #3
 8005b6a:	f003 0303 	and.w	r3, r3, #3
 8005b6e:	4a6b      	ldr	r2, [pc, #428]	; (8005d1c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005b70:	fa22 f303 	lsr.w	r3, r2, r3
 8005b74:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	ee07 3a90 	vmov	s15, r3
 8005b7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	ee07 3a90 	vmov	s15, r3
 8005b86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b8e:	4b62      	ldr	r3, [pc, #392]	; (8005d18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b96:	ee07 3a90 	vmov	s15, r3
 8005b9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b9e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ba2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8005d28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005ba6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005baa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005bb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8005bbe:	e087      	b.n	8005cd0 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	ee07 3a90 	vmov	s15, r3
 8005bc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bca:	eddf 6a58 	vldr	s13, [pc, #352]	; 8005d2c <HAL_RCC_GetSysClockFreq+0x2e8>
 8005bce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005bd2:	4b51      	ldr	r3, [pc, #324]	; (8005d18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bda:	ee07 3a90 	vmov	s15, r3
 8005bde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005be2:	ed97 6a02 	vldr	s12, [r7, #8]
 8005be6:	eddf 5a50 	vldr	s11, [pc, #320]	; 8005d28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005bea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bf2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005bf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bfe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c02:	e065      	b.n	8005cd0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	ee07 3a90 	vmov	s15, r3
 8005c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c0e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8005d30 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005c12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c16:	4b40      	ldr	r3, [pc, #256]	; (8005d18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c1e:	ee07 3a90 	vmov	s15, r3
 8005c22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c26:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c2a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8005d28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005c2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005c3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c46:	e043      	b.n	8005cd0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	ee07 3a90 	vmov	s15, r3
 8005c4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c52:	eddf 6a38 	vldr	s13, [pc, #224]	; 8005d34 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005c56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c5a:	4b2f      	ldr	r3, [pc, #188]	; (8005d18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c62:	ee07 3a90 	vmov	s15, r3
 8005c66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c6e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8005d28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005c72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005c7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c8a:	e021      	b.n	8005cd0 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	ee07 3a90 	vmov	s15, r3
 8005c92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c96:	eddf 6a26 	vldr	s13, [pc, #152]	; 8005d30 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005c9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c9e:	4b1e      	ldr	r3, [pc, #120]	; (8005d18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ca2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ca6:	ee07 3a90 	vmov	s15, r3
 8005caa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cae:	ed97 6a02 	vldr	s12, [r7, #8]
 8005cb2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8005d28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005cb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cbe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005cc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005cce:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8005cd0:	4b11      	ldr	r3, [pc, #68]	; (8005d18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cd4:	0a5b      	lsrs	r3, r3, #9
 8005cd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cda:	3301      	adds	r3, #1
 8005cdc:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	ee07 3a90 	vmov	s15, r3
 8005ce4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005ce8:	edd7 6a07 	vldr	s13, [r7, #28]
 8005cec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cf0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005cf4:	ee17 3a90 	vmov	r3, s15
 8005cf8:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8005cfa:	e005      	b.n	8005d08 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	61bb      	str	r3, [r7, #24]
    break;
 8005d00:	e002      	b.n	8005d08 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8005d02:	4b07      	ldr	r3, [pc, #28]	; (8005d20 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005d04:	61bb      	str	r3, [r7, #24]
    break;
 8005d06:	bf00      	nop
  }

  return sysclockfreq;
 8005d08:	69bb      	ldr	r3, [r7, #24]
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3724      	adds	r7, #36	; 0x24
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr
 8005d16:	bf00      	nop
 8005d18:	58024400 	.word	0x58024400
 8005d1c:	03d09000 	.word	0x03d09000
 8005d20:	003d0900 	.word	0x003d0900
 8005d24:	007a1200 	.word	0x007a1200
 8005d28:	46000000 	.word	0x46000000
 8005d2c:	4c742400 	.word	0x4c742400
 8005d30:	4a742400 	.word	0x4a742400
 8005d34:	4af42400 	.word	0x4af42400

08005d38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b082      	sub	sp, #8
 8005d3c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005d3e:	f7ff fe81 	bl	8005a44 <HAL_RCC_GetSysClockFreq>
 8005d42:	4602      	mov	r2, r0
 8005d44:	4b10      	ldr	r3, [pc, #64]	; (8005d88 <HAL_RCC_GetHCLKFreq+0x50>)
 8005d46:	699b      	ldr	r3, [r3, #24]
 8005d48:	0a1b      	lsrs	r3, r3, #8
 8005d4a:	f003 030f 	and.w	r3, r3, #15
 8005d4e:	490f      	ldr	r1, [pc, #60]	; (8005d8c <HAL_RCC_GetHCLKFreq+0x54>)
 8005d50:	5ccb      	ldrb	r3, [r1, r3]
 8005d52:	f003 031f 	and.w	r3, r3, #31
 8005d56:	fa22 f303 	lsr.w	r3, r2, r3
 8005d5a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005d5c:	4b0a      	ldr	r3, [pc, #40]	; (8005d88 <HAL_RCC_GetHCLKFreq+0x50>)
 8005d5e:	699b      	ldr	r3, [r3, #24]
 8005d60:	f003 030f 	and.w	r3, r3, #15
 8005d64:	4a09      	ldr	r2, [pc, #36]	; (8005d8c <HAL_RCC_GetHCLKFreq+0x54>)
 8005d66:	5cd3      	ldrb	r3, [r2, r3]
 8005d68:	f003 031f 	and.w	r3, r3, #31
 8005d6c:	687a      	ldr	r2, [r7, #4]
 8005d6e:	fa22 f303 	lsr.w	r3, r2, r3
 8005d72:	4a07      	ldr	r2, [pc, #28]	; (8005d90 <HAL_RCC_GetHCLKFreq+0x58>)
 8005d74:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005d76:	4a07      	ldr	r2, [pc, #28]	; (8005d94 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005d7c:	4b04      	ldr	r3, [pc, #16]	; (8005d90 <HAL_RCC_GetHCLKFreq+0x58>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3708      	adds	r7, #8
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	58024400 	.word	0x58024400
 8005d8c:	0800d244 	.word	0x0800d244
 8005d90:	20000008 	.word	0x20000008
 8005d94:	20000004 	.word	0x20000004

08005d98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005d9c:	f7ff ffcc 	bl	8005d38 <HAL_RCC_GetHCLKFreq>
 8005da0:	4602      	mov	r2, r0
 8005da2:	4b06      	ldr	r3, [pc, #24]	; (8005dbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8005da4:	69db      	ldr	r3, [r3, #28]
 8005da6:	091b      	lsrs	r3, r3, #4
 8005da8:	f003 0307 	and.w	r3, r3, #7
 8005dac:	4904      	ldr	r1, [pc, #16]	; (8005dc0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005dae:	5ccb      	ldrb	r3, [r1, r3]
 8005db0:	f003 031f 	and.w	r3, r3, #31
 8005db4:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	bd80      	pop	{r7, pc}
 8005dbc:	58024400 	.word	0x58024400
 8005dc0:	0800d244 	.word	0x0800d244

08005dc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005dc8:	f7ff ffb6 	bl	8005d38 <HAL_RCC_GetHCLKFreq>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	4b06      	ldr	r3, [pc, #24]	; (8005de8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005dd0:	69db      	ldr	r3, [r3, #28]
 8005dd2:	0a1b      	lsrs	r3, r3, #8
 8005dd4:	f003 0307 	and.w	r3, r3, #7
 8005dd8:	4904      	ldr	r1, [pc, #16]	; (8005dec <HAL_RCC_GetPCLK2Freq+0x28>)
 8005dda:	5ccb      	ldrb	r3, [r1, r3]
 8005ddc:	f003 031f 	and.w	r3, r3, #31
 8005de0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	bd80      	pop	{r7, pc}
 8005de8:	58024400 	.word	0x58024400
 8005dec:	0800d244 	.word	0x0800d244

08005df0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
 8005df8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	223f      	movs	r2, #63	; 0x3f
 8005dfe:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005e00:	4b1a      	ldr	r3, [pc, #104]	; (8005e6c <HAL_RCC_GetClockConfig+0x7c>)
 8005e02:	691b      	ldr	r3, [r3, #16]
 8005e04:	f003 0207 	and.w	r2, r3, #7
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8005e0c:	4b17      	ldr	r3, [pc, #92]	; (8005e6c <HAL_RCC_GetClockConfig+0x7c>)
 8005e0e:	699b      	ldr	r3, [r3, #24]
 8005e10:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8005e18:	4b14      	ldr	r3, [pc, #80]	; (8005e6c <HAL_RCC_GetClockConfig+0x7c>)
 8005e1a:	699b      	ldr	r3, [r3, #24]
 8005e1c:	f003 020f 	and.w	r2, r3, #15
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8005e24:	4b11      	ldr	r3, [pc, #68]	; (8005e6c <HAL_RCC_GetClockConfig+0x7c>)
 8005e26:	699b      	ldr	r3, [r3, #24]
 8005e28:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8005e30:	4b0e      	ldr	r3, [pc, #56]	; (8005e6c <HAL_RCC_GetClockConfig+0x7c>)
 8005e32:	69db      	ldr	r3, [r3, #28]
 8005e34:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8005e3c:	4b0b      	ldr	r3, [pc, #44]	; (8005e6c <HAL_RCC_GetClockConfig+0x7c>)
 8005e3e:	69db      	ldr	r3, [r3, #28]
 8005e40:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8005e48:	4b08      	ldr	r3, [pc, #32]	; (8005e6c <HAL_RCC_GetClockConfig+0x7c>)
 8005e4a:	6a1b      	ldr	r3, [r3, #32]
 8005e4c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005e54:	4b06      	ldr	r3, [pc, #24]	; (8005e70 <HAL_RCC_GetClockConfig+0x80>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 020f 	and.w	r2, r3, #15
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	601a      	str	r2, [r3, #0]
}
 8005e60:	bf00      	nop
 8005e62:	370c      	adds	r7, #12
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr
 8005e6c:	58024400 	.word	0x58024400
 8005e70:	52002000 	.word	0x52002000

08005e74 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b086      	sub	sp, #24
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005e80:	2300      	movs	r3, #0
 8005e82:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d03f      	beq.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e94:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005e98:	d02a      	beq.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005e9a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005e9e:	d824      	bhi.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005ea0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005ea4:	d018      	beq.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005ea6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005eaa:	d81e      	bhi.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d003      	beq.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005eb0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005eb4:	d007      	beq.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005eb6:	e018      	b.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005eb8:	4bab      	ldr	r3, [pc, #684]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ebc:	4aaa      	ldr	r2, [pc, #680]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005ebe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ec2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005ec4:	e015      	b.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	3304      	adds	r3, #4
 8005eca:	2102      	movs	r1, #2
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f001 f989 	bl	80071e4 <RCCEx_PLL2_Config>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005ed6:	e00c      	b.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	3324      	adds	r3, #36	; 0x24
 8005edc:	2102      	movs	r1, #2
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f001 fa32 	bl	8007348 <RCCEx_PLL3_Config>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005ee8:	e003      	b.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	75fb      	strb	r3, [r7, #23]
      break;
 8005eee:	e000      	b.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005ef0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ef2:	7dfb      	ldrb	r3, [r7, #23]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d109      	bne.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005ef8:	4b9b      	ldr	r3, [pc, #620]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005efa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005efc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f04:	4998      	ldr	r1, [pc, #608]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005f06:	4313      	orrs	r3, r2
 8005f08:	650b      	str	r3, [r1, #80]	; 0x50
 8005f0a:	e001      	b.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f0c:	7dfb      	ldrb	r3, [r7, #23]
 8005f0e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d03d      	beq.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f20:	2b04      	cmp	r3, #4
 8005f22:	d826      	bhi.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005f24:	a201      	add	r2, pc, #4	; (adr r2, 8005f2c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8005f26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f2a:	bf00      	nop
 8005f2c:	08005f41 	.word	0x08005f41
 8005f30:	08005f4f 	.word	0x08005f4f
 8005f34:	08005f61 	.word	0x08005f61
 8005f38:	08005f79 	.word	0x08005f79
 8005f3c:	08005f79 	.word	0x08005f79
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f40:	4b89      	ldr	r3, [pc, #548]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f44:	4a88      	ldr	r2, [pc, #544]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005f46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f4a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005f4c:	e015      	b.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	3304      	adds	r3, #4
 8005f52:	2100      	movs	r1, #0
 8005f54:	4618      	mov	r0, r3
 8005f56:	f001 f945 	bl	80071e4 <RCCEx_PLL2_Config>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005f5e:	e00c      	b.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	3324      	adds	r3, #36	; 0x24
 8005f64:	2100      	movs	r1, #0
 8005f66:	4618      	mov	r0, r3
 8005f68:	f001 f9ee 	bl	8007348 <RCCEx_PLL3_Config>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005f70:	e003      	b.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	75fb      	strb	r3, [r7, #23]
      break;
 8005f76:	e000      	b.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005f78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f7a:	7dfb      	ldrb	r3, [r7, #23]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d109      	bne.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005f80:	4b79      	ldr	r3, [pc, #484]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005f82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f84:	f023 0207 	bic.w	r2, r3, #7
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f8c:	4976      	ldr	r1, [pc, #472]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	650b      	str	r3, [r1, #80]	; 0x50
 8005f92:	e001      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f94:	7dfb      	ldrb	r3, [r7, #23]
 8005f96:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d051      	beq.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005faa:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8005fae:	d036      	beq.n	800601e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005fb0:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8005fb4:	d830      	bhi.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8005fb6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005fba:	d032      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8005fbc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005fc0:	d82a      	bhi.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8005fc2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005fc6:	d02e      	beq.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8005fc8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005fcc:	d824      	bhi.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8005fce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005fd2:	d018      	beq.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8005fd4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005fd8:	d81e      	bhi.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d003      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8005fde:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005fe2:	d007      	beq.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8005fe4:	e018      	b.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005fe6:	4b60      	ldr	r3, [pc, #384]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fea:	4a5f      	ldr	r2, [pc, #380]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005fec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ff0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005ff2:	e019      	b.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	3304      	adds	r3, #4
 8005ff8:	2100      	movs	r1, #0
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f001 f8f2 	bl	80071e4 <RCCEx_PLL2_Config>
 8006000:	4603      	mov	r3, r0
 8006002:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006004:	e010      	b.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	3324      	adds	r3, #36	; 0x24
 800600a:	2100      	movs	r1, #0
 800600c:	4618      	mov	r0, r3
 800600e:	f001 f99b 	bl	8007348 <RCCEx_PLL3_Config>
 8006012:	4603      	mov	r3, r0
 8006014:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006016:	e007      	b.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	75fb      	strb	r3, [r7, #23]
      break;
 800601c:	e004      	b.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 800601e:	bf00      	nop
 8006020:	e002      	b.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8006022:	bf00      	nop
 8006024:	e000      	b.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8006026:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006028:	7dfb      	ldrb	r3, [r7, #23]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d10a      	bne.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800602e:	4b4e      	ldr	r3, [pc, #312]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006032:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800603c:	494a      	ldr	r1, [pc, #296]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800603e:	4313      	orrs	r3, r2
 8006040:	658b      	str	r3, [r1, #88]	; 0x58
 8006042:	e001      	b.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006044:	7dfb      	ldrb	r3, [r7, #23]
 8006046:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006050:	2b00      	cmp	r3, #0
 8006052:	d051      	beq.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800605a:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800605e:	d036      	beq.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8006060:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8006064:	d830      	bhi.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8006066:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800606a:	d032      	beq.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 800606c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006070:	d82a      	bhi.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8006072:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006076:	d02e      	beq.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x262>
 8006078:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800607c:	d824      	bhi.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800607e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006082:	d018      	beq.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x242>
 8006084:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006088:	d81e      	bhi.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800608a:	2b00      	cmp	r3, #0
 800608c:	d003      	beq.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x222>
 800608e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006092:	d007      	beq.n	80060a4 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8006094:	e018      	b.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006096:	4b34      	ldr	r3, [pc, #208]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800609a:	4a33      	ldr	r2, [pc, #204]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800609c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060a0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80060a2:	e019      	b.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	3304      	adds	r3, #4
 80060a8:	2100      	movs	r1, #0
 80060aa:	4618      	mov	r0, r3
 80060ac:	f001 f89a 	bl	80071e4 <RCCEx_PLL2_Config>
 80060b0:	4603      	mov	r3, r0
 80060b2:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80060b4:	e010      	b.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	3324      	adds	r3, #36	; 0x24
 80060ba:	2100      	movs	r1, #0
 80060bc:	4618      	mov	r0, r3
 80060be:	f001 f943 	bl	8007348 <RCCEx_PLL3_Config>
 80060c2:	4603      	mov	r3, r0
 80060c4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80060c6:	e007      	b.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80060c8:	2301      	movs	r3, #1
 80060ca:	75fb      	strb	r3, [r7, #23]
      break;
 80060cc:	e004      	b.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 80060ce:	bf00      	nop
 80060d0:	e002      	b.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 80060d2:	bf00      	nop
 80060d4:	e000      	b.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 80060d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80060d8:	7dfb      	ldrb	r3, [r7, #23]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d10a      	bne.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80060de:	4b22      	ldr	r3, [pc, #136]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80060e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060e2:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80060ec:	491e      	ldr	r1, [pc, #120]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80060ee:	4313      	orrs	r3, r2
 80060f0:	658b      	str	r3, [r1, #88]	; 0x58
 80060f2:	e001      	b.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060f4:	7dfb      	ldrb	r3, [r7, #23]
 80060f6:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006100:	2b00      	cmp	r3, #0
 8006102:	d035      	beq.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006108:	2b30      	cmp	r3, #48	; 0x30
 800610a:	d01c      	beq.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800610c:	2b30      	cmp	r3, #48	; 0x30
 800610e:	d817      	bhi.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8006110:	2b20      	cmp	r3, #32
 8006112:	d00c      	beq.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8006114:	2b20      	cmp	r3, #32
 8006116:	d813      	bhi.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8006118:	2b00      	cmp	r3, #0
 800611a:	d016      	beq.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 800611c:	2b10      	cmp	r3, #16
 800611e:	d10f      	bne.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006120:	4b11      	ldr	r3, [pc, #68]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006124:	4a10      	ldr	r2, [pc, #64]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006126:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800612a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800612c:	e00e      	b.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x2d8>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	3304      	adds	r3, #4
 8006132:	2102      	movs	r1, #2
 8006134:	4618      	mov	r0, r3
 8006136:	f001 f855 	bl	80071e4 <RCCEx_PLL2_Config>
 800613a:	4603      	mov	r3, r0
 800613c:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800613e:	e005      	b.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006140:	2301      	movs	r3, #1
 8006142:	75fb      	strb	r3, [r7, #23]
      break;
 8006144:	e002      	b.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 8006146:	bf00      	nop
 8006148:	e000      	b.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 800614a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800614c:	7dfb      	ldrb	r3, [r7, #23]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d10c      	bne.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006152:	4b05      	ldr	r3, [pc, #20]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006156:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800615e:	4902      	ldr	r1, [pc, #8]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006160:	4313      	orrs	r3, r2
 8006162:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006164:	e004      	b.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8006166:	bf00      	nop
 8006168:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800616c:	7dfb      	ldrb	r3, [r7, #23]
 800616e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006178:	2b00      	cmp	r3, #0
 800617a:	d047      	beq.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006180:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006184:	d030      	beq.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8006186:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800618a:	d82a      	bhi.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800618c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006190:	d02c      	beq.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x378>
 8006192:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006196:	d824      	bhi.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8006198:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800619c:	d018      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800619e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061a2:	d81e      	bhi.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d003      	beq.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80061a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061ac:	d007      	beq.n	80061be <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80061ae:	e018      	b.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061b0:	4bac      	ldr	r3, [pc, #688]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80061b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061b4:	4aab      	ldr	r2, [pc, #684]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80061b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80061ba:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80061bc:	e017      	b.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	3304      	adds	r3, #4
 80061c2:	2100      	movs	r1, #0
 80061c4:	4618      	mov	r0, r3
 80061c6:	f001 f80d 	bl	80071e4 <RCCEx_PLL2_Config>
 80061ca:	4603      	mov	r3, r0
 80061cc:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80061ce:	e00e      	b.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	3324      	adds	r3, #36	; 0x24
 80061d4:	2100      	movs	r1, #0
 80061d6:	4618      	mov	r0, r3
 80061d8:	f001 f8b6 	bl	8007348 <RCCEx_PLL3_Config>
 80061dc:	4603      	mov	r3, r0
 80061de:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80061e0:	e005      	b.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80061e2:	2301      	movs	r3, #1
 80061e4:	75fb      	strb	r3, [r7, #23]
      break;
 80061e6:	e002      	b.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 80061e8:	bf00      	nop
 80061ea:	e000      	b.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 80061ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80061ee:	7dfb      	ldrb	r3, [r7, #23]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d109      	bne.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80061f4:	4b9b      	ldr	r3, [pc, #620]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80061f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061f8:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006200:	4998      	ldr	r1, [pc, #608]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006202:	4313      	orrs	r3, r2
 8006204:	650b      	str	r3, [r1, #80]	; 0x50
 8006206:	e001      	b.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006208:	7dfb      	ldrb	r3, [r7, #23]
 800620a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006214:	2b00      	cmp	r3, #0
 8006216:	d049      	beq.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800621c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006220:	d02e      	beq.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8006222:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006226:	d828      	bhi.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x406>
 8006228:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800622c:	d02a      	beq.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800622e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006232:	d822      	bhi.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x406>
 8006234:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006238:	d026      	beq.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800623a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800623e:	d81c      	bhi.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x406>
 8006240:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006244:	d010      	beq.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8006246:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800624a:	d816      	bhi.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x406>
 800624c:	2b00      	cmp	r3, #0
 800624e:	d01d      	beq.n	800628c <HAL_RCCEx_PeriphCLKConfig+0x418>
 8006250:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006254:	d111      	bne.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	3304      	adds	r3, #4
 800625a:	2101      	movs	r1, #1
 800625c:	4618      	mov	r0, r3
 800625e:	f000 ffc1 	bl	80071e4 <RCCEx_PLL2_Config>
 8006262:	4603      	mov	r3, r0
 8006264:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006266:	e012      	b.n	800628e <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	3324      	adds	r3, #36	; 0x24
 800626c:	2101      	movs	r1, #1
 800626e:	4618      	mov	r0, r3
 8006270:	f001 f86a 	bl	8007348 <RCCEx_PLL3_Config>
 8006274:	4603      	mov	r3, r0
 8006276:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006278:	e009      	b.n	800628e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	75fb      	strb	r3, [r7, #23]
      break;
 800627e:	e006      	b.n	800628e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006280:	bf00      	nop
 8006282:	e004      	b.n	800628e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006284:	bf00      	nop
 8006286:	e002      	b.n	800628e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006288:	bf00      	nop
 800628a:	e000      	b.n	800628e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800628c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800628e:	7dfb      	ldrb	r3, [r7, #23]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d109      	bne.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006294:	4b73      	ldr	r3, [pc, #460]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006296:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006298:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062a0:	4970      	ldr	r1, [pc, #448]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80062a2:	4313      	orrs	r3, r2
 80062a4:	650b      	str	r3, [r1, #80]	; 0x50
 80062a6:	e001      	b.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062a8:	7dfb      	ldrb	r3, [r7, #23]
 80062aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d04b      	beq.n	8006350 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80062be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80062c2:	d02e      	beq.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 80062c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80062c8:	d828      	bhi.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80062ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062ce:	d02a      	beq.n	8006326 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 80062d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062d4:	d822      	bhi.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80062d6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80062da:	d026      	beq.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 80062dc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80062e0:	d81c      	bhi.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80062e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80062e6:	d010      	beq.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x496>
 80062e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80062ec:	d816      	bhi.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d01d      	beq.n	800632e <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 80062f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80062f6:	d111      	bne.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	3304      	adds	r3, #4
 80062fc:	2101      	movs	r1, #1
 80062fe:	4618      	mov	r0, r3
 8006300:	f000 ff70 	bl	80071e4 <RCCEx_PLL2_Config>
 8006304:	4603      	mov	r3, r0
 8006306:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006308:	e012      	b.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	3324      	adds	r3, #36	; 0x24
 800630e:	2101      	movs	r1, #1
 8006310:	4618      	mov	r0, r3
 8006312:	f001 f819 	bl	8007348 <RCCEx_PLL3_Config>
 8006316:	4603      	mov	r3, r0
 8006318:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800631a:	e009      	b.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	75fb      	strb	r3, [r7, #23]
      break;
 8006320:	e006      	b.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8006322:	bf00      	nop
 8006324:	e004      	b.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8006326:	bf00      	nop
 8006328:	e002      	b.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800632a:	bf00      	nop
 800632c:	e000      	b.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800632e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006330:	7dfb      	ldrb	r3, [r7, #23]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d10a      	bne.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006336:	4b4b      	ldr	r3, [pc, #300]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006338:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800633a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006344:	4947      	ldr	r1, [pc, #284]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006346:	4313      	orrs	r3, r2
 8006348:	658b      	str	r3, [r1, #88]	; 0x58
 800634a:	e001      	b.n	8006350 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800634c:	7dfb      	ldrb	r3, [r7, #23]
 800634e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006358:	2b00      	cmp	r3, #0
 800635a:	d02f      	beq.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006360:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006364:	d00e      	beq.n	8006384 <HAL_RCCEx_PeriphCLKConfig+0x510>
 8006366:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800636a:	d814      	bhi.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x522>
 800636c:	2b00      	cmp	r3, #0
 800636e:	d015      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x528>
 8006370:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006374:	d10f      	bne.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006376:	4b3b      	ldr	r3, [pc, #236]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800637a:	4a3a      	ldr	r2, [pc, #232]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800637c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006380:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006382:	e00c      	b.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	3304      	adds	r3, #4
 8006388:	2101      	movs	r1, #1
 800638a:	4618      	mov	r0, r3
 800638c:	f000 ff2a 	bl	80071e4 <RCCEx_PLL2_Config>
 8006390:	4603      	mov	r3, r0
 8006392:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006394:	e003      	b.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	75fb      	strb	r3, [r7, #23]
      break;
 800639a:	e000      	b.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 800639c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800639e:	7dfb      	ldrb	r3, [r7, #23]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d109      	bne.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80063a4:	4b2f      	ldr	r3, [pc, #188]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80063a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063a8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80063b0:	492c      	ldr	r1, [pc, #176]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80063b2:	4313      	orrs	r3, r2
 80063b4:	650b      	str	r3, [r1, #80]	; 0x50
 80063b6:	e001      	b.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063b8:	7dfb      	ldrb	r3, [r7, #23]
 80063ba:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d032      	beq.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063cc:	2b03      	cmp	r3, #3
 80063ce:	d81b      	bhi.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x594>
 80063d0:	a201      	add	r2, pc, #4	; (adr r2, 80063d8 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 80063d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063d6:	bf00      	nop
 80063d8:	0800640f 	.word	0x0800640f
 80063dc:	080063e9 	.word	0x080063e9
 80063e0:	080063f7 	.word	0x080063f7
 80063e4:	0800640f 	.word	0x0800640f
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063e8:	4b1e      	ldr	r3, [pc, #120]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80063ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063ec:	4a1d      	ldr	r2, [pc, #116]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80063ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063f2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80063f4:	e00c      	b.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	3304      	adds	r3, #4
 80063fa:	2102      	movs	r1, #2
 80063fc:	4618      	mov	r0, r3
 80063fe:	f000 fef1 	bl	80071e4 <RCCEx_PLL2_Config>
 8006402:	4603      	mov	r3, r0
 8006404:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006406:	e003      	b.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	75fb      	strb	r3, [r7, #23]
      break;
 800640c:	e000      	b.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 800640e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006410:	7dfb      	ldrb	r3, [r7, #23]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d109      	bne.n	800642a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006416:	4b13      	ldr	r3, [pc, #76]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006418:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800641a:	f023 0203 	bic.w	r2, r3, #3
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006422:	4910      	ldr	r1, [pc, #64]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006424:	4313      	orrs	r3, r2
 8006426:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006428:	e001      	b.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800642a:	7dfb      	ldrb	r3, [r7, #23]
 800642c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006436:	2b00      	cmp	r3, #0
 8006438:	f000 808a 	beq.w	8006550 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800643c:	4b0a      	ldr	r3, [pc, #40]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a09      	ldr	r2, [pc, #36]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006442:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006446:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006448:	f7fc f816 	bl	8002478 <HAL_GetTick>
 800644c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800644e:	e00d      	b.n	800646c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006450:	f7fc f812 	bl	8002478 <HAL_GetTick>
 8006454:	4602      	mov	r2, r0
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	1ad3      	subs	r3, r2, r3
 800645a:	2b64      	cmp	r3, #100	; 0x64
 800645c:	d906      	bls.n	800646c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      {
        ret = HAL_TIMEOUT;
 800645e:	2303      	movs	r3, #3
 8006460:	75fb      	strb	r3, [r7, #23]
        break;
 8006462:	e009      	b.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8006464:	58024400 	.word	0x58024400
 8006468:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800646c:	4bb9      	ldr	r3, [pc, #740]	; (8006754 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006474:	2b00      	cmp	r3, #0
 8006476:	d0eb      	beq.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 8006478:	7dfb      	ldrb	r3, [r7, #23]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d166      	bne.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800647e:	4bb6      	ldr	r3, [pc, #728]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006480:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006488:	4053      	eors	r3, r2
 800648a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800648e:	2b00      	cmp	r3, #0
 8006490:	d013      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x646>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006492:	4bb1      	ldr	r3, [pc, #708]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006494:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006496:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800649a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800649c:	4bae      	ldr	r3, [pc, #696]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800649e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064a0:	4aad      	ldr	r2, [pc, #692]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80064a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064a6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80064a8:	4bab      	ldr	r3, [pc, #684]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80064aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064ac:	4aaa      	ldr	r2, [pc, #680]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80064ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80064b2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80064b4:	4aa8      	ldr	r2, [pc, #672]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80064c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064c4:	d115      	bne.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064c6:	f7fb ffd7 	bl	8002478 <HAL_GetTick>
 80064ca:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80064cc:	e00b      	b.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064ce:	f7fb ffd3 	bl	8002478 <HAL_GetTick>
 80064d2:	4602      	mov	r2, r0
 80064d4:	693b      	ldr	r3, [r7, #16]
 80064d6:	1ad3      	subs	r3, r2, r3
 80064d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80064dc:	4293      	cmp	r3, r2
 80064de:	d902      	bls.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 80064e0:	2303      	movs	r3, #3
 80064e2:	75fb      	strb	r3, [r7, #23]
            break;
 80064e4:	e005      	b.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80064e6:	4b9c      	ldr	r3, [pc, #624]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80064e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064ea:	f003 0302 	and.w	r3, r3, #2
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d0ed      	beq.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x65a>
          }
        }
      }

      if(ret == HAL_OK)
 80064f2:	7dfb      	ldrb	r3, [r7, #23]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d126      	bne.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0x6d2>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80064fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006502:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006506:	d10d      	bne.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 8006508:	4b93      	ldr	r3, [pc, #588]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800650a:	691b      	ldr	r3, [r3, #16]
 800650c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006516:	0919      	lsrs	r1, r3, #4
 8006518:	4b90      	ldr	r3, [pc, #576]	; (800675c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800651a:	400b      	ands	r3, r1
 800651c:	498e      	ldr	r1, [pc, #568]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800651e:	4313      	orrs	r3, r2
 8006520:	610b      	str	r3, [r1, #16]
 8006522:	e005      	b.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 8006524:	4b8c      	ldr	r3, [pc, #560]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006526:	691b      	ldr	r3, [r3, #16]
 8006528:	4a8b      	ldr	r2, [pc, #556]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800652a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800652e:	6113      	str	r3, [r2, #16]
 8006530:	4b89      	ldr	r3, [pc, #548]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006532:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800653a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800653e:	4986      	ldr	r1, [pc, #536]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006540:	4313      	orrs	r3, r2
 8006542:	670b      	str	r3, [r1, #112]	; 0x70
 8006544:	e004      	b.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006546:	7dfb      	ldrb	r3, [r7, #23]
 8006548:	75bb      	strb	r3, [r7, #22]
 800654a:	e001      	b.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800654c:	7dfb      	ldrb	r3, [r7, #23]
 800654e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f003 0301 	and.w	r3, r3, #1
 8006558:	2b00      	cmp	r3, #0
 800655a:	d07e      	beq.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006560:	2b28      	cmp	r3, #40	; 0x28
 8006562:	d867      	bhi.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8006564:	a201      	add	r2, pc, #4	; (adr r2, 800656c <HAL_RCCEx_PeriphCLKConfig+0x6f8>)
 8006566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800656a:	bf00      	nop
 800656c:	0800663b 	.word	0x0800663b
 8006570:	08006635 	.word	0x08006635
 8006574:	08006635 	.word	0x08006635
 8006578:	08006635 	.word	0x08006635
 800657c:	08006635 	.word	0x08006635
 8006580:	08006635 	.word	0x08006635
 8006584:	08006635 	.word	0x08006635
 8006588:	08006635 	.word	0x08006635
 800658c:	08006611 	.word	0x08006611
 8006590:	08006635 	.word	0x08006635
 8006594:	08006635 	.word	0x08006635
 8006598:	08006635 	.word	0x08006635
 800659c:	08006635 	.word	0x08006635
 80065a0:	08006635 	.word	0x08006635
 80065a4:	08006635 	.word	0x08006635
 80065a8:	08006635 	.word	0x08006635
 80065ac:	08006623 	.word	0x08006623
 80065b0:	08006635 	.word	0x08006635
 80065b4:	08006635 	.word	0x08006635
 80065b8:	08006635 	.word	0x08006635
 80065bc:	08006635 	.word	0x08006635
 80065c0:	08006635 	.word	0x08006635
 80065c4:	08006635 	.word	0x08006635
 80065c8:	08006635 	.word	0x08006635
 80065cc:	0800663b 	.word	0x0800663b
 80065d0:	08006635 	.word	0x08006635
 80065d4:	08006635 	.word	0x08006635
 80065d8:	08006635 	.word	0x08006635
 80065dc:	08006635 	.word	0x08006635
 80065e0:	08006635 	.word	0x08006635
 80065e4:	08006635 	.word	0x08006635
 80065e8:	08006635 	.word	0x08006635
 80065ec:	0800663b 	.word	0x0800663b
 80065f0:	08006635 	.word	0x08006635
 80065f4:	08006635 	.word	0x08006635
 80065f8:	08006635 	.word	0x08006635
 80065fc:	08006635 	.word	0x08006635
 8006600:	08006635 	.word	0x08006635
 8006604:	08006635 	.word	0x08006635
 8006608:	08006635 	.word	0x08006635
 800660c:	0800663b 	.word	0x0800663b
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	3304      	adds	r3, #4
 8006614:	2101      	movs	r1, #1
 8006616:	4618      	mov	r0, r3
 8006618:	f000 fde4 	bl	80071e4 <RCCEx_PLL2_Config>
 800661c:	4603      	mov	r3, r0
 800661e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006620:	e00c      	b.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x7c8>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	3324      	adds	r3, #36	; 0x24
 8006626:	2101      	movs	r1, #1
 8006628:	4618      	mov	r0, r3
 800662a:	f000 fe8d 	bl	8007348 <RCCEx_PLL3_Config>
 800662e:	4603      	mov	r3, r0
 8006630:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006632:	e003      	b.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	75fb      	strb	r3, [r7, #23]
      break;
 8006638:	e000      	b.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      break;
 800663a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800663c:	7dfb      	ldrb	r3, [r7, #23]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d109      	bne.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006642:	4b45      	ldr	r3, [pc, #276]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006646:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800664e:	4942      	ldr	r1, [pc, #264]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006650:	4313      	orrs	r3, r2
 8006652:	654b      	str	r3, [r1, #84]	; 0x54
 8006654:	e001      	b.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006656:	7dfb      	ldrb	r3, [r7, #23]
 8006658:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f003 0302 	and.w	r3, r3, #2
 8006662:	2b00      	cmp	r3, #0
 8006664:	d037      	beq.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800666a:	2b05      	cmp	r3, #5
 800666c:	d820      	bhi.n	80066b0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 800666e:	a201      	add	r2, pc, #4	; (adr r2, 8006674 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8006670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006674:	080066b7 	.word	0x080066b7
 8006678:	0800668d 	.word	0x0800668d
 800667c:	0800669f 	.word	0x0800669f
 8006680:	080066b7 	.word	0x080066b7
 8006684:	080066b7 	.word	0x080066b7
 8006688:	080066b7 	.word	0x080066b7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	3304      	adds	r3, #4
 8006690:	2101      	movs	r1, #1
 8006692:	4618      	mov	r0, r3
 8006694:	f000 fda6 	bl	80071e4 <RCCEx_PLL2_Config>
 8006698:	4603      	mov	r3, r0
 800669a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800669c:	e00c      	b.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	3324      	adds	r3, #36	; 0x24
 80066a2:	2101      	movs	r1, #1
 80066a4:	4618      	mov	r0, r3
 80066a6:	f000 fe4f 	bl	8007348 <RCCEx_PLL3_Config>
 80066aa:	4603      	mov	r3, r0
 80066ac:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80066ae:	e003      	b.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80066b0:	2301      	movs	r3, #1
 80066b2:	75fb      	strb	r3, [r7, #23]
      break;
 80066b4:	e000      	b.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 80066b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80066b8:	7dfb      	ldrb	r3, [r7, #23]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d109      	bne.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80066be:	4b26      	ldr	r3, [pc, #152]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80066c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066c2:	f023 0207 	bic.w	r2, r3, #7
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066ca:	4923      	ldr	r1, [pc, #140]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80066cc:	4313      	orrs	r3, r2
 80066ce:	654b      	str	r3, [r1, #84]	; 0x54
 80066d0:	e001      	b.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066d2:	7dfb      	ldrb	r3, [r7, #23]
 80066d4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f003 0304 	and.w	r3, r3, #4
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d040      	beq.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80066e8:	2b05      	cmp	r3, #5
 80066ea:	d821      	bhi.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 80066ec:	a201      	add	r2, pc, #4	; (adr r2, 80066f4 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 80066ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066f2:	bf00      	nop
 80066f4:	08006737 	.word	0x08006737
 80066f8:	0800670d 	.word	0x0800670d
 80066fc:	0800671f 	.word	0x0800671f
 8006700:	08006737 	.word	0x08006737
 8006704:	08006737 	.word	0x08006737
 8006708:	08006737 	.word	0x08006737
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	3304      	adds	r3, #4
 8006710:	2101      	movs	r1, #1
 8006712:	4618      	mov	r0, r3
 8006714:	f000 fd66 	bl	80071e4 <RCCEx_PLL2_Config>
 8006718:	4603      	mov	r3, r0
 800671a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800671c:	e00c      	b.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	3324      	adds	r3, #36	; 0x24
 8006722:	2101      	movs	r1, #1
 8006724:	4618      	mov	r0, r3
 8006726:	f000 fe0f 	bl	8007348 <RCCEx_PLL3_Config>
 800672a:	4603      	mov	r3, r0
 800672c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800672e:	e003      	b.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	75fb      	strb	r3, [r7, #23]
      break;
 8006734:	e000      	b.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8006736:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006738:	7dfb      	ldrb	r3, [r7, #23]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d110      	bne.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800673e:	4b06      	ldr	r3, [pc, #24]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006742:	f023 0207 	bic.w	r2, r3, #7
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800674c:	4902      	ldr	r1, [pc, #8]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800674e:	4313      	orrs	r3, r2
 8006750:	658b      	str	r3, [r1, #88]	; 0x58
 8006752:	e007      	b.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8006754:	58024800 	.word	0x58024800
 8006758:	58024400 	.word	0x58024400
 800675c:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006760:	7dfb      	ldrb	r3, [r7, #23]
 8006762:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f003 0320 	and.w	r3, r3, #32
 800676c:	2b00      	cmp	r3, #0
 800676e:	d04b      	beq.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006776:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800677a:	d02e      	beq.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x966>
 800677c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006780:	d828      	bhi.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006782:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006786:	d02a      	beq.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8006788:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800678c:	d822      	bhi.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800678e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006792:	d026      	beq.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8006794:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006798:	d81c      	bhi.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800679a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800679e:	d010      	beq.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x94e>
 80067a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80067a4:	d816      	bhi.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d01d      	beq.n	80067e6 <HAL_RCCEx_PeriphCLKConfig+0x972>
 80067aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80067ae:	d111      	bne.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	3304      	adds	r3, #4
 80067b4:	2100      	movs	r1, #0
 80067b6:	4618      	mov	r0, r3
 80067b8:	f000 fd14 	bl	80071e4 <RCCEx_PLL2_Config>
 80067bc:	4603      	mov	r3, r0
 80067be:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80067c0:	e012      	b.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	3324      	adds	r3, #36	; 0x24
 80067c6:	2102      	movs	r1, #2
 80067c8:	4618      	mov	r0, r3
 80067ca:	f000 fdbd 	bl	8007348 <RCCEx_PLL3_Config>
 80067ce:	4603      	mov	r3, r0
 80067d0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80067d2:	e009      	b.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	75fb      	strb	r3, [r7, #23]
      break;
 80067d8:	e006      	b.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80067da:	bf00      	nop
 80067dc:	e004      	b.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80067de:	bf00      	nop
 80067e0:	e002      	b.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80067e2:	bf00      	nop
 80067e4:	e000      	b.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80067e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80067e8:	7dfb      	ldrb	r3, [r7, #23]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d10a      	bne.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80067ee:	4bb2      	ldr	r3, [pc, #712]	; (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80067f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067f2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067fc:	49ae      	ldr	r1, [pc, #696]	; (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80067fe:	4313      	orrs	r3, r2
 8006800:	654b      	str	r3, [r1, #84]	; 0x54
 8006802:	e001      	b.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006804:	7dfb      	ldrb	r3, [r7, #23]
 8006806:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006810:	2b00      	cmp	r3, #0
 8006812:	d04b      	beq.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800681a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800681e:	d02e      	beq.n	800687e <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8006820:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006824:	d828      	bhi.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006826:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800682a:	d02a      	beq.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 800682c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006830:	d822      	bhi.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006832:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006836:	d026      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8006838:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800683c:	d81c      	bhi.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800683e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006842:	d010      	beq.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8006844:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006848:	d816      	bhi.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800684a:	2b00      	cmp	r3, #0
 800684c:	d01d      	beq.n	800688a <HAL_RCCEx_PeriphCLKConfig+0xa16>
 800684e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006852:	d111      	bne.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	3304      	adds	r3, #4
 8006858:	2100      	movs	r1, #0
 800685a:	4618      	mov	r0, r3
 800685c:	f000 fcc2 	bl	80071e4 <RCCEx_PLL2_Config>
 8006860:	4603      	mov	r3, r0
 8006862:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006864:	e012      	b.n	800688c <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	3324      	adds	r3, #36	; 0x24
 800686a:	2102      	movs	r1, #2
 800686c:	4618      	mov	r0, r3
 800686e:	f000 fd6b 	bl	8007348 <RCCEx_PLL3_Config>
 8006872:	4603      	mov	r3, r0
 8006874:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006876:	e009      	b.n	800688c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006878:	2301      	movs	r3, #1
 800687a:	75fb      	strb	r3, [r7, #23]
      break;
 800687c:	e006      	b.n	800688c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800687e:	bf00      	nop
 8006880:	e004      	b.n	800688c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006882:	bf00      	nop
 8006884:	e002      	b.n	800688c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006886:	bf00      	nop
 8006888:	e000      	b.n	800688c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800688a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800688c:	7dfb      	ldrb	r3, [r7, #23]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d10a      	bne.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006892:	4b89      	ldr	r3, [pc, #548]	; (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006896:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80068a0:	4985      	ldr	r1, [pc, #532]	; (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80068a2:	4313      	orrs	r3, r2
 80068a4:	658b      	str	r3, [r1, #88]	; 0x58
 80068a6:	e001      	b.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068a8:	7dfb      	ldrb	r3, [r7, #23]
 80068aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d04b      	beq.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068be:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80068c2:	d02e      	beq.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 80068c4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80068c8:	d828      	bhi.n	800691c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80068ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068ce:	d02a      	beq.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 80068d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068d4:	d822      	bhi.n	800691c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80068d6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80068da:	d026      	beq.n	800692a <HAL_RCCEx_PeriphCLKConfig+0xab6>
 80068dc:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80068e0:	d81c      	bhi.n	800691c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80068e2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80068e6:	d010      	beq.n	800690a <HAL_RCCEx_PeriphCLKConfig+0xa96>
 80068e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80068ec:	d816      	bhi.n	800691c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d01d      	beq.n	800692e <HAL_RCCEx_PeriphCLKConfig+0xaba>
 80068f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068f6:	d111      	bne.n	800691c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	3304      	adds	r3, #4
 80068fc:	2100      	movs	r1, #0
 80068fe:	4618      	mov	r0, r3
 8006900:	f000 fc70 	bl	80071e4 <RCCEx_PLL2_Config>
 8006904:	4603      	mov	r3, r0
 8006906:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006908:	e012      	b.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	3324      	adds	r3, #36	; 0x24
 800690e:	2102      	movs	r1, #2
 8006910:	4618      	mov	r0, r3
 8006912:	f000 fd19 	bl	8007348 <RCCEx_PLL3_Config>
 8006916:	4603      	mov	r3, r0
 8006918:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800691a:	e009      	b.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800691c:	2301      	movs	r3, #1
 800691e:	75fb      	strb	r3, [r7, #23]
      break;
 8006920:	e006      	b.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006922:	bf00      	nop
 8006924:	e004      	b.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006926:	bf00      	nop
 8006928:	e002      	b.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800692a:	bf00      	nop
 800692c:	e000      	b.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800692e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006930:	7dfb      	ldrb	r3, [r7, #23]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d10a      	bne.n	800694c <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006936:	4b60      	ldr	r3, [pc, #384]	; (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006938:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800693a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006944:	495c      	ldr	r1, [pc, #368]	; (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006946:	4313      	orrs	r3, r2
 8006948:	658b      	str	r3, [r1, #88]	; 0x58
 800694a:	e001      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800694c:	7dfb      	ldrb	r3, [r7, #23]
 800694e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f003 0308 	and.w	r3, r3, #8
 8006958:	2b00      	cmp	r3, #0
 800695a:	d018      	beq.n	800698e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006960:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006964:	d10a      	bne.n	800697c <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	3324      	adds	r3, #36	; 0x24
 800696a:	2102      	movs	r1, #2
 800696c:	4618      	mov	r0, r3
 800696e:	f000 fceb 	bl	8007348 <RCCEx_PLL3_Config>
 8006972:	4603      	mov	r3, r0
 8006974:	2b00      	cmp	r3, #0
 8006976:	d001      	beq.n	800697c <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 8006978:	2301      	movs	r3, #1
 800697a:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800697c:	4b4e      	ldr	r3, [pc, #312]	; (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800697e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006980:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006988:	494b      	ldr	r1, [pc, #300]	; (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800698a:	4313      	orrs	r3, r2
 800698c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 0310 	and.w	r3, r3, #16
 8006996:	2b00      	cmp	r3, #0
 8006998:	d01a      	beq.n	80069d0 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069a4:	d10a      	bne.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	3324      	adds	r3, #36	; 0x24
 80069aa:	2102      	movs	r1, #2
 80069ac:	4618      	mov	r0, r3
 80069ae:	f000 fccb 	bl	8007348 <RCCEx_PLL3_Config>
 80069b2:	4603      	mov	r3, r0
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d001      	beq.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 80069b8:	2301      	movs	r3, #1
 80069ba:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80069bc:	4b3e      	ldr	r3, [pc, #248]	; (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80069be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069ca:	493b      	ldr	r1, [pc, #236]	; (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80069cc:	4313      	orrs	r3, r2
 80069ce:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d034      	beq.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80069e2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80069e6:	d01d      	beq.n	8006a24 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 80069e8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80069ec:	d817      	bhi.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d003      	beq.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0xb86>
 80069f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069f6:	d009      	beq.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80069f8:	e011      	b.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	3304      	adds	r3, #4
 80069fe:	2100      	movs	r1, #0
 8006a00:	4618      	mov	r0, r3
 8006a02:	f000 fbef 	bl	80071e4 <RCCEx_PLL2_Config>
 8006a06:	4603      	mov	r3, r0
 8006a08:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006a0a:	e00c      	b.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	3324      	adds	r3, #36	; 0x24
 8006a10:	2102      	movs	r1, #2
 8006a12:	4618      	mov	r0, r3
 8006a14:	f000 fc98 	bl	8007348 <RCCEx_PLL3_Config>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006a1c:	e003      	b.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	75fb      	strb	r3, [r7, #23]
      break;
 8006a22:	e000      	b.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 8006a24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a26:	7dfb      	ldrb	r3, [r7, #23]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d10a      	bne.n	8006a42 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006a2c:	4b22      	ldr	r3, [pc, #136]	; (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a30:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006a3a:	491f      	ldr	r1, [pc, #124]	; (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	658b      	str	r3, [r1, #88]	; 0x58
 8006a40:	e001      	b.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a42:	7dfb      	ldrb	r3, [r7, #23]
 8006a44:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d036      	beq.n	8006ac0 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a58:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006a5c:	d01c      	beq.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8006a5e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006a62:	d816      	bhi.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006a64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a68:	d003      	beq.n	8006a72 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8006a6a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006a6e:	d007      	beq.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 8006a70:	e00f      	b.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a72:	4b11      	ldr	r3, [pc, #68]	; (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a76:	4a10      	ldr	r2, [pc, #64]	; (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006a78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a7c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8006a7e:	e00c      	b.n	8006a9a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	3324      	adds	r3, #36	; 0x24
 8006a84:	2101      	movs	r1, #1
 8006a86:	4618      	mov	r0, r3
 8006a88:	f000 fc5e 	bl	8007348 <RCCEx_PLL3_Config>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8006a90:	e003      	b.n	8006a9a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a92:	2301      	movs	r3, #1
 8006a94:	75fb      	strb	r3, [r7, #23]
      break;
 8006a96:	e000      	b.n	8006a9a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 8006a98:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a9a:	7dfb      	ldrb	r3, [r7, #23]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d10d      	bne.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0xc48>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006aa0:	4b05      	ldr	r3, [pc, #20]	; (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006aa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006aa4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006aae:	4902      	ldr	r1, [pc, #8]	; (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	654b      	str	r3, [r1, #84]	; 0x54
 8006ab4:	e004      	b.n	8006ac0 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
 8006ab6:	bf00      	nop
 8006ab8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006abc:	7dfb      	ldrb	r3, [r7, #23]
 8006abe:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d029      	beq.n	8006b20 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d003      	beq.n	8006adc <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006ad4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ad8:	d007      	beq.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8006ada:	e00f      	b.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0xc88>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006adc:	4b61      	ldr	r3, [pc, #388]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ae0:	4a60      	ldr	r2, [pc, #384]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006ae2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006ae6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006ae8:	e00b      	b.n	8006b02 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	3304      	adds	r3, #4
 8006aee:	2102      	movs	r1, #2
 8006af0:	4618      	mov	r0, r3
 8006af2:	f000 fb77 	bl	80071e4 <RCCEx_PLL2_Config>
 8006af6:	4603      	mov	r3, r0
 8006af8:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006afa:	e002      	b.n	8006b02 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    default:
      ret = HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	75fb      	strb	r3, [r7, #23]
      break;
 8006b00:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b02:	7dfb      	ldrb	r3, [r7, #23]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d109      	bne.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006b08:	4b56      	ldr	r3, [pc, #344]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006b0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b0c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b14:	4953      	ldr	r1, [pc, #332]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006b16:	4313      	orrs	r3, r2
 8006b18:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006b1a:	e001      	b.n	8006b20 <HAL_RCCEx_PeriphCLKConfig+0xcac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b1c:	7dfb      	ldrb	r3, [r7, #23]
 8006b1e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d00a      	beq.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0xcce>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	3324      	adds	r3, #36	; 0x24
 8006b30:	2102      	movs	r1, #2
 8006b32:	4618      	mov	r0, r3
 8006b34:	f000 fc08 	bl	8007348 <RCCEx_PLL3_Config>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d001      	beq.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0xcce>
    {
      status=HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d030      	beq.n	8006bb0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b56:	d017      	beq.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8006b58:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b5c:	d811      	bhi.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8006b5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b62:	d013      	beq.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8006b64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b68:	d80b      	bhi.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d010      	beq.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 8006b6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b72:	d106      	bne.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b74:	4b3b      	ldr	r3, [pc, #236]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b78:	4a3a      	ldr	r2, [pc, #232]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006b7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b7e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8006b80:	e007      	b.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b82:	2301      	movs	r3, #1
 8006b84:	75fb      	strb	r3, [r7, #23]
      break;
 8006b86:	e004      	b.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8006b88:	bf00      	nop
 8006b8a:	e002      	b.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8006b8c:	bf00      	nop
 8006b8e:	e000      	b.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8006b90:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b92:	7dfb      	ldrb	r3, [r7, #23]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d109      	bne.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006b98:	4b32      	ldr	r3, [pc, #200]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ba4:	492f      	ldr	r1, [pc, #188]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	654b      	str	r3, [r1, #84]	; 0x54
 8006baa:	e001      	b.n	8006bb0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bac:	7dfb      	ldrb	r3, [r7, #23]
 8006bae:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d008      	beq.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006bbc:	4b29      	ldr	r3, [pc, #164]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006bbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bc0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006bc8:	4926      	ldr	r1, [pc, #152]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d008      	beq.n	8006bec <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006bda:	4b22      	ldr	r3, [pc, #136]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006bdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bde:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006be6:	491f      	ldr	r1, [pc, #124]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006be8:	4313      	orrs	r3, r2
 8006bea:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d00d      	beq.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006bf8:	4b1a      	ldr	r3, [pc, #104]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006bfa:	691b      	ldr	r3, [r3, #16]
 8006bfc:	4a19      	ldr	r2, [pc, #100]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006bfe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006c02:	6113      	str	r3, [r2, #16]
 8006c04:	4b17      	ldr	r3, [pc, #92]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006c06:	691a      	ldr	r2, [r3, #16]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006c0e:	4915      	ldr	r1, [pc, #84]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006c10:	4313      	orrs	r3, r2
 8006c12:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	da08      	bge.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006c1c:	4b11      	ldr	r3, [pc, #68]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006c1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c20:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c28:	490e      	ldr	r1, [pc, #56]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d009      	beq.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006c3a:	4b0a      	ldr	r3, [pc, #40]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c3e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c48:	4906      	ldr	r1, [pc, #24]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8006c4e:	7dbb      	ldrb	r3, [r7, #22]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d101      	bne.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 8006c54:	2300      	movs	r3, #0
 8006c56:	e000      	b.n	8006c5a <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	3718      	adds	r7, #24
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}
 8006c62:	bf00      	nop
 8006c64:	58024400 	.word	0x58024400

08006c68 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006c6c:	f7ff f864 	bl	8005d38 <HAL_RCC_GetHCLKFreq>
 8006c70:	4602      	mov	r2, r0
 8006c72:	4b06      	ldr	r3, [pc, #24]	; (8006c8c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006c74:	6a1b      	ldr	r3, [r3, #32]
 8006c76:	091b      	lsrs	r3, r3, #4
 8006c78:	f003 0307 	and.w	r3, r3, #7
 8006c7c:	4904      	ldr	r1, [pc, #16]	; (8006c90 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006c7e:	5ccb      	ldrb	r3, [r1, r3]
 8006c80:	f003 031f 	and.w	r3, r3, #31
 8006c84:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	bd80      	pop	{r7, pc}
 8006c8c:	58024400 	.word	0x58024400
 8006c90:	0800d244 	.word	0x0800d244

08006c94 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b089      	sub	sp, #36	; 0x24
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006c9c:	4ba1      	ldr	r3, [pc, #644]	; (8006f24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ca0:	f003 0303 	and.w	r3, r3, #3
 8006ca4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8006ca6:	4b9f      	ldr	r3, [pc, #636]	; (8006f24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006caa:	0b1b      	lsrs	r3, r3, #12
 8006cac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006cb0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006cb2:	4b9c      	ldr	r3, [pc, #624]	; (8006f24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cb6:	091b      	lsrs	r3, r3, #4
 8006cb8:	f003 0301 	and.w	r3, r3, #1
 8006cbc:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8006cbe:	4b99      	ldr	r3, [pc, #612]	; (8006f24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006cc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cc2:	08db      	lsrs	r3, r3, #3
 8006cc4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006cc8:	693a      	ldr	r2, [r7, #16]
 8006cca:	fb02 f303 	mul.w	r3, r2, r3
 8006cce:	ee07 3a90 	vmov	s15, r3
 8006cd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cd6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	f000 8111 	beq.w	8006f04 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006ce2:	69bb      	ldr	r3, [r7, #24]
 8006ce4:	2b02      	cmp	r3, #2
 8006ce6:	f000 8083 	beq.w	8006df0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006cea:	69bb      	ldr	r3, [r7, #24]
 8006cec:	2b02      	cmp	r3, #2
 8006cee:	f200 80a1 	bhi.w	8006e34 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006cf2:	69bb      	ldr	r3, [r7, #24]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d003      	beq.n	8006d00 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006cf8:	69bb      	ldr	r3, [r7, #24]
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d056      	beq.n	8006dac <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006cfe:	e099      	b.n	8006e34 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d00:	4b88      	ldr	r3, [pc, #544]	; (8006f24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f003 0320 	and.w	r3, r3, #32
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d02d      	beq.n	8006d68 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006d0c:	4b85      	ldr	r3, [pc, #532]	; (8006f24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	08db      	lsrs	r3, r3, #3
 8006d12:	f003 0303 	and.w	r3, r3, #3
 8006d16:	4a84      	ldr	r2, [pc, #528]	; (8006f28 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006d18:	fa22 f303 	lsr.w	r3, r2, r3
 8006d1c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	ee07 3a90 	vmov	s15, r3
 8006d24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d28:	697b      	ldr	r3, [r7, #20]
 8006d2a:	ee07 3a90 	vmov	s15, r3
 8006d2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d36:	4b7b      	ldr	r3, [pc, #492]	; (8006f24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d3e:	ee07 3a90 	vmov	s15, r3
 8006d42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d46:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d4a:	eddf 5a78 	vldr	s11, [pc, #480]	; 8006f2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006d4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d56:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006d5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d62:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8006d66:	e087      	b.n	8006e78 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	ee07 3a90 	vmov	s15, r3
 8006d6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d72:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8006f30 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006d76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d7a:	4b6a      	ldr	r3, [pc, #424]	; (8006f24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d82:	ee07 3a90 	vmov	s15, r3
 8006d86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d8e:	eddf 5a67 	vldr	s11, [pc, #412]	; 8006f2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006d92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006d9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006da2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006da6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006daa:	e065      	b.n	8006e78 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	ee07 3a90 	vmov	s15, r3
 8006db2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006db6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8006f34 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006dba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006dbe:	4b59      	ldr	r3, [pc, #356]	; (8006f24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dc6:	ee07 3a90 	vmov	s15, r3
 8006dca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dce:	ed97 6a03 	vldr	s12, [r7, #12]
 8006dd2:	eddf 5a56 	vldr	s11, [pc, #344]	; 8006f2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006dd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006dde:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006de2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006de6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dea:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006dee:	e043      	b.n	8006e78 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	ee07 3a90 	vmov	s15, r3
 8006df6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dfa:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8006f38 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006dfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e02:	4b48      	ldr	r3, [pc, #288]	; (8006f24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e0a:	ee07 3a90 	vmov	s15, r3
 8006e0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e12:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e16:	eddf 5a45 	vldr	s11, [pc, #276]	; 8006f2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006e1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006e26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e2e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006e32:	e021      	b.n	8006e78 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	ee07 3a90 	vmov	s15, r3
 8006e3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e3e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006f34 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006e42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e46:	4b37      	ldr	r3, [pc, #220]	; (8006f24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e4e:	ee07 3a90 	vmov	s15, r3
 8006e52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e56:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e5a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8006f2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006e5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006e6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e72:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006e76:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8006e78:	4b2a      	ldr	r3, [pc, #168]	; (8006f24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e7c:	0a5b      	lsrs	r3, r3, #9
 8006e7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e82:	ee07 3a90 	vmov	s15, r3
 8006e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e8a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006e8e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e92:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e9e:	ee17 2a90 	vmov	r2, s15
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8006ea6:	4b1f      	ldr	r3, [pc, #124]	; (8006f24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eaa:	0c1b      	lsrs	r3, r3, #16
 8006eac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006eb0:	ee07 3a90 	vmov	s15, r3
 8006eb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eb8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006ebc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006ec0:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ec4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ec8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ecc:	ee17 2a90 	vmov	r2, s15
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8006ed4:	4b13      	ldr	r3, [pc, #76]	; (8006f24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ed8:	0e1b      	lsrs	r3, r3, #24
 8006eda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ede:	ee07 3a90 	vmov	s15, r3
 8006ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ee6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006eea:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006eee:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ef2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ef6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006efa:	ee17 2a90 	vmov	r2, s15
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006f02:	e008      	b.n	8006f16 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2200      	movs	r2, #0
 8006f08:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2200      	movs	r2, #0
 8006f14:	609a      	str	r2, [r3, #8]
}
 8006f16:	bf00      	nop
 8006f18:	3724      	adds	r7, #36	; 0x24
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr
 8006f22:	bf00      	nop
 8006f24:	58024400 	.word	0x58024400
 8006f28:	03d09000 	.word	0x03d09000
 8006f2c:	46000000 	.word	0x46000000
 8006f30:	4c742400 	.word	0x4c742400
 8006f34:	4a742400 	.word	0x4a742400
 8006f38:	4af42400 	.word	0x4af42400

08006f3c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b089      	sub	sp, #36	; 0x24
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006f44:	4ba1      	ldr	r3, [pc, #644]	; (80071cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f48:	f003 0303 	and.w	r3, r3, #3
 8006f4c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8006f4e:	4b9f      	ldr	r3, [pc, #636]	; (80071cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f52:	0d1b      	lsrs	r3, r3, #20
 8006f54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006f58:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006f5a:	4b9c      	ldr	r3, [pc, #624]	; (80071cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f5e:	0a1b      	lsrs	r3, r3, #8
 8006f60:	f003 0301 	and.w	r3, r3, #1
 8006f64:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8006f66:	4b99      	ldr	r3, [pc, #612]	; (80071cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f6a:	08db      	lsrs	r3, r3, #3
 8006f6c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006f70:	693a      	ldr	r2, [r7, #16]
 8006f72:	fb02 f303 	mul.w	r3, r2, r3
 8006f76:	ee07 3a90 	vmov	s15, r3
 8006f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f7e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	f000 8111 	beq.w	80071ac <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006f8a:	69bb      	ldr	r3, [r7, #24]
 8006f8c:	2b02      	cmp	r3, #2
 8006f8e:	f000 8083 	beq.w	8007098 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006f92:	69bb      	ldr	r3, [r7, #24]
 8006f94:	2b02      	cmp	r3, #2
 8006f96:	f200 80a1 	bhi.w	80070dc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006f9a:	69bb      	ldr	r3, [r7, #24]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d003      	beq.n	8006fa8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006fa0:	69bb      	ldr	r3, [r7, #24]
 8006fa2:	2b01      	cmp	r3, #1
 8006fa4:	d056      	beq.n	8007054 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006fa6:	e099      	b.n	80070dc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006fa8:	4b88      	ldr	r3, [pc, #544]	; (80071cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f003 0320 	and.w	r3, r3, #32
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d02d      	beq.n	8007010 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006fb4:	4b85      	ldr	r3, [pc, #532]	; (80071cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	08db      	lsrs	r3, r3, #3
 8006fba:	f003 0303 	and.w	r3, r3, #3
 8006fbe:	4a84      	ldr	r2, [pc, #528]	; (80071d0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006fc0:	fa22 f303 	lsr.w	r3, r2, r3
 8006fc4:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	ee07 3a90 	vmov	s15, r3
 8006fcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fd0:	697b      	ldr	r3, [r7, #20]
 8006fd2:	ee07 3a90 	vmov	s15, r3
 8006fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fde:	4b7b      	ldr	r3, [pc, #492]	; (80071cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fe6:	ee07 3a90 	vmov	s15, r3
 8006fea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fee:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ff2:	eddf 5a78 	vldr	s11, [pc, #480]	; 80071d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006ff6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ffa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ffe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007002:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007006:	ee67 7a27 	vmul.f32	s15, s14, s15
 800700a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800700e:	e087      	b.n	8007120 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	ee07 3a90 	vmov	s15, r3
 8007016:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800701a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80071d8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800701e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007022:	4b6a      	ldr	r3, [pc, #424]	; (80071cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007026:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800702a:	ee07 3a90 	vmov	s15, r3
 800702e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007032:	ed97 6a03 	vldr	s12, [r7, #12]
 8007036:	eddf 5a67 	vldr	s11, [pc, #412]	; 80071d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800703a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800703e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007042:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007046:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800704a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800704e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007052:	e065      	b.n	8007120 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	ee07 3a90 	vmov	s15, r3
 800705a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800705e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80071dc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007062:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007066:	4b59      	ldr	r3, [pc, #356]	; (80071cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800706a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800706e:	ee07 3a90 	vmov	s15, r3
 8007072:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007076:	ed97 6a03 	vldr	s12, [r7, #12]
 800707a:	eddf 5a56 	vldr	s11, [pc, #344]	; 80071d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800707e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007082:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007086:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800708a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800708e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007092:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007096:	e043      	b.n	8007120 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	ee07 3a90 	vmov	s15, r3
 800709e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070a2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80071e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80070a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070aa:	4b48      	ldr	r3, [pc, #288]	; (80071cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80070ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070b2:	ee07 3a90 	vmov	s15, r3
 80070b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80070be:	eddf 5a45 	vldr	s11, [pc, #276]	; 80071d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80070c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80070ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070d6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80070da:	e021      	b.n	8007120 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	ee07 3a90 	vmov	s15, r3
 80070e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070e6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80071dc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80070ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070ee:	4b37      	ldr	r3, [pc, #220]	; (80071cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80070f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070f6:	ee07 3a90 	vmov	s15, r3
 80070fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007102:	eddf 5a34 	vldr	s11, [pc, #208]	; 80071d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007106:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800710a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800710e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007112:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800711a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800711e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007120:	4b2a      	ldr	r3, [pc, #168]	; (80071cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007124:	0a5b      	lsrs	r3, r3, #9
 8007126:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800712a:	ee07 3a90 	vmov	s15, r3
 800712e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007132:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007136:	ee37 7a87 	vadd.f32	s14, s15, s14
 800713a:	edd7 6a07 	vldr	s13, [r7, #28]
 800713e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007142:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007146:	ee17 2a90 	vmov	r2, s15
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800714e:	4b1f      	ldr	r3, [pc, #124]	; (80071cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007152:	0c1b      	lsrs	r3, r3, #16
 8007154:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007158:	ee07 3a90 	vmov	s15, r3
 800715c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007160:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007164:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007168:	edd7 6a07 	vldr	s13, [r7, #28]
 800716c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007170:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007174:	ee17 2a90 	vmov	r2, s15
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800717c:	4b13      	ldr	r3, [pc, #76]	; (80071cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800717e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007180:	0e1b      	lsrs	r3, r3, #24
 8007182:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007186:	ee07 3a90 	vmov	s15, r3
 800718a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800718e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007192:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007196:	edd7 6a07 	vldr	s13, [r7, #28]
 800719a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800719e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071a2:	ee17 2a90 	vmov	r2, s15
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80071aa:	e008      	b.n	80071be <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2200      	movs	r2, #0
 80071b0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2200      	movs	r2, #0
 80071b6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2200      	movs	r2, #0
 80071bc:	609a      	str	r2, [r3, #8]
}
 80071be:	bf00      	nop
 80071c0:	3724      	adds	r7, #36	; 0x24
 80071c2:	46bd      	mov	sp, r7
 80071c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c8:	4770      	bx	lr
 80071ca:	bf00      	nop
 80071cc:	58024400 	.word	0x58024400
 80071d0:	03d09000 	.word	0x03d09000
 80071d4:	46000000 	.word	0x46000000
 80071d8:	4c742400 	.word	0x4c742400
 80071dc:	4a742400 	.word	0x4a742400
 80071e0:	4af42400 	.word	0x4af42400

080071e4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b084      	sub	sp, #16
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
 80071ec:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80071ee:	2300      	movs	r3, #0
 80071f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80071f2:	4b53      	ldr	r3, [pc, #332]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80071f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071f6:	f003 0303 	and.w	r3, r3, #3
 80071fa:	2b03      	cmp	r3, #3
 80071fc:	d101      	bne.n	8007202 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	e099      	b.n	8007336 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007202:	4b4f      	ldr	r3, [pc, #316]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a4e      	ldr	r2, [pc, #312]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 8007208:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800720c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800720e:	f7fb f933 	bl	8002478 <HAL_GetTick>
 8007212:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007214:	e008      	b.n	8007228 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007216:	f7fb f92f 	bl	8002478 <HAL_GetTick>
 800721a:	4602      	mov	r2, r0
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	1ad3      	subs	r3, r2, r3
 8007220:	2b02      	cmp	r3, #2
 8007222:	d901      	bls.n	8007228 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007224:	2303      	movs	r3, #3
 8007226:	e086      	b.n	8007336 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007228:	4b45      	ldr	r3, [pc, #276]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1f0      	bne.n	8007216 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007234:	4b42      	ldr	r3, [pc, #264]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 8007236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007238:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	031b      	lsls	r3, r3, #12
 8007242:	493f      	ldr	r1, [pc, #252]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 8007244:	4313      	orrs	r3, r2
 8007246:	628b      	str	r3, [r1, #40]	; 0x28
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	3b01      	subs	r3, #1
 800724e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	689b      	ldr	r3, [r3, #8]
 8007256:	3b01      	subs	r3, #1
 8007258:	025b      	lsls	r3, r3, #9
 800725a:	b29b      	uxth	r3, r3
 800725c:	431a      	orrs	r2, r3
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	68db      	ldr	r3, [r3, #12]
 8007262:	3b01      	subs	r3, #1
 8007264:	041b      	lsls	r3, r3, #16
 8007266:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800726a:	431a      	orrs	r2, r3
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	691b      	ldr	r3, [r3, #16]
 8007270:	3b01      	subs	r3, #1
 8007272:	061b      	lsls	r3, r3, #24
 8007274:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007278:	4931      	ldr	r1, [pc, #196]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 800727a:	4313      	orrs	r3, r2
 800727c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800727e:	4b30      	ldr	r3, [pc, #192]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 8007280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007282:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	695b      	ldr	r3, [r3, #20]
 800728a:	492d      	ldr	r1, [pc, #180]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 800728c:	4313      	orrs	r3, r2
 800728e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007290:	4b2b      	ldr	r3, [pc, #172]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 8007292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007294:	f023 0220 	bic.w	r2, r3, #32
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	699b      	ldr	r3, [r3, #24]
 800729c:	4928      	ldr	r1, [pc, #160]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 800729e:	4313      	orrs	r3, r2
 80072a0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80072a2:	4b27      	ldr	r3, [pc, #156]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072a6:	4a26      	ldr	r2, [pc, #152]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072a8:	f023 0310 	bic.w	r3, r3, #16
 80072ac:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80072ae:	4b24      	ldr	r3, [pc, #144]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80072b2:	4b24      	ldr	r3, [pc, #144]	; (8007344 <RCCEx_PLL2_Config+0x160>)
 80072b4:	4013      	ands	r3, r2
 80072b6:	687a      	ldr	r2, [r7, #4]
 80072b8:	69d2      	ldr	r2, [r2, #28]
 80072ba:	00d2      	lsls	r2, r2, #3
 80072bc:	4920      	ldr	r1, [pc, #128]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072be:	4313      	orrs	r3, r2
 80072c0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80072c2:	4b1f      	ldr	r3, [pc, #124]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072c6:	4a1e      	ldr	r2, [pc, #120]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072c8:	f043 0310 	orr.w	r3, r3, #16
 80072cc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d106      	bne.n	80072e2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80072d4:	4b1a      	ldr	r3, [pc, #104]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072d8:	4a19      	ldr	r2, [pc, #100]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80072de:	62d3      	str	r3, [r2, #44]	; 0x2c
 80072e0:	e00f      	b.n	8007302 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	2b01      	cmp	r3, #1
 80072e6:	d106      	bne.n	80072f6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80072e8:	4b15      	ldr	r3, [pc, #84]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072ec:	4a14      	ldr	r2, [pc, #80]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80072f2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80072f4:	e005      	b.n	8007302 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80072f6:	4b12      	ldr	r3, [pc, #72]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072fa:	4a11      	ldr	r2, [pc, #68]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007300:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007302:	4b0f      	ldr	r3, [pc, #60]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a0e      	ldr	r2, [pc, #56]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 8007308:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800730c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800730e:	f7fb f8b3 	bl	8002478 <HAL_GetTick>
 8007312:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007314:	e008      	b.n	8007328 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007316:	f7fb f8af 	bl	8002478 <HAL_GetTick>
 800731a:	4602      	mov	r2, r0
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	1ad3      	subs	r3, r2, r3
 8007320:	2b02      	cmp	r3, #2
 8007322:	d901      	bls.n	8007328 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007324:	2303      	movs	r3, #3
 8007326:	e006      	b.n	8007336 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007328:	4b05      	ldr	r3, [pc, #20]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007330:	2b00      	cmp	r3, #0
 8007332:	d0f0      	beq.n	8007316 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007334:	7bfb      	ldrb	r3, [r7, #15]
}
 8007336:	4618      	mov	r0, r3
 8007338:	3710      	adds	r7, #16
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}
 800733e:	bf00      	nop
 8007340:	58024400 	.word	0x58024400
 8007344:	ffff0007 	.word	0xffff0007

08007348 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b084      	sub	sp, #16
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007352:	2300      	movs	r3, #0
 8007354:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007356:	4b53      	ldr	r3, [pc, #332]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800735a:	f003 0303 	and.w	r3, r3, #3
 800735e:	2b03      	cmp	r3, #3
 8007360:	d101      	bne.n	8007366 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	e099      	b.n	800749a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007366:	4b4f      	ldr	r3, [pc, #316]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a4e      	ldr	r2, [pc, #312]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800736c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007370:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007372:	f7fb f881 	bl	8002478 <HAL_GetTick>
 8007376:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007378:	e008      	b.n	800738c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800737a:	f7fb f87d 	bl	8002478 <HAL_GetTick>
 800737e:	4602      	mov	r2, r0
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	1ad3      	subs	r3, r2, r3
 8007384:	2b02      	cmp	r3, #2
 8007386:	d901      	bls.n	800738c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007388:	2303      	movs	r3, #3
 800738a:	e086      	b.n	800749a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800738c:	4b45      	ldr	r3, [pc, #276]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007394:	2b00      	cmp	r3, #0
 8007396:	d1f0      	bne.n	800737a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007398:	4b42      	ldr	r3, [pc, #264]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800739a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800739c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	051b      	lsls	r3, r3, #20
 80073a6:	493f      	ldr	r1, [pc, #252]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 80073a8:	4313      	orrs	r3, r2
 80073aa:	628b      	str	r3, [r1, #40]	; 0x28
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	3b01      	subs	r3, #1
 80073b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	689b      	ldr	r3, [r3, #8]
 80073ba:	3b01      	subs	r3, #1
 80073bc:	025b      	lsls	r3, r3, #9
 80073be:	b29b      	uxth	r3, r3
 80073c0:	431a      	orrs	r2, r3
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	68db      	ldr	r3, [r3, #12]
 80073c6:	3b01      	subs	r3, #1
 80073c8:	041b      	lsls	r3, r3, #16
 80073ca:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80073ce:	431a      	orrs	r2, r3
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	691b      	ldr	r3, [r3, #16]
 80073d4:	3b01      	subs	r3, #1
 80073d6:	061b      	lsls	r3, r3, #24
 80073d8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80073dc:	4931      	ldr	r1, [pc, #196]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 80073de:	4313      	orrs	r3, r2
 80073e0:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80073e2:	4b30      	ldr	r3, [pc, #192]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 80073e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073e6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	492d      	ldr	r1, [pc, #180]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 80073f0:	4313      	orrs	r3, r2
 80073f2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80073f4:	4b2b      	ldr	r3, [pc, #172]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 80073f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073f8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	699b      	ldr	r3, [r3, #24]
 8007400:	4928      	ldr	r1, [pc, #160]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007402:	4313      	orrs	r3, r2
 8007404:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007406:	4b27      	ldr	r3, [pc, #156]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800740a:	4a26      	ldr	r2, [pc, #152]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800740c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007410:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007412:	4b24      	ldr	r3, [pc, #144]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007414:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007416:	4b24      	ldr	r3, [pc, #144]	; (80074a8 <RCCEx_PLL3_Config+0x160>)
 8007418:	4013      	ands	r3, r2
 800741a:	687a      	ldr	r2, [r7, #4]
 800741c:	69d2      	ldr	r2, [r2, #28]
 800741e:	00d2      	lsls	r2, r2, #3
 8007420:	4920      	ldr	r1, [pc, #128]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007422:	4313      	orrs	r3, r2
 8007424:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007426:	4b1f      	ldr	r3, [pc, #124]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800742a:	4a1e      	ldr	r2, [pc, #120]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800742c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007430:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d106      	bne.n	8007446 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007438:	4b1a      	ldr	r3, [pc, #104]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800743a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800743c:	4a19      	ldr	r2, [pc, #100]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800743e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007442:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007444:	e00f      	b.n	8007466 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	2b01      	cmp	r3, #1
 800744a:	d106      	bne.n	800745a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800744c:	4b15      	ldr	r3, [pc, #84]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800744e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007450:	4a14      	ldr	r2, [pc, #80]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007452:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007456:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007458:	e005      	b.n	8007466 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800745a:	4b12      	ldr	r3, [pc, #72]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800745c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800745e:	4a11      	ldr	r2, [pc, #68]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007460:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007464:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007466:	4b0f      	ldr	r3, [pc, #60]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a0e      	ldr	r2, [pc, #56]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800746c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007470:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007472:	f7fb f801 	bl	8002478 <HAL_GetTick>
 8007476:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007478:	e008      	b.n	800748c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800747a:	f7fa fffd 	bl	8002478 <HAL_GetTick>
 800747e:	4602      	mov	r2, r0
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	1ad3      	subs	r3, r2, r3
 8007484:	2b02      	cmp	r3, #2
 8007486:	d901      	bls.n	800748c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007488:	2303      	movs	r3, #3
 800748a:	e006      	b.n	800749a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800748c:	4b05      	ldr	r3, [pc, #20]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007494:	2b00      	cmp	r3, #0
 8007496:	d0f0      	beq.n	800747a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007498:	7bfb      	ldrb	r3, [r7, #15]
}
 800749a:	4618      	mov	r0, r3
 800749c:	3710      	adds	r7, #16
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}
 80074a2:	bf00      	nop
 80074a4:	58024400 	.word	0x58024400
 80074a8:	ffff0007 	.word	0xffff0007

080074ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b082      	sub	sp, #8
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d101      	bne.n	80074be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e049      	b.n	8007552 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074c4:	b2db      	uxtb	r3, r3
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d106      	bne.n	80074d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f7fa fc9e 	bl	8001e14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2202      	movs	r2, #2
 80074dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681a      	ldr	r2, [r3, #0]
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	3304      	adds	r3, #4
 80074e8:	4619      	mov	r1, r3
 80074ea:	4610      	mov	r0, r2
 80074ec:	f000 fd40 	bl	8007f70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2201      	movs	r2, #1
 80074f4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2201      	movs	r2, #1
 80074fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2201      	movs	r2, #1
 8007504:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2201      	movs	r2, #1
 800750c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2201      	movs	r2, #1
 8007514:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2201      	movs	r2, #1
 8007534:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2201      	movs	r2, #1
 800753c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2201      	movs	r2, #1
 8007544:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2201      	movs	r2, #1
 800754c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007550:	2300      	movs	r3, #0
}
 8007552:	4618      	mov	r0, r3
 8007554:	3708      	adds	r7, #8
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}
	...

0800755c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800755c:	b480      	push	{r7}
 800755e:	b085      	sub	sp, #20
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800756a:	b2db      	uxtb	r3, r3
 800756c:	2b01      	cmp	r3, #1
 800756e:	d001      	beq.n	8007574 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007570:	2301      	movs	r3, #1
 8007572:	e05e      	b.n	8007632 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2202      	movs	r2, #2
 8007578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	68da      	ldr	r2, [r3, #12]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f042 0201 	orr.w	r2, r2, #1
 800758a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4a2b      	ldr	r2, [pc, #172]	; (8007640 <HAL_TIM_Base_Start_IT+0xe4>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d02c      	beq.n	80075f0 <HAL_TIM_Base_Start_IT+0x94>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800759e:	d027      	beq.n	80075f0 <HAL_TIM_Base_Start_IT+0x94>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a27      	ldr	r2, [pc, #156]	; (8007644 <HAL_TIM_Base_Start_IT+0xe8>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d022      	beq.n	80075f0 <HAL_TIM_Base_Start_IT+0x94>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a26      	ldr	r2, [pc, #152]	; (8007648 <HAL_TIM_Base_Start_IT+0xec>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d01d      	beq.n	80075f0 <HAL_TIM_Base_Start_IT+0x94>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a24      	ldr	r2, [pc, #144]	; (800764c <HAL_TIM_Base_Start_IT+0xf0>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d018      	beq.n	80075f0 <HAL_TIM_Base_Start_IT+0x94>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a23      	ldr	r2, [pc, #140]	; (8007650 <HAL_TIM_Base_Start_IT+0xf4>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d013      	beq.n	80075f0 <HAL_TIM_Base_Start_IT+0x94>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a21      	ldr	r2, [pc, #132]	; (8007654 <HAL_TIM_Base_Start_IT+0xf8>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d00e      	beq.n	80075f0 <HAL_TIM_Base_Start_IT+0x94>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a20      	ldr	r2, [pc, #128]	; (8007658 <HAL_TIM_Base_Start_IT+0xfc>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d009      	beq.n	80075f0 <HAL_TIM_Base_Start_IT+0x94>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a1e      	ldr	r2, [pc, #120]	; (800765c <HAL_TIM_Base_Start_IT+0x100>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d004      	beq.n	80075f0 <HAL_TIM_Base_Start_IT+0x94>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a1d      	ldr	r2, [pc, #116]	; (8007660 <HAL_TIM_Base_Start_IT+0x104>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d115      	bne.n	800761c <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	689a      	ldr	r2, [r3, #8]
 80075f6:	4b1b      	ldr	r3, [pc, #108]	; (8007664 <HAL_TIM_Base_Start_IT+0x108>)
 80075f8:	4013      	ands	r3, r2
 80075fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2b06      	cmp	r3, #6
 8007600:	d015      	beq.n	800762e <HAL_TIM_Base_Start_IT+0xd2>
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007608:	d011      	beq.n	800762e <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	681a      	ldr	r2, [r3, #0]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f042 0201 	orr.w	r2, r2, #1
 8007618:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800761a:	e008      	b.n	800762e <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	681a      	ldr	r2, [r3, #0]
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f042 0201 	orr.w	r2, r2, #1
 800762a:	601a      	str	r2, [r3, #0]
 800762c:	e000      	b.n	8007630 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800762e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007630:	2300      	movs	r3, #0
}
 8007632:	4618      	mov	r0, r3
 8007634:	3714      	adds	r7, #20
 8007636:	46bd      	mov	sp, r7
 8007638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763c:	4770      	bx	lr
 800763e:	bf00      	nop
 8007640:	40010000 	.word	0x40010000
 8007644:	40000400 	.word	0x40000400
 8007648:	40000800 	.word	0x40000800
 800764c:	40000c00 	.word	0x40000c00
 8007650:	40010400 	.word	0x40010400
 8007654:	40001800 	.word	0x40001800
 8007658:	40014000 	.word	0x40014000
 800765c:	4000e000 	.word	0x4000e000
 8007660:	4000e400 	.word	0x4000e400
 8007664:	00010007 	.word	0x00010007

08007668 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b082      	sub	sp, #8
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d101      	bne.n	800767a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007676:	2301      	movs	r3, #1
 8007678:	e049      	b.n	800770e <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007680:	b2db      	uxtb	r3, r3
 8007682:	2b00      	cmp	r3, #0
 8007684:	d106      	bne.n	8007694 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2200      	movs	r2, #0
 800768a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f000 f841 	bl	8007716 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2202      	movs	r2, #2
 8007698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	3304      	adds	r3, #4
 80076a4:	4619      	mov	r1, r3
 80076a6:	4610      	mov	r0, r2
 80076a8:	f000 fc62 	bl	8007f70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2201      	movs	r2, #1
 80076b0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2201      	movs	r2, #1
 80076b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2201      	movs	r2, #1
 80076e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2201      	movs	r2, #1
 8007700:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2201      	movs	r2, #1
 8007708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800770c:	2300      	movs	r3, #0
}
 800770e:	4618      	mov	r0, r3
 8007710:	3708      	adds	r7, #8
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}

08007716 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8007716:	b480      	push	{r7}
 8007718:	b083      	sub	sp, #12
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800771e:	bf00      	nop
 8007720:	370c      	adds	r7, #12
 8007722:	46bd      	mov	sp, r7
 8007724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007728:	4770      	bx	lr

0800772a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800772a:	b580      	push	{r7, lr}
 800772c:	b082      	sub	sp, #8
 800772e:	af00      	add	r7, sp, #0
 8007730:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d101      	bne.n	800773c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007738:	2301      	movs	r3, #1
 800773a:	e049      	b.n	80077d0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007742:	b2db      	uxtb	r3, r3
 8007744:	2b00      	cmp	r3, #0
 8007746:	d106      	bne.n	8007756 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2200      	movs	r2, #0
 800774c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f000 f841 	bl	80077d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2202      	movs	r2, #2
 800775a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681a      	ldr	r2, [r3, #0]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	3304      	adds	r3, #4
 8007766:	4619      	mov	r1, r3
 8007768:	4610      	mov	r0, r2
 800776a:	f000 fc01 	bl	8007f70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2201      	movs	r2, #1
 8007772:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2201      	movs	r2, #1
 800777a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2201      	movs	r2, #1
 8007782:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2201      	movs	r2, #1
 800778a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2201      	movs	r2, #1
 8007792:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2201      	movs	r2, #1
 800779a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2201      	movs	r2, #1
 80077a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2201      	movs	r2, #1
 80077aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2201      	movs	r2, #1
 80077b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2201      	movs	r2, #1
 80077ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2201      	movs	r2, #1
 80077c2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2201      	movs	r2, #1
 80077ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80077ce:	2300      	movs	r3, #0
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3708      	adds	r7, #8
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80077e0:	bf00      	nop
 80077e2:	370c      	adds	r7, #12
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr

080077ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b082      	sub	sp, #8
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	691b      	ldr	r3, [r3, #16]
 80077fa:	f003 0302 	and.w	r3, r3, #2
 80077fe:	2b02      	cmp	r3, #2
 8007800:	d122      	bne.n	8007848 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	68db      	ldr	r3, [r3, #12]
 8007808:	f003 0302 	and.w	r3, r3, #2
 800780c:	2b02      	cmp	r3, #2
 800780e:	d11b      	bne.n	8007848 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f06f 0202 	mvn.w	r2, #2
 8007818:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2201      	movs	r2, #1
 800781e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	699b      	ldr	r3, [r3, #24]
 8007826:	f003 0303 	and.w	r3, r3, #3
 800782a:	2b00      	cmp	r3, #0
 800782c:	d003      	beq.n	8007836 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f000 fb80 	bl	8007f34 <HAL_TIM_IC_CaptureCallback>
 8007834:	e005      	b.n	8007842 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f000 fb72 	bl	8007f20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 fb83 	bl	8007f48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2200      	movs	r2, #0
 8007846:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	691b      	ldr	r3, [r3, #16]
 800784e:	f003 0304 	and.w	r3, r3, #4
 8007852:	2b04      	cmp	r3, #4
 8007854:	d122      	bne.n	800789c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	f003 0304 	and.w	r3, r3, #4
 8007860:	2b04      	cmp	r3, #4
 8007862:	d11b      	bne.n	800789c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f06f 0204 	mvn.w	r2, #4
 800786c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2202      	movs	r2, #2
 8007872:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	699b      	ldr	r3, [r3, #24]
 800787a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800787e:	2b00      	cmp	r3, #0
 8007880:	d003      	beq.n	800788a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f000 fb56 	bl	8007f34 <HAL_TIM_IC_CaptureCallback>
 8007888:	e005      	b.n	8007896 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800788a:	6878      	ldr	r0, [r7, #4]
 800788c:	f000 fb48 	bl	8007f20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007890:	6878      	ldr	r0, [r7, #4]
 8007892:	f000 fb59 	bl	8007f48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2200      	movs	r2, #0
 800789a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	691b      	ldr	r3, [r3, #16]
 80078a2:	f003 0308 	and.w	r3, r3, #8
 80078a6:	2b08      	cmp	r3, #8
 80078a8:	d122      	bne.n	80078f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	68db      	ldr	r3, [r3, #12]
 80078b0:	f003 0308 	and.w	r3, r3, #8
 80078b4:	2b08      	cmp	r3, #8
 80078b6:	d11b      	bne.n	80078f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f06f 0208 	mvn.w	r2, #8
 80078c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2204      	movs	r2, #4
 80078c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	69db      	ldr	r3, [r3, #28]
 80078ce:	f003 0303 	and.w	r3, r3, #3
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d003      	beq.n	80078de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f000 fb2c 	bl	8007f34 <HAL_TIM_IC_CaptureCallback>
 80078dc:	e005      	b.n	80078ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 fb1e 	bl	8007f20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f000 fb2f 	bl	8007f48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2200      	movs	r2, #0
 80078ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	691b      	ldr	r3, [r3, #16]
 80078f6:	f003 0310 	and.w	r3, r3, #16
 80078fa:	2b10      	cmp	r3, #16
 80078fc:	d122      	bne.n	8007944 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	68db      	ldr	r3, [r3, #12]
 8007904:	f003 0310 	and.w	r3, r3, #16
 8007908:	2b10      	cmp	r3, #16
 800790a:	d11b      	bne.n	8007944 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f06f 0210 	mvn.w	r2, #16
 8007914:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2208      	movs	r2, #8
 800791a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	69db      	ldr	r3, [r3, #28]
 8007922:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007926:	2b00      	cmp	r3, #0
 8007928:	d003      	beq.n	8007932 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f000 fb02 	bl	8007f34 <HAL_TIM_IC_CaptureCallback>
 8007930:	e005      	b.n	800793e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f000 faf4 	bl	8007f20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f000 fb05 	bl	8007f48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2200      	movs	r2, #0
 8007942:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	691b      	ldr	r3, [r3, #16]
 800794a:	f003 0301 	and.w	r3, r3, #1
 800794e:	2b01      	cmp	r3, #1
 8007950:	d10e      	bne.n	8007970 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	68db      	ldr	r3, [r3, #12]
 8007958:	f003 0301 	and.w	r3, r3, #1
 800795c:	2b01      	cmp	r3, #1
 800795e:	d107      	bne.n	8007970 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f06f 0201 	mvn.w	r2, #1
 8007968:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f7fa f88e 	bl	8001a8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	691b      	ldr	r3, [r3, #16]
 8007976:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800797a:	2b80      	cmp	r3, #128	; 0x80
 800797c:	d10e      	bne.n	800799c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	68db      	ldr	r3, [r3, #12]
 8007984:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007988:	2b80      	cmp	r3, #128	; 0x80
 800798a:	d107      	bne.n	800799c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007994:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f001 f820 	bl	80089dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	691b      	ldr	r3, [r3, #16]
 80079a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079aa:	d10e      	bne.n	80079ca <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	68db      	ldr	r3, [r3, #12]
 80079b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079b6:	2b80      	cmp	r3, #128	; 0x80
 80079b8:	d107      	bne.n	80079ca <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80079c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f001 f813 	bl	80089f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	691b      	ldr	r3, [r3, #16]
 80079d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079d4:	2b40      	cmp	r3, #64	; 0x40
 80079d6:	d10e      	bne.n	80079f6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	68db      	ldr	r3, [r3, #12]
 80079de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079e2:	2b40      	cmp	r3, #64	; 0x40
 80079e4:	d107      	bne.n	80079f6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80079ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80079f0:	6878      	ldr	r0, [r7, #4]
 80079f2:	f000 fab3 	bl	8007f5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	691b      	ldr	r3, [r3, #16]
 80079fc:	f003 0320 	and.w	r3, r3, #32
 8007a00:	2b20      	cmp	r3, #32
 8007a02:	d10e      	bne.n	8007a22 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	f003 0320 	and.w	r3, r3, #32
 8007a0e:	2b20      	cmp	r3, #32
 8007a10:	d107      	bne.n	8007a22 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f06f 0220 	mvn.w	r2, #32
 8007a1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f000 ffd3 	bl	80089c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a22:	bf00      	nop
 8007a24:	3708      	adds	r7, #8
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}
	...

08007a2c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b084      	sub	sp, #16
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	60f8      	str	r0, [r7, #12]
 8007a34:	60b9      	str	r1, [r7, #8]
 8007a36:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a3e:	2b01      	cmp	r3, #1
 8007a40:	d101      	bne.n	8007a46 <HAL_TIM_OC_ConfigChannel+0x1a>
 8007a42:	2302      	movs	r3, #2
 8007a44:	e064      	b.n	8007b10 <HAL_TIM_OC_ConfigChannel+0xe4>
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	2201      	movs	r2, #1
 8007a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2b14      	cmp	r3, #20
 8007a52:	d857      	bhi.n	8007b04 <HAL_TIM_OC_ConfigChannel+0xd8>
 8007a54:	a201      	add	r2, pc, #4	; (adr r2, 8007a5c <HAL_TIM_OC_ConfigChannel+0x30>)
 8007a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a5a:	bf00      	nop
 8007a5c:	08007ab1 	.word	0x08007ab1
 8007a60:	08007b05 	.word	0x08007b05
 8007a64:	08007b05 	.word	0x08007b05
 8007a68:	08007b05 	.word	0x08007b05
 8007a6c:	08007abf 	.word	0x08007abf
 8007a70:	08007b05 	.word	0x08007b05
 8007a74:	08007b05 	.word	0x08007b05
 8007a78:	08007b05 	.word	0x08007b05
 8007a7c:	08007acd 	.word	0x08007acd
 8007a80:	08007b05 	.word	0x08007b05
 8007a84:	08007b05 	.word	0x08007b05
 8007a88:	08007b05 	.word	0x08007b05
 8007a8c:	08007adb 	.word	0x08007adb
 8007a90:	08007b05 	.word	0x08007b05
 8007a94:	08007b05 	.word	0x08007b05
 8007a98:	08007b05 	.word	0x08007b05
 8007a9c:	08007ae9 	.word	0x08007ae9
 8007aa0:	08007b05 	.word	0x08007b05
 8007aa4:	08007b05 	.word	0x08007b05
 8007aa8:	08007b05 	.word	0x08007b05
 8007aac:	08007af7 	.word	0x08007af7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	68b9      	ldr	r1, [r7, #8]
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f000 fb00 	bl	80080bc <TIM_OC1_SetConfig>
      break;
 8007abc:	e023      	b.n	8007b06 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	68b9      	ldr	r1, [r7, #8]
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f000 fb89 	bl	80081dc <TIM_OC2_SetConfig>
      break;
 8007aca:	e01c      	b.n	8007b06 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	68b9      	ldr	r1, [r7, #8]
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f000 fc0c 	bl	80082f0 <TIM_OC3_SetConfig>
      break;
 8007ad8:	e015      	b.n	8007b06 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	68b9      	ldr	r1, [r7, #8]
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	f000 fc8b 	bl	80083fc <TIM_OC4_SetConfig>
      break;
 8007ae6:	e00e      	b.n	8007b06 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	68b9      	ldr	r1, [r7, #8]
 8007aee:	4618      	mov	r0, r3
 8007af0:	f000 fcec 	bl	80084cc <TIM_OC5_SetConfig>
      break;
 8007af4:	e007      	b.n	8007b06 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	68b9      	ldr	r1, [r7, #8]
 8007afc:	4618      	mov	r0, r3
 8007afe:	f000 fd47 	bl	8008590 <TIM_OC6_SetConfig>
      break;
 8007b02:	e000      	b.n	8007b06 <HAL_TIM_OC_ConfigChannel+0xda>
    }

    default:
      break;
 8007b04:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b0e:	2300      	movs	r3, #0
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	3710      	adds	r7, #16
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b084      	sub	sp, #16
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	60f8      	str	r0, [r7, #12]
 8007b20:	60b9      	str	r1, [r7, #8]
 8007b22:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d101      	bne.n	8007b32 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007b2e:	2302      	movs	r3, #2
 8007b30:	e0fd      	b.n	8007d2e <HAL_TIM_PWM_ConfigChannel+0x216>
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2201      	movs	r2, #1
 8007b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2b14      	cmp	r3, #20
 8007b3e:	f200 80f0 	bhi.w	8007d22 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8007b42:	a201      	add	r2, pc, #4	; (adr r2, 8007b48 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007b44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b48:	08007b9d 	.word	0x08007b9d
 8007b4c:	08007d23 	.word	0x08007d23
 8007b50:	08007d23 	.word	0x08007d23
 8007b54:	08007d23 	.word	0x08007d23
 8007b58:	08007bdd 	.word	0x08007bdd
 8007b5c:	08007d23 	.word	0x08007d23
 8007b60:	08007d23 	.word	0x08007d23
 8007b64:	08007d23 	.word	0x08007d23
 8007b68:	08007c1f 	.word	0x08007c1f
 8007b6c:	08007d23 	.word	0x08007d23
 8007b70:	08007d23 	.word	0x08007d23
 8007b74:	08007d23 	.word	0x08007d23
 8007b78:	08007c5f 	.word	0x08007c5f
 8007b7c:	08007d23 	.word	0x08007d23
 8007b80:	08007d23 	.word	0x08007d23
 8007b84:	08007d23 	.word	0x08007d23
 8007b88:	08007ca1 	.word	0x08007ca1
 8007b8c:	08007d23 	.word	0x08007d23
 8007b90:	08007d23 	.word	0x08007d23
 8007b94:	08007d23 	.word	0x08007d23
 8007b98:	08007ce1 	.word	0x08007ce1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	68b9      	ldr	r1, [r7, #8]
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f000 fa8a 	bl	80080bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	699a      	ldr	r2, [r3, #24]
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f042 0208 	orr.w	r2, r2, #8
 8007bb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	699a      	ldr	r2, [r3, #24]
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f022 0204 	bic.w	r2, r2, #4
 8007bc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	6999      	ldr	r1, [r3, #24]
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	691a      	ldr	r2, [r3, #16]
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	430a      	orrs	r2, r1
 8007bd8:	619a      	str	r2, [r3, #24]
      break;
 8007bda:	e0a3      	b.n	8007d24 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	68b9      	ldr	r1, [r7, #8]
 8007be2:	4618      	mov	r0, r3
 8007be4:	f000 fafa 	bl	80081dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	699a      	ldr	r2, [r3, #24]
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007bf6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	699a      	ldr	r2, [r3, #24]
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	6999      	ldr	r1, [r3, #24]
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	691b      	ldr	r3, [r3, #16]
 8007c12:	021a      	lsls	r2, r3, #8
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	430a      	orrs	r2, r1
 8007c1a:	619a      	str	r2, [r3, #24]
      break;
 8007c1c:	e082      	b.n	8007d24 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	68b9      	ldr	r1, [r7, #8]
 8007c24:	4618      	mov	r0, r3
 8007c26:	f000 fb63 	bl	80082f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	69da      	ldr	r2, [r3, #28]
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f042 0208 	orr.w	r2, r2, #8
 8007c38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	69da      	ldr	r2, [r3, #28]
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f022 0204 	bic.w	r2, r2, #4
 8007c48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	69d9      	ldr	r1, [r3, #28]
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	691a      	ldr	r2, [r3, #16]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	430a      	orrs	r2, r1
 8007c5a:	61da      	str	r2, [r3, #28]
      break;
 8007c5c:	e062      	b.n	8007d24 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	68b9      	ldr	r1, [r7, #8]
 8007c64:	4618      	mov	r0, r3
 8007c66:	f000 fbc9 	bl	80083fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	69da      	ldr	r2, [r3, #28]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007c78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	69da      	ldr	r2, [r3, #28]
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	69d9      	ldr	r1, [r3, #28]
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	691b      	ldr	r3, [r3, #16]
 8007c94:	021a      	lsls	r2, r3, #8
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	430a      	orrs	r2, r1
 8007c9c:	61da      	str	r2, [r3, #28]
      break;
 8007c9e:	e041      	b.n	8007d24 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	68b9      	ldr	r1, [r7, #8]
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	f000 fc10 	bl	80084cc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f042 0208 	orr.w	r2, r2, #8
 8007cba:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f022 0204 	bic.w	r2, r2, #4
 8007cca:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	691a      	ldr	r2, [r3, #16]
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	430a      	orrs	r2, r1
 8007cdc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007cde:	e021      	b.n	8007d24 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	68b9      	ldr	r1, [r7, #8]
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	f000 fc52 	bl	8008590 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007cfa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d0a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	691b      	ldr	r3, [r3, #16]
 8007d16:	021a      	lsls	r2, r3, #8
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	430a      	orrs	r2, r1
 8007d1e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007d20:	e000      	b.n	8007d24 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8007d22:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2200      	movs	r2, #0
 8007d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d2c:	2300      	movs	r3, #0
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3710      	adds	r7, #16
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}
 8007d36:	bf00      	nop

08007d38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b084      	sub	sp, #16
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d101      	bne.n	8007d50 <HAL_TIM_ConfigClockSource+0x18>
 8007d4c:	2302      	movs	r3, #2
 8007d4e:	e0db      	b.n	8007f08 <HAL_TIM_ConfigClockSource+0x1d0>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2202      	movs	r2, #2
 8007d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	689b      	ldr	r3, [r3, #8]
 8007d66:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007d68:	68fa      	ldr	r2, [r7, #12]
 8007d6a:	4b69      	ldr	r3, [pc, #420]	; (8007f10 <HAL_TIM_ConfigClockSource+0x1d8>)
 8007d6c:	4013      	ands	r3, r2
 8007d6e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007d76:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	68fa      	ldr	r2, [r7, #12]
 8007d7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a63      	ldr	r2, [pc, #396]	; (8007f14 <HAL_TIM_ConfigClockSource+0x1dc>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	f000 80a9 	beq.w	8007ede <HAL_TIM_ConfigClockSource+0x1a6>
 8007d8c:	4a61      	ldr	r2, [pc, #388]	; (8007f14 <HAL_TIM_ConfigClockSource+0x1dc>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	f200 80ae 	bhi.w	8007ef0 <HAL_TIM_ConfigClockSource+0x1b8>
 8007d94:	4a60      	ldr	r2, [pc, #384]	; (8007f18 <HAL_TIM_ConfigClockSource+0x1e0>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	f000 80a1 	beq.w	8007ede <HAL_TIM_ConfigClockSource+0x1a6>
 8007d9c:	4a5e      	ldr	r2, [pc, #376]	; (8007f18 <HAL_TIM_ConfigClockSource+0x1e0>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	f200 80a6 	bhi.w	8007ef0 <HAL_TIM_ConfigClockSource+0x1b8>
 8007da4:	4a5d      	ldr	r2, [pc, #372]	; (8007f1c <HAL_TIM_ConfigClockSource+0x1e4>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	f000 8099 	beq.w	8007ede <HAL_TIM_ConfigClockSource+0x1a6>
 8007dac:	4a5b      	ldr	r2, [pc, #364]	; (8007f1c <HAL_TIM_ConfigClockSource+0x1e4>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	f200 809e 	bhi.w	8007ef0 <HAL_TIM_ConfigClockSource+0x1b8>
 8007db4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007db8:	f000 8091 	beq.w	8007ede <HAL_TIM_ConfigClockSource+0x1a6>
 8007dbc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007dc0:	f200 8096 	bhi.w	8007ef0 <HAL_TIM_ConfigClockSource+0x1b8>
 8007dc4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007dc8:	f000 8089 	beq.w	8007ede <HAL_TIM_ConfigClockSource+0x1a6>
 8007dcc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007dd0:	f200 808e 	bhi.w	8007ef0 <HAL_TIM_ConfigClockSource+0x1b8>
 8007dd4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007dd8:	d03e      	beq.n	8007e58 <HAL_TIM_ConfigClockSource+0x120>
 8007dda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007dde:	f200 8087 	bhi.w	8007ef0 <HAL_TIM_ConfigClockSource+0x1b8>
 8007de2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007de6:	f000 8085 	beq.w	8007ef4 <HAL_TIM_ConfigClockSource+0x1bc>
 8007dea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dee:	d87f      	bhi.n	8007ef0 <HAL_TIM_ConfigClockSource+0x1b8>
 8007df0:	2b70      	cmp	r3, #112	; 0x70
 8007df2:	d01a      	beq.n	8007e2a <HAL_TIM_ConfigClockSource+0xf2>
 8007df4:	2b70      	cmp	r3, #112	; 0x70
 8007df6:	d87b      	bhi.n	8007ef0 <HAL_TIM_ConfigClockSource+0x1b8>
 8007df8:	2b60      	cmp	r3, #96	; 0x60
 8007dfa:	d050      	beq.n	8007e9e <HAL_TIM_ConfigClockSource+0x166>
 8007dfc:	2b60      	cmp	r3, #96	; 0x60
 8007dfe:	d877      	bhi.n	8007ef0 <HAL_TIM_ConfigClockSource+0x1b8>
 8007e00:	2b50      	cmp	r3, #80	; 0x50
 8007e02:	d03c      	beq.n	8007e7e <HAL_TIM_ConfigClockSource+0x146>
 8007e04:	2b50      	cmp	r3, #80	; 0x50
 8007e06:	d873      	bhi.n	8007ef0 <HAL_TIM_ConfigClockSource+0x1b8>
 8007e08:	2b40      	cmp	r3, #64	; 0x40
 8007e0a:	d058      	beq.n	8007ebe <HAL_TIM_ConfigClockSource+0x186>
 8007e0c:	2b40      	cmp	r3, #64	; 0x40
 8007e0e:	d86f      	bhi.n	8007ef0 <HAL_TIM_ConfigClockSource+0x1b8>
 8007e10:	2b30      	cmp	r3, #48	; 0x30
 8007e12:	d064      	beq.n	8007ede <HAL_TIM_ConfigClockSource+0x1a6>
 8007e14:	2b30      	cmp	r3, #48	; 0x30
 8007e16:	d86b      	bhi.n	8007ef0 <HAL_TIM_ConfigClockSource+0x1b8>
 8007e18:	2b20      	cmp	r3, #32
 8007e1a:	d060      	beq.n	8007ede <HAL_TIM_ConfigClockSource+0x1a6>
 8007e1c:	2b20      	cmp	r3, #32
 8007e1e:	d867      	bhi.n	8007ef0 <HAL_TIM_ConfigClockSource+0x1b8>
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d05c      	beq.n	8007ede <HAL_TIM_ConfigClockSource+0x1a6>
 8007e24:	2b10      	cmp	r3, #16
 8007e26:	d05a      	beq.n	8007ede <HAL_TIM_ConfigClockSource+0x1a6>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007e28:	e062      	b.n	8007ef0 <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6818      	ldr	r0, [r3, #0]
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	6899      	ldr	r1, [r3, #8]
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	685a      	ldr	r2, [r3, #4]
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	68db      	ldr	r3, [r3, #12]
 8007e3a:	f000 fc8b 	bl	8008754 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007e4c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	68fa      	ldr	r2, [r7, #12]
 8007e54:	609a      	str	r2, [r3, #8]
      break;
 8007e56:	e04e      	b.n	8007ef6 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6818      	ldr	r0, [r3, #0]
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	6899      	ldr	r1, [r3, #8]
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	685a      	ldr	r2, [r3, #4]
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	68db      	ldr	r3, [r3, #12]
 8007e68:	f000 fc74 	bl	8008754 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	689a      	ldr	r2, [r3, #8]
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007e7a:	609a      	str	r2, [r3, #8]
      break;
 8007e7c:	e03b      	b.n	8007ef6 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6818      	ldr	r0, [r3, #0]
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	6859      	ldr	r1, [r3, #4]
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	68db      	ldr	r3, [r3, #12]
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	f000 fbe4 	bl	8008658 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	2150      	movs	r1, #80	; 0x50
 8007e96:	4618      	mov	r0, r3
 8007e98:	f000 fc3e 	bl	8008718 <TIM_ITRx_SetConfig>
      break;
 8007e9c:	e02b      	b.n	8007ef6 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6818      	ldr	r0, [r3, #0]
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	6859      	ldr	r1, [r3, #4]
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	68db      	ldr	r3, [r3, #12]
 8007eaa:	461a      	mov	r2, r3
 8007eac:	f000 fc03 	bl	80086b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	2160      	movs	r1, #96	; 0x60
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f000 fc2e 	bl	8008718 <TIM_ITRx_SetConfig>
      break;
 8007ebc:	e01b      	b.n	8007ef6 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6818      	ldr	r0, [r3, #0]
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	6859      	ldr	r1, [r3, #4]
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	68db      	ldr	r3, [r3, #12]
 8007eca:	461a      	mov	r2, r3
 8007ecc:	f000 fbc4 	bl	8008658 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	2140      	movs	r1, #64	; 0x40
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f000 fc1e 	bl	8008718 <TIM_ITRx_SetConfig>
      break;
 8007edc:	e00b      	b.n	8007ef6 <HAL_TIM_ConfigClockSource+0x1be>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681a      	ldr	r2, [r3, #0]
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4619      	mov	r1, r3
 8007ee8:	4610      	mov	r0, r2
 8007eea:	f000 fc15 	bl	8008718 <TIM_ITRx_SetConfig>
        break;
 8007eee:	e002      	b.n	8007ef6 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 8007ef0:	bf00      	nop
 8007ef2:	e000      	b.n	8007ef6 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 8007ef4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2201      	movs	r2, #1
 8007efa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2200      	movs	r2, #0
 8007f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f06:	2300      	movs	r3, #0
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3710      	adds	r7, #16
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}
 8007f10:	ffceff88 	.word	0xffceff88
 8007f14:	00100040 	.word	0x00100040
 8007f18:	00100030 	.word	0x00100030
 8007f1c:	00100020 	.word	0x00100020

08007f20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f20:	b480      	push	{r7}
 8007f22:	b083      	sub	sp, #12
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007f28:	bf00      	nop
 8007f2a:	370c      	adds	r7, #12
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr

08007f34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007f34:	b480      	push	{r7}
 8007f36:	b083      	sub	sp, #12
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007f3c:	bf00      	nop
 8007f3e:	370c      	adds	r7, #12
 8007f40:	46bd      	mov	sp, r7
 8007f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f46:	4770      	bx	lr

08007f48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b083      	sub	sp, #12
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007f50:	bf00      	nop
 8007f52:	370c      	adds	r7, #12
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr

08007f5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b083      	sub	sp, #12
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007f64:	bf00      	nop
 8007f66:	370c      	adds	r7, #12
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6e:	4770      	bx	lr

08007f70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007f70:	b480      	push	{r7}
 8007f72:	b085      	sub	sp, #20
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
 8007f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	4a44      	ldr	r2, [pc, #272]	; (8008094 <TIM_Base_SetConfig+0x124>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d013      	beq.n	8007fb0 <TIM_Base_SetConfig+0x40>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f8e:	d00f      	beq.n	8007fb0 <TIM_Base_SetConfig+0x40>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	4a41      	ldr	r2, [pc, #260]	; (8008098 <TIM_Base_SetConfig+0x128>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d00b      	beq.n	8007fb0 <TIM_Base_SetConfig+0x40>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	4a40      	ldr	r2, [pc, #256]	; (800809c <TIM_Base_SetConfig+0x12c>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d007      	beq.n	8007fb0 <TIM_Base_SetConfig+0x40>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	4a3f      	ldr	r2, [pc, #252]	; (80080a0 <TIM_Base_SetConfig+0x130>)
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d003      	beq.n	8007fb0 <TIM_Base_SetConfig+0x40>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	4a3e      	ldr	r2, [pc, #248]	; (80080a4 <TIM_Base_SetConfig+0x134>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d108      	bne.n	8007fc2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	68fa      	ldr	r2, [r7, #12]
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	4a33      	ldr	r2, [pc, #204]	; (8008094 <TIM_Base_SetConfig+0x124>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d027      	beq.n	800801a <TIM_Base_SetConfig+0xaa>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fd0:	d023      	beq.n	800801a <TIM_Base_SetConfig+0xaa>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	4a30      	ldr	r2, [pc, #192]	; (8008098 <TIM_Base_SetConfig+0x128>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d01f      	beq.n	800801a <TIM_Base_SetConfig+0xaa>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	4a2f      	ldr	r2, [pc, #188]	; (800809c <TIM_Base_SetConfig+0x12c>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d01b      	beq.n	800801a <TIM_Base_SetConfig+0xaa>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	4a2e      	ldr	r2, [pc, #184]	; (80080a0 <TIM_Base_SetConfig+0x130>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d017      	beq.n	800801a <TIM_Base_SetConfig+0xaa>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	4a2d      	ldr	r2, [pc, #180]	; (80080a4 <TIM_Base_SetConfig+0x134>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d013      	beq.n	800801a <TIM_Base_SetConfig+0xaa>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	4a2c      	ldr	r2, [pc, #176]	; (80080a8 <TIM_Base_SetConfig+0x138>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d00f      	beq.n	800801a <TIM_Base_SetConfig+0xaa>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	4a2b      	ldr	r2, [pc, #172]	; (80080ac <TIM_Base_SetConfig+0x13c>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d00b      	beq.n	800801a <TIM_Base_SetConfig+0xaa>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	4a2a      	ldr	r2, [pc, #168]	; (80080b0 <TIM_Base_SetConfig+0x140>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d007      	beq.n	800801a <TIM_Base_SetConfig+0xaa>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	4a29      	ldr	r2, [pc, #164]	; (80080b4 <TIM_Base_SetConfig+0x144>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d003      	beq.n	800801a <TIM_Base_SetConfig+0xaa>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	4a28      	ldr	r2, [pc, #160]	; (80080b8 <TIM_Base_SetConfig+0x148>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d108      	bne.n	800802c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008020:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	68db      	ldr	r3, [r3, #12]
 8008026:	68fa      	ldr	r2, [r7, #12]
 8008028:	4313      	orrs	r3, r2
 800802a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	695b      	ldr	r3, [r3, #20]
 8008036:	4313      	orrs	r3, r2
 8008038:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	68fa      	ldr	r2, [r7, #12]
 800803e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	689a      	ldr	r2, [r3, #8]
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	681a      	ldr	r2, [r3, #0]
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	4a10      	ldr	r2, [pc, #64]	; (8008094 <TIM_Base_SetConfig+0x124>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d00f      	beq.n	8008078 <TIM_Base_SetConfig+0x108>
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	4a12      	ldr	r2, [pc, #72]	; (80080a4 <TIM_Base_SetConfig+0x134>)
 800805c:	4293      	cmp	r3, r2
 800805e:	d00b      	beq.n	8008078 <TIM_Base_SetConfig+0x108>
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	4a11      	ldr	r2, [pc, #68]	; (80080a8 <TIM_Base_SetConfig+0x138>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d007      	beq.n	8008078 <TIM_Base_SetConfig+0x108>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	4a10      	ldr	r2, [pc, #64]	; (80080ac <TIM_Base_SetConfig+0x13c>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d003      	beq.n	8008078 <TIM_Base_SetConfig+0x108>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	4a0f      	ldr	r2, [pc, #60]	; (80080b0 <TIM_Base_SetConfig+0x140>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d103      	bne.n	8008080 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	691a      	ldr	r2, [r3, #16]
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2201      	movs	r2, #1
 8008084:	615a      	str	r2, [r3, #20]
}
 8008086:	bf00      	nop
 8008088:	3714      	adds	r7, #20
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr
 8008092:	bf00      	nop
 8008094:	40010000 	.word	0x40010000
 8008098:	40000400 	.word	0x40000400
 800809c:	40000800 	.word	0x40000800
 80080a0:	40000c00 	.word	0x40000c00
 80080a4:	40010400 	.word	0x40010400
 80080a8:	40014000 	.word	0x40014000
 80080ac:	40014400 	.word	0x40014400
 80080b0:	40014800 	.word	0x40014800
 80080b4:	4000e000 	.word	0x4000e000
 80080b8:	4000e400 	.word	0x4000e400

080080bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80080bc:	b480      	push	{r7}
 80080be:	b087      	sub	sp, #28
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
 80080c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6a1b      	ldr	r3, [r3, #32]
 80080ca:	f023 0201 	bic.w	r2, r3, #1
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6a1b      	ldr	r3, [r3, #32]
 80080d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	699b      	ldr	r3, [r3, #24]
 80080e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80080e4:	68fa      	ldr	r2, [r7, #12]
 80080e6:	4b37      	ldr	r3, [pc, #220]	; (80081c4 <TIM_OC1_SetConfig+0x108>)
 80080e8:	4013      	ands	r3, r2
 80080ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f023 0303 	bic.w	r3, r3, #3
 80080f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	68fa      	ldr	r2, [r7, #12]
 80080fa:	4313      	orrs	r3, r2
 80080fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	f023 0302 	bic.w	r3, r3, #2
 8008104:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	689b      	ldr	r3, [r3, #8]
 800810a:	697a      	ldr	r2, [r7, #20]
 800810c:	4313      	orrs	r3, r2
 800810e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	4a2d      	ldr	r2, [pc, #180]	; (80081c8 <TIM_OC1_SetConfig+0x10c>)
 8008114:	4293      	cmp	r3, r2
 8008116:	d00f      	beq.n	8008138 <TIM_OC1_SetConfig+0x7c>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	4a2c      	ldr	r2, [pc, #176]	; (80081cc <TIM_OC1_SetConfig+0x110>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d00b      	beq.n	8008138 <TIM_OC1_SetConfig+0x7c>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	4a2b      	ldr	r2, [pc, #172]	; (80081d0 <TIM_OC1_SetConfig+0x114>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d007      	beq.n	8008138 <TIM_OC1_SetConfig+0x7c>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	4a2a      	ldr	r2, [pc, #168]	; (80081d4 <TIM_OC1_SetConfig+0x118>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d003      	beq.n	8008138 <TIM_OC1_SetConfig+0x7c>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	4a29      	ldr	r2, [pc, #164]	; (80081d8 <TIM_OC1_SetConfig+0x11c>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d10c      	bne.n	8008152 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	f023 0308 	bic.w	r3, r3, #8
 800813e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	68db      	ldr	r3, [r3, #12]
 8008144:	697a      	ldr	r2, [r7, #20]
 8008146:	4313      	orrs	r3, r2
 8008148:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800814a:	697b      	ldr	r3, [r7, #20]
 800814c:	f023 0304 	bic.w	r3, r3, #4
 8008150:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	4a1c      	ldr	r2, [pc, #112]	; (80081c8 <TIM_OC1_SetConfig+0x10c>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d00f      	beq.n	800817a <TIM_OC1_SetConfig+0xbe>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	4a1b      	ldr	r2, [pc, #108]	; (80081cc <TIM_OC1_SetConfig+0x110>)
 800815e:	4293      	cmp	r3, r2
 8008160:	d00b      	beq.n	800817a <TIM_OC1_SetConfig+0xbe>
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	4a1a      	ldr	r2, [pc, #104]	; (80081d0 <TIM_OC1_SetConfig+0x114>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d007      	beq.n	800817a <TIM_OC1_SetConfig+0xbe>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	4a19      	ldr	r2, [pc, #100]	; (80081d4 <TIM_OC1_SetConfig+0x118>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d003      	beq.n	800817a <TIM_OC1_SetConfig+0xbe>
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	4a18      	ldr	r2, [pc, #96]	; (80081d8 <TIM_OC1_SetConfig+0x11c>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d111      	bne.n	800819e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800817a:	693b      	ldr	r3, [r7, #16]
 800817c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008180:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008182:	693b      	ldr	r3, [r7, #16]
 8008184:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008188:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	695b      	ldr	r3, [r3, #20]
 800818e:	693a      	ldr	r2, [r7, #16]
 8008190:	4313      	orrs	r3, r2
 8008192:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	699b      	ldr	r3, [r3, #24]
 8008198:	693a      	ldr	r2, [r7, #16]
 800819a:	4313      	orrs	r3, r2
 800819c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	693a      	ldr	r2, [r7, #16]
 80081a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	68fa      	ldr	r2, [r7, #12]
 80081a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	685a      	ldr	r2, [r3, #4]
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	697a      	ldr	r2, [r7, #20]
 80081b6:	621a      	str	r2, [r3, #32]
}
 80081b8:	bf00      	nop
 80081ba:	371c      	adds	r7, #28
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr
 80081c4:	fffeff8f 	.word	0xfffeff8f
 80081c8:	40010000 	.word	0x40010000
 80081cc:	40010400 	.word	0x40010400
 80081d0:	40014000 	.word	0x40014000
 80081d4:	40014400 	.word	0x40014400
 80081d8:	40014800 	.word	0x40014800

080081dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80081dc:	b480      	push	{r7}
 80081de:	b087      	sub	sp, #28
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6a1b      	ldr	r3, [r3, #32]
 80081ea:	f023 0210 	bic.w	r2, r3, #16
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6a1b      	ldr	r3, [r3, #32]
 80081f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	699b      	ldr	r3, [r3, #24]
 8008202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008204:	68fa      	ldr	r2, [r7, #12]
 8008206:	4b34      	ldr	r3, [pc, #208]	; (80082d8 <TIM_OC2_SetConfig+0xfc>)
 8008208:	4013      	ands	r3, r2
 800820a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008212:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	021b      	lsls	r3, r3, #8
 800821a:	68fa      	ldr	r2, [r7, #12]
 800821c:	4313      	orrs	r3, r2
 800821e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	f023 0320 	bic.w	r3, r3, #32
 8008226:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	011b      	lsls	r3, r3, #4
 800822e:	697a      	ldr	r2, [r7, #20]
 8008230:	4313      	orrs	r3, r2
 8008232:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	4a29      	ldr	r2, [pc, #164]	; (80082dc <TIM_OC2_SetConfig+0x100>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d003      	beq.n	8008244 <TIM_OC2_SetConfig+0x68>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	4a28      	ldr	r2, [pc, #160]	; (80082e0 <TIM_OC2_SetConfig+0x104>)
 8008240:	4293      	cmp	r3, r2
 8008242:	d10d      	bne.n	8008260 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800824a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	68db      	ldr	r3, [r3, #12]
 8008250:	011b      	lsls	r3, r3, #4
 8008252:	697a      	ldr	r2, [r7, #20]
 8008254:	4313      	orrs	r3, r2
 8008256:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008258:	697b      	ldr	r3, [r7, #20]
 800825a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800825e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	4a1e      	ldr	r2, [pc, #120]	; (80082dc <TIM_OC2_SetConfig+0x100>)
 8008264:	4293      	cmp	r3, r2
 8008266:	d00f      	beq.n	8008288 <TIM_OC2_SetConfig+0xac>
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	4a1d      	ldr	r2, [pc, #116]	; (80082e0 <TIM_OC2_SetConfig+0x104>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d00b      	beq.n	8008288 <TIM_OC2_SetConfig+0xac>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	4a1c      	ldr	r2, [pc, #112]	; (80082e4 <TIM_OC2_SetConfig+0x108>)
 8008274:	4293      	cmp	r3, r2
 8008276:	d007      	beq.n	8008288 <TIM_OC2_SetConfig+0xac>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	4a1b      	ldr	r2, [pc, #108]	; (80082e8 <TIM_OC2_SetConfig+0x10c>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d003      	beq.n	8008288 <TIM_OC2_SetConfig+0xac>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	4a1a      	ldr	r2, [pc, #104]	; (80082ec <TIM_OC2_SetConfig+0x110>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d113      	bne.n	80082b0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800828e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008296:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	695b      	ldr	r3, [r3, #20]
 800829c:	009b      	lsls	r3, r3, #2
 800829e:	693a      	ldr	r2, [r7, #16]
 80082a0:	4313      	orrs	r3, r2
 80082a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	699b      	ldr	r3, [r3, #24]
 80082a8:	009b      	lsls	r3, r3, #2
 80082aa:	693a      	ldr	r2, [r7, #16]
 80082ac:	4313      	orrs	r3, r2
 80082ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	693a      	ldr	r2, [r7, #16]
 80082b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	68fa      	ldr	r2, [r7, #12]
 80082ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	685a      	ldr	r2, [r3, #4]
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	697a      	ldr	r2, [r7, #20]
 80082c8:	621a      	str	r2, [r3, #32]
}
 80082ca:	bf00      	nop
 80082cc:	371c      	adds	r7, #28
 80082ce:	46bd      	mov	sp, r7
 80082d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d4:	4770      	bx	lr
 80082d6:	bf00      	nop
 80082d8:	feff8fff 	.word	0xfeff8fff
 80082dc:	40010000 	.word	0x40010000
 80082e0:	40010400 	.word	0x40010400
 80082e4:	40014000 	.word	0x40014000
 80082e8:	40014400 	.word	0x40014400
 80082ec:	40014800 	.word	0x40014800

080082f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b087      	sub	sp, #28
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6a1b      	ldr	r3, [r3, #32]
 80082fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6a1b      	ldr	r3, [r3, #32]
 800830a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	69db      	ldr	r3, [r3, #28]
 8008316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800831e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	f023 0303 	bic.w	r3, r3, #3
 8008326:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	68fa      	ldr	r2, [r7, #12]
 800832e:	4313      	orrs	r3, r2
 8008330:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008338:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	689b      	ldr	r3, [r3, #8]
 800833e:	021b      	lsls	r3, r3, #8
 8008340:	697a      	ldr	r2, [r7, #20]
 8008342:	4313      	orrs	r3, r2
 8008344:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	4a27      	ldr	r2, [pc, #156]	; (80083e8 <TIM_OC3_SetConfig+0xf8>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d003      	beq.n	8008356 <TIM_OC3_SetConfig+0x66>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	4a26      	ldr	r2, [pc, #152]	; (80083ec <TIM_OC3_SetConfig+0xfc>)
 8008352:	4293      	cmp	r3, r2
 8008354:	d10d      	bne.n	8008372 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800835c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	68db      	ldr	r3, [r3, #12]
 8008362:	021b      	lsls	r3, r3, #8
 8008364:	697a      	ldr	r2, [r7, #20]
 8008366:	4313      	orrs	r3, r2
 8008368:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008370:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	4a1c      	ldr	r2, [pc, #112]	; (80083e8 <TIM_OC3_SetConfig+0xf8>)
 8008376:	4293      	cmp	r3, r2
 8008378:	d00f      	beq.n	800839a <TIM_OC3_SetConfig+0xaa>
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	4a1b      	ldr	r2, [pc, #108]	; (80083ec <TIM_OC3_SetConfig+0xfc>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d00b      	beq.n	800839a <TIM_OC3_SetConfig+0xaa>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	4a1a      	ldr	r2, [pc, #104]	; (80083f0 <TIM_OC3_SetConfig+0x100>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d007      	beq.n	800839a <TIM_OC3_SetConfig+0xaa>
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	4a19      	ldr	r2, [pc, #100]	; (80083f4 <TIM_OC3_SetConfig+0x104>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d003      	beq.n	800839a <TIM_OC3_SetConfig+0xaa>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	4a18      	ldr	r2, [pc, #96]	; (80083f8 <TIM_OC3_SetConfig+0x108>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d113      	bne.n	80083c2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800839a:	693b      	ldr	r3, [r7, #16]
 800839c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80083a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80083a2:	693b      	ldr	r3, [r7, #16]
 80083a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80083a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	695b      	ldr	r3, [r3, #20]
 80083ae:	011b      	lsls	r3, r3, #4
 80083b0:	693a      	ldr	r2, [r7, #16]
 80083b2:	4313      	orrs	r3, r2
 80083b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	699b      	ldr	r3, [r3, #24]
 80083ba:	011b      	lsls	r3, r3, #4
 80083bc:	693a      	ldr	r2, [r7, #16]
 80083be:	4313      	orrs	r3, r2
 80083c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	693a      	ldr	r2, [r7, #16]
 80083c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	685a      	ldr	r2, [r3, #4]
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	697a      	ldr	r2, [r7, #20]
 80083da:	621a      	str	r2, [r3, #32]
}
 80083dc:	bf00      	nop
 80083de:	371c      	adds	r7, #28
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr
 80083e8:	40010000 	.word	0x40010000
 80083ec:	40010400 	.word	0x40010400
 80083f0:	40014000 	.word	0x40014000
 80083f4:	40014400 	.word	0x40014400
 80083f8:	40014800 	.word	0x40014800

080083fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b087      	sub	sp, #28
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
 8008404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6a1b      	ldr	r3, [r3, #32]
 800840a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6a1b      	ldr	r3, [r3, #32]
 8008416:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	69db      	ldr	r3, [r3, #28]
 8008422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800842a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008432:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	021b      	lsls	r3, r3, #8
 800843a:	68fa      	ldr	r2, [r7, #12]
 800843c:	4313      	orrs	r3, r2
 800843e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008440:	693b      	ldr	r3, [r7, #16]
 8008442:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008446:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	031b      	lsls	r3, r3, #12
 800844e:	693a      	ldr	r2, [r7, #16]
 8008450:	4313      	orrs	r3, r2
 8008452:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	4a18      	ldr	r2, [pc, #96]	; (80084b8 <TIM_OC4_SetConfig+0xbc>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d00f      	beq.n	800847c <TIM_OC4_SetConfig+0x80>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	4a17      	ldr	r2, [pc, #92]	; (80084bc <TIM_OC4_SetConfig+0xc0>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d00b      	beq.n	800847c <TIM_OC4_SetConfig+0x80>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	4a16      	ldr	r2, [pc, #88]	; (80084c0 <TIM_OC4_SetConfig+0xc4>)
 8008468:	4293      	cmp	r3, r2
 800846a:	d007      	beq.n	800847c <TIM_OC4_SetConfig+0x80>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	4a15      	ldr	r2, [pc, #84]	; (80084c4 <TIM_OC4_SetConfig+0xc8>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d003      	beq.n	800847c <TIM_OC4_SetConfig+0x80>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	4a14      	ldr	r2, [pc, #80]	; (80084c8 <TIM_OC4_SetConfig+0xcc>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d109      	bne.n	8008490 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008482:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	695b      	ldr	r3, [r3, #20]
 8008488:	019b      	lsls	r3, r3, #6
 800848a:	697a      	ldr	r2, [r7, #20]
 800848c:	4313      	orrs	r3, r2
 800848e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	697a      	ldr	r2, [r7, #20]
 8008494:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	68fa      	ldr	r2, [r7, #12]
 800849a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	685a      	ldr	r2, [r3, #4]
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	693a      	ldr	r2, [r7, #16]
 80084a8:	621a      	str	r2, [r3, #32]
}
 80084aa:	bf00      	nop
 80084ac:	371c      	adds	r7, #28
 80084ae:	46bd      	mov	sp, r7
 80084b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b4:	4770      	bx	lr
 80084b6:	bf00      	nop
 80084b8:	40010000 	.word	0x40010000
 80084bc:	40010400 	.word	0x40010400
 80084c0:	40014000 	.word	0x40014000
 80084c4:	40014400 	.word	0x40014400
 80084c8:	40014800 	.word	0x40014800

080084cc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80084cc:	b480      	push	{r7}
 80084ce:	b087      	sub	sp, #28
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
 80084d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6a1b      	ldr	r3, [r3, #32]
 80084da:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6a1b      	ldr	r3, [r3, #32]
 80084e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	68fa      	ldr	r2, [r7, #12]
 8008502:	4313      	orrs	r3, r2
 8008504:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800850c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	689b      	ldr	r3, [r3, #8]
 8008512:	041b      	lsls	r3, r3, #16
 8008514:	693a      	ldr	r2, [r7, #16]
 8008516:	4313      	orrs	r3, r2
 8008518:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	4a17      	ldr	r2, [pc, #92]	; (800857c <TIM_OC5_SetConfig+0xb0>)
 800851e:	4293      	cmp	r3, r2
 8008520:	d00f      	beq.n	8008542 <TIM_OC5_SetConfig+0x76>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	4a16      	ldr	r2, [pc, #88]	; (8008580 <TIM_OC5_SetConfig+0xb4>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d00b      	beq.n	8008542 <TIM_OC5_SetConfig+0x76>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	4a15      	ldr	r2, [pc, #84]	; (8008584 <TIM_OC5_SetConfig+0xb8>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d007      	beq.n	8008542 <TIM_OC5_SetConfig+0x76>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	4a14      	ldr	r2, [pc, #80]	; (8008588 <TIM_OC5_SetConfig+0xbc>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d003      	beq.n	8008542 <TIM_OC5_SetConfig+0x76>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	4a13      	ldr	r2, [pc, #76]	; (800858c <TIM_OC5_SetConfig+0xc0>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d109      	bne.n	8008556 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008542:	697b      	ldr	r3, [r7, #20]
 8008544:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008548:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	695b      	ldr	r3, [r3, #20]
 800854e:	021b      	lsls	r3, r3, #8
 8008550:	697a      	ldr	r2, [r7, #20]
 8008552:	4313      	orrs	r3, r2
 8008554:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	697a      	ldr	r2, [r7, #20]
 800855a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	68fa      	ldr	r2, [r7, #12]
 8008560:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	685a      	ldr	r2, [r3, #4]
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	693a      	ldr	r2, [r7, #16]
 800856e:	621a      	str	r2, [r3, #32]
}
 8008570:	bf00      	nop
 8008572:	371c      	adds	r7, #28
 8008574:	46bd      	mov	sp, r7
 8008576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857a:	4770      	bx	lr
 800857c:	40010000 	.word	0x40010000
 8008580:	40010400 	.word	0x40010400
 8008584:	40014000 	.word	0x40014000
 8008588:	40014400 	.word	0x40014400
 800858c:	40014800 	.word	0x40014800

08008590 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008590:	b480      	push	{r7}
 8008592:	b087      	sub	sp, #28
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
 8008598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6a1b      	ldr	r3, [r3, #32]
 800859e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6a1b      	ldr	r3, [r3, #32]
 80085aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	685b      	ldr	r3, [r3, #4]
 80085b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	021b      	lsls	r3, r3, #8
 80085c6:	68fa      	ldr	r2, [r7, #12]
 80085c8:	4313      	orrs	r3, r2
 80085ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80085d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	689b      	ldr	r3, [r3, #8]
 80085d8:	051b      	lsls	r3, r3, #20
 80085da:	693a      	ldr	r2, [r7, #16]
 80085dc:	4313      	orrs	r3, r2
 80085de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	4a18      	ldr	r2, [pc, #96]	; (8008644 <TIM_OC6_SetConfig+0xb4>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d00f      	beq.n	8008608 <TIM_OC6_SetConfig+0x78>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	4a17      	ldr	r2, [pc, #92]	; (8008648 <TIM_OC6_SetConfig+0xb8>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	d00b      	beq.n	8008608 <TIM_OC6_SetConfig+0x78>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	4a16      	ldr	r2, [pc, #88]	; (800864c <TIM_OC6_SetConfig+0xbc>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d007      	beq.n	8008608 <TIM_OC6_SetConfig+0x78>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	4a15      	ldr	r2, [pc, #84]	; (8008650 <TIM_OC6_SetConfig+0xc0>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d003      	beq.n	8008608 <TIM_OC6_SetConfig+0x78>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	4a14      	ldr	r2, [pc, #80]	; (8008654 <TIM_OC6_SetConfig+0xc4>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d109      	bne.n	800861c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800860e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	695b      	ldr	r3, [r3, #20]
 8008614:	029b      	lsls	r3, r3, #10
 8008616:	697a      	ldr	r2, [r7, #20]
 8008618:	4313      	orrs	r3, r2
 800861a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	697a      	ldr	r2, [r7, #20]
 8008620:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	68fa      	ldr	r2, [r7, #12]
 8008626:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	685a      	ldr	r2, [r3, #4]
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	693a      	ldr	r2, [r7, #16]
 8008634:	621a      	str	r2, [r3, #32]
}
 8008636:	bf00      	nop
 8008638:	371c      	adds	r7, #28
 800863a:	46bd      	mov	sp, r7
 800863c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008640:	4770      	bx	lr
 8008642:	bf00      	nop
 8008644:	40010000 	.word	0x40010000
 8008648:	40010400 	.word	0x40010400
 800864c:	40014000 	.word	0x40014000
 8008650:	40014400 	.word	0x40014400
 8008654:	40014800 	.word	0x40014800

08008658 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008658:	b480      	push	{r7}
 800865a:	b087      	sub	sp, #28
 800865c:	af00      	add	r7, sp, #0
 800865e:	60f8      	str	r0, [r7, #12]
 8008660:	60b9      	str	r1, [r7, #8]
 8008662:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	6a1b      	ldr	r3, [r3, #32]
 8008668:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	6a1b      	ldr	r3, [r3, #32]
 800866e:	f023 0201 	bic.w	r2, r3, #1
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	699b      	ldr	r3, [r3, #24]
 800867a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008682:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	011b      	lsls	r3, r3, #4
 8008688:	693a      	ldr	r2, [r7, #16]
 800868a:	4313      	orrs	r3, r2
 800868c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800868e:	697b      	ldr	r3, [r7, #20]
 8008690:	f023 030a 	bic.w	r3, r3, #10
 8008694:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008696:	697a      	ldr	r2, [r7, #20]
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	4313      	orrs	r3, r2
 800869c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	693a      	ldr	r2, [r7, #16]
 80086a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	697a      	ldr	r2, [r7, #20]
 80086a8:	621a      	str	r2, [r3, #32]
}
 80086aa:	bf00      	nop
 80086ac:	371c      	adds	r7, #28
 80086ae:	46bd      	mov	sp, r7
 80086b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b4:	4770      	bx	lr

080086b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80086b6:	b480      	push	{r7}
 80086b8:	b087      	sub	sp, #28
 80086ba:	af00      	add	r7, sp, #0
 80086bc:	60f8      	str	r0, [r7, #12]
 80086be:	60b9      	str	r1, [r7, #8]
 80086c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	6a1b      	ldr	r3, [r3, #32]
 80086c6:	f023 0210 	bic.w	r2, r3, #16
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	699b      	ldr	r3, [r3, #24]
 80086d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	6a1b      	ldr	r3, [r3, #32]
 80086d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80086e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	031b      	lsls	r3, r3, #12
 80086e6:	697a      	ldr	r2, [r7, #20]
 80086e8:	4313      	orrs	r3, r2
 80086ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80086f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	011b      	lsls	r3, r3, #4
 80086f8:	693a      	ldr	r2, [r7, #16]
 80086fa:	4313      	orrs	r3, r2
 80086fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	697a      	ldr	r2, [r7, #20]
 8008702:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	693a      	ldr	r2, [r7, #16]
 8008708:	621a      	str	r2, [r3, #32]
}
 800870a:	bf00      	nop
 800870c:	371c      	adds	r7, #28
 800870e:	46bd      	mov	sp, r7
 8008710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008714:	4770      	bx	lr
	...

08008718 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008718:	b480      	push	{r7}
 800871a:	b085      	sub	sp, #20
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	689b      	ldr	r3, [r3, #8]
 8008726:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008728:	68fa      	ldr	r2, [r7, #12]
 800872a:	4b09      	ldr	r3, [pc, #36]	; (8008750 <TIM_ITRx_SetConfig+0x38>)
 800872c:	4013      	ands	r3, r2
 800872e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008730:	683a      	ldr	r2, [r7, #0]
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	4313      	orrs	r3, r2
 8008736:	f043 0307 	orr.w	r3, r3, #7
 800873a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	68fa      	ldr	r2, [r7, #12]
 8008740:	609a      	str	r2, [r3, #8]
}
 8008742:	bf00      	nop
 8008744:	3714      	adds	r7, #20
 8008746:	46bd      	mov	sp, r7
 8008748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874c:	4770      	bx	lr
 800874e:	bf00      	nop
 8008750:	ffcfff8f 	.word	0xffcfff8f

08008754 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008754:	b480      	push	{r7}
 8008756:	b087      	sub	sp, #28
 8008758:	af00      	add	r7, sp, #0
 800875a:	60f8      	str	r0, [r7, #12]
 800875c:	60b9      	str	r1, [r7, #8]
 800875e:	607a      	str	r2, [r7, #4]
 8008760:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	689b      	ldr	r3, [r3, #8]
 8008766:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800876e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	021a      	lsls	r2, r3, #8
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	431a      	orrs	r2, r3
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	4313      	orrs	r3, r2
 800877c:	697a      	ldr	r2, [r7, #20]
 800877e:	4313      	orrs	r3, r2
 8008780:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	697a      	ldr	r2, [r7, #20]
 8008786:	609a      	str	r2, [r3, #8]
}
 8008788:	bf00      	nop
 800878a:	371c      	adds	r7, #28
 800878c:	46bd      	mov	sp, r7
 800878e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008792:	4770      	bx	lr

08008794 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008794:	b480      	push	{r7}
 8008796:	b085      	sub	sp, #20
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
 800879c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087a4:	2b01      	cmp	r3, #1
 80087a6:	d101      	bne.n	80087ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80087a8:	2302      	movs	r3, #2
 80087aa:	e077      	b.n	800889c <HAL_TIMEx_MasterConfigSynchronization+0x108>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2201      	movs	r2, #1
 80087b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2202      	movs	r2, #2
 80087b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	689b      	ldr	r3, [r3, #8]
 80087ca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a35      	ldr	r2, [pc, #212]	; (80088a8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d004      	beq.n	80087e0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4a34      	ldr	r2, [pc, #208]	; (80088ac <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d108      	bne.n	80087f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80087e6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	68fa      	ldr	r2, [r7, #12]
 80087ee:	4313      	orrs	r3, r2
 80087f0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087f8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	68fa      	ldr	r2, [r7, #12]
 8008800:	4313      	orrs	r3, r2
 8008802:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	68fa      	ldr	r2, [r7, #12]
 800880a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a25      	ldr	r2, [pc, #148]	; (80088a8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d02c      	beq.n	8008870 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800881e:	d027      	beq.n	8008870 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a22      	ldr	r2, [pc, #136]	; (80088b0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d022      	beq.n	8008870 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a21      	ldr	r2, [pc, #132]	; (80088b4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d01d      	beq.n	8008870 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4a1f      	ldr	r2, [pc, #124]	; (80088b8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d018      	beq.n	8008870 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4a1a      	ldr	r2, [pc, #104]	; (80088ac <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d013      	beq.n	8008870 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a1b      	ldr	r2, [pc, #108]	; (80088bc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d00e      	beq.n	8008870 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a1a      	ldr	r2, [pc, #104]	; (80088c0 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d009      	beq.n	8008870 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a18      	ldr	r2, [pc, #96]	; (80088c4 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d004      	beq.n	8008870 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a17      	ldr	r2, [pc, #92]	; (80088c8 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d10c      	bne.n	800888a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008876:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	689b      	ldr	r3, [r3, #8]
 800887c:	68ba      	ldr	r2, [r7, #8]
 800887e:	4313      	orrs	r3, r2
 8008880:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	68ba      	ldr	r2, [r7, #8]
 8008888:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2201      	movs	r2, #1
 800888e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2200      	movs	r2, #0
 8008896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800889a:	2300      	movs	r3, #0
}
 800889c:	4618      	mov	r0, r3
 800889e:	3714      	adds	r7, #20
 80088a0:	46bd      	mov	sp, r7
 80088a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a6:	4770      	bx	lr
 80088a8:	40010000 	.word	0x40010000
 80088ac:	40010400 	.word	0x40010400
 80088b0:	40000400 	.word	0x40000400
 80088b4:	40000800 	.word	0x40000800
 80088b8:	40000c00 	.word	0x40000c00
 80088bc:	40001800 	.word	0x40001800
 80088c0:	40014000 	.word	0x40014000
 80088c4:	4000e000 	.word	0x4000e000
 80088c8:	4000e400 	.word	0x4000e400

080088cc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80088cc:	b480      	push	{r7}
 80088ce:	b085      	sub	sp, #20
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
 80088d4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80088d6:	2300      	movs	r3, #0
 80088d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088e0:	2b01      	cmp	r3, #1
 80088e2:	d101      	bne.n	80088e8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80088e4:	2302      	movs	r3, #2
 80088e6:	e065      	b.n	80089b4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2201      	movs	r2, #1
 80088ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	68db      	ldr	r3, [r3, #12]
 80088fa:	4313      	orrs	r3, r2
 80088fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	689b      	ldr	r3, [r3, #8]
 8008908:	4313      	orrs	r3, r2
 800890a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	4313      	orrs	r3, r2
 8008918:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	4313      	orrs	r3, r2
 8008926:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	691b      	ldr	r3, [r3, #16]
 8008932:	4313      	orrs	r3, r2
 8008934:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	695b      	ldr	r3, [r3, #20]
 8008940:	4313      	orrs	r3, r2
 8008942:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800894e:	4313      	orrs	r3, r2
 8008950:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	699b      	ldr	r3, [r3, #24]
 800895c:	041b      	lsls	r3, r3, #16
 800895e:	4313      	orrs	r3, r2
 8008960:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	4a16      	ldr	r2, [pc, #88]	; (80089c0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d004      	beq.n	8008976 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4a14      	ldr	r2, [pc, #80]	; (80089c4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d115      	bne.n	80089a2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008980:	051b      	lsls	r3, r3, #20
 8008982:	4313      	orrs	r3, r2
 8008984:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	69db      	ldr	r3, [r3, #28]
 8008990:	4313      	orrs	r3, r2
 8008992:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	6a1b      	ldr	r3, [r3, #32]
 800899e:	4313      	orrs	r3, r2
 80089a0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	68fa      	ldr	r2, [r7, #12]
 80089a8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2200      	movs	r2, #0
 80089ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80089b2:	2300      	movs	r3, #0
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	3714      	adds	r7, #20
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr
 80089c0:	40010000 	.word	0x40010000
 80089c4:	40010400 	.word	0x40010400

080089c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80089c8:	b480      	push	{r7}
 80089ca:	b083      	sub	sp, #12
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80089d0:	bf00      	nop
 80089d2:	370c      	adds	r7, #12
 80089d4:	46bd      	mov	sp, r7
 80089d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089da:	4770      	bx	lr

080089dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80089dc:	b480      	push	{r7}
 80089de:	b083      	sub	sp, #12
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80089e4:	bf00      	nop
 80089e6:	370c      	adds	r7, #12
 80089e8:	46bd      	mov	sp, r7
 80089ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ee:	4770      	bx	lr

080089f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b083      	sub	sp, #12
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80089f8:	bf00      	nop
 80089fa:	370c      	adds	r7, #12
 80089fc:	46bd      	mov	sp, r7
 80089fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a02:	4770      	bx	lr

08008a04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b082      	sub	sp, #8
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d101      	bne.n	8008a16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008a12:	2301      	movs	r3, #1
 8008a14:	e042      	b.n	8008a9c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d106      	bne.n	8008a2e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2200      	movs	r2, #0
 8008a24:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f7f9 fb1f 	bl	800206c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2224      	movs	r2, #36	; 0x24
 8008a32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	681a      	ldr	r2, [r3, #0]
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f022 0201 	bic.w	r2, r2, #1
 8008a44:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f000 f82c 	bl	8008aa4 <UART_SetConfig>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	2b01      	cmp	r3, #1
 8008a50:	d101      	bne.n	8008a56 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008a52:	2301      	movs	r3, #1
 8008a54:	e022      	b.n	8008a9c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d002      	beq.n	8008a64 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 fe7e 	bl	8009760 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	685a      	ldr	r2, [r3, #4]
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008a72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	689a      	ldr	r2, [r3, #8]
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008a82:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	681a      	ldr	r2, [r3, #0]
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f042 0201 	orr.w	r2, r2, #1
 8008a92:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f000 ff05 	bl	80098a4 <UART_CheckIdleState>
 8008a9a:	4603      	mov	r3, r0
}
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	3708      	adds	r7, #8
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bd80      	pop	{r7, pc}

08008aa4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008aa4:	b5b0      	push	{r4, r5, r7, lr}
 8008aa6:	b08e      	sub	sp, #56	; 0x38
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008aac:	2300      	movs	r3, #0
 8008aae:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	689a      	ldr	r2, [r3, #8]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	691b      	ldr	r3, [r3, #16]
 8008aba:	431a      	orrs	r2, r3
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	695b      	ldr	r3, [r3, #20]
 8008ac0:	431a      	orrs	r2, r3
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	69db      	ldr	r3, [r3, #28]
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	681a      	ldr	r2, [r3, #0]
 8008ad0:	4bbf      	ldr	r3, [pc, #764]	; (8008dd0 <UART_SetConfig+0x32c>)
 8008ad2:	4013      	ands	r3, r2
 8008ad4:	687a      	ldr	r2, [r7, #4]
 8008ad6:	6812      	ldr	r2, [r2, #0]
 8008ad8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008ada:	430b      	orrs	r3, r1
 8008adc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	68da      	ldr	r2, [r3, #12]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	430a      	orrs	r2, r1
 8008af2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	699b      	ldr	r3, [r3, #24]
 8008af8:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	4ab5      	ldr	r2, [pc, #724]	; (8008dd4 <UART_SetConfig+0x330>)
 8008b00:	4293      	cmp	r3, r2
 8008b02:	d004      	beq.n	8008b0e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6a1b      	ldr	r3, [r3, #32]
 8008b08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b0a:	4313      	orrs	r3, r2
 8008b0c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	689a      	ldr	r2, [r3, #8]
 8008b14:	4bb0      	ldr	r3, [pc, #704]	; (8008dd8 <UART_SetConfig+0x334>)
 8008b16:	4013      	ands	r3, r2
 8008b18:	687a      	ldr	r2, [r7, #4]
 8008b1a:	6812      	ldr	r2, [r2, #0]
 8008b1c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008b1e:	430b      	orrs	r3, r1
 8008b20:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b28:	f023 010f 	bic.w	r1, r3, #15
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	430a      	orrs	r2, r1
 8008b36:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	4aa7      	ldr	r2, [pc, #668]	; (8008ddc <UART_SetConfig+0x338>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d176      	bne.n	8008c30 <UART_SetConfig+0x18c>
 8008b42:	4ba7      	ldr	r3, [pc, #668]	; (8008de0 <UART_SetConfig+0x33c>)
 8008b44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b46:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008b4a:	2b28      	cmp	r3, #40	; 0x28
 8008b4c:	d86c      	bhi.n	8008c28 <UART_SetConfig+0x184>
 8008b4e:	a201      	add	r2, pc, #4	; (adr r2, 8008b54 <UART_SetConfig+0xb0>)
 8008b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b54:	08008bf9 	.word	0x08008bf9
 8008b58:	08008c29 	.word	0x08008c29
 8008b5c:	08008c29 	.word	0x08008c29
 8008b60:	08008c29 	.word	0x08008c29
 8008b64:	08008c29 	.word	0x08008c29
 8008b68:	08008c29 	.word	0x08008c29
 8008b6c:	08008c29 	.word	0x08008c29
 8008b70:	08008c29 	.word	0x08008c29
 8008b74:	08008c01 	.word	0x08008c01
 8008b78:	08008c29 	.word	0x08008c29
 8008b7c:	08008c29 	.word	0x08008c29
 8008b80:	08008c29 	.word	0x08008c29
 8008b84:	08008c29 	.word	0x08008c29
 8008b88:	08008c29 	.word	0x08008c29
 8008b8c:	08008c29 	.word	0x08008c29
 8008b90:	08008c29 	.word	0x08008c29
 8008b94:	08008c09 	.word	0x08008c09
 8008b98:	08008c29 	.word	0x08008c29
 8008b9c:	08008c29 	.word	0x08008c29
 8008ba0:	08008c29 	.word	0x08008c29
 8008ba4:	08008c29 	.word	0x08008c29
 8008ba8:	08008c29 	.word	0x08008c29
 8008bac:	08008c29 	.word	0x08008c29
 8008bb0:	08008c29 	.word	0x08008c29
 8008bb4:	08008c11 	.word	0x08008c11
 8008bb8:	08008c29 	.word	0x08008c29
 8008bbc:	08008c29 	.word	0x08008c29
 8008bc0:	08008c29 	.word	0x08008c29
 8008bc4:	08008c29 	.word	0x08008c29
 8008bc8:	08008c29 	.word	0x08008c29
 8008bcc:	08008c29 	.word	0x08008c29
 8008bd0:	08008c29 	.word	0x08008c29
 8008bd4:	08008c19 	.word	0x08008c19
 8008bd8:	08008c29 	.word	0x08008c29
 8008bdc:	08008c29 	.word	0x08008c29
 8008be0:	08008c29 	.word	0x08008c29
 8008be4:	08008c29 	.word	0x08008c29
 8008be8:	08008c29 	.word	0x08008c29
 8008bec:	08008c29 	.word	0x08008c29
 8008bf0:	08008c29 	.word	0x08008c29
 8008bf4:	08008c21 	.word	0x08008c21
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bfe:	e326      	b.n	800924e <UART_SetConfig+0x7aa>
 8008c00:	2304      	movs	r3, #4
 8008c02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c06:	e322      	b.n	800924e <UART_SetConfig+0x7aa>
 8008c08:	2308      	movs	r3, #8
 8008c0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c0e:	e31e      	b.n	800924e <UART_SetConfig+0x7aa>
 8008c10:	2310      	movs	r3, #16
 8008c12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c16:	e31a      	b.n	800924e <UART_SetConfig+0x7aa>
 8008c18:	2320      	movs	r3, #32
 8008c1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c1e:	e316      	b.n	800924e <UART_SetConfig+0x7aa>
 8008c20:	2340      	movs	r3, #64	; 0x40
 8008c22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c26:	e312      	b.n	800924e <UART_SetConfig+0x7aa>
 8008c28:	2380      	movs	r3, #128	; 0x80
 8008c2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c2e:	e30e      	b.n	800924e <UART_SetConfig+0x7aa>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4a6b      	ldr	r2, [pc, #428]	; (8008de4 <UART_SetConfig+0x340>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d130      	bne.n	8008c9c <UART_SetConfig+0x1f8>
 8008c3a:	4b69      	ldr	r3, [pc, #420]	; (8008de0 <UART_SetConfig+0x33c>)
 8008c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c3e:	f003 0307 	and.w	r3, r3, #7
 8008c42:	2b05      	cmp	r3, #5
 8008c44:	d826      	bhi.n	8008c94 <UART_SetConfig+0x1f0>
 8008c46:	a201      	add	r2, pc, #4	; (adr r2, 8008c4c <UART_SetConfig+0x1a8>)
 8008c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c4c:	08008c65 	.word	0x08008c65
 8008c50:	08008c6d 	.word	0x08008c6d
 8008c54:	08008c75 	.word	0x08008c75
 8008c58:	08008c7d 	.word	0x08008c7d
 8008c5c:	08008c85 	.word	0x08008c85
 8008c60:	08008c8d 	.word	0x08008c8d
 8008c64:	2300      	movs	r3, #0
 8008c66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c6a:	e2f0      	b.n	800924e <UART_SetConfig+0x7aa>
 8008c6c:	2304      	movs	r3, #4
 8008c6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c72:	e2ec      	b.n	800924e <UART_SetConfig+0x7aa>
 8008c74:	2308      	movs	r3, #8
 8008c76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c7a:	e2e8      	b.n	800924e <UART_SetConfig+0x7aa>
 8008c7c:	2310      	movs	r3, #16
 8008c7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c82:	e2e4      	b.n	800924e <UART_SetConfig+0x7aa>
 8008c84:	2320      	movs	r3, #32
 8008c86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c8a:	e2e0      	b.n	800924e <UART_SetConfig+0x7aa>
 8008c8c:	2340      	movs	r3, #64	; 0x40
 8008c8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c92:	e2dc      	b.n	800924e <UART_SetConfig+0x7aa>
 8008c94:	2380      	movs	r3, #128	; 0x80
 8008c96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c9a:	e2d8      	b.n	800924e <UART_SetConfig+0x7aa>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	4a51      	ldr	r2, [pc, #324]	; (8008de8 <UART_SetConfig+0x344>)
 8008ca2:	4293      	cmp	r3, r2
 8008ca4:	d130      	bne.n	8008d08 <UART_SetConfig+0x264>
 8008ca6:	4b4e      	ldr	r3, [pc, #312]	; (8008de0 <UART_SetConfig+0x33c>)
 8008ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008caa:	f003 0307 	and.w	r3, r3, #7
 8008cae:	2b05      	cmp	r3, #5
 8008cb0:	d826      	bhi.n	8008d00 <UART_SetConfig+0x25c>
 8008cb2:	a201      	add	r2, pc, #4	; (adr r2, 8008cb8 <UART_SetConfig+0x214>)
 8008cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cb8:	08008cd1 	.word	0x08008cd1
 8008cbc:	08008cd9 	.word	0x08008cd9
 8008cc0:	08008ce1 	.word	0x08008ce1
 8008cc4:	08008ce9 	.word	0x08008ce9
 8008cc8:	08008cf1 	.word	0x08008cf1
 8008ccc:	08008cf9 	.word	0x08008cf9
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cd6:	e2ba      	b.n	800924e <UART_SetConfig+0x7aa>
 8008cd8:	2304      	movs	r3, #4
 8008cda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cde:	e2b6      	b.n	800924e <UART_SetConfig+0x7aa>
 8008ce0:	2308      	movs	r3, #8
 8008ce2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ce6:	e2b2      	b.n	800924e <UART_SetConfig+0x7aa>
 8008ce8:	2310      	movs	r3, #16
 8008cea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cee:	e2ae      	b.n	800924e <UART_SetConfig+0x7aa>
 8008cf0:	2320      	movs	r3, #32
 8008cf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cf6:	e2aa      	b.n	800924e <UART_SetConfig+0x7aa>
 8008cf8:	2340      	movs	r3, #64	; 0x40
 8008cfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cfe:	e2a6      	b.n	800924e <UART_SetConfig+0x7aa>
 8008d00:	2380      	movs	r3, #128	; 0x80
 8008d02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d06:	e2a2      	b.n	800924e <UART_SetConfig+0x7aa>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	4a37      	ldr	r2, [pc, #220]	; (8008dec <UART_SetConfig+0x348>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d130      	bne.n	8008d74 <UART_SetConfig+0x2d0>
 8008d12:	4b33      	ldr	r3, [pc, #204]	; (8008de0 <UART_SetConfig+0x33c>)
 8008d14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d16:	f003 0307 	and.w	r3, r3, #7
 8008d1a:	2b05      	cmp	r3, #5
 8008d1c:	d826      	bhi.n	8008d6c <UART_SetConfig+0x2c8>
 8008d1e:	a201      	add	r2, pc, #4	; (adr r2, 8008d24 <UART_SetConfig+0x280>)
 8008d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d24:	08008d3d 	.word	0x08008d3d
 8008d28:	08008d45 	.word	0x08008d45
 8008d2c:	08008d4d 	.word	0x08008d4d
 8008d30:	08008d55 	.word	0x08008d55
 8008d34:	08008d5d 	.word	0x08008d5d
 8008d38:	08008d65 	.word	0x08008d65
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d42:	e284      	b.n	800924e <UART_SetConfig+0x7aa>
 8008d44:	2304      	movs	r3, #4
 8008d46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d4a:	e280      	b.n	800924e <UART_SetConfig+0x7aa>
 8008d4c:	2308      	movs	r3, #8
 8008d4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d52:	e27c      	b.n	800924e <UART_SetConfig+0x7aa>
 8008d54:	2310      	movs	r3, #16
 8008d56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d5a:	e278      	b.n	800924e <UART_SetConfig+0x7aa>
 8008d5c:	2320      	movs	r3, #32
 8008d5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d62:	e274      	b.n	800924e <UART_SetConfig+0x7aa>
 8008d64:	2340      	movs	r3, #64	; 0x40
 8008d66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d6a:	e270      	b.n	800924e <UART_SetConfig+0x7aa>
 8008d6c:	2380      	movs	r3, #128	; 0x80
 8008d6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d72:	e26c      	b.n	800924e <UART_SetConfig+0x7aa>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	4a1d      	ldr	r2, [pc, #116]	; (8008df0 <UART_SetConfig+0x34c>)
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	d142      	bne.n	8008e04 <UART_SetConfig+0x360>
 8008d7e:	4b18      	ldr	r3, [pc, #96]	; (8008de0 <UART_SetConfig+0x33c>)
 8008d80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d82:	f003 0307 	and.w	r3, r3, #7
 8008d86:	2b05      	cmp	r3, #5
 8008d88:	d838      	bhi.n	8008dfc <UART_SetConfig+0x358>
 8008d8a:	a201      	add	r2, pc, #4	; (adr r2, 8008d90 <UART_SetConfig+0x2ec>)
 8008d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d90:	08008da9 	.word	0x08008da9
 8008d94:	08008db1 	.word	0x08008db1
 8008d98:	08008db9 	.word	0x08008db9
 8008d9c:	08008dc1 	.word	0x08008dc1
 8008da0:	08008dc9 	.word	0x08008dc9
 8008da4:	08008df5 	.word	0x08008df5
 8008da8:	2300      	movs	r3, #0
 8008daa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008dae:	e24e      	b.n	800924e <UART_SetConfig+0x7aa>
 8008db0:	2304      	movs	r3, #4
 8008db2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008db6:	e24a      	b.n	800924e <UART_SetConfig+0x7aa>
 8008db8:	2308      	movs	r3, #8
 8008dba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008dbe:	e246      	b.n	800924e <UART_SetConfig+0x7aa>
 8008dc0:	2310      	movs	r3, #16
 8008dc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008dc6:	e242      	b.n	800924e <UART_SetConfig+0x7aa>
 8008dc8:	2320      	movs	r3, #32
 8008dca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008dce:	e23e      	b.n	800924e <UART_SetConfig+0x7aa>
 8008dd0:	cfff69f3 	.word	0xcfff69f3
 8008dd4:	58000c00 	.word	0x58000c00
 8008dd8:	11fff4ff 	.word	0x11fff4ff
 8008ddc:	40011000 	.word	0x40011000
 8008de0:	58024400 	.word	0x58024400
 8008de4:	40004400 	.word	0x40004400
 8008de8:	40004800 	.word	0x40004800
 8008dec:	40004c00 	.word	0x40004c00
 8008df0:	40005000 	.word	0x40005000
 8008df4:	2340      	movs	r3, #64	; 0x40
 8008df6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008dfa:	e228      	b.n	800924e <UART_SetConfig+0x7aa>
 8008dfc:	2380      	movs	r3, #128	; 0x80
 8008dfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008e02:	e224      	b.n	800924e <UART_SetConfig+0x7aa>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4ab1      	ldr	r2, [pc, #708]	; (80090d0 <UART_SetConfig+0x62c>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d176      	bne.n	8008efc <UART_SetConfig+0x458>
 8008e0e:	4bb1      	ldr	r3, [pc, #708]	; (80090d4 <UART_SetConfig+0x630>)
 8008e10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e12:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008e16:	2b28      	cmp	r3, #40	; 0x28
 8008e18:	d86c      	bhi.n	8008ef4 <UART_SetConfig+0x450>
 8008e1a:	a201      	add	r2, pc, #4	; (adr r2, 8008e20 <UART_SetConfig+0x37c>)
 8008e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e20:	08008ec5 	.word	0x08008ec5
 8008e24:	08008ef5 	.word	0x08008ef5
 8008e28:	08008ef5 	.word	0x08008ef5
 8008e2c:	08008ef5 	.word	0x08008ef5
 8008e30:	08008ef5 	.word	0x08008ef5
 8008e34:	08008ef5 	.word	0x08008ef5
 8008e38:	08008ef5 	.word	0x08008ef5
 8008e3c:	08008ef5 	.word	0x08008ef5
 8008e40:	08008ecd 	.word	0x08008ecd
 8008e44:	08008ef5 	.word	0x08008ef5
 8008e48:	08008ef5 	.word	0x08008ef5
 8008e4c:	08008ef5 	.word	0x08008ef5
 8008e50:	08008ef5 	.word	0x08008ef5
 8008e54:	08008ef5 	.word	0x08008ef5
 8008e58:	08008ef5 	.word	0x08008ef5
 8008e5c:	08008ef5 	.word	0x08008ef5
 8008e60:	08008ed5 	.word	0x08008ed5
 8008e64:	08008ef5 	.word	0x08008ef5
 8008e68:	08008ef5 	.word	0x08008ef5
 8008e6c:	08008ef5 	.word	0x08008ef5
 8008e70:	08008ef5 	.word	0x08008ef5
 8008e74:	08008ef5 	.word	0x08008ef5
 8008e78:	08008ef5 	.word	0x08008ef5
 8008e7c:	08008ef5 	.word	0x08008ef5
 8008e80:	08008edd 	.word	0x08008edd
 8008e84:	08008ef5 	.word	0x08008ef5
 8008e88:	08008ef5 	.word	0x08008ef5
 8008e8c:	08008ef5 	.word	0x08008ef5
 8008e90:	08008ef5 	.word	0x08008ef5
 8008e94:	08008ef5 	.word	0x08008ef5
 8008e98:	08008ef5 	.word	0x08008ef5
 8008e9c:	08008ef5 	.word	0x08008ef5
 8008ea0:	08008ee5 	.word	0x08008ee5
 8008ea4:	08008ef5 	.word	0x08008ef5
 8008ea8:	08008ef5 	.word	0x08008ef5
 8008eac:	08008ef5 	.word	0x08008ef5
 8008eb0:	08008ef5 	.word	0x08008ef5
 8008eb4:	08008ef5 	.word	0x08008ef5
 8008eb8:	08008ef5 	.word	0x08008ef5
 8008ebc:	08008ef5 	.word	0x08008ef5
 8008ec0:	08008eed 	.word	0x08008eed
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008eca:	e1c0      	b.n	800924e <UART_SetConfig+0x7aa>
 8008ecc:	2304      	movs	r3, #4
 8008ece:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ed2:	e1bc      	b.n	800924e <UART_SetConfig+0x7aa>
 8008ed4:	2308      	movs	r3, #8
 8008ed6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008eda:	e1b8      	b.n	800924e <UART_SetConfig+0x7aa>
 8008edc:	2310      	movs	r3, #16
 8008ede:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ee2:	e1b4      	b.n	800924e <UART_SetConfig+0x7aa>
 8008ee4:	2320      	movs	r3, #32
 8008ee6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008eea:	e1b0      	b.n	800924e <UART_SetConfig+0x7aa>
 8008eec:	2340      	movs	r3, #64	; 0x40
 8008eee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ef2:	e1ac      	b.n	800924e <UART_SetConfig+0x7aa>
 8008ef4:	2380      	movs	r3, #128	; 0x80
 8008ef6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008efa:	e1a8      	b.n	800924e <UART_SetConfig+0x7aa>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	4a75      	ldr	r2, [pc, #468]	; (80090d8 <UART_SetConfig+0x634>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d130      	bne.n	8008f68 <UART_SetConfig+0x4c4>
 8008f06:	4b73      	ldr	r3, [pc, #460]	; (80090d4 <UART_SetConfig+0x630>)
 8008f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f0a:	f003 0307 	and.w	r3, r3, #7
 8008f0e:	2b05      	cmp	r3, #5
 8008f10:	d826      	bhi.n	8008f60 <UART_SetConfig+0x4bc>
 8008f12:	a201      	add	r2, pc, #4	; (adr r2, 8008f18 <UART_SetConfig+0x474>)
 8008f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f18:	08008f31 	.word	0x08008f31
 8008f1c:	08008f39 	.word	0x08008f39
 8008f20:	08008f41 	.word	0x08008f41
 8008f24:	08008f49 	.word	0x08008f49
 8008f28:	08008f51 	.word	0x08008f51
 8008f2c:	08008f59 	.word	0x08008f59
 8008f30:	2300      	movs	r3, #0
 8008f32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f36:	e18a      	b.n	800924e <UART_SetConfig+0x7aa>
 8008f38:	2304      	movs	r3, #4
 8008f3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f3e:	e186      	b.n	800924e <UART_SetConfig+0x7aa>
 8008f40:	2308      	movs	r3, #8
 8008f42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f46:	e182      	b.n	800924e <UART_SetConfig+0x7aa>
 8008f48:	2310      	movs	r3, #16
 8008f4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f4e:	e17e      	b.n	800924e <UART_SetConfig+0x7aa>
 8008f50:	2320      	movs	r3, #32
 8008f52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f56:	e17a      	b.n	800924e <UART_SetConfig+0x7aa>
 8008f58:	2340      	movs	r3, #64	; 0x40
 8008f5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f5e:	e176      	b.n	800924e <UART_SetConfig+0x7aa>
 8008f60:	2380      	movs	r3, #128	; 0x80
 8008f62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f66:	e172      	b.n	800924e <UART_SetConfig+0x7aa>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	4a5b      	ldr	r2, [pc, #364]	; (80090dc <UART_SetConfig+0x638>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d130      	bne.n	8008fd4 <UART_SetConfig+0x530>
 8008f72:	4b58      	ldr	r3, [pc, #352]	; (80090d4 <UART_SetConfig+0x630>)
 8008f74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f76:	f003 0307 	and.w	r3, r3, #7
 8008f7a:	2b05      	cmp	r3, #5
 8008f7c:	d826      	bhi.n	8008fcc <UART_SetConfig+0x528>
 8008f7e:	a201      	add	r2, pc, #4	; (adr r2, 8008f84 <UART_SetConfig+0x4e0>)
 8008f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f84:	08008f9d 	.word	0x08008f9d
 8008f88:	08008fa5 	.word	0x08008fa5
 8008f8c:	08008fad 	.word	0x08008fad
 8008f90:	08008fb5 	.word	0x08008fb5
 8008f94:	08008fbd 	.word	0x08008fbd
 8008f98:	08008fc5 	.word	0x08008fc5
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fa2:	e154      	b.n	800924e <UART_SetConfig+0x7aa>
 8008fa4:	2304      	movs	r3, #4
 8008fa6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008faa:	e150      	b.n	800924e <UART_SetConfig+0x7aa>
 8008fac:	2308      	movs	r3, #8
 8008fae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fb2:	e14c      	b.n	800924e <UART_SetConfig+0x7aa>
 8008fb4:	2310      	movs	r3, #16
 8008fb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fba:	e148      	b.n	800924e <UART_SetConfig+0x7aa>
 8008fbc:	2320      	movs	r3, #32
 8008fbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fc2:	e144      	b.n	800924e <UART_SetConfig+0x7aa>
 8008fc4:	2340      	movs	r3, #64	; 0x40
 8008fc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fca:	e140      	b.n	800924e <UART_SetConfig+0x7aa>
 8008fcc:	2380      	movs	r3, #128	; 0x80
 8008fce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fd2:	e13c      	b.n	800924e <UART_SetConfig+0x7aa>
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	4a41      	ldr	r2, [pc, #260]	; (80090e0 <UART_SetConfig+0x63c>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	f040 8082 	bne.w	80090e4 <UART_SetConfig+0x640>
 8008fe0:	4b3c      	ldr	r3, [pc, #240]	; (80090d4 <UART_SetConfig+0x630>)
 8008fe2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fe4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008fe8:	2b28      	cmp	r3, #40	; 0x28
 8008fea:	d86d      	bhi.n	80090c8 <UART_SetConfig+0x624>
 8008fec:	a201      	add	r2, pc, #4	; (adr r2, 8008ff4 <UART_SetConfig+0x550>)
 8008fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ff2:	bf00      	nop
 8008ff4:	08009099 	.word	0x08009099
 8008ff8:	080090c9 	.word	0x080090c9
 8008ffc:	080090c9 	.word	0x080090c9
 8009000:	080090c9 	.word	0x080090c9
 8009004:	080090c9 	.word	0x080090c9
 8009008:	080090c9 	.word	0x080090c9
 800900c:	080090c9 	.word	0x080090c9
 8009010:	080090c9 	.word	0x080090c9
 8009014:	080090a1 	.word	0x080090a1
 8009018:	080090c9 	.word	0x080090c9
 800901c:	080090c9 	.word	0x080090c9
 8009020:	080090c9 	.word	0x080090c9
 8009024:	080090c9 	.word	0x080090c9
 8009028:	080090c9 	.word	0x080090c9
 800902c:	080090c9 	.word	0x080090c9
 8009030:	080090c9 	.word	0x080090c9
 8009034:	080090a9 	.word	0x080090a9
 8009038:	080090c9 	.word	0x080090c9
 800903c:	080090c9 	.word	0x080090c9
 8009040:	080090c9 	.word	0x080090c9
 8009044:	080090c9 	.word	0x080090c9
 8009048:	080090c9 	.word	0x080090c9
 800904c:	080090c9 	.word	0x080090c9
 8009050:	080090c9 	.word	0x080090c9
 8009054:	080090b1 	.word	0x080090b1
 8009058:	080090c9 	.word	0x080090c9
 800905c:	080090c9 	.word	0x080090c9
 8009060:	080090c9 	.word	0x080090c9
 8009064:	080090c9 	.word	0x080090c9
 8009068:	080090c9 	.word	0x080090c9
 800906c:	080090c9 	.word	0x080090c9
 8009070:	080090c9 	.word	0x080090c9
 8009074:	080090b9 	.word	0x080090b9
 8009078:	080090c9 	.word	0x080090c9
 800907c:	080090c9 	.word	0x080090c9
 8009080:	080090c9 	.word	0x080090c9
 8009084:	080090c9 	.word	0x080090c9
 8009088:	080090c9 	.word	0x080090c9
 800908c:	080090c9 	.word	0x080090c9
 8009090:	080090c9 	.word	0x080090c9
 8009094:	080090c1 	.word	0x080090c1
 8009098:	2301      	movs	r3, #1
 800909a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800909e:	e0d6      	b.n	800924e <UART_SetConfig+0x7aa>
 80090a0:	2304      	movs	r3, #4
 80090a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090a6:	e0d2      	b.n	800924e <UART_SetConfig+0x7aa>
 80090a8:	2308      	movs	r3, #8
 80090aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090ae:	e0ce      	b.n	800924e <UART_SetConfig+0x7aa>
 80090b0:	2310      	movs	r3, #16
 80090b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090b6:	e0ca      	b.n	800924e <UART_SetConfig+0x7aa>
 80090b8:	2320      	movs	r3, #32
 80090ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090be:	e0c6      	b.n	800924e <UART_SetConfig+0x7aa>
 80090c0:	2340      	movs	r3, #64	; 0x40
 80090c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090c6:	e0c2      	b.n	800924e <UART_SetConfig+0x7aa>
 80090c8:	2380      	movs	r3, #128	; 0x80
 80090ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090ce:	e0be      	b.n	800924e <UART_SetConfig+0x7aa>
 80090d0:	40011400 	.word	0x40011400
 80090d4:	58024400 	.word	0x58024400
 80090d8:	40007800 	.word	0x40007800
 80090dc:	40007c00 	.word	0x40007c00
 80090e0:	40011800 	.word	0x40011800
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	4aad      	ldr	r2, [pc, #692]	; (80093a0 <UART_SetConfig+0x8fc>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d176      	bne.n	80091dc <UART_SetConfig+0x738>
 80090ee:	4bad      	ldr	r3, [pc, #692]	; (80093a4 <UART_SetConfig+0x900>)
 80090f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80090f6:	2b28      	cmp	r3, #40	; 0x28
 80090f8:	d86c      	bhi.n	80091d4 <UART_SetConfig+0x730>
 80090fa:	a201      	add	r2, pc, #4	; (adr r2, 8009100 <UART_SetConfig+0x65c>)
 80090fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009100:	080091a5 	.word	0x080091a5
 8009104:	080091d5 	.word	0x080091d5
 8009108:	080091d5 	.word	0x080091d5
 800910c:	080091d5 	.word	0x080091d5
 8009110:	080091d5 	.word	0x080091d5
 8009114:	080091d5 	.word	0x080091d5
 8009118:	080091d5 	.word	0x080091d5
 800911c:	080091d5 	.word	0x080091d5
 8009120:	080091ad 	.word	0x080091ad
 8009124:	080091d5 	.word	0x080091d5
 8009128:	080091d5 	.word	0x080091d5
 800912c:	080091d5 	.word	0x080091d5
 8009130:	080091d5 	.word	0x080091d5
 8009134:	080091d5 	.word	0x080091d5
 8009138:	080091d5 	.word	0x080091d5
 800913c:	080091d5 	.word	0x080091d5
 8009140:	080091b5 	.word	0x080091b5
 8009144:	080091d5 	.word	0x080091d5
 8009148:	080091d5 	.word	0x080091d5
 800914c:	080091d5 	.word	0x080091d5
 8009150:	080091d5 	.word	0x080091d5
 8009154:	080091d5 	.word	0x080091d5
 8009158:	080091d5 	.word	0x080091d5
 800915c:	080091d5 	.word	0x080091d5
 8009160:	080091bd 	.word	0x080091bd
 8009164:	080091d5 	.word	0x080091d5
 8009168:	080091d5 	.word	0x080091d5
 800916c:	080091d5 	.word	0x080091d5
 8009170:	080091d5 	.word	0x080091d5
 8009174:	080091d5 	.word	0x080091d5
 8009178:	080091d5 	.word	0x080091d5
 800917c:	080091d5 	.word	0x080091d5
 8009180:	080091c5 	.word	0x080091c5
 8009184:	080091d5 	.word	0x080091d5
 8009188:	080091d5 	.word	0x080091d5
 800918c:	080091d5 	.word	0x080091d5
 8009190:	080091d5 	.word	0x080091d5
 8009194:	080091d5 	.word	0x080091d5
 8009198:	080091d5 	.word	0x080091d5
 800919c:	080091d5 	.word	0x080091d5
 80091a0:	080091cd 	.word	0x080091cd
 80091a4:	2301      	movs	r3, #1
 80091a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091aa:	e050      	b.n	800924e <UART_SetConfig+0x7aa>
 80091ac:	2304      	movs	r3, #4
 80091ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091b2:	e04c      	b.n	800924e <UART_SetConfig+0x7aa>
 80091b4:	2308      	movs	r3, #8
 80091b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091ba:	e048      	b.n	800924e <UART_SetConfig+0x7aa>
 80091bc:	2310      	movs	r3, #16
 80091be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091c2:	e044      	b.n	800924e <UART_SetConfig+0x7aa>
 80091c4:	2320      	movs	r3, #32
 80091c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091ca:	e040      	b.n	800924e <UART_SetConfig+0x7aa>
 80091cc:	2340      	movs	r3, #64	; 0x40
 80091ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091d2:	e03c      	b.n	800924e <UART_SetConfig+0x7aa>
 80091d4:	2380      	movs	r3, #128	; 0x80
 80091d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091da:	e038      	b.n	800924e <UART_SetConfig+0x7aa>
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a71      	ldr	r2, [pc, #452]	; (80093a8 <UART_SetConfig+0x904>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d130      	bne.n	8009248 <UART_SetConfig+0x7a4>
 80091e6:	4b6f      	ldr	r3, [pc, #444]	; (80093a4 <UART_SetConfig+0x900>)
 80091e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80091ea:	f003 0307 	and.w	r3, r3, #7
 80091ee:	2b05      	cmp	r3, #5
 80091f0:	d826      	bhi.n	8009240 <UART_SetConfig+0x79c>
 80091f2:	a201      	add	r2, pc, #4	; (adr r2, 80091f8 <UART_SetConfig+0x754>)
 80091f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091f8:	08009211 	.word	0x08009211
 80091fc:	08009219 	.word	0x08009219
 8009200:	08009221 	.word	0x08009221
 8009204:	08009229 	.word	0x08009229
 8009208:	08009231 	.word	0x08009231
 800920c:	08009239 	.word	0x08009239
 8009210:	2302      	movs	r3, #2
 8009212:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009216:	e01a      	b.n	800924e <UART_SetConfig+0x7aa>
 8009218:	2304      	movs	r3, #4
 800921a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800921e:	e016      	b.n	800924e <UART_SetConfig+0x7aa>
 8009220:	2308      	movs	r3, #8
 8009222:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009226:	e012      	b.n	800924e <UART_SetConfig+0x7aa>
 8009228:	2310      	movs	r3, #16
 800922a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800922e:	e00e      	b.n	800924e <UART_SetConfig+0x7aa>
 8009230:	2320      	movs	r3, #32
 8009232:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009236:	e00a      	b.n	800924e <UART_SetConfig+0x7aa>
 8009238:	2340      	movs	r3, #64	; 0x40
 800923a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800923e:	e006      	b.n	800924e <UART_SetConfig+0x7aa>
 8009240:	2380      	movs	r3, #128	; 0x80
 8009242:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009246:	e002      	b.n	800924e <UART_SetConfig+0x7aa>
 8009248:	2380      	movs	r3, #128	; 0x80
 800924a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	4a55      	ldr	r2, [pc, #340]	; (80093a8 <UART_SetConfig+0x904>)
 8009254:	4293      	cmp	r3, r2
 8009256:	f040 80f0 	bne.w	800943a <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800925a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800925e:	2b20      	cmp	r3, #32
 8009260:	dc46      	bgt.n	80092f0 <UART_SetConfig+0x84c>
 8009262:	2b02      	cmp	r3, #2
 8009264:	db75      	blt.n	8009352 <UART_SetConfig+0x8ae>
 8009266:	3b02      	subs	r3, #2
 8009268:	2b1e      	cmp	r3, #30
 800926a:	d872      	bhi.n	8009352 <UART_SetConfig+0x8ae>
 800926c:	a201      	add	r2, pc, #4	; (adr r2, 8009274 <UART_SetConfig+0x7d0>)
 800926e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009272:	bf00      	nop
 8009274:	080092f7 	.word	0x080092f7
 8009278:	08009353 	.word	0x08009353
 800927c:	080092ff 	.word	0x080092ff
 8009280:	08009353 	.word	0x08009353
 8009284:	08009353 	.word	0x08009353
 8009288:	08009353 	.word	0x08009353
 800928c:	0800930f 	.word	0x0800930f
 8009290:	08009353 	.word	0x08009353
 8009294:	08009353 	.word	0x08009353
 8009298:	08009353 	.word	0x08009353
 800929c:	08009353 	.word	0x08009353
 80092a0:	08009353 	.word	0x08009353
 80092a4:	08009353 	.word	0x08009353
 80092a8:	08009353 	.word	0x08009353
 80092ac:	0800931f 	.word	0x0800931f
 80092b0:	08009353 	.word	0x08009353
 80092b4:	08009353 	.word	0x08009353
 80092b8:	08009353 	.word	0x08009353
 80092bc:	08009353 	.word	0x08009353
 80092c0:	08009353 	.word	0x08009353
 80092c4:	08009353 	.word	0x08009353
 80092c8:	08009353 	.word	0x08009353
 80092cc:	08009353 	.word	0x08009353
 80092d0:	08009353 	.word	0x08009353
 80092d4:	08009353 	.word	0x08009353
 80092d8:	08009353 	.word	0x08009353
 80092dc:	08009353 	.word	0x08009353
 80092e0:	08009353 	.word	0x08009353
 80092e4:	08009353 	.word	0x08009353
 80092e8:	08009353 	.word	0x08009353
 80092ec:	08009345 	.word	0x08009345
 80092f0:	2b40      	cmp	r3, #64	; 0x40
 80092f2:	d02a      	beq.n	800934a <UART_SetConfig+0x8a6>
 80092f4:	e02d      	b.n	8009352 <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80092f6:	f7fd fcb7 	bl	8006c68 <HAL_RCCEx_GetD3PCLK1Freq>
 80092fa:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80092fc:	e02f      	b.n	800935e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80092fe:	f107 0314 	add.w	r3, r7, #20
 8009302:	4618      	mov	r0, r3
 8009304:	f7fd fcc6 	bl	8006c94 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009308:	69bb      	ldr	r3, [r7, #24]
 800930a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800930c:	e027      	b.n	800935e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800930e:	f107 0308 	add.w	r3, r7, #8
 8009312:	4618      	mov	r0, r3
 8009314:	f7fd fe12 	bl	8006f3c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800931c:	e01f      	b.n	800935e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800931e:	4b21      	ldr	r3, [pc, #132]	; (80093a4 <UART_SetConfig+0x900>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f003 0320 	and.w	r3, r3, #32
 8009326:	2b00      	cmp	r3, #0
 8009328:	d009      	beq.n	800933e <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800932a:	4b1e      	ldr	r3, [pc, #120]	; (80093a4 <UART_SetConfig+0x900>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	08db      	lsrs	r3, r3, #3
 8009330:	f003 0303 	and.w	r3, r3, #3
 8009334:	4a1d      	ldr	r2, [pc, #116]	; (80093ac <UART_SetConfig+0x908>)
 8009336:	fa22 f303 	lsr.w	r3, r2, r3
 800933a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800933c:	e00f      	b.n	800935e <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 800933e:	4b1b      	ldr	r3, [pc, #108]	; (80093ac <UART_SetConfig+0x908>)
 8009340:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009342:	e00c      	b.n	800935e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009344:	4b1a      	ldr	r3, [pc, #104]	; (80093b0 <UART_SetConfig+0x90c>)
 8009346:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009348:	e009      	b.n	800935e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800934a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800934e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009350:	e005      	b.n	800935e <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 8009352:	2300      	movs	r3, #0
 8009354:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009356:	2301      	movs	r3, #1
 8009358:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800935c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800935e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009360:	2b00      	cmp	r3, #0
 8009362:	f000 81e6 	beq.w	8009732 <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800936a:	4a12      	ldr	r2, [pc, #72]	; (80093b4 <UART_SetConfig+0x910>)
 800936c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009370:	461a      	mov	r2, r3
 8009372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009374:	fbb3 f3f2 	udiv	r3, r3, r2
 8009378:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	685a      	ldr	r2, [r3, #4]
 800937e:	4613      	mov	r3, r2
 8009380:	005b      	lsls	r3, r3, #1
 8009382:	4413      	add	r3, r2
 8009384:	6a3a      	ldr	r2, [r7, #32]
 8009386:	429a      	cmp	r2, r3
 8009388:	d305      	bcc.n	8009396 <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	685b      	ldr	r3, [r3, #4]
 800938e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009390:	6a3a      	ldr	r2, [r7, #32]
 8009392:	429a      	cmp	r2, r3
 8009394:	d910      	bls.n	80093b8 <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 8009396:	2301      	movs	r3, #1
 8009398:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800939c:	e1c9      	b.n	8009732 <UART_SetConfig+0xc8e>
 800939e:	bf00      	nop
 80093a0:	40011c00 	.word	0x40011c00
 80093a4:	58024400 	.word	0x58024400
 80093a8:	58000c00 	.word	0x58000c00
 80093ac:	03d09000 	.word	0x03d09000
 80093b0:	003d0900 	.word	0x003d0900
 80093b4:	0800d25c 	.word	0x0800d25c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093ba:	4618      	mov	r0, r3
 80093bc:	f04f 0100 	mov.w	r1, #0
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093c4:	4ac1      	ldr	r2, [pc, #772]	; (80096cc <UART_SetConfig+0xc28>)
 80093c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80093ca:	b29a      	uxth	r2, r3
 80093cc:	f04f 0300 	mov.w	r3, #0
 80093d0:	f7f6 ff9e 	bl	8000310 <__aeabi_uldivmod>
 80093d4:	4602      	mov	r2, r0
 80093d6:	460b      	mov	r3, r1
 80093d8:	4610      	mov	r0, r2
 80093da:	4619      	mov	r1, r3
 80093dc:	f04f 0200 	mov.w	r2, #0
 80093e0:	f04f 0300 	mov.w	r3, #0
 80093e4:	020b      	lsls	r3, r1, #8
 80093e6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80093ea:	0202      	lsls	r2, r0, #8
 80093ec:	6879      	ldr	r1, [r7, #4]
 80093ee:	6849      	ldr	r1, [r1, #4]
 80093f0:	0849      	lsrs	r1, r1, #1
 80093f2:	4608      	mov	r0, r1
 80093f4:	f04f 0100 	mov.w	r1, #0
 80093f8:	1814      	adds	r4, r2, r0
 80093fa:	eb43 0501 	adc.w	r5, r3, r1
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	461a      	mov	r2, r3
 8009404:	f04f 0300 	mov.w	r3, #0
 8009408:	4620      	mov	r0, r4
 800940a:	4629      	mov	r1, r5
 800940c:	f7f6 ff80 	bl	8000310 <__aeabi_uldivmod>
 8009410:	4602      	mov	r2, r0
 8009412:	460b      	mov	r3, r1
 8009414:	4613      	mov	r3, r2
 8009416:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800941a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800941e:	d308      	bcc.n	8009432 <UART_SetConfig+0x98e>
 8009420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009422:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009426:	d204      	bcs.n	8009432 <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800942e:	60da      	str	r2, [r3, #12]
 8009430:	e17f      	b.n	8009732 <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 8009432:	2301      	movs	r3, #1
 8009434:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8009438:	e17b      	b.n	8009732 <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	69db      	ldr	r3, [r3, #28]
 800943e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009442:	f040 80be 	bne.w	80095c2 <UART_SetConfig+0xb1e>
  {
    switch (clocksource)
 8009446:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800944a:	2b20      	cmp	r3, #32
 800944c:	dc48      	bgt.n	80094e0 <UART_SetConfig+0xa3c>
 800944e:	2b00      	cmp	r3, #0
 8009450:	db7b      	blt.n	800954a <UART_SetConfig+0xaa6>
 8009452:	2b20      	cmp	r3, #32
 8009454:	d879      	bhi.n	800954a <UART_SetConfig+0xaa6>
 8009456:	a201      	add	r2, pc, #4	; (adr r2, 800945c <UART_SetConfig+0x9b8>)
 8009458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800945c:	080094e7 	.word	0x080094e7
 8009460:	080094ef 	.word	0x080094ef
 8009464:	0800954b 	.word	0x0800954b
 8009468:	0800954b 	.word	0x0800954b
 800946c:	080094f7 	.word	0x080094f7
 8009470:	0800954b 	.word	0x0800954b
 8009474:	0800954b 	.word	0x0800954b
 8009478:	0800954b 	.word	0x0800954b
 800947c:	08009507 	.word	0x08009507
 8009480:	0800954b 	.word	0x0800954b
 8009484:	0800954b 	.word	0x0800954b
 8009488:	0800954b 	.word	0x0800954b
 800948c:	0800954b 	.word	0x0800954b
 8009490:	0800954b 	.word	0x0800954b
 8009494:	0800954b 	.word	0x0800954b
 8009498:	0800954b 	.word	0x0800954b
 800949c:	08009517 	.word	0x08009517
 80094a0:	0800954b 	.word	0x0800954b
 80094a4:	0800954b 	.word	0x0800954b
 80094a8:	0800954b 	.word	0x0800954b
 80094ac:	0800954b 	.word	0x0800954b
 80094b0:	0800954b 	.word	0x0800954b
 80094b4:	0800954b 	.word	0x0800954b
 80094b8:	0800954b 	.word	0x0800954b
 80094bc:	0800954b 	.word	0x0800954b
 80094c0:	0800954b 	.word	0x0800954b
 80094c4:	0800954b 	.word	0x0800954b
 80094c8:	0800954b 	.word	0x0800954b
 80094cc:	0800954b 	.word	0x0800954b
 80094d0:	0800954b 	.word	0x0800954b
 80094d4:	0800954b 	.word	0x0800954b
 80094d8:	0800954b 	.word	0x0800954b
 80094dc:	0800953d 	.word	0x0800953d
 80094e0:	2b40      	cmp	r3, #64	; 0x40
 80094e2:	d02e      	beq.n	8009542 <UART_SetConfig+0xa9e>
 80094e4:	e031      	b.n	800954a <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80094e6:	f7fc fc57 	bl	8005d98 <HAL_RCC_GetPCLK1Freq>
 80094ea:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80094ec:	e033      	b.n	8009556 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80094ee:	f7fc fc69 	bl	8005dc4 <HAL_RCC_GetPCLK2Freq>
 80094f2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80094f4:	e02f      	b.n	8009556 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094f6:	f107 0314 	add.w	r3, r7, #20
 80094fa:	4618      	mov	r0, r3
 80094fc:	f7fd fbca 	bl	8006c94 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009500:	69bb      	ldr	r3, [r7, #24]
 8009502:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009504:	e027      	b.n	8009556 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009506:	f107 0308 	add.w	r3, r7, #8
 800950a:	4618      	mov	r0, r3
 800950c:	f7fd fd16 	bl	8006f3c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009514:	e01f      	b.n	8009556 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009516:	4b6e      	ldr	r3, [pc, #440]	; (80096d0 <UART_SetConfig+0xc2c>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f003 0320 	and.w	r3, r3, #32
 800951e:	2b00      	cmp	r3, #0
 8009520:	d009      	beq.n	8009536 <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009522:	4b6b      	ldr	r3, [pc, #428]	; (80096d0 <UART_SetConfig+0xc2c>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	08db      	lsrs	r3, r3, #3
 8009528:	f003 0303 	and.w	r3, r3, #3
 800952c:	4a69      	ldr	r2, [pc, #420]	; (80096d4 <UART_SetConfig+0xc30>)
 800952e:	fa22 f303 	lsr.w	r3, r2, r3
 8009532:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009534:	e00f      	b.n	8009556 <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 8009536:	4b67      	ldr	r3, [pc, #412]	; (80096d4 <UART_SetConfig+0xc30>)
 8009538:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800953a:	e00c      	b.n	8009556 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800953c:	4b66      	ldr	r3, [pc, #408]	; (80096d8 <UART_SetConfig+0xc34>)
 800953e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009540:	e009      	b.n	8009556 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009542:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009546:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009548:	e005      	b.n	8009556 <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 800954a:	2300      	movs	r3, #0
 800954c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800954e:	2301      	movs	r3, #1
 8009550:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8009554:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009558:	2b00      	cmp	r3, #0
 800955a:	f000 80ea 	beq.w	8009732 <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009562:	4a5a      	ldr	r2, [pc, #360]	; (80096cc <UART_SetConfig+0xc28>)
 8009564:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009568:	461a      	mov	r2, r3
 800956a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800956c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009570:	005a      	lsls	r2, r3, #1
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	685b      	ldr	r3, [r3, #4]
 8009576:	085b      	lsrs	r3, r3, #1
 8009578:	441a      	add	r2, r3
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	685b      	ldr	r3, [r3, #4]
 800957e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009582:	b29b      	uxth	r3, r3
 8009584:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009588:	2b0f      	cmp	r3, #15
 800958a:	d916      	bls.n	80095ba <UART_SetConfig+0xb16>
 800958c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800958e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009592:	d212      	bcs.n	80095ba <UART_SetConfig+0xb16>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009596:	b29b      	uxth	r3, r3
 8009598:	f023 030f 	bic.w	r3, r3, #15
 800959c:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800959e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095a0:	085b      	lsrs	r3, r3, #1
 80095a2:	b29b      	uxth	r3, r3
 80095a4:	f003 0307 	and.w	r3, r3, #7
 80095a8:	b29a      	uxth	r2, r3
 80095aa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80095ac:	4313      	orrs	r3, r2
 80095ae:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80095b6:	60da      	str	r2, [r3, #12]
 80095b8:	e0bb      	b.n	8009732 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 80095ba:	2301      	movs	r3, #1
 80095bc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80095c0:	e0b7      	b.n	8009732 <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80095c2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80095c6:	2b20      	cmp	r3, #32
 80095c8:	dc4a      	bgt.n	8009660 <UART_SetConfig+0xbbc>
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	f2c0 8086 	blt.w	80096dc <UART_SetConfig+0xc38>
 80095d0:	2b20      	cmp	r3, #32
 80095d2:	f200 8083 	bhi.w	80096dc <UART_SetConfig+0xc38>
 80095d6:	a201      	add	r2, pc, #4	; (adr r2, 80095dc <UART_SetConfig+0xb38>)
 80095d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095dc:	08009667 	.word	0x08009667
 80095e0:	0800966f 	.word	0x0800966f
 80095e4:	080096dd 	.word	0x080096dd
 80095e8:	080096dd 	.word	0x080096dd
 80095ec:	08009677 	.word	0x08009677
 80095f0:	080096dd 	.word	0x080096dd
 80095f4:	080096dd 	.word	0x080096dd
 80095f8:	080096dd 	.word	0x080096dd
 80095fc:	08009687 	.word	0x08009687
 8009600:	080096dd 	.word	0x080096dd
 8009604:	080096dd 	.word	0x080096dd
 8009608:	080096dd 	.word	0x080096dd
 800960c:	080096dd 	.word	0x080096dd
 8009610:	080096dd 	.word	0x080096dd
 8009614:	080096dd 	.word	0x080096dd
 8009618:	080096dd 	.word	0x080096dd
 800961c:	08009697 	.word	0x08009697
 8009620:	080096dd 	.word	0x080096dd
 8009624:	080096dd 	.word	0x080096dd
 8009628:	080096dd 	.word	0x080096dd
 800962c:	080096dd 	.word	0x080096dd
 8009630:	080096dd 	.word	0x080096dd
 8009634:	080096dd 	.word	0x080096dd
 8009638:	080096dd 	.word	0x080096dd
 800963c:	080096dd 	.word	0x080096dd
 8009640:	080096dd 	.word	0x080096dd
 8009644:	080096dd 	.word	0x080096dd
 8009648:	080096dd 	.word	0x080096dd
 800964c:	080096dd 	.word	0x080096dd
 8009650:	080096dd 	.word	0x080096dd
 8009654:	080096dd 	.word	0x080096dd
 8009658:	080096dd 	.word	0x080096dd
 800965c:	080096bd 	.word	0x080096bd
 8009660:	2b40      	cmp	r3, #64	; 0x40
 8009662:	d02e      	beq.n	80096c2 <UART_SetConfig+0xc1e>
 8009664:	e03a      	b.n	80096dc <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009666:	f7fc fb97 	bl	8005d98 <HAL_RCC_GetPCLK1Freq>
 800966a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800966c:	e03c      	b.n	80096e8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800966e:	f7fc fba9 	bl	8005dc4 <HAL_RCC_GetPCLK2Freq>
 8009672:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009674:	e038      	b.n	80096e8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009676:	f107 0314 	add.w	r3, r7, #20
 800967a:	4618      	mov	r0, r3
 800967c:	f7fd fb0a 	bl	8006c94 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009680:	69bb      	ldr	r3, [r7, #24]
 8009682:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009684:	e030      	b.n	80096e8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009686:	f107 0308 	add.w	r3, r7, #8
 800968a:	4618      	mov	r0, r3
 800968c:	f7fd fc56 	bl	8006f3c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009694:	e028      	b.n	80096e8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009696:	4b0e      	ldr	r3, [pc, #56]	; (80096d0 <UART_SetConfig+0xc2c>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f003 0320 	and.w	r3, r3, #32
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d009      	beq.n	80096b6 <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80096a2:	4b0b      	ldr	r3, [pc, #44]	; (80096d0 <UART_SetConfig+0xc2c>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	08db      	lsrs	r3, r3, #3
 80096a8:	f003 0303 	and.w	r3, r3, #3
 80096ac:	4a09      	ldr	r2, [pc, #36]	; (80096d4 <UART_SetConfig+0xc30>)
 80096ae:	fa22 f303 	lsr.w	r3, r2, r3
 80096b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80096b4:	e018      	b.n	80096e8 <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 80096b6:	4b07      	ldr	r3, [pc, #28]	; (80096d4 <UART_SetConfig+0xc30>)
 80096b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80096ba:	e015      	b.n	80096e8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80096bc:	4b06      	ldr	r3, [pc, #24]	; (80096d8 <UART_SetConfig+0xc34>)
 80096be:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80096c0:	e012      	b.n	80096e8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80096c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80096c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80096c8:	e00e      	b.n	80096e8 <UART_SetConfig+0xc44>
 80096ca:	bf00      	nop
 80096cc:	0800d25c 	.word	0x0800d25c
 80096d0:	58024400 	.word	0x58024400
 80096d4:	03d09000 	.word	0x03d09000
 80096d8:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 80096dc:	2300      	movs	r3, #0
 80096de:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80096e0:	2301      	movs	r3, #1
 80096e2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80096e6:	bf00      	nop
    }

    if (pclk != 0U)
 80096e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d021      	beq.n	8009732 <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096f2:	4a1a      	ldr	r2, [pc, #104]	; (800975c <UART_SetConfig+0xcb8>)
 80096f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096f8:	461a      	mov	r2, r3
 80096fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096fc:	fbb3 f2f2 	udiv	r2, r3, r2
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	685b      	ldr	r3, [r3, #4]
 8009704:	085b      	lsrs	r3, r3, #1
 8009706:	441a      	add	r2, r3
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	685b      	ldr	r3, [r3, #4]
 800970c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009710:	b29b      	uxth	r3, r3
 8009712:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009716:	2b0f      	cmp	r3, #15
 8009718:	d908      	bls.n	800972c <UART_SetConfig+0xc88>
 800971a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800971c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009720:	d204      	bcs.n	800972c <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = usartdiv;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009728:	60da      	str	r2, [r3, #12]
 800972a:	e002      	b.n	8009732 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 800972c:	2301      	movs	r3, #1
 800972e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2201      	movs	r2, #1
 8009736:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2201      	movs	r2, #1
 800973e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2200      	movs	r2, #0
 8009746:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2200      	movs	r2, #0
 800974c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800974e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8009752:	4618      	mov	r0, r3
 8009754:	3738      	adds	r7, #56	; 0x38
 8009756:	46bd      	mov	sp, r7
 8009758:	bdb0      	pop	{r4, r5, r7, pc}
 800975a:	bf00      	nop
 800975c:	0800d25c 	.word	0x0800d25c

08009760 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009760:	b480      	push	{r7}
 8009762:	b083      	sub	sp, #12
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800976c:	f003 0301 	and.w	r3, r3, #1
 8009770:	2b00      	cmp	r3, #0
 8009772:	d00a      	beq.n	800978a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	685b      	ldr	r3, [r3, #4]
 800977a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	430a      	orrs	r2, r1
 8009788:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800978e:	f003 0302 	and.w	r3, r3, #2
 8009792:	2b00      	cmp	r3, #0
 8009794:	d00a      	beq.n	80097ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	685b      	ldr	r3, [r3, #4]
 800979c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	430a      	orrs	r2, r1
 80097aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097b0:	f003 0304 	and.w	r3, r3, #4
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d00a      	beq.n	80097ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	685b      	ldr	r3, [r3, #4]
 80097be:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	430a      	orrs	r2, r1
 80097cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097d2:	f003 0308 	and.w	r3, r3, #8
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d00a      	beq.n	80097f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	685b      	ldr	r3, [r3, #4]
 80097e0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	430a      	orrs	r2, r1
 80097ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097f4:	f003 0310 	and.w	r3, r3, #16
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d00a      	beq.n	8009812 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	689b      	ldr	r3, [r3, #8]
 8009802:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	430a      	orrs	r2, r1
 8009810:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009816:	f003 0320 	and.w	r3, r3, #32
 800981a:	2b00      	cmp	r3, #0
 800981c:	d00a      	beq.n	8009834 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	689b      	ldr	r3, [r3, #8]
 8009824:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	430a      	orrs	r2, r1
 8009832:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009838:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800983c:	2b00      	cmp	r3, #0
 800983e:	d01a      	beq.n	8009876 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	685b      	ldr	r3, [r3, #4]
 8009846:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	430a      	orrs	r2, r1
 8009854:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800985a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800985e:	d10a      	bne.n	8009876 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	685b      	ldr	r3, [r3, #4]
 8009866:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	430a      	orrs	r2, r1
 8009874:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800987a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800987e:	2b00      	cmp	r3, #0
 8009880:	d00a      	beq.n	8009898 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	685b      	ldr	r3, [r3, #4]
 8009888:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	430a      	orrs	r2, r1
 8009896:	605a      	str	r2, [r3, #4]
  }
}
 8009898:	bf00      	nop
 800989a:	370c      	adds	r7, #12
 800989c:	46bd      	mov	sp, r7
 800989e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a2:	4770      	bx	lr

080098a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b086      	sub	sp, #24
 80098a8:	af02      	add	r7, sp, #8
 80098aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2200      	movs	r2, #0
 80098b0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80098b4:	f7f8 fde0 	bl	8002478 <HAL_GetTick>
 80098b8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	f003 0308 	and.w	r3, r3, #8
 80098c4:	2b08      	cmp	r3, #8
 80098c6:	d10e      	bne.n	80098e6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80098c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80098cc:	9300      	str	r3, [sp, #0]
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	2200      	movs	r2, #0
 80098d2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80098d6:	6878      	ldr	r0, [r7, #4]
 80098d8:	f000 f82f 	bl	800993a <UART_WaitOnFlagUntilTimeout>
 80098dc:	4603      	mov	r3, r0
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d001      	beq.n	80098e6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80098e2:	2303      	movs	r3, #3
 80098e4:	e025      	b.n	8009932 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f003 0304 	and.w	r3, r3, #4
 80098f0:	2b04      	cmp	r3, #4
 80098f2:	d10e      	bne.n	8009912 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80098f4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80098f8:	9300      	str	r3, [sp, #0]
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	2200      	movs	r2, #0
 80098fe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f000 f819 	bl	800993a <UART_WaitOnFlagUntilTimeout>
 8009908:	4603      	mov	r3, r0
 800990a:	2b00      	cmp	r3, #0
 800990c:	d001      	beq.n	8009912 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800990e:	2303      	movs	r3, #3
 8009910:	e00f      	b.n	8009932 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2220      	movs	r2, #32
 8009916:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2220      	movs	r2, #32
 800991e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2200      	movs	r2, #0
 8009926:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2200      	movs	r2, #0
 800992c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009930:	2300      	movs	r3, #0
}
 8009932:	4618      	mov	r0, r3
 8009934:	3710      	adds	r7, #16
 8009936:	46bd      	mov	sp, r7
 8009938:	bd80      	pop	{r7, pc}

0800993a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800993a:	b580      	push	{r7, lr}
 800993c:	b084      	sub	sp, #16
 800993e:	af00      	add	r7, sp, #0
 8009940:	60f8      	str	r0, [r7, #12]
 8009942:	60b9      	str	r1, [r7, #8]
 8009944:	603b      	str	r3, [r7, #0]
 8009946:	4613      	mov	r3, r2
 8009948:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800994a:	e062      	b.n	8009a12 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800994c:	69bb      	ldr	r3, [r7, #24]
 800994e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009952:	d05e      	beq.n	8009a12 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009954:	f7f8 fd90 	bl	8002478 <HAL_GetTick>
 8009958:	4602      	mov	r2, r0
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	1ad3      	subs	r3, r2, r3
 800995e:	69ba      	ldr	r2, [r7, #24]
 8009960:	429a      	cmp	r2, r3
 8009962:	d302      	bcc.n	800996a <UART_WaitOnFlagUntilTimeout+0x30>
 8009964:	69bb      	ldr	r3, [r7, #24]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d11d      	bne.n	80099a6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	681a      	ldr	r2, [r3, #0]
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009978:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	689a      	ldr	r2, [r3, #8]
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f022 0201 	bic.w	r2, r2, #1
 8009988:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	2220      	movs	r2, #32
 800998e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	2220      	movs	r2, #32
 8009996:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	2200      	movs	r2, #0
 800999e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80099a2:	2303      	movs	r3, #3
 80099a4:	e045      	b.n	8009a32 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	f003 0304 	and.w	r3, r3, #4
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d02e      	beq.n	8009a12 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	69db      	ldr	r3, [r3, #28]
 80099ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80099be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80099c2:	d126      	bne.n	8009a12 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80099cc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	681a      	ldr	r2, [r3, #0]
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80099dc:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	689a      	ldr	r2, [r3, #8]
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f022 0201 	bic.w	r2, r2, #1
 80099ec:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2220      	movs	r2, #32
 80099f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	2220      	movs	r2, #32
 80099fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	2220      	movs	r2, #32
 8009a02:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8009a0e:	2303      	movs	r3, #3
 8009a10:	e00f      	b.n	8009a32 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	69da      	ldr	r2, [r3, #28]
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	4013      	ands	r3, r2
 8009a1c:	68ba      	ldr	r2, [r7, #8]
 8009a1e:	429a      	cmp	r2, r3
 8009a20:	bf0c      	ite	eq
 8009a22:	2301      	moveq	r3, #1
 8009a24:	2300      	movne	r3, #0
 8009a26:	b2db      	uxtb	r3, r3
 8009a28:	461a      	mov	r2, r3
 8009a2a:	79fb      	ldrb	r3, [r7, #7]
 8009a2c:	429a      	cmp	r2, r3
 8009a2e:	d08d      	beq.n	800994c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a30:	2300      	movs	r3, #0
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	3710      	adds	r7, #16
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}

08009a3a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009a3a:	b480      	push	{r7}
 8009a3c:	b085      	sub	sp, #20
 8009a3e:	af00      	add	r7, sp, #0
 8009a40:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009a48:	2b01      	cmp	r3, #1
 8009a4a:	d101      	bne.n	8009a50 <HAL_UARTEx_DisableFifoMode+0x16>
 8009a4c:	2302      	movs	r3, #2
 8009a4e:	e027      	b.n	8009aa0 <HAL_UARTEx_DisableFifoMode+0x66>
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2201      	movs	r2, #1
 8009a54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2224      	movs	r2, #36	; 0x24
 8009a5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	681a      	ldr	r2, [r3, #0]
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f022 0201 	bic.w	r2, r2, #1
 8009a76:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009a7e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2200      	movs	r2, #0
 8009a84:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	68fa      	ldr	r2, [r7, #12]
 8009a8c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2220      	movs	r2, #32
 8009a92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2200      	movs	r2, #0
 8009a9a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009a9e:	2300      	movs	r3, #0
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	3714      	adds	r7, #20
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aaa:	4770      	bx	lr

08009aac <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b084      	sub	sp, #16
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
 8009ab4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d101      	bne.n	8009ac4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009ac0:	2302      	movs	r3, #2
 8009ac2:	e02d      	b.n	8009b20 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2224      	movs	r2, #36	; 0x24
 8009ad0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	681a      	ldr	r2, [r3, #0]
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	f022 0201 	bic.w	r2, r2, #1
 8009aea:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	689b      	ldr	r3, [r3, #8]
 8009af2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	683a      	ldr	r2, [r7, #0]
 8009afc:	430a      	orrs	r2, r1
 8009afe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f000 f84f 	bl	8009ba4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	68fa      	ldr	r2, [r7, #12]
 8009b0c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	2220      	movs	r2, #32
 8009b12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2200      	movs	r2, #0
 8009b1a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009b1e:	2300      	movs	r3, #0
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	3710      	adds	r7, #16
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}

08009b28 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b084      	sub	sp, #16
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
 8009b30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009b38:	2b01      	cmp	r3, #1
 8009b3a:	d101      	bne.n	8009b40 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009b3c:	2302      	movs	r3, #2
 8009b3e:	e02d      	b.n	8009b9c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2201      	movs	r2, #1
 8009b44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2224      	movs	r2, #36	; 0x24
 8009b4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	681a      	ldr	r2, [r3, #0]
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	f022 0201 	bic.w	r2, r2, #1
 8009b66:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	689b      	ldr	r3, [r3, #8]
 8009b6e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	683a      	ldr	r2, [r7, #0]
 8009b78:	430a      	orrs	r2, r1
 8009b7a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009b7c:	6878      	ldr	r0, [r7, #4]
 8009b7e:	f000 f811 	bl	8009ba4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	68fa      	ldr	r2, [r7, #12]
 8009b88:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2220      	movs	r2, #32
 8009b8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2200      	movs	r2, #0
 8009b96:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009b9a:	2300      	movs	r3, #0
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	3710      	adds	r7, #16
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}

08009ba4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b085      	sub	sp, #20
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d108      	bne.n	8009bc6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2201      	movs	r2, #1
 8009bb8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009bc4:	e031      	b.n	8009c2a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009bc6:	2310      	movs	r3, #16
 8009bc8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009bca:	2310      	movs	r3, #16
 8009bcc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	689b      	ldr	r3, [r3, #8]
 8009bd4:	0e5b      	lsrs	r3, r3, #25
 8009bd6:	b2db      	uxtb	r3, r3
 8009bd8:	f003 0307 	and.w	r3, r3, #7
 8009bdc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	689b      	ldr	r3, [r3, #8]
 8009be4:	0f5b      	lsrs	r3, r3, #29
 8009be6:	b2db      	uxtb	r3, r3
 8009be8:	f003 0307 	and.w	r3, r3, #7
 8009bec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009bee:	7bbb      	ldrb	r3, [r7, #14]
 8009bf0:	7b3a      	ldrb	r2, [r7, #12]
 8009bf2:	4911      	ldr	r1, [pc, #68]	; (8009c38 <UARTEx_SetNbDataToProcess+0x94>)
 8009bf4:	5c8a      	ldrb	r2, [r1, r2]
 8009bf6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009bfa:	7b3a      	ldrb	r2, [r7, #12]
 8009bfc:	490f      	ldr	r1, [pc, #60]	; (8009c3c <UARTEx_SetNbDataToProcess+0x98>)
 8009bfe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009c00:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c04:	b29a      	uxth	r2, r3
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c0c:	7bfb      	ldrb	r3, [r7, #15]
 8009c0e:	7b7a      	ldrb	r2, [r7, #13]
 8009c10:	4909      	ldr	r1, [pc, #36]	; (8009c38 <UARTEx_SetNbDataToProcess+0x94>)
 8009c12:	5c8a      	ldrb	r2, [r1, r2]
 8009c14:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009c18:	7b7a      	ldrb	r2, [r7, #13]
 8009c1a:	4908      	ldr	r1, [pc, #32]	; (8009c3c <UARTEx_SetNbDataToProcess+0x98>)
 8009c1c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c1e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c22:	b29a      	uxth	r2, r3
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009c2a:	bf00      	nop
 8009c2c:	3714      	adds	r7, #20
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c34:	4770      	bx	lr
 8009c36:	bf00      	nop
 8009c38:	0800d274 	.word	0x0800d274
 8009c3c:	0800d27c 	.word	0x0800d27c

08009c40 <__NVIC_SetPriority>:
{
 8009c40:	b480      	push	{r7}
 8009c42:	b083      	sub	sp, #12
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	4603      	mov	r3, r0
 8009c48:	6039      	str	r1, [r7, #0]
 8009c4a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8009c4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	db0a      	blt.n	8009c6a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	b2da      	uxtb	r2, r3
 8009c58:	490c      	ldr	r1, [pc, #48]	; (8009c8c <__NVIC_SetPriority+0x4c>)
 8009c5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009c5e:	0112      	lsls	r2, r2, #4
 8009c60:	b2d2      	uxtb	r2, r2
 8009c62:	440b      	add	r3, r1
 8009c64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009c68:	e00a      	b.n	8009c80 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	b2da      	uxtb	r2, r3
 8009c6e:	4908      	ldr	r1, [pc, #32]	; (8009c90 <__NVIC_SetPriority+0x50>)
 8009c70:	88fb      	ldrh	r3, [r7, #6]
 8009c72:	f003 030f 	and.w	r3, r3, #15
 8009c76:	3b04      	subs	r3, #4
 8009c78:	0112      	lsls	r2, r2, #4
 8009c7a:	b2d2      	uxtb	r2, r2
 8009c7c:	440b      	add	r3, r1
 8009c7e:	761a      	strb	r2, [r3, #24]
}
 8009c80:	bf00      	nop
 8009c82:	370c      	adds	r7, #12
 8009c84:	46bd      	mov	sp, r7
 8009c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8a:	4770      	bx	lr
 8009c8c:	e000e100 	.word	0xe000e100
 8009c90:	e000ed00 	.word	0xe000ed00

08009c94 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009c94:	b580      	push	{r7, lr}
 8009c96:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009c98:	4b05      	ldr	r3, [pc, #20]	; (8009cb0 <SysTick_Handler+0x1c>)
 8009c9a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009c9c:	f002 f920 	bl	800bee0 <xTaskGetSchedulerState>
 8009ca0:	4603      	mov	r3, r0
 8009ca2:	2b01      	cmp	r3, #1
 8009ca4:	d001      	beq.n	8009caa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009ca6:	f002 ff3f 	bl	800cb28 <xPortSysTickHandler>
  }
}
 8009caa:	bf00      	nop
 8009cac:	bd80      	pop	{r7, pc}
 8009cae:	bf00      	nop
 8009cb0:	e000e010 	.word	0xe000e010

08009cb4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009cb8:	2100      	movs	r1, #0
 8009cba:	f06f 0004 	mvn.w	r0, #4
 8009cbe:	f7ff ffbf 	bl	8009c40 <__NVIC_SetPriority>
#endif
}
 8009cc2:	bf00      	nop
 8009cc4:	bd80      	pop	{r7, pc}
	...

08009cc8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b082      	sub	sp, #8
 8009ccc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009cce:	f3ef 8305 	mrs	r3, IPSR
 8009cd2:	603b      	str	r3, [r7, #0]
  return(result);
 8009cd4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d003      	beq.n	8009ce2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009cda:	f06f 0305 	mvn.w	r3, #5
 8009cde:	607b      	str	r3, [r7, #4]
 8009ce0:	e00f      	b.n	8009d02 <osKernelInitialize+0x3a>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009ce2:	4b0a      	ldr	r3, [pc, #40]	; (8009d0c <osKernelInitialize+0x44>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d108      	bne.n	8009cfc <osKernelInitialize+0x34>
      #if defined(USE_TRACE_EVENT_RECORDER)
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
 8009cea:	4809      	ldr	r0, [pc, #36]	; (8009d10 <osKernelInitialize+0x48>)
 8009cec:	f003 f910 	bl	800cf10 <vPortDefineHeapRegions>
      #endif
      KernelState = osKernelReady;
 8009cf0:	4b06      	ldr	r3, [pc, #24]	; (8009d0c <osKernelInitialize+0x44>)
 8009cf2:	2201      	movs	r2, #1
 8009cf4:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	607b      	str	r3, [r7, #4]
 8009cfa:	e002      	b.n	8009d02 <osKernelInitialize+0x3a>
    } else {
      stat = osError;
 8009cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8009d00:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009d02:	687b      	ldr	r3, [r7, #4]
}
 8009d04:	4618      	mov	r0, r3
 8009d06:	3708      	adds	r7, #8
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	bd80      	pop	{r7, pc}
 8009d0c:	2000012c 	.word	0x2000012c
 8009d10:	20000014 	.word	0x20000014

08009d14 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b082      	sub	sp, #8
 8009d18:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009d1a:	f3ef 8305 	mrs	r3, IPSR
 8009d1e:	603b      	str	r3, [r7, #0]
  return(result);
 8009d20:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d003      	beq.n	8009d2e <osKernelStart+0x1a>
    stat = osErrorISR;
 8009d26:	f06f 0305 	mvn.w	r3, #5
 8009d2a:	607b      	str	r3, [r7, #4]
 8009d2c:	e010      	b.n	8009d50 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009d2e:	4b0b      	ldr	r3, [pc, #44]	; (8009d5c <osKernelStart+0x48>)
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	2b01      	cmp	r3, #1
 8009d34:	d109      	bne.n	8009d4a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009d36:	f7ff ffbd 	bl	8009cb4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009d3a:	4b08      	ldr	r3, [pc, #32]	; (8009d5c <osKernelStart+0x48>)
 8009d3c:	2202      	movs	r2, #2
 8009d3e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009d40:	f001 fbba 	bl	800b4b8 <vTaskStartScheduler>
      stat = osOK;
 8009d44:	2300      	movs	r3, #0
 8009d46:	607b      	str	r3, [r7, #4]
 8009d48:	e002      	b.n	8009d50 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8009d4e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009d50:	687b      	ldr	r3, [r7, #4]
}
 8009d52:	4618      	mov	r0, r3
 8009d54:	3708      	adds	r7, #8
 8009d56:	46bd      	mov	sp, r7
 8009d58:	bd80      	pop	{r7, pc}
 8009d5a:	bf00      	nop
 8009d5c:	2000012c 	.word	0x2000012c

08009d60 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b08e      	sub	sp, #56	; 0x38
 8009d64:	af04      	add	r7, sp, #16
 8009d66:	60f8      	str	r0, [r7, #12]
 8009d68:	60b9      	str	r1, [r7, #8]
 8009d6a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009d70:	f3ef 8305 	mrs	r3, IPSR
 8009d74:	617b      	str	r3, [r7, #20]
  return(result);
 8009d76:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d17e      	bne.n	8009e7a <osThreadNew+0x11a>
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d07b      	beq.n	8009e7a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009d82:	2380      	movs	r3, #128	; 0x80
 8009d84:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009d86:	2318      	movs	r3, #24
 8009d88:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8009d92:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d045      	beq.n	8009e26 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d002      	beq.n	8009da8 <osThreadNew+0x48>
        name = attr->name;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	699b      	ldr	r3, [r3, #24]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d002      	beq.n	8009db6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	699b      	ldr	r3, [r3, #24]
 8009db4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009db6:	69fb      	ldr	r3, [r7, #28]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d008      	beq.n	8009dce <osThreadNew+0x6e>
 8009dbc:	69fb      	ldr	r3, [r7, #28]
 8009dbe:	2b38      	cmp	r3, #56	; 0x38
 8009dc0:	d805      	bhi.n	8009dce <osThreadNew+0x6e>
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	685b      	ldr	r3, [r3, #4]
 8009dc6:	f003 0301 	and.w	r3, r3, #1
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d001      	beq.n	8009dd2 <osThreadNew+0x72>
        return (NULL);
 8009dce:	2300      	movs	r3, #0
 8009dd0:	e054      	b.n	8009e7c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	695b      	ldr	r3, [r3, #20]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d003      	beq.n	8009de2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	695b      	ldr	r3, [r3, #20]
 8009dde:	089b      	lsrs	r3, r3, #2
 8009de0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	689b      	ldr	r3, [r3, #8]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d00e      	beq.n	8009e08 <osThreadNew+0xa8>
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	68db      	ldr	r3, [r3, #12]
 8009dee:	2b5b      	cmp	r3, #91	; 0x5b
 8009df0:	d90a      	bls.n	8009e08 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d006      	beq.n	8009e08 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	695b      	ldr	r3, [r3, #20]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d002      	beq.n	8009e08 <osThreadNew+0xa8>
        mem = 1;
 8009e02:	2301      	movs	r3, #1
 8009e04:	61bb      	str	r3, [r7, #24]
 8009e06:	e010      	b.n	8009e2a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	689b      	ldr	r3, [r3, #8]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d10c      	bne.n	8009e2a <osThreadNew+0xca>
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	68db      	ldr	r3, [r3, #12]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d108      	bne.n	8009e2a <osThreadNew+0xca>
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	691b      	ldr	r3, [r3, #16]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d104      	bne.n	8009e2a <osThreadNew+0xca>
          mem = 0;
 8009e20:	2300      	movs	r3, #0
 8009e22:	61bb      	str	r3, [r7, #24]
 8009e24:	e001      	b.n	8009e2a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009e26:	2300      	movs	r3, #0
 8009e28:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009e2a:	69bb      	ldr	r3, [r7, #24]
 8009e2c:	2b01      	cmp	r3, #1
 8009e2e:	d110      	bne.n	8009e52 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009e34:	687a      	ldr	r2, [r7, #4]
 8009e36:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009e38:	9202      	str	r2, [sp, #8]
 8009e3a:	9301      	str	r3, [sp, #4]
 8009e3c:	69fb      	ldr	r3, [r7, #28]
 8009e3e:	9300      	str	r3, [sp, #0]
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	6a3a      	ldr	r2, [r7, #32]
 8009e44:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009e46:	68f8      	ldr	r0, [r7, #12]
 8009e48:	f001 f960 	bl	800b10c <xTaskCreateStatic>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	613b      	str	r3, [r7, #16]
 8009e50:	e013      	b.n	8009e7a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009e52:	69bb      	ldr	r3, [r7, #24]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d110      	bne.n	8009e7a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009e58:	6a3b      	ldr	r3, [r7, #32]
 8009e5a:	b29a      	uxth	r2, r3
 8009e5c:	f107 0310 	add.w	r3, r7, #16
 8009e60:	9301      	str	r3, [sp, #4]
 8009e62:	69fb      	ldr	r3, [r7, #28]
 8009e64:	9300      	str	r3, [sp, #0]
 8009e66:	68bb      	ldr	r3, [r7, #8]
 8009e68:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009e6a:	68f8      	ldr	r0, [r7, #12]
 8009e6c:	f001 f9ab 	bl	800b1c6 <xTaskCreate>
 8009e70:	4603      	mov	r3, r0
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	d001      	beq.n	8009e7a <osThreadNew+0x11a>
            hTask = NULL;
 8009e76:	2300      	movs	r3, #0
 8009e78:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009e7a:	693b      	ldr	r3, [r7, #16]
}
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	3728      	adds	r7, #40	; 0x28
 8009e80:	46bd      	mov	sp, r7
 8009e82:	bd80      	pop	{r7, pc}

08009e84 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b084      	sub	sp, #16
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e8c:	f3ef 8305 	mrs	r3, IPSR
 8009e90:	60bb      	str	r3, [r7, #8]
  return(result);
 8009e92:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d003      	beq.n	8009ea0 <osDelay+0x1c>
    stat = osErrorISR;
 8009e98:	f06f 0305 	mvn.w	r3, #5
 8009e9c:	60fb      	str	r3, [r7, #12]
 8009e9e:	e007      	b.n	8009eb0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d002      	beq.n	8009eb0 <osDelay+0x2c>
      vTaskDelay(ticks);
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f001 fad0 	bl	800b450 <vTaskDelay>
    }
  }

  return (stat);
 8009eb0:	68fb      	ldr	r3, [r7, #12]
}
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	3710      	adds	r7, #16
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	bd80      	pop	{r7, pc}

08009eba <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8009eba:	b580      	push	{r7, lr}
 8009ebc:	b086      	sub	sp, #24
 8009ebe:	af00      	add	r7, sp, #0
 8009ec0:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ec6:	f3ef 8305 	mrs	r3, IPSR
 8009eca:	60fb      	str	r3, [r7, #12]
  return(result);
 8009ecc:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d12d      	bne.n	8009f2e <osEventFlagsNew+0x74>
    mem = -1;
 8009ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8009ed6:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d015      	beq.n	8009f0a <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	689b      	ldr	r3, [r3, #8]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d006      	beq.n	8009ef4 <osEventFlagsNew+0x3a>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	68db      	ldr	r3, [r3, #12]
 8009eea:	2b1f      	cmp	r3, #31
 8009eec:	d902      	bls.n	8009ef4 <osEventFlagsNew+0x3a>
        mem = 1;
 8009eee:	2301      	movs	r3, #1
 8009ef0:	613b      	str	r3, [r7, #16]
 8009ef2:	e00c      	b.n	8009f0e <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	689b      	ldr	r3, [r3, #8]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d108      	bne.n	8009f0e <osEventFlagsNew+0x54>
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	68db      	ldr	r3, [r3, #12]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d104      	bne.n	8009f0e <osEventFlagsNew+0x54>
          mem = 0;
 8009f04:	2300      	movs	r3, #0
 8009f06:	613b      	str	r3, [r7, #16]
 8009f08:	e001      	b.n	8009f0e <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8009f0e:	693b      	ldr	r3, [r7, #16]
 8009f10:	2b01      	cmp	r3, #1
 8009f12:	d106      	bne.n	8009f22 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	689b      	ldr	r3, [r3, #8]
 8009f18:	4618      	mov	r0, r3
 8009f1a:	f000 f90d 	bl	800a138 <xEventGroupCreateStatic>
 8009f1e:	6178      	str	r0, [r7, #20]
 8009f20:	e005      	b.n	8009f2e <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8009f22:	693b      	ldr	r3, [r7, #16]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d102      	bne.n	8009f2e <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8009f28:	f000 f93d 	bl	800a1a6 <xEventGroupCreate>
 8009f2c:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8009f2e:	697b      	ldr	r3, [r7, #20]
}
 8009f30:	4618      	mov	r0, r3
 8009f32:	3718      	adds	r7, #24
 8009f34:	46bd      	mov	sp, r7
 8009f36:	bd80      	pop	{r7, pc}

08009f38 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b086      	sub	sp, #24
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
 8009f40:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8009f46:	693b      	ldr	r3, [r7, #16]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d004      	beq.n	8009f56 <osEventFlagsSet+0x1e>
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d003      	beq.n	8009f5e <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8009f56:	f06f 0303 	mvn.w	r3, #3
 8009f5a:	617b      	str	r3, [r7, #20]
 8009f5c:	e028      	b.n	8009fb0 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f5e:	f3ef 8305 	mrs	r3, IPSR
 8009f62:	60fb      	str	r3, [r7, #12]
  return(result);
 8009f64:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d01d      	beq.n	8009fa6 <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8009f6e:	f107 0308 	add.w	r3, r7, #8
 8009f72:	461a      	mov	r2, r3
 8009f74:	6839      	ldr	r1, [r7, #0]
 8009f76:	6938      	ldr	r0, [r7, #16]
 8009f78:	f000 fb14 	bl	800a5a4 <xEventGroupSetBitsFromISR>
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d103      	bne.n	8009f8a <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 8009f82:	f06f 0302 	mvn.w	r3, #2
 8009f86:	617b      	str	r3, [r7, #20]
 8009f88:	e012      	b.n	8009fb0 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8009f8e:	68bb      	ldr	r3, [r7, #8]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d00d      	beq.n	8009fb0 <osEventFlagsSet+0x78>
 8009f94:	4b09      	ldr	r3, [pc, #36]	; (8009fbc <osEventFlagsSet+0x84>)
 8009f96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f9a:	601a      	str	r2, [r3, #0]
 8009f9c:	f3bf 8f4f 	dsb	sy
 8009fa0:	f3bf 8f6f 	isb	sy
 8009fa4:	e004      	b.n	8009fb0 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8009fa6:	6839      	ldr	r1, [r7, #0]
 8009fa8:	6938      	ldr	r0, [r7, #16]
 8009faa:	f000 fa41 	bl	800a430 <xEventGroupSetBits>
 8009fae:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8009fb0:	697b      	ldr	r3, [r7, #20]
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3718      	adds	r7, #24
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}
 8009fba:	bf00      	nop
 8009fbc:	e000ed04 	.word	0xe000ed04

08009fc0 <osEventFlagsGet>:
  }

  return (rflags);
}

uint32_t osEventFlagsGet (osEventFlagsId_t ef_id) {
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b086      	sub	sp, #24
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if (ef_id == NULL) {
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d102      	bne.n	8009fd8 <osEventFlagsGet+0x18>
    rflags = 0U;
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	617b      	str	r3, [r7, #20]
 8009fd6:	e00f      	b.n	8009ff8 <osEventFlagsGet+0x38>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009fd8:	f3ef 8305 	mrs	r3, IPSR
 8009fdc:	60fb      	str	r3, [r7, #12]
  return(result);
 8009fde:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d004      	beq.n	8009fee <osEventFlagsGet+0x2e>
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8009fe4:	6938      	ldr	r0, [r7, #16]
 8009fe6:	f000 f9ff 	bl	800a3e8 <xEventGroupGetBitsFromISR>
 8009fea:	6178      	str	r0, [r7, #20]
 8009fec:	e004      	b.n	8009ff8 <osEventFlagsGet+0x38>
  }
  else {
    rflags = xEventGroupGetBits (hEventGroup);
 8009fee:	2100      	movs	r1, #0
 8009ff0:	6938      	ldr	r0, [r7, #16]
 8009ff2:	f000 f9c1 	bl	800a378 <xEventGroupClearBits>
 8009ff6:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8009ff8:	697b      	ldr	r3, [r7, #20]
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3718      	adds	r7, #24
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}

0800a002 <osEventFlagsWait>:

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 800a002:	b580      	push	{r7, lr}
 800a004:	b08c      	sub	sp, #48	; 0x30
 800a006:	af02      	add	r7, sp, #8
 800a008:	60f8      	str	r0, [r7, #12]
 800a00a:	60b9      	str	r1, [r7, #8]
 800a00c:	607a      	str	r2, [r7, #4]
 800a00e:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800a014:	69bb      	ldr	r3, [r7, #24]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d004      	beq.n	800a024 <osEventFlagsWait+0x22>
 800a01a:	68bb      	ldr	r3, [r7, #8]
 800a01c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a020:	2b00      	cmp	r3, #0
 800a022:	d003      	beq.n	800a02c <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 800a024:	f06f 0303 	mvn.w	r3, #3
 800a028:	61fb      	str	r3, [r7, #28]
 800a02a:	e04b      	b.n	800a0c4 <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a02c:	f3ef 8305 	mrs	r3, IPSR
 800a030:	617b      	str	r3, [r7, #20]
  return(result);
 800a032:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800a034:	2b00      	cmp	r3, #0
 800a036:	d003      	beq.n	800a040 <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 800a038:	f06f 0305 	mvn.w	r3, #5
 800a03c:	61fb      	str	r3, [r7, #28]
 800a03e:	e041      	b.n	800a0c4 <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f003 0301 	and.w	r3, r3, #1
 800a046:	2b00      	cmp	r3, #0
 800a048:	d002      	beq.n	800a050 <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 800a04a:	2301      	movs	r3, #1
 800a04c:	627b      	str	r3, [r7, #36]	; 0x24
 800a04e:	e001      	b.n	800a054 <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 800a050:	2300      	movs	r3, #0
 800a052:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f003 0302 	and.w	r3, r3, #2
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d002      	beq.n	800a064 <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 800a05e:	2300      	movs	r3, #0
 800a060:	623b      	str	r3, [r7, #32]
 800a062:	e001      	b.n	800a068 <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 800a064:	2301      	movs	r3, #1
 800a066:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	9300      	str	r3, [sp, #0]
 800a06c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a06e:	6a3a      	ldr	r2, [r7, #32]
 800a070:	68b9      	ldr	r1, [r7, #8]
 800a072:	69b8      	ldr	r0, [r7, #24]
 800a074:	f000 f8b2 	bl	800a1dc <xEventGroupWaitBits>
 800a078:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	f003 0301 	and.w	r3, r3, #1
 800a080:	2b00      	cmp	r3, #0
 800a082:	d010      	beq.n	800a0a6 <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 800a084:	68ba      	ldr	r2, [r7, #8]
 800a086:	69fb      	ldr	r3, [r7, #28]
 800a088:	4013      	ands	r3, r2
 800a08a:	68ba      	ldr	r2, [r7, #8]
 800a08c:	429a      	cmp	r2, r3
 800a08e:	d019      	beq.n	800a0c4 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d003      	beq.n	800a09e <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 800a096:	f06f 0301 	mvn.w	r3, #1
 800a09a:	61fb      	str	r3, [r7, #28]
 800a09c:	e012      	b.n	800a0c4 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 800a09e:	f06f 0302 	mvn.w	r3, #2
 800a0a2:	61fb      	str	r3, [r7, #28]
 800a0a4:	e00e      	b.n	800a0c4 <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 800a0a6:	68ba      	ldr	r2, [r7, #8]
 800a0a8:	69fb      	ldr	r3, [r7, #28]
 800a0aa:	4013      	ands	r3, r2
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d109      	bne.n	800a0c4 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d003      	beq.n	800a0be <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 800a0b6:	f06f 0301 	mvn.w	r3, #1
 800a0ba:	61fb      	str	r3, [r7, #28]
 800a0bc:	e002      	b.n	800a0c4 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 800a0be:	f06f 0302 	mvn.w	r3, #2
 800a0c2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 800a0c4:	69fb      	ldr	r3, [r7, #28]
}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	3728      	adds	r7, #40	; 0x28
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bd80      	pop	{r7, pc}
	...

0800a0d0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a0d0:	b480      	push	{r7}
 800a0d2:	b085      	sub	sp, #20
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	60f8      	str	r0, [r7, #12]
 800a0d8:	60b9      	str	r1, [r7, #8]
 800a0da:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	4a07      	ldr	r2, [pc, #28]	; (800a0fc <vApplicationGetIdleTaskMemory+0x2c>)
 800a0e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	4a06      	ldr	r2, [pc, #24]	; (800a100 <vApplicationGetIdleTaskMemory+0x30>)
 800a0e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2280      	movs	r2, #128	; 0x80
 800a0ec:	601a      	str	r2, [r3, #0]
}
 800a0ee:	bf00      	nop
 800a0f0:	3714      	adds	r7, #20
 800a0f2:	46bd      	mov	sp, r7
 800a0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f8:	4770      	bx	lr
 800a0fa:	bf00      	nop
 800a0fc:	20008130 	.word	0x20008130
 800a100:	2000818c 	.word	0x2000818c

0800a104 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a104:	b480      	push	{r7}
 800a106:	b085      	sub	sp, #20
 800a108:	af00      	add	r7, sp, #0
 800a10a:	60f8      	str	r0, [r7, #12]
 800a10c:	60b9      	str	r1, [r7, #8]
 800a10e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	4a07      	ldr	r2, [pc, #28]	; (800a130 <vApplicationGetTimerTaskMemory+0x2c>)
 800a114:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	4a06      	ldr	r2, [pc, #24]	; (800a134 <vApplicationGetTimerTaskMemory+0x30>)
 800a11a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a122:	601a      	str	r2, [r3, #0]
}
 800a124:	bf00      	nop
 800a126:	3714      	adds	r7, #20
 800a128:	46bd      	mov	sp, r7
 800a12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12e:	4770      	bx	lr
 800a130:	2000838c 	.word	0x2000838c
 800a134:	200083e8 	.word	0x200083e8

0800a138 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b086      	sub	sp, #24
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d10a      	bne.n	800a15c <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a14a:	f383 8811 	msr	BASEPRI, r3
 800a14e:	f3bf 8f6f 	isb	sy
 800a152:	f3bf 8f4f 	dsb	sy
 800a156:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a158:	bf00      	nop
 800a15a:	e7fe      	b.n	800a15a <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800a15c:	2320      	movs	r3, #32
 800a15e:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	2b20      	cmp	r3, #32
 800a164:	d00a      	beq.n	800a17c <xEventGroupCreateStatic+0x44>
	__asm volatile
 800a166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a16a:	f383 8811 	msr	BASEPRI, r3
 800a16e:	f3bf 8f6f 	isb	sy
 800a172:	f3bf 8f4f 	dsb	sy
 800a176:	60fb      	str	r3, [r7, #12]
}
 800a178:	bf00      	nop
 800a17a:	e7fe      	b.n	800a17a <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d00a      	beq.n	800a19c <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 800a186:	697b      	ldr	r3, [r7, #20]
 800a188:	2200      	movs	r2, #0
 800a18a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800a18c:	697b      	ldr	r3, [r7, #20]
 800a18e:	3304      	adds	r3, #4
 800a190:	4618      	mov	r0, r3
 800a192:	f000 fa1b 	bl	800a5cc <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	2201      	movs	r2, #1
 800a19a:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 800a19c:	697b      	ldr	r3, [r7, #20]
	}
 800a19e:	4618      	mov	r0, r3
 800a1a0:	3718      	adds	r7, #24
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}

0800a1a6 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800a1a6:	b580      	push	{r7, lr}
 800a1a8:	b082      	sub	sp, #8
 800a1aa:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800a1ac:	2020      	movs	r0, #32
 800a1ae:	f002 fd4b 	bl	800cc48 <pvPortMalloc>
 800a1b2:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d00a      	beq.n	800a1d0 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2200      	movs	r2, #0
 800a1be:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	3304      	adds	r3, #4
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	f000 fa01 	bl	800a5cc <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800a1d0:	687b      	ldr	r3, [r7, #4]
	}
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	3708      	adds	r7, #8
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bd80      	pop	{r7, pc}
	...

0800a1dc <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b090      	sub	sp, #64	; 0x40
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	60f8      	str	r0, [r7, #12]
 800a1e4:	60b9      	str	r1, [r7, #8]
 800a1e6:	607a      	str	r2, [r7, #4]
 800a1e8:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d10a      	bne.n	800a212 <xEventGroupWaitBits+0x36>
	__asm volatile
 800a1fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a200:	f383 8811 	msr	BASEPRI, r3
 800a204:	f3bf 8f6f 	isb	sy
 800a208:	f3bf 8f4f 	dsb	sy
 800a20c:	623b      	str	r3, [r7, #32]
}
 800a20e:	bf00      	nop
 800a210:	e7fe      	b.n	800a210 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800a212:	68bb      	ldr	r3, [r7, #8]
 800a214:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d00a      	beq.n	800a232 <xEventGroupWaitBits+0x56>
	__asm volatile
 800a21c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a220:	f383 8811 	msr	BASEPRI, r3
 800a224:	f3bf 8f6f 	isb	sy
 800a228:	f3bf 8f4f 	dsb	sy
 800a22c:	61fb      	str	r3, [r7, #28]
}
 800a22e:	bf00      	nop
 800a230:	e7fe      	b.n	800a230 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d10a      	bne.n	800a24e <xEventGroupWaitBits+0x72>
	__asm volatile
 800a238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a23c:	f383 8811 	msr	BASEPRI, r3
 800a240:	f3bf 8f6f 	isb	sy
 800a244:	f3bf 8f4f 	dsb	sy
 800a248:	61bb      	str	r3, [r7, #24]
}
 800a24a:	bf00      	nop
 800a24c:	e7fe      	b.n	800a24c <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a24e:	f001 fe47 	bl	800bee0 <xTaskGetSchedulerState>
 800a252:	4603      	mov	r3, r0
 800a254:	2b00      	cmp	r3, #0
 800a256:	d102      	bne.n	800a25e <xEventGroupWaitBits+0x82>
 800a258:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d101      	bne.n	800a262 <xEventGroupWaitBits+0x86>
 800a25e:	2301      	movs	r3, #1
 800a260:	e000      	b.n	800a264 <xEventGroupWaitBits+0x88>
 800a262:	2300      	movs	r3, #0
 800a264:	2b00      	cmp	r3, #0
 800a266:	d10a      	bne.n	800a27e <xEventGroupWaitBits+0xa2>
	__asm volatile
 800a268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a26c:	f383 8811 	msr	BASEPRI, r3
 800a270:	f3bf 8f6f 	isb	sy
 800a274:	f3bf 8f4f 	dsb	sy
 800a278:	617b      	str	r3, [r7, #20]
}
 800a27a:	bf00      	nop
 800a27c:	e7fe      	b.n	800a27c <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 800a27e:	f001 f981 	bl	800b584 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800a282:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800a288:	683a      	ldr	r2, [r7, #0]
 800a28a:	68b9      	ldr	r1, [r7, #8]
 800a28c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a28e:	f000 f967 	bl	800a560 <prvTestWaitCondition>
 800a292:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 800a294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a296:	2b00      	cmp	r3, #0
 800a298:	d00e      	beq.n	800a2b8 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800a29a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a29c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800a29e:	2300      	movs	r3, #0
 800a2a0:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d028      	beq.n	800a2fa <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800a2a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2aa:	681a      	ldr	r2, [r3, #0]
 800a2ac:	68bb      	ldr	r3, [r7, #8]
 800a2ae:	43db      	mvns	r3, r3
 800a2b0:	401a      	ands	r2, r3
 800a2b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2b4:	601a      	str	r2, [r3, #0]
 800a2b6:	e020      	b.n	800a2fa <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800a2b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d104      	bne.n	800a2c8 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800a2be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2c0:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	633b      	str	r3, [r7, #48]	; 0x30
 800a2c6:	e018      	b.n	800a2fa <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d003      	beq.n	800a2d6 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800a2ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a2d4:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d003      	beq.n	800a2e4 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800a2dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2de:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a2e2:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800a2e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2e6:	1d18      	adds	r0, r3, #4
 800a2e8:	68ba      	ldr	r2, [r7, #8]
 800a2ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2ec:	4313      	orrs	r3, r2
 800a2ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a2f0:	4619      	mov	r1, r3
 800a2f2:	f001 fb6b 	bl	800b9cc <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800a2fa:	f001 f951 	bl	800b5a0 <xTaskResumeAll>
 800a2fe:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800a300:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a302:	2b00      	cmp	r3, #0
 800a304:	d031      	beq.n	800a36a <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 800a306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d107      	bne.n	800a31c <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 800a30c:	4b19      	ldr	r3, [pc, #100]	; (800a374 <xEventGroupWaitBits+0x198>)
 800a30e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a312:	601a      	str	r2, [r3, #0]
 800a314:	f3bf 8f4f 	dsb	sy
 800a318:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800a31c:	f001 fe6c 	bl	800bff8 <uxTaskResetEventItemValue>
 800a320:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800a322:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a324:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d11a      	bne.n	800a362 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 800a32c:	f002 fb6a 	bl	800ca04 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800a330:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800a336:	683a      	ldr	r2, [r7, #0]
 800a338:	68b9      	ldr	r1, [r7, #8]
 800a33a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a33c:	f000 f910 	bl	800a560 <prvTestWaitCondition>
 800a340:	4603      	mov	r3, r0
 800a342:	2b00      	cmp	r3, #0
 800a344:	d009      	beq.n	800a35a <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d006      	beq.n	800a35a <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800a34c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a34e:	681a      	ldr	r2, [r3, #0]
 800a350:	68bb      	ldr	r3, [r7, #8]
 800a352:	43db      	mvns	r3, r3
 800a354:	401a      	ands	r2, r3
 800a356:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a358:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800a35a:	2301      	movs	r3, #1
 800a35c:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 800a35e:	f002 fb81 	bl	800ca64 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800a362:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a364:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a368:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800a36a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a36c:	4618      	mov	r0, r3
 800a36e:	3740      	adds	r7, #64	; 0x40
 800a370:	46bd      	mov	sp, r7
 800a372:	bd80      	pop	{r7, pc}
 800a374:	e000ed04 	.word	0xe000ed04

0800a378 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b086      	sub	sp, #24
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
 800a380:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d10a      	bne.n	800a3a2 <xEventGroupClearBits+0x2a>
	__asm volatile
 800a38c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a390:	f383 8811 	msr	BASEPRI, r3
 800a394:	f3bf 8f6f 	isb	sy
 800a398:	f3bf 8f4f 	dsb	sy
 800a39c:	60fb      	str	r3, [r7, #12]
}
 800a39e:	bf00      	nop
 800a3a0:	e7fe      	b.n	800a3a0 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d00a      	beq.n	800a3c2 <xEventGroupClearBits+0x4a>
	__asm volatile
 800a3ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3b0:	f383 8811 	msr	BASEPRI, r3
 800a3b4:	f3bf 8f6f 	isb	sy
 800a3b8:	f3bf 8f4f 	dsb	sy
 800a3bc:	60bb      	str	r3, [r7, #8]
}
 800a3be:	bf00      	nop
 800a3c0:	e7fe      	b.n	800a3c0 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 800a3c2:	f002 fb1f 	bl	800ca04 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 800a3c6:	697b      	ldr	r3, [r7, #20]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800a3cc:	697b      	ldr	r3, [r7, #20]
 800a3ce:	681a      	ldr	r2, [r3, #0]
 800a3d0:	683b      	ldr	r3, [r7, #0]
 800a3d2:	43db      	mvns	r3, r3
 800a3d4:	401a      	ands	r2, r3
 800a3d6:	697b      	ldr	r3, [r7, #20]
 800a3d8:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 800a3da:	f002 fb43 	bl	800ca64 <vPortExitCritical>

	return uxReturn;
 800a3de:	693b      	ldr	r3, [r7, #16]
}
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	3718      	adds	r7, #24
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	bd80      	pop	{r7, pc}

0800a3e8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b089      	sub	sp, #36	; 0x24
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a3f4:	f3ef 8211 	mrs	r2, BASEPRI
 800a3f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3fc:	f383 8811 	msr	BASEPRI, r3
 800a400:	f3bf 8f6f 	isb	sy
 800a404:	f3bf 8f4f 	dsb	sy
 800a408:	60fa      	str	r2, [r7, #12]
 800a40a:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a40c:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a40e:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 800a410:	69fb      	ldr	r3, [r7, #28]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	617b      	str	r3, [r7, #20]
 800a416:	69bb      	ldr	r3, [r7, #24]
 800a418:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a41a:	693b      	ldr	r3, [r7, #16]
 800a41c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a420:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 800a422:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 800a424:	4618      	mov	r0, r3
 800a426:	3724      	adds	r7, #36	; 0x24
 800a428:	46bd      	mov	sp, r7
 800a42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42e:	4770      	bx	lr

0800a430 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b08e      	sub	sp, #56	; 0x38
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
 800a438:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800a43a:	2300      	movs	r3, #0
 800a43c:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800a442:	2300      	movs	r3, #0
 800a444:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d10a      	bne.n	800a462 <xEventGroupSetBits+0x32>
	__asm volatile
 800a44c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a450:	f383 8811 	msr	BASEPRI, r3
 800a454:	f3bf 8f6f 	isb	sy
 800a458:	f3bf 8f4f 	dsb	sy
 800a45c:	613b      	str	r3, [r7, #16]
}
 800a45e:	bf00      	nop
 800a460:	e7fe      	b.n	800a460 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d00a      	beq.n	800a482 <xEventGroupSetBits+0x52>
	__asm volatile
 800a46c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a470:	f383 8811 	msr	BASEPRI, r3
 800a474:	f3bf 8f6f 	isb	sy
 800a478:	f3bf 8f4f 	dsb	sy
 800a47c:	60fb      	str	r3, [r7, #12]
}
 800a47e:	bf00      	nop
 800a480:	e7fe      	b.n	800a480 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800a482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a484:	3304      	adds	r3, #4
 800a486:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a48a:	3308      	adds	r3, #8
 800a48c:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800a48e:	f001 f879 	bl	800b584 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800a492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a494:	68db      	ldr	r3, [r3, #12]
 800a496:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800a498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a49a:	681a      	ldr	r2, [r3, #0]
 800a49c:	683b      	ldr	r3, [r7, #0]
 800a49e:	431a      	orrs	r2, r3
 800a4a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4a2:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800a4a4:	e03c      	b.n	800a520 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 800a4a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4a8:	685b      	ldr	r3, [r3, #4]
 800a4aa:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800a4ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800a4b6:	69bb      	ldr	r3, [r7, #24]
 800a4b8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a4bc:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800a4be:	69bb      	ldr	r3, [r7, #24]
 800a4c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a4c4:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800a4c6:	697b      	ldr	r3, [r7, #20]
 800a4c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d108      	bne.n	800a4e2 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800a4d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4d2:	681a      	ldr	r2, [r3, #0]
 800a4d4:	69bb      	ldr	r3, [r7, #24]
 800a4d6:	4013      	ands	r3, r2
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d00b      	beq.n	800a4f4 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 800a4dc:	2301      	movs	r3, #1
 800a4de:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a4e0:	e008      	b.n	800a4f4 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800a4e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4e4:	681a      	ldr	r2, [r3, #0]
 800a4e6:	69bb      	ldr	r3, [r7, #24]
 800a4e8:	4013      	ands	r3, r2
 800a4ea:	69ba      	ldr	r2, [r7, #24]
 800a4ec:	429a      	cmp	r2, r3
 800a4ee:	d101      	bne.n	800a4f4 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800a4f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d010      	beq.n	800a51c <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800a4fa:	697b      	ldr	r3, [r7, #20]
 800a4fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a500:	2b00      	cmp	r3, #0
 800a502:	d003      	beq.n	800a50c <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800a504:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a506:	69bb      	ldr	r3, [r7, #24]
 800a508:	4313      	orrs	r3, r2
 800a50a:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800a50c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a514:	4619      	mov	r1, r3
 800a516:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800a518:	f001 fb24 	bl	800bb64 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800a51c:	69fb      	ldr	r3, [r7, #28]
 800a51e:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 800a520:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a522:	6a3b      	ldr	r3, [r7, #32]
 800a524:	429a      	cmp	r2, r3
 800a526:	d1be      	bne.n	800a4a6 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800a528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a52a:	681a      	ldr	r2, [r3, #0]
 800a52c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a52e:	43db      	mvns	r3, r3
 800a530:	401a      	ands	r2, r3
 800a532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a534:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800a536:	f001 f833 	bl	800b5a0 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800a53a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a53c:	681b      	ldr	r3, [r3, #0]
}
 800a53e:	4618      	mov	r0, r3
 800a540:	3738      	adds	r7, #56	; 0x38
 800a542:	46bd      	mov	sp, r7
 800a544:	bd80      	pop	{r7, pc}

0800a546 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800a546:	b580      	push	{r7, lr}
 800a548:	b082      	sub	sp, #8
 800a54a:	af00      	add	r7, sp, #0
 800a54c:	6078      	str	r0, [r7, #4]
 800a54e:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800a550:	6839      	ldr	r1, [r7, #0]
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	f7ff ff6c 	bl	800a430 <xEventGroupSetBits>
}
 800a558:	bf00      	nop
 800a55a:	3708      	adds	r7, #8
 800a55c:	46bd      	mov	sp, r7
 800a55e:	bd80      	pop	{r7, pc}

0800a560 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800a560:	b480      	push	{r7}
 800a562:	b087      	sub	sp, #28
 800a564:	af00      	add	r7, sp, #0
 800a566:	60f8      	str	r0, [r7, #12]
 800a568:	60b9      	str	r1, [r7, #8]
 800a56a:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800a56c:	2300      	movs	r3, #0
 800a56e:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d107      	bne.n	800a586 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800a576:	68fa      	ldr	r2, [r7, #12]
 800a578:	68bb      	ldr	r3, [r7, #8]
 800a57a:	4013      	ands	r3, r2
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d00a      	beq.n	800a596 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800a580:	2301      	movs	r3, #1
 800a582:	617b      	str	r3, [r7, #20]
 800a584:	e007      	b.n	800a596 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800a586:	68fa      	ldr	r2, [r7, #12]
 800a588:	68bb      	ldr	r3, [r7, #8]
 800a58a:	4013      	ands	r3, r2
 800a58c:	68ba      	ldr	r2, [r7, #8]
 800a58e:	429a      	cmp	r2, r3
 800a590:	d101      	bne.n	800a596 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800a592:	2301      	movs	r3, #1
 800a594:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800a596:	697b      	ldr	r3, [r7, #20]
}
 800a598:	4618      	mov	r0, r3
 800a59a:	371c      	adds	r7, #28
 800a59c:	46bd      	mov	sp, r7
 800a59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a2:	4770      	bx	lr

0800a5a4 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b086      	sub	sp, #24
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	60f8      	str	r0, [r7, #12]
 800a5ac:	60b9      	str	r1, [r7, #8]
 800a5ae:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	68ba      	ldr	r2, [r7, #8]
 800a5b4:	68f9      	ldr	r1, [r7, #12]
 800a5b6:	4804      	ldr	r0, [pc, #16]	; (800a5c8 <xEventGroupSetBitsFromISR+0x24>)
 800a5b8:	f002 f8da 	bl	800c770 <xTimerPendFunctionCallFromISR>
 800a5bc:	6178      	str	r0, [r7, #20]

		return xReturn;
 800a5be:	697b      	ldr	r3, [r7, #20]
	}
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	3718      	adds	r7, #24
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	bd80      	pop	{r7, pc}
 800a5c8:	0800a547 	.word	0x0800a547

0800a5cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b083      	sub	sp, #12
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	f103 0208 	add.w	r2, r3, #8
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	f04f 32ff 	mov.w	r2, #4294967295
 800a5e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	f103 0208 	add.w	r2, r3, #8
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	f103 0208 	add.w	r2, r3, #8
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a600:	bf00      	nop
 800a602:	370c      	adds	r7, #12
 800a604:	46bd      	mov	sp, r7
 800a606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60a:	4770      	bx	lr

0800a60c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a60c:	b480      	push	{r7}
 800a60e:	b083      	sub	sp, #12
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2200      	movs	r2, #0
 800a618:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a61a:	bf00      	nop
 800a61c:	370c      	adds	r7, #12
 800a61e:	46bd      	mov	sp, r7
 800a620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a624:	4770      	bx	lr

0800a626 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a626:	b480      	push	{r7}
 800a628:	b085      	sub	sp, #20
 800a62a:	af00      	add	r7, sp, #0
 800a62c:	6078      	str	r0, [r7, #4]
 800a62e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	68fa      	ldr	r2, [r7, #12]
 800a63a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	689a      	ldr	r2, [r3, #8]
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	689b      	ldr	r3, [r3, #8]
 800a648:	683a      	ldr	r2, [r7, #0]
 800a64a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	683a      	ldr	r2, [r7, #0]
 800a650:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a652:	683b      	ldr	r3, [r7, #0]
 800a654:	687a      	ldr	r2, [r7, #4]
 800a656:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	1c5a      	adds	r2, r3, #1
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	601a      	str	r2, [r3, #0]
}
 800a662:	bf00      	nop
 800a664:	3714      	adds	r7, #20
 800a666:	46bd      	mov	sp, r7
 800a668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66c:	4770      	bx	lr

0800a66e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a66e:	b480      	push	{r7}
 800a670:	b085      	sub	sp, #20
 800a672:	af00      	add	r7, sp, #0
 800a674:	6078      	str	r0, [r7, #4]
 800a676:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a684:	d103      	bne.n	800a68e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	691b      	ldr	r3, [r3, #16]
 800a68a:	60fb      	str	r3, [r7, #12]
 800a68c:	e00c      	b.n	800a6a8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	3308      	adds	r3, #8
 800a692:	60fb      	str	r3, [r7, #12]
 800a694:	e002      	b.n	800a69c <vListInsert+0x2e>
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	685b      	ldr	r3, [r3, #4]
 800a69a:	60fb      	str	r3, [r7, #12]
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	685b      	ldr	r3, [r3, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	68ba      	ldr	r2, [r7, #8]
 800a6a4:	429a      	cmp	r2, r3
 800a6a6:	d2f6      	bcs.n	800a696 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	685a      	ldr	r2, [r3, #4]
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	685b      	ldr	r3, [r3, #4]
 800a6b4:	683a      	ldr	r2, [r7, #0]
 800a6b6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	68fa      	ldr	r2, [r7, #12]
 800a6bc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	683a      	ldr	r2, [r7, #0]
 800a6c2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	687a      	ldr	r2, [r7, #4]
 800a6c8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	1c5a      	adds	r2, r3, #1
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	601a      	str	r2, [r3, #0]
}
 800a6d4:	bf00      	nop
 800a6d6:	3714      	adds	r7, #20
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6de:	4770      	bx	lr

0800a6e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a6e0:	b480      	push	{r7}
 800a6e2:	b085      	sub	sp, #20
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	691b      	ldr	r3, [r3, #16]
 800a6ec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	685b      	ldr	r3, [r3, #4]
 800a6f2:	687a      	ldr	r2, [r7, #4]
 800a6f4:	6892      	ldr	r2, [r2, #8]
 800a6f6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	689b      	ldr	r3, [r3, #8]
 800a6fc:	687a      	ldr	r2, [r7, #4]
 800a6fe:	6852      	ldr	r2, [r2, #4]
 800a700:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	685b      	ldr	r3, [r3, #4]
 800a706:	687a      	ldr	r2, [r7, #4]
 800a708:	429a      	cmp	r2, r3
 800a70a:	d103      	bne.n	800a714 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	689a      	ldr	r2, [r3, #8]
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2200      	movs	r2, #0
 800a718:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	1e5a      	subs	r2, r3, #1
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
}
 800a728:	4618      	mov	r0, r3
 800a72a:	3714      	adds	r7, #20
 800a72c:	46bd      	mov	sp, r7
 800a72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a732:	4770      	bx	lr

0800a734 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a734:	b580      	push	{r7, lr}
 800a736:	b084      	sub	sp, #16
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
 800a73c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d10a      	bne.n	800a75e <xQueueGenericReset+0x2a>
	__asm volatile
 800a748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a74c:	f383 8811 	msr	BASEPRI, r3
 800a750:	f3bf 8f6f 	isb	sy
 800a754:	f3bf 8f4f 	dsb	sy
 800a758:	60bb      	str	r3, [r7, #8]
}
 800a75a:	bf00      	nop
 800a75c:	e7fe      	b.n	800a75c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a75e:	f002 f951 	bl	800ca04 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	681a      	ldr	r2, [r3, #0]
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a76a:	68f9      	ldr	r1, [r7, #12]
 800a76c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a76e:	fb01 f303 	mul.w	r3, r1, r3
 800a772:	441a      	add	r2, r3
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	2200      	movs	r2, #0
 800a77c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	681a      	ldr	r2, [r3, #0]
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	681a      	ldr	r2, [r3, #0]
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a78e:	3b01      	subs	r3, #1
 800a790:	68f9      	ldr	r1, [r7, #12]
 800a792:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a794:	fb01 f303 	mul.w	r3, r1, r3
 800a798:	441a      	add	r2, r3
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	22ff      	movs	r2, #255	; 0xff
 800a7a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	22ff      	movs	r2, #255	; 0xff
 800a7aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d114      	bne.n	800a7de <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	691b      	ldr	r3, [r3, #16]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d01a      	beq.n	800a7f2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	3310      	adds	r3, #16
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	f001 f96b 	bl	800ba9c <xTaskRemoveFromEventList>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d012      	beq.n	800a7f2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a7cc:	4b0c      	ldr	r3, [pc, #48]	; (800a800 <xQueueGenericReset+0xcc>)
 800a7ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7d2:	601a      	str	r2, [r3, #0]
 800a7d4:	f3bf 8f4f 	dsb	sy
 800a7d8:	f3bf 8f6f 	isb	sy
 800a7dc:	e009      	b.n	800a7f2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	3310      	adds	r3, #16
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	f7ff fef2 	bl	800a5cc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	3324      	adds	r3, #36	; 0x24
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	f7ff feed 	bl	800a5cc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a7f2:	f002 f937 	bl	800ca64 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a7f6:	2301      	movs	r3, #1
}
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	3710      	adds	r7, #16
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	bd80      	pop	{r7, pc}
 800a800:	e000ed04 	.word	0xe000ed04

0800a804 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a804:	b580      	push	{r7, lr}
 800a806:	b08e      	sub	sp, #56	; 0x38
 800a808:	af02      	add	r7, sp, #8
 800a80a:	60f8      	str	r0, [r7, #12]
 800a80c:	60b9      	str	r1, [r7, #8]
 800a80e:	607a      	str	r2, [r7, #4]
 800a810:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d10a      	bne.n	800a82e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a81c:	f383 8811 	msr	BASEPRI, r3
 800a820:	f3bf 8f6f 	isb	sy
 800a824:	f3bf 8f4f 	dsb	sy
 800a828:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a82a:	bf00      	nop
 800a82c:	e7fe      	b.n	800a82c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a82e:	683b      	ldr	r3, [r7, #0]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d10a      	bne.n	800a84a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a834:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a838:	f383 8811 	msr	BASEPRI, r3
 800a83c:	f3bf 8f6f 	isb	sy
 800a840:	f3bf 8f4f 	dsb	sy
 800a844:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a846:	bf00      	nop
 800a848:	e7fe      	b.n	800a848 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d002      	beq.n	800a856 <xQueueGenericCreateStatic+0x52>
 800a850:	68bb      	ldr	r3, [r7, #8]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d001      	beq.n	800a85a <xQueueGenericCreateStatic+0x56>
 800a856:	2301      	movs	r3, #1
 800a858:	e000      	b.n	800a85c <xQueueGenericCreateStatic+0x58>
 800a85a:	2300      	movs	r3, #0
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d10a      	bne.n	800a876 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a860:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a864:	f383 8811 	msr	BASEPRI, r3
 800a868:	f3bf 8f6f 	isb	sy
 800a86c:	f3bf 8f4f 	dsb	sy
 800a870:	623b      	str	r3, [r7, #32]
}
 800a872:	bf00      	nop
 800a874:	e7fe      	b.n	800a874 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d102      	bne.n	800a882 <xQueueGenericCreateStatic+0x7e>
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d101      	bne.n	800a886 <xQueueGenericCreateStatic+0x82>
 800a882:	2301      	movs	r3, #1
 800a884:	e000      	b.n	800a888 <xQueueGenericCreateStatic+0x84>
 800a886:	2300      	movs	r3, #0
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d10a      	bne.n	800a8a2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a88c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a890:	f383 8811 	msr	BASEPRI, r3
 800a894:	f3bf 8f6f 	isb	sy
 800a898:	f3bf 8f4f 	dsb	sy
 800a89c:	61fb      	str	r3, [r7, #28]
}
 800a89e:	bf00      	nop
 800a8a0:	e7fe      	b.n	800a8a0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a8a2:	2350      	movs	r3, #80	; 0x50
 800a8a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	2b50      	cmp	r3, #80	; 0x50
 800a8aa:	d00a      	beq.n	800a8c2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a8ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8b0:	f383 8811 	msr	BASEPRI, r3
 800a8b4:	f3bf 8f6f 	isb	sy
 800a8b8:	f3bf 8f4f 	dsb	sy
 800a8bc:	61bb      	str	r3, [r7, #24]
}
 800a8be:	bf00      	nop
 800a8c0:	e7fe      	b.n	800a8c0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a8c2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a8c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d00d      	beq.n	800a8ea <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a8ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8d0:	2201      	movs	r2, #1
 800a8d2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a8d6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a8da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8dc:	9300      	str	r3, [sp, #0]
 800a8de:	4613      	mov	r3, r2
 800a8e0:	687a      	ldr	r2, [r7, #4]
 800a8e2:	68b9      	ldr	r1, [r7, #8]
 800a8e4:	68f8      	ldr	r0, [r7, #12]
 800a8e6:	f000 f805 	bl	800a8f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a8ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	3730      	adds	r7, #48	; 0x30
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bd80      	pop	{r7, pc}

0800a8f4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b084      	sub	sp, #16
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	60f8      	str	r0, [r7, #12]
 800a8fc:	60b9      	str	r1, [r7, #8]
 800a8fe:	607a      	str	r2, [r7, #4]
 800a900:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a902:	68bb      	ldr	r3, [r7, #8]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d103      	bne.n	800a910 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a908:	69bb      	ldr	r3, [r7, #24]
 800a90a:	69ba      	ldr	r2, [r7, #24]
 800a90c:	601a      	str	r2, [r3, #0]
 800a90e:	e002      	b.n	800a916 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a910:	69bb      	ldr	r3, [r7, #24]
 800a912:	687a      	ldr	r2, [r7, #4]
 800a914:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a916:	69bb      	ldr	r3, [r7, #24]
 800a918:	68fa      	ldr	r2, [r7, #12]
 800a91a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a91c:	69bb      	ldr	r3, [r7, #24]
 800a91e:	68ba      	ldr	r2, [r7, #8]
 800a920:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a922:	2101      	movs	r1, #1
 800a924:	69b8      	ldr	r0, [r7, #24]
 800a926:	f7ff ff05 	bl	800a734 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a92a:	69bb      	ldr	r3, [r7, #24]
 800a92c:	78fa      	ldrb	r2, [r7, #3]
 800a92e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a932:	bf00      	nop
 800a934:	3710      	adds	r7, #16
 800a936:	46bd      	mov	sp, r7
 800a938:	bd80      	pop	{r7, pc}
	...

0800a93c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	b08e      	sub	sp, #56	; 0x38
 800a940:	af00      	add	r7, sp, #0
 800a942:	60f8      	str	r0, [r7, #12]
 800a944:	60b9      	str	r1, [r7, #8]
 800a946:	607a      	str	r2, [r7, #4]
 800a948:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a94a:	2300      	movs	r3, #0
 800a94c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a954:	2b00      	cmp	r3, #0
 800a956:	d10a      	bne.n	800a96e <xQueueGenericSend+0x32>
	__asm volatile
 800a958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a95c:	f383 8811 	msr	BASEPRI, r3
 800a960:	f3bf 8f6f 	isb	sy
 800a964:	f3bf 8f4f 	dsb	sy
 800a968:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a96a:	bf00      	nop
 800a96c:	e7fe      	b.n	800a96c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a96e:	68bb      	ldr	r3, [r7, #8]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d103      	bne.n	800a97c <xQueueGenericSend+0x40>
 800a974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d101      	bne.n	800a980 <xQueueGenericSend+0x44>
 800a97c:	2301      	movs	r3, #1
 800a97e:	e000      	b.n	800a982 <xQueueGenericSend+0x46>
 800a980:	2300      	movs	r3, #0
 800a982:	2b00      	cmp	r3, #0
 800a984:	d10a      	bne.n	800a99c <xQueueGenericSend+0x60>
	__asm volatile
 800a986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a98a:	f383 8811 	msr	BASEPRI, r3
 800a98e:	f3bf 8f6f 	isb	sy
 800a992:	f3bf 8f4f 	dsb	sy
 800a996:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a998:	bf00      	nop
 800a99a:	e7fe      	b.n	800a99a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	2b02      	cmp	r3, #2
 800a9a0:	d103      	bne.n	800a9aa <xQueueGenericSend+0x6e>
 800a9a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9a6:	2b01      	cmp	r3, #1
 800a9a8:	d101      	bne.n	800a9ae <xQueueGenericSend+0x72>
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	e000      	b.n	800a9b0 <xQueueGenericSend+0x74>
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d10a      	bne.n	800a9ca <xQueueGenericSend+0x8e>
	__asm volatile
 800a9b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9b8:	f383 8811 	msr	BASEPRI, r3
 800a9bc:	f3bf 8f6f 	isb	sy
 800a9c0:	f3bf 8f4f 	dsb	sy
 800a9c4:	623b      	str	r3, [r7, #32]
}
 800a9c6:	bf00      	nop
 800a9c8:	e7fe      	b.n	800a9c8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a9ca:	f001 fa89 	bl	800bee0 <xTaskGetSchedulerState>
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d102      	bne.n	800a9da <xQueueGenericSend+0x9e>
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d101      	bne.n	800a9de <xQueueGenericSend+0xa2>
 800a9da:	2301      	movs	r3, #1
 800a9dc:	e000      	b.n	800a9e0 <xQueueGenericSend+0xa4>
 800a9de:	2300      	movs	r3, #0
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d10a      	bne.n	800a9fa <xQueueGenericSend+0xbe>
	__asm volatile
 800a9e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9e8:	f383 8811 	msr	BASEPRI, r3
 800a9ec:	f3bf 8f6f 	isb	sy
 800a9f0:	f3bf 8f4f 	dsb	sy
 800a9f4:	61fb      	str	r3, [r7, #28]
}
 800a9f6:	bf00      	nop
 800a9f8:	e7fe      	b.n	800a9f8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a9fa:	f002 f803 	bl	800ca04 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a9fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aa02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa06:	429a      	cmp	r2, r3
 800aa08:	d302      	bcc.n	800aa10 <xQueueGenericSend+0xd4>
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	2b02      	cmp	r3, #2
 800aa0e:	d129      	bne.n	800aa64 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800aa10:	683a      	ldr	r2, [r7, #0]
 800aa12:	68b9      	ldr	r1, [r7, #8]
 800aa14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aa16:	f000 fa0b 	bl	800ae30 <prvCopyDataToQueue>
 800aa1a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aa1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d010      	beq.n	800aa46 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aa24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa26:	3324      	adds	r3, #36	; 0x24
 800aa28:	4618      	mov	r0, r3
 800aa2a:	f001 f837 	bl	800ba9c <xTaskRemoveFromEventList>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d013      	beq.n	800aa5c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800aa34:	4b3f      	ldr	r3, [pc, #252]	; (800ab34 <xQueueGenericSend+0x1f8>)
 800aa36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa3a:	601a      	str	r2, [r3, #0]
 800aa3c:	f3bf 8f4f 	dsb	sy
 800aa40:	f3bf 8f6f 	isb	sy
 800aa44:	e00a      	b.n	800aa5c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800aa46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d007      	beq.n	800aa5c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800aa4c:	4b39      	ldr	r3, [pc, #228]	; (800ab34 <xQueueGenericSend+0x1f8>)
 800aa4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa52:	601a      	str	r2, [r3, #0]
 800aa54:	f3bf 8f4f 	dsb	sy
 800aa58:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800aa5c:	f002 f802 	bl	800ca64 <vPortExitCritical>
				return pdPASS;
 800aa60:	2301      	movs	r3, #1
 800aa62:	e063      	b.n	800ab2c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d103      	bne.n	800aa72 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800aa6a:	f001 fffb 	bl	800ca64 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800aa6e:	2300      	movs	r3, #0
 800aa70:	e05c      	b.n	800ab2c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aa72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d106      	bne.n	800aa86 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aa78:	f107 0314 	add.w	r3, r7, #20
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	f001 f8d3 	bl	800bc28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aa82:	2301      	movs	r3, #1
 800aa84:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aa86:	f001 ffed 	bl	800ca64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aa8a:	f000 fd7b 	bl	800b584 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aa8e:	f001 ffb9 	bl	800ca04 <vPortEnterCritical>
 800aa92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa94:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aa98:	b25b      	sxtb	r3, r3
 800aa9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa9e:	d103      	bne.n	800aaa8 <xQueueGenericSend+0x16c>
 800aaa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aaa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaaa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aaae:	b25b      	sxtb	r3, r3
 800aab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aab4:	d103      	bne.n	800aabe <xQueueGenericSend+0x182>
 800aab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aab8:	2200      	movs	r2, #0
 800aaba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aabe:	f001 ffd1 	bl	800ca64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aac2:	1d3a      	adds	r2, r7, #4
 800aac4:	f107 0314 	add.w	r3, r7, #20
 800aac8:	4611      	mov	r1, r2
 800aaca:	4618      	mov	r0, r3
 800aacc:	f001 f8c2 	bl	800bc54 <xTaskCheckForTimeOut>
 800aad0:	4603      	mov	r3, r0
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d124      	bne.n	800ab20 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800aad6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aad8:	f000 faa2 	bl	800b020 <prvIsQueueFull>
 800aadc:	4603      	mov	r3, r0
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d018      	beq.n	800ab14 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800aae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aae4:	3310      	adds	r3, #16
 800aae6:	687a      	ldr	r2, [r7, #4]
 800aae8:	4611      	mov	r1, r2
 800aaea:	4618      	mov	r0, r3
 800aaec:	f000 ff4a 	bl	800b984 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800aaf0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aaf2:	f000 fa2d 	bl	800af50 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800aaf6:	f000 fd53 	bl	800b5a0 <xTaskResumeAll>
 800aafa:	4603      	mov	r3, r0
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	f47f af7c 	bne.w	800a9fa <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800ab02:	4b0c      	ldr	r3, [pc, #48]	; (800ab34 <xQueueGenericSend+0x1f8>)
 800ab04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab08:	601a      	str	r2, [r3, #0]
 800ab0a:	f3bf 8f4f 	dsb	sy
 800ab0e:	f3bf 8f6f 	isb	sy
 800ab12:	e772      	b.n	800a9fa <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ab14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ab16:	f000 fa1b 	bl	800af50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ab1a:	f000 fd41 	bl	800b5a0 <xTaskResumeAll>
 800ab1e:	e76c      	b.n	800a9fa <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ab20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ab22:	f000 fa15 	bl	800af50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ab26:	f000 fd3b 	bl	800b5a0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ab2a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	3738      	adds	r7, #56	; 0x38
 800ab30:	46bd      	mov	sp, r7
 800ab32:	bd80      	pop	{r7, pc}
 800ab34:	e000ed04 	.word	0xe000ed04

0800ab38 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b090      	sub	sp, #64	; 0x40
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	60f8      	str	r0, [r7, #12]
 800ab40:	60b9      	str	r1, [r7, #8]
 800ab42:	607a      	str	r2, [r7, #4]
 800ab44:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800ab4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d10a      	bne.n	800ab66 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800ab50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab54:	f383 8811 	msr	BASEPRI, r3
 800ab58:	f3bf 8f6f 	isb	sy
 800ab5c:	f3bf 8f4f 	dsb	sy
 800ab60:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ab62:	bf00      	nop
 800ab64:	e7fe      	b.n	800ab64 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ab66:	68bb      	ldr	r3, [r7, #8]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d103      	bne.n	800ab74 <xQueueGenericSendFromISR+0x3c>
 800ab6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d101      	bne.n	800ab78 <xQueueGenericSendFromISR+0x40>
 800ab74:	2301      	movs	r3, #1
 800ab76:	e000      	b.n	800ab7a <xQueueGenericSendFromISR+0x42>
 800ab78:	2300      	movs	r3, #0
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d10a      	bne.n	800ab94 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800ab7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab82:	f383 8811 	msr	BASEPRI, r3
 800ab86:	f3bf 8f6f 	isb	sy
 800ab8a:	f3bf 8f4f 	dsb	sy
 800ab8e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ab90:	bf00      	nop
 800ab92:	e7fe      	b.n	800ab92 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ab94:	683b      	ldr	r3, [r7, #0]
 800ab96:	2b02      	cmp	r3, #2
 800ab98:	d103      	bne.n	800aba2 <xQueueGenericSendFromISR+0x6a>
 800ab9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab9e:	2b01      	cmp	r3, #1
 800aba0:	d101      	bne.n	800aba6 <xQueueGenericSendFromISR+0x6e>
 800aba2:	2301      	movs	r3, #1
 800aba4:	e000      	b.n	800aba8 <xQueueGenericSendFromISR+0x70>
 800aba6:	2300      	movs	r3, #0
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d10a      	bne.n	800abc2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800abac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abb0:	f383 8811 	msr	BASEPRI, r3
 800abb4:	f3bf 8f6f 	isb	sy
 800abb8:	f3bf 8f4f 	dsb	sy
 800abbc:	623b      	str	r3, [r7, #32]
}
 800abbe:	bf00      	nop
 800abc0:	e7fe      	b.n	800abc0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800abc2:	f002 f801 	bl	800cbc8 <vPortValidateInterruptPriority>
	__asm volatile
 800abc6:	f3ef 8211 	mrs	r2, BASEPRI
 800abca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abce:	f383 8811 	msr	BASEPRI, r3
 800abd2:	f3bf 8f6f 	isb	sy
 800abd6:	f3bf 8f4f 	dsb	sy
 800abda:	61fa      	str	r2, [r7, #28]
 800abdc:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800abde:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800abe0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800abe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abe4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800abe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abea:	429a      	cmp	r2, r3
 800abec:	d302      	bcc.n	800abf4 <xQueueGenericSendFromISR+0xbc>
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	2b02      	cmp	r3, #2
 800abf2:	d12f      	bne.n	800ac54 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800abf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abf6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800abfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800abfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac02:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ac04:	683a      	ldr	r2, [r7, #0]
 800ac06:	68b9      	ldr	r1, [r7, #8]
 800ac08:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ac0a:	f000 f911 	bl	800ae30 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ac0e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800ac12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac16:	d112      	bne.n	800ac3e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ac18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d016      	beq.n	800ac4e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ac20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac22:	3324      	adds	r3, #36	; 0x24
 800ac24:	4618      	mov	r0, r3
 800ac26:	f000 ff39 	bl	800ba9c <xTaskRemoveFromEventList>
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d00e      	beq.n	800ac4e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d00b      	beq.n	800ac4e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	2201      	movs	r2, #1
 800ac3a:	601a      	str	r2, [r3, #0]
 800ac3c:	e007      	b.n	800ac4e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ac3e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ac42:	3301      	adds	r3, #1
 800ac44:	b2db      	uxtb	r3, r3
 800ac46:	b25a      	sxtb	r2, r3
 800ac48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ac4e:	2301      	movs	r3, #1
 800ac50:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800ac52:	e001      	b.n	800ac58 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ac54:	2300      	movs	r3, #0
 800ac56:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ac58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ac5a:	617b      	str	r3, [r7, #20]
	__asm volatile
 800ac5c:	697b      	ldr	r3, [r7, #20]
 800ac5e:	f383 8811 	msr	BASEPRI, r3
}
 800ac62:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ac64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800ac66:	4618      	mov	r0, r3
 800ac68:	3740      	adds	r7, #64	; 0x40
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bd80      	pop	{r7, pc}
	...

0800ac70 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b08c      	sub	sp, #48	; 0x30
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	60f8      	str	r0, [r7, #12]
 800ac78:	60b9      	str	r1, [r7, #8]
 800ac7a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ac84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d10a      	bne.n	800aca0 <xQueueReceive+0x30>
	__asm volatile
 800ac8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac8e:	f383 8811 	msr	BASEPRI, r3
 800ac92:	f3bf 8f6f 	isb	sy
 800ac96:	f3bf 8f4f 	dsb	sy
 800ac9a:	623b      	str	r3, [r7, #32]
}
 800ac9c:	bf00      	nop
 800ac9e:	e7fe      	b.n	800ac9e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aca0:	68bb      	ldr	r3, [r7, #8]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d103      	bne.n	800acae <xQueueReceive+0x3e>
 800aca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d101      	bne.n	800acb2 <xQueueReceive+0x42>
 800acae:	2301      	movs	r3, #1
 800acb0:	e000      	b.n	800acb4 <xQueueReceive+0x44>
 800acb2:	2300      	movs	r3, #0
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d10a      	bne.n	800acce <xQueueReceive+0x5e>
	__asm volatile
 800acb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acbc:	f383 8811 	msr	BASEPRI, r3
 800acc0:	f3bf 8f6f 	isb	sy
 800acc4:	f3bf 8f4f 	dsb	sy
 800acc8:	61fb      	str	r3, [r7, #28]
}
 800acca:	bf00      	nop
 800accc:	e7fe      	b.n	800accc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800acce:	f001 f907 	bl	800bee0 <xTaskGetSchedulerState>
 800acd2:	4603      	mov	r3, r0
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d102      	bne.n	800acde <xQueueReceive+0x6e>
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d101      	bne.n	800ace2 <xQueueReceive+0x72>
 800acde:	2301      	movs	r3, #1
 800ace0:	e000      	b.n	800ace4 <xQueueReceive+0x74>
 800ace2:	2300      	movs	r3, #0
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d10a      	bne.n	800acfe <xQueueReceive+0x8e>
	__asm volatile
 800ace8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acec:	f383 8811 	msr	BASEPRI, r3
 800acf0:	f3bf 8f6f 	isb	sy
 800acf4:	f3bf 8f4f 	dsb	sy
 800acf8:	61bb      	str	r3, [r7, #24]
}
 800acfa:	bf00      	nop
 800acfc:	e7fe      	b.n	800acfc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800acfe:	f001 fe81 	bl	800ca04 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ad02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad06:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ad08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d01f      	beq.n	800ad4e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ad0e:	68b9      	ldr	r1, [r7, #8]
 800ad10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ad12:	f000 f8f7 	bl	800af04 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ad16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad18:	1e5a      	subs	r2, r3, #1
 800ad1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad1c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ad1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad20:	691b      	ldr	r3, [r3, #16]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d00f      	beq.n	800ad46 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ad26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad28:	3310      	adds	r3, #16
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	f000 feb6 	bl	800ba9c <xTaskRemoveFromEventList>
 800ad30:	4603      	mov	r3, r0
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d007      	beq.n	800ad46 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ad36:	4b3d      	ldr	r3, [pc, #244]	; (800ae2c <xQueueReceive+0x1bc>)
 800ad38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad3c:	601a      	str	r2, [r3, #0]
 800ad3e:	f3bf 8f4f 	dsb	sy
 800ad42:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ad46:	f001 fe8d 	bl	800ca64 <vPortExitCritical>
				return pdPASS;
 800ad4a:	2301      	movs	r3, #1
 800ad4c:	e069      	b.n	800ae22 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d103      	bne.n	800ad5c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ad54:	f001 fe86 	bl	800ca64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ad58:	2300      	movs	r3, #0
 800ad5a:	e062      	b.n	800ae22 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ad5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d106      	bne.n	800ad70 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ad62:	f107 0310 	add.w	r3, r7, #16
 800ad66:	4618      	mov	r0, r3
 800ad68:	f000 ff5e 	bl	800bc28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ad70:	f001 fe78 	bl	800ca64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ad74:	f000 fc06 	bl	800b584 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ad78:	f001 fe44 	bl	800ca04 <vPortEnterCritical>
 800ad7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad7e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ad82:	b25b      	sxtb	r3, r3
 800ad84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad88:	d103      	bne.n	800ad92 <xQueueReceive+0x122>
 800ad8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad8c:	2200      	movs	r2, #0
 800ad8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ad92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad94:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ad98:	b25b      	sxtb	r3, r3
 800ad9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad9e:	d103      	bne.n	800ada8 <xQueueReceive+0x138>
 800ada0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ada2:	2200      	movs	r2, #0
 800ada4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ada8:	f001 fe5c 	bl	800ca64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800adac:	1d3a      	adds	r2, r7, #4
 800adae:	f107 0310 	add.w	r3, r7, #16
 800adb2:	4611      	mov	r1, r2
 800adb4:	4618      	mov	r0, r3
 800adb6:	f000 ff4d 	bl	800bc54 <xTaskCheckForTimeOut>
 800adba:	4603      	mov	r3, r0
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d123      	bne.n	800ae08 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800adc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800adc2:	f000 f917 	bl	800aff4 <prvIsQueueEmpty>
 800adc6:	4603      	mov	r3, r0
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d017      	beq.n	800adfc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800adcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adce:	3324      	adds	r3, #36	; 0x24
 800add0:	687a      	ldr	r2, [r7, #4]
 800add2:	4611      	mov	r1, r2
 800add4:	4618      	mov	r0, r3
 800add6:	f000 fdd5 	bl	800b984 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800adda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800addc:	f000 f8b8 	bl	800af50 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ade0:	f000 fbde 	bl	800b5a0 <xTaskResumeAll>
 800ade4:	4603      	mov	r3, r0
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d189      	bne.n	800acfe <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800adea:	4b10      	ldr	r3, [pc, #64]	; (800ae2c <xQueueReceive+0x1bc>)
 800adec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adf0:	601a      	str	r2, [r3, #0]
 800adf2:	f3bf 8f4f 	dsb	sy
 800adf6:	f3bf 8f6f 	isb	sy
 800adfa:	e780      	b.n	800acfe <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800adfc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800adfe:	f000 f8a7 	bl	800af50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ae02:	f000 fbcd 	bl	800b5a0 <xTaskResumeAll>
 800ae06:	e77a      	b.n	800acfe <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ae08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae0a:	f000 f8a1 	bl	800af50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ae0e:	f000 fbc7 	bl	800b5a0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ae12:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae14:	f000 f8ee 	bl	800aff4 <prvIsQueueEmpty>
 800ae18:	4603      	mov	r3, r0
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	f43f af6f 	beq.w	800acfe <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ae20:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ae22:	4618      	mov	r0, r3
 800ae24:	3730      	adds	r7, #48	; 0x30
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}
 800ae2a:	bf00      	nop
 800ae2c:	e000ed04 	.word	0xe000ed04

0800ae30 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b086      	sub	sp, #24
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	60f8      	str	r0, [r7, #12]
 800ae38:	60b9      	str	r1, [r7, #8]
 800ae3a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae44:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d10d      	bne.n	800ae6a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d14d      	bne.n	800aef2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	689b      	ldr	r3, [r3, #8]
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	f001 f85e 	bl	800bf1c <xTaskPriorityDisinherit>
 800ae60:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	2200      	movs	r2, #0
 800ae66:	609a      	str	r2, [r3, #8]
 800ae68:	e043      	b.n	800aef2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d119      	bne.n	800aea4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	6858      	ldr	r0, [r3, #4]
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae78:	461a      	mov	r2, r3
 800ae7a:	68b9      	ldr	r1, [r7, #8]
 800ae7c:	f002 f936 	bl	800d0ec <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	685a      	ldr	r2, [r3, #4]
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae88:	441a      	add	r2, r3
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	685a      	ldr	r2, [r3, #4]
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	689b      	ldr	r3, [r3, #8]
 800ae96:	429a      	cmp	r2, r3
 800ae98:	d32b      	bcc.n	800aef2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	681a      	ldr	r2, [r3, #0]
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	605a      	str	r2, [r3, #4]
 800aea2:	e026      	b.n	800aef2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	68d8      	ldr	r0, [r3, #12]
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aeac:	461a      	mov	r2, r3
 800aeae:	68b9      	ldr	r1, [r7, #8]
 800aeb0:	f002 f91c 	bl	800d0ec <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	68da      	ldr	r2, [r3, #12]
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aebc:	425b      	negs	r3, r3
 800aebe:	441a      	add	r2, r3
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	68da      	ldr	r2, [r3, #12]
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	429a      	cmp	r2, r3
 800aece:	d207      	bcs.n	800aee0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	689a      	ldr	r2, [r3, #8]
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aed8:	425b      	negs	r3, r3
 800aeda:	441a      	add	r2, r3
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	2b02      	cmp	r3, #2
 800aee4:	d105      	bne.n	800aef2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aee6:	693b      	ldr	r3, [r7, #16]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d002      	beq.n	800aef2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800aeec:	693b      	ldr	r3, [r7, #16]
 800aeee:	3b01      	subs	r3, #1
 800aef0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800aef2:	693b      	ldr	r3, [r7, #16]
 800aef4:	1c5a      	adds	r2, r3, #1
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800aefa:	697b      	ldr	r3, [r7, #20]
}
 800aefc:	4618      	mov	r0, r3
 800aefe:	3718      	adds	r7, #24
 800af00:	46bd      	mov	sp, r7
 800af02:	bd80      	pop	{r7, pc}

0800af04 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b082      	sub	sp, #8
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
 800af0c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af12:	2b00      	cmp	r3, #0
 800af14:	d018      	beq.n	800af48 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	68da      	ldr	r2, [r3, #12]
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af1e:	441a      	add	r2, r3
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	68da      	ldr	r2, [r3, #12]
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	689b      	ldr	r3, [r3, #8]
 800af2c:	429a      	cmp	r2, r3
 800af2e:	d303      	bcc.n	800af38 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681a      	ldr	r2, [r3, #0]
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	68d9      	ldr	r1, [r3, #12]
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af40:	461a      	mov	r2, r3
 800af42:	6838      	ldr	r0, [r7, #0]
 800af44:	f002 f8d2 	bl	800d0ec <memcpy>
	}
}
 800af48:	bf00      	nop
 800af4a:	3708      	adds	r7, #8
 800af4c:	46bd      	mov	sp, r7
 800af4e:	bd80      	pop	{r7, pc}

0800af50 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b084      	sub	sp, #16
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800af58:	f001 fd54 	bl	800ca04 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800af62:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800af64:	e011      	b.n	800af8a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d012      	beq.n	800af94 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	3324      	adds	r3, #36	; 0x24
 800af72:	4618      	mov	r0, r3
 800af74:	f000 fd92 	bl	800ba9c <xTaskRemoveFromEventList>
 800af78:	4603      	mov	r3, r0
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d001      	beq.n	800af82 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800af7e:	f000 fecb 	bl	800bd18 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800af82:	7bfb      	ldrb	r3, [r7, #15]
 800af84:	3b01      	subs	r3, #1
 800af86:	b2db      	uxtb	r3, r3
 800af88:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800af8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	dce9      	bgt.n	800af66 <prvUnlockQueue+0x16>
 800af92:	e000      	b.n	800af96 <prvUnlockQueue+0x46>
					break;
 800af94:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	22ff      	movs	r2, #255	; 0xff
 800af9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800af9e:	f001 fd61 	bl	800ca64 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800afa2:	f001 fd2f 	bl	800ca04 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800afac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800afae:	e011      	b.n	800afd4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	691b      	ldr	r3, [r3, #16]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d012      	beq.n	800afde <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	3310      	adds	r3, #16
 800afbc:	4618      	mov	r0, r3
 800afbe:	f000 fd6d 	bl	800ba9c <xTaskRemoveFromEventList>
 800afc2:	4603      	mov	r3, r0
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d001      	beq.n	800afcc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800afc8:	f000 fea6 	bl	800bd18 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800afcc:	7bbb      	ldrb	r3, [r7, #14]
 800afce:	3b01      	subs	r3, #1
 800afd0:	b2db      	uxtb	r3, r3
 800afd2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800afd4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	dce9      	bgt.n	800afb0 <prvUnlockQueue+0x60>
 800afdc:	e000      	b.n	800afe0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800afde:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	22ff      	movs	r2, #255	; 0xff
 800afe4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800afe8:	f001 fd3c 	bl	800ca64 <vPortExitCritical>
}
 800afec:	bf00      	nop
 800afee:	3710      	adds	r7, #16
 800aff0:	46bd      	mov	sp, r7
 800aff2:	bd80      	pop	{r7, pc}

0800aff4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b084      	sub	sp, #16
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800affc:	f001 fd02 	bl	800ca04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b004:	2b00      	cmp	r3, #0
 800b006:	d102      	bne.n	800b00e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b008:	2301      	movs	r3, #1
 800b00a:	60fb      	str	r3, [r7, #12]
 800b00c:	e001      	b.n	800b012 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b00e:	2300      	movs	r3, #0
 800b010:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b012:	f001 fd27 	bl	800ca64 <vPortExitCritical>

	return xReturn;
 800b016:	68fb      	ldr	r3, [r7, #12]
}
 800b018:	4618      	mov	r0, r3
 800b01a:	3710      	adds	r7, #16
 800b01c:	46bd      	mov	sp, r7
 800b01e:	bd80      	pop	{r7, pc}

0800b020 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b084      	sub	sp, #16
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b028:	f001 fcec 	bl	800ca04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b034:	429a      	cmp	r2, r3
 800b036:	d102      	bne.n	800b03e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b038:	2301      	movs	r3, #1
 800b03a:	60fb      	str	r3, [r7, #12]
 800b03c:	e001      	b.n	800b042 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b03e:	2300      	movs	r3, #0
 800b040:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b042:	f001 fd0f 	bl	800ca64 <vPortExitCritical>

	return xReturn;
 800b046:	68fb      	ldr	r3, [r7, #12]
}
 800b048:	4618      	mov	r0, r3
 800b04a:	3710      	adds	r7, #16
 800b04c:	46bd      	mov	sp, r7
 800b04e:	bd80      	pop	{r7, pc}

0800b050 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b050:	b480      	push	{r7}
 800b052:	b085      	sub	sp, #20
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
 800b058:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b05a:	2300      	movs	r3, #0
 800b05c:	60fb      	str	r3, [r7, #12]
 800b05e:	e014      	b.n	800b08a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b060:	4a0f      	ldr	r2, [pc, #60]	; (800b0a0 <vQueueAddToRegistry+0x50>)
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d10b      	bne.n	800b084 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b06c:	490c      	ldr	r1, [pc, #48]	; (800b0a0 <vQueueAddToRegistry+0x50>)
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	683a      	ldr	r2, [r7, #0]
 800b072:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b076:	4a0a      	ldr	r2, [pc, #40]	; (800b0a0 <vQueueAddToRegistry+0x50>)
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	00db      	lsls	r3, r3, #3
 800b07c:	4413      	add	r3, r2
 800b07e:	687a      	ldr	r2, [r7, #4]
 800b080:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b082:	e006      	b.n	800b092 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	3301      	adds	r3, #1
 800b088:	60fb      	str	r3, [r7, #12]
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	2b07      	cmp	r3, #7
 800b08e:	d9e7      	bls.n	800b060 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b090:	bf00      	nop
 800b092:	bf00      	nop
 800b094:	3714      	adds	r7, #20
 800b096:	46bd      	mov	sp, r7
 800b098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09c:	4770      	bx	lr
 800b09e:	bf00      	nop
 800b0a0:	2000a008 	.word	0x2000a008

0800b0a4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b086      	sub	sp, #24
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	60f8      	str	r0, [r7, #12]
 800b0ac:	60b9      	str	r1, [r7, #8]
 800b0ae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b0b4:	f001 fca6 	bl	800ca04 <vPortEnterCritical>
 800b0b8:	697b      	ldr	r3, [r7, #20]
 800b0ba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b0be:	b25b      	sxtb	r3, r3
 800b0c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0c4:	d103      	bne.n	800b0ce <vQueueWaitForMessageRestricted+0x2a>
 800b0c6:	697b      	ldr	r3, [r7, #20]
 800b0c8:	2200      	movs	r2, #0
 800b0ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b0ce:	697b      	ldr	r3, [r7, #20]
 800b0d0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b0d4:	b25b      	sxtb	r3, r3
 800b0d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0da:	d103      	bne.n	800b0e4 <vQueueWaitForMessageRestricted+0x40>
 800b0dc:	697b      	ldr	r3, [r7, #20]
 800b0de:	2200      	movs	r2, #0
 800b0e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b0e4:	f001 fcbe 	bl	800ca64 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b0e8:	697b      	ldr	r3, [r7, #20]
 800b0ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d106      	bne.n	800b0fe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b0f0:	697b      	ldr	r3, [r7, #20]
 800b0f2:	3324      	adds	r3, #36	; 0x24
 800b0f4:	687a      	ldr	r2, [r7, #4]
 800b0f6:	68b9      	ldr	r1, [r7, #8]
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	f000 fca3 	bl	800ba44 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b0fe:	6978      	ldr	r0, [r7, #20]
 800b100:	f7ff ff26 	bl	800af50 <prvUnlockQueue>
	}
 800b104:	bf00      	nop
 800b106:	3718      	adds	r7, #24
 800b108:	46bd      	mov	sp, r7
 800b10a:	bd80      	pop	{r7, pc}

0800b10c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b08e      	sub	sp, #56	; 0x38
 800b110:	af04      	add	r7, sp, #16
 800b112:	60f8      	str	r0, [r7, #12]
 800b114:	60b9      	str	r1, [r7, #8]
 800b116:	607a      	str	r2, [r7, #4]
 800b118:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b11a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d10a      	bne.n	800b136 <xTaskCreateStatic+0x2a>
	__asm volatile
 800b120:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b124:	f383 8811 	msr	BASEPRI, r3
 800b128:	f3bf 8f6f 	isb	sy
 800b12c:	f3bf 8f4f 	dsb	sy
 800b130:	623b      	str	r3, [r7, #32]
}
 800b132:	bf00      	nop
 800b134:	e7fe      	b.n	800b134 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d10a      	bne.n	800b152 <xTaskCreateStatic+0x46>
	__asm volatile
 800b13c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b140:	f383 8811 	msr	BASEPRI, r3
 800b144:	f3bf 8f6f 	isb	sy
 800b148:	f3bf 8f4f 	dsb	sy
 800b14c:	61fb      	str	r3, [r7, #28]
}
 800b14e:	bf00      	nop
 800b150:	e7fe      	b.n	800b150 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b152:	235c      	movs	r3, #92	; 0x5c
 800b154:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b156:	693b      	ldr	r3, [r7, #16]
 800b158:	2b5c      	cmp	r3, #92	; 0x5c
 800b15a:	d00a      	beq.n	800b172 <xTaskCreateStatic+0x66>
	__asm volatile
 800b15c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b160:	f383 8811 	msr	BASEPRI, r3
 800b164:	f3bf 8f6f 	isb	sy
 800b168:	f3bf 8f4f 	dsb	sy
 800b16c:	61bb      	str	r3, [r7, #24]
}
 800b16e:	bf00      	nop
 800b170:	e7fe      	b.n	800b170 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b172:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b176:	2b00      	cmp	r3, #0
 800b178:	d01e      	beq.n	800b1b8 <xTaskCreateStatic+0xac>
 800b17a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d01b      	beq.n	800b1b8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b182:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b186:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b188:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b18a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b18c:	2202      	movs	r2, #2
 800b18e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b192:	2300      	movs	r3, #0
 800b194:	9303      	str	r3, [sp, #12]
 800b196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b198:	9302      	str	r3, [sp, #8]
 800b19a:	f107 0314 	add.w	r3, r7, #20
 800b19e:	9301      	str	r3, [sp, #4]
 800b1a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1a2:	9300      	str	r3, [sp, #0]
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	687a      	ldr	r2, [r7, #4]
 800b1a8:	68b9      	ldr	r1, [r7, #8]
 800b1aa:	68f8      	ldr	r0, [r7, #12]
 800b1ac:	f000 f850 	bl	800b250 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b1b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b1b2:	f000 f8dd 	bl	800b370 <prvAddNewTaskToReadyList>
 800b1b6:	e001      	b.n	800b1bc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b1bc:	697b      	ldr	r3, [r7, #20]
	}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3728      	adds	r7, #40	; 0x28
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}

0800b1c6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b1c6:	b580      	push	{r7, lr}
 800b1c8:	b08c      	sub	sp, #48	; 0x30
 800b1ca:	af04      	add	r7, sp, #16
 800b1cc:	60f8      	str	r0, [r7, #12]
 800b1ce:	60b9      	str	r1, [r7, #8]
 800b1d0:	603b      	str	r3, [r7, #0]
 800b1d2:	4613      	mov	r3, r2
 800b1d4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b1d6:	88fb      	ldrh	r3, [r7, #6]
 800b1d8:	009b      	lsls	r3, r3, #2
 800b1da:	4618      	mov	r0, r3
 800b1dc:	f001 fd34 	bl	800cc48 <pvPortMalloc>
 800b1e0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b1e2:	697b      	ldr	r3, [r7, #20]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d00e      	beq.n	800b206 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b1e8:	205c      	movs	r0, #92	; 0x5c
 800b1ea:	f001 fd2d 	bl	800cc48 <pvPortMalloc>
 800b1ee:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b1f0:	69fb      	ldr	r3, [r7, #28]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d003      	beq.n	800b1fe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b1f6:	69fb      	ldr	r3, [r7, #28]
 800b1f8:	697a      	ldr	r2, [r7, #20]
 800b1fa:	631a      	str	r2, [r3, #48]	; 0x30
 800b1fc:	e005      	b.n	800b20a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b1fe:	6978      	ldr	r0, [r7, #20]
 800b200:	f001 fdca 	bl	800cd98 <vPortFree>
 800b204:	e001      	b.n	800b20a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b206:	2300      	movs	r3, #0
 800b208:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b20a:	69fb      	ldr	r3, [r7, #28]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d017      	beq.n	800b240 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b210:	69fb      	ldr	r3, [r7, #28]
 800b212:	2200      	movs	r2, #0
 800b214:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b218:	88fa      	ldrh	r2, [r7, #6]
 800b21a:	2300      	movs	r3, #0
 800b21c:	9303      	str	r3, [sp, #12]
 800b21e:	69fb      	ldr	r3, [r7, #28]
 800b220:	9302      	str	r3, [sp, #8]
 800b222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b224:	9301      	str	r3, [sp, #4]
 800b226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b228:	9300      	str	r3, [sp, #0]
 800b22a:	683b      	ldr	r3, [r7, #0]
 800b22c:	68b9      	ldr	r1, [r7, #8]
 800b22e:	68f8      	ldr	r0, [r7, #12]
 800b230:	f000 f80e 	bl	800b250 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b234:	69f8      	ldr	r0, [r7, #28]
 800b236:	f000 f89b 	bl	800b370 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b23a:	2301      	movs	r3, #1
 800b23c:	61bb      	str	r3, [r7, #24]
 800b23e:	e002      	b.n	800b246 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b240:	f04f 33ff 	mov.w	r3, #4294967295
 800b244:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b246:	69bb      	ldr	r3, [r7, #24]
	}
 800b248:	4618      	mov	r0, r3
 800b24a:	3720      	adds	r7, #32
 800b24c:	46bd      	mov	sp, r7
 800b24e:	bd80      	pop	{r7, pc}

0800b250 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b088      	sub	sp, #32
 800b254:	af00      	add	r7, sp, #0
 800b256:	60f8      	str	r0, [r7, #12]
 800b258:	60b9      	str	r1, [r7, #8]
 800b25a:	607a      	str	r2, [r7, #4]
 800b25c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b25e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b260:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	009b      	lsls	r3, r3, #2
 800b266:	461a      	mov	r2, r3
 800b268:	21a5      	movs	r1, #165	; 0xa5
 800b26a:	f001 ff4d 	bl	800d108 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b26e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b270:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b272:	6879      	ldr	r1, [r7, #4]
 800b274:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800b278:	440b      	add	r3, r1
 800b27a:	009b      	lsls	r3, r3, #2
 800b27c:	4413      	add	r3, r2
 800b27e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b280:	69bb      	ldr	r3, [r7, #24]
 800b282:	f023 0307 	bic.w	r3, r3, #7
 800b286:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b288:	69bb      	ldr	r3, [r7, #24]
 800b28a:	f003 0307 	and.w	r3, r3, #7
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d00a      	beq.n	800b2a8 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b292:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b296:	f383 8811 	msr	BASEPRI, r3
 800b29a:	f3bf 8f6f 	isb	sy
 800b29e:	f3bf 8f4f 	dsb	sy
 800b2a2:	617b      	str	r3, [r7, #20]
}
 800b2a4:	bf00      	nop
 800b2a6:	e7fe      	b.n	800b2a6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b2a8:	68bb      	ldr	r3, [r7, #8]
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d01f      	beq.n	800b2ee <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	61fb      	str	r3, [r7, #28]
 800b2b2:	e012      	b.n	800b2da <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b2b4:	68ba      	ldr	r2, [r7, #8]
 800b2b6:	69fb      	ldr	r3, [r7, #28]
 800b2b8:	4413      	add	r3, r2
 800b2ba:	7819      	ldrb	r1, [r3, #0]
 800b2bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b2be:	69fb      	ldr	r3, [r7, #28]
 800b2c0:	4413      	add	r3, r2
 800b2c2:	3334      	adds	r3, #52	; 0x34
 800b2c4:	460a      	mov	r2, r1
 800b2c6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b2c8:	68ba      	ldr	r2, [r7, #8]
 800b2ca:	69fb      	ldr	r3, [r7, #28]
 800b2cc:	4413      	add	r3, r2
 800b2ce:	781b      	ldrb	r3, [r3, #0]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d006      	beq.n	800b2e2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b2d4:	69fb      	ldr	r3, [r7, #28]
 800b2d6:	3301      	adds	r3, #1
 800b2d8:	61fb      	str	r3, [r7, #28]
 800b2da:	69fb      	ldr	r3, [r7, #28]
 800b2dc:	2b0f      	cmp	r3, #15
 800b2de:	d9e9      	bls.n	800b2b4 <prvInitialiseNewTask+0x64>
 800b2e0:	e000      	b.n	800b2e4 <prvInitialiseNewTask+0x94>
			{
				break;
 800b2e2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b2e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b2ec:	e003      	b.n	800b2f6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b2ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b2f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2f8:	2b37      	cmp	r3, #55	; 0x37
 800b2fa:	d901      	bls.n	800b300 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b2fc:	2337      	movs	r3, #55	; 0x37
 800b2fe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b302:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b304:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b308:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b30a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b30c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b30e:	2200      	movs	r2, #0
 800b310:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b314:	3304      	adds	r3, #4
 800b316:	4618      	mov	r0, r3
 800b318:	f7ff f978 	bl	800a60c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b31c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b31e:	3318      	adds	r3, #24
 800b320:	4618      	mov	r0, r3
 800b322:	f7ff f973 	bl	800a60c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b328:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b32a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b32c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b32e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b334:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b338:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b33a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b33c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b33e:	2200      	movs	r2, #0
 800b340:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b344:	2200      	movs	r2, #0
 800b346:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b34a:	683a      	ldr	r2, [r7, #0]
 800b34c:	68f9      	ldr	r1, [r7, #12]
 800b34e:	69b8      	ldr	r0, [r7, #24]
 800b350:	f001 fa2e 	bl	800c7b0 <pxPortInitialiseStack>
 800b354:	4602      	mov	r2, r0
 800b356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b358:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b35a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d002      	beq.n	800b366 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b362:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b364:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b366:	bf00      	nop
 800b368:	3720      	adds	r7, #32
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}
	...

0800b370 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b082      	sub	sp, #8
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b378:	f001 fb44 	bl	800ca04 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b37c:	4b2d      	ldr	r3, [pc, #180]	; (800b434 <prvAddNewTaskToReadyList+0xc4>)
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	3301      	adds	r3, #1
 800b382:	4a2c      	ldr	r2, [pc, #176]	; (800b434 <prvAddNewTaskToReadyList+0xc4>)
 800b384:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b386:	4b2c      	ldr	r3, [pc, #176]	; (800b438 <prvAddNewTaskToReadyList+0xc8>)
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d109      	bne.n	800b3a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b38e:	4a2a      	ldr	r2, [pc, #168]	; (800b438 <prvAddNewTaskToReadyList+0xc8>)
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b394:	4b27      	ldr	r3, [pc, #156]	; (800b434 <prvAddNewTaskToReadyList+0xc4>)
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	2b01      	cmp	r3, #1
 800b39a:	d110      	bne.n	800b3be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b39c:	f000 fce2 	bl	800bd64 <prvInitialiseTaskLists>
 800b3a0:	e00d      	b.n	800b3be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b3a2:	4b26      	ldr	r3, [pc, #152]	; (800b43c <prvAddNewTaskToReadyList+0xcc>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d109      	bne.n	800b3be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b3aa:	4b23      	ldr	r3, [pc, #140]	; (800b438 <prvAddNewTaskToReadyList+0xc8>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3b4:	429a      	cmp	r2, r3
 800b3b6:	d802      	bhi.n	800b3be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b3b8:	4a1f      	ldr	r2, [pc, #124]	; (800b438 <prvAddNewTaskToReadyList+0xc8>)
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b3be:	4b20      	ldr	r3, [pc, #128]	; (800b440 <prvAddNewTaskToReadyList+0xd0>)
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	3301      	adds	r3, #1
 800b3c4:	4a1e      	ldr	r2, [pc, #120]	; (800b440 <prvAddNewTaskToReadyList+0xd0>)
 800b3c6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b3c8:	4b1d      	ldr	r3, [pc, #116]	; (800b440 <prvAddNewTaskToReadyList+0xd0>)
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3d4:	4b1b      	ldr	r3, [pc, #108]	; (800b444 <prvAddNewTaskToReadyList+0xd4>)
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	429a      	cmp	r2, r3
 800b3da:	d903      	bls.n	800b3e4 <prvAddNewTaskToReadyList+0x74>
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3e0:	4a18      	ldr	r2, [pc, #96]	; (800b444 <prvAddNewTaskToReadyList+0xd4>)
 800b3e2:	6013      	str	r3, [r2, #0]
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3e8:	4613      	mov	r3, r2
 800b3ea:	009b      	lsls	r3, r3, #2
 800b3ec:	4413      	add	r3, r2
 800b3ee:	009b      	lsls	r3, r3, #2
 800b3f0:	4a15      	ldr	r2, [pc, #84]	; (800b448 <prvAddNewTaskToReadyList+0xd8>)
 800b3f2:	441a      	add	r2, r3
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	3304      	adds	r3, #4
 800b3f8:	4619      	mov	r1, r3
 800b3fa:	4610      	mov	r0, r2
 800b3fc:	f7ff f913 	bl	800a626 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b400:	f001 fb30 	bl	800ca64 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b404:	4b0d      	ldr	r3, [pc, #52]	; (800b43c <prvAddNewTaskToReadyList+0xcc>)
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d00e      	beq.n	800b42a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b40c:	4b0a      	ldr	r3, [pc, #40]	; (800b438 <prvAddNewTaskToReadyList+0xc8>)
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b416:	429a      	cmp	r2, r3
 800b418:	d207      	bcs.n	800b42a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b41a:	4b0c      	ldr	r3, [pc, #48]	; (800b44c <prvAddNewTaskToReadyList+0xdc>)
 800b41c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b420:	601a      	str	r2, [r3, #0]
 800b422:	f3bf 8f4f 	dsb	sy
 800b426:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b42a:	bf00      	nop
 800b42c:	3708      	adds	r7, #8
 800b42e:	46bd      	mov	sp, r7
 800b430:	bd80      	pop	{r7, pc}
 800b432:	bf00      	nop
 800b434:	20008cbc 	.word	0x20008cbc
 800b438:	200087e8 	.word	0x200087e8
 800b43c:	20008cc8 	.word	0x20008cc8
 800b440:	20008cd8 	.word	0x20008cd8
 800b444:	20008cc4 	.word	0x20008cc4
 800b448:	200087ec 	.word	0x200087ec
 800b44c:	e000ed04 	.word	0xe000ed04

0800b450 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b450:	b580      	push	{r7, lr}
 800b452:	b084      	sub	sp, #16
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b458:	2300      	movs	r3, #0
 800b45a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d017      	beq.n	800b492 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b462:	4b13      	ldr	r3, [pc, #76]	; (800b4b0 <vTaskDelay+0x60>)
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d00a      	beq.n	800b480 <vTaskDelay+0x30>
	__asm volatile
 800b46a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b46e:	f383 8811 	msr	BASEPRI, r3
 800b472:	f3bf 8f6f 	isb	sy
 800b476:	f3bf 8f4f 	dsb	sy
 800b47a:	60bb      	str	r3, [r7, #8]
}
 800b47c:	bf00      	nop
 800b47e:	e7fe      	b.n	800b47e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b480:	f000 f880 	bl	800b584 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b484:	2100      	movs	r1, #0
 800b486:	6878      	ldr	r0, [r7, #4]
 800b488:	f000 fdce 	bl	800c028 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b48c:	f000 f888 	bl	800b5a0 <xTaskResumeAll>
 800b490:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d107      	bne.n	800b4a8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b498:	4b06      	ldr	r3, [pc, #24]	; (800b4b4 <vTaskDelay+0x64>)
 800b49a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b49e:	601a      	str	r2, [r3, #0]
 800b4a0:	f3bf 8f4f 	dsb	sy
 800b4a4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b4a8:	bf00      	nop
 800b4aa:	3710      	adds	r7, #16
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}
 800b4b0:	20008ce4 	.word	0x20008ce4
 800b4b4:	e000ed04 	.word	0xe000ed04

0800b4b8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b08a      	sub	sp, #40	; 0x28
 800b4bc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b4be:	2300      	movs	r3, #0
 800b4c0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b4c6:	463a      	mov	r2, r7
 800b4c8:	1d39      	adds	r1, r7, #4
 800b4ca:	f107 0308 	add.w	r3, r7, #8
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f7fe fdfe 	bl	800a0d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b4d4:	6839      	ldr	r1, [r7, #0]
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	68ba      	ldr	r2, [r7, #8]
 800b4da:	9202      	str	r2, [sp, #8]
 800b4dc:	9301      	str	r3, [sp, #4]
 800b4de:	2300      	movs	r3, #0
 800b4e0:	9300      	str	r3, [sp, #0]
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	460a      	mov	r2, r1
 800b4e6:	4921      	ldr	r1, [pc, #132]	; (800b56c <vTaskStartScheduler+0xb4>)
 800b4e8:	4821      	ldr	r0, [pc, #132]	; (800b570 <vTaskStartScheduler+0xb8>)
 800b4ea:	f7ff fe0f 	bl	800b10c <xTaskCreateStatic>
 800b4ee:	4603      	mov	r3, r0
 800b4f0:	4a20      	ldr	r2, [pc, #128]	; (800b574 <vTaskStartScheduler+0xbc>)
 800b4f2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b4f4:	4b1f      	ldr	r3, [pc, #124]	; (800b574 <vTaskStartScheduler+0xbc>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d002      	beq.n	800b502 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	617b      	str	r3, [r7, #20]
 800b500:	e001      	b.n	800b506 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b502:	2300      	movs	r3, #0
 800b504:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b506:	697b      	ldr	r3, [r7, #20]
 800b508:	2b01      	cmp	r3, #1
 800b50a:	d102      	bne.n	800b512 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b50c:	f000 fde0 	bl	800c0d0 <xTimerCreateTimerTask>
 800b510:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b512:	697b      	ldr	r3, [r7, #20]
 800b514:	2b01      	cmp	r3, #1
 800b516:	d116      	bne.n	800b546 <vTaskStartScheduler+0x8e>
	__asm volatile
 800b518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b51c:	f383 8811 	msr	BASEPRI, r3
 800b520:	f3bf 8f6f 	isb	sy
 800b524:	f3bf 8f4f 	dsb	sy
 800b528:	613b      	str	r3, [r7, #16]
}
 800b52a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b52c:	4b12      	ldr	r3, [pc, #72]	; (800b578 <vTaskStartScheduler+0xc0>)
 800b52e:	f04f 32ff 	mov.w	r2, #4294967295
 800b532:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b534:	4b11      	ldr	r3, [pc, #68]	; (800b57c <vTaskStartScheduler+0xc4>)
 800b536:	2201      	movs	r2, #1
 800b538:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b53a:	4b11      	ldr	r3, [pc, #68]	; (800b580 <vTaskStartScheduler+0xc8>)
 800b53c:	2200      	movs	r2, #0
 800b53e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b540:	f001 f9be 	bl	800c8c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b544:	e00e      	b.n	800b564 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b546:	697b      	ldr	r3, [r7, #20]
 800b548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b54c:	d10a      	bne.n	800b564 <vTaskStartScheduler+0xac>
	__asm volatile
 800b54e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b552:	f383 8811 	msr	BASEPRI, r3
 800b556:	f3bf 8f6f 	isb	sy
 800b55a:	f3bf 8f4f 	dsb	sy
 800b55e:	60fb      	str	r3, [r7, #12]
}
 800b560:	bf00      	nop
 800b562:	e7fe      	b.n	800b562 <vTaskStartScheduler+0xaa>
}
 800b564:	bf00      	nop
 800b566:	3718      	adds	r7, #24
 800b568:	46bd      	mov	sp, r7
 800b56a:	bd80      	pop	{r7, pc}
 800b56c:	0800d178 	.word	0x0800d178
 800b570:	0800bd31 	.word	0x0800bd31
 800b574:	20008ce0 	.word	0x20008ce0
 800b578:	20008cdc 	.word	0x20008cdc
 800b57c:	20008cc8 	.word	0x20008cc8
 800b580:	20008cc0 	.word	0x20008cc0

0800b584 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b584:	b480      	push	{r7}
 800b586:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b588:	4b04      	ldr	r3, [pc, #16]	; (800b59c <vTaskSuspendAll+0x18>)
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	3301      	adds	r3, #1
 800b58e:	4a03      	ldr	r2, [pc, #12]	; (800b59c <vTaskSuspendAll+0x18>)
 800b590:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b592:	bf00      	nop
 800b594:	46bd      	mov	sp, r7
 800b596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59a:	4770      	bx	lr
 800b59c:	20008ce4 	.word	0x20008ce4

0800b5a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b084      	sub	sp, #16
 800b5a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b5ae:	4b42      	ldr	r3, [pc, #264]	; (800b6b8 <xTaskResumeAll+0x118>)
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d10a      	bne.n	800b5cc <xTaskResumeAll+0x2c>
	__asm volatile
 800b5b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5ba:	f383 8811 	msr	BASEPRI, r3
 800b5be:	f3bf 8f6f 	isb	sy
 800b5c2:	f3bf 8f4f 	dsb	sy
 800b5c6:	603b      	str	r3, [r7, #0]
}
 800b5c8:	bf00      	nop
 800b5ca:	e7fe      	b.n	800b5ca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b5cc:	f001 fa1a 	bl	800ca04 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b5d0:	4b39      	ldr	r3, [pc, #228]	; (800b6b8 <xTaskResumeAll+0x118>)
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	3b01      	subs	r3, #1
 800b5d6:	4a38      	ldr	r2, [pc, #224]	; (800b6b8 <xTaskResumeAll+0x118>)
 800b5d8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b5da:	4b37      	ldr	r3, [pc, #220]	; (800b6b8 <xTaskResumeAll+0x118>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d162      	bne.n	800b6a8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b5e2:	4b36      	ldr	r3, [pc, #216]	; (800b6bc <xTaskResumeAll+0x11c>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d05e      	beq.n	800b6a8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b5ea:	e02f      	b.n	800b64c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5ec:	4b34      	ldr	r3, [pc, #208]	; (800b6c0 <xTaskResumeAll+0x120>)
 800b5ee:	68db      	ldr	r3, [r3, #12]
 800b5f0:	68db      	ldr	r3, [r3, #12]
 800b5f2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	3318      	adds	r3, #24
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	f7ff f871 	bl	800a6e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	3304      	adds	r3, #4
 800b602:	4618      	mov	r0, r3
 800b604:	f7ff f86c 	bl	800a6e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b60c:	4b2d      	ldr	r3, [pc, #180]	; (800b6c4 <xTaskResumeAll+0x124>)
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	429a      	cmp	r2, r3
 800b612:	d903      	bls.n	800b61c <xTaskResumeAll+0x7c>
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b618:	4a2a      	ldr	r2, [pc, #168]	; (800b6c4 <xTaskResumeAll+0x124>)
 800b61a:	6013      	str	r3, [r2, #0]
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b620:	4613      	mov	r3, r2
 800b622:	009b      	lsls	r3, r3, #2
 800b624:	4413      	add	r3, r2
 800b626:	009b      	lsls	r3, r3, #2
 800b628:	4a27      	ldr	r2, [pc, #156]	; (800b6c8 <xTaskResumeAll+0x128>)
 800b62a:	441a      	add	r2, r3
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	3304      	adds	r3, #4
 800b630:	4619      	mov	r1, r3
 800b632:	4610      	mov	r0, r2
 800b634:	f7fe fff7 	bl	800a626 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b63c:	4b23      	ldr	r3, [pc, #140]	; (800b6cc <xTaskResumeAll+0x12c>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b642:	429a      	cmp	r2, r3
 800b644:	d302      	bcc.n	800b64c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b646:	4b22      	ldr	r3, [pc, #136]	; (800b6d0 <xTaskResumeAll+0x130>)
 800b648:	2201      	movs	r2, #1
 800b64a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b64c:	4b1c      	ldr	r3, [pc, #112]	; (800b6c0 <xTaskResumeAll+0x120>)
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d1cb      	bne.n	800b5ec <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d001      	beq.n	800b65e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b65a:	f000 fc21 	bl	800bea0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b65e:	4b1d      	ldr	r3, [pc, #116]	; (800b6d4 <xTaskResumeAll+0x134>)
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d010      	beq.n	800b68c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b66a:	f000 f847 	bl	800b6fc <xTaskIncrementTick>
 800b66e:	4603      	mov	r3, r0
 800b670:	2b00      	cmp	r3, #0
 800b672:	d002      	beq.n	800b67a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b674:	4b16      	ldr	r3, [pc, #88]	; (800b6d0 <xTaskResumeAll+0x130>)
 800b676:	2201      	movs	r2, #1
 800b678:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	3b01      	subs	r3, #1
 800b67e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d1f1      	bne.n	800b66a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b686:	4b13      	ldr	r3, [pc, #76]	; (800b6d4 <xTaskResumeAll+0x134>)
 800b688:	2200      	movs	r2, #0
 800b68a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b68c:	4b10      	ldr	r3, [pc, #64]	; (800b6d0 <xTaskResumeAll+0x130>)
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	2b00      	cmp	r3, #0
 800b692:	d009      	beq.n	800b6a8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b694:	2301      	movs	r3, #1
 800b696:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b698:	4b0f      	ldr	r3, [pc, #60]	; (800b6d8 <xTaskResumeAll+0x138>)
 800b69a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b69e:	601a      	str	r2, [r3, #0]
 800b6a0:	f3bf 8f4f 	dsb	sy
 800b6a4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b6a8:	f001 f9dc 	bl	800ca64 <vPortExitCritical>

	return xAlreadyYielded;
 800b6ac:	68bb      	ldr	r3, [r7, #8]
}
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	3710      	adds	r7, #16
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	bd80      	pop	{r7, pc}
 800b6b6:	bf00      	nop
 800b6b8:	20008ce4 	.word	0x20008ce4
 800b6bc:	20008cbc 	.word	0x20008cbc
 800b6c0:	20008c7c 	.word	0x20008c7c
 800b6c4:	20008cc4 	.word	0x20008cc4
 800b6c8:	200087ec 	.word	0x200087ec
 800b6cc:	200087e8 	.word	0x200087e8
 800b6d0:	20008cd0 	.word	0x20008cd0
 800b6d4:	20008ccc 	.word	0x20008ccc
 800b6d8:	e000ed04 	.word	0xe000ed04

0800b6dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b6dc:	b480      	push	{r7}
 800b6de:	b083      	sub	sp, #12
 800b6e0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b6e2:	4b05      	ldr	r3, [pc, #20]	; (800b6f8 <xTaskGetTickCount+0x1c>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b6e8:	687b      	ldr	r3, [r7, #4]
}
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	370c      	adds	r7, #12
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f4:	4770      	bx	lr
 800b6f6:	bf00      	nop
 800b6f8:	20008cc0 	.word	0x20008cc0

0800b6fc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b086      	sub	sp, #24
 800b700:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b702:	2300      	movs	r3, #0
 800b704:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b706:	4b53      	ldr	r3, [pc, #332]	; (800b854 <xTaskIncrementTick+0x158>)
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	f040 8095 	bne.w	800b83a <xTaskIncrementTick+0x13e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b710:	4b51      	ldr	r3, [pc, #324]	; (800b858 <xTaskIncrementTick+0x15c>)
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	3301      	adds	r3, #1
 800b716:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b718:	4a4f      	ldr	r2, [pc, #316]	; (800b858 <xTaskIncrementTick+0x15c>)
 800b71a:	693b      	ldr	r3, [r7, #16]
 800b71c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b71e:	693b      	ldr	r3, [r7, #16]
 800b720:	2b00      	cmp	r3, #0
 800b722:	d120      	bne.n	800b766 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b724:	4b4d      	ldr	r3, [pc, #308]	; (800b85c <xTaskIncrementTick+0x160>)
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d00a      	beq.n	800b744 <xTaskIncrementTick+0x48>
	__asm volatile
 800b72e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b732:	f383 8811 	msr	BASEPRI, r3
 800b736:	f3bf 8f6f 	isb	sy
 800b73a:	f3bf 8f4f 	dsb	sy
 800b73e:	603b      	str	r3, [r7, #0]
}
 800b740:	bf00      	nop
 800b742:	e7fe      	b.n	800b742 <xTaskIncrementTick+0x46>
 800b744:	4b45      	ldr	r3, [pc, #276]	; (800b85c <xTaskIncrementTick+0x160>)
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	60fb      	str	r3, [r7, #12]
 800b74a:	4b45      	ldr	r3, [pc, #276]	; (800b860 <xTaskIncrementTick+0x164>)
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	4a43      	ldr	r2, [pc, #268]	; (800b85c <xTaskIncrementTick+0x160>)
 800b750:	6013      	str	r3, [r2, #0]
 800b752:	4a43      	ldr	r2, [pc, #268]	; (800b860 <xTaskIncrementTick+0x164>)
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	6013      	str	r3, [r2, #0]
 800b758:	4b42      	ldr	r3, [pc, #264]	; (800b864 <xTaskIncrementTick+0x168>)
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	3301      	adds	r3, #1
 800b75e:	4a41      	ldr	r2, [pc, #260]	; (800b864 <xTaskIncrementTick+0x168>)
 800b760:	6013      	str	r3, [r2, #0]
 800b762:	f000 fb9d 	bl	800bea0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b766:	4b40      	ldr	r3, [pc, #256]	; (800b868 <xTaskIncrementTick+0x16c>)
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	693a      	ldr	r2, [r7, #16]
 800b76c:	429a      	cmp	r2, r3
 800b76e:	d349      	bcc.n	800b804 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b770:	4b3a      	ldr	r3, [pc, #232]	; (800b85c <xTaskIncrementTick+0x160>)
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d104      	bne.n	800b784 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b77a:	4b3b      	ldr	r3, [pc, #236]	; (800b868 <xTaskIncrementTick+0x16c>)
 800b77c:	f04f 32ff 	mov.w	r2, #4294967295
 800b780:	601a      	str	r2, [r3, #0]
					break;
 800b782:	e03f      	b.n	800b804 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b784:	4b35      	ldr	r3, [pc, #212]	; (800b85c <xTaskIncrementTick+0x160>)
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	68db      	ldr	r3, [r3, #12]
 800b78a:	68db      	ldr	r3, [r3, #12]
 800b78c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b78e:	68bb      	ldr	r3, [r7, #8]
 800b790:	685b      	ldr	r3, [r3, #4]
 800b792:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b794:	693a      	ldr	r2, [r7, #16]
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	429a      	cmp	r2, r3
 800b79a:	d203      	bcs.n	800b7a4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b79c:	4a32      	ldr	r2, [pc, #200]	; (800b868 <xTaskIncrementTick+0x16c>)
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b7a2:	e02f      	b.n	800b804 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b7a4:	68bb      	ldr	r3, [r7, #8]
 800b7a6:	3304      	adds	r3, #4
 800b7a8:	4618      	mov	r0, r3
 800b7aa:	f7fe ff99 	bl	800a6e0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b7ae:	68bb      	ldr	r3, [r7, #8]
 800b7b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d004      	beq.n	800b7c0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	3318      	adds	r3, #24
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	f7fe ff90 	bl	800a6e0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7c4:	4b29      	ldr	r3, [pc, #164]	; (800b86c <xTaskIncrementTick+0x170>)
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	429a      	cmp	r2, r3
 800b7ca:	d903      	bls.n	800b7d4 <xTaskIncrementTick+0xd8>
 800b7cc:	68bb      	ldr	r3, [r7, #8]
 800b7ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7d0:	4a26      	ldr	r2, [pc, #152]	; (800b86c <xTaskIncrementTick+0x170>)
 800b7d2:	6013      	str	r3, [r2, #0]
 800b7d4:	68bb      	ldr	r3, [r7, #8]
 800b7d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7d8:	4613      	mov	r3, r2
 800b7da:	009b      	lsls	r3, r3, #2
 800b7dc:	4413      	add	r3, r2
 800b7de:	009b      	lsls	r3, r3, #2
 800b7e0:	4a23      	ldr	r2, [pc, #140]	; (800b870 <xTaskIncrementTick+0x174>)
 800b7e2:	441a      	add	r2, r3
 800b7e4:	68bb      	ldr	r3, [r7, #8]
 800b7e6:	3304      	adds	r3, #4
 800b7e8:	4619      	mov	r1, r3
 800b7ea:	4610      	mov	r0, r2
 800b7ec:	f7fe ff1b 	bl	800a626 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b7f0:	68bb      	ldr	r3, [r7, #8]
 800b7f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7f4:	4b1f      	ldr	r3, [pc, #124]	; (800b874 <xTaskIncrementTick+0x178>)
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7fa:	429a      	cmp	r2, r3
 800b7fc:	d3b8      	bcc.n	800b770 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b7fe:	2301      	movs	r3, #1
 800b800:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b802:	e7b5      	b.n	800b770 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b804:	4b1b      	ldr	r3, [pc, #108]	; (800b874 <xTaskIncrementTick+0x178>)
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b80a:	4919      	ldr	r1, [pc, #100]	; (800b870 <xTaskIncrementTick+0x174>)
 800b80c:	4613      	mov	r3, r2
 800b80e:	009b      	lsls	r3, r3, #2
 800b810:	4413      	add	r3, r2
 800b812:	009b      	lsls	r3, r3, #2
 800b814:	440b      	add	r3, r1
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	2b01      	cmp	r3, #1
 800b81a:	d901      	bls.n	800b820 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800b81c:	2301      	movs	r3, #1
 800b81e:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 800b820:	4b15      	ldr	r3, [pc, #84]	; (800b878 <xTaskIncrementTick+0x17c>)
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d101      	bne.n	800b82c <xTaskIncrementTick+0x130>
			{
				vApplicationTickHook();
 800b828:	f7f4 fef5 	bl	8000616 <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b82c:	4b13      	ldr	r3, [pc, #76]	; (800b87c <xTaskIncrementTick+0x180>)
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d009      	beq.n	800b848 <xTaskIncrementTick+0x14c>
			{
				xSwitchRequired = pdTRUE;
 800b834:	2301      	movs	r3, #1
 800b836:	617b      	str	r3, [r7, #20]
 800b838:	e006      	b.n	800b848 <xTaskIncrementTick+0x14c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b83a:	4b0f      	ldr	r3, [pc, #60]	; (800b878 <xTaskIncrementTick+0x17c>)
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	3301      	adds	r3, #1
 800b840:	4a0d      	ldr	r2, [pc, #52]	; (800b878 <xTaskIncrementTick+0x17c>)
 800b842:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 800b844:	f7f4 fee7 	bl	8000616 <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 800b848:	697b      	ldr	r3, [r7, #20]
}
 800b84a:	4618      	mov	r0, r3
 800b84c:	3718      	adds	r7, #24
 800b84e:	46bd      	mov	sp, r7
 800b850:	bd80      	pop	{r7, pc}
 800b852:	bf00      	nop
 800b854:	20008ce4 	.word	0x20008ce4
 800b858:	20008cc0 	.word	0x20008cc0
 800b85c:	20008c74 	.word	0x20008c74
 800b860:	20008c78 	.word	0x20008c78
 800b864:	20008cd4 	.word	0x20008cd4
 800b868:	20008cdc 	.word	0x20008cdc
 800b86c:	20008cc4 	.word	0x20008cc4
 800b870:	200087ec 	.word	0x200087ec
 800b874:	200087e8 	.word	0x200087e8
 800b878:	20008ccc 	.word	0x20008ccc
 800b87c:	20008cd0 	.word	0x20008cd0

0800b880 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b880:	b580      	push	{r7, lr}
 800b882:	b086      	sub	sp, #24
 800b884:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b886:	4b3a      	ldr	r3, [pc, #232]	; (800b970 <vTaskSwitchContext+0xf0>)
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d003      	beq.n	800b896 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b88e:	4b39      	ldr	r3, [pc, #228]	; (800b974 <vTaskSwitchContext+0xf4>)
 800b890:	2201      	movs	r2, #1
 800b892:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b894:	e068      	b.n	800b968 <vTaskSwitchContext+0xe8>
		xYieldPending = pdFALSE;
 800b896:	4b37      	ldr	r3, [pc, #220]	; (800b974 <vTaskSwitchContext+0xf4>)
 800b898:	2200      	movs	r2, #0
 800b89a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800b89c:	4b36      	ldr	r3, [pc, #216]	; (800b978 <vTaskSwitchContext+0xf8>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8a2:	613b      	str	r3, [r7, #16]
 800b8a4:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800b8a8:	60fb      	str	r3, [r7, #12]
 800b8aa:	693b      	ldr	r3, [r7, #16]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	68fa      	ldr	r2, [r7, #12]
 800b8b0:	429a      	cmp	r2, r3
 800b8b2:	d111      	bne.n	800b8d8 <vTaskSwitchContext+0x58>
 800b8b4:	693b      	ldr	r3, [r7, #16]
 800b8b6:	3304      	adds	r3, #4
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	68fa      	ldr	r2, [r7, #12]
 800b8bc:	429a      	cmp	r2, r3
 800b8be:	d10b      	bne.n	800b8d8 <vTaskSwitchContext+0x58>
 800b8c0:	693b      	ldr	r3, [r7, #16]
 800b8c2:	3308      	adds	r3, #8
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	68fa      	ldr	r2, [r7, #12]
 800b8c8:	429a      	cmp	r2, r3
 800b8ca:	d105      	bne.n	800b8d8 <vTaskSwitchContext+0x58>
 800b8cc:	693b      	ldr	r3, [r7, #16]
 800b8ce:	330c      	adds	r3, #12
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	68fa      	ldr	r2, [r7, #12]
 800b8d4:	429a      	cmp	r2, r3
 800b8d6:	d008      	beq.n	800b8ea <vTaskSwitchContext+0x6a>
 800b8d8:	4b27      	ldr	r3, [pc, #156]	; (800b978 <vTaskSwitchContext+0xf8>)
 800b8da:	681a      	ldr	r2, [r3, #0]
 800b8dc:	4b26      	ldr	r3, [pc, #152]	; (800b978 <vTaskSwitchContext+0xf8>)
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	3334      	adds	r3, #52	; 0x34
 800b8e2:	4619      	mov	r1, r3
 800b8e4:	4610      	mov	r0, r2
 800b8e6:	f7f4 fe9d 	bl	8000624 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b8ea:	4b24      	ldr	r3, [pc, #144]	; (800b97c <vTaskSwitchContext+0xfc>)
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	617b      	str	r3, [r7, #20]
 800b8f0:	e010      	b.n	800b914 <vTaskSwitchContext+0x94>
 800b8f2:	697b      	ldr	r3, [r7, #20]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d10a      	bne.n	800b90e <vTaskSwitchContext+0x8e>
	__asm volatile
 800b8f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8fc:	f383 8811 	msr	BASEPRI, r3
 800b900:	f3bf 8f6f 	isb	sy
 800b904:	f3bf 8f4f 	dsb	sy
 800b908:	607b      	str	r3, [r7, #4]
}
 800b90a:	bf00      	nop
 800b90c:	e7fe      	b.n	800b90c <vTaskSwitchContext+0x8c>
 800b90e:	697b      	ldr	r3, [r7, #20]
 800b910:	3b01      	subs	r3, #1
 800b912:	617b      	str	r3, [r7, #20]
 800b914:	491a      	ldr	r1, [pc, #104]	; (800b980 <vTaskSwitchContext+0x100>)
 800b916:	697a      	ldr	r2, [r7, #20]
 800b918:	4613      	mov	r3, r2
 800b91a:	009b      	lsls	r3, r3, #2
 800b91c:	4413      	add	r3, r2
 800b91e:	009b      	lsls	r3, r3, #2
 800b920:	440b      	add	r3, r1
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d0e4      	beq.n	800b8f2 <vTaskSwitchContext+0x72>
 800b928:	697a      	ldr	r2, [r7, #20]
 800b92a:	4613      	mov	r3, r2
 800b92c:	009b      	lsls	r3, r3, #2
 800b92e:	4413      	add	r3, r2
 800b930:	009b      	lsls	r3, r3, #2
 800b932:	4a13      	ldr	r2, [pc, #76]	; (800b980 <vTaskSwitchContext+0x100>)
 800b934:	4413      	add	r3, r2
 800b936:	60bb      	str	r3, [r7, #8]
 800b938:	68bb      	ldr	r3, [r7, #8]
 800b93a:	685b      	ldr	r3, [r3, #4]
 800b93c:	685a      	ldr	r2, [r3, #4]
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	605a      	str	r2, [r3, #4]
 800b942:	68bb      	ldr	r3, [r7, #8]
 800b944:	685a      	ldr	r2, [r3, #4]
 800b946:	68bb      	ldr	r3, [r7, #8]
 800b948:	3308      	adds	r3, #8
 800b94a:	429a      	cmp	r2, r3
 800b94c:	d104      	bne.n	800b958 <vTaskSwitchContext+0xd8>
 800b94e:	68bb      	ldr	r3, [r7, #8]
 800b950:	685b      	ldr	r3, [r3, #4]
 800b952:	685a      	ldr	r2, [r3, #4]
 800b954:	68bb      	ldr	r3, [r7, #8]
 800b956:	605a      	str	r2, [r3, #4]
 800b958:	68bb      	ldr	r3, [r7, #8]
 800b95a:	685b      	ldr	r3, [r3, #4]
 800b95c:	68db      	ldr	r3, [r3, #12]
 800b95e:	4a06      	ldr	r2, [pc, #24]	; (800b978 <vTaskSwitchContext+0xf8>)
 800b960:	6013      	str	r3, [r2, #0]
 800b962:	4a06      	ldr	r2, [pc, #24]	; (800b97c <vTaskSwitchContext+0xfc>)
 800b964:	697b      	ldr	r3, [r7, #20]
 800b966:	6013      	str	r3, [r2, #0]
}
 800b968:	bf00      	nop
 800b96a:	3718      	adds	r7, #24
 800b96c:	46bd      	mov	sp, r7
 800b96e:	bd80      	pop	{r7, pc}
 800b970:	20008ce4 	.word	0x20008ce4
 800b974:	20008cd0 	.word	0x20008cd0
 800b978:	200087e8 	.word	0x200087e8
 800b97c:	20008cc4 	.word	0x20008cc4
 800b980:	200087ec 	.word	0x200087ec

0800b984 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b084      	sub	sp, #16
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
 800b98c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d10a      	bne.n	800b9aa <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b994:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b998:	f383 8811 	msr	BASEPRI, r3
 800b99c:	f3bf 8f6f 	isb	sy
 800b9a0:	f3bf 8f4f 	dsb	sy
 800b9a4:	60fb      	str	r3, [r7, #12]
}
 800b9a6:	bf00      	nop
 800b9a8:	e7fe      	b.n	800b9a8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b9aa:	4b07      	ldr	r3, [pc, #28]	; (800b9c8 <vTaskPlaceOnEventList+0x44>)
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	3318      	adds	r3, #24
 800b9b0:	4619      	mov	r1, r3
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f7fe fe5b 	bl	800a66e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b9b8:	2101      	movs	r1, #1
 800b9ba:	6838      	ldr	r0, [r7, #0]
 800b9bc:	f000 fb34 	bl	800c028 <prvAddCurrentTaskToDelayedList>
}
 800b9c0:	bf00      	nop
 800b9c2:	3710      	adds	r7, #16
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	bd80      	pop	{r7, pc}
 800b9c8:	200087e8 	.word	0x200087e8

0800b9cc <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b086      	sub	sp, #24
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	60f8      	str	r0, [r7, #12]
 800b9d4:	60b9      	str	r1, [r7, #8]
 800b9d6:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d10a      	bne.n	800b9f4 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 800b9de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9e2:	f383 8811 	msr	BASEPRI, r3
 800b9e6:	f3bf 8f6f 	isb	sy
 800b9ea:	f3bf 8f4f 	dsb	sy
 800b9ee:	617b      	str	r3, [r7, #20]
}
 800b9f0:	bf00      	nop
 800b9f2:	e7fe      	b.n	800b9f2 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800b9f4:	4b11      	ldr	r3, [pc, #68]	; (800ba3c <vTaskPlaceOnUnorderedEventList+0x70>)
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d10a      	bne.n	800ba12 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 800b9fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba00:	f383 8811 	msr	BASEPRI, r3
 800ba04:	f3bf 8f6f 	isb	sy
 800ba08:	f3bf 8f4f 	dsb	sy
 800ba0c:	613b      	str	r3, [r7, #16]
}
 800ba0e:	bf00      	nop
 800ba10:	e7fe      	b.n	800ba10 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800ba12:	4b0b      	ldr	r3, [pc, #44]	; (800ba40 <vTaskPlaceOnUnorderedEventList+0x74>)
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	68ba      	ldr	r2, [r7, #8]
 800ba18:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800ba1c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ba1e:	4b08      	ldr	r3, [pc, #32]	; (800ba40 <vTaskPlaceOnUnorderedEventList+0x74>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	3318      	adds	r3, #24
 800ba24:	4619      	mov	r1, r3
 800ba26:	68f8      	ldr	r0, [r7, #12]
 800ba28:	f7fe fdfd 	bl	800a626 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ba2c:	2101      	movs	r1, #1
 800ba2e:	6878      	ldr	r0, [r7, #4]
 800ba30:	f000 fafa 	bl	800c028 <prvAddCurrentTaskToDelayedList>
}
 800ba34:	bf00      	nop
 800ba36:	3718      	adds	r7, #24
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	bd80      	pop	{r7, pc}
 800ba3c:	20008ce4 	.word	0x20008ce4
 800ba40:	200087e8 	.word	0x200087e8

0800ba44 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ba44:	b580      	push	{r7, lr}
 800ba46:	b086      	sub	sp, #24
 800ba48:	af00      	add	r7, sp, #0
 800ba4a:	60f8      	str	r0, [r7, #12]
 800ba4c:	60b9      	str	r1, [r7, #8]
 800ba4e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d10a      	bne.n	800ba6c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800ba56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba5a:	f383 8811 	msr	BASEPRI, r3
 800ba5e:	f3bf 8f6f 	isb	sy
 800ba62:	f3bf 8f4f 	dsb	sy
 800ba66:	617b      	str	r3, [r7, #20]
}
 800ba68:	bf00      	nop
 800ba6a:	e7fe      	b.n	800ba6a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ba6c:	4b0a      	ldr	r3, [pc, #40]	; (800ba98 <vTaskPlaceOnEventListRestricted+0x54>)
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	3318      	adds	r3, #24
 800ba72:	4619      	mov	r1, r3
 800ba74:	68f8      	ldr	r0, [r7, #12]
 800ba76:	f7fe fdd6 	bl	800a626 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d002      	beq.n	800ba86 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800ba80:	f04f 33ff 	mov.w	r3, #4294967295
 800ba84:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ba86:	6879      	ldr	r1, [r7, #4]
 800ba88:	68b8      	ldr	r0, [r7, #8]
 800ba8a:	f000 facd 	bl	800c028 <prvAddCurrentTaskToDelayedList>
	}
 800ba8e:	bf00      	nop
 800ba90:	3718      	adds	r7, #24
 800ba92:	46bd      	mov	sp, r7
 800ba94:	bd80      	pop	{r7, pc}
 800ba96:	bf00      	nop
 800ba98:	200087e8 	.word	0x200087e8

0800ba9c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b086      	sub	sp, #24
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	68db      	ldr	r3, [r3, #12]
 800baa8:	68db      	ldr	r3, [r3, #12]
 800baaa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800baac:	693b      	ldr	r3, [r7, #16]
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d10a      	bne.n	800bac8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800bab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bab6:	f383 8811 	msr	BASEPRI, r3
 800baba:	f3bf 8f6f 	isb	sy
 800babe:	f3bf 8f4f 	dsb	sy
 800bac2:	60fb      	str	r3, [r7, #12]
}
 800bac4:	bf00      	nop
 800bac6:	e7fe      	b.n	800bac6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bac8:	693b      	ldr	r3, [r7, #16]
 800baca:	3318      	adds	r3, #24
 800bacc:	4618      	mov	r0, r3
 800bace:	f7fe fe07 	bl	800a6e0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bad2:	4b1e      	ldr	r3, [pc, #120]	; (800bb4c <xTaskRemoveFromEventList+0xb0>)
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d11d      	bne.n	800bb16 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bada:	693b      	ldr	r3, [r7, #16]
 800badc:	3304      	adds	r3, #4
 800bade:	4618      	mov	r0, r3
 800bae0:	f7fe fdfe 	bl	800a6e0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bae4:	693b      	ldr	r3, [r7, #16]
 800bae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bae8:	4b19      	ldr	r3, [pc, #100]	; (800bb50 <xTaskRemoveFromEventList+0xb4>)
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	429a      	cmp	r2, r3
 800baee:	d903      	bls.n	800baf8 <xTaskRemoveFromEventList+0x5c>
 800baf0:	693b      	ldr	r3, [r7, #16]
 800baf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baf4:	4a16      	ldr	r2, [pc, #88]	; (800bb50 <xTaskRemoveFromEventList+0xb4>)
 800baf6:	6013      	str	r3, [r2, #0]
 800baf8:	693b      	ldr	r3, [r7, #16]
 800bafa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bafc:	4613      	mov	r3, r2
 800bafe:	009b      	lsls	r3, r3, #2
 800bb00:	4413      	add	r3, r2
 800bb02:	009b      	lsls	r3, r3, #2
 800bb04:	4a13      	ldr	r2, [pc, #76]	; (800bb54 <xTaskRemoveFromEventList+0xb8>)
 800bb06:	441a      	add	r2, r3
 800bb08:	693b      	ldr	r3, [r7, #16]
 800bb0a:	3304      	adds	r3, #4
 800bb0c:	4619      	mov	r1, r3
 800bb0e:	4610      	mov	r0, r2
 800bb10:	f7fe fd89 	bl	800a626 <vListInsertEnd>
 800bb14:	e005      	b.n	800bb22 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bb16:	693b      	ldr	r3, [r7, #16]
 800bb18:	3318      	adds	r3, #24
 800bb1a:	4619      	mov	r1, r3
 800bb1c:	480e      	ldr	r0, [pc, #56]	; (800bb58 <xTaskRemoveFromEventList+0xbc>)
 800bb1e:	f7fe fd82 	bl	800a626 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bb22:	693b      	ldr	r3, [r7, #16]
 800bb24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb26:	4b0d      	ldr	r3, [pc, #52]	; (800bb5c <xTaskRemoveFromEventList+0xc0>)
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb2c:	429a      	cmp	r2, r3
 800bb2e:	d905      	bls.n	800bb3c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bb30:	2301      	movs	r3, #1
 800bb32:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bb34:	4b0a      	ldr	r3, [pc, #40]	; (800bb60 <xTaskRemoveFromEventList+0xc4>)
 800bb36:	2201      	movs	r2, #1
 800bb38:	601a      	str	r2, [r3, #0]
 800bb3a:	e001      	b.n	800bb40 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bb40:	697b      	ldr	r3, [r7, #20]
}
 800bb42:	4618      	mov	r0, r3
 800bb44:	3718      	adds	r7, #24
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}
 800bb4a:	bf00      	nop
 800bb4c:	20008ce4 	.word	0x20008ce4
 800bb50:	20008cc4 	.word	0x20008cc4
 800bb54:	200087ec 	.word	0x200087ec
 800bb58:	20008c7c 	.word	0x20008c7c
 800bb5c:	200087e8 	.word	0x200087e8
 800bb60:	20008cd0 	.word	0x20008cd0

0800bb64 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800bb64:	b580      	push	{r7, lr}
 800bb66:	b086      	sub	sp, #24
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	6078      	str	r0, [r7, #4]
 800bb6c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800bb6e:	4b29      	ldr	r3, [pc, #164]	; (800bc14 <vTaskRemoveFromUnorderedEventList+0xb0>)
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d10a      	bne.n	800bb8c <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 800bb76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb7a:	f383 8811 	msr	BASEPRI, r3
 800bb7e:	f3bf 8f6f 	isb	sy
 800bb82:	f3bf 8f4f 	dsb	sy
 800bb86:	613b      	str	r3, [r7, #16]
}
 800bb88:	bf00      	nop
 800bb8a:	e7fe      	b.n	800bb8a <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800bb8c:	683b      	ldr	r3, [r7, #0]
 800bb8e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	68db      	ldr	r3, [r3, #12]
 800bb9a:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 800bb9c:	697b      	ldr	r3, [r7, #20]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d10a      	bne.n	800bbb8 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 800bba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bba6:	f383 8811 	msr	BASEPRI, r3
 800bbaa:	f3bf 8f6f 	isb	sy
 800bbae:	f3bf 8f4f 	dsb	sy
 800bbb2:	60fb      	str	r3, [r7, #12]
}
 800bbb4:	bf00      	nop
 800bbb6:	e7fe      	b.n	800bbb6 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 800bbb8:	6878      	ldr	r0, [r7, #4]
 800bbba:	f7fe fd91 	bl	800a6e0 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bbbe:	697b      	ldr	r3, [r7, #20]
 800bbc0:	3304      	adds	r3, #4
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	f7fe fd8c 	bl	800a6e0 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800bbc8:	697b      	ldr	r3, [r7, #20]
 800bbca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbcc:	4b12      	ldr	r3, [pc, #72]	; (800bc18 <vTaskRemoveFromUnorderedEventList+0xb4>)
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	429a      	cmp	r2, r3
 800bbd2:	d903      	bls.n	800bbdc <vTaskRemoveFromUnorderedEventList+0x78>
 800bbd4:	697b      	ldr	r3, [r7, #20]
 800bbd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbd8:	4a0f      	ldr	r2, [pc, #60]	; (800bc18 <vTaskRemoveFromUnorderedEventList+0xb4>)
 800bbda:	6013      	str	r3, [r2, #0]
 800bbdc:	697b      	ldr	r3, [r7, #20]
 800bbde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbe0:	4613      	mov	r3, r2
 800bbe2:	009b      	lsls	r3, r3, #2
 800bbe4:	4413      	add	r3, r2
 800bbe6:	009b      	lsls	r3, r3, #2
 800bbe8:	4a0c      	ldr	r2, [pc, #48]	; (800bc1c <vTaskRemoveFromUnorderedEventList+0xb8>)
 800bbea:	441a      	add	r2, r3
 800bbec:	697b      	ldr	r3, [r7, #20]
 800bbee:	3304      	adds	r3, #4
 800bbf0:	4619      	mov	r1, r3
 800bbf2:	4610      	mov	r0, r2
 800bbf4:	f7fe fd17 	bl	800a626 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bbf8:	697b      	ldr	r3, [r7, #20]
 800bbfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbfc:	4b08      	ldr	r3, [pc, #32]	; (800bc20 <vTaskRemoveFromUnorderedEventList+0xbc>)
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc02:	429a      	cmp	r2, r3
 800bc04:	d902      	bls.n	800bc0c <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800bc06:	4b07      	ldr	r3, [pc, #28]	; (800bc24 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800bc08:	2201      	movs	r2, #1
 800bc0a:	601a      	str	r2, [r3, #0]
	}
}
 800bc0c:	bf00      	nop
 800bc0e:	3718      	adds	r7, #24
 800bc10:	46bd      	mov	sp, r7
 800bc12:	bd80      	pop	{r7, pc}
 800bc14:	20008ce4 	.word	0x20008ce4
 800bc18:	20008cc4 	.word	0x20008cc4
 800bc1c:	200087ec 	.word	0x200087ec
 800bc20:	200087e8 	.word	0x200087e8
 800bc24:	20008cd0 	.word	0x20008cd0

0800bc28 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bc28:	b480      	push	{r7}
 800bc2a:	b083      	sub	sp, #12
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bc30:	4b06      	ldr	r3, [pc, #24]	; (800bc4c <vTaskInternalSetTimeOutState+0x24>)
 800bc32:	681a      	ldr	r2, [r3, #0]
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bc38:	4b05      	ldr	r3, [pc, #20]	; (800bc50 <vTaskInternalSetTimeOutState+0x28>)
 800bc3a:	681a      	ldr	r2, [r3, #0]
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	605a      	str	r2, [r3, #4]
}
 800bc40:	bf00      	nop
 800bc42:	370c      	adds	r7, #12
 800bc44:	46bd      	mov	sp, r7
 800bc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4a:	4770      	bx	lr
 800bc4c:	20008cd4 	.word	0x20008cd4
 800bc50:	20008cc0 	.word	0x20008cc0

0800bc54 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b088      	sub	sp, #32
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	6078      	str	r0, [r7, #4]
 800bc5c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d10a      	bne.n	800bc7a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800bc64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc68:	f383 8811 	msr	BASEPRI, r3
 800bc6c:	f3bf 8f6f 	isb	sy
 800bc70:	f3bf 8f4f 	dsb	sy
 800bc74:	613b      	str	r3, [r7, #16]
}
 800bc76:	bf00      	nop
 800bc78:	e7fe      	b.n	800bc78 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bc7a:	683b      	ldr	r3, [r7, #0]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d10a      	bne.n	800bc96 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800bc80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc84:	f383 8811 	msr	BASEPRI, r3
 800bc88:	f3bf 8f6f 	isb	sy
 800bc8c:	f3bf 8f4f 	dsb	sy
 800bc90:	60fb      	str	r3, [r7, #12]
}
 800bc92:	bf00      	nop
 800bc94:	e7fe      	b.n	800bc94 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800bc96:	f000 feb5 	bl	800ca04 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bc9a:	4b1d      	ldr	r3, [pc, #116]	; (800bd10 <xTaskCheckForTimeOut+0xbc>)
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	685b      	ldr	r3, [r3, #4]
 800bca4:	69ba      	ldr	r2, [r7, #24]
 800bca6:	1ad3      	subs	r3, r2, r3
 800bca8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bcaa:	683b      	ldr	r3, [r7, #0]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcb2:	d102      	bne.n	800bcba <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	61fb      	str	r3, [r7, #28]
 800bcb8:	e023      	b.n	800bd02 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681a      	ldr	r2, [r3, #0]
 800bcbe:	4b15      	ldr	r3, [pc, #84]	; (800bd14 <xTaskCheckForTimeOut+0xc0>)
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	429a      	cmp	r2, r3
 800bcc4:	d007      	beq.n	800bcd6 <xTaskCheckForTimeOut+0x82>
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	685b      	ldr	r3, [r3, #4]
 800bcca:	69ba      	ldr	r2, [r7, #24]
 800bccc:	429a      	cmp	r2, r3
 800bcce:	d302      	bcc.n	800bcd6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bcd0:	2301      	movs	r3, #1
 800bcd2:	61fb      	str	r3, [r7, #28]
 800bcd4:	e015      	b.n	800bd02 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	697a      	ldr	r2, [r7, #20]
 800bcdc:	429a      	cmp	r2, r3
 800bcde:	d20b      	bcs.n	800bcf8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	681a      	ldr	r2, [r3, #0]
 800bce4:	697b      	ldr	r3, [r7, #20]
 800bce6:	1ad2      	subs	r2, r2, r3
 800bce8:	683b      	ldr	r3, [r7, #0]
 800bcea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bcec:	6878      	ldr	r0, [r7, #4]
 800bcee:	f7ff ff9b 	bl	800bc28 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	61fb      	str	r3, [r7, #28]
 800bcf6:	e004      	b.n	800bd02 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800bcf8:	683b      	ldr	r3, [r7, #0]
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bcfe:	2301      	movs	r3, #1
 800bd00:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bd02:	f000 feaf 	bl	800ca64 <vPortExitCritical>

	return xReturn;
 800bd06:	69fb      	ldr	r3, [r7, #28]
}
 800bd08:	4618      	mov	r0, r3
 800bd0a:	3720      	adds	r7, #32
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	bd80      	pop	{r7, pc}
 800bd10:	20008cc0 	.word	0x20008cc0
 800bd14:	20008cd4 	.word	0x20008cd4

0800bd18 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bd18:	b480      	push	{r7}
 800bd1a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bd1c:	4b03      	ldr	r3, [pc, #12]	; (800bd2c <vTaskMissedYield+0x14>)
 800bd1e:	2201      	movs	r2, #1
 800bd20:	601a      	str	r2, [r3, #0]
}
 800bd22:	bf00      	nop
 800bd24:	46bd      	mov	sp, r7
 800bd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2a:	4770      	bx	lr
 800bd2c:	20008cd0 	.word	0x20008cd0

0800bd30 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b082      	sub	sp, #8
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bd38:	f000 f854 	bl	800bde4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bd3c:	4b07      	ldr	r3, [pc, #28]	; (800bd5c <prvIdleTask+0x2c>)
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	2b01      	cmp	r3, #1
 800bd42:	d907      	bls.n	800bd54 <prvIdleTask+0x24>
			{
				taskYIELD();
 800bd44:	4b06      	ldr	r3, [pc, #24]	; (800bd60 <prvIdleTask+0x30>)
 800bd46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd4a:	601a      	str	r2, [r3, #0]
 800bd4c:	f3bf 8f4f 	dsb	sy
 800bd50:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800bd54:	f7f4 fc58 	bl	8000608 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800bd58:	e7ee      	b.n	800bd38 <prvIdleTask+0x8>
 800bd5a:	bf00      	nop
 800bd5c:	200087ec 	.word	0x200087ec
 800bd60:	e000ed04 	.word	0xe000ed04

0800bd64 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b082      	sub	sp, #8
 800bd68:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	607b      	str	r3, [r7, #4]
 800bd6e:	e00c      	b.n	800bd8a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bd70:	687a      	ldr	r2, [r7, #4]
 800bd72:	4613      	mov	r3, r2
 800bd74:	009b      	lsls	r3, r3, #2
 800bd76:	4413      	add	r3, r2
 800bd78:	009b      	lsls	r3, r3, #2
 800bd7a:	4a12      	ldr	r2, [pc, #72]	; (800bdc4 <prvInitialiseTaskLists+0x60>)
 800bd7c:	4413      	add	r3, r2
 800bd7e:	4618      	mov	r0, r3
 800bd80:	f7fe fc24 	bl	800a5cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	3301      	adds	r3, #1
 800bd88:	607b      	str	r3, [r7, #4]
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	2b37      	cmp	r3, #55	; 0x37
 800bd8e:	d9ef      	bls.n	800bd70 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bd90:	480d      	ldr	r0, [pc, #52]	; (800bdc8 <prvInitialiseTaskLists+0x64>)
 800bd92:	f7fe fc1b 	bl	800a5cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bd96:	480d      	ldr	r0, [pc, #52]	; (800bdcc <prvInitialiseTaskLists+0x68>)
 800bd98:	f7fe fc18 	bl	800a5cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bd9c:	480c      	ldr	r0, [pc, #48]	; (800bdd0 <prvInitialiseTaskLists+0x6c>)
 800bd9e:	f7fe fc15 	bl	800a5cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bda2:	480c      	ldr	r0, [pc, #48]	; (800bdd4 <prvInitialiseTaskLists+0x70>)
 800bda4:	f7fe fc12 	bl	800a5cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bda8:	480b      	ldr	r0, [pc, #44]	; (800bdd8 <prvInitialiseTaskLists+0x74>)
 800bdaa:	f7fe fc0f 	bl	800a5cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bdae:	4b0b      	ldr	r3, [pc, #44]	; (800bddc <prvInitialiseTaskLists+0x78>)
 800bdb0:	4a05      	ldr	r2, [pc, #20]	; (800bdc8 <prvInitialiseTaskLists+0x64>)
 800bdb2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bdb4:	4b0a      	ldr	r3, [pc, #40]	; (800bde0 <prvInitialiseTaskLists+0x7c>)
 800bdb6:	4a05      	ldr	r2, [pc, #20]	; (800bdcc <prvInitialiseTaskLists+0x68>)
 800bdb8:	601a      	str	r2, [r3, #0]
}
 800bdba:	bf00      	nop
 800bdbc:	3708      	adds	r7, #8
 800bdbe:	46bd      	mov	sp, r7
 800bdc0:	bd80      	pop	{r7, pc}
 800bdc2:	bf00      	nop
 800bdc4:	200087ec 	.word	0x200087ec
 800bdc8:	20008c4c 	.word	0x20008c4c
 800bdcc:	20008c60 	.word	0x20008c60
 800bdd0:	20008c7c 	.word	0x20008c7c
 800bdd4:	20008c90 	.word	0x20008c90
 800bdd8:	20008ca8 	.word	0x20008ca8
 800bddc:	20008c74 	.word	0x20008c74
 800bde0:	20008c78 	.word	0x20008c78

0800bde4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b082      	sub	sp, #8
 800bde8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bdea:	e019      	b.n	800be20 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bdec:	f000 fe0a 	bl	800ca04 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bdf0:	4b10      	ldr	r3, [pc, #64]	; (800be34 <prvCheckTasksWaitingTermination+0x50>)
 800bdf2:	68db      	ldr	r3, [r3, #12]
 800bdf4:	68db      	ldr	r3, [r3, #12]
 800bdf6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	3304      	adds	r3, #4
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	f7fe fc6f 	bl	800a6e0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800be02:	4b0d      	ldr	r3, [pc, #52]	; (800be38 <prvCheckTasksWaitingTermination+0x54>)
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	3b01      	subs	r3, #1
 800be08:	4a0b      	ldr	r2, [pc, #44]	; (800be38 <prvCheckTasksWaitingTermination+0x54>)
 800be0a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800be0c:	4b0b      	ldr	r3, [pc, #44]	; (800be3c <prvCheckTasksWaitingTermination+0x58>)
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	3b01      	subs	r3, #1
 800be12:	4a0a      	ldr	r2, [pc, #40]	; (800be3c <prvCheckTasksWaitingTermination+0x58>)
 800be14:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800be16:	f000 fe25 	bl	800ca64 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800be1a:	6878      	ldr	r0, [r7, #4]
 800be1c:	f000 f810 	bl	800be40 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800be20:	4b06      	ldr	r3, [pc, #24]	; (800be3c <prvCheckTasksWaitingTermination+0x58>)
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	2b00      	cmp	r3, #0
 800be26:	d1e1      	bne.n	800bdec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800be28:	bf00      	nop
 800be2a:	bf00      	nop
 800be2c:	3708      	adds	r7, #8
 800be2e:	46bd      	mov	sp, r7
 800be30:	bd80      	pop	{r7, pc}
 800be32:	bf00      	nop
 800be34:	20008c90 	.word	0x20008c90
 800be38:	20008cbc 	.word	0x20008cbc
 800be3c:	20008ca4 	.word	0x20008ca4

0800be40 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800be40:	b580      	push	{r7, lr}
 800be42:	b084      	sub	sp, #16
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d108      	bne.n	800be64 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be56:	4618      	mov	r0, r3
 800be58:	f000 ff9e 	bl	800cd98 <vPortFree>
				vPortFree( pxTCB );
 800be5c:	6878      	ldr	r0, [r7, #4]
 800be5e:	f000 ff9b 	bl	800cd98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800be62:	e018      	b.n	800be96 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800be6a:	2b01      	cmp	r3, #1
 800be6c:	d103      	bne.n	800be76 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800be6e:	6878      	ldr	r0, [r7, #4]
 800be70:	f000 ff92 	bl	800cd98 <vPortFree>
	}
 800be74:	e00f      	b.n	800be96 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800be7c:	2b02      	cmp	r3, #2
 800be7e:	d00a      	beq.n	800be96 <prvDeleteTCB+0x56>
	__asm volatile
 800be80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be84:	f383 8811 	msr	BASEPRI, r3
 800be88:	f3bf 8f6f 	isb	sy
 800be8c:	f3bf 8f4f 	dsb	sy
 800be90:	60fb      	str	r3, [r7, #12]
}
 800be92:	bf00      	nop
 800be94:	e7fe      	b.n	800be94 <prvDeleteTCB+0x54>
	}
 800be96:	bf00      	nop
 800be98:	3710      	adds	r7, #16
 800be9a:	46bd      	mov	sp, r7
 800be9c:	bd80      	pop	{r7, pc}
	...

0800bea0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bea0:	b480      	push	{r7}
 800bea2:	b083      	sub	sp, #12
 800bea4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bea6:	4b0c      	ldr	r3, [pc, #48]	; (800bed8 <prvResetNextTaskUnblockTime+0x38>)
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	2b00      	cmp	r3, #0
 800beae:	d104      	bne.n	800beba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800beb0:	4b0a      	ldr	r3, [pc, #40]	; (800bedc <prvResetNextTaskUnblockTime+0x3c>)
 800beb2:	f04f 32ff 	mov.w	r2, #4294967295
 800beb6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800beb8:	e008      	b.n	800becc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800beba:	4b07      	ldr	r3, [pc, #28]	; (800bed8 <prvResetNextTaskUnblockTime+0x38>)
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	68db      	ldr	r3, [r3, #12]
 800bec0:	68db      	ldr	r3, [r3, #12]
 800bec2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	685b      	ldr	r3, [r3, #4]
 800bec8:	4a04      	ldr	r2, [pc, #16]	; (800bedc <prvResetNextTaskUnblockTime+0x3c>)
 800beca:	6013      	str	r3, [r2, #0]
}
 800becc:	bf00      	nop
 800bece:	370c      	adds	r7, #12
 800bed0:	46bd      	mov	sp, r7
 800bed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed6:	4770      	bx	lr
 800bed8:	20008c74 	.word	0x20008c74
 800bedc:	20008cdc 	.word	0x20008cdc

0800bee0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bee0:	b480      	push	{r7}
 800bee2:	b083      	sub	sp, #12
 800bee4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bee6:	4b0b      	ldr	r3, [pc, #44]	; (800bf14 <xTaskGetSchedulerState+0x34>)
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d102      	bne.n	800bef4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800beee:	2301      	movs	r3, #1
 800bef0:	607b      	str	r3, [r7, #4]
 800bef2:	e008      	b.n	800bf06 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bef4:	4b08      	ldr	r3, [pc, #32]	; (800bf18 <xTaskGetSchedulerState+0x38>)
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d102      	bne.n	800bf02 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800befc:	2302      	movs	r3, #2
 800befe:	607b      	str	r3, [r7, #4]
 800bf00:	e001      	b.n	800bf06 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bf02:	2300      	movs	r3, #0
 800bf04:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bf06:	687b      	ldr	r3, [r7, #4]
	}
 800bf08:	4618      	mov	r0, r3
 800bf0a:	370c      	adds	r7, #12
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf12:	4770      	bx	lr
 800bf14:	20008cc8 	.word	0x20008cc8
 800bf18:	20008ce4 	.word	0x20008ce4

0800bf1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b086      	sub	sp, #24
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bf28:	2300      	movs	r3, #0
 800bf2a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d056      	beq.n	800bfe0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bf32:	4b2e      	ldr	r3, [pc, #184]	; (800bfec <xTaskPriorityDisinherit+0xd0>)
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	693a      	ldr	r2, [r7, #16]
 800bf38:	429a      	cmp	r2, r3
 800bf3a:	d00a      	beq.n	800bf52 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800bf3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf40:	f383 8811 	msr	BASEPRI, r3
 800bf44:	f3bf 8f6f 	isb	sy
 800bf48:	f3bf 8f4f 	dsb	sy
 800bf4c:	60fb      	str	r3, [r7, #12]
}
 800bf4e:	bf00      	nop
 800bf50:	e7fe      	b.n	800bf50 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800bf52:	693b      	ldr	r3, [r7, #16]
 800bf54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d10a      	bne.n	800bf70 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800bf5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf5e:	f383 8811 	msr	BASEPRI, r3
 800bf62:	f3bf 8f6f 	isb	sy
 800bf66:	f3bf 8f4f 	dsb	sy
 800bf6a:	60bb      	str	r3, [r7, #8]
}
 800bf6c:	bf00      	nop
 800bf6e:	e7fe      	b.n	800bf6e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800bf70:	693b      	ldr	r3, [r7, #16]
 800bf72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf74:	1e5a      	subs	r2, r3, #1
 800bf76:	693b      	ldr	r3, [r7, #16]
 800bf78:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bf7a:	693b      	ldr	r3, [r7, #16]
 800bf7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf7e:	693b      	ldr	r3, [r7, #16]
 800bf80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf82:	429a      	cmp	r2, r3
 800bf84:	d02c      	beq.n	800bfe0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bf86:	693b      	ldr	r3, [r7, #16]
 800bf88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d128      	bne.n	800bfe0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bf8e:	693b      	ldr	r3, [r7, #16]
 800bf90:	3304      	adds	r3, #4
 800bf92:	4618      	mov	r0, r3
 800bf94:	f7fe fba4 	bl	800a6e0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bf98:	693b      	ldr	r3, [r7, #16]
 800bf9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bf9c:	693b      	ldr	r3, [r7, #16]
 800bf9e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bfa0:	693b      	ldr	r3, [r7, #16]
 800bfa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfa4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bfa8:	693b      	ldr	r3, [r7, #16]
 800bfaa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bfac:	693b      	ldr	r3, [r7, #16]
 800bfae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfb0:	4b0f      	ldr	r3, [pc, #60]	; (800bff0 <xTaskPriorityDisinherit+0xd4>)
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	429a      	cmp	r2, r3
 800bfb6:	d903      	bls.n	800bfc0 <xTaskPriorityDisinherit+0xa4>
 800bfb8:	693b      	ldr	r3, [r7, #16]
 800bfba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfbc:	4a0c      	ldr	r2, [pc, #48]	; (800bff0 <xTaskPriorityDisinherit+0xd4>)
 800bfbe:	6013      	str	r3, [r2, #0]
 800bfc0:	693b      	ldr	r3, [r7, #16]
 800bfc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfc4:	4613      	mov	r3, r2
 800bfc6:	009b      	lsls	r3, r3, #2
 800bfc8:	4413      	add	r3, r2
 800bfca:	009b      	lsls	r3, r3, #2
 800bfcc:	4a09      	ldr	r2, [pc, #36]	; (800bff4 <xTaskPriorityDisinherit+0xd8>)
 800bfce:	441a      	add	r2, r3
 800bfd0:	693b      	ldr	r3, [r7, #16]
 800bfd2:	3304      	adds	r3, #4
 800bfd4:	4619      	mov	r1, r3
 800bfd6:	4610      	mov	r0, r2
 800bfd8:	f7fe fb25 	bl	800a626 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bfdc:	2301      	movs	r3, #1
 800bfde:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bfe0:	697b      	ldr	r3, [r7, #20]
	}
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	3718      	adds	r7, #24
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	bd80      	pop	{r7, pc}
 800bfea:	bf00      	nop
 800bfec:	200087e8 	.word	0x200087e8
 800bff0:	20008cc4 	.word	0x20008cc4
 800bff4:	200087ec 	.word	0x200087ec

0800bff8 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800bff8:	b480      	push	{r7}
 800bffa:	b083      	sub	sp, #12
 800bffc:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800bffe:	4b09      	ldr	r3, [pc, #36]	; (800c024 <uxTaskResetEventItemValue+0x2c>)
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	699b      	ldr	r3, [r3, #24]
 800c004:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c006:	4b07      	ldr	r3, [pc, #28]	; (800c024 <uxTaskResetEventItemValue+0x2c>)
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c00c:	4b05      	ldr	r3, [pc, #20]	; (800c024 <uxTaskResetEventItemValue+0x2c>)
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 800c014:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800c016:	687b      	ldr	r3, [r7, #4]
}
 800c018:	4618      	mov	r0, r3
 800c01a:	370c      	adds	r7, #12
 800c01c:	46bd      	mov	sp, r7
 800c01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c022:	4770      	bx	lr
 800c024:	200087e8 	.word	0x200087e8

0800c028 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c028:	b580      	push	{r7, lr}
 800c02a:	b084      	sub	sp, #16
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	6078      	str	r0, [r7, #4]
 800c030:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c032:	4b21      	ldr	r3, [pc, #132]	; (800c0b8 <prvAddCurrentTaskToDelayedList+0x90>)
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c038:	4b20      	ldr	r3, [pc, #128]	; (800c0bc <prvAddCurrentTaskToDelayedList+0x94>)
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	3304      	adds	r3, #4
 800c03e:	4618      	mov	r0, r3
 800c040:	f7fe fb4e 	bl	800a6e0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c04a:	d10a      	bne.n	800c062 <prvAddCurrentTaskToDelayedList+0x3a>
 800c04c:	683b      	ldr	r3, [r7, #0]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d007      	beq.n	800c062 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c052:	4b1a      	ldr	r3, [pc, #104]	; (800c0bc <prvAddCurrentTaskToDelayedList+0x94>)
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	3304      	adds	r3, #4
 800c058:	4619      	mov	r1, r3
 800c05a:	4819      	ldr	r0, [pc, #100]	; (800c0c0 <prvAddCurrentTaskToDelayedList+0x98>)
 800c05c:	f7fe fae3 	bl	800a626 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c060:	e026      	b.n	800c0b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c062:	68fa      	ldr	r2, [r7, #12]
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	4413      	add	r3, r2
 800c068:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c06a:	4b14      	ldr	r3, [pc, #80]	; (800c0bc <prvAddCurrentTaskToDelayedList+0x94>)
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	68ba      	ldr	r2, [r7, #8]
 800c070:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c072:	68ba      	ldr	r2, [r7, #8]
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	429a      	cmp	r2, r3
 800c078:	d209      	bcs.n	800c08e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c07a:	4b12      	ldr	r3, [pc, #72]	; (800c0c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c07c:	681a      	ldr	r2, [r3, #0]
 800c07e:	4b0f      	ldr	r3, [pc, #60]	; (800c0bc <prvAddCurrentTaskToDelayedList+0x94>)
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	3304      	adds	r3, #4
 800c084:	4619      	mov	r1, r3
 800c086:	4610      	mov	r0, r2
 800c088:	f7fe faf1 	bl	800a66e <vListInsert>
}
 800c08c:	e010      	b.n	800c0b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c08e:	4b0e      	ldr	r3, [pc, #56]	; (800c0c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c090:	681a      	ldr	r2, [r3, #0]
 800c092:	4b0a      	ldr	r3, [pc, #40]	; (800c0bc <prvAddCurrentTaskToDelayedList+0x94>)
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	3304      	adds	r3, #4
 800c098:	4619      	mov	r1, r3
 800c09a:	4610      	mov	r0, r2
 800c09c:	f7fe fae7 	bl	800a66e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c0a0:	4b0a      	ldr	r3, [pc, #40]	; (800c0cc <prvAddCurrentTaskToDelayedList+0xa4>)
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	68ba      	ldr	r2, [r7, #8]
 800c0a6:	429a      	cmp	r2, r3
 800c0a8:	d202      	bcs.n	800c0b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c0aa:	4a08      	ldr	r2, [pc, #32]	; (800c0cc <prvAddCurrentTaskToDelayedList+0xa4>)
 800c0ac:	68bb      	ldr	r3, [r7, #8]
 800c0ae:	6013      	str	r3, [r2, #0]
}
 800c0b0:	bf00      	nop
 800c0b2:	3710      	adds	r7, #16
 800c0b4:	46bd      	mov	sp, r7
 800c0b6:	bd80      	pop	{r7, pc}
 800c0b8:	20008cc0 	.word	0x20008cc0
 800c0bc:	200087e8 	.word	0x200087e8
 800c0c0:	20008ca8 	.word	0x20008ca8
 800c0c4:	20008c78 	.word	0x20008c78
 800c0c8:	20008c74 	.word	0x20008c74
 800c0cc:	20008cdc 	.word	0x20008cdc

0800c0d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c0d0:	b580      	push	{r7, lr}
 800c0d2:	b08a      	sub	sp, #40	; 0x28
 800c0d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c0da:	f000 fb09 	bl	800c6f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c0de:	4b1c      	ldr	r3, [pc, #112]	; (800c150 <xTimerCreateTimerTask+0x80>)
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d021      	beq.n	800c12a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c0ee:	1d3a      	adds	r2, r7, #4
 800c0f0:	f107 0108 	add.w	r1, r7, #8
 800c0f4:	f107 030c 	add.w	r3, r7, #12
 800c0f8:	4618      	mov	r0, r3
 800c0fa:	f7fe f803 	bl	800a104 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c0fe:	6879      	ldr	r1, [r7, #4]
 800c100:	68bb      	ldr	r3, [r7, #8]
 800c102:	68fa      	ldr	r2, [r7, #12]
 800c104:	9202      	str	r2, [sp, #8]
 800c106:	9301      	str	r3, [sp, #4]
 800c108:	2302      	movs	r3, #2
 800c10a:	9300      	str	r3, [sp, #0]
 800c10c:	2300      	movs	r3, #0
 800c10e:	460a      	mov	r2, r1
 800c110:	4910      	ldr	r1, [pc, #64]	; (800c154 <xTimerCreateTimerTask+0x84>)
 800c112:	4811      	ldr	r0, [pc, #68]	; (800c158 <xTimerCreateTimerTask+0x88>)
 800c114:	f7fe fffa 	bl	800b10c <xTaskCreateStatic>
 800c118:	4603      	mov	r3, r0
 800c11a:	4a10      	ldr	r2, [pc, #64]	; (800c15c <xTimerCreateTimerTask+0x8c>)
 800c11c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c11e:	4b0f      	ldr	r3, [pc, #60]	; (800c15c <xTimerCreateTimerTask+0x8c>)
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d001      	beq.n	800c12a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c126:	2301      	movs	r3, #1
 800c128:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c12a:	697b      	ldr	r3, [r7, #20]
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d10a      	bne.n	800c146 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c130:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c134:	f383 8811 	msr	BASEPRI, r3
 800c138:	f3bf 8f6f 	isb	sy
 800c13c:	f3bf 8f4f 	dsb	sy
 800c140:	613b      	str	r3, [r7, #16]
}
 800c142:	bf00      	nop
 800c144:	e7fe      	b.n	800c144 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c146:	697b      	ldr	r3, [r7, #20]
}
 800c148:	4618      	mov	r0, r3
 800c14a:	3718      	adds	r7, #24
 800c14c:	46bd      	mov	sp, r7
 800c14e:	bd80      	pop	{r7, pc}
 800c150:	20008d18 	.word	0x20008d18
 800c154:	0800d180 	.word	0x0800d180
 800c158:	0800c295 	.word	0x0800c295
 800c15c:	20008d1c 	.word	0x20008d1c

0800c160 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b08a      	sub	sp, #40	; 0x28
 800c164:	af00      	add	r7, sp, #0
 800c166:	60f8      	str	r0, [r7, #12]
 800c168:	60b9      	str	r1, [r7, #8]
 800c16a:	607a      	str	r2, [r7, #4]
 800c16c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c16e:	2300      	movs	r3, #0
 800c170:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	2b00      	cmp	r3, #0
 800c176:	d10a      	bne.n	800c18e <xTimerGenericCommand+0x2e>
	__asm volatile
 800c178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c17c:	f383 8811 	msr	BASEPRI, r3
 800c180:	f3bf 8f6f 	isb	sy
 800c184:	f3bf 8f4f 	dsb	sy
 800c188:	623b      	str	r3, [r7, #32]
}
 800c18a:	bf00      	nop
 800c18c:	e7fe      	b.n	800c18c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c18e:	4b1a      	ldr	r3, [pc, #104]	; (800c1f8 <xTimerGenericCommand+0x98>)
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	2b00      	cmp	r3, #0
 800c194:	d02a      	beq.n	800c1ec <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c196:	68bb      	ldr	r3, [r7, #8]
 800c198:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c1a2:	68bb      	ldr	r3, [r7, #8]
 800c1a4:	2b05      	cmp	r3, #5
 800c1a6:	dc18      	bgt.n	800c1da <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c1a8:	f7ff fe9a 	bl	800bee0 <xTaskGetSchedulerState>
 800c1ac:	4603      	mov	r3, r0
 800c1ae:	2b02      	cmp	r3, #2
 800c1b0:	d109      	bne.n	800c1c6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c1b2:	4b11      	ldr	r3, [pc, #68]	; (800c1f8 <xTimerGenericCommand+0x98>)
 800c1b4:	6818      	ldr	r0, [r3, #0]
 800c1b6:	f107 0110 	add.w	r1, r7, #16
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c1be:	f7fe fbbd 	bl	800a93c <xQueueGenericSend>
 800c1c2:	6278      	str	r0, [r7, #36]	; 0x24
 800c1c4:	e012      	b.n	800c1ec <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c1c6:	4b0c      	ldr	r3, [pc, #48]	; (800c1f8 <xTimerGenericCommand+0x98>)
 800c1c8:	6818      	ldr	r0, [r3, #0]
 800c1ca:	f107 0110 	add.w	r1, r7, #16
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	f7fe fbb3 	bl	800a93c <xQueueGenericSend>
 800c1d6:	6278      	str	r0, [r7, #36]	; 0x24
 800c1d8:	e008      	b.n	800c1ec <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c1da:	4b07      	ldr	r3, [pc, #28]	; (800c1f8 <xTimerGenericCommand+0x98>)
 800c1dc:	6818      	ldr	r0, [r3, #0]
 800c1de:	f107 0110 	add.w	r1, r7, #16
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	683a      	ldr	r2, [r7, #0]
 800c1e6:	f7fe fca7 	bl	800ab38 <xQueueGenericSendFromISR>
 800c1ea:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c1ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	3728      	adds	r7, #40	; 0x28
 800c1f2:	46bd      	mov	sp, r7
 800c1f4:	bd80      	pop	{r7, pc}
 800c1f6:	bf00      	nop
 800c1f8:	20008d18 	.word	0x20008d18

0800c1fc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b088      	sub	sp, #32
 800c200:	af02      	add	r7, sp, #8
 800c202:	6078      	str	r0, [r7, #4]
 800c204:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c206:	4b22      	ldr	r3, [pc, #136]	; (800c290 <prvProcessExpiredTimer+0x94>)
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	68db      	ldr	r3, [r3, #12]
 800c20c:	68db      	ldr	r3, [r3, #12]
 800c20e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c210:	697b      	ldr	r3, [r7, #20]
 800c212:	3304      	adds	r3, #4
 800c214:	4618      	mov	r0, r3
 800c216:	f7fe fa63 	bl	800a6e0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c21a:	697b      	ldr	r3, [r7, #20]
 800c21c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c220:	f003 0304 	and.w	r3, r3, #4
 800c224:	2b00      	cmp	r3, #0
 800c226:	d022      	beq.n	800c26e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c228:	697b      	ldr	r3, [r7, #20]
 800c22a:	699a      	ldr	r2, [r3, #24]
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	18d1      	adds	r1, r2, r3
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	683a      	ldr	r2, [r7, #0]
 800c234:	6978      	ldr	r0, [r7, #20]
 800c236:	f000 f8d3 	bl	800c3e0 <prvInsertTimerInActiveList>
 800c23a:	4603      	mov	r3, r0
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d01f      	beq.n	800c280 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c240:	2300      	movs	r3, #0
 800c242:	9300      	str	r3, [sp, #0]
 800c244:	2300      	movs	r3, #0
 800c246:	687a      	ldr	r2, [r7, #4]
 800c248:	2100      	movs	r1, #0
 800c24a:	6978      	ldr	r0, [r7, #20]
 800c24c:	f7ff ff88 	bl	800c160 <xTimerGenericCommand>
 800c250:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c252:	693b      	ldr	r3, [r7, #16]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d113      	bne.n	800c280 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c25c:	f383 8811 	msr	BASEPRI, r3
 800c260:	f3bf 8f6f 	isb	sy
 800c264:	f3bf 8f4f 	dsb	sy
 800c268:	60fb      	str	r3, [r7, #12]
}
 800c26a:	bf00      	nop
 800c26c:	e7fe      	b.n	800c26c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c26e:	697b      	ldr	r3, [r7, #20]
 800c270:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c274:	f023 0301 	bic.w	r3, r3, #1
 800c278:	b2da      	uxtb	r2, r3
 800c27a:	697b      	ldr	r3, [r7, #20]
 800c27c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c280:	697b      	ldr	r3, [r7, #20]
 800c282:	6a1b      	ldr	r3, [r3, #32]
 800c284:	6978      	ldr	r0, [r7, #20]
 800c286:	4798      	blx	r3
}
 800c288:	bf00      	nop
 800c28a:	3718      	adds	r7, #24
 800c28c:	46bd      	mov	sp, r7
 800c28e:	bd80      	pop	{r7, pc}
 800c290:	20008d10 	.word	0x20008d10

0800c294 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c294:	b580      	push	{r7, lr}
 800c296:	b084      	sub	sp, #16
 800c298:	af00      	add	r7, sp, #0
 800c29a:	6078      	str	r0, [r7, #4]

		/* Allow the application writer to execute some code in the context of
		this task at the point the task starts executing.  This is useful if the
		application includes initialisation code that would benefit from
		executing after the scheduler has been started. */
		vApplicationDaemonTaskStartupHook();
 800c29c:	f7f4 f9d4 	bl	8000648 <vApplicationDaemonTaskStartupHook>

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c2a0:	f107 0308 	add.w	r3, r7, #8
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	f000 f857 	bl	800c358 <prvGetNextExpireTime>
 800c2aa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c2ac:	68bb      	ldr	r3, [r7, #8]
 800c2ae:	4619      	mov	r1, r3
 800c2b0:	68f8      	ldr	r0, [r7, #12]
 800c2b2:	f000 f803 	bl	800c2bc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c2b6:	f000 f8d5 	bl	800c464 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c2ba:	e7f1      	b.n	800c2a0 <prvTimerTask+0xc>

0800c2bc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b084      	sub	sp, #16
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	6078      	str	r0, [r7, #4]
 800c2c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c2c6:	f7ff f95d 	bl	800b584 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c2ca:	f107 0308 	add.w	r3, r7, #8
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	f000 f866 	bl	800c3a0 <prvSampleTimeNow>
 800c2d4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c2d6:	68bb      	ldr	r3, [r7, #8]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d130      	bne.n	800c33e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d10a      	bne.n	800c2f8 <prvProcessTimerOrBlockTask+0x3c>
 800c2e2:	687a      	ldr	r2, [r7, #4]
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	429a      	cmp	r2, r3
 800c2e8:	d806      	bhi.n	800c2f8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c2ea:	f7ff f959 	bl	800b5a0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c2ee:	68f9      	ldr	r1, [r7, #12]
 800c2f0:	6878      	ldr	r0, [r7, #4]
 800c2f2:	f7ff ff83 	bl	800c1fc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c2f6:	e024      	b.n	800c342 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c2f8:	683b      	ldr	r3, [r7, #0]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d008      	beq.n	800c310 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c2fe:	4b13      	ldr	r3, [pc, #76]	; (800c34c <prvProcessTimerOrBlockTask+0x90>)
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	2b00      	cmp	r3, #0
 800c306:	d101      	bne.n	800c30c <prvProcessTimerOrBlockTask+0x50>
 800c308:	2301      	movs	r3, #1
 800c30a:	e000      	b.n	800c30e <prvProcessTimerOrBlockTask+0x52>
 800c30c:	2300      	movs	r3, #0
 800c30e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c310:	4b0f      	ldr	r3, [pc, #60]	; (800c350 <prvProcessTimerOrBlockTask+0x94>)
 800c312:	6818      	ldr	r0, [r3, #0]
 800c314:	687a      	ldr	r2, [r7, #4]
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	1ad3      	subs	r3, r2, r3
 800c31a:	683a      	ldr	r2, [r7, #0]
 800c31c:	4619      	mov	r1, r3
 800c31e:	f7fe fec1 	bl	800b0a4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c322:	f7ff f93d 	bl	800b5a0 <xTaskResumeAll>
 800c326:	4603      	mov	r3, r0
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d10a      	bne.n	800c342 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c32c:	4b09      	ldr	r3, [pc, #36]	; (800c354 <prvProcessTimerOrBlockTask+0x98>)
 800c32e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c332:	601a      	str	r2, [r3, #0]
 800c334:	f3bf 8f4f 	dsb	sy
 800c338:	f3bf 8f6f 	isb	sy
}
 800c33c:	e001      	b.n	800c342 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c33e:	f7ff f92f 	bl	800b5a0 <xTaskResumeAll>
}
 800c342:	bf00      	nop
 800c344:	3710      	adds	r7, #16
 800c346:	46bd      	mov	sp, r7
 800c348:	bd80      	pop	{r7, pc}
 800c34a:	bf00      	nop
 800c34c:	20008d14 	.word	0x20008d14
 800c350:	20008d18 	.word	0x20008d18
 800c354:	e000ed04 	.word	0xe000ed04

0800c358 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c358:	b480      	push	{r7}
 800c35a:	b085      	sub	sp, #20
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c360:	4b0e      	ldr	r3, [pc, #56]	; (800c39c <prvGetNextExpireTime+0x44>)
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	2b00      	cmp	r3, #0
 800c368:	d101      	bne.n	800c36e <prvGetNextExpireTime+0x16>
 800c36a:	2201      	movs	r2, #1
 800c36c:	e000      	b.n	800c370 <prvGetNextExpireTime+0x18>
 800c36e:	2200      	movs	r2, #0
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d105      	bne.n	800c388 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c37c:	4b07      	ldr	r3, [pc, #28]	; (800c39c <prvGetNextExpireTime+0x44>)
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	68db      	ldr	r3, [r3, #12]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	60fb      	str	r3, [r7, #12]
 800c386:	e001      	b.n	800c38c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c388:	2300      	movs	r3, #0
 800c38a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c38c:	68fb      	ldr	r3, [r7, #12]
}
 800c38e:	4618      	mov	r0, r3
 800c390:	3714      	adds	r7, #20
 800c392:	46bd      	mov	sp, r7
 800c394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c398:	4770      	bx	lr
 800c39a:	bf00      	nop
 800c39c:	20008d10 	.word	0x20008d10

0800c3a0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c3a0:	b580      	push	{r7, lr}
 800c3a2:	b084      	sub	sp, #16
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c3a8:	f7ff f998 	bl	800b6dc <xTaskGetTickCount>
 800c3ac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c3ae:	4b0b      	ldr	r3, [pc, #44]	; (800c3dc <prvSampleTimeNow+0x3c>)
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	68fa      	ldr	r2, [r7, #12]
 800c3b4:	429a      	cmp	r2, r3
 800c3b6:	d205      	bcs.n	800c3c4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c3b8:	f000 f936 	bl	800c628 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	2201      	movs	r2, #1
 800c3c0:	601a      	str	r2, [r3, #0]
 800c3c2:	e002      	b.n	800c3ca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	2200      	movs	r2, #0
 800c3c8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c3ca:	4a04      	ldr	r2, [pc, #16]	; (800c3dc <prvSampleTimeNow+0x3c>)
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c3d0:	68fb      	ldr	r3, [r7, #12]
}
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	3710      	adds	r7, #16
 800c3d6:	46bd      	mov	sp, r7
 800c3d8:	bd80      	pop	{r7, pc}
 800c3da:	bf00      	nop
 800c3dc:	20008d20 	.word	0x20008d20

0800c3e0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c3e0:	b580      	push	{r7, lr}
 800c3e2:	b086      	sub	sp, #24
 800c3e4:	af00      	add	r7, sp, #0
 800c3e6:	60f8      	str	r0, [r7, #12]
 800c3e8:	60b9      	str	r1, [r7, #8]
 800c3ea:	607a      	str	r2, [r7, #4]
 800c3ec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	68ba      	ldr	r2, [r7, #8]
 800c3f6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	68fa      	ldr	r2, [r7, #12]
 800c3fc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c3fe:	68ba      	ldr	r2, [r7, #8]
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	429a      	cmp	r2, r3
 800c404:	d812      	bhi.n	800c42c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c406:	687a      	ldr	r2, [r7, #4]
 800c408:	683b      	ldr	r3, [r7, #0]
 800c40a:	1ad2      	subs	r2, r2, r3
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	699b      	ldr	r3, [r3, #24]
 800c410:	429a      	cmp	r2, r3
 800c412:	d302      	bcc.n	800c41a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c414:	2301      	movs	r3, #1
 800c416:	617b      	str	r3, [r7, #20]
 800c418:	e01b      	b.n	800c452 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c41a:	4b10      	ldr	r3, [pc, #64]	; (800c45c <prvInsertTimerInActiveList+0x7c>)
 800c41c:	681a      	ldr	r2, [r3, #0]
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	3304      	adds	r3, #4
 800c422:	4619      	mov	r1, r3
 800c424:	4610      	mov	r0, r2
 800c426:	f7fe f922 	bl	800a66e <vListInsert>
 800c42a:	e012      	b.n	800c452 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c42c:	687a      	ldr	r2, [r7, #4]
 800c42e:	683b      	ldr	r3, [r7, #0]
 800c430:	429a      	cmp	r2, r3
 800c432:	d206      	bcs.n	800c442 <prvInsertTimerInActiveList+0x62>
 800c434:	68ba      	ldr	r2, [r7, #8]
 800c436:	683b      	ldr	r3, [r7, #0]
 800c438:	429a      	cmp	r2, r3
 800c43a:	d302      	bcc.n	800c442 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c43c:	2301      	movs	r3, #1
 800c43e:	617b      	str	r3, [r7, #20]
 800c440:	e007      	b.n	800c452 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c442:	4b07      	ldr	r3, [pc, #28]	; (800c460 <prvInsertTimerInActiveList+0x80>)
 800c444:	681a      	ldr	r2, [r3, #0]
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	3304      	adds	r3, #4
 800c44a:	4619      	mov	r1, r3
 800c44c:	4610      	mov	r0, r2
 800c44e:	f7fe f90e 	bl	800a66e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c452:	697b      	ldr	r3, [r7, #20]
}
 800c454:	4618      	mov	r0, r3
 800c456:	3718      	adds	r7, #24
 800c458:	46bd      	mov	sp, r7
 800c45a:	bd80      	pop	{r7, pc}
 800c45c:	20008d14 	.word	0x20008d14
 800c460:	20008d10 	.word	0x20008d10

0800c464 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c464:	b580      	push	{r7, lr}
 800c466:	b08e      	sub	sp, #56	; 0x38
 800c468:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c46a:	e0ca      	b.n	800c602 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	da18      	bge.n	800c4a4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c472:	1d3b      	adds	r3, r7, #4
 800c474:	3304      	adds	r3, #4
 800c476:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d10a      	bne.n	800c494 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c47e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c482:	f383 8811 	msr	BASEPRI, r3
 800c486:	f3bf 8f6f 	isb	sy
 800c48a:	f3bf 8f4f 	dsb	sy
 800c48e:	61fb      	str	r3, [r7, #28]
}
 800c490:	bf00      	nop
 800c492:	e7fe      	b.n	800c492 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c49a:	6850      	ldr	r0, [r2, #4]
 800c49c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c49e:	6892      	ldr	r2, [r2, #8]
 800c4a0:	4611      	mov	r1, r2
 800c4a2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	f2c0 80aa 	blt.w	800c600 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c4b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4b2:	695b      	ldr	r3, [r3, #20]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d004      	beq.n	800c4c2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c4b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4ba:	3304      	adds	r3, #4
 800c4bc:	4618      	mov	r0, r3
 800c4be:	f7fe f90f 	bl	800a6e0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c4c2:	463b      	mov	r3, r7
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	f7ff ff6b 	bl	800c3a0 <prvSampleTimeNow>
 800c4ca:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	2b09      	cmp	r3, #9
 800c4d0:	f200 8097 	bhi.w	800c602 <prvProcessReceivedCommands+0x19e>
 800c4d4:	a201      	add	r2, pc, #4	; (adr r2, 800c4dc <prvProcessReceivedCommands+0x78>)
 800c4d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4da:	bf00      	nop
 800c4dc:	0800c505 	.word	0x0800c505
 800c4e0:	0800c505 	.word	0x0800c505
 800c4e4:	0800c505 	.word	0x0800c505
 800c4e8:	0800c579 	.word	0x0800c579
 800c4ec:	0800c58d 	.word	0x0800c58d
 800c4f0:	0800c5d7 	.word	0x0800c5d7
 800c4f4:	0800c505 	.word	0x0800c505
 800c4f8:	0800c505 	.word	0x0800c505
 800c4fc:	0800c579 	.word	0x0800c579
 800c500:	0800c58d 	.word	0x0800c58d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c506:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c50a:	f043 0301 	orr.w	r3, r3, #1
 800c50e:	b2da      	uxtb	r2, r3
 800c510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c512:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c516:	68ba      	ldr	r2, [r7, #8]
 800c518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c51a:	699b      	ldr	r3, [r3, #24]
 800c51c:	18d1      	adds	r1, r2, r3
 800c51e:	68bb      	ldr	r3, [r7, #8]
 800c520:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c522:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c524:	f7ff ff5c 	bl	800c3e0 <prvInsertTimerInActiveList>
 800c528:	4603      	mov	r3, r0
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d069      	beq.n	800c602 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c52e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c530:	6a1b      	ldr	r3, [r3, #32]
 800c532:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c534:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c538:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c53c:	f003 0304 	and.w	r3, r3, #4
 800c540:	2b00      	cmp	r3, #0
 800c542:	d05e      	beq.n	800c602 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c544:	68ba      	ldr	r2, [r7, #8]
 800c546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c548:	699b      	ldr	r3, [r3, #24]
 800c54a:	441a      	add	r2, r3
 800c54c:	2300      	movs	r3, #0
 800c54e:	9300      	str	r3, [sp, #0]
 800c550:	2300      	movs	r3, #0
 800c552:	2100      	movs	r1, #0
 800c554:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c556:	f7ff fe03 	bl	800c160 <xTimerGenericCommand>
 800c55a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c55c:	6a3b      	ldr	r3, [r7, #32]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d14f      	bne.n	800c602 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800c562:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c566:	f383 8811 	msr	BASEPRI, r3
 800c56a:	f3bf 8f6f 	isb	sy
 800c56e:	f3bf 8f4f 	dsb	sy
 800c572:	61bb      	str	r3, [r7, #24]
}
 800c574:	bf00      	nop
 800c576:	e7fe      	b.n	800c576 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c57a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c57e:	f023 0301 	bic.w	r3, r3, #1
 800c582:	b2da      	uxtb	r2, r3
 800c584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c586:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c58a:	e03a      	b.n	800c602 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c58c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c58e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c592:	f043 0301 	orr.w	r3, r3, #1
 800c596:	b2da      	uxtb	r2, r3
 800c598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c59a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c59e:	68ba      	ldr	r2, [r7, #8]
 800c5a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5a2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c5a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5a6:	699b      	ldr	r3, [r3, #24]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d10a      	bne.n	800c5c2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800c5ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5b0:	f383 8811 	msr	BASEPRI, r3
 800c5b4:	f3bf 8f6f 	isb	sy
 800c5b8:	f3bf 8f4f 	dsb	sy
 800c5bc:	617b      	str	r3, [r7, #20]
}
 800c5be:	bf00      	nop
 800c5c0:	e7fe      	b.n	800c5c0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c5c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5c4:	699a      	ldr	r2, [r3, #24]
 800c5c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5c8:	18d1      	adds	r1, r2, r3
 800c5ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c5ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c5d0:	f7ff ff06 	bl	800c3e0 <prvInsertTimerInActiveList>
					break;
 800c5d4:	e015      	b.n	800c602 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c5d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c5dc:	f003 0302 	and.w	r3, r3, #2
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d103      	bne.n	800c5ec <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800c5e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c5e6:	f000 fbd7 	bl	800cd98 <vPortFree>
 800c5ea:	e00a      	b.n	800c602 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c5ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c5f2:	f023 0301 	bic.w	r3, r3, #1
 800c5f6:	b2da      	uxtb	r2, r3
 800c5f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c5fe:	e000      	b.n	800c602 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c600:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c602:	4b08      	ldr	r3, [pc, #32]	; (800c624 <prvProcessReceivedCommands+0x1c0>)
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	1d39      	adds	r1, r7, #4
 800c608:	2200      	movs	r2, #0
 800c60a:	4618      	mov	r0, r3
 800c60c:	f7fe fb30 	bl	800ac70 <xQueueReceive>
 800c610:	4603      	mov	r3, r0
 800c612:	2b00      	cmp	r3, #0
 800c614:	f47f af2a 	bne.w	800c46c <prvProcessReceivedCommands+0x8>
	}
}
 800c618:	bf00      	nop
 800c61a:	bf00      	nop
 800c61c:	3730      	adds	r7, #48	; 0x30
 800c61e:	46bd      	mov	sp, r7
 800c620:	bd80      	pop	{r7, pc}
 800c622:	bf00      	nop
 800c624:	20008d18 	.word	0x20008d18

0800c628 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c628:	b580      	push	{r7, lr}
 800c62a:	b088      	sub	sp, #32
 800c62c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c62e:	e048      	b.n	800c6c2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c630:	4b2d      	ldr	r3, [pc, #180]	; (800c6e8 <prvSwitchTimerLists+0xc0>)
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	68db      	ldr	r3, [r3, #12]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c63a:	4b2b      	ldr	r3, [pc, #172]	; (800c6e8 <prvSwitchTimerLists+0xc0>)
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	68db      	ldr	r3, [r3, #12]
 800c640:	68db      	ldr	r3, [r3, #12]
 800c642:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	3304      	adds	r3, #4
 800c648:	4618      	mov	r0, r3
 800c64a:	f7fe f849 	bl	800a6e0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	6a1b      	ldr	r3, [r3, #32]
 800c652:	68f8      	ldr	r0, [r7, #12]
 800c654:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c65c:	f003 0304 	and.w	r3, r3, #4
 800c660:	2b00      	cmp	r3, #0
 800c662:	d02e      	beq.n	800c6c2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	699b      	ldr	r3, [r3, #24]
 800c668:	693a      	ldr	r2, [r7, #16]
 800c66a:	4413      	add	r3, r2
 800c66c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c66e:	68ba      	ldr	r2, [r7, #8]
 800c670:	693b      	ldr	r3, [r7, #16]
 800c672:	429a      	cmp	r2, r3
 800c674:	d90e      	bls.n	800c694 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	68ba      	ldr	r2, [r7, #8]
 800c67a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	68fa      	ldr	r2, [r7, #12]
 800c680:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c682:	4b19      	ldr	r3, [pc, #100]	; (800c6e8 <prvSwitchTimerLists+0xc0>)
 800c684:	681a      	ldr	r2, [r3, #0]
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	3304      	adds	r3, #4
 800c68a:	4619      	mov	r1, r3
 800c68c:	4610      	mov	r0, r2
 800c68e:	f7fd ffee 	bl	800a66e <vListInsert>
 800c692:	e016      	b.n	800c6c2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c694:	2300      	movs	r3, #0
 800c696:	9300      	str	r3, [sp, #0]
 800c698:	2300      	movs	r3, #0
 800c69a:	693a      	ldr	r2, [r7, #16]
 800c69c:	2100      	movs	r1, #0
 800c69e:	68f8      	ldr	r0, [r7, #12]
 800c6a0:	f7ff fd5e 	bl	800c160 <xTimerGenericCommand>
 800c6a4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d10a      	bne.n	800c6c2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800c6ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6b0:	f383 8811 	msr	BASEPRI, r3
 800c6b4:	f3bf 8f6f 	isb	sy
 800c6b8:	f3bf 8f4f 	dsb	sy
 800c6bc:	603b      	str	r3, [r7, #0]
}
 800c6be:	bf00      	nop
 800c6c0:	e7fe      	b.n	800c6c0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c6c2:	4b09      	ldr	r3, [pc, #36]	; (800c6e8 <prvSwitchTimerLists+0xc0>)
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d1b1      	bne.n	800c630 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c6cc:	4b06      	ldr	r3, [pc, #24]	; (800c6e8 <prvSwitchTimerLists+0xc0>)
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c6d2:	4b06      	ldr	r3, [pc, #24]	; (800c6ec <prvSwitchTimerLists+0xc4>)
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	4a04      	ldr	r2, [pc, #16]	; (800c6e8 <prvSwitchTimerLists+0xc0>)
 800c6d8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c6da:	4a04      	ldr	r2, [pc, #16]	; (800c6ec <prvSwitchTimerLists+0xc4>)
 800c6dc:	697b      	ldr	r3, [r7, #20]
 800c6de:	6013      	str	r3, [r2, #0]
}
 800c6e0:	bf00      	nop
 800c6e2:	3718      	adds	r7, #24
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	bd80      	pop	{r7, pc}
 800c6e8:	20008d10 	.word	0x20008d10
 800c6ec:	20008d14 	.word	0x20008d14

0800c6f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	b082      	sub	sp, #8
 800c6f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c6f6:	f000 f985 	bl	800ca04 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c6fa:	4b15      	ldr	r3, [pc, #84]	; (800c750 <prvCheckForValidListAndQueue+0x60>)
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d120      	bne.n	800c744 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c702:	4814      	ldr	r0, [pc, #80]	; (800c754 <prvCheckForValidListAndQueue+0x64>)
 800c704:	f7fd ff62 	bl	800a5cc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c708:	4813      	ldr	r0, [pc, #76]	; (800c758 <prvCheckForValidListAndQueue+0x68>)
 800c70a:	f7fd ff5f 	bl	800a5cc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c70e:	4b13      	ldr	r3, [pc, #76]	; (800c75c <prvCheckForValidListAndQueue+0x6c>)
 800c710:	4a10      	ldr	r2, [pc, #64]	; (800c754 <prvCheckForValidListAndQueue+0x64>)
 800c712:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c714:	4b12      	ldr	r3, [pc, #72]	; (800c760 <prvCheckForValidListAndQueue+0x70>)
 800c716:	4a10      	ldr	r2, [pc, #64]	; (800c758 <prvCheckForValidListAndQueue+0x68>)
 800c718:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c71a:	2300      	movs	r3, #0
 800c71c:	9300      	str	r3, [sp, #0]
 800c71e:	4b11      	ldr	r3, [pc, #68]	; (800c764 <prvCheckForValidListAndQueue+0x74>)
 800c720:	4a11      	ldr	r2, [pc, #68]	; (800c768 <prvCheckForValidListAndQueue+0x78>)
 800c722:	2110      	movs	r1, #16
 800c724:	200a      	movs	r0, #10
 800c726:	f7fe f86d 	bl	800a804 <xQueueGenericCreateStatic>
 800c72a:	4603      	mov	r3, r0
 800c72c:	4a08      	ldr	r2, [pc, #32]	; (800c750 <prvCheckForValidListAndQueue+0x60>)
 800c72e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c730:	4b07      	ldr	r3, [pc, #28]	; (800c750 <prvCheckForValidListAndQueue+0x60>)
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d005      	beq.n	800c744 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c738:	4b05      	ldr	r3, [pc, #20]	; (800c750 <prvCheckForValidListAndQueue+0x60>)
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	490b      	ldr	r1, [pc, #44]	; (800c76c <prvCheckForValidListAndQueue+0x7c>)
 800c73e:	4618      	mov	r0, r3
 800c740:	f7fe fc86 	bl	800b050 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c744:	f000 f98e 	bl	800ca64 <vPortExitCritical>
}
 800c748:	bf00      	nop
 800c74a:	46bd      	mov	sp, r7
 800c74c:	bd80      	pop	{r7, pc}
 800c74e:	bf00      	nop
 800c750:	20008d18 	.word	0x20008d18
 800c754:	20008ce8 	.word	0x20008ce8
 800c758:	20008cfc 	.word	0x20008cfc
 800c75c:	20008d10 	.word	0x20008d10
 800c760:	20008d14 	.word	0x20008d14
 800c764:	20008dc4 	.word	0x20008dc4
 800c768:	20008d24 	.word	0x20008d24
 800c76c:	0800d188 	.word	0x0800d188

0800c770 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800c770:	b580      	push	{r7, lr}
 800c772:	b08a      	sub	sp, #40	; 0x28
 800c774:	af00      	add	r7, sp, #0
 800c776:	60f8      	str	r0, [r7, #12]
 800c778:	60b9      	str	r1, [r7, #8]
 800c77a:	607a      	str	r2, [r7, #4]
 800c77c:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800c77e:	f06f 0301 	mvn.w	r3, #1
 800c782:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800c788:	68bb      	ldr	r3, [r7, #8]
 800c78a:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c790:	4b06      	ldr	r3, [pc, #24]	; (800c7ac <xTimerPendFunctionCallFromISR+0x3c>)
 800c792:	6818      	ldr	r0, [r3, #0]
 800c794:	f107 0114 	add.w	r1, r7, #20
 800c798:	2300      	movs	r3, #0
 800c79a:	683a      	ldr	r2, [r7, #0]
 800c79c:	f7fe f9cc 	bl	800ab38 <xQueueGenericSendFromISR>
 800c7a0:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800c7a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800c7a4:	4618      	mov	r0, r3
 800c7a6:	3728      	adds	r7, #40	; 0x28
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	bd80      	pop	{r7, pc}
 800c7ac:	20008d18 	.word	0x20008d18

0800c7b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c7b0:	b480      	push	{r7}
 800c7b2:	b085      	sub	sp, #20
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	60f8      	str	r0, [r7, #12]
 800c7b8:	60b9      	str	r1, [r7, #8]
 800c7ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	3b04      	subs	r3, #4
 800c7c0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c7c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	3b04      	subs	r3, #4
 800c7ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c7d0:	68bb      	ldr	r3, [r7, #8]
 800c7d2:	f023 0201 	bic.w	r2, r3, #1
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	3b04      	subs	r3, #4
 800c7de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c7e0:	4a0c      	ldr	r2, [pc, #48]	; (800c814 <pxPortInitialiseStack+0x64>)
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	3b14      	subs	r3, #20
 800c7ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c7ec:	687a      	ldr	r2, [r7, #4]
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	3b04      	subs	r3, #4
 800c7f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	f06f 0202 	mvn.w	r2, #2
 800c7fe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	3b20      	subs	r3, #32
 800c804:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c806:	68fb      	ldr	r3, [r7, #12]
}
 800c808:	4618      	mov	r0, r3
 800c80a:	3714      	adds	r7, #20
 800c80c:	46bd      	mov	sp, r7
 800c80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c812:	4770      	bx	lr
 800c814:	0800c819 	.word	0x0800c819

0800c818 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c818:	b480      	push	{r7}
 800c81a:	b085      	sub	sp, #20
 800c81c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c81e:	2300      	movs	r3, #0
 800c820:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c822:	4b12      	ldr	r3, [pc, #72]	; (800c86c <prvTaskExitError+0x54>)
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c82a:	d00a      	beq.n	800c842 <prvTaskExitError+0x2a>
	__asm volatile
 800c82c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c830:	f383 8811 	msr	BASEPRI, r3
 800c834:	f3bf 8f6f 	isb	sy
 800c838:	f3bf 8f4f 	dsb	sy
 800c83c:	60fb      	str	r3, [r7, #12]
}
 800c83e:	bf00      	nop
 800c840:	e7fe      	b.n	800c840 <prvTaskExitError+0x28>
	__asm volatile
 800c842:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c846:	f383 8811 	msr	BASEPRI, r3
 800c84a:	f3bf 8f6f 	isb	sy
 800c84e:	f3bf 8f4f 	dsb	sy
 800c852:	60bb      	str	r3, [r7, #8]
}
 800c854:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c856:	bf00      	nop
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d0fc      	beq.n	800c858 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c85e:	bf00      	nop
 800c860:	bf00      	nop
 800c862:	3714      	adds	r7, #20
 800c864:	46bd      	mov	sp, r7
 800c866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c86a:	4770      	bx	lr
 800c86c:	20000024 	.word	0x20000024

0800c870 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c870:	4b07      	ldr	r3, [pc, #28]	; (800c890 <pxCurrentTCBConst2>)
 800c872:	6819      	ldr	r1, [r3, #0]
 800c874:	6808      	ldr	r0, [r1, #0]
 800c876:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c87a:	f380 8809 	msr	PSP, r0
 800c87e:	f3bf 8f6f 	isb	sy
 800c882:	f04f 0000 	mov.w	r0, #0
 800c886:	f380 8811 	msr	BASEPRI, r0
 800c88a:	4770      	bx	lr
 800c88c:	f3af 8000 	nop.w

0800c890 <pxCurrentTCBConst2>:
 800c890:	200087e8 	.word	0x200087e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c894:	bf00      	nop
 800c896:	bf00      	nop

0800c898 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c898:	4808      	ldr	r0, [pc, #32]	; (800c8bc <prvPortStartFirstTask+0x24>)
 800c89a:	6800      	ldr	r0, [r0, #0]
 800c89c:	6800      	ldr	r0, [r0, #0]
 800c89e:	f380 8808 	msr	MSP, r0
 800c8a2:	f04f 0000 	mov.w	r0, #0
 800c8a6:	f380 8814 	msr	CONTROL, r0
 800c8aa:	b662      	cpsie	i
 800c8ac:	b661      	cpsie	f
 800c8ae:	f3bf 8f4f 	dsb	sy
 800c8b2:	f3bf 8f6f 	isb	sy
 800c8b6:	df00      	svc	0
 800c8b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c8ba:	bf00      	nop
 800c8bc:	e000ed08 	.word	0xe000ed08

0800c8c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b086      	sub	sp, #24
 800c8c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c8c6:	4b46      	ldr	r3, [pc, #280]	; (800c9e0 <xPortStartScheduler+0x120>)
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	4a46      	ldr	r2, [pc, #280]	; (800c9e4 <xPortStartScheduler+0x124>)
 800c8cc:	4293      	cmp	r3, r2
 800c8ce:	d10a      	bne.n	800c8e6 <xPortStartScheduler+0x26>
	__asm volatile
 800c8d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8d4:	f383 8811 	msr	BASEPRI, r3
 800c8d8:	f3bf 8f6f 	isb	sy
 800c8dc:	f3bf 8f4f 	dsb	sy
 800c8e0:	613b      	str	r3, [r7, #16]
}
 800c8e2:	bf00      	nop
 800c8e4:	e7fe      	b.n	800c8e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c8e6:	4b3e      	ldr	r3, [pc, #248]	; (800c9e0 <xPortStartScheduler+0x120>)
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	4a3f      	ldr	r2, [pc, #252]	; (800c9e8 <xPortStartScheduler+0x128>)
 800c8ec:	4293      	cmp	r3, r2
 800c8ee:	d10a      	bne.n	800c906 <xPortStartScheduler+0x46>
	__asm volatile
 800c8f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8f4:	f383 8811 	msr	BASEPRI, r3
 800c8f8:	f3bf 8f6f 	isb	sy
 800c8fc:	f3bf 8f4f 	dsb	sy
 800c900:	60fb      	str	r3, [r7, #12]
}
 800c902:	bf00      	nop
 800c904:	e7fe      	b.n	800c904 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c906:	4b39      	ldr	r3, [pc, #228]	; (800c9ec <xPortStartScheduler+0x12c>)
 800c908:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c90a:	697b      	ldr	r3, [r7, #20]
 800c90c:	781b      	ldrb	r3, [r3, #0]
 800c90e:	b2db      	uxtb	r3, r3
 800c910:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c912:	697b      	ldr	r3, [r7, #20]
 800c914:	22ff      	movs	r2, #255	; 0xff
 800c916:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c918:	697b      	ldr	r3, [r7, #20]
 800c91a:	781b      	ldrb	r3, [r3, #0]
 800c91c:	b2db      	uxtb	r3, r3
 800c91e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c920:	78fb      	ldrb	r3, [r7, #3]
 800c922:	b2db      	uxtb	r3, r3
 800c924:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c928:	b2da      	uxtb	r2, r3
 800c92a:	4b31      	ldr	r3, [pc, #196]	; (800c9f0 <xPortStartScheduler+0x130>)
 800c92c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c92e:	4b31      	ldr	r3, [pc, #196]	; (800c9f4 <xPortStartScheduler+0x134>)
 800c930:	2207      	movs	r2, #7
 800c932:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c934:	e009      	b.n	800c94a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800c936:	4b2f      	ldr	r3, [pc, #188]	; (800c9f4 <xPortStartScheduler+0x134>)
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	3b01      	subs	r3, #1
 800c93c:	4a2d      	ldr	r2, [pc, #180]	; (800c9f4 <xPortStartScheduler+0x134>)
 800c93e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c940:	78fb      	ldrb	r3, [r7, #3]
 800c942:	b2db      	uxtb	r3, r3
 800c944:	005b      	lsls	r3, r3, #1
 800c946:	b2db      	uxtb	r3, r3
 800c948:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c94a:	78fb      	ldrb	r3, [r7, #3]
 800c94c:	b2db      	uxtb	r3, r3
 800c94e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c952:	2b80      	cmp	r3, #128	; 0x80
 800c954:	d0ef      	beq.n	800c936 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c956:	4b27      	ldr	r3, [pc, #156]	; (800c9f4 <xPortStartScheduler+0x134>)
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	f1c3 0307 	rsb	r3, r3, #7
 800c95e:	2b04      	cmp	r3, #4
 800c960:	d00a      	beq.n	800c978 <xPortStartScheduler+0xb8>
	__asm volatile
 800c962:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c966:	f383 8811 	msr	BASEPRI, r3
 800c96a:	f3bf 8f6f 	isb	sy
 800c96e:	f3bf 8f4f 	dsb	sy
 800c972:	60bb      	str	r3, [r7, #8]
}
 800c974:	bf00      	nop
 800c976:	e7fe      	b.n	800c976 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c978:	4b1e      	ldr	r3, [pc, #120]	; (800c9f4 <xPortStartScheduler+0x134>)
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	021b      	lsls	r3, r3, #8
 800c97e:	4a1d      	ldr	r2, [pc, #116]	; (800c9f4 <xPortStartScheduler+0x134>)
 800c980:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c982:	4b1c      	ldr	r3, [pc, #112]	; (800c9f4 <xPortStartScheduler+0x134>)
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c98a:	4a1a      	ldr	r2, [pc, #104]	; (800c9f4 <xPortStartScheduler+0x134>)
 800c98c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	b2da      	uxtb	r2, r3
 800c992:	697b      	ldr	r3, [r7, #20]
 800c994:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c996:	4b18      	ldr	r3, [pc, #96]	; (800c9f8 <xPortStartScheduler+0x138>)
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	4a17      	ldr	r2, [pc, #92]	; (800c9f8 <xPortStartScheduler+0x138>)
 800c99c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c9a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c9a2:	4b15      	ldr	r3, [pc, #84]	; (800c9f8 <xPortStartScheduler+0x138>)
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	4a14      	ldr	r2, [pc, #80]	; (800c9f8 <xPortStartScheduler+0x138>)
 800c9a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c9ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c9ae:	f000 f8dd 	bl	800cb6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c9b2:	4b12      	ldr	r3, [pc, #72]	; (800c9fc <xPortStartScheduler+0x13c>)
 800c9b4:	2200      	movs	r2, #0
 800c9b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c9b8:	f000 f8fc 	bl	800cbb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c9bc:	4b10      	ldr	r3, [pc, #64]	; (800ca00 <xPortStartScheduler+0x140>)
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	4a0f      	ldr	r2, [pc, #60]	; (800ca00 <xPortStartScheduler+0x140>)
 800c9c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c9c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c9c8:	f7ff ff66 	bl	800c898 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c9cc:	f7fe ff58 	bl	800b880 <vTaskSwitchContext>
	prvTaskExitError();
 800c9d0:	f7ff ff22 	bl	800c818 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c9d4:	2300      	movs	r3, #0
}
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	3718      	adds	r7, #24
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}
 800c9de:	bf00      	nop
 800c9e0:	e000ed00 	.word	0xe000ed00
 800c9e4:	410fc271 	.word	0x410fc271
 800c9e8:	410fc270 	.word	0x410fc270
 800c9ec:	e000e400 	.word	0xe000e400
 800c9f0:	20008e14 	.word	0x20008e14
 800c9f4:	20008e18 	.word	0x20008e18
 800c9f8:	e000ed20 	.word	0xe000ed20
 800c9fc:	20000024 	.word	0x20000024
 800ca00:	e000ef34 	.word	0xe000ef34

0800ca04 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ca04:	b480      	push	{r7}
 800ca06:	b083      	sub	sp, #12
 800ca08:	af00      	add	r7, sp, #0
	__asm volatile
 800ca0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca0e:	f383 8811 	msr	BASEPRI, r3
 800ca12:	f3bf 8f6f 	isb	sy
 800ca16:	f3bf 8f4f 	dsb	sy
 800ca1a:	607b      	str	r3, [r7, #4]
}
 800ca1c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ca1e:	4b0f      	ldr	r3, [pc, #60]	; (800ca5c <vPortEnterCritical+0x58>)
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	3301      	adds	r3, #1
 800ca24:	4a0d      	ldr	r2, [pc, #52]	; (800ca5c <vPortEnterCritical+0x58>)
 800ca26:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ca28:	4b0c      	ldr	r3, [pc, #48]	; (800ca5c <vPortEnterCritical+0x58>)
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	2b01      	cmp	r3, #1
 800ca2e:	d10f      	bne.n	800ca50 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ca30:	4b0b      	ldr	r3, [pc, #44]	; (800ca60 <vPortEnterCritical+0x5c>)
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	b2db      	uxtb	r3, r3
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d00a      	beq.n	800ca50 <vPortEnterCritical+0x4c>
	__asm volatile
 800ca3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca3e:	f383 8811 	msr	BASEPRI, r3
 800ca42:	f3bf 8f6f 	isb	sy
 800ca46:	f3bf 8f4f 	dsb	sy
 800ca4a:	603b      	str	r3, [r7, #0]
}
 800ca4c:	bf00      	nop
 800ca4e:	e7fe      	b.n	800ca4e <vPortEnterCritical+0x4a>
	}
}
 800ca50:	bf00      	nop
 800ca52:	370c      	adds	r7, #12
 800ca54:	46bd      	mov	sp, r7
 800ca56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5a:	4770      	bx	lr
 800ca5c:	20000024 	.word	0x20000024
 800ca60:	e000ed04 	.word	0xe000ed04

0800ca64 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ca64:	b480      	push	{r7}
 800ca66:	b083      	sub	sp, #12
 800ca68:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ca6a:	4b12      	ldr	r3, [pc, #72]	; (800cab4 <vPortExitCritical+0x50>)
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d10a      	bne.n	800ca88 <vPortExitCritical+0x24>
	__asm volatile
 800ca72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca76:	f383 8811 	msr	BASEPRI, r3
 800ca7a:	f3bf 8f6f 	isb	sy
 800ca7e:	f3bf 8f4f 	dsb	sy
 800ca82:	607b      	str	r3, [r7, #4]
}
 800ca84:	bf00      	nop
 800ca86:	e7fe      	b.n	800ca86 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ca88:	4b0a      	ldr	r3, [pc, #40]	; (800cab4 <vPortExitCritical+0x50>)
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	3b01      	subs	r3, #1
 800ca8e:	4a09      	ldr	r2, [pc, #36]	; (800cab4 <vPortExitCritical+0x50>)
 800ca90:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ca92:	4b08      	ldr	r3, [pc, #32]	; (800cab4 <vPortExitCritical+0x50>)
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d105      	bne.n	800caa6 <vPortExitCritical+0x42>
 800ca9a:	2300      	movs	r3, #0
 800ca9c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ca9e:	683b      	ldr	r3, [r7, #0]
 800caa0:	f383 8811 	msr	BASEPRI, r3
}
 800caa4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800caa6:	bf00      	nop
 800caa8:	370c      	adds	r7, #12
 800caaa:	46bd      	mov	sp, r7
 800caac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab0:	4770      	bx	lr
 800cab2:	bf00      	nop
 800cab4:	20000024 	.word	0x20000024
	...

0800cac0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cac0:	f3ef 8009 	mrs	r0, PSP
 800cac4:	f3bf 8f6f 	isb	sy
 800cac8:	4b15      	ldr	r3, [pc, #84]	; (800cb20 <pxCurrentTCBConst>)
 800caca:	681a      	ldr	r2, [r3, #0]
 800cacc:	f01e 0f10 	tst.w	lr, #16
 800cad0:	bf08      	it	eq
 800cad2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cad6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cada:	6010      	str	r0, [r2, #0]
 800cadc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cae0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cae4:	f380 8811 	msr	BASEPRI, r0
 800cae8:	f3bf 8f4f 	dsb	sy
 800caec:	f3bf 8f6f 	isb	sy
 800caf0:	f7fe fec6 	bl	800b880 <vTaskSwitchContext>
 800caf4:	f04f 0000 	mov.w	r0, #0
 800caf8:	f380 8811 	msr	BASEPRI, r0
 800cafc:	bc09      	pop	{r0, r3}
 800cafe:	6819      	ldr	r1, [r3, #0]
 800cb00:	6808      	ldr	r0, [r1, #0]
 800cb02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb06:	f01e 0f10 	tst.w	lr, #16
 800cb0a:	bf08      	it	eq
 800cb0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cb10:	f380 8809 	msr	PSP, r0
 800cb14:	f3bf 8f6f 	isb	sy
 800cb18:	4770      	bx	lr
 800cb1a:	bf00      	nop
 800cb1c:	f3af 8000 	nop.w

0800cb20 <pxCurrentTCBConst>:
 800cb20:	200087e8 	.word	0x200087e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cb24:	bf00      	nop
 800cb26:	bf00      	nop

0800cb28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cb28:	b580      	push	{r7, lr}
 800cb2a:	b082      	sub	sp, #8
 800cb2c:	af00      	add	r7, sp, #0
	__asm volatile
 800cb2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb32:	f383 8811 	msr	BASEPRI, r3
 800cb36:	f3bf 8f6f 	isb	sy
 800cb3a:	f3bf 8f4f 	dsb	sy
 800cb3e:	607b      	str	r3, [r7, #4]
}
 800cb40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cb42:	f7fe fddb 	bl	800b6fc <xTaskIncrementTick>
 800cb46:	4603      	mov	r3, r0
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d003      	beq.n	800cb54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cb4c:	4b06      	ldr	r3, [pc, #24]	; (800cb68 <xPortSysTickHandler+0x40>)
 800cb4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cb52:	601a      	str	r2, [r3, #0]
 800cb54:	2300      	movs	r3, #0
 800cb56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cb58:	683b      	ldr	r3, [r7, #0]
 800cb5a:	f383 8811 	msr	BASEPRI, r3
}
 800cb5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cb60:	bf00      	nop
 800cb62:	3708      	adds	r7, #8
 800cb64:	46bd      	mov	sp, r7
 800cb66:	bd80      	pop	{r7, pc}
 800cb68:	e000ed04 	.word	0xe000ed04

0800cb6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cb6c:	b480      	push	{r7}
 800cb6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cb70:	4b0b      	ldr	r3, [pc, #44]	; (800cba0 <vPortSetupTimerInterrupt+0x34>)
 800cb72:	2200      	movs	r2, #0
 800cb74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cb76:	4b0b      	ldr	r3, [pc, #44]	; (800cba4 <vPortSetupTimerInterrupt+0x38>)
 800cb78:	2200      	movs	r2, #0
 800cb7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cb7c:	4b0a      	ldr	r3, [pc, #40]	; (800cba8 <vPortSetupTimerInterrupt+0x3c>)
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	4a0a      	ldr	r2, [pc, #40]	; (800cbac <vPortSetupTimerInterrupt+0x40>)
 800cb82:	fba2 2303 	umull	r2, r3, r2, r3
 800cb86:	099b      	lsrs	r3, r3, #6
 800cb88:	4a09      	ldr	r2, [pc, #36]	; (800cbb0 <vPortSetupTimerInterrupt+0x44>)
 800cb8a:	3b01      	subs	r3, #1
 800cb8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cb8e:	4b04      	ldr	r3, [pc, #16]	; (800cba0 <vPortSetupTimerInterrupt+0x34>)
 800cb90:	2207      	movs	r2, #7
 800cb92:	601a      	str	r2, [r3, #0]
}
 800cb94:	bf00      	nop
 800cb96:	46bd      	mov	sp, r7
 800cb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb9c:	4770      	bx	lr
 800cb9e:	bf00      	nop
 800cba0:	e000e010 	.word	0xe000e010
 800cba4:	e000e018 	.word	0xe000e018
 800cba8:	20000004 	.word	0x20000004
 800cbac:	10624dd3 	.word	0x10624dd3
 800cbb0:	e000e014 	.word	0xe000e014

0800cbb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cbb4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800cbc4 <vPortEnableVFP+0x10>
 800cbb8:	6801      	ldr	r1, [r0, #0]
 800cbba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cbbe:	6001      	str	r1, [r0, #0]
 800cbc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cbc2:	bf00      	nop
 800cbc4:	e000ed88 	.word	0xe000ed88

0800cbc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cbc8:	b480      	push	{r7}
 800cbca:	b085      	sub	sp, #20
 800cbcc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cbce:	f3ef 8305 	mrs	r3, IPSR
 800cbd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	2b0f      	cmp	r3, #15
 800cbd8:	d914      	bls.n	800cc04 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cbda:	4a17      	ldr	r2, [pc, #92]	; (800cc38 <vPortValidateInterruptPriority+0x70>)
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	4413      	add	r3, r2
 800cbe0:	781b      	ldrb	r3, [r3, #0]
 800cbe2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cbe4:	4b15      	ldr	r3, [pc, #84]	; (800cc3c <vPortValidateInterruptPriority+0x74>)
 800cbe6:	781b      	ldrb	r3, [r3, #0]
 800cbe8:	7afa      	ldrb	r2, [r7, #11]
 800cbea:	429a      	cmp	r2, r3
 800cbec:	d20a      	bcs.n	800cc04 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800cbee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbf2:	f383 8811 	msr	BASEPRI, r3
 800cbf6:	f3bf 8f6f 	isb	sy
 800cbfa:	f3bf 8f4f 	dsb	sy
 800cbfe:	607b      	str	r3, [r7, #4]
}
 800cc00:	bf00      	nop
 800cc02:	e7fe      	b.n	800cc02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cc04:	4b0e      	ldr	r3, [pc, #56]	; (800cc40 <vPortValidateInterruptPriority+0x78>)
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800cc0c:	4b0d      	ldr	r3, [pc, #52]	; (800cc44 <vPortValidateInterruptPriority+0x7c>)
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	429a      	cmp	r2, r3
 800cc12:	d90a      	bls.n	800cc2a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800cc14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc18:	f383 8811 	msr	BASEPRI, r3
 800cc1c:	f3bf 8f6f 	isb	sy
 800cc20:	f3bf 8f4f 	dsb	sy
 800cc24:	603b      	str	r3, [r7, #0]
}
 800cc26:	bf00      	nop
 800cc28:	e7fe      	b.n	800cc28 <vPortValidateInterruptPriority+0x60>
	}
 800cc2a:	bf00      	nop
 800cc2c:	3714      	adds	r7, #20
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc34:	4770      	bx	lr
 800cc36:	bf00      	nop
 800cc38:	e000e3f0 	.word	0xe000e3f0
 800cc3c:	20008e14 	.word	0x20008e14
 800cc40:	e000ed0c 	.word	0xe000ed0c
 800cc44:	20008e18 	.word	0x20008e18

0800cc48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b088      	sub	sp, #32
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cc50:	2300      	movs	r3, #0
 800cc52:	617b      	str	r3, [r7, #20]

	/* The heap must be initialised before the first call to
	prvPortMalloc(). */
	configASSERT( pxEnd );
 800cc54:	4b4a      	ldr	r3, [pc, #296]	; (800cd80 <pvPortMalloc+0x138>)
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d10a      	bne.n	800cc72 <pvPortMalloc+0x2a>
	__asm volatile
 800cc5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc60:	f383 8811 	msr	BASEPRI, r3
 800cc64:	f3bf 8f6f 	isb	sy
 800cc68:	f3bf 8f4f 	dsb	sy
 800cc6c:	60fb      	str	r3, [r7, #12]
}
 800cc6e:	bf00      	nop
 800cc70:	e7fe      	b.n	800cc70 <pvPortMalloc+0x28>

	vTaskSuspendAll();
 800cc72:	f7fe fc87 	bl	800b584 <vTaskSuspendAll>
	{
		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cc76:	4b43      	ldr	r3, [pc, #268]	; (800cd84 <pvPortMalloc+0x13c>)
 800cc78:	681a      	ldr	r2, [r3, #0]
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	4013      	ands	r3, r2
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d172      	bne.n	800cd68 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d00d      	beq.n	800cca4 <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 800cc88:	2208      	movs	r2, #8
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	4413      	add	r3, r2
 800cc8e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	f003 0307 	and.w	r3, r3, #7
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d004      	beq.n	800cca4 <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	f023 0307 	bic.w	r3, r3, #7
 800cca0:	3308      	adds	r3, #8
 800cca2:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d05e      	beq.n	800cd68 <pvPortMalloc+0x120>
 800ccaa:	4b37      	ldr	r3, [pc, #220]	; (800cd88 <pvPortMalloc+0x140>)
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	687a      	ldr	r2, [r7, #4]
 800ccb0:	429a      	cmp	r2, r3
 800ccb2:	d859      	bhi.n	800cd68 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ccb4:	4b35      	ldr	r3, [pc, #212]	; (800cd8c <pvPortMalloc+0x144>)
 800ccb6:	61bb      	str	r3, [r7, #24]
				pxBlock = xStart.pxNextFreeBlock;
 800ccb8:	4b34      	ldr	r3, [pc, #208]	; (800cd8c <pvPortMalloc+0x144>)
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ccbe:	e004      	b.n	800ccca <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 800ccc0:	69fb      	ldr	r3, [r7, #28]
 800ccc2:	61bb      	str	r3, [r7, #24]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ccc4:	69fb      	ldr	r3, [r7, #28]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ccca:	69fb      	ldr	r3, [r7, #28]
 800cccc:	685b      	ldr	r3, [r3, #4]
 800ccce:	687a      	ldr	r2, [r7, #4]
 800ccd0:	429a      	cmp	r2, r3
 800ccd2:	d903      	bls.n	800ccdc <pvPortMalloc+0x94>
 800ccd4:	69fb      	ldr	r3, [r7, #28]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d1f1      	bne.n	800ccc0 <pvPortMalloc+0x78>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ccdc:	4b28      	ldr	r3, [pc, #160]	; (800cd80 <pvPortMalloc+0x138>)
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	69fa      	ldr	r2, [r7, #28]
 800cce2:	429a      	cmp	r2, r3
 800cce4:	d040      	beq.n	800cd68 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cce6:	69bb      	ldr	r3, [r7, #24]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	2208      	movs	r2, #8
 800ccec:	4413      	add	r3, r2
 800ccee:	617b      	str	r3, [r7, #20]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ccf0:	69fb      	ldr	r3, [r7, #28]
 800ccf2:	681a      	ldr	r2, [r3, #0]
 800ccf4:	69bb      	ldr	r3, [r7, #24]
 800ccf6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ccf8:	69fb      	ldr	r3, [r7, #28]
 800ccfa:	685a      	ldr	r2, [r3, #4]
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	1ad2      	subs	r2, r2, r3
 800cd00:	2308      	movs	r3, #8
 800cd02:	005b      	lsls	r3, r3, #1
 800cd04:	429a      	cmp	r2, r3
 800cd06:	d90f      	bls.n	800cd28 <pvPortMalloc+0xe0>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cd08:	69fa      	ldr	r2, [r7, #28]
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	4413      	add	r3, r2
 800cd0e:	613b      	str	r3, [r7, #16]

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cd10:	69fb      	ldr	r3, [r7, #28]
 800cd12:	685a      	ldr	r2, [r3, #4]
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	1ad2      	subs	r2, r2, r3
 800cd18:	693b      	ldr	r3, [r7, #16]
 800cd1a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cd1c:	69fb      	ldr	r3, [r7, #28]
 800cd1e:	687a      	ldr	r2, [r7, #4]
 800cd20:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 800cd22:	6938      	ldr	r0, [r7, #16]
 800cd24:	f000 f89a 	bl	800ce5c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cd28:	4b17      	ldr	r3, [pc, #92]	; (800cd88 <pvPortMalloc+0x140>)
 800cd2a:	681a      	ldr	r2, [r3, #0]
 800cd2c:	69fb      	ldr	r3, [r7, #28]
 800cd2e:	685b      	ldr	r3, [r3, #4]
 800cd30:	1ad3      	subs	r3, r2, r3
 800cd32:	4a15      	ldr	r2, [pc, #84]	; (800cd88 <pvPortMalloc+0x140>)
 800cd34:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cd36:	4b14      	ldr	r3, [pc, #80]	; (800cd88 <pvPortMalloc+0x140>)
 800cd38:	681a      	ldr	r2, [r3, #0]
 800cd3a:	4b15      	ldr	r3, [pc, #84]	; (800cd90 <pvPortMalloc+0x148>)
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	429a      	cmp	r2, r3
 800cd40:	d203      	bcs.n	800cd4a <pvPortMalloc+0x102>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cd42:	4b11      	ldr	r3, [pc, #68]	; (800cd88 <pvPortMalloc+0x140>)
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	4a12      	ldr	r2, [pc, #72]	; (800cd90 <pvPortMalloc+0x148>)
 800cd48:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cd4a:	69fb      	ldr	r3, [r7, #28]
 800cd4c:	685a      	ldr	r2, [r3, #4]
 800cd4e:	4b0d      	ldr	r3, [pc, #52]	; (800cd84 <pvPortMalloc+0x13c>)
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	431a      	orrs	r2, r3
 800cd54:	69fb      	ldr	r3, [r7, #28]
 800cd56:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cd58:	69fb      	ldr	r3, [r7, #28]
 800cd5a:	2200      	movs	r2, #0
 800cd5c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800cd5e:	4b0d      	ldr	r3, [pc, #52]	; (800cd94 <pvPortMalloc+0x14c>)
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	3301      	adds	r3, #1
 800cd64:	4a0b      	ldr	r2, [pc, #44]	; (800cd94 <pvPortMalloc+0x14c>)
 800cd66:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cd68:	f7fe fc1a 	bl	800b5a0 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800cd6c:	697b      	ldr	r3, [r7, #20]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d101      	bne.n	800cd76 <pvPortMalloc+0x12e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800cd72:	f7f3 fc62 	bl	800063a <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	return pvReturn;
 800cd76:	697b      	ldr	r3, [r7, #20]
}
 800cd78:	4618      	mov	r0, r3
 800cd7a:	3720      	adds	r7, #32
 800cd7c:	46bd      	mov	sp, r7
 800cd7e:	bd80      	pop	{r7, pc}
 800cd80:	20008e24 	.word	0x20008e24
 800cd84:	20008e38 	.word	0x20008e38
 800cd88:	20008e28 	.word	0x20008e28
 800cd8c:	20008e1c 	.word	0x20008e1c
 800cd90:	20008e2c 	.word	0x20008e2c
 800cd94:	20008e30 	.word	0x20008e30

0800cd98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cd98:	b580      	push	{r7, lr}
 800cd9a:	b086      	sub	sp, #24
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d04d      	beq.n	800ce46 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cdaa:	2308      	movs	r3, #8
 800cdac:	425b      	negs	r3, r3
 800cdae:	697a      	ldr	r2, [r7, #20]
 800cdb0:	4413      	add	r3, r2
 800cdb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cdb4:	697b      	ldr	r3, [r7, #20]
 800cdb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cdb8:	693b      	ldr	r3, [r7, #16]
 800cdba:	685a      	ldr	r2, [r3, #4]
 800cdbc:	4b24      	ldr	r3, [pc, #144]	; (800ce50 <vPortFree+0xb8>)
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	4013      	ands	r3, r2
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d10a      	bne.n	800cddc <vPortFree+0x44>
	__asm volatile
 800cdc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdca:	f383 8811 	msr	BASEPRI, r3
 800cdce:	f3bf 8f6f 	isb	sy
 800cdd2:	f3bf 8f4f 	dsb	sy
 800cdd6:	60fb      	str	r3, [r7, #12]
}
 800cdd8:	bf00      	nop
 800cdda:	e7fe      	b.n	800cdda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cddc:	693b      	ldr	r3, [r7, #16]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d00a      	beq.n	800cdfa <vPortFree+0x62>
	__asm volatile
 800cde4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cde8:	f383 8811 	msr	BASEPRI, r3
 800cdec:	f3bf 8f6f 	isb	sy
 800cdf0:	f3bf 8f4f 	dsb	sy
 800cdf4:	60bb      	str	r3, [r7, #8]
}
 800cdf6:	bf00      	nop
 800cdf8:	e7fe      	b.n	800cdf8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cdfa:	693b      	ldr	r3, [r7, #16]
 800cdfc:	685a      	ldr	r2, [r3, #4]
 800cdfe:	4b14      	ldr	r3, [pc, #80]	; (800ce50 <vPortFree+0xb8>)
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	4013      	ands	r3, r2
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d01e      	beq.n	800ce46 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ce08:	693b      	ldr	r3, [r7, #16]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d11a      	bne.n	800ce46 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ce10:	693b      	ldr	r3, [r7, #16]
 800ce12:	685a      	ldr	r2, [r3, #4]
 800ce14:	4b0e      	ldr	r3, [pc, #56]	; (800ce50 <vPortFree+0xb8>)
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	43db      	mvns	r3, r3
 800ce1a:	401a      	ands	r2, r3
 800ce1c:	693b      	ldr	r3, [r7, #16]
 800ce1e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ce20:	f7fe fbb0 	bl	800b584 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ce24:	693b      	ldr	r3, [r7, #16]
 800ce26:	685a      	ldr	r2, [r3, #4]
 800ce28:	4b0a      	ldr	r3, [pc, #40]	; (800ce54 <vPortFree+0xbc>)
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	4413      	add	r3, r2
 800ce2e:	4a09      	ldr	r2, [pc, #36]	; (800ce54 <vPortFree+0xbc>)
 800ce30:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ce32:	6938      	ldr	r0, [r7, #16]
 800ce34:	f000 f812 	bl	800ce5c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ce38:	4b07      	ldr	r3, [pc, #28]	; (800ce58 <vPortFree+0xc0>)
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	3301      	adds	r3, #1
 800ce3e:	4a06      	ldr	r2, [pc, #24]	; (800ce58 <vPortFree+0xc0>)
 800ce40:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ce42:	f7fe fbad 	bl	800b5a0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ce46:	bf00      	nop
 800ce48:	3718      	adds	r7, #24
 800ce4a:	46bd      	mov	sp, r7
 800ce4c:	bd80      	pop	{r7, pc}
 800ce4e:	bf00      	nop
 800ce50:	20008e38 	.word	0x20008e38
 800ce54:	20008e28 	.word	0x20008e28
 800ce58:	20008e34 	.word	0x20008e34

0800ce5c <prvInsertBlockIntoFreeList>:
	return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ce5c:	b480      	push	{r7}
 800ce5e:	b085      	sub	sp, #20
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ce64:	4b28      	ldr	r3, [pc, #160]	; (800cf08 <prvInsertBlockIntoFreeList+0xac>)
 800ce66:	60fb      	str	r3, [r7, #12]
 800ce68:	e002      	b.n	800ce70 <prvInsertBlockIntoFreeList+0x14>
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	60fb      	str	r3, [r7, #12]
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	687a      	ldr	r2, [r7, #4]
 800ce76:	429a      	cmp	r2, r3
 800ce78:	d8f7      	bhi.n	800ce6a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	685b      	ldr	r3, [r3, #4]
 800ce82:	68ba      	ldr	r2, [r7, #8]
 800ce84:	4413      	add	r3, r2
 800ce86:	687a      	ldr	r2, [r7, #4]
 800ce88:	429a      	cmp	r2, r3
 800ce8a:	d108      	bne.n	800ce9e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	685a      	ldr	r2, [r3, #4]
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	685b      	ldr	r3, [r3, #4]
 800ce94:	441a      	add	r2, r3
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	685b      	ldr	r3, [r3, #4]
 800cea6:	68ba      	ldr	r2, [r7, #8]
 800cea8:	441a      	add	r2, r3
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	429a      	cmp	r2, r3
 800ceb0:	d118      	bne.n	800cee4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	681a      	ldr	r2, [r3, #0]
 800ceb6:	4b15      	ldr	r3, [pc, #84]	; (800cf0c <prvInsertBlockIntoFreeList+0xb0>)
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	429a      	cmp	r2, r3
 800cebc:	d00d      	beq.n	800ceda <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	685a      	ldr	r2, [r3, #4]
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	685b      	ldr	r3, [r3, #4]
 800cec8:	441a      	add	r2, r3
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	681a      	ldr	r2, [r3, #0]
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	601a      	str	r2, [r3, #0]
 800ced8:	e008      	b.n	800ceec <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ceda:	4b0c      	ldr	r3, [pc, #48]	; (800cf0c <prvInsertBlockIntoFreeList+0xb0>)
 800cedc:	681a      	ldr	r2, [r3, #0]
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	601a      	str	r2, [r3, #0]
 800cee2:	e003      	b.n	800ceec <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	681a      	ldr	r2, [r3, #0]
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ceec:	68fa      	ldr	r2, [r7, #12]
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	429a      	cmp	r2, r3
 800cef2:	d002      	beq.n	800cefa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	687a      	ldr	r2, [r7, #4]
 800cef8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cefa:	bf00      	nop
 800cefc:	3714      	adds	r7, #20
 800cefe:	46bd      	mov	sp, r7
 800cf00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf04:	4770      	bx	lr
 800cf06:	bf00      	nop
 800cf08:	20008e1c 	.word	0x20008e1c
 800cf0c:	20008e24 	.word	0x20008e24

0800cf10 <vPortDefineHeapRegions>:
/*-----------------------------------------------------------*/

void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions )
{
 800cf10:	b480      	push	{r7}
 800cf12:	b08f      	sub	sp, #60	; 0x3c
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxFirstFreeBlockInRegion = NULL, *pxPreviousFreeBlock;
 800cf18:	2300      	movs	r3, #0
 800cf1a:	623b      	str	r3, [r7, #32]
size_t xAlignedHeap;
size_t xTotalRegionSize, xTotalHeapSize = 0;
 800cf1c:	2300      	movs	r3, #0
 800cf1e:	633b      	str	r3, [r7, #48]	; 0x30
BaseType_t xDefinedRegions = 0;
 800cf20:	2300      	movs	r3, #0
 800cf22:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xAddress;
const HeapRegion_t *pxHeapRegion;

	/* Can only call once! */
	configASSERT( pxEnd == NULL );
 800cf24:	4b5a      	ldr	r3, [pc, #360]	; (800d090 <vPortDefineHeapRegions+0x180>)
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d00a      	beq.n	800cf42 <vPortDefineHeapRegions+0x32>
	__asm volatile
 800cf2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf30:	f383 8811 	msr	BASEPRI, r3
 800cf34:	f3bf 8f6f 	isb	sy
 800cf38:	f3bf 8f4f 	dsb	sy
 800cf3c:	617b      	str	r3, [r7, #20]
}
 800cf3e:	bf00      	nop
 800cf40:	e7fe      	b.n	800cf40 <vPortDefineHeapRegions+0x30>

	pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800cf42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf44:	00db      	lsls	r3, r3, #3
 800cf46:	687a      	ldr	r2, [r7, #4]
 800cf48:	4413      	add	r3, r2
 800cf4a:	627b      	str	r3, [r7, #36]	; 0x24

	while( pxHeapRegion->xSizeInBytes > 0 )
 800cf4c:	e07d      	b.n	800d04a <vPortDefineHeapRegions+0x13a>
	{
		xTotalRegionSize = pxHeapRegion->xSizeInBytes;
 800cf4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf50:	685b      	ldr	r3, [r3, #4]
 800cf52:	637b      	str	r3, [r7, #52]	; 0x34

		/* Ensure the heap region starts on a correctly aligned boundary. */
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
 800cf54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	62bb      	str	r3, [r7, #40]	; 0x28
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cf5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf5c:	f003 0307 	and.w	r3, r3, #7
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d00e      	beq.n	800cf82 <vPortDefineHeapRegions+0x72>
		{
			xAddress += ( portBYTE_ALIGNMENT - 1 );
 800cf64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf66:	3307      	adds	r3, #7
 800cf68:	62bb      	str	r3, [r7, #40]	; 0x28
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800cf6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf6c:	f023 0307 	bic.w	r3, r3, #7
 800cf70:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Adjust the size for the bytes lost to alignment. */
			xTotalRegionSize -= xAddress - ( size_t ) pxHeapRegion->pucStartAddress;
 800cf72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	461a      	mov	r2, r3
 800cf78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf7a:	1ad3      	subs	r3, r2, r3
 800cf7c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cf7e:	4413      	add	r3, r2
 800cf80:	637b      	str	r3, [r7, #52]	; 0x34
		}

		xAlignedHeap = xAddress;
 800cf82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf84:	61fb      	str	r3, [r7, #28]

		/* Set xStart if it has not already been set. */
		if( xDefinedRegions == 0 )
 800cf86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d106      	bne.n	800cf9a <vPortDefineHeapRegions+0x8a>
		{
			/* xStart is used to hold a pointer to the first item in the list of
			free blocks.  The void cast is used to prevent compiler warnings. */
			xStart.pxNextFreeBlock = ( BlockLink_t * ) xAlignedHeap;
 800cf8c:	69fb      	ldr	r3, [r7, #28]
 800cf8e:	4a41      	ldr	r2, [pc, #260]	; (800d094 <vPortDefineHeapRegions+0x184>)
 800cf90:	6013      	str	r3, [r2, #0]
			xStart.xBlockSize = ( size_t ) 0;
 800cf92:	4b40      	ldr	r3, [pc, #256]	; (800d094 <vPortDefineHeapRegions+0x184>)
 800cf94:	2200      	movs	r2, #0
 800cf96:	605a      	str	r2, [r3, #4]
 800cf98:	e01f      	b.n	800cfda <vPortDefineHeapRegions+0xca>
		}
		else
		{
			/* Should only get here if one region has already been added to the
			heap. */
			configASSERT( pxEnd != NULL );
 800cf9a:	4b3d      	ldr	r3, [pc, #244]	; (800d090 <vPortDefineHeapRegions+0x180>)
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d10a      	bne.n	800cfb8 <vPortDefineHeapRegions+0xa8>
	__asm volatile
 800cfa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfa6:	f383 8811 	msr	BASEPRI, r3
 800cfaa:	f3bf 8f6f 	isb	sy
 800cfae:	f3bf 8f4f 	dsb	sy
 800cfb2:	613b      	str	r3, [r7, #16]
}
 800cfb4:	bf00      	nop
 800cfb6:	e7fe      	b.n	800cfb6 <vPortDefineHeapRegions+0xa6>

			/* Check blocks are passed in with increasing start addresses. */
			configASSERT( xAddress > ( size_t ) pxEnd );
 800cfb8:	4b35      	ldr	r3, [pc, #212]	; (800d090 <vPortDefineHeapRegions+0x180>)
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	461a      	mov	r2, r3
 800cfbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfc0:	4293      	cmp	r3, r2
 800cfc2:	d80a      	bhi.n	800cfda <vPortDefineHeapRegions+0xca>
	__asm volatile
 800cfc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfc8:	f383 8811 	msr	BASEPRI, r3
 800cfcc:	f3bf 8f6f 	isb	sy
 800cfd0:	f3bf 8f4f 	dsb	sy
 800cfd4:	60fb      	str	r3, [r7, #12]
}
 800cfd6:	bf00      	nop
 800cfd8:	e7fe      	b.n	800cfd8 <vPortDefineHeapRegions+0xc8>
		}

		/* Remember the location of the end marker in the previous region, if
		any. */
		pxPreviousFreeBlock = pxEnd;
 800cfda:	4b2d      	ldr	r3, [pc, #180]	; (800d090 <vPortDefineHeapRegions+0x180>)
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	61bb      	str	r3, [r7, #24]

		/* pxEnd is used to mark the end of the list of free blocks and is
		inserted at the end of the region space. */
		xAddress = xAlignedHeap + xTotalRegionSize;
 800cfe0:	69fa      	ldr	r2, [r7, #28]
 800cfe2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cfe4:	4413      	add	r3, r2
 800cfe6:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress -= xHeapStructSize;
 800cfe8:	2208      	movs	r2, #8
 800cfea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfec:	1a9b      	subs	r3, r3, r2
 800cfee:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800cff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cff2:	f023 0307 	bic.w	r3, r3, #7
 800cff6:	62bb      	str	r3, [r7, #40]	; 0x28
		pxEnd = ( BlockLink_t * ) xAddress;
 800cff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cffa:	4a25      	ldr	r2, [pc, #148]	; (800d090 <vPortDefineHeapRegions+0x180>)
 800cffc:	6013      	str	r3, [r2, #0]
		pxEnd->xBlockSize = 0;
 800cffe:	4b24      	ldr	r3, [pc, #144]	; (800d090 <vPortDefineHeapRegions+0x180>)
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	2200      	movs	r2, #0
 800d004:	605a      	str	r2, [r3, #4]
		pxEnd->pxNextFreeBlock = NULL;
 800d006:	4b22      	ldr	r3, [pc, #136]	; (800d090 <vPortDefineHeapRegions+0x180>)
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	2200      	movs	r2, #0
 800d00c:	601a      	str	r2, [r3, #0]

		/* To start with there is a single free block in this region that is
		sized to take up the entire heap region minus the space taken by the
		free block structure. */
		pxFirstFreeBlockInRegion = ( BlockLink_t * ) xAlignedHeap;
 800d00e:	69fb      	ldr	r3, [r7, #28]
 800d010:	623b      	str	r3, [r7, #32]
		pxFirstFreeBlockInRegion->xBlockSize = xAddress - ( size_t ) pxFirstFreeBlockInRegion;
 800d012:	6a3b      	ldr	r3, [r7, #32]
 800d014:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d016:	1ad2      	subs	r2, r2, r3
 800d018:	6a3b      	ldr	r3, [r7, #32]
 800d01a:	605a      	str	r2, [r3, #4]
		pxFirstFreeBlockInRegion->pxNextFreeBlock = pxEnd;
 800d01c:	4b1c      	ldr	r3, [pc, #112]	; (800d090 <vPortDefineHeapRegions+0x180>)
 800d01e:	681a      	ldr	r2, [r3, #0]
 800d020:	6a3b      	ldr	r3, [r7, #32]
 800d022:	601a      	str	r2, [r3, #0]

		/* If this is not the first region that makes up the entire heap space
		then link the previous region to this region. */
		if( pxPreviousFreeBlock != NULL )
 800d024:	69bb      	ldr	r3, [r7, #24]
 800d026:	2b00      	cmp	r3, #0
 800d028:	d002      	beq.n	800d030 <vPortDefineHeapRegions+0x120>
		{
			pxPreviousFreeBlock->pxNextFreeBlock = pxFirstFreeBlockInRegion;
 800d02a:	69bb      	ldr	r3, [r7, #24]
 800d02c:	6a3a      	ldr	r2, [r7, #32]
 800d02e:	601a      	str	r2, [r3, #0]
		}

		xTotalHeapSize += pxFirstFreeBlockInRegion->xBlockSize;
 800d030:	6a3b      	ldr	r3, [r7, #32]
 800d032:	685b      	ldr	r3, [r3, #4]
 800d034:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d036:	4413      	add	r3, r2
 800d038:	633b      	str	r3, [r7, #48]	; 0x30

		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
 800d03a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d03c:	3301      	adds	r3, #1
 800d03e:	62fb      	str	r3, [r7, #44]	; 0x2c
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800d040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d042:	00db      	lsls	r3, r3, #3
 800d044:	687a      	ldr	r2, [r7, #4]
 800d046:	4413      	add	r3, r2
 800d048:	627b      	str	r3, [r7, #36]	; 0x24
	while( pxHeapRegion->xSizeInBytes > 0 )
 800d04a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d04c:	685b      	ldr	r3, [r3, #4]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	f47f af7d 	bne.w	800cf4e <vPortDefineHeapRegions+0x3e>
	}

	xMinimumEverFreeBytesRemaining = xTotalHeapSize;
 800d054:	4a10      	ldr	r2, [pc, #64]	; (800d098 <vPortDefineHeapRegions+0x188>)
 800d056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d058:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = xTotalHeapSize;
 800d05a:	4a10      	ldr	r2, [pc, #64]	; (800d09c <vPortDefineHeapRegions+0x18c>)
 800d05c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d05e:	6013      	str	r3, [r2, #0]

	/* Check something was actually defined before it is accessed. */
	configASSERT( xTotalHeapSize );
 800d060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d062:	2b00      	cmp	r3, #0
 800d064:	d10a      	bne.n	800d07c <vPortDefineHeapRegions+0x16c>
	__asm volatile
 800d066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d06a:	f383 8811 	msr	BASEPRI, r3
 800d06e:	f3bf 8f6f 	isb	sy
 800d072:	f3bf 8f4f 	dsb	sy
 800d076:	60bb      	str	r3, [r7, #8]
}
 800d078:	bf00      	nop
 800d07a:	e7fe      	b.n	800d07a <vPortDefineHeapRegions+0x16a>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d07c:	4b08      	ldr	r3, [pc, #32]	; (800d0a0 <vPortDefineHeapRegions+0x190>)
 800d07e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d082:	601a      	str	r2, [r3, #0]
}
 800d084:	bf00      	nop
 800d086:	373c      	adds	r7, #60	; 0x3c
 800d088:	46bd      	mov	sp, r7
 800d08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d08e:	4770      	bx	lr
 800d090:	20008e24 	.word	0x20008e24
 800d094:	20008e1c 	.word	0x20008e1c
 800d098:	20008e2c 	.word	0x20008e2c
 800d09c:	20008e28 	.word	0x20008e28
 800d0a0:	20008e38 	.word	0x20008e38

0800d0a4 <__libc_init_array>:
 800d0a4:	b570      	push	{r4, r5, r6, lr}
 800d0a6:	4d0d      	ldr	r5, [pc, #52]	; (800d0dc <__libc_init_array+0x38>)
 800d0a8:	4c0d      	ldr	r4, [pc, #52]	; (800d0e0 <__libc_init_array+0x3c>)
 800d0aa:	1b64      	subs	r4, r4, r5
 800d0ac:	10a4      	asrs	r4, r4, #2
 800d0ae:	2600      	movs	r6, #0
 800d0b0:	42a6      	cmp	r6, r4
 800d0b2:	d109      	bne.n	800d0c8 <__libc_init_array+0x24>
 800d0b4:	4d0b      	ldr	r5, [pc, #44]	; (800d0e4 <__libc_init_array+0x40>)
 800d0b6:	4c0c      	ldr	r4, [pc, #48]	; (800d0e8 <__libc_init_array+0x44>)
 800d0b8:	f000 f82e 	bl	800d118 <_init>
 800d0bc:	1b64      	subs	r4, r4, r5
 800d0be:	10a4      	asrs	r4, r4, #2
 800d0c0:	2600      	movs	r6, #0
 800d0c2:	42a6      	cmp	r6, r4
 800d0c4:	d105      	bne.n	800d0d2 <__libc_init_array+0x2e>
 800d0c6:	bd70      	pop	{r4, r5, r6, pc}
 800d0c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800d0cc:	4798      	blx	r3
 800d0ce:	3601      	adds	r6, #1
 800d0d0:	e7ee      	b.n	800d0b0 <__libc_init_array+0xc>
 800d0d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800d0d6:	4798      	blx	r3
 800d0d8:	3601      	adds	r6, #1
 800d0da:	e7f2      	b.n	800d0c2 <__libc_init_array+0x1e>
 800d0dc:	0800d28c 	.word	0x0800d28c
 800d0e0:	0800d28c 	.word	0x0800d28c
 800d0e4:	0800d28c 	.word	0x0800d28c
 800d0e8:	0800d290 	.word	0x0800d290

0800d0ec <memcpy>:
 800d0ec:	440a      	add	r2, r1
 800d0ee:	4291      	cmp	r1, r2
 800d0f0:	f100 33ff 	add.w	r3, r0, #4294967295
 800d0f4:	d100      	bne.n	800d0f8 <memcpy+0xc>
 800d0f6:	4770      	bx	lr
 800d0f8:	b510      	push	{r4, lr}
 800d0fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d0fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d102:	4291      	cmp	r1, r2
 800d104:	d1f9      	bne.n	800d0fa <memcpy+0xe>
 800d106:	bd10      	pop	{r4, pc}

0800d108 <memset>:
 800d108:	4402      	add	r2, r0
 800d10a:	4603      	mov	r3, r0
 800d10c:	4293      	cmp	r3, r2
 800d10e:	d100      	bne.n	800d112 <memset+0xa>
 800d110:	4770      	bx	lr
 800d112:	f803 1b01 	strb.w	r1, [r3], #1
 800d116:	e7f9      	b.n	800d10c <memset+0x4>

0800d118 <_init>:
 800d118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d11a:	bf00      	nop
 800d11c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d11e:	bc08      	pop	{r3}
 800d120:	469e      	mov	lr, r3
 800d122:	4770      	bx	lr

0800d124 <_fini>:
 800d124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d126:	bf00      	nop
 800d128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d12a:	bc08      	pop	{r3}
 800d12c:	469e      	mov	lr, r3
 800d12e:	4770      	bx	lr
