* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Dec 31 2020 10:49:28

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev  C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top  --package  CM36A  --outdir  C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc  --dst_sdc_file  C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc  --devicename  iCE40UL1K  

***** Device Info *****
Chip: iCE40UL1K
Package: CM36A
Size: 12 X 14

***** Design Utilization Info *****
Design: top
Used Logic Cell: 804/1248
Used Logic Tile: 118/156
Used IO Cell:    3/48
Used Bram Cell For iCE40: 3/14
Used PLL For iCE40: 0/1
Ram Cascading Used: 1
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk
Clock Source: CONSTANT_ONE_NET CONSTANT_ONE_NET 
Clock Driver: OSCInst0 (SB_HFOSC)
Driver Position: (0, 0, 0)
Fanout to FF: 315
Fanout to Tile: 73


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
15|                             
14|   0 0 0 0 1 0 0 0 0 0 0 0   
13|   0 0 0 3 1 5 8 8 7 0 0 0   
12|   0 8 0 8 8 7 7 8 7 0 0 0   
11| 0 0 8 0 8 6 7 8 8 8 0 5 1 1 
10| 1 6 7 0 8 8 8 8 8 8 0 4 5 0 
 9| 0 8 8 0 8 8 7 7 8 8 0 8 5 0 
 8| 0 7 8 0 8 8 8 8 6 8 0 8 6 1 
 7| 8 7 8 0 6 7 8 5 7 7 0 8 8 7 
 6| 8 1 7 0 8 8 6 6 7 8 0 8 6 1 
 5| 0 8 8 0 8 8 8 8 7 8 0 8 7 0 
 4| 1 8 8 0 7 8 8 8 8 7 0 7 8 0 
 3|   0 7 0 8 8 8 8 8 7 0 8 8   
 2|   0 1 0 1 8 8 8 8 8 0 8 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.81

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
15|                                           
14|     0  0  0  0  1  0  0  0  0  0  0  0    
13|     0  0  0  6  1 14 21 17 18  0  0  0    
12|     0 15  0 24 17 21 21 21 15  0  0  0    
11|  0  0 21  0 26 19 21 22 22 21  0 12  4  4 
10|  3 12 16  0 21 22 21 20 16 19  0 14 14  0 
 9|  0 16 15  0 13 18 20 22 19 25  0 20 14  0 
 8|  0 14 22  0 18 18 16 18 21 24  0  8 18  2 
 7| 13 20 13  0 21 22 19 15 21 14  0  8 17 17 
 6| 13  2 17  0 13 13 22 22 21 17  0 20 18  3 
 5|  0 16 13  0 13 15 20 19 22 16  0 22 22  0 
 4|  4 13 13  0 17 16 17 10 20 21  0 15 12  0 
 3|     0 13  0 13 13 20 14 17 21  0 13 12    
 2|     0  4  0  4 13 13 12 15 17  0 13  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 26
Average number of input nets per logic tile: 15.82

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
15|                                           
14|     0  0  0  0  1  0  0  0  0  0  0  0    
13|     0  0  0  6  1 17 32 32 21  0  0  0    
12|     0 18  0 29 23 22 27 26 17  0  0  0    
11|  0  0 29  0 32 20 25 26 31 26  0 13  4  4 
10|  3 12 23  0 27 25 30 26 24 25  0 16 16  0 
 9|  0 24 26  0 20 24 24 24 29 32  0 29 15  0 
 8|  0 14 28  0 25 24 25 24 22 31  0 28 23  2 
 7| 31 22 31  0 24 26 27 17 26 24  0 25 27 25 
 6| 31  2 27  0 31 31 22 24 27 24  0 28 24  3 
 5|  0 16 31  0 31 31 27 26 27 16  0 31 28  0 
 4|  4 31 31  0 27 31 28 29 28 26  0 26 24  0 
 3|     0 27  0 31 31 29 26 28 27  0 24 24    
 2|     0  4  0  4 31 31 24 24 24  0 24  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 23.25

***** Run Time Info *****
Run Time:  1
