Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Nov 22 19:24:47 2024
| Host         : Expect2004 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Nexys4DDR_timing_summary_routed.rpt -pb Nexys4DDR_timing_summary_routed.pb -rpx Nexys4DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  128         
SYNTH-10   Warning           Wide multiplier                                            3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14253)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7497)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14253)
----------------------------
 There are 1568 register/latch pins with no clock driven by root clock pin: SW[6] (HIGH)

 There are 1568 register/latch pins with no clock driven by root clock pin: SW[7] (HIGH)

 There are 1568 register/latch pins with no clock driven by root clock pin: SW[8] (HIGH)

 There are 1568 register/latch pins with no clock driven by root clock pin: SW[9] (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 1568 register/latch pins with no clock driven by root clock pin: clk_divide_128hz/clk_N_reg/Q (HIGH)

 There are 1568 register/latch pins with no clock driven by root clock pin: clk_divide_1hz/clk_N_reg/Q (HIGH)

 There are 1568 register/latch pins with no clock driven by root clock pin: clk_divide_32hz/clk_N_reg/Q (HIGH)

 There are 1568 register/latch pins with no clock driven by root clock pin: clk_divide_4hz/clk_N_reg/Q (HIGH)

 There are 1568 register/latch pins with no clock driven by root clock pin: clk_divide_512hz/clk_N_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_divide_led/clk_N_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7497)
---------------------------------------------------
 There are 7497 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7528          inf        0.000                      0                 7528           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7528 Endpoints
Min Delay          7528 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        163.852ns  (logic 63.830ns (38.956%)  route 100.022ns (61.044%))
  Logic Levels:           332  (CARRY4=284 FDRE=1 LUT1=1 LUT2=2 LUT3=29 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[9]/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/register_PC/reg_data_reg[9]/Q
                         net (fo=201, routed)         4.717     5.173    cpu/register_PC/PC[7]
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.146     5.319 r  cpu/register_PC/reg_data[31]_i_86/O
                         net (fo=1, routed)           0.986     6.305    cpu/ROM_instruction/i_/reg_data_reg[31]_i_38_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.328     6.633 r  cpu/ROM_instruction/i_/reg_data[31]_i_67/O
                         net (fo=1, routed)           0.000     6.633    cpu/ROM_instruction/i_/reg_data[31]_i_67_n_0
    SLICE_X11Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     6.845 r  cpu/ROM_instruction/i_/reg_data_reg[31]_i_38/O
                         net (fo=5, routed)           0.344     7.189    cpu/register_PC/mem_reg_0_255_0_0_i_100_2
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.488 f  cpu/register_PC/reg_data[31]_i_18/O
                         net (fo=37, routed)          2.115     9.603    cpu/register_PC/reg_data[31]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.727 f  cpu/register_PC/reg_data[31]_i_7/O
                         net (fo=8, routed)           1.301    11.028    cpu/register_PC/ecall
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.149    11.177 r  cpu/register_PC/mem_reg_0_255_0_0_i_42/O
                         net (fo=128, routed)         5.275    16.451    cpu/regfile/R2_wire[2]
    SLICE_X49Y40         MUXF7 (Prop_muxf7_S_O)       0.504    16.955 f  cpu/regfile/mem_reg_0_255_18_18_i_2/O
                         net (fo=1, routed)           0.945    17.900    cpu/regfile/mem_reg_0_255_18_18_i_2_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.298    18.198 f  cpu/regfile/mem_reg_0_255_18_18_i_1/O
                         net (fo=19, routed)          2.279    20.477    cpu/register_PC/MDin[14]
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.124    20.601 f  cpu/register_PC/Result0__1_i_14/O
                         net (fo=43, routed)          3.190    23.791    cpu/alu/ALUB[18]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.915 r  cpu/alu/registers[1][31]_i_93/O
                         net (fo=1, routed)           0.000    23.915    cpu/alu/registers[1][31]_i_93_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.295 r  cpu/alu/registers_reg[1][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.295    cpu/alu/registers_reg[1][31]_i_78_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  cpu/alu/registers_reg[1][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.412    cpu/alu/registers_reg[1][31]_i_63_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  cpu/alu/registers_reg[1][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.529    cpu/alu/registers_reg[1][31]_i_44_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  cpu/alu/registers_reg[1][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.646    cpu/alu/registers_reg[1][31]_i_35_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.900 r  cpu/alu/registers_reg[1][31]_i_23/CO[0]
                         net (fo=36, routed)          1.558    26.458    cpu/alu/data4[31]
    SLICE_X13Y37         LUT3 (Prop_lut3_I0_O)        0.367    26.825 r  cpu/alu/registers[1][30]_i_58/O
                         net (fo=1, routed)           0.000    26.825    cpu/alu/registers[1][30]_i_58_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.375 r  cpu/alu/registers_reg[1][30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.375    cpu/alu/registers_reg[1][30]_i_51_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.489 r  cpu/alu/registers_reg[1][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.489    cpu/alu/registers_reg[1][30]_i_46_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  cpu/alu/registers_reg[1][30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    27.603    cpu/alu/registers_reg[1][30]_i_41_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.717 r  cpu/alu/registers_reg[1][30]_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.717    cpu/alu/registers_reg[1][30]_i_36_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.831 r  cpu/alu/registers_reg[1][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.831    cpu/alu/registers_reg[1][30]_i_31_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.945 r  cpu/alu/registers_reg[1][30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.945    cpu/alu/registers_reg[1][30]_i_26_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.059 r  cpu/alu/registers_reg[1][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.059    cpu/alu/registers_reg[1][30]_i_17_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  cpu/alu/registers_reg[1][30]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.173    cpu/alu/registers_reg[1][30]_i_11_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.330 r  cpu/alu/registers_reg[1][30]_i_8/CO[1]
                         net (fo=36, routed)          1.867    30.196    cpu/alu/data4[30]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.329    30.525 r  cpu/alu/registers[1][28]_i_97/O
                         net (fo=1, routed)           0.000    30.525    cpu/alu/registers[1][28]_i_97_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.058 r  cpu/alu/registers_reg[1][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    31.058    cpu/alu/registers_reg[1][28]_i_83_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.175 r  cpu/alu/registers_reg[1][28]_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.175    cpu/alu/registers_reg[1][28]_i_73_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.292 r  cpu/alu/registers_reg[1][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.292    cpu/alu/registers_reg[1][28]_i_63_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  cpu/alu/registers_reg[1][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.409    cpu/alu/registers_reg[1][28]_i_53_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  cpu/alu/registers_reg[1][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.526    cpu/alu/registers_reg[1][28]_i_43_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  cpu/alu/registers_reg[1][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.643    cpu/alu/registers_reg[1][28]_i_33_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  cpu/alu/registers_reg[1][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.760    cpu/alu/registers_reg[1][28]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  cpu/alu/registers_reg[1][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.877    cpu/alu/registers_reg[1][28]_i_12_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.034 r  cpu/alu/registers_reg[1][29]_i_10/CO[1]
                         net (fo=36, routed)          1.605    33.639    cpu/alu/data4[29]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    33.971 r  cpu/alu/registers[1][28]_i_94/O
                         net (fo=1, routed)           0.000    33.971    cpu/alu/registers[1][28]_i_94_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.521 r  cpu/alu/registers_reg[1][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.521    cpu/alu/registers_reg[1][28]_i_82_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.635 r  cpu/alu/registers_reg[1][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.635    cpu/alu/registers_reg[1][28]_i_72_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.749 r  cpu/alu/registers_reg[1][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.749    cpu/alu/registers_reg[1][28]_i_62_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.863 r  cpu/alu/registers_reg[1][28]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.863    cpu/alu/registers_reg[1][28]_i_52_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.977 r  cpu/alu/registers_reg[1][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.977    cpu/alu/registers_reg[1][28]_i_42_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.091 r  cpu/alu/registers_reg[1][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.091    cpu/alu/registers_reg[1][28]_i_32_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.205 r  cpu/alu/registers_reg[1][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.205    cpu/alu/registers_reg[1][28]_i_18_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.319 r  cpu/alu/registers_reg[1][28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.319    cpu/alu/registers_reg[1][28]_i_11_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.476 r  cpu/alu/registers_reg[1][28]_i_8/CO[1]
                         net (fo=36, routed)          2.250    37.727    cpu/alu/data4[28]
    SLICE_X16Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.056 r  cpu/alu/registers[1][27]_i_67/O
                         net (fo=1, routed)           0.000    38.056    cpu/alu/registers[1][27]_i_67_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.454 r  cpu/alu/registers_reg[1][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    38.454    cpu/alu/registers_reg[1][27]_i_61_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.568 r  cpu/alu/registers_reg[1][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    38.568    cpu/alu/registers_reg[1][27]_i_56_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.682 r  cpu/alu/registers_reg[1][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    38.682    cpu/alu/registers_reg[1][27]_i_51_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.796 r  cpu/alu/registers_reg[1][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    38.796    cpu/alu/registers_reg[1][27]_i_46_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.910 r  cpu/alu/registers_reg[1][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.910    cpu/alu/registers_reg[1][27]_i_41_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.024 r  cpu/alu/registers_reg[1][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.024    cpu/alu/registers_reg[1][27]_i_36_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.138 r  cpu/alu/registers_reg[1][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.138    cpu/alu/registers_reg[1][27]_i_27_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.252 r  cpu/alu/registers_reg[1][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.252    cpu/alu/registers_reg[1][27]_i_21_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.409 r  cpu/alu/registers_reg[1][27]_i_10/CO[1]
                         net (fo=36, routed)          1.912    41.320    cpu/alu/data4[27]
    SLICE_X17Y36         LUT3 (Prop_lut3_I0_O)        0.329    41.649 r  cpu/alu/registers[1][26]_i_60/O
                         net (fo=1, routed)           0.000    41.649    cpu/alu/registers[1][26]_i_60_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.199 r  cpu/alu/registers_reg[1][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.199    cpu/alu/registers_reg[1][26]_i_53_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.313 r  cpu/alu/registers_reg[1][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.313    cpu/alu/registers_reg[1][26]_i_48_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.427 r  cpu/alu/registers_reg[1][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.427    cpu/alu/registers_reg[1][26]_i_43_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.541 r  cpu/alu/registers_reg[1][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    42.541    cpu/alu/registers_reg[1][26]_i_38_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.655 r  cpu/alu/registers_reg[1][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.655    cpu/alu/registers_reg[1][26]_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.769 r  cpu/alu/registers_reg[1][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.769    cpu/alu/registers_reg[1][26]_i_25_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.883 r  cpu/alu/registers_reg[1][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.883    cpu/alu/registers_reg[1][26]_i_17_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.997 r  cpu/alu/registers_reg[1][26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.997    cpu/alu/registers_reg[1][26]_i_11_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.154 r  cpu/alu/registers_reg[1][26]_i_8/CO[1]
                         net (fo=36, routed)          2.046    45.201    cpu/alu/data4[26]
    SLICE_X19Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.530 r  cpu/alu/registers[1][25]_i_58/O
                         net (fo=1, routed)           0.000    45.530    cpu/alu/registers[1][25]_i_58_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.931 r  cpu/alu/registers_reg[1][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    45.931    cpu/alu/registers_reg[1][25]_i_53_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  cpu/alu/registers_reg[1][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.045    cpu/alu/registers_reg[1][25]_i_48_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.159 r  cpu/alu/registers_reg[1][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.159    cpu/alu/registers_reg[1][25]_i_43_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.273 r  cpu/alu/registers_reg[1][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.273    cpu/alu/registers_reg[1][25]_i_38_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  cpu/alu/registers_reg[1][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.387    cpu/alu/registers_reg[1][25]_i_33_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  cpu/alu/registers_reg[1][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.501    cpu/alu/registers_reg[1][25]_i_25_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.615 r  cpu/alu/registers_reg[1][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.615    cpu/alu/registers_reg[1][25]_i_17_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.729 r  cpu/alu/registers_reg[1][25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.729    cpu/alu/registers_reg[1][25]_i_11_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.886 r  cpu/alu/registers_reg[1][25]_i_8/CO[1]
                         net (fo=36, routed)          2.267    49.153    cpu/alu/data4[25]
    SLICE_X21Y37         LUT3 (Prop_lut3_I0_O)        0.329    49.482 r  cpu/alu/registers[1][24]_i_54/O
                         net (fo=1, routed)           0.000    49.482    cpu/alu/registers[1][24]_i_54_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.032 r  cpu/alu/registers_reg[1][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.032    cpu/alu/registers_reg[1][24]_i_47_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.146 r  cpu/alu/registers_reg[1][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.146    cpu/alu/registers_reg[1][24]_i_42_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.260 r  cpu/alu/registers_reg[1][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.260    cpu/alu/registers_reg[1][24]_i_37_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  cpu/alu/registers_reg[1][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.374    cpu/alu/registers_reg[1][24]_i_32_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  cpu/alu/registers_reg[1][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.488    cpu/alu/registers_reg[1][24]_i_27_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  cpu/alu/registers_reg[1][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.602    cpu/alu/registers_reg[1][24]_i_22_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  cpu/alu/registers_reg[1][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.716    cpu/alu/registers_reg[1][24]_i_17_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  cpu/alu/registers_reg[1][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.830    cpu/alu/registers_reg[1][24]_i_11_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.987 r  cpu/alu/registers_reg[1][24]_i_8/CO[1]
                         net (fo=36, routed)          2.240    53.228    cpu/alu/data4[24]
    SLICE_X23Y37         LUT3 (Prop_lut3_I0_O)        0.329    53.557 r  cpu/alu/registers[1][23]_i_67/O
                         net (fo=1, routed)           0.000    53.557    cpu/alu/registers[1][23]_i_67_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.958 r  cpu/alu/registers_reg[1][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.958    cpu/alu/registers_reg[1][23]_i_62_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.072 r  cpu/alu/registers_reg[1][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    54.072    cpu/alu/registers_reg[1][23]_i_57_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.186 r  cpu/alu/registers_reg[1][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    54.186    cpu/alu/registers_reg[1][23]_i_52_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  cpu/alu/registers_reg[1][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.300    cpu/alu/registers_reg[1][23]_i_47_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  cpu/alu/registers_reg[1][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.414    cpu/alu/registers_reg[1][23]_i_42_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  cpu/alu/registers_reg[1][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.528    cpu/alu/registers_reg[1][23]_i_37_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  cpu/alu/registers_reg[1][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.642    cpu/alu/registers_reg[1][23]_i_28_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  cpu/alu/registers_reg[1][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.756    cpu/alu/registers_reg[1][23]_i_21_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.913 r  cpu/alu/registers_reg[1][23]_i_10/CO[1]
                         net (fo=36, routed)          1.945    56.858    cpu/alu/data4[23]
    SLICE_X24Y38         LUT3 (Prop_lut3_I0_O)        0.329    57.187 r  cpu/alu/registers[1][22]_i_54/O
                         net (fo=1, routed)           0.000    57.187    cpu/alu/registers[1][22]_i_54_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.585 r  cpu/alu/registers_reg[1][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.585    cpu/alu/registers_reg[1][22]_i_48_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.699 r  cpu/alu/registers_reg[1][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    57.699    cpu/alu/registers_reg[1][22]_i_43_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.813 r  cpu/alu/registers_reg[1][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.813    cpu/alu/registers_reg[1][22]_i_38_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.927 r  cpu/alu/registers_reg[1][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.927    cpu/alu/registers_reg[1][22]_i_33_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.041 r  cpu/alu/registers_reg[1][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.041    cpu/alu/registers_reg[1][22]_i_28_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.155 r  cpu/alu/registers_reg[1][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.155    cpu/alu/registers_reg[1][22]_i_23_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.269 r  cpu/alu/registers_reg[1][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    58.269    cpu/alu/registers_reg[1][22]_i_17_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.383 r  cpu/alu/registers_reg[1][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    58.383    cpu/alu/registers_reg[1][22]_i_11_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.540 r  cpu/alu/registers_reg[1][22]_i_8/CO[1]
                         net (fo=36, routed)          2.244    60.783    cpu/alu/data4[22]
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.329    61.112 r  cpu/alu/registers[1][21]_i_53/O
                         net (fo=1, routed)           0.000    61.112    cpu/alu/registers[1][21]_i_53_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.513 r  cpu/alu/registers_reg[1][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.513    cpu/alu/registers_reg[1][21]_i_48_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.627 r  cpu/alu/registers_reg[1][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.627    cpu/alu/registers_reg[1][21]_i_43_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.741 r  cpu/alu/registers_reg[1][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.741    cpu/alu/registers_reg[1][21]_i_38_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.855 r  cpu/alu/registers_reg[1][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.855    cpu/alu/registers_reg[1][21]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.969 r  cpu/alu/registers_reg[1][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.969    cpu/alu/registers_reg[1][21]_i_28_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.083 r  cpu/alu/registers_reg[1][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.083    cpu/alu/registers_reg[1][21]_i_23_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.197 r  cpu/alu/registers_reg[1][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.197    cpu/alu/registers_reg[1][21]_i_17_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.311 r  cpu/alu/registers_reg[1][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    62.311    cpu/alu/registers_reg[1][21]_i_11_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.468 r  cpu/alu/registers_reg[1][21]_i_8/CO[1]
                         net (fo=36, routed)          2.154    64.623    cpu/alu/data4[21]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.408 r  cpu/alu/registers_reg[1][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.408    cpu/alu/registers_reg[1][20]_i_49_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  cpu/alu/registers_reg[1][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.522    cpu/alu/registers_reg[1][20]_i_44_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  cpu/alu/registers_reg[1][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.636    cpu/alu/registers_reg[1][20]_i_39_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  cpu/alu/registers_reg[1][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.750    cpu/alu/registers_reg[1][20]_i_34_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.864 r  cpu/alu/registers_reg[1][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.864    cpu/alu/registers_reg[1][20]_i_29_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.978 r  cpu/alu/registers_reg[1][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.978    cpu/alu/registers_reg[1][20]_i_24_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.092 r  cpu/alu/registers_reg[1][20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.092    cpu/alu/registers_reg[1][20]_i_17_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.206 r  cpu/alu/registers_reg[1][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.206    cpu/alu/registers_reg[1][20]_i_11_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.363 r  cpu/alu/registers_reg[1][20]_i_8/CO[1]
                         net (fo=36, routed)          2.053    68.415    cpu/alu/data4[20]
    SLICE_X33Y37         LUT3 (Prop_lut3_I0_O)        0.329    68.744 r  cpu/alu/registers[1][19]_i_69/O
                         net (fo=1, routed)           0.000    68.744    cpu/alu/registers[1][19]_i_69_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.142 r  cpu/alu/registers_reg[1][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    69.142    cpu/alu/registers_reg[1][19]_i_63_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.256 r  cpu/alu/registers_reg[1][19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.256    cpu/alu/registers_reg[1][19]_i_58_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.370 r  cpu/alu/registers_reg[1][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.370    cpu/alu/registers_reg[1][19]_i_53_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.484 r  cpu/alu/registers_reg[1][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.484    cpu/alu/registers_reg[1][19]_i_48_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.598 r  cpu/alu/registers_reg[1][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.598    cpu/alu/registers_reg[1][19]_i_43_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.712 r  cpu/alu/registers_reg[1][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.712    cpu/alu/registers_reg[1][19]_i_38_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.826 r  cpu/alu/registers_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.826    cpu/alu/registers_reg[1][19]_i_28_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.940 r  cpu/alu/registers_reg[1][19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.940    cpu/alu/registers_reg[1][19]_i_21_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.097 r  cpu/alu/registers_reg[1][19]_i_10/CO[1]
                         net (fo=36, routed)          2.402    72.499    cpu/alu/data4[19]
    SLICE_X28Y37         LUT3 (Prop_lut3_I0_O)        0.329    72.828 r  cpu/alu/registers[1][18]_i_54/O
                         net (fo=1, routed)           0.000    72.828    cpu/alu/registers[1][18]_i_54_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.378 r  cpu/alu/registers_reg[1][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.378    cpu/alu/registers_reg[1][18]_i_47_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  cpu/alu/registers_reg[1][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.492    cpu/alu/registers_reg[1][18]_i_42_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  cpu/alu/registers_reg[1][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    73.606    cpu/alu/registers_reg[1][18]_i_37_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  cpu/alu/registers_reg[1][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.720    cpu/alu/registers_reg[1][18]_i_32_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.834 r  cpu/alu/registers_reg[1][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.834    cpu/alu/registers_reg[1][18]_i_27_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.948 r  cpu/alu/registers_reg[1][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.948    cpu/alu/registers_reg[1][18]_i_22_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.062 r  cpu/alu/registers_reg[1][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.062    cpu/alu/registers_reg[1][18]_i_17_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.176 r  cpu/alu/registers_reg[1][18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.176    cpu/alu/registers_reg[1][18]_i_11_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.333 r  cpu/alu/registers_reg[1][18]_i_8/CO[1]
                         net (fo=36, routed)          2.002    76.335    cpu/alu/data4[18]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.329    76.664 r  cpu/alu/mem_reg_0_255_0_0_i_716/O
                         net (fo=1, routed)           0.000    76.664    cpu/alu/mem_reg_0_255_0_0_i_716_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.214 r  cpu/alu/mem_reg_0_255_0_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    77.214    cpu/alu/mem_reg_0_255_0_0_i_650_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.328 r  cpu/alu/registers_reg[1][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.328    cpu/alu/registers_reg[1][17]_i_42_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.442 r  cpu/alu/registers_reg[1][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.442    cpu/alu/registers_reg[1][17]_i_37_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.556 r  cpu/alu/registers_reg[1][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.556    cpu/alu/registers_reg[1][17]_i_32_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.670 r  cpu/alu/registers_reg[1][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.670    cpu/alu/registers_reg[1][17]_i_27_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.784 r  cpu/alu/registers_reg[1][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.784    cpu/alu/registers_reg[1][17]_i_22_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.898 r  cpu/alu/registers_reg[1][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.898    cpu/alu/registers_reg[1][17]_i_17_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.012 r  cpu/alu/registers_reg[1][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    78.012    cpu/alu/registers_reg[1][17]_i_11_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.169 r  cpu/alu/registers_reg[1][17]_i_8/CO[1]
                         net (fo=36, routed)          2.266    80.435    cpu/alu/data4[17]
    SLICE_X31Y35         LUT3 (Prop_lut3_I0_O)        0.329    80.764 r  cpu/alu/mem_reg_0_255_0_0_i_711/O
                         net (fo=1, routed)           0.000    80.764    cpu/alu/mem_reg_0_255_0_0_i_711_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.165 r  cpu/alu/mem_reg_0_255_0_0_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.165    cpu/alu/mem_reg_0_255_0_0_i_645_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.279 r  cpu/alu/mem_reg_0_255_0_0_i_574/CO[3]
                         net (fo=1, routed)           0.000    81.279    cpu/alu/mem_reg_0_255_0_0_i_574_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.393 r  cpu/alu/registers_reg[1][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.393    cpu/alu/registers_reg[1][16]_i_37_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.507 r  cpu/alu/registers_reg[1][16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg[1][16]_i_32_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.621 r  cpu/alu/registers_reg[1][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.621    cpu/alu/registers_reg[1][16]_i_27_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.735 r  cpu/alu/registers_reg[1][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.735    cpu/alu/registers_reg[1][16]_i_22_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.849 r  cpu/alu/registers_reg[1][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.849    cpu/alu/registers_reg[1][16]_i_17_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.963 r  cpu/alu/registers_reg[1][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    81.963    cpu/alu/registers_reg[1][16]_i_11_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.120 r  cpu/alu/registers_reg[1][16]_i_8/CO[1]
                         net (fo=36, routed)          1.995    84.116    cpu/alu/data4[16]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.329    84.445 r  cpu/alu/mem_reg_0_255_0_0_i_710/O
                         net (fo=1, routed)           0.000    84.445    cpu/alu/mem_reg_0_255_0_0_i_710_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.995 r  cpu/alu/mem_reg_0_255_0_0_i_640/CO[3]
                         net (fo=1, routed)           0.000    84.995    cpu/alu/mem_reg_0_255_0_0_i_640_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  cpu/alu/mem_reg_0_255_0_0_i_569/CO[3]
                         net (fo=1, routed)           0.000    85.109    cpu/alu/mem_reg_0_255_0_0_i_569_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  cpu/alu/mem_reg_0_255_0_0_i_503/CO[3]
                         net (fo=1, routed)           0.000    85.223    cpu/alu/mem_reg_0_255_0_0_i_503_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  cpu/alu/registers_reg[1][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    85.337    cpu/alu/registers_reg[1][15]_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  cpu/alu/registers_reg[1][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.451    cpu/alu/registers_reg[1][15]_i_37_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  cpu/alu/registers_reg[1][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    85.565    cpu/alu/registers_reg[1][15]_i_32_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  cpu/alu/registers_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.679    cpu/alu/registers_reg[1][15]_i_27_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.793 r  cpu/alu/registers_reg[1][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.793    cpu/alu/registers_reg[1][15]_i_21_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.950 r  cpu/alu/registers_reg[1][15]_i_10/CO[1]
                         net (fo=36, routed)          2.104    88.053    cpu/alu/data4[15]
    SLICE_X36Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.838 r  cpu/alu/mem_reg_0_255_0_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    88.838    cpu/alu/mem_reg_0_255_0_0_i_635_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.952 r  cpu/alu/mem_reg_0_255_0_0_i_564/CO[3]
                         net (fo=1, routed)           0.000    88.952    cpu/alu/mem_reg_0_255_0_0_i_564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.066 r  cpu/alu/mem_reg_0_255_0_0_i_498/CO[3]
                         net (fo=1, routed)           0.000    89.066    cpu/alu/mem_reg_0_255_0_0_i_498_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.180 r  cpu/alu/mem_reg_0_255_0_0_i_437/CO[3]
                         net (fo=1, routed)           0.000    89.180    cpu/alu/mem_reg_0_255_0_0_i_437_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.294 r  cpu/alu/registers_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    89.294    cpu/alu/registers_reg[1][14]_i_27_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.408 r  cpu/alu/registers_reg[1][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.408    cpu/alu/registers_reg[1][14]_i_22_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.522 r  cpu/alu/registers_reg[1][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.522    cpu/alu/registers_reg[1][14]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.636 r  cpu/alu/registers_reg[1][14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.636    cpu/alu/registers_reg[1][14]_i_11_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.793 r  cpu/alu/registers_reg[1][14]_i_8/CO[1]
                         net (fo=36, routed)          2.123    91.916    cpu/alu/data4[14]
    SLICE_X30Y30         LUT3 (Prop_lut3_I0_O)        0.329    92.245 r  cpu/alu/mem_reg_0_255_0_0_i_704/O
                         net (fo=1, routed)           0.000    92.245    cpu/alu/mem_reg_0_255_0_0_i_704_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.778 r  cpu/alu/mem_reg_0_255_0_0_i_630/CO[3]
                         net (fo=1, routed)           0.000    92.778    cpu/alu/mem_reg_0_255_0_0_i_630_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  cpu/alu/mem_reg_0_255_0_0_i_559/CO[3]
                         net (fo=1, routed)           0.000    92.895    cpu/alu/mem_reg_0_255_0_0_i_559_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  cpu/alu/mem_reg_0_255_0_0_i_493/CO[3]
                         net (fo=1, routed)           0.000    93.012    cpu/alu/mem_reg_0_255_0_0_i_493_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  cpu/alu/mem_reg_0_255_0_0_i_432/CO[3]
                         net (fo=1, routed)           0.000    93.129    cpu/alu/mem_reg_0_255_0_0_i_432_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  cpu/alu/mem_reg_0_255_0_0_i_372/CO[3]
                         net (fo=1, routed)           0.000    93.246    cpu/alu/mem_reg_0_255_0_0_i_372_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.363 r  cpu/alu/registers_reg[1][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.363    cpu/alu/registers_reg[1][13]_i_22_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.480 r  cpu/alu/registers_reg[1][13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.480    cpu/alu/registers_reg[1][13]_i_17_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.597 r  cpu/alu/registers_reg[1][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.597    cpu/alu/registers_reg[1][13]_i_11_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.754 r  cpu/alu/registers_reg[1][13]_i_8/CO[1]
                         net (fo=36, routed)          2.008    95.762    cpu/alu/data4[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.332    96.094 r  cpu/alu/mem_reg_0_255_0_0_i_701/O
                         net (fo=1, routed)           0.000    96.094    cpu/alu/mem_reg_0_255_0_0_i_701_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.644 r  cpu/alu/mem_reg_0_255_0_0_i_625/CO[3]
                         net (fo=1, routed)           0.000    96.644    cpu/alu/mem_reg_0_255_0_0_i_625_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.758 r  cpu/alu/mem_reg_0_255_0_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.758    cpu/alu/mem_reg_0_255_0_0_i_554_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.872 r  cpu/alu/mem_reg_0_255_0_0_i_488/CO[3]
                         net (fo=1, routed)           0.000    96.872    cpu/alu/mem_reg_0_255_0_0_i_488_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.986 r  cpu/alu/mem_reg_0_255_0_0_i_427/CO[3]
                         net (fo=1, routed)           0.000    96.986    cpu/alu/mem_reg_0_255_0_0_i_427_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.100 r  cpu/alu/mem_reg_0_255_0_0_i_367/CO[3]
                         net (fo=1, routed)           0.000    97.100    cpu/alu/mem_reg_0_255_0_0_i_367_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.214 r  cpu/alu/mem_reg_0_255_0_0_i_309/CO[3]
                         net (fo=1, routed)           0.000    97.214    cpu/alu/mem_reg_0_255_0_0_i_309_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.328 r  cpu/alu/registers_reg[1][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.328    cpu/alu/registers_reg[1][12]_i_17_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.442 r  cpu/alu/registers_reg[1][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.442    cpu/alu/registers_reg[1][12]_i_11_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.599 r  cpu/alu/registers_reg[1][12]_i_8/CO[1]
                         net (fo=36, routed)          2.562   100.161    cpu/alu/data4[12]
    SLICE_X33Y28         LUT3 (Prop_lut3_I0_O)        0.329   100.490 r  cpu/alu/mem_reg_0_255_0_0_i_697/O
                         net (fo=1, routed)           0.000   100.490    cpu/alu/mem_reg_0_255_0_0_i_697_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   100.888 r  cpu/alu/mem_reg_0_255_0_0_i_620/CO[3]
                         net (fo=1, routed)           0.000   100.888    cpu/alu/mem_reg_0_255_0_0_i_620_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.002 r  cpu/alu/mem_reg_0_255_0_0_i_549/CO[3]
                         net (fo=1, routed)           0.000   101.002    cpu/alu/mem_reg_0_255_0_0_i_549_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.116 r  cpu/alu/mem_reg_0_255_0_0_i_483/CO[3]
                         net (fo=1, routed)           0.000   101.116    cpu/alu/mem_reg_0_255_0_0_i_483_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.230 r  cpu/alu/mem_reg_0_255_0_0_i_422/CO[3]
                         net (fo=1, routed)           0.000   101.230    cpu/alu/mem_reg_0_255_0_0_i_422_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.344 r  cpu/alu/mem_reg_0_255_0_0_i_362/CO[3]
                         net (fo=1, routed)           0.000   101.344    cpu/alu/mem_reg_0_255_0_0_i_362_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.458 r  cpu/alu/mem_reg_0_255_0_0_i_300/CO[3]
                         net (fo=1, routed)           0.000   101.458    cpu/alu/mem_reg_0_255_0_0_i_300_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.572 r  cpu/alu/mem_reg_0_255_0_0_i_212/CO[3]
                         net (fo=1, routed)           0.000   101.572    cpu/alu/mem_reg_0_255_0_0_i_212_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.686 r  cpu/alu/mem_reg_0_255_0_0_i_209/CO[3]
                         net (fo=1, routed)           0.000   101.686    cpu/alu/mem_reg_0_255_0_0_i_209_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.843 r  cpu/alu/registers_reg[1][11]_i_10/CO[1]
                         net (fo=36, routed)          2.513   104.356    cpu/alu/data4[11]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.329   104.685 r  cpu/alu/mem_reg_0_255_0_0_i_695/O
                         net (fo=1, routed)           0.000   104.685    cpu/alu/mem_reg_0_255_0_0_i_695_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.235 r  cpu/alu/mem_reg_0_255_0_0_i_615/CO[3]
                         net (fo=1, routed)           0.000   105.235    cpu/alu/mem_reg_0_255_0_0_i_615_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.349 r  cpu/alu/mem_reg_0_255_0_0_i_544/CO[3]
                         net (fo=1, routed)           0.000   105.349    cpu/alu/mem_reg_0_255_0_0_i_544_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.463 r  cpu/alu/mem_reg_0_255_0_0_i_478/CO[3]
                         net (fo=1, routed)           0.000   105.463    cpu/alu/mem_reg_0_255_0_0_i_478_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.577 r  cpu/alu/mem_reg_0_255_0_0_i_417/CO[3]
                         net (fo=1, routed)           0.000   105.577    cpu/alu/mem_reg_0_255_0_0_i_417_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.691 r  cpu/alu/mem_reg_0_255_0_0_i_357/CO[3]
                         net (fo=1, routed)           0.000   105.691    cpu/alu/mem_reg_0_255_0_0_i_357_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.805 r  cpu/alu/mem_reg_0_255_0_0_i_295/CO[3]
                         net (fo=1, routed)           0.000   105.805    cpu/alu/mem_reg_0_255_0_0_i_295_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.919 r  cpu/alu/mem_reg_0_255_0_0_i_204/CO[3]
                         net (fo=1, routed)           0.000   105.919    cpu/alu/mem_reg_0_255_0_0_i_204_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.033 r  cpu/alu/mem_reg_0_255_0_0_i_122/CO[3]
                         net (fo=1, routed)           0.000   106.033    cpu/alu/mem_reg_0_255_0_0_i_122_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.190 r  cpu/alu/mem_reg_0_255_0_0_i_121/CO[1]
                         net (fo=36, routed)          1.768   107.958    cpu/alu/data4[10]
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.329   108.287 r  cpu/alu/mem_reg_0_255_0_0_i_692/O
                         net (fo=1, routed)           0.000   108.287    cpu/alu/mem_reg_0_255_0_0_i_692_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.837 r  cpu/alu/mem_reg_0_255_0_0_i_614/CO[3]
                         net (fo=1, routed)           0.000   108.837    cpu/alu/mem_reg_0_255_0_0_i_614_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.951 r  cpu/alu/mem_reg_0_255_0_0_i_543/CO[3]
                         net (fo=1, routed)           0.000   108.951    cpu/alu/mem_reg_0_255_0_0_i_543_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.065 r  cpu/alu/mem_reg_0_255_0_0_i_477/CO[3]
                         net (fo=1, routed)           0.000   109.065    cpu/alu/mem_reg_0_255_0_0_i_477_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.179 r  cpu/alu/mem_reg_0_255_0_0_i_416/CO[3]
                         net (fo=1, routed)           0.000   109.179    cpu/alu/mem_reg_0_255_0_0_i_416_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.293 r  cpu/alu/mem_reg_0_255_0_0_i_356/CO[3]
                         net (fo=1, routed)           0.000   109.293    cpu/alu/mem_reg_0_255_0_0_i_356_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.407 r  cpu/alu/mem_reg_0_255_0_0_i_294/CO[3]
                         net (fo=1, routed)           0.000   109.407    cpu/alu/mem_reg_0_255_0_0_i_294_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.521 r  cpu/alu/mem_reg_0_255_0_0_i_203/CO[3]
                         net (fo=1, routed)           0.000   109.521    cpu/alu/mem_reg_0_255_0_0_i_203_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.635 r  cpu/alu/mem_reg_0_255_0_0_i_120/CO[3]
                         net (fo=1, routed)           0.000   109.635    cpu/alu/mem_reg_0_255_0_0_i_120_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.792 r  cpu/alu/mem_reg_0_255_0_0_i_64/CO[1]
                         net (fo=36, routed)          2.254   112.046    cpu/alu/data4[9]
    SLICE_X27Y28         LUT3 (Prop_lut3_I0_O)        0.329   112.375 r  cpu/alu/mem_reg_0_255_0_0_i_717/O
                         net (fo=1, routed)           0.000   112.375    cpu/alu/mem_reg_0_255_0_0_i_717_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.776 r  cpu/alu/mem_reg_0_255_0_0_i_655/CO[3]
                         net (fo=1, routed)           0.000   112.776    cpu/alu/mem_reg_0_255_0_0_i_655_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.890 r  cpu/alu/mem_reg_0_255_0_0_i_579/CO[3]
                         net (fo=1, routed)           0.000   112.890    cpu/alu/mem_reg_0_255_0_0_i_579_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.004 r  cpu/alu/mem_reg_0_255_0_0_i_508/CO[3]
                         net (fo=1, routed)           0.000   113.004    cpu/alu/mem_reg_0_255_0_0_i_508_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.118 r  cpu/alu/mem_reg_0_255_0_0_i_442/CO[3]
                         net (fo=1, routed)           0.000   113.118    cpu/alu/mem_reg_0_255_0_0_i_442_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.232 r  cpu/alu/mem_reg_0_255_0_0_i_377/CO[3]
                         net (fo=1, routed)           0.000   113.232    cpu/alu/mem_reg_0_255_0_0_i_377_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.346 r  cpu/alu/mem_reg_0_255_0_0_i_316/CO[3]
                         net (fo=1, routed)           0.000   113.346    cpu/alu/mem_reg_0_255_0_0_i_316_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  cpu/alu/mem_reg_0_255_0_0_i_227/CO[3]
                         net (fo=1, routed)           0.000   113.460    cpu/alu/mem_reg_0_255_0_0_i_227_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  cpu/alu/mem_reg_0_255_0_0_i_134/CO[3]
                         net (fo=1, routed)           0.000   113.574    cpu/alu/mem_reg_0_255_0_0_i_134_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.731 r  cpu/alu/mem_reg_0_255_0_0_i_70/CO[1]
                         net (fo=36, routed)          2.086   115.817    cpu/alu/data4[8]
    SLICE_X26Y28         LUT3 (Prop_lut3_I0_O)        0.329   116.146 r  cpu/alu/mem_reg_0_255_0_0_i_731/O
                         net (fo=1, routed)           0.000   116.146    cpu/alu/mem_reg_0_255_0_0_i_731_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.696 r  cpu/alu/mem_reg_0_255_0_0_i_671/CO[3]
                         net (fo=1, routed)           0.000   116.696    cpu/alu/mem_reg_0_255_0_0_i_671_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.810 r  cpu/alu/mem_reg_0_255_0_0_i_595/CO[3]
                         net (fo=1, routed)           0.000   116.810    cpu/alu/mem_reg_0_255_0_0_i_595_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.924 r  cpu/alu/mem_reg_0_255_0_0_i_524/CO[3]
                         net (fo=1, routed)           0.000   116.924    cpu/alu/mem_reg_0_255_0_0_i_524_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.038 r  cpu/alu/mem_reg_0_255_0_0_i_458/CO[3]
                         net (fo=1, routed)           0.000   117.038    cpu/alu/mem_reg_0_255_0_0_i_458_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.152 r  cpu/alu/mem_reg_0_255_0_0_i_397/CO[3]
                         net (fo=1, routed)           0.000   117.152    cpu/alu/mem_reg_0_255_0_0_i_397_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.266 r  cpu/alu/mem_reg_0_255_0_0_i_341/CO[3]
                         net (fo=1, routed)           0.000   117.266    cpu/alu/mem_reg_0_255_0_0_i_341_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.380 r  cpu/alu/mem_reg_0_255_0_0_i_321/CO[3]
                         net (fo=1, routed)           0.000   117.380    cpu/alu/mem_reg_0_255_0_0_i_321_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.494 r  cpu/alu/mem_reg_0_255_0_0_i_237/CO[3]
                         net (fo=1, routed)           0.000   117.494    cpu/alu/mem_reg_0_255_0_0_i_237_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.651 r  cpu/alu/mem_reg_0_255_0_0_i_141/CO[1]
                         net (fo=36, routed)          2.571   120.222    cpu/alu/data4[7]
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.329   120.551 r  cpu/alu/mem_reg_0_255_0_0_i_726/O
                         net (fo=1, routed)           0.000   120.551    cpu/alu/mem_reg_0_255_0_0_i_726_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.952 r  cpu/alu/mem_reg_0_255_0_0_i_666/CO[3]
                         net (fo=1, routed)           0.000   120.952    cpu/alu/mem_reg_0_255_0_0_i_666_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.066 r  cpu/alu/mem_reg_0_255_0_0_i_590/CO[3]
                         net (fo=1, routed)           0.000   121.066    cpu/alu/mem_reg_0_255_0_0_i_590_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.180 r  cpu/alu/mem_reg_0_255_0_0_i_519/CO[3]
                         net (fo=1, routed)           0.000   121.180    cpu/alu/mem_reg_0_255_0_0_i_519_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.294 r  cpu/alu/mem_reg_0_255_0_0_i_453/CO[3]
                         net (fo=1, routed)           0.000   121.294    cpu/alu/mem_reg_0_255_0_0_i_453_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.408 r  cpu/alu/mem_reg_0_255_0_0_i_392/CO[3]
                         net (fo=1, routed)           0.000   121.408    cpu/alu/mem_reg_0_255_0_0_i_392_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.522 r  cpu/alu/mem_reg_0_255_0_0_i_336/CO[3]
                         net (fo=1, routed)           0.000   121.522    cpu/alu/mem_reg_0_255_0_0_i_336_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.636 r  cpu/alu/mem_reg_0_255_0_0_i_267/CO[3]
                         net (fo=1, routed)           0.000   121.636    cpu/alu/mem_reg_0_255_0_0_i_267_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.750 r  cpu/alu/mem_reg_0_255_0_0_i_244/CO[3]
                         net (fo=1, routed)           0.000   121.750    cpu/alu/mem_reg_0_255_0_0_i_244_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.907 r  cpu/alu/mem_reg_0_255_0_0_i_150/CO[1]
                         net (fo=36, routed)          1.954   123.861    cpu/alu/data4[6]
    SLICE_X20Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.190 r  cpu/alu/mem_reg_0_255_0_0_i_725/O
                         net (fo=1, routed)           0.000   124.190    cpu/alu/mem_reg_0_255_0_0_i_725_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.740 r  cpu/alu/mem_reg_0_255_0_0_i_661/CO[3]
                         net (fo=1, routed)           0.000   124.740    cpu/alu/mem_reg_0_255_0_0_i_661_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.854 r  cpu/alu/mem_reg_0_255_0_0_i_585/CO[3]
                         net (fo=1, routed)           0.000   124.854    cpu/alu/mem_reg_0_255_0_0_i_585_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.968 r  cpu/alu/mem_reg_0_255_0_0_i_514/CO[3]
                         net (fo=1, routed)           0.000   124.968    cpu/alu/mem_reg_0_255_0_0_i_514_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.082 r  cpu/alu/mem_reg_0_255_0_0_i_448/CO[3]
                         net (fo=1, routed)           0.000   125.082    cpu/alu/mem_reg_0_255_0_0_i_448_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.196 r  cpu/alu/mem_reg_0_255_0_0_i_387/CO[3]
                         net (fo=1, routed)           0.000   125.196    cpu/alu/mem_reg_0_255_0_0_i_387_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.310 r  cpu/alu/mem_reg_0_255_0_0_i_331/CO[3]
                         net (fo=1, routed)           0.000   125.310    cpu/alu/mem_reg_0_255_0_0_i_331_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.424 r  cpu/alu/mem_reg_0_255_0_0_i_262/CO[3]
                         net (fo=1, routed)           0.000   125.424    cpu/alu/mem_reg_0_255_0_0_i_262_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.538 r  cpu/alu/mem_reg_0_255_0_0_i_163/CO[3]
                         net (fo=1, routed)           0.000   125.538    cpu/alu/mem_reg_0_255_0_0_i_163_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.695 r  cpu/alu/mem_reg_0_255_0_0_i_154/CO[1]
                         net (fo=36, routed)          1.559   127.254    cpu/alu/data4[5]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.329   127.583 r  cpu/alu/mem_reg_0_255_0_0_i_722/O
                         net (fo=1, routed)           0.000   127.583    cpu/alu/mem_reg_0_255_0_0_i_722_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.133 r  cpu/alu/mem_reg_0_255_0_0_i_660/CO[3]
                         net (fo=1, routed)           0.000   128.133    cpu/alu/mem_reg_0_255_0_0_i_660_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.247 r  cpu/alu/mem_reg_0_255_0_0_i_584/CO[3]
                         net (fo=1, routed)           0.000   128.247    cpu/alu/mem_reg_0_255_0_0_i_584_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.361 r  cpu/alu/mem_reg_0_255_0_0_i_513/CO[3]
                         net (fo=1, routed)           0.000   128.361    cpu/alu/mem_reg_0_255_0_0_i_513_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.475 r  cpu/alu/mem_reg_0_255_0_0_i_447/CO[3]
                         net (fo=1, routed)           0.000   128.475    cpu/alu/mem_reg_0_255_0_0_i_447_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.589 r  cpu/alu/mem_reg_0_255_0_0_i_386/CO[3]
                         net (fo=1, routed)           0.000   128.589    cpu/alu/mem_reg_0_255_0_0_i_386_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.703 r  cpu/alu/mem_reg_0_255_0_0_i_330/CO[3]
                         net (fo=1, routed)           0.000   128.703    cpu/alu/mem_reg_0_255_0_0_i_330_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.817 r  cpu/alu/mem_reg_0_255_0_0_i_261/CO[3]
                         net (fo=1, routed)           0.000   128.817    cpu/alu/mem_reg_0_255_0_0_i_261_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.931 r  cpu/alu/mem_reg_0_255_0_0_i_162/CO[3]
                         net (fo=1, routed)           0.000   128.931    cpu/alu/mem_reg_0_255_0_0_i_162_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.088 r  cpu/alu/mem_reg_0_255_0_0_i_86/CO[1]
                         net (fo=36, routed)          1.712   130.800    cpu/alu/data4[4]
    SLICE_X24Y25         LUT3 (Prop_lut3_I0_O)        0.329   131.129 r  cpu/alu/mem_reg_0_255_0_0_i_734/O
                         net (fo=1, routed)           0.000   131.129    cpu/alu/mem_reg_0_255_0_0_i_734_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.679 r  cpu/alu/mem_reg_0_255_0_0_i_680/CO[3]
                         net (fo=1, routed)           0.000   131.679    cpu/alu/mem_reg_0_255_0_0_i_680_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.793 r  cpu/alu/mem_reg_0_255_0_0_i_604/CO[3]
                         net (fo=1, routed)           0.000   131.793    cpu/alu/mem_reg_0_255_0_0_i_604_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.907 r  cpu/alu/mem_reg_0_255_0_0_i_533/CO[3]
                         net (fo=1, routed)           0.000   131.907    cpu/alu/mem_reg_0_255_0_0_i_533_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.021 r  cpu/alu/mem_reg_0_255_0_0_i_467/CO[3]
                         net (fo=1, routed)           0.000   132.021    cpu/alu/mem_reg_0_255_0_0_i_467_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.135 r  cpu/alu/mem_reg_0_255_0_0_i_406/CO[3]
                         net (fo=1, routed)           0.000   132.135    cpu/alu/mem_reg_0_255_0_0_i_406_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.249 r  cpu/alu/mem_reg_0_255_0_0_i_346/CO[3]
                         net (fo=1, routed)           0.000   132.249    cpu/alu/mem_reg_0_255_0_0_i_346_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.363 r  cpu/alu/mem_reg_0_255_0_0_i_277/CO[3]
                         net (fo=1, routed)           0.000   132.363    cpu/alu/mem_reg_0_255_0_0_i_277_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.477 r  cpu/alu/mem_reg_0_255_0_0_i_177/CO[3]
                         net (fo=1, routed)           0.000   132.477    cpu/alu/mem_reg_0_255_0_0_i_177_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   132.634 r  cpu/alu/mem_reg_0_255_0_0_i_92/CO[1]
                         net (fo=36, routed)          2.415   135.049    cpu/alu/data4[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I0_O)        0.329   135.378 r  cpu/alu/mem_reg_0_255_0_0_i_735/O
                         net (fo=1, routed)           0.000   135.378    cpu/alu/mem_reg_0_255_0_0_i_735_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   135.779 r  cpu/alu/mem_reg_0_255_0_0_i_685/CO[3]
                         net (fo=1, routed)           0.009   135.788    cpu/alu/mem_reg_0_255_0_0_i_685_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.902 r  cpu/alu/mem_reg_0_255_0_0_i_609/CO[3]
                         net (fo=1, routed)           0.000   135.902    cpu/alu/mem_reg_0_255_0_0_i_609_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.016 r  cpu/alu/mem_reg_0_255_0_0_i_538/CO[3]
                         net (fo=1, routed)           0.000   136.016    cpu/alu/mem_reg_0_255_0_0_i_538_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.130 r  cpu/alu/mem_reg_0_255_0_0_i_472/CO[3]
                         net (fo=1, routed)           0.000   136.130    cpu/alu/mem_reg_0_255_0_0_i_472_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.244 r  cpu/alu/mem_reg_0_255_0_0_i_411/CO[3]
                         net (fo=1, routed)           0.000   136.244    cpu/alu/mem_reg_0_255_0_0_i_411_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.358 r  cpu/alu/mem_reg_0_255_0_0_i_351/CO[3]
                         net (fo=1, routed)           0.000   136.358    cpu/alu/mem_reg_0_255_0_0_i_351_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.472 r  cpu/alu/mem_reg_0_255_0_0_i_288/CO[3]
                         net (fo=1, routed)           0.000   136.472    cpu/alu/mem_reg_0_255_0_0_i_288_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.586 r  cpu/alu/mem_reg_0_255_0_0_i_183/CO[3]
                         net (fo=1, routed)           0.000   136.586    cpu/alu/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   136.743 r  cpu/alu/mem_reg_0_255_0_0_i_96/CO[1]
                         net (fo=36, routed)          2.061   138.804    cpu/alu/data4[2]
    SLICE_X23Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   139.589 r  cpu/alu/registers_reg[1][1]_i_50/CO[3]
                         net (fo=1, routed)           0.009   139.598    cpu/alu/registers_reg[1][1]_i_50_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.712 r  cpu/alu/registers_reg[1][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   139.712    cpu/alu/registers_reg[1][1]_i_45_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.826 r  cpu/alu/registers_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   139.826    cpu/alu/registers_reg[1][1]_i_40_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.940 r  cpu/alu/registers_reg[1][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   139.940    cpu/alu/registers_reg[1][1]_i_35_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.054 r  cpu/alu/registers_reg[1][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   140.054    cpu/alu/registers_reg[1][1]_i_30_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.168 r  cpu/alu/registers_reg[1][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   140.168    cpu/alu/registers_reg[1][1]_i_25_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.282 r  cpu/alu/registers_reg[1][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   140.282    cpu/alu/registers_reg[1][1]_i_18_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.396 r  cpu/alu/registers_reg[1][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   140.396    cpu/alu/registers_reg[1][1]_i_13_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   140.553 r  cpu/alu/registers_reg[1][1]_i_10/CO[1]
                         net (fo=36, routed)          2.432   142.984    cpu/alu/data4[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.329   143.313 r  cpu/alu/registers[1][0]_i_125/O
                         net (fo=1, routed)           0.000   143.313    cpu/alu/registers[1][0]_i_125_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.863 r  cpu/alu/registers_reg[1][0]_i_118/CO[3]
                         net (fo=1, routed)           0.009   143.872    cpu/alu/registers_reg[1][0]_i_118_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.986 r  cpu/alu/registers_reg[1][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   143.986    cpu/alu/registers_reg[1][0]_i_113_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.100 r  cpu/alu/registers_reg[1][0]_i_108/CO[3]
                         net (fo=1, routed)           0.000   144.100    cpu/alu/registers_reg[1][0]_i_108_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.214 r  cpu/alu/registers_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000   144.214    cpu/alu/registers_reg[1][0]_i_103_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.328 r  cpu/alu/registers_reg[1][0]_i_98/CO[3]
                         net (fo=1, routed)           0.000   144.328    cpu/alu/registers_reg[1][0]_i_98_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.442 r  cpu/alu/registers_reg[1][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000   144.442    cpu/alu/registers_reg[1][0]_i_79_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.556 r  cpu/alu/registers_reg[1][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   144.556    cpu/alu/registers_reg[1][0]_i_55_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.670 r  cpu/alu/registers_reg[1][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   144.670    cpu/alu/registers_reg[1][0]_i_34_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   144.941 r  cpu/alu/registers_reg[1][0]_i_13/CO[0]
                         net (fo=1, routed)           1.160   146.102    cpu/regfile/data4[0]
    SLICE_X17Y25         LUT6 (Prop_lut6_I5_O)        0.373   146.475 r  cpu/regfile/registers[1][0]_i_7/O
                         net (fo=1, routed)           0.840   147.314    cpu/register_PC/reg_data_reg[0]_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I3_O)        0.124   147.438 r  cpu/register_PC/registers[1][0]_i_3/O
                         net (fo=8, routed)           1.768   149.206    cpu/register_PC/ALURet[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.119   149.325 r  cpu/register_PC/registers[1][7]_i_4/O
                         net (fo=10, routed)          1.635   150.960    cpu/ram/registers_reg[30][3]
    SLICE_X43Y35         LUT4 (Prop_lut4_I1_O)        0.332   151.292 r  cpu/ram/SEG_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.915   152.208    cpu/register_PC/SEG_OBUF[6]_inst_i_11_2
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.124   152.332 f  cpu/register_PC/SEG_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           1.007   153.339    cpu/register_PC/SEG_OBUF[6]_inst_i_43_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.124   153.463 r  cpu/register_PC/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.759   154.222    cpu/register_PC/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I0_O)        0.124   154.346 r  cpu/register_PC/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.078   156.424    cpu/register_PC/LedSplitData[1]
    SLICE_X0Y51          LUT4 (Prop_lut4_I0_O)        0.124   156.548 r  cpu/register_PC/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.754   160.302    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550   163.852 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000   163.852    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        163.721ns  (logic 64.003ns (39.093%)  route 99.718ns (60.907%))
  Logic Levels:           332  (CARRY4=284 FDRE=1 LUT1=1 LUT2=2 LUT3=29 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[9]/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/register_PC/reg_data_reg[9]/Q
                         net (fo=201, routed)         4.717     5.173    cpu/register_PC/PC[7]
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.146     5.319 r  cpu/register_PC/reg_data[31]_i_86/O
                         net (fo=1, routed)           0.986     6.305    cpu/ROM_instruction/i_/reg_data_reg[31]_i_38_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.328     6.633 r  cpu/ROM_instruction/i_/reg_data[31]_i_67/O
                         net (fo=1, routed)           0.000     6.633    cpu/ROM_instruction/i_/reg_data[31]_i_67_n_0
    SLICE_X11Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     6.845 r  cpu/ROM_instruction/i_/reg_data_reg[31]_i_38/O
                         net (fo=5, routed)           0.344     7.189    cpu/register_PC/mem_reg_0_255_0_0_i_100_2
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.488 f  cpu/register_PC/reg_data[31]_i_18/O
                         net (fo=37, routed)          2.115     9.603    cpu/register_PC/reg_data[31]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.727 f  cpu/register_PC/reg_data[31]_i_7/O
                         net (fo=8, routed)           1.301    11.028    cpu/register_PC/ecall
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.149    11.177 r  cpu/register_PC/mem_reg_0_255_0_0_i_42/O
                         net (fo=128, routed)         5.275    16.451    cpu/regfile/R2_wire[2]
    SLICE_X49Y40         MUXF7 (Prop_muxf7_S_O)       0.504    16.955 f  cpu/regfile/mem_reg_0_255_18_18_i_2/O
                         net (fo=1, routed)           0.945    17.900    cpu/regfile/mem_reg_0_255_18_18_i_2_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.298    18.198 f  cpu/regfile/mem_reg_0_255_18_18_i_1/O
                         net (fo=19, routed)          2.279    20.477    cpu/register_PC/MDin[14]
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.124    20.601 f  cpu/register_PC/Result0__1_i_14/O
                         net (fo=43, routed)          3.190    23.791    cpu/alu/ALUB[18]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.915 r  cpu/alu/registers[1][31]_i_93/O
                         net (fo=1, routed)           0.000    23.915    cpu/alu/registers[1][31]_i_93_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.295 r  cpu/alu/registers_reg[1][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.295    cpu/alu/registers_reg[1][31]_i_78_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  cpu/alu/registers_reg[1][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.412    cpu/alu/registers_reg[1][31]_i_63_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  cpu/alu/registers_reg[1][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.529    cpu/alu/registers_reg[1][31]_i_44_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  cpu/alu/registers_reg[1][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.646    cpu/alu/registers_reg[1][31]_i_35_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.900 r  cpu/alu/registers_reg[1][31]_i_23/CO[0]
                         net (fo=36, routed)          1.558    26.458    cpu/alu/data4[31]
    SLICE_X13Y37         LUT3 (Prop_lut3_I0_O)        0.367    26.825 r  cpu/alu/registers[1][30]_i_58/O
                         net (fo=1, routed)           0.000    26.825    cpu/alu/registers[1][30]_i_58_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.375 r  cpu/alu/registers_reg[1][30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.375    cpu/alu/registers_reg[1][30]_i_51_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.489 r  cpu/alu/registers_reg[1][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.489    cpu/alu/registers_reg[1][30]_i_46_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  cpu/alu/registers_reg[1][30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    27.603    cpu/alu/registers_reg[1][30]_i_41_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.717 r  cpu/alu/registers_reg[1][30]_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.717    cpu/alu/registers_reg[1][30]_i_36_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.831 r  cpu/alu/registers_reg[1][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.831    cpu/alu/registers_reg[1][30]_i_31_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.945 r  cpu/alu/registers_reg[1][30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.945    cpu/alu/registers_reg[1][30]_i_26_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.059 r  cpu/alu/registers_reg[1][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.059    cpu/alu/registers_reg[1][30]_i_17_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  cpu/alu/registers_reg[1][30]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.173    cpu/alu/registers_reg[1][30]_i_11_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.330 r  cpu/alu/registers_reg[1][30]_i_8/CO[1]
                         net (fo=36, routed)          1.867    30.196    cpu/alu/data4[30]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.329    30.525 r  cpu/alu/registers[1][28]_i_97/O
                         net (fo=1, routed)           0.000    30.525    cpu/alu/registers[1][28]_i_97_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.058 r  cpu/alu/registers_reg[1][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    31.058    cpu/alu/registers_reg[1][28]_i_83_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.175 r  cpu/alu/registers_reg[1][28]_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.175    cpu/alu/registers_reg[1][28]_i_73_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.292 r  cpu/alu/registers_reg[1][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.292    cpu/alu/registers_reg[1][28]_i_63_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  cpu/alu/registers_reg[1][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.409    cpu/alu/registers_reg[1][28]_i_53_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  cpu/alu/registers_reg[1][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.526    cpu/alu/registers_reg[1][28]_i_43_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  cpu/alu/registers_reg[1][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.643    cpu/alu/registers_reg[1][28]_i_33_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  cpu/alu/registers_reg[1][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.760    cpu/alu/registers_reg[1][28]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  cpu/alu/registers_reg[1][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.877    cpu/alu/registers_reg[1][28]_i_12_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.034 r  cpu/alu/registers_reg[1][29]_i_10/CO[1]
                         net (fo=36, routed)          1.605    33.639    cpu/alu/data4[29]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    33.971 r  cpu/alu/registers[1][28]_i_94/O
                         net (fo=1, routed)           0.000    33.971    cpu/alu/registers[1][28]_i_94_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.521 r  cpu/alu/registers_reg[1][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.521    cpu/alu/registers_reg[1][28]_i_82_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.635 r  cpu/alu/registers_reg[1][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.635    cpu/alu/registers_reg[1][28]_i_72_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.749 r  cpu/alu/registers_reg[1][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.749    cpu/alu/registers_reg[1][28]_i_62_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.863 r  cpu/alu/registers_reg[1][28]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.863    cpu/alu/registers_reg[1][28]_i_52_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.977 r  cpu/alu/registers_reg[1][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.977    cpu/alu/registers_reg[1][28]_i_42_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.091 r  cpu/alu/registers_reg[1][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.091    cpu/alu/registers_reg[1][28]_i_32_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.205 r  cpu/alu/registers_reg[1][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.205    cpu/alu/registers_reg[1][28]_i_18_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.319 r  cpu/alu/registers_reg[1][28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.319    cpu/alu/registers_reg[1][28]_i_11_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.476 r  cpu/alu/registers_reg[1][28]_i_8/CO[1]
                         net (fo=36, routed)          2.250    37.727    cpu/alu/data4[28]
    SLICE_X16Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.056 r  cpu/alu/registers[1][27]_i_67/O
                         net (fo=1, routed)           0.000    38.056    cpu/alu/registers[1][27]_i_67_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.454 r  cpu/alu/registers_reg[1][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    38.454    cpu/alu/registers_reg[1][27]_i_61_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.568 r  cpu/alu/registers_reg[1][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    38.568    cpu/alu/registers_reg[1][27]_i_56_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.682 r  cpu/alu/registers_reg[1][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    38.682    cpu/alu/registers_reg[1][27]_i_51_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.796 r  cpu/alu/registers_reg[1][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    38.796    cpu/alu/registers_reg[1][27]_i_46_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.910 r  cpu/alu/registers_reg[1][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.910    cpu/alu/registers_reg[1][27]_i_41_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.024 r  cpu/alu/registers_reg[1][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.024    cpu/alu/registers_reg[1][27]_i_36_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.138 r  cpu/alu/registers_reg[1][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.138    cpu/alu/registers_reg[1][27]_i_27_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.252 r  cpu/alu/registers_reg[1][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.252    cpu/alu/registers_reg[1][27]_i_21_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.409 r  cpu/alu/registers_reg[1][27]_i_10/CO[1]
                         net (fo=36, routed)          1.912    41.320    cpu/alu/data4[27]
    SLICE_X17Y36         LUT3 (Prop_lut3_I0_O)        0.329    41.649 r  cpu/alu/registers[1][26]_i_60/O
                         net (fo=1, routed)           0.000    41.649    cpu/alu/registers[1][26]_i_60_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.199 r  cpu/alu/registers_reg[1][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.199    cpu/alu/registers_reg[1][26]_i_53_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.313 r  cpu/alu/registers_reg[1][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.313    cpu/alu/registers_reg[1][26]_i_48_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.427 r  cpu/alu/registers_reg[1][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.427    cpu/alu/registers_reg[1][26]_i_43_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.541 r  cpu/alu/registers_reg[1][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    42.541    cpu/alu/registers_reg[1][26]_i_38_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.655 r  cpu/alu/registers_reg[1][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.655    cpu/alu/registers_reg[1][26]_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.769 r  cpu/alu/registers_reg[1][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.769    cpu/alu/registers_reg[1][26]_i_25_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.883 r  cpu/alu/registers_reg[1][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.883    cpu/alu/registers_reg[1][26]_i_17_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.997 r  cpu/alu/registers_reg[1][26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.997    cpu/alu/registers_reg[1][26]_i_11_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.154 r  cpu/alu/registers_reg[1][26]_i_8/CO[1]
                         net (fo=36, routed)          2.046    45.201    cpu/alu/data4[26]
    SLICE_X19Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.530 r  cpu/alu/registers[1][25]_i_58/O
                         net (fo=1, routed)           0.000    45.530    cpu/alu/registers[1][25]_i_58_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.931 r  cpu/alu/registers_reg[1][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    45.931    cpu/alu/registers_reg[1][25]_i_53_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  cpu/alu/registers_reg[1][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.045    cpu/alu/registers_reg[1][25]_i_48_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.159 r  cpu/alu/registers_reg[1][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.159    cpu/alu/registers_reg[1][25]_i_43_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.273 r  cpu/alu/registers_reg[1][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.273    cpu/alu/registers_reg[1][25]_i_38_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  cpu/alu/registers_reg[1][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.387    cpu/alu/registers_reg[1][25]_i_33_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  cpu/alu/registers_reg[1][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.501    cpu/alu/registers_reg[1][25]_i_25_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.615 r  cpu/alu/registers_reg[1][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.615    cpu/alu/registers_reg[1][25]_i_17_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.729 r  cpu/alu/registers_reg[1][25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.729    cpu/alu/registers_reg[1][25]_i_11_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.886 r  cpu/alu/registers_reg[1][25]_i_8/CO[1]
                         net (fo=36, routed)          2.267    49.153    cpu/alu/data4[25]
    SLICE_X21Y37         LUT3 (Prop_lut3_I0_O)        0.329    49.482 r  cpu/alu/registers[1][24]_i_54/O
                         net (fo=1, routed)           0.000    49.482    cpu/alu/registers[1][24]_i_54_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.032 r  cpu/alu/registers_reg[1][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.032    cpu/alu/registers_reg[1][24]_i_47_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.146 r  cpu/alu/registers_reg[1][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.146    cpu/alu/registers_reg[1][24]_i_42_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.260 r  cpu/alu/registers_reg[1][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.260    cpu/alu/registers_reg[1][24]_i_37_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  cpu/alu/registers_reg[1][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.374    cpu/alu/registers_reg[1][24]_i_32_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  cpu/alu/registers_reg[1][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.488    cpu/alu/registers_reg[1][24]_i_27_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  cpu/alu/registers_reg[1][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.602    cpu/alu/registers_reg[1][24]_i_22_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  cpu/alu/registers_reg[1][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.716    cpu/alu/registers_reg[1][24]_i_17_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  cpu/alu/registers_reg[1][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.830    cpu/alu/registers_reg[1][24]_i_11_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.987 r  cpu/alu/registers_reg[1][24]_i_8/CO[1]
                         net (fo=36, routed)          2.240    53.228    cpu/alu/data4[24]
    SLICE_X23Y37         LUT3 (Prop_lut3_I0_O)        0.329    53.557 r  cpu/alu/registers[1][23]_i_67/O
                         net (fo=1, routed)           0.000    53.557    cpu/alu/registers[1][23]_i_67_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.958 r  cpu/alu/registers_reg[1][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.958    cpu/alu/registers_reg[1][23]_i_62_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.072 r  cpu/alu/registers_reg[1][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    54.072    cpu/alu/registers_reg[1][23]_i_57_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.186 r  cpu/alu/registers_reg[1][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    54.186    cpu/alu/registers_reg[1][23]_i_52_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  cpu/alu/registers_reg[1][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.300    cpu/alu/registers_reg[1][23]_i_47_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  cpu/alu/registers_reg[1][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.414    cpu/alu/registers_reg[1][23]_i_42_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  cpu/alu/registers_reg[1][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.528    cpu/alu/registers_reg[1][23]_i_37_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  cpu/alu/registers_reg[1][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.642    cpu/alu/registers_reg[1][23]_i_28_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  cpu/alu/registers_reg[1][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.756    cpu/alu/registers_reg[1][23]_i_21_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.913 r  cpu/alu/registers_reg[1][23]_i_10/CO[1]
                         net (fo=36, routed)          1.945    56.858    cpu/alu/data4[23]
    SLICE_X24Y38         LUT3 (Prop_lut3_I0_O)        0.329    57.187 r  cpu/alu/registers[1][22]_i_54/O
                         net (fo=1, routed)           0.000    57.187    cpu/alu/registers[1][22]_i_54_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.585 r  cpu/alu/registers_reg[1][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.585    cpu/alu/registers_reg[1][22]_i_48_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.699 r  cpu/alu/registers_reg[1][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    57.699    cpu/alu/registers_reg[1][22]_i_43_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.813 r  cpu/alu/registers_reg[1][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.813    cpu/alu/registers_reg[1][22]_i_38_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.927 r  cpu/alu/registers_reg[1][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.927    cpu/alu/registers_reg[1][22]_i_33_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.041 r  cpu/alu/registers_reg[1][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.041    cpu/alu/registers_reg[1][22]_i_28_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.155 r  cpu/alu/registers_reg[1][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.155    cpu/alu/registers_reg[1][22]_i_23_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.269 r  cpu/alu/registers_reg[1][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    58.269    cpu/alu/registers_reg[1][22]_i_17_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.383 r  cpu/alu/registers_reg[1][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    58.383    cpu/alu/registers_reg[1][22]_i_11_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.540 r  cpu/alu/registers_reg[1][22]_i_8/CO[1]
                         net (fo=36, routed)          2.244    60.783    cpu/alu/data4[22]
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.329    61.112 r  cpu/alu/registers[1][21]_i_53/O
                         net (fo=1, routed)           0.000    61.112    cpu/alu/registers[1][21]_i_53_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.513 r  cpu/alu/registers_reg[1][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.513    cpu/alu/registers_reg[1][21]_i_48_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.627 r  cpu/alu/registers_reg[1][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.627    cpu/alu/registers_reg[1][21]_i_43_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.741 r  cpu/alu/registers_reg[1][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.741    cpu/alu/registers_reg[1][21]_i_38_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.855 r  cpu/alu/registers_reg[1][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.855    cpu/alu/registers_reg[1][21]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.969 r  cpu/alu/registers_reg[1][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.969    cpu/alu/registers_reg[1][21]_i_28_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.083 r  cpu/alu/registers_reg[1][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.083    cpu/alu/registers_reg[1][21]_i_23_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.197 r  cpu/alu/registers_reg[1][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.197    cpu/alu/registers_reg[1][21]_i_17_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.311 r  cpu/alu/registers_reg[1][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    62.311    cpu/alu/registers_reg[1][21]_i_11_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.468 r  cpu/alu/registers_reg[1][21]_i_8/CO[1]
                         net (fo=36, routed)          2.154    64.623    cpu/alu/data4[21]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.408 r  cpu/alu/registers_reg[1][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.408    cpu/alu/registers_reg[1][20]_i_49_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  cpu/alu/registers_reg[1][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.522    cpu/alu/registers_reg[1][20]_i_44_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  cpu/alu/registers_reg[1][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.636    cpu/alu/registers_reg[1][20]_i_39_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  cpu/alu/registers_reg[1][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.750    cpu/alu/registers_reg[1][20]_i_34_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.864 r  cpu/alu/registers_reg[1][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.864    cpu/alu/registers_reg[1][20]_i_29_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.978 r  cpu/alu/registers_reg[1][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.978    cpu/alu/registers_reg[1][20]_i_24_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.092 r  cpu/alu/registers_reg[1][20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.092    cpu/alu/registers_reg[1][20]_i_17_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.206 r  cpu/alu/registers_reg[1][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.206    cpu/alu/registers_reg[1][20]_i_11_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.363 r  cpu/alu/registers_reg[1][20]_i_8/CO[1]
                         net (fo=36, routed)          2.053    68.415    cpu/alu/data4[20]
    SLICE_X33Y37         LUT3 (Prop_lut3_I0_O)        0.329    68.744 r  cpu/alu/registers[1][19]_i_69/O
                         net (fo=1, routed)           0.000    68.744    cpu/alu/registers[1][19]_i_69_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.142 r  cpu/alu/registers_reg[1][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    69.142    cpu/alu/registers_reg[1][19]_i_63_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.256 r  cpu/alu/registers_reg[1][19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.256    cpu/alu/registers_reg[1][19]_i_58_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.370 r  cpu/alu/registers_reg[1][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.370    cpu/alu/registers_reg[1][19]_i_53_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.484 r  cpu/alu/registers_reg[1][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.484    cpu/alu/registers_reg[1][19]_i_48_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.598 r  cpu/alu/registers_reg[1][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.598    cpu/alu/registers_reg[1][19]_i_43_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.712 r  cpu/alu/registers_reg[1][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.712    cpu/alu/registers_reg[1][19]_i_38_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.826 r  cpu/alu/registers_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.826    cpu/alu/registers_reg[1][19]_i_28_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.940 r  cpu/alu/registers_reg[1][19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.940    cpu/alu/registers_reg[1][19]_i_21_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.097 r  cpu/alu/registers_reg[1][19]_i_10/CO[1]
                         net (fo=36, routed)          2.402    72.499    cpu/alu/data4[19]
    SLICE_X28Y37         LUT3 (Prop_lut3_I0_O)        0.329    72.828 r  cpu/alu/registers[1][18]_i_54/O
                         net (fo=1, routed)           0.000    72.828    cpu/alu/registers[1][18]_i_54_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.378 r  cpu/alu/registers_reg[1][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.378    cpu/alu/registers_reg[1][18]_i_47_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  cpu/alu/registers_reg[1][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.492    cpu/alu/registers_reg[1][18]_i_42_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  cpu/alu/registers_reg[1][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    73.606    cpu/alu/registers_reg[1][18]_i_37_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  cpu/alu/registers_reg[1][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.720    cpu/alu/registers_reg[1][18]_i_32_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.834 r  cpu/alu/registers_reg[1][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.834    cpu/alu/registers_reg[1][18]_i_27_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.948 r  cpu/alu/registers_reg[1][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.948    cpu/alu/registers_reg[1][18]_i_22_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.062 r  cpu/alu/registers_reg[1][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.062    cpu/alu/registers_reg[1][18]_i_17_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.176 r  cpu/alu/registers_reg[1][18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.176    cpu/alu/registers_reg[1][18]_i_11_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.333 r  cpu/alu/registers_reg[1][18]_i_8/CO[1]
                         net (fo=36, routed)          2.002    76.335    cpu/alu/data4[18]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.329    76.664 r  cpu/alu/mem_reg_0_255_0_0_i_716/O
                         net (fo=1, routed)           0.000    76.664    cpu/alu/mem_reg_0_255_0_0_i_716_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.214 r  cpu/alu/mem_reg_0_255_0_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    77.214    cpu/alu/mem_reg_0_255_0_0_i_650_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.328 r  cpu/alu/registers_reg[1][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.328    cpu/alu/registers_reg[1][17]_i_42_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.442 r  cpu/alu/registers_reg[1][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.442    cpu/alu/registers_reg[1][17]_i_37_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.556 r  cpu/alu/registers_reg[1][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.556    cpu/alu/registers_reg[1][17]_i_32_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.670 r  cpu/alu/registers_reg[1][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.670    cpu/alu/registers_reg[1][17]_i_27_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.784 r  cpu/alu/registers_reg[1][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.784    cpu/alu/registers_reg[1][17]_i_22_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.898 r  cpu/alu/registers_reg[1][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.898    cpu/alu/registers_reg[1][17]_i_17_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.012 r  cpu/alu/registers_reg[1][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    78.012    cpu/alu/registers_reg[1][17]_i_11_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.169 r  cpu/alu/registers_reg[1][17]_i_8/CO[1]
                         net (fo=36, routed)          2.266    80.435    cpu/alu/data4[17]
    SLICE_X31Y35         LUT3 (Prop_lut3_I0_O)        0.329    80.764 r  cpu/alu/mem_reg_0_255_0_0_i_711/O
                         net (fo=1, routed)           0.000    80.764    cpu/alu/mem_reg_0_255_0_0_i_711_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.165 r  cpu/alu/mem_reg_0_255_0_0_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.165    cpu/alu/mem_reg_0_255_0_0_i_645_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.279 r  cpu/alu/mem_reg_0_255_0_0_i_574/CO[3]
                         net (fo=1, routed)           0.000    81.279    cpu/alu/mem_reg_0_255_0_0_i_574_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.393 r  cpu/alu/registers_reg[1][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.393    cpu/alu/registers_reg[1][16]_i_37_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.507 r  cpu/alu/registers_reg[1][16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg[1][16]_i_32_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.621 r  cpu/alu/registers_reg[1][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.621    cpu/alu/registers_reg[1][16]_i_27_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.735 r  cpu/alu/registers_reg[1][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.735    cpu/alu/registers_reg[1][16]_i_22_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.849 r  cpu/alu/registers_reg[1][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.849    cpu/alu/registers_reg[1][16]_i_17_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.963 r  cpu/alu/registers_reg[1][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    81.963    cpu/alu/registers_reg[1][16]_i_11_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.120 r  cpu/alu/registers_reg[1][16]_i_8/CO[1]
                         net (fo=36, routed)          1.995    84.116    cpu/alu/data4[16]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.329    84.445 r  cpu/alu/mem_reg_0_255_0_0_i_710/O
                         net (fo=1, routed)           0.000    84.445    cpu/alu/mem_reg_0_255_0_0_i_710_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.995 r  cpu/alu/mem_reg_0_255_0_0_i_640/CO[3]
                         net (fo=1, routed)           0.000    84.995    cpu/alu/mem_reg_0_255_0_0_i_640_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  cpu/alu/mem_reg_0_255_0_0_i_569/CO[3]
                         net (fo=1, routed)           0.000    85.109    cpu/alu/mem_reg_0_255_0_0_i_569_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  cpu/alu/mem_reg_0_255_0_0_i_503/CO[3]
                         net (fo=1, routed)           0.000    85.223    cpu/alu/mem_reg_0_255_0_0_i_503_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  cpu/alu/registers_reg[1][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    85.337    cpu/alu/registers_reg[1][15]_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  cpu/alu/registers_reg[1][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.451    cpu/alu/registers_reg[1][15]_i_37_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  cpu/alu/registers_reg[1][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    85.565    cpu/alu/registers_reg[1][15]_i_32_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  cpu/alu/registers_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.679    cpu/alu/registers_reg[1][15]_i_27_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.793 r  cpu/alu/registers_reg[1][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.793    cpu/alu/registers_reg[1][15]_i_21_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.950 r  cpu/alu/registers_reg[1][15]_i_10/CO[1]
                         net (fo=36, routed)          2.104    88.053    cpu/alu/data4[15]
    SLICE_X36Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.838 r  cpu/alu/mem_reg_0_255_0_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    88.838    cpu/alu/mem_reg_0_255_0_0_i_635_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.952 r  cpu/alu/mem_reg_0_255_0_0_i_564/CO[3]
                         net (fo=1, routed)           0.000    88.952    cpu/alu/mem_reg_0_255_0_0_i_564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.066 r  cpu/alu/mem_reg_0_255_0_0_i_498/CO[3]
                         net (fo=1, routed)           0.000    89.066    cpu/alu/mem_reg_0_255_0_0_i_498_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.180 r  cpu/alu/mem_reg_0_255_0_0_i_437/CO[3]
                         net (fo=1, routed)           0.000    89.180    cpu/alu/mem_reg_0_255_0_0_i_437_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.294 r  cpu/alu/registers_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    89.294    cpu/alu/registers_reg[1][14]_i_27_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.408 r  cpu/alu/registers_reg[1][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.408    cpu/alu/registers_reg[1][14]_i_22_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.522 r  cpu/alu/registers_reg[1][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.522    cpu/alu/registers_reg[1][14]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.636 r  cpu/alu/registers_reg[1][14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.636    cpu/alu/registers_reg[1][14]_i_11_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.793 r  cpu/alu/registers_reg[1][14]_i_8/CO[1]
                         net (fo=36, routed)          2.123    91.916    cpu/alu/data4[14]
    SLICE_X30Y30         LUT3 (Prop_lut3_I0_O)        0.329    92.245 r  cpu/alu/mem_reg_0_255_0_0_i_704/O
                         net (fo=1, routed)           0.000    92.245    cpu/alu/mem_reg_0_255_0_0_i_704_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.778 r  cpu/alu/mem_reg_0_255_0_0_i_630/CO[3]
                         net (fo=1, routed)           0.000    92.778    cpu/alu/mem_reg_0_255_0_0_i_630_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  cpu/alu/mem_reg_0_255_0_0_i_559/CO[3]
                         net (fo=1, routed)           0.000    92.895    cpu/alu/mem_reg_0_255_0_0_i_559_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  cpu/alu/mem_reg_0_255_0_0_i_493/CO[3]
                         net (fo=1, routed)           0.000    93.012    cpu/alu/mem_reg_0_255_0_0_i_493_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  cpu/alu/mem_reg_0_255_0_0_i_432/CO[3]
                         net (fo=1, routed)           0.000    93.129    cpu/alu/mem_reg_0_255_0_0_i_432_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  cpu/alu/mem_reg_0_255_0_0_i_372/CO[3]
                         net (fo=1, routed)           0.000    93.246    cpu/alu/mem_reg_0_255_0_0_i_372_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.363 r  cpu/alu/registers_reg[1][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.363    cpu/alu/registers_reg[1][13]_i_22_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.480 r  cpu/alu/registers_reg[1][13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.480    cpu/alu/registers_reg[1][13]_i_17_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.597 r  cpu/alu/registers_reg[1][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.597    cpu/alu/registers_reg[1][13]_i_11_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.754 r  cpu/alu/registers_reg[1][13]_i_8/CO[1]
                         net (fo=36, routed)          2.008    95.762    cpu/alu/data4[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.332    96.094 r  cpu/alu/mem_reg_0_255_0_0_i_701/O
                         net (fo=1, routed)           0.000    96.094    cpu/alu/mem_reg_0_255_0_0_i_701_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.644 r  cpu/alu/mem_reg_0_255_0_0_i_625/CO[3]
                         net (fo=1, routed)           0.000    96.644    cpu/alu/mem_reg_0_255_0_0_i_625_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.758 r  cpu/alu/mem_reg_0_255_0_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.758    cpu/alu/mem_reg_0_255_0_0_i_554_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.872 r  cpu/alu/mem_reg_0_255_0_0_i_488/CO[3]
                         net (fo=1, routed)           0.000    96.872    cpu/alu/mem_reg_0_255_0_0_i_488_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.986 r  cpu/alu/mem_reg_0_255_0_0_i_427/CO[3]
                         net (fo=1, routed)           0.000    96.986    cpu/alu/mem_reg_0_255_0_0_i_427_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.100 r  cpu/alu/mem_reg_0_255_0_0_i_367/CO[3]
                         net (fo=1, routed)           0.000    97.100    cpu/alu/mem_reg_0_255_0_0_i_367_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.214 r  cpu/alu/mem_reg_0_255_0_0_i_309/CO[3]
                         net (fo=1, routed)           0.000    97.214    cpu/alu/mem_reg_0_255_0_0_i_309_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.328 r  cpu/alu/registers_reg[1][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.328    cpu/alu/registers_reg[1][12]_i_17_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.442 r  cpu/alu/registers_reg[1][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.442    cpu/alu/registers_reg[1][12]_i_11_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.599 r  cpu/alu/registers_reg[1][12]_i_8/CO[1]
                         net (fo=36, routed)          2.562   100.161    cpu/alu/data4[12]
    SLICE_X33Y28         LUT3 (Prop_lut3_I0_O)        0.329   100.490 r  cpu/alu/mem_reg_0_255_0_0_i_697/O
                         net (fo=1, routed)           0.000   100.490    cpu/alu/mem_reg_0_255_0_0_i_697_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   100.888 r  cpu/alu/mem_reg_0_255_0_0_i_620/CO[3]
                         net (fo=1, routed)           0.000   100.888    cpu/alu/mem_reg_0_255_0_0_i_620_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.002 r  cpu/alu/mem_reg_0_255_0_0_i_549/CO[3]
                         net (fo=1, routed)           0.000   101.002    cpu/alu/mem_reg_0_255_0_0_i_549_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.116 r  cpu/alu/mem_reg_0_255_0_0_i_483/CO[3]
                         net (fo=1, routed)           0.000   101.116    cpu/alu/mem_reg_0_255_0_0_i_483_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.230 r  cpu/alu/mem_reg_0_255_0_0_i_422/CO[3]
                         net (fo=1, routed)           0.000   101.230    cpu/alu/mem_reg_0_255_0_0_i_422_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.344 r  cpu/alu/mem_reg_0_255_0_0_i_362/CO[3]
                         net (fo=1, routed)           0.000   101.344    cpu/alu/mem_reg_0_255_0_0_i_362_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.458 r  cpu/alu/mem_reg_0_255_0_0_i_300/CO[3]
                         net (fo=1, routed)           0.000   101.458    cpu/alu/mem_reg_0_255_0_0_i_300_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.572 r  cpu/alu/mem_reg_0_255_0_0_i_212/CO[3]
                         net (fo=1, routed)           0.000   101.572    cpu/alu/mem_reg_0_255_0_0_i_212_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.686 r  cpu/alu/mem_reg_0_255_0_0_i_209/CO[3]
                         net (fo=1, routed)           0.000   101.686    cpu/alu/mem_reg_0_255_0_0_i_209_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.843 r  cpu/alu/registers_reg[1][11]_i_10/CO[1]
                         net (fo=36, routed)          2.513   104.356    cpu/alu/data4[11]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.329   104.685 r  cpu/alu/mem_reg_0_255_0_0_i_695/O
                         net (fo=1, routed)           0.000   104.685    cpu/alu/mem_reg_0_255_0_0_i_695_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.235 r  cpu/alu/mem_reg_0_255_0_0_i_615/CO[3]
                         net (fo=1, routed)           0.000   105.235    cpu/alu/mem_reg_0_255_0_0_i_615_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.349 r  cpu/alu/mem_reg_0_255_0_0_i_544/CO[3]
                         net (fo=1, routed)           0.000   105.349    cpu/alu/mem_reg_0_255_0_0_i_544_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.463 r  cpu/alu/mem_reg_0_255_0_0_i_478/CO[3]
                         net (fo=1, routed)           0.000   105.463    cpu/alu/mem_reg_0_255_0_0_i_478_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.577 r  cpu/alu/mem_reg_0_255_0_0_i_417/CO[3]
                         net (fo=1, routed)           0.000   105.577    cpu/alu/mem_reg_0_255_0_0_i_417_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.691 r  cpu/alu/mem_reg_0_255_0_0_i_357/CO[3]
                         net (fo=1, routed)           0.000   105.691    cpu/alu/mem_reg_0_255_0_0_i_357_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.805 r  cpu/alu/mem_reg_0_255_0_0_i_295/CO[3]
                         net (fo=1, routed)           0.000   105.805    cpu/alu/mem_reg_0_255_0_0_i_295_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.919 r  cpu/alu/mem_reg_0_255_0_0_i_204/CO[3]
                         net (fo=1, routed)           0.000   105.919    cpu/alu/mem_reg_0_255_0_0_i_204_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.033 r  cpu/alu/mem_reg_0_255_0_0_i_122/CO[3]
                         net (fo=1, routed)           0.000   106.033    cpu/alu/mem_reg_0_255_0_0_i_122_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.190 r  cpu/alu/mem_reg_0_255_0_0_i_121/CO[1]
                         net (fo=36, routed)          1.768   107.958    cpu/alu/data4[10]
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.329   108.287 r  cpu/alu/mem_reg_0_255_0_0_i_692/O
                         net (fo=1, routed)           0.000   108.287    cpu/alu/mem_reg_0_255_0_0_i_692_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.837 r  cpu/alu/mem_reg_0_255_0_0_i_614/CO[3]
                         net (fo=1, routed)           0.000   108.837    cpu/alu/mem_reg_0_255_0_0_i_614_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.951 r  cpu/alu/mem_reg_0_255_0_0_i_543/CO[3]
                         net (fo=1, routed)           0.000   108.951    cpu/alu/mem_reg_0_255_0_0_i_543_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.065 r  cpu/alu/mem_reg_0_255_0_0_i_477/CO[3]
                         net (fo=1, routed)           0.000   109.065    cpu/alu/mem_reg_0_255_0_0_i_477_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.179 r  cpu/alu/mem_reg_0_255_0_0_i_416/CO[3]
                         net (fo=1, routed)           0.000   109.179    cpu/alu/mem_reg_0_255_0_0_i_416_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.293 r  cpu/alu/mem_reg_0_255_0_0_i_356/CO[3]
                         net (fo=1, routed)           0.000   109.293    cpu/alu/mem_reg_0_255_0_0_i_356_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.407 r  cpu/alu/mem_reg_0_255_0_0_i_294/CO[3]
                         net (fo=1, routed)           0.000   109.407    cpu/alu/mem_reg_0_255_0_0_i_294_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.521 r  cpu/alu/mem_reg_0_255_0_0_i_203/CO[3]
                         net (fo=1, routed)           0.000   109.521    cpu/alu/mem_reg_0_255_0_0_i_203_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.635 r  cpu/alu/mem_reg_0_255_0_0_i_120/CO[3]
                         net (fo=1, routed)           0.000   109.635    cpu/alu/mem_reg_0_255_0_0_i_120_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.792 r  cpu/alu/mem_reg_0_255_0_0_i_64/CO[1]
                         net (fo=36, routed)          2.254   112.046    cpu/alu/data4[9]
    SLICE_X27Y28         LUT3 (Prop_lut3_I0_O)        0.329   112.375 r  cpu/alu/mem_reg_0_255_0_0_i_717/O
                         net (fo=1, routed)           0.000   112.375    cpu/alu/mem_reg_0_255_0_0_i_717_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.776 r  cpu/alu/mem_reg_0_255_0_0_i_655/CO[3]
                         net (fo=1, routed)           0.000   112.776    cpu/alu/mem_reg_0_255_0_0_i_655_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.890 r  cpu/alu/mem_reg_0_255_0_0_i_579/CO[3]
                         net (fo=1, routed)           0.000   112.890    cpu/alu/mem_reg_0_255_0_0_i_579_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.004 r  cpu/alu/mem_reg_0_255_0_0_i_508/CO[3]
                         net (fo=1, routed)           0.000   113.004    cpu/alu/mem_reg_0_255_0_0_i_508_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.118 r  cpu/alu/mem_reg_0_255_0_0_i_442/CO[3]
                         net (fo=1, routed)           0.000   113.118    cpu/alu/mem_reg_0_255_0_0_i_442_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.232 r  cpu/alu/mem_reg_0_255_0_0_i_377/CO[3]
                         net (fo=1, routed)           0.000   113.232    cpu/alu/mem_reg_0_255_0_0_i_377_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.346 r  cpu/alu/mem_reg_0_255_0_0_i_316/CO[3]
                         net (fo=1, routed)           0.000   113.346    cpu/alu/mem_reg_0_255_0_0_i_316_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  cpu/alu/mem_reg_0_255_0_0_i_227/CO[3]
                         net (fo=1, routed)           0.000   113.460    cpu/alu/mem_reg_0_255_0_0_i_227_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  cpu/alu/mem_reg_0_255_0_0_i_134/CO[3]
                         net (fo=1, routed)           0.000   113.574    cpu/alu/mem_reg_0_255_0_0_i_134_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.731 r  cpu/alu/mem_reg_0_255_0_0_i_70/CO[1]
                         net (fo=36, routed)          2.086   115.817    cpu/alu/data4[8]
    SLICE_X26Y28         LUT3 (Prop_lut3_I0_O)        0.329   116.146 r  cpu/alu/mem_reg_0_255_0_0_i_731/O
                         net (fo=1, routed)           0.000   116.146    cpu/alu/mem_reg_0_255_0_0_i_731_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.696 r  cpu/alu/mem_reg_0_255_0_0_i_671/CO[3]
                         net (fo=1, routed)           0.000   116.696    cpu/alu/mem_reg_0_255_0_0_i_671_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.810 r  cpu/alu/mem_reg_0_255_0_0_i_595/CO[3]
                         net (fo=1, routed)           0.000   116.810    cpu/alu/mem_reg_0_255_0_0_i_595_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.924 r  cpu/alu/mem_reg_0_255_0_0_i_524/CO[3]
                         net (fo=1, routed)           0.000   116.924    cpu/alu/mem_reg_0_255_0_0_i_524_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.038 r  cpu/alu/mem_reg_0_255_0_0_i_458/CO[3]
                         net (fo=1, routed)           0.000   117.038    cpu/alu/mem_reg_0_255_0_0_i_458_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.152 r  cpu/alu/mem_reg_0_255_0_0_i_397/CO[3]
                         net (fo=1, routed)           0.000   117.152    cpu/alu/mem_reg_0_255_0_0_i_397_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.266 r  cpu/alu/mem_reg_0_255_0_0_i_341/CO[3]
                         net (fo=1, routed)           0.000   117.266    cpu/alu/mem_reg_0_255_0_0_i_341_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.380 r  cpu/alu/mem_reg_0_255_0_0_i_321/CO[3]
                         net (fo=1, routed)           0.000   117.380    cpu/alu/mem_reg_0_255_0_0_i_321_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.494 r  cpu/alu/mem_reg_0_255_0_0_i_237/CO[3]
                         net (fo=1, routed)           0.000   117.494    cpu/alu/mem_reg_0_255_0_0_i_237_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.651 r  cpu/alu/mem_reg_0_255_0_0_i_141/CO[1]
                         net (fo=36, routed)          2.571   120.222    cpu/alu/data4[7]
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.329   120.551 r  cpu/alu/mem_reg_0_255_0_0_i_726/O
                         net (fo=1, routed)           0.000   120.551    cpu/alu/mem_reg_0_255_0_0_i_726_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.952 r  cpu/alu/mem_reg_0_255_0_0_i_666/CO[3]
                         net (fo=1, routed)           0.000   120.952    cpu/alu/mem_reg_0_255_0_0_i_666_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.066 r  cpu/alu/mem_reg_0_255_0_0_i_590/CO[3]
                         net (fo=1, routed)           0.000   121.066    cpu/alu/mem_reg_0_255_0_0_i_590_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.180 r  cpu/alu/mem_reg_0_255_0_0_i_519/CO[3]
                         net (fo=1, routed)           0.000   121.180    cpu/alu/mem_reg_0_255_0_0_i_519_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.294 r  cpu/alu/mem_reg_0_255_0_0_i_453/CO[3]
                         net (fo=1, routed)           0.000   121.294    cpu/alu/mem_reg_0_255_0_0_i_453_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.408 r  cpu/alu/mem_reg_0_255_0_0_i_392/CO[3]
                         net (fo=1, routed)           0.000   121.408    cpu/alu/mem_reg_0_255_0_0_i_392_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.522 r  cpu/alu/mem_reg_0_255_0_0_i_336/CO[3]
                         net (fo=1, routed)           0.000   121.522    cpu/alu/mem_reg_0_255_0_0_i_336_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.636 r  cpu/alu/mem_reg_0_255_0_0_i_267/CO[3]
                         net (fo=1, routed)           0.000   121.636    cpu/alu/mem_reg_0_255_0_0_i_267_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.750 r  cpu/alu/mem_reg_0_255_0_0_i_244/CO[3]
                         net (fo=1, routed)           0.000   121.750    cpu/alu/mem_reg_0_255_0_0_i_244_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.907 r  cpu/alu/mem_reg_0_255_0_0_i_150/CO[1]
                         net (fo=36, routed)          1.954   123.861    cpu/alu/data4[6]
    SLICE_X20Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.190 r  cpu/alu/mem_reg_0_255_0_0_i_725/O
                         net (fo=1, routed)           0.000   124.190    cpu/alu/mem_reg_0_255_0_0_i_725_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.740 r  cpu/alu/mem_reg_0_255_0_0_i_661/CO[3]
                         net (fo=1, routed)           0.000   124.740    cpu/alu/mem_reg_0_255_0_0_i_661_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.854 r  cpu/alu/mem_reg_0_255_0_0_i_585/CO[3]
                         net (fo=1, routed)           0.000   124.854    cpu/alu/mem_reg_0_255_0_0_i_585_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.968 r  cpu/alu/mem_reg_0_255_0_0_i_514/CO[3]
                         net (fo=1, routed)           0.000   124.968    cpu/alu/mem_reg_0_255_0_0_i_514_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.082 r  cpu/alu/mem_reg_0_255_0_0_i_448/CO[3]
                         net (fo=1, routed)           0.000   125.082    cpu/alu/mem_reg_0_255_0_0_i_448_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.196 r  cpu/alu/mem_reg_0_255_0_0_i_387/CO[3]
                         net (fo=1, routed)           0.000   125.196    cpu/alu/mem_reg_0_255_0_0_i_387_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.310 r  cpu/alu/mem_reg_0_255_0_0_i_331/CO[3]
                         net (fo=1, routed)           0.000   125.310    cpu/alu/mem_reg_0_255_0_0_i_331_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.424 r  cpu/alu/mem_reg_0_255_0_0_i_262/CO[3]
                         net (fo=1, routed)           0.000   125.424    cpu/alu/mem_reg_0_255_0_0_i_262_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.538 r  cpu/alu/mem_reg_0_255_0_0_i_163/CO[3]
                         net (fo=1, routed)           0.000   125.538    cpu/alu/mem_reg_0_255_0_0_i_163_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.695 r  cpu/alu/mem_reg_0_255_0_0_i_154/CO[1]
                         net (fo=36, routed)          1.559   127.254    cpu/alu/data4[5]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.329   127.583 r  cpu/alu/mem_reg_0_255_0_0_i_722/O
                         net (fo=1, routed)           0.000   127.583    cpu/alu/mem_reg_0_255_0_0_i_722_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.133 r  cpu/alu/mem_reg_0_255_0_0_i_660/CO[3]
                         net (fo=1, routed)           0.000   128.133    cpu/alu/mem_reg_0_255_0_0_i_660_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.247 r  cpu/alu/mem_reg_0_255_0_0_i_584/CO[3]
                         net (fo=1, routed)           0.000   128.247    cpu/alu/mem_reg_0_255_0_0_i_584_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.361 r  cpu/alu/mem_reg_0_255_0_0_i_513/CO[3]
                         net (fo=1, routed)           0.000   128.361    cpu/alu/mem_reg_0_255_0_0_i_513_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.475 r  cpu/alu/mem_reg_0_255_0_0_i_447/CO[3]
                         net (fo=1, routed)           0.000   128.475    cpu/alu/mem_reg_0_255_0_0_i_447_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.589 r  cpu/alu/mem_reg_0_255_0_0_i_386/CO[3]
                         net (fo=1, routed)           0.000   128.589    cpu/alu/mem_reg_0_255_0_0_i_386_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.703 r  cpu/alu/mem_reg_0_255_0_0_i_330/CO[3]
                         net (fo=1, routed)           0.000   128.703    cpu/alu/mem_reg_0_255_0_0_i_330_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.817 r  cpu/alu/mem_reg_0_255_0_0_i_261/CO[3]
                         net (fo=1, routed)           0.000   128.817    cpu/alu/mem_reg_0_255_0_0_i_261_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.931 r  cpu/alu/mem_reg_0_255_0_0_i_162/CO[3]
                         net (fo=1, routed)           0.000   128.931    cpu/alu/mem_reg_0_255_0_0_i_162_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.088 r  cpu/alu/mem_reg_0_255_0_0_i_86/CO[1]
                         net (fo=36, routed)          1.712   130.800    cpu/alu/data4[4]
    SLICE_X24Y25         LUT3 (Prop_lut3_I0_O)        0.329   131.129 r  cpu/alu/mem_reg_0_255_0_0_i_734/O
                         net (fo=1, routed)           0.000   131.129    cpu/alu/mem_reg_0_255_0_0_i_734_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.679 r  cpu/alu/mem_reg_0_255_0_0_i_680/CO[3]
                         net (fo=1, routed)           0.000   131.679    cpu/alu/mem_reg_0_255_0_0_i_680_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.793 r  cpu/alu/mem_reg_0_255_0_0_i_604/CO[3]
                         net (fo=1, routed)           0.000   131.793    cpu/alu/mem_reg_0_255_0_0_i_604_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.907 r  cpu/alu/mem_reg_0_255_0_0_i_533/CO[3]
                         net (fo=1, routed)           0.000   131.907    cpu/alu/mem_reg_0_255_0_0_i_533_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.021 r  cpu/alu/mem_reg_0_255_0_0_i_467/CO[3]
                         net (fo=1, routed)           0.000   132.021    cpu/alu/mem_reg_0_255_0_0_i_467_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.135 r  cpu/alu/mem_reg_0_255_0_0_i_406/CO[3]
                         net (fo=1, routed)           0.000   132.135    cpu/alu/mem_reg_0_255_0_0_i_406_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.249 r  cpu/alu/mem_reg_0_255_0_0_i_346/CO[3]
                         net (fo=1, routed)           0.000   132.249    cpu/alu/mem_reg_0_255_0_0_i_346_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.363 r  cpu/alu/mem_reg_0_255_0_0_i_277/CO[3]
                         net (fo=1, routed)           0.000   132.363    cpu/alu/mem_reg_0_255_0_0_i_277_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.477 r  cpu/alu/mem_reg_0_255_0_0_i_177/CO[3]
                         net (fo=1, routed)           0.000   132.477    cpu/alu/mem_reg_0_255_0_0_i_177_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   132.634 r  cpu/alu/mem_reg_0_255_0_0_i_92/CO[1]
                         net (fo=36, routed)          2.415   135.049    cpu/alu/data4[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I0_O)        0.329   135.378 r  cpu/alu/mem_reg_0_255_0_0_i_735/O
                         net (fo=1, routed)           0.000   135.378    cpu/alu/mem_reg_0_255_0_0_i_735_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   135.779 r  cpu/alu/mem_reg_0_255_0_0_i_685/CO[3]
                         net (fo=1, routed)           0.009   135.788    cpu/alu/mem_reg_0_255_0_0_i_685_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.902 r  cpu/alu/mem_reg_0_255_0_0_i_609/CO[3]
                         net (fo=1, routed)           0.000   135.902    cpu/alu/mem_reg_0_255_0_0_i_609_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.016 r  cpu/alu/mem_reg_0_255_0_0_i_538/CO[3]
                         net (fo=1, routed)           0.000   136.016    cpu/alu/mem_reg_0_255_0_0_i_538_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.130 r  cpu/alu/mem_reg_0_255_0_0_i_472/CO[3]
                         net (fo=1, routed)           0.000   136.130    cpu/alu/mem_reg_0_255_0_0_i_472_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.244 r  cpu/alu/mem_reg_0_255_0_0_i_411/CO[3]
                         net (fo=1, routed)           0.000   136.244    cpu/alu/mem_reg_0_255_0_0_i_411_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.358 r  cpu/alu/mem_reg_0_255_0_0_i_351/CO[3]
                         net (fo=1, routed)           0.000   136.358    cpu/alu/mem_reg_0_255_0_0_i_351_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.472 r  cpu/alu/mem_reg_0_255_0_0_i_288/CO[3]
                         net (fo=1, routed)           0.000   136.472    cpu/alu/mem_reg_0_255_0_0_i_288_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.586 r  cpu/alu/mem_reg_0_255_0_0_i_183/CO[3]
                         net (fo=1, routed)           0.000   136.586    cpu/alu/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   136.743 r  cpu/alu/mem_reg_0_255_0_0_i_96/CO[1]
                         net (fo=36, routed)          2.061   138.804    cpu/alu/data4[2]
    SLICE_X23Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   139.589 r  cpu/alu/registers_reg[1][1]_i_50/CO[3]
                         net (fo=1, routed)           0.009   139.598    cpu/alu/registers_reg[1][1]_i_50_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.712 r  cpu/alu/registers_reg[1][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   139.712    cpu/alu/registers_reg[1][1]_i_45_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.826 r  cpu/alu/registers_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   139.826    cpu/alu/registers_reg[1][1]_i_40_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.940 r  cpu/alu/registers_reg[1][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   139.940    cpu/alu/registers_reg[1][1]_i_35_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.054 r  cpu/alu/registers_reg[1][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   140.054    cpu/alu/registers_reg[1][1]_i_30_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.168 r  cpu/alu/registers_reg[1][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   140.168    cpu/alu/registers_reg[1][1]_i_25_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.282 r  cpu/alu/registers_reg[1][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   140.282    cpu/alu/registers_reg[1][1]_i_18_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.396 r  cpu/alu/registers_reg[1][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   140.396    cpu/alu/registers_reg[1][1]_i_13_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   140.553 r  cpu/alu/registers_reg[1][1]_i_10/CO[1]
                         net (fo=36, routed)          2.432   142.984    cpu/alu/data4[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.329   143.313 r  cpu/alu/registers[1][0]_i_125/O
                         net (fo=1, routed)           0.000   143.313    cpu/alu/registers[1][0]_i_125_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.863 r  cpu/alu/registers_reg[1][0]_i_118/CO[3]
                         net (fo=1, routed)           0.009   143.872    cpu/alu/registers_reg[1][0]_i_118_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.986 r  cpu/alu/registers_reg[1][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   143.986    cpu/alu/registers_reg[1][0]_i_113_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.100 r  cpu/alu/registers_reg[1][0]_i_108/CO[3]
                         net (fo=1, routed)           0.000   144.100    cpu/alu/registers_reg[1][0]_i_108_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.214 r  cpu/alu/registers_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000   144.214    cpu/alu/registers_reg[1][0]_i_103_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.328 r  cpu/alu/registers_reg[1][0]_i_98/CO[3]
                         net (fo=1, routed)           0.000   144.328    cpu/alu/registers_reg[1][0]_i_98_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.442 r  cpu/alu/registers_reg[1][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000   144.442    cpu/alu/registers_reg[1][0]_i_79_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.556 r  cpu/alu/registers_reg[1][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   144.556    cpu/alu/registers_reg[1][0]_i_55_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.670 r  cpu/alu/registers_reg[1][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   144.670    cpu/alu/registers_reg[1][0]_i_34_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   144.941 r  cpu/alu/registers_reg[1][0]_i_13/CO[0]
                         net (fo=1, routed)           1.160   146.102    cpu/regfile/data4[0]
    SLICE_X17Y25         LUT6 (Prop_lut6_I5_O)        0.373   146.475 r  cpu/regfile/registers[1][0]_i_7/O
                         net (fo=1, routed)           0.840   147.314    cpu/register_PC/reg_data_reg[0]_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I3_O)        0.124   147.438 r  cpu/register_PC/registers[1][0]_i_3/O
                         net (fo=8, routed)           1.768   149.206    cpu/register_PC/ALURet[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.119   149.325 r  cpu/register_PC/registers[1][7]_i_4/O
                         net (fo=10, routed)          1.635   150.960    cpu/ram/registers_reg[30][3]
    SLICE_X43Y35         LUT4 (Prop_lut4_I1_O)        0.332   151.292 r  cpu/ram/SEG_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.915   152.208    cpu/register_PC/SEG_OBUF[6]_inst_i_11_2
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.124   152.332 f  cpu/register_PC/SEG_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           1.007   153.339    cpu/register_PC/SEG_OBUF[6]_inst_i_43_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.124   153.463 r  cpu/register_PC/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.759   154.222    cpu/register_PC/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I0_O)        0.124   154.346 r  cpu/register_PC/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.064   156.410    cpu/register_PC/LedSplitData[1]
    SLICE_X0Y51          LUT4 (Prop_lut4_I2_O)        0.152   156.562 r  cpu/register_PC/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.463   160.026    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695   163.721 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000   163.721    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        163.175ns  (logic 63.817ns (39.110%)  route 99.358ns (60.890%))
  Logic Levels:           332  (CARRY4=284 FDRE=1 LUT1=1 LUT2=2 LUT3=29 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[9]/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/register_PC/reg_data_reg[9]/Q
                         net (fo=201, routed)         4.717     5.173    cpu/register_PC/PC[7]
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.146     5.319 r  cpu/register_PC/reg_data[31]_i_86/O
                         net (fo=1, routed)           0.986     6.305    cpu/ROM_instruction/i_/reg_data_reg[31]_i_38_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.328     6.633 r  cpu/ROM_instruction/i_/reg_data[31]_i_67/O
                         net (fo=1, routed)           0.000     6.633    cpu/ROM_instruction/i_/reg_data[31]_i_67_n_0
    SLICE_X11Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     6.845 r  cpu/ROM_instruction/i_/reg_data_reg[31]_i_38/O
                         net (fo=5, routed)           0.344     7.189    cpu/register_PC/mem_reg_0_255_0_0_i_100_2
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.488 f  cpu/register_PC/reg_data[31]_i_18/O
                         net (fo=37, routed)          2.115     9.603    cpu/register_PC/reg_data[31]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.727 f  cpu/register_PC/reg_data[31]_i_7/O
                         net (fo=8, routed)           1.301    11.028    cpu/register_PC/ecall
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.149    11.177 r  cpu/register_PC/mem_reg_0_255_0_0_i_42/O
                         net (fo=128, routed)         5.275    16.451    cpu/regfile/R2_wire[2]
    SLICE_X49Y40         MUXF7 (Prop_muxf7_S_O)       0.504    16.955 f  cpu/regfile/mem_reg_0_255_18_18_i_2/O
                         net (fo=1, routed)           0.945    17.900    cpu/regfile/mem_reg_0_255_18_18_i_2_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.298    18.198 f  cpu/regfile/mem_reg_0_255_18_18_i_1/O
                         net (fo=19, routed)          2.279    20.477    cpu/register_PC/MDin[14]
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.124    20.601 f  cpu/register_PC/Result0__1_i_14/O
                         net (fo=43, routed)          3.190    23.791    cpu/alu/ALUB[18]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.915 r  cpu/alu/registers[1][31]_i_93/O
                         net (fo=1, routed)           0.000    23.915    cpu/alu/registers[1][31]_i_93_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.295 r  cpu/alu/registers_reg[1][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.295    cpu/alu/registers_reg[1][31]_i_78_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  cpu/alu/registers_reg[1][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.412    cpu/alu/registers_reg[1][31]_i_63_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  cpu/alu/registers_reg[1][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.529    cpu/alu/registers_reg[1][31]_i_44_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  cpu/alu/registers_reg[1][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.646    cpu/alu/registers_reg[1][31]_i_35_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.900 r  cpu/alu/registers_reg[1][31]_i_23/CO[0]
                         net (fo=36, routed)          1.558    26.458    cpu/alu/data4[31]
    SLICE_X13Y37         LUT3 (Prop_lut3_I0_O)        0.367    26.825 r  cpu/alu/registers[1][30]_i_58/O
                         net (fo=1, routed)           0.000    26.825    cpu/alu/registers[1][30]_i_58_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.375 r  cpu/alu/registers_reg[1][30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.375    cpu/alu/registers_reg[1][30]_i_51_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.489 r  cpu/alu/registers_reg[1][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.489    cpu/alu/registers_reg[1][30]_i_46_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  cpu/alu/registers_reg[1][30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    27.603    cpu/alu/registers_reg[1][30]_i_41_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.717 r  cpu/alu/registers_reg[1][30]_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.717    cpu/alu/registers_reg[1][30]_i_36_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.831 r  cpu/alu/registers_reg[1][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.831    cpu/alu/registers_reg[1][30]_i_31_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.945 r  cpu/alu/registers_reg[1][30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.945    cpu/alu/registers_reg[1][30]_i_26_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.059 r  cpu/alu/registers_reg[1][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.059    cpu/alu/registers_reg[1][30]_i_17_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  cpu/alu/registers_reg[1][30]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.173    cpu/alu/registers_reg[1][30]_i_11_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.330 r  cpu/alu/registers_reg[1][30]_i_8/CO[1]
                         net (fo=36, routed)          1.867    30.196    cpu/alu/data4[30]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.329    30.525 r  cpu/alu/registers[1][28]_i_97/O
                         net (fo=1, routed)           0.000    30.525    cpu/alu/registers[1][28]_i_97_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.058 r  cpu/alu/registers_reg[1][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    31.058    cpu/alu/registers_reg[1][28]_i_83_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.175 r  cpu/alu/registers_reg[1][28]_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.175    cpu/alu/registers_reg[1][28]_i_73_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.292 r  cpu/alu/registers_reg[1][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.292    cpu/alu/registers_reg[1][28]_i_63_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  cpu/alu/registers_reg[1][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.409    cpu/alu/registers_reg[1][28]_i_53_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  cpu/alu/registers_reg[1][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.526    cpu/alu/registers_reg[1][28]_i_43_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  cpu/alu/registers_reg[1][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.643    cpu/alu/registers_reg[1][28]_i_33_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  cpu/alu/registers_reg[1][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.760    cpu/alu/registers_reg[1][28]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  cpu/alu/registers_reg[1][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.877    cpu/alu/registers_reg[1][28]_i_12_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.034 r  cpu/alu/registers_reg[1][29]_i_10/CO[1]
                         net (fo=36, routed)          1.605    33.639    cpu/alu/data4[29]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    33.971 r  cpu/alu/registers[1][28]_i_94/O
                         net (fo=1, routed)           0.000    33.971    cpu/alu/registers[1][28]_i_94_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.521 r  cpu/alu/registers_reg[1][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.521    cpu/alu/registers_reg[1][28]_i_82_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.635 r  cpu/alu/registers_reg[1][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.635    cpu/alu/registers_reg[1][28]_i_72_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.749 r  cpu/alu/registers_reg[1][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.749    cpu/alu/registers_reg[1][28]_i_62_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.863 r  cpu/alu/registers_reg[1][28]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.863    cpu/alu/registers_reg[1][28]_i_52_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.977 r  cpu/alu/registers_reg[1][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.977    cpu/alu/registers_reg[1][28]_i_42_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.091 r  cpu/alu/registers_reg[1][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.091    cpu/alu/registers_reg[1][28]_i_32_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.205 r  cpu/alu/registers_reg[1][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.205    cpu/alu/registers_reg[1][28]_i_18_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.319 r  cpu/alu/registers_reg[1][28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.319    cpu/alu/registers_reg[1][28]_i_11_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.476 r  cpu/alu/registers_reg[1][28]_i_8/CO[1]
                         net (fo=36, routed)          2.250    37.727    cpu/alu/data4[28]
    SLICE_X16Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.056 r  cpu/alu/registers[1][27]_i_67/O
                         net (fo=1, routed)           0.000    38.056    cpu/alu/registers[1][27]_i_67_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.454 r  cpu/alu/registers_reg[1][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    38.454    cpu/alu/registers_reg[1][27]_i_61_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.568 r  cpu/alu/registers_reg[1][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    38.568    cpu/alu/registers_reg[1][27]_i_56_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.682 r  cpu/alu/registers_reg[1][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    38.682    cpu/alu/registers_reg[1][27]_i_51_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.796 r  cpu/alu/registers_reg[1][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    38.796    cpu/alu/registers_reg[1][27]_i_46_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.910 r  cpu/alu/registers_reg[1][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.910    cpu/alu/registers_reg[1][27]_i_41_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.024 r  cpu/alu/registers_reg[1][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.024    cpu/alu/registers_reg[1][27]_i_36_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.138 r  cpu/alu/registers_reg[1][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.138    cpu/alu/registers_reg[1][27]_i_27_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.252 r  cpu/alu/registers_reg[1][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.252    cpu/alu/registers_reg[1][27]_i_21_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.409 r  cpu/alu/registers_reg[1][27]_i_10/CO[1]
                         net (fo=36, routed)          1.912    41.320    cpu/alu/data4[27]
    SLICE_X17Y36         LUT3 (Prop_lut3_I0_O)        0.329    41.649 r  cpu/alu/registers[1][26]_i_60/O
                         net (fo=1, routed)           0.000    41.649    cpu/alu/registers[1][26]_i_60_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.199 r  cpu/alu/registers_reg[1][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.199    cpu/alu/registers_reg[1][26]_i_53_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.313 r  cpu/alu/registers_reg[1][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.313    cpu/alu/registers_reg[1][26]_i_48_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.427 r  cpu/alu/registers_reg[1][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.427    cpu/alu/registers_reg[1][26]_i_43_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.541 r  cpu/alu/registers_reg[1][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    42.541    cpu/alu/registers_reg[1][26]_i_38_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.655 r  cpu/alu/registers_reg[1][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.655    cpu/alu/registers_reg[1][26]_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.769 r  cpu/alu/registers_reg[1][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.769    cpu/alu/registers_reg[1][26]_i_25_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.883 r  cpu/alu/registers_reg[1][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.883    cpu/alu/registers_reg[1][26]_i_17_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.997 r  cpu/alu/registers_reg[1][26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.997    cpu/alu/registers_reg[1][26]_i_11_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.154 r  cpu/alu/registers_reg[1][26]_i_8/CO[1]
                         net (fo=36, routed)          2.046    45.201    cpu/alu/data4[26]
    SLICE_X19Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.530 r  cpu/alu/registers[1][25]_i_58/O
                         net (fo=1, routed)           0.000    45.530    cpu/alu/registers[1][25]_i_58_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.931 r  cpu/alu/registers_reg[1][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    45.931    cpu/alu/registers_reg[1][25]_i_53_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  cpu/alu/registers_reg[1][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.045    cpu/alu/registers_reg[1][25]_i_48_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.159 r  cpu/alu/registers_reg[1][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.159    cpu/alu/registers_reg[1][25]_i_43_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.273 r  cpu/alu/registers_reg[1][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.273    cpu/alu/registers_reg[1][25]_i_38_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  cpu/alu/registers_reg[1][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.387    cpu/alu/registers_reg[1][25]_i_33_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  cpu/alu/registers_reg[1][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.501    cpu/alu/registers_reg[1][25]_i_25_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.615 r  cpu/alu/registers_reg[1][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.615    cpu/alu/registers_reg[1][25]_i_17_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.729 r  cpu/alu/registers_reg[1][25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.729    cpu/alu/registers_reg[1][25]_i_11_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.886 r  cpu/alu/registers_reg[1][25]_i_8/CO[1]
                         net (fo=36, routed)          2.267    49.153    cpu/alu/data4[25]
    SLICE_X21Y37         LUT3 (Prop_lut3_I0_O)        0.329    49.482 r  cpu/alu/registers[1][24]_i_54/O
                         net (fo=1, routed)           0.000    49.482    cpu/alu/registers[1][24]_i_54_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.032 r  cpu/alu/registers_reg[1][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.032    cpu/alu/registers_reg[1][24]_i_47_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.146 r  cpu/alu/registers_reg[1][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.146    cpu/alu/registers_reg[1][24]_i_42_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.260 r  cpu/alu/registers_reg[1][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.260    cpu/alu/registers_reg[1][24]_i_37_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  cpu/alu/registers_reg[1][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.374    cpu/alu/registers_reg[1][24]_i_32_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  cpu/alu/registers_reg[1][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.488    cpu/alu/registers_reg[1][24]_i_27_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  cpu/alu/registers_reg[1][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.602    cpu/alu/registers_reg[1][24]_i_22_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  cpu/alu/registers_reg[1][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.716    cpu/alu/registers_reg[1][24]_i_17_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  cpu/alu/registers_reg[1][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.830    cpu/alu/registers_reg[1][24]_i_11_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.987 r  cpu/alu/registers_reg[1][24]_i_8/CO[1]
                         net (fo=36, routed)          2.240    53.228    cpu/alu/data4[24]
    SLICE_X23Y37         LUT3 (Prop_lut3_I0_O)        0.329    53.557 r  cpu/alu/registers[1][23]_i_67/O
                         net (fo=1, routed)           0.000    53.557    cpu/alu/registers[1][23]_i_67_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.958 r  cpu/alu/registers_reg[1][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.958    cpu/alu/registers_reg[1][23]_i_62_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.072 r  cpu/alu/registers_reg[1][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    54.072    cpu/alu/registers_reg[1][23]_i_57_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.186 r  cpu/alu/registers_reg[1][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    54.186    cpu/alu/registers_reg[1][23]_i_52_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  cpu/alu/registers_reg[1][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.300    cpu/alu/registers_reg[1][23]_i_47_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  cpu/alu/registers_reg[1][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.414    cpu/alu/registers_reg[1][23]_i_42_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  cpu/alu/registers_reg[1][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.528    cpu/alu/registers_reg[1][23]_i_37_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  cpu/alu/registers_reg[1][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.642    cpu/alu/registers_reg[1][23]_i_28_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  cpu/alu/registers_reg[1][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.756    cpu/alu/registers_reg[1][23]_i_21_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.913 r  cpu/alu/registers_reg[1][23]_i_10/CO[1]
                         net (fo=36, routed)          1.945    56.858    cpu/alu/data4[23]
    SLICE_X24Y38         LUT3 (Prop_lut3_I0_O)        0.329    57.187 r  cpu/alu/registers[1][22]_i_54/O
                         net (fo=1, routed)           0.000    57.187    cpu/alu/registers[1][22]_i_54_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.585 r  cpu/alu/registers_reg[1][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.585    cpu/alu/registers_reg[1][22]_i_48_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.699 r  cpu/alu/registers_reg[1][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    57.699    cpu/alu/registers_reg[1][22]_i_43_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.813 r  cpu/alu/registers_reg[1][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.813    cpu/alu/registers_reg[1][22]_i_38_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.927 r  cpu/alu/registers_reg[1][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.927    cpu/alu/registers_reg[1][22]_i_33_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.041 r  cpu/alu/registers_reg[1][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.041    cpu/alu/registers_reg[1][22]_i_28_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.155 r  cpu/alu/registers_reg[1][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.155    cpu/alu/registers_reg[1][22]_i_23_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.269 r  cpu/alu/registers_reg[1][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    58.269    cpu/alu/registers_reg[1][22]_i_17_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.383 r  cpu/alu/registers_reg[1][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    58.383    cpu/alu/registers_reg[1][22]_i_11_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.540 r  cpu/alu/registers_reg[1][22]_i_8/CO[1]
                         net (fo=36, routed)          2.244    60.783    cpu/alu/data4[22]
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.329    61.112 r  cpu/alu/registers[1][21]_i_53/O
                         net (fo=1, routed)           0.000    61.112    cpu/alu/registers[1][21]_i_53_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.513 r  cpu/alu/registers_reg[1][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.513    cpu/alu/registers_reg[1][21]_i_48_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.627 r  cpu/alu/registers_reg[1][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.627    cpu/alu/registers_reg[1][21]_i_43_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.741 r  cpu/alu/registers_reg[1][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.741    cpu/alu/registers_reg[1][21]_i_38_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.855 r  cpu/alu/registers_reg[1][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.855    cpu/alu/registers_reg[1][21]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.969 r  cpu/alu/registers_reg[1][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.969    cpu/alu/registers_reg[1][21]_i_28_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.083 r  cpu/alu/registers_reg[1][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.083    cpu/alu/registers_reg[1][21]_i_23_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.197 r  cpu/alu/registers_reg[1][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.197    cpu/alu/registers_reg[1][21]_i_17_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.311 r  cpu/alu/registers_reg[1][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    62.311    cpu/alu/registers_reg[1][21]_i_11_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.468 r  cpu/alu/registers_reg[1][21]_i_8/CO[1]
                         net (fo=36, routed)          2.154    64.623    cpu/alu/data4[21]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.408 r  cpu/alu/registers_reg[1][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.408    cpu/alu/registers_reg[1][20]_i_49_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  cpu/alu/registers_reg[1][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.522    cpu/alu/registers_reg[1][20]_i_44_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  cpu/alu/registers_reg[1][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.636    cpu/alu/registers_reg[1][20]_i_39_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  cpu/alu/registers_reg[1][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.750    cpu/alu/registers_reg[1][20]_i_34_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.864 r  cpu/alu/registers_reg[1][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.864    cpu/alu/registers_reg[1][20]_i_29_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.978 r  cpu/alu/registers_reg[1][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.978    cpu/alu/registers_reg[1][20]_i_24_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.092 r  cpu/alu/registers_reg[1][20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.092    cpu/alu/registers_reg[1][20]_i_17_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.206 r  cpu/alu/registers_reg[1][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.206    cpu/alu/registers_reg[1][20]_i_11_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.363 r  cpu/alu/registers_reg[1][20]_i_8/CO[1]
                         net (fo=36, routed)          2.053    68.415    cpu/alu/data4[20]
    SLICE_X33Y37         LUT3 (Prop_lut3_I0_O)        0.329    68.744 r  cpu/alu/registers[1][19]_i_69/O
                         net (fo=1, routed)           0.000    68.744    cpu/alu/registers[1][19]_i_69_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.142 r  cpu/alu/registers_reg[1][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    69.142    cpu/alu/registers_reg[1][19]_i_63_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.256 r  cpu/alu/registers_reg[1][19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.256    cpu/alu/registers_reg[1][19]_i_58_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.370 r  cpu/alu/registers_reg[1][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.370    cpu/alu/registers_reg[1][19]_i_53_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.484 r  cpu/alu/registers_reg[1][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.484    cpu/alu/registers_reg[1][19]_i_48_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.598 r  cpu/alu/registers_reg[1][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.598    cpu/alu/registers_reg[1][19]_i_43_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.712 r  cpu/alu/registers_reg[1][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.712    cpu/alu/registers_reg[1][19]_i_38_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.826 r  cpu/alu/registers_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.826    cpu/alu/registers_reg[1][19]_i_28_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.940 r  cpu/alu/registers_reg[1][19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.940    cpu/alu/registers_reg[1][19]_i_21_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.097 r  cpu/alu/registers_reg[1][19]_i_10/CO[1]
                         net (fo=36, routed)          2.402    72.499    cpu/alu/data4[19]
    SLICE_X28Y37         LUT3 (Prop_lut3_I0_O)        0.329    72.828 r  cpu/alu/registers[1][18]_i_54/O
                         net (fo=1, routed)           0.000    72.828    cpu/alu/registers[1][18]_i_54_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.378 r  cpu/alu/registers_reg[1][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.378    cpu/alu/registers_reg[1][18]_i_47_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  cpu/alu/registers_reg[1][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.492    cpu/alu/registers_reg[1][18]_i_42_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  cpu/alu/registers_reg[1][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    73.606    cpu/alu/registers_reg[1][18]_i_37_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  cpu/alu/registers_reg[1][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.720    cpu/alu/registers_reg[1][18]_i_32_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.834 r  cpu/alu/registers_reg[1][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.834    cpu/alu/registers_reg[1][18]_i_27_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.948 r  cpu/alu/registers_reg[1][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.948    cpu/alu/registers_reg[1][18]_i_22_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.062 r  cpu/alu/registers_reg[1][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.062    cpu/alu/registers_reg[1][18]_i_17_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.176 r  cpu/alu/registers_reg[1][18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.176    cpu/alu/registers_reg[1][18]_i_11_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.333 r  cpu/alu/registers_reg[1][18]_i_8/CO[1]
                         net (fo=36, routed)          2.002    76.335    cpu/alu/data4[18]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.329    76.664 r  cpu/alu/mem_reg_0_255_0_0_i_716/O
                         net (fo=1, routed)           0.000    76.664    cpu/alu/mem_reg_0_255_0_0_i_716_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.214 r  cpu/alu/mem_reg_0_255_0_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    77.214    cpu/alu/mem_reg_0_255_0_0_i_650_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.328 r  cpu/alu/registers_reg[1][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.328    cpu/alu/registers_reg[1][17]_i_42_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.442 r  cpu/alu/registers_reg[1][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.442    cpu/alu/registers_reg[1][17]_i_37_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.556 r  cpu/alu/registers_reg[1][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.556    cpu/alu/registers_reg[1][17]_i_32_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.670 r  cpu/alu/registers_reg[1][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.670    cpu/alu/registers_reg[1][17]_i_27_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.784 r  cpu/alu/registers_reg[1][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.784    cpu/alu/registers_reg[1][17]_i_22_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.898 r  cpu/alu/registers_reg[1][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.898    cpu/alu/registers_reg[1][17]_i_17_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.012 r  cpu/alu/registers_reg[1][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    78.012    cpu/alu/registers_reg[1][17]_i_11_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.169 r  cpu/alu/registers_reg[1][17]_i_8/CO[1]
                         net (fo=36, routed)          2.266    80.435    cpu/alu/data4[17]
    SLICE_X31Y35         LUT3 (Prop_lut3_I0_O)        0.329    80.764 r  cpu/alu/mem_reg_0_255_0_0_i_711/O
                         net (fo=1, routed)           0.000    80.764    cpu/alu/mem_reg_0_255_0_0_i_711_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.165 r  cpu/alu/mem_reg_0_255_0_0_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.165    cpu/alu/mem_reg_0_255_0_0_i_645_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.279 r  cpu/alu/mem_reg_0_255_0_0_i_574/CO[3]
                         net (fo=1, routed)           0.000    81.279    cpu/alu/mem_reg_0_255_0_0_i_574_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.393 r  cpu/alu/registers_reg[1][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.393    cpu/alu/registers_reg[1][16]_i_37_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.507 r  cpu/alu/registers_reg[1][16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg[1][16]_i_32_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.621 r  cpu/alu/registers_reg[1][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.621    cpu/alu/registers_reg[1][16]_i_27_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.735 r  cpu/alu/registers_reg[1][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.735    cpu/alu/registers_reg[1][16]_i_22_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.849 r  cpu/alu/registers_reg[1][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.849    cpu/alu/registers_reg[1][16]_i_17_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.963 r  cpu/alu/registers_reg[1][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    81.963    cpu/alu/registers_reg[1][16]_i_11_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.120 r  cpu/alu/registers_reg[1][16]_i_8/CO[1]
                         net (fo=36, routed)          1.995    84.116    cpu/alu/data4[16]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.329    84.445 r  cpu/alu/mem_reg_0_255_0_0_i_710/O
                         net (fo=1, routed)           0.000    84.445    cpu/alu/mem_reg_0_255_0_0_i_710_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.995 r  cpu/alu/mem_reg_0_255_0_0_i_640/CO[3]
                         net (fo=1, routed)           0.000    84.995    cpu/alu/mem_reg_0_255_0_0_i_640_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  cpu/alu/mem_reg_0_255_0_0_i_569/CO[3]
                         net (fo=1, routed)           0.000    85.109    cpu/alu/mem_reg_0_255_0_0_i_569_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  cpu/alu/mem_reg_0_255_0_0_i_503/CO[3]
                         net (fo=1, routed)           0.000    85.223    cpu/alu/mem_reg_0_255_0_0_i_503_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  cpu/alu/registers_reg[1][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    85.337    cpu/alu/registers_reg[1][15]_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  cpu/alu/registers_reg[1][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.451    cpu/alu/registers_reg[1][15]_i_37_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  cpu/alu/registers_reg[1][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    85.565    cpu/alu/registers_reg[1][15]_i_32_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  cpu/alu/registers_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.679    cpu/alu/registers_reg[1][15]_i_27_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.793 r  cpu/alu/registers_reg[1][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.793    cpu/alu/registers_reg[1][15]_i_21_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.950 r  cpu/alu/registers_reg[1][15]_i_10/CO[1]
                         net (fo=36, routed)          2.104    88.053    cpu/alu/data4[15]
    SLICE_X36Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.838 r  cpu/alu/mem_reg_0_255_0_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    88.838    cpu/alu/mem_reg_0_255_0_0_i_635_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.952 r  cpu/alu/mem_reg_0_255_0_0_i_564/CO[3]
                         net (fo=1, routed)           0.000    88.952    cpu/alu/mem_reg_0_255_0_0_i_564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.066 r  cpu/alu/mem_reg_0_255_0_0_i_498/CO[3]
                         net (fo=1, routed)           0.000    89.066    cpu/alu/mem_reg_0_255_0_0_i_498_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.180 r  cpu/alu/mem_reg_0_255_0_0_i_437/CO[3]
                         net (fo=1, routed)           0.000    89.180    cpu/alu/mem_reg_0_255_0_0_i_437_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.294 r  cpu/alu/registers_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    89.294    cpu/alu/registers_reg[1][14]_i_27_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.408 r  cpu/alu/registers_reg[1][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.408    cpu/alu/registers_reg[1][14]_i_22_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.522 r  cpu/alu/registers_reg[1][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.522    cpu/alu/registers_reg[1][14]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.636 r  cpu/alu/registers_reg[1][14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.636    cpu/alu/registers_reg[1][14]_i_11_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.793 r  cpu/alu/registers_reg[1][14]_i_8/CO[1]
                         net (fo=36, routed)          2.123    91.916    cpu/alu/data4[14]
    SLICE_X30Y30         LUT3 (Prop_lut3_I0_O)        0.329    92.245 r  cpu/alu/mem_reg_0_255_0_0_i_704/O
                         net (fo=1, routed)           0.000    92.245    cpu/alu/mem_reg_0_255_0_0_i_704_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.778 r  cpu/alu/mem_reg_0_255_0_0_i_630/CO[3]
                         net (fo=1, routed)           0.000    92.778    cpu/alu/mem_reg_0_255_0_0_i_630_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  cpu/alu/mem_reg_0_255_0_0_i_559/CO[3]
                         net (fo=1, routed)           0.000    92.895    cpu/alu/mem_reg_0_255_0_0_i_559_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  cpu/alu/mem_reg_0_255_0_0_i_493/CO[3]
                         net (fo=1, routed)           0.000    93.012    cpu/alu/mem_reg_0_255_0_0_i_493_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  cpu/alu/mem_reg_0_255_0_0_i_432/CO[3]
                         net (fo=1, routed)           0.000    93.129    cpu/alu/mem_reg_0_255_0_0_i_432_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  cpu/alu/mem_reg_0_255_0_0_i_372/CO[3]
                         net (fo=1, routed)           0.000    93.246    cpu/alu/mem_reg_0_255_0_0_i_372_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.363 r  cpu/alu/registers_reg[1][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.363    cpu/alu/registers_reg[1][13]_i_22_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.480 r  cpu/alu/registers_reg[1][13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.480    cpu/alu/registers_reg[1][13]_i_17_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.597 r  cpu/alu/registers_reg[1][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.597    cpu/alu/registers_reg[1][13]_i_11_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.754 r  cpu/alu/registers_reg[1][13]_i_8/CO[1]
                         net (fo=36, routed)          2.008    95.762    cpu/alu/data4[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.332    96.094 r  cpu/alu/mem_reg_0_255_0_0_i_701/O
                         net (fo=1, routed)           0.000    96.094    cpu/alu/mem_reg_0_255_0_0_i_701_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.644 r  cpu/alu/mem_reg_0_255_0_0_i_625/CO[3]
                         net (fo=1, routed)           0.000    96.644    cpu/alu/mem_reg_0_255_0_0_i_625_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.758 r  cpu/alu/mem_reg_0_255_0_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.758    cpu/alu/mem_reg_0_255_0_0_i_554_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.872 r  cpu/alu/mem_reg_0_255_0_0_i_488/CO[3]
                         net (fo=1, routed)           0.000    96.872    cpu/alu/mem_reg_0_255_0_0_i_488_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.986 r  cpu/alu/mem_reg_0_255_0_0_i_427/CO[3]
                         net (fo=1, routed)           0.000    96.986    cpu/alu/mem_reg_0_255_0_0_i_427_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.100 r  cpu/alu/mem_reg_0_255_0_0_i_367/CO[3]
                         net (fo=1, routed)           0.000    97.100    cpu/alu/mem_reg_0_255_0_0_i_367_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.214 r  cpu/alu/mem_reg_0_255_0_0_i_309/CO[3]
                         net (fo=1, routed)           0.000    97.214    cpu/alu/mem_reg_0_255_0_0_i_309_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.328 r  cpu/alu/registers_reg[1][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.328    cpu/alu/registers_reg[1][12]_i_17_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.442 r  cpu/alu/registers_reg[1][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.442    cpu/alu/registers_reg[1][12]_i_11_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.599 r  cpu/alu/registers_reg[1][12]_i_8/CO[1]
                         net (fo=36, routed)          2.562   100.161    cpu/alu/data4[12]
    SLICE_X33Y28         LUT3 (Prop_lut3_I0_O)        0.329   100.490 r  cpu/alu/mem_reg_0_255_0_0_i_697/O
                         net (fo=1, routed)           0.000   100.490    cpu/alu/mem_reg_0_255_0_0_i_697_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   100.888 r  cpu/alu/mem_reg_0_255_0_0_i_620/CO[3]
                         net (fo=1, routed)           0.000   100.888    cpu/alu/mem_reg_0_255_0_0_i_620_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.002 r  cpu/alu/mem_reg_0_255_0_0_i_549/CO[3]
                         net (fo=1, routed)           0.000   101.002    cpu/alu/mem_reg_0_255_0_0_i_549_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.116 r  cpu/alu/mem_reg_0_255_0_0_i_483/CO[3]
                         net (fo=1, routed)           0.000   101.116    cpu/alu/mem_reg_0_255_0_0_i_483_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.230 r  cpu/alu/mem_reg_0_255_0_0_i_422/CO[3]
                         net (fo=1, routed)           0.000   101.230    cpu/alu/mem_reg_0_255_0_0_i_422_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.344 r  cpu/alu/mem_reg_0_255_0_0_i_362/CO[3]
                         net (fo=1, routed)           0.000   101.344    cpu/alu/mem_reg_0_255_0_0_i_362_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.458 r  cpu/alu/mem_reg_0_255_0_0_i_300/CO[3]
                         net (fo=1, routed)           0.000   101.458    cpu/alu/mem_reg_0_255_0_0_i_300_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.572 r  cpu/alu/mem_reg_0_255_0_0_i_212/CO[3]
                         net (fo=1, routed)           0.000   101.572    cpu/alu/mem_reg_0_255_0_0_i_212_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.686 r  cpu/alu/mem_reg_0_255_0_0_i_209/CO[3]
                         net (fo=1, routed)           0.000   101.686    cpu/alu/mem_reg_0_255_0_0_i_209_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.843 r  cpu/alu/registers_reg[1][11]_i_10/CO[1]
                         net (fo=36, routed)          2.513   104.356    cpu/alu/data4[11]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.329   104.685 r  cpu/alu/mem_reg_0_255_0_0_i_695/O
                         net (fo=1, routed)           0.000   104.685    cpu/alu/mem_reg_0_255_0_0_i_695_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.235 r  cpu/alu/mem_reg_0_255_0_0_i_615/CO[3]
                         net (fo=1, routed)           0.000   105.235    cpu/alu/mem_reg_0_255_0_0_i_615_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.349 r  cpu/alu/mem_reg_0_255_0_0_i_544/CO[3]
                         net (fo=1, routed)           0.000   105.349    cpu/alu/mem_reg_0_255_0_0_i_544_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.463 r  cpu/alu/mem_reg_0_255_0_0_i_478/CO[3]
                         net (fo=1, routed)           0.000   105.463    cpu/alu/mem_reg_0_255_0_0_i_478_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.577 r  cpu/alu/mem_reg_0_255_0_0_i_417/CO[3]
                         net (fo=1, routed)           0.000   105.577    cpu/alu/mem_reg_0_255_0_0_i_417_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.691 r  cpu/alu/mem_reg_0_255_0_0_i_357/CO[3]
                         net (fo=1, routed)           0.000   105.691    cpu/alu/mem_reg_0_255_0_0_i_357_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.805 r  cpu/alu/mem_reg_0_255_0_0_i_295/CO[3]
                         net (fo=1, routed)           0.000   105.805    cpu/alu/mem_reg_0_255_0_0_i_295_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.919 r  cpu/alu/mem_reg_0_255_0_0_i_204/CO[3]
                         net (fo=1, routed)           0.000   105.919    cpu/alu/mem_reg_0_255_0_0_i_204_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.033 r  cpu/alu/mem_reg_0_255_0_0_i_122/CO[3]
                         net (fo=1, routed)           0.000   106.033    cpu/alu/mem_reg_0_255_0_0_i_122_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.190 r  cpu/alu/mem_reg_0_255_0_0_i_121/CO[1]
                         net (fo=36, routed)          1.768   107.958    cpu/alu/data4[10]
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.329   108.287 r  cpu/alu/mem_reg_0_255_0_0_i_692/O
                         net (fo=1, routed)           0.000   108.287    cpu/alu/mem_reg_0_255_0_0_i_692_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.837 r  cpu/alu/mem_reg_0_255_0_0_i_614/CO[3]
                         net (fo=1, routed)           0.000   108.837    cpu/alu/mem_reg_0_255_0_0_i_614_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.951 r  cpu/alu/mem_reg_0_255_0_0_i_543/CO[3]
                         net (fo=1, routed)           0.000   108.951    cpu/alu/mem_reg_0_255_0_0_i_543_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.065 r  cpu/alu/mem_reg_0_255_0_0_i_477/CO[3]
                         net (fo=1, routed)           0.000   109.065    cpu/alu/mem_reg_0_255_0_0_i_477_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.179 r  cpu/alu/mem_reg_0_255_0_0_i_416/CO[3]
                         net (fo=1, routed)           0.000   109.179    cpu/alu/mem_reg_0_255_0_0_i_416_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.293 r  cpu/alu/mem_reg_0_255_0_0_i_356/CO[3]
                         net (fo=1, routed)           0.000   109.293    cpu/alu/mem_reg_0_255_0_0_i_356_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.407 r  cpu/alu/mem_reg_0_255_0_0_i_294/CO[3]
                         net (fo=1, routed)           0.000   109.407    cpu/alu/mem_reg_0_255_0_0_i_294_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.521 r  cpu/alu/mem_reg_0_255_0_0_i_203/CO[3]
                         net (fo=1, routed)           0.000   109.521    cpu/alu/mem_reg_0_255_0_0_i_203_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.635 r  cpu/alu/mem_reg_0_255_0_0_i_120/CO[3]
                         net (fo=1, routed)           0.000   109.635    cpu/alu/mem_reg_0_255_0_0_i_120_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.792 r  cpu/alu/mem_reg_0_255_0_0_i_64/CO[1]
                         net (fo=36, routed)          2.254   112.046    cpu/alu/data4[9]
    SLICE_X27Y28         LUT3 (Prop_lut3_I0_O)        0.329   112.375 r  cpu/alu/mem_reg_0_255_0_0_i_717/O
                         net (fo=1, routed)           0.000   112.375    cpu/alu/mem_reg_0_255_0_0_i_717_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.776 r  cpu/alu/mem_reg_0_255_0_0_i_655/CO[3]
                         net (fo=1, routed)           0.000   112.776    cpu/alu/mem_reg_0_255_0_0_i_655_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.890 r  cpu/alu/mem_reg_0_255_0_0_i_579/CO[3]
                         net (fo=1, routed)           0.000   112.890    cpu/alu/mem_reg_0_255_0_0_i_579_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.004 r  cpu/alu/mem_reg_0_255_0_0_i_508/CO[3]
                         net (fo=1, routed)           0.000   113.004    cpu/alu/mem_reg_0_255_0_0_i_508_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.118 r  cpu/alu/mem_reg_0_255_0_0_i_442/CO[3]
                         net (fo=1, routed)           0.000   113.118    cpu/alu/mem_reg_0_255_0_0_i_442_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.232 r  cpu/alu/mem_reg_0_255_0_0_i_377/CO[3]
                         net (fo=1, routed)           0.000   113.232    cpu/alu/mem_reg_0_255_0_0_i_377_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.346 r  cpu/alu/mem_reg_0_255_0_0_i_316/CO[3]
                         net (fo=1, routed)           0.000   113.346    cpu/alu/mem_reg_0_255_0_0_i_316_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  cpu/alu/mem_reg_0_255_0_0_i_227/CO[3]
                         net (fo=1, routed)           0.000   113.460    cpu/alu/mem_reg_0_255_0_0_i_227_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  cpu/alu/mem_reg_0_255_0_0_i_134/CO[3]
                         net (fo=1, routed)           0.000   113.574    cpu/alu/mem_reg_0_255_0_0_i_134_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.731 r  cpu/alu/mem_reg_0_255_0_0_i_70/CO[1]
                         net (fo=36, routed)          2.086   115.817    cpu/alu/data4[8]
    SLICE_X26Y28         LUT3 (Prop_lut3_I0_O)        0.329   116.146 r  cpu/alu/mem_reg_0_255_0_0_i_731/O
                         net (fo=1, routed)           0.000   116.146    cpu/alu/mem_reg_0_255_0_0_i_731_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.696 r  cpu/alu/mem_reg_0_255_0_0_i_671/CO[3]
                         net (fo=1, routed)           0.000   116.696    cpu/alu/mem_reg_0_255_0_0_i_671_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.810 r  cpu/alu/mem_reg_0_255_0_0_i_595/CO[3]
                         net (fo=1, routed)           0.000   116.810    cpu/alu/mem_reg_0_255_0_0_i_595_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.924 r  cpu/alu/mem_reg_0_255_0_0_i_524/CO[3]
                         net (fo=1, routed)           0.000   116.924    cpu/alu/mem_reg_0_255_0_0_i_524_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.038 r  cpu/alu/mem_reg_0_255_0_0_i_458/CO[3]
                         net (fo=1, routed)           0.000   117.038    cpu/alu/mem_reg_0_255_0_0_i_458_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.152 r  cpu/alu/mem_reg_0_255_0_0_i_397/CO[3]
                         net (fo=1, routed)           0.000   117.152    cpu/alu/mem_reg_0_255_0_0_i_397_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.266 r  cpu/alu/mem_reg_0_255_0_0_i_341/CO[3]
                         net (fo=1, routed)           0.000   117.266    cpu/alu/mem_reg_0_255_0_0_i_341_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.380 r  cpu/alu/mem_reg_0_255_0_0_i_321/CO[3]
                         net (fo=1, routed)           0.000   117.380    cpu/alu/mem_reg_0_255_0_0_i_321_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.494 r  cpu/alu/mem_reg_0_255_0_0_i_237/CO[3]
                         net (fo=1, routed)           0.000   117.494    cpu/alu/mem_reg_0_255_0_0_i_237_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.651 r  cpu/alu/mem_reg_0_255_0_0_i_141/CO[1]
                         net (fo=36, routed)          2.571   120.222    cpu/alu/data4[7]
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.329   120.551 r  cpu/alu/mem_reg_0_255_0_0_i_726/O
                         net (fo=1, routed)           0.000   120.551    cpu/alu/mem_reg_0_255_0_0_i_726_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.952 r  cpu/alu/mem_reg_0_255_0_0_i_666/CO[3]
                         net (fo=1, routed)           0.000   120.952    cpu/alu/mem_reg_0_255_0_0_i_666_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.066 r  cpu/alu/mem_reg_0_255_0_0_i_590/CO[3]
                         net (fo=1, routed)           0.000   121.066    cpu/alu/mem_reg_0_255_0_0_i_590_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.180 r  cpu/alu/mem_reg_0_255_0_0_i_519/CO[3]
                         net (fo=1, routed)           0.000   121.180    cpu/alu/mem_reg_0_255_0_0_i_519_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.294 r  cpu/alu/mem_reg_0_255_0_0_i_453/CO[3]
                         net (fo=1, routed)           0.000   121.294    cpu/alu/mem_reg_0_255_0_0_i_453_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.408 r  cpu/alu/mem_reg_0_255_0_0_i_392/CO[3]
                         net (fo=1, routed)           0.000   121.408    cpu/alu/mem_reg_0_255_0_0_i_392_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.522 r  cpu/alu/mem_reg_0_255_0_0_i_336/CO[3]
                         net (fo=1, routed)           0.000   121.522    cpu/alu/mem_reg_0_255_0_0_i_336_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.636 r  cpu/alu/mem_reg_0_255_0_0_i_267/CO[3]
                         net (fo=1, routed)           0.000   121.636    cpu/alu/mem_reg_0_255_0_0_i_267_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.750 r  cpu/alu/mem_reg_0_255_0_0_i_244/CO[3]
                         net (fo=1, routed)           0.000   121.750    cpu/alu/mem_reg_0_255_0_0_i_244_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.907 r  cpu/alu/mem_reg_0_255_0_0_i_150/CO[1]
                         net (fo=36, routed)          1.954   123.861    cpu/alu/data4[6]
    SLICE_X20Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.190 r  cpu/alu/mem_reg_0_255_0_0_i_725/O
                         net (fo=1, routed)           0.000   124.190    cpu/alu/mem_reg_0_255_0_0_i_725_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.740 r  cpu/alu/mem_reg_0_255_0_0_i_661/CO[3]
                         net (fo=1, routed)           0.000   124.740    cpu/alu/mem_reg_0_255_0_0_i_661_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.854 r  cpu/alu/mem_reg_0_255_0_0_i_585/CO[3]
                         net (fo=1, routed)           0.000   124.854    cpu/alu/mem_reg_0_255_0_0_i_585_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.968 r  cpu/alu/mem_reg_0_255_0_0_i_514/CO[3]
                         net (fo=1, routed)           0.000   124.968    cpu/alu/mem_reg_0_255_0_0_i_514_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.082 r  cpu/alu/mem_reg_0_255_0_0_i_448/CO[3]
                         net (fo=1, routed)           0.000   125.082    cpu/alu/mem_reg_0_255_0_0_i_448_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.196 r  cpu/alu/mem_reg_0_255_0_0_i_387/CO[3]
                         net (fo=1, routed)           0.000   125.196    cpu/alu/mem_reg_0_255_0_0_i_387_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.310 r  cpu/alu/mem_reg_0_255_0_0_i_331/CO[3]
                         net (fo=1, routed)           0.000   125.310    cpu/alu/mem_reg_0_255_0_0_i_331_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.424 r  cpu/alu/mem_reg_0_255_0_0_i_262/CO[3]
                         net (fo=1, routed)           0.000   125.424    cpu/alu/mem_reg_0_255_0_0_i_262_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.538 r  cpu/alu/mem_reg_0_255_0_0_i_163/CO[3]
                         net (fo=1, routed)           0.000   125.538    cpu/alu/mem_reg_0_255_0_0_i_163_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.695 r  cpu/alu/mem_reg_0_255_0_0_i_154/CO[1]
                         net (fo=36, routed)          1.559   127.254    cpu/alu/data4[5]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.329   127.583 r  cpu/alu/mem_reg_0_255_0_0_i_722/O
                         net (fo=1, routed)           0.000   127.583    cpu/alu/mem_reg_0_255_0_0_i_722_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.133 r  cpu/alu/mem_reg_0_255_0_0_i_660/CO[3]
                         net (fo=1, routed)           0.000   128.133    cpu/alu/mem_reg_0_255_0_0_i_660_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.247 r  cpu/alu/mem_reg_0_255_0_0_i_584/CO[3]
                         net (fo=1, routed)           0.000   128.247    cpu/alu/mem_reg_0_255_0_0_i_584_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.361 r  cpu/alu/mem_reg_0_255_0_0_i_513/CO[3]
                         net (fo=1, routed)           0.000   128.361    cpu/alu/mem_reg_0_255_0_0_i_513_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.475 r  cpu/alu/mem_reg_0_255_0_0_i_447/CO[3]
                         net (fo=1, routed)           0.000   128.475    cpu/alu/mem_reg_0_255_0_0_i_447_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.589 r  cpu/alu/mem_reg_0_255_0_0_i_386/CO[3]
                         net (fo=1, routed)           0.000   128.589    cpu/alu/mem_reg_0_255_0_0_i_386_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.703 r  cpu/alu/mem_reg_0_255_0_0_i_330/CO[3]
                         net (fo=1, routed)           0.000   128.703    cpu/alu/mem_reg_0_255_0_0_i_330_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.817 r  cpu/alu/mem_reg_0_255_0_0_i_261/CO[3]
                         net (fo=1, routed)           0.000   128.817    cpu/alu/mem_reg_0_255_0_0_i_261_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.931 r  cpu/alu/mem_reg_0_255_0_0_i_162/CO[3]
                         net (fo=1, routed)           0.000   128.931    cpu/alu/mem_reg_0_255_0_0_i_162_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.088 r  cpu/alu/mem_reg_0_255_0_0_i_86/CO[1]
                         net (fo=36, routed)          1.712   130.800    cpu/alu/data4[4]
    SLICE_X24Y25         LUT3 (Prop_lut3_I0_O)        0.329   131.129 r  cpu/alu/mem_reg_0_255_0_0_i_734/O
                         net (fo=1, routed)           0.000   131.129    cpu/alu/mem_reg_0_255_0_0_i_734_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.679 r  cpu/alu/mem_reg_0_255_0_0_i_680/CO[3]
                         net (fo=1, routed)           0.000   131.679    cpu/alu/mem_reg_0_255_0_0_i_680_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.793 r  cpu/alu/mem_reg_0_255_0_0_i_604/CO[3]
                         net (fo=1, routed)           0.000   131.793    cpu/alu/mem_reg_0_255_0_0_i_604_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.907 r  cpu/alu/mem_reg_0_255_0_0_i_533/CO[3]
                         net (fo=1, routed)           0.000   131.907    cpu/alu/mem_reg_0_255_0_0_i_533_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.021 r  cpu/alu/mem_reg_0_255_0_0_i_467/CO[3]
                         net (fo=1, routed)           0.000   132.021    cpu/alu/mem_reg_0_255_0_0_i_467_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.135 r  cpu/alu/mem_reg_0_255_0_0_i_406/CO[3]
                         net (fo=1, routed)           0.000   132.135    cpu/alu/mem_reg_0_255_0_0_i_406_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.249 r  cpu/alu/mem_reg_0_255_0_0_i_346/CO[3]
                         net (fo=1, routed)           0.000   132.249    cpu/alu/mem_reg_0_255_0_0_i_346_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.363 r  cpu/alu/mem_reg_0_255_0_0_i_277/CO[3]
                         net (fo=1, routed)           0.000   132.363    cpu/alu/mem_reg_0_255_0_0_i_277_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.477 r  cpu/alu/mem_reg_0_255_0_0_i_177/CO[3]
                         net (fo=1, routed)           0.000   132.477    cpu/alu/mem_reg_0_255_0_0_i_177_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   132.634 r  cpu/alu/mem_reg_0_255_0_0_i_92/CO[1]
                         net (fo=36, routed)          2.415   135.049    cpu/alu/data4[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I0_O)        0.329   135.378 r  cpu/alu/mem_reg_0_255_0_0_i_735/O
                         net (fo=1, routed)           0.000   135.378    cpu/alu/mem_reg_0_255_0_0_i_735_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   135.779 r  cpu/alu/mem_reg_0_255_0_0_i_685/CO[3]
                         net (fo=1, routed)           0.009   135.788    cpu/alu/mem_reg_0_255_0_0_i_685_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.902 r  cpu/alu/mem_reg_0_255_0_0_i_609/CO[3]
                         net (fo=1, routed)           0.000   135.902    cpu/alu/mem_reg_0_255_0_0_i_609_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.016 r  cpu/alu/mem_reg_0_255_0_0_i_538/CO[3]
                         net (fo=1, routed)           0.000   136.016    cpu/alu/mem_reg_0_255_0_0_i_538_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.130 r  cpu/alu/mem_reg_0_255_0_0_i_472/CO[3]
                         net (fo=1, routed)           0.000   136.130    cpu/alu/mem_reg_0_255_0_0_i_472_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.244 r  cpu/alu/mem_reg_0_255_0_0_i_411/CO[3]
                         net (fo=1, routed)           0.000   136.244    cpu/alu/mem_reg_0_255_0_0_i_411_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.358 r  cpu/alu/mem_reg_0_255_0_0_i_351/CO[3]
                         net (fo=1, routed)           0.000   136.358    cpu/alu/mem_reg_0_255_0_0_i_351_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.472 r  cpu/alu/mem_reg_0_255_0_0_i_288/CO[3]
                         net (fo=1, routed)           0.000   136.472    cpu/alu/mem_reg_0_255_0_0_i_288_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.586 r  cpu/alu/mem_reg_0_255_0_0_i_183/CO[3]
                         net (fo=1, routed)           0.000   136.586    cpu/alu/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   136.743 r  cpu/alu/mem_reg_0_255_0_0_i_96/CO[1]
                         net (fo=36, routed)          2.061   138.804    cpu/alu/data4[2]
    SLICE_X23Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   139.589 r  cpu/alu/registers_reg[1][1]_i_50/CO[3]
                         net (fo=1, routed)           0.009   139.598    cpu/alu/registers_reg[1][1]_i_50_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.712 r  cpu/alu/registers_reg[1][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   139.712    cpu/alu/registers_reg[1][1]_i_45_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.826 r  cpu/alu/registers_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   139.826    cpu/alu/registers_reg[1][1]_i_40_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.940 r  cpu/alu/registers_reg[1][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   139.940    cpu/alu/registers_reg[1][1]_i_35_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.054 r  cpu/alu/registers_reg[1][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   140.054    cpu/alu/registers_reg[1][1]_i_30_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.168 r  cpu/alu/registers_reg[1][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   140.168    cpu/alu/registers_reg[1][1]_i_25_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.282 r  cpu/alu/registers_reg[1][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   140.282    cpu/alu/registers_reg[1][1]_i_18_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.396 r  cpu/alu/registers_reg[1][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   140.396    cpu/alu/registers_reg[1][1]_i_13_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   140.553 r  cpu/alu/registers_reg[1][1]_i_10/CO[1]
                         net (fo=36, routed)          2.432   142.984    cpu/alu/data4[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.329   143.313 r  cpu/alu/registers[1][0]_i_125/O
                         net (fo=1, routed)           0.000   143.313    cpu/alu/registers[1][0]_i_125_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.863 r  cpu/alu/registers_reg[1][0]_i_118/CO[3]
                         net (fo=1, routed)           0.009   143.872    cpu/alu/registers_reg[1][0]_i_118_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.986 r  cpu/alu/registers_reg[1][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   143.986    cpu/alu/registers_reg[1][0]_i_113_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.100 r  cpu/alu/registers_reg[1][0]_i_108/CO[3]
                         net (fo=1, routed)           0.000   144.100    cpu/alu/registers_reg[1][0]_i_108_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.214 r  cpu/alu/registers_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000   144.214    cpu/alu/registers_reg[1][0]_i_103_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.328 r  cpu/alu/registers_reg[1][0]_i_98/CO[3]
                         net (fo=1, routed)           0.000   144.328    cpu/alu/registers_reg[1][0]_i_98_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.442 r  cpu/alu/registers_reg[1][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000   144.442    cpu/alu/registers_reg[1][0]_i_79_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.556 r  cpu/alu/registers_reg[1][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   144.556    cpu/alu/registers_reg[1][0]_i_55_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.670 r  cpu/alu/registers_reg[1][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   144.670    cpu/alu/registers_reg[1][0]_i_34_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   144.941 r  cpu/alu/registers_reg[1][0]_i_13/CO[0]
                         net (fo=1, routed)           1.160   146.102    cpu/regfile/data4[0]
    SLICE_X17Y25         LUT6 (Prop_lut6_I5_O)        0.373   146.475 r  cpu/regfile/registers[1][0]_i_7/O
                         net (fo=1, routed)           0.840   147.314    cpu/register_PC/reg_data_reg[0]_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I3_O)        0.124   147.438 r  cpu/register_PC/registers[1][0]_i_3/O
                         net (fo=8, routed)           1.768   149.206    cpu/register_PC/ALURet[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.119   149.325 r  cpu/register_PC/registers[1][7]_i_4/O
                         net (fo=10, routed)          1.635   150.960    cpu/ram/registers_reg[30][3]
    SLICE_X43Y35         LUT4 (Prop_lut4_I1_O)        0.332   151.292 r  cpu/ram/SEG_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.915   152.208    cpu/register_PC/SEG_OBUF[6]_inst_i_11_2
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.124   152.332 f  cpu/register_PC/SEG_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           1.007   153.339    cpu/register_PC/SEG_OBUF[6]_inst_i_43_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.124   153.463 r  cpu/register_PC/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.759   154.222    cpu/register_PC/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I0_O)        0.124   154.346 r  cpu/register_PC/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.079   156.425    cpu/register_PC/LedSplitData[1]
    SLICE_X0Y51          LUT4 (Prop_lut4_I1_O)        0.124   156.549 r  cpu/register_PC/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.088   159.638    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537   163.175 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000   163.175    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        162.759ns  (logic 64.046ns (39.350%)  route 98.713ns (60.650%))
  Logic Levels:           332  (CARRY4=284 FDRE=1 LUT1=1 LUT2=2 LUT3=29 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[9]/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/register_PC/reg_data_reg[9]/Q
                         net (fo=201, routed)         4.717     5.173    cpu/register_PC/PC[7]
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.146     5.319 r  cpu/register_PC/reg_data[31]_i_86/O
                         net (fo=1, routed)           0.986     6.305    cpu/ROM_instruction/i_/reg_data_reg[31]_i_38_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.328     6.633 r  cpu/ROM_instruction/i_/reg_data[31]_i_67/O
                         net (fo=1, routed)           0.000     6.633    cpu/ROM_instruction/i_/reg_data[31]_i_67_n_0
    SLICE_X11Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     6.845 r  cpu/ROM_instruction/i_/reg_data_reg[31]_i_38/O
                         net (fo=5, routed)           0.344     7.189    cpu/register_PC/mem_reg_0_255_0_0_i_100_2
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.488 f  cpu/register_PC/reg_data[31]_i_18/O
                         net (fo=37, routed)          2.115     9.603    cpu/register_PC/reg_data[31]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.727 f  cpu/register_PC/reg_data[31]_i_7/O
                         net (fo=8, routed)           1.301    11.028    cpu/register_PC/ecall
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.149    11.177 r  cpu/register_PC/mem_reg_0_255_0_0_i_42/O
                         net (fo=128, routed)         5.275    16.451    cpu/regfile/R2_wire[2]
    SLICE_X49Y40         MUXF7 (Prop_muxf7_S_O)       0.504    16.955 f  cpu/regfile/mem_reg_0_255_18_18_i_2/O
                         net (fo=1, routed)           0.945    17.900    cpu/regfile/mem_reg_0_255_18_18_i_2_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.298    18.198 f  cpu/regfile/mem_reg_0_255_18_18_i_1/O
                         net (fo=19, routed)          2.279    20.477    cpu/register_PC/MDin[14]
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.124    20.601 f  cpu/register_PC/Result0__1_i_14/O
                         net (fo=43, routed)          3.190    23.791    cpu/alu/ALUB[18]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.915 r  cpu/alu/registers[1][31]_i_93/O
                         net (fo=1, routed)           0.000    23.915    cpu/alu/registers[1][31]_i_93_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.295 r  cpu/alu/registers_reg[1][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.295    cpu/alu/registers_reg[1][31]_i_78_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  cpu/alu/registers_reg[1][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.412    cpu/alu/registers_reg[1][31]_i_63_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  cpu/alu/registers_reg[1][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.529    cpu/alu/registers_reg[1][31]_i_44_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  cpu/alu/registers_reg[1][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.646    cpu/alu/registers_reg[1][31]_i_35_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.900 r  cpu/alu/registers_reg[1][31]_i_23/CO[0]
                         net (fo=36, routed)          1.558    26.458    cpu/alu/data4[31]
    SLICE_X13Y37         LUT3 (Prop_lut3_I0_O)        0.367    26.825 r  cpu/alu/registers[1][30]_i_58/O
                         net (fo=1, routed)           0.000    26.825    cpu/alu/registers[1][30]_i_58_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.375 r  cpu/alu/registers_reg[1][30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.375    cpu/alu/registers_reg[1][30]_i_51_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.489 r  cpu/alu/registers_reg[1][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.489    cpu/alu/registers_reg[1][30]_i_46_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  cpu/alu/registers_reg[1][30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    27.603    cpu/alu/registers_reg[1][30]_i_41_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.717 r  cpu/alu/registers_reg[1][30]_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.717    cpu/alu/registers_reg[1][30]_i_36_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.831 r  cpu/alu/registers_reg[1][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.831    cpu/alu/registers_reg[1][30]_i_31_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.945 r  cpu/alu/registers_reg[1][30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.945    cpu/alu/registers_reg[1][30]_i_26_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.059 r  cpu/alu/registers_reg[1][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.059    cpu/alu/registers_reg[1][30]_i_17_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  cpu/alu/registers_reg[1][30]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.173    cpu/alu/registers_reg[1][30]_i_11_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.330 r  cpu/alu/registers_reg[1][30]_i_8/CO[1]
                         net (fo=36, routed)          1.867    30.196    cpu/alu/data4[30]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.329    30.525 r  cpu/alu/registers[1][28]_i_97/O
                         net (fo=1, routed)           0.000    30.525    cpu/alu/registers[1][28]_i_97_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.058 r  cpu/alu/registers_reg[1][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    31.058    cpu/alu/registers_reg[1][28]_i_83_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.175 r  cpu/alu/registers_reg[1][28]_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.175    cpu/alu/registers_reg[1][28]_i_73_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.292 r  cpu/alu/registers_reg[1][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.292    cpu/alu/registers_reg[1][28]_i_63_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  cpu/alu/registers_reg[1][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.409    cpu/alu/registers_reg[1][28]_i_53_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  cpu/alu/registers_reg[1][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.526    cpu/alu/registers_reg[1][28]_i_43_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  cpu/alu/registers_reg[1][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.643    cpu/alu/registers_reg[1][28]_i_33_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  cpu/alu/registers_reg[1][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.760    cpu/alu/registers_reg[1][28]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  cpu/alu/registers_reg[1][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.877    cpu/alu/registers_reg[1][28]_i_12_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.034 r  cpu/alu/registers_reg[1][29]_i_10/CO[1]
                         net (fo=36, routed)          1.605    33.639    cpu/alu/data4[29]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    33.971 r  cpu/alu/registers[1][28]_i_94/O
                         net (fo=1, routed)           0.000    33.971    cpu/alu/registers[1][28]_i_94_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.521 r  cpu/alu/registers_reg[1][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.521    cpu/alu/registers_reg[1][28]_i_82_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.635 r  cpu/alu/registers_reg[1][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.635    cpu/alu/registers_reg[1][28]_i_72_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.749 r  cpu/alu/registers_reg[1][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.749    cpu/alu/registers_reg[1][28]_i_62_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.863 r  cpu/alu/registers_reg[1][28]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.863    cpu/alu/registers_reg[1][28]_i_52_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.977 r  cpu/alu/registers_reg[1][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.977    cpu/alu/registers_reg[1][28]_i_42_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.091 r  cpu/alu/registers_reg[1][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.091    cpu/alu/registers_reg[1][28]_i_32_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.205 r  cpu/alu/registers_reg[1][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.205    cpu/alu/registers_reg[1][28]_i_18_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.319 r  cpu/alu/registers_reg[1][28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.319    cpu/alu/registers_reg[1][28]_i_11_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.476 r  cpu/alu/registers_reg[1][28]_i_8/CO[1]
                         net (fo=36, routed)          2.250    37.727    cpu/alu/data4[28]
    SLICE_X16Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.056 r  cpu/alu/registers[1][27]_i_67/O
                         net (fo=1, routed)           0.000    38.056    cpu/alu/registers[1][27]_i_67_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.454 r  cpu/alu/registers_reg[1][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    38.454    cpu/alu/registers_reg[1][27]_i_61_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.568 r  cpu/alu/registers_reg[1][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    38.568    cpu/alu/registers_reg[1][27]_i_56_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.682 r  cpu/alu/registers_reg[1][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    38.682    cpu/alu/registers_reg[1][27]_i_51_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.796 r  cpu/alu/registers_reg[1][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    38.796    cpu/alu/registers_reg[1][27]_i_46_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.910 r  cpu/alu/registers_reg[1][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.910    cpu/alu/registers_reg[1][27]_i_41_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.024 r  cpu/alu/registers_reg[1][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.024    cpu/alu/registers_reg[1][27]_i_36_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.138 r  cpu/alu/registers_reg[1][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.138    cpu/alu/registers_reg[1][27]_i_27_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.252 r  cpu/alu/registers_reg[1][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.252    cpu/alu/registers_reg[1][27]_i_21_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.409 r  cpu/alu/registers_reg[1][27]_i_10/CO[1]
                         net (fo=36, routed)          1.912    41.320    cpu/alu/data4[27]
    SLICE_X17Y36         LUT3 (Prop_lut3_I0_O)        0.329    41.649 r  cpu/alu/registers[1][26]_i_60/O
                         net (fo=1, routed)           0.000    41.649    cpu/alu/registers[1][26]_i_60_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.199 r  cpu/alu/registers_reg[1][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.199    cpu/alu/registers_reg[1][26]_i_53_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.313 r  cpu/alu/registers_reg[1][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.313    cpu/alu/registers_reg[1][26]_i_48_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.427 r  cpu/alu/registers_reg[1][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.427    cpu/alu/registers_reg[1][26]_i_43_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.541 r  cpu/alu/registers_reg[1][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    42.541    cpu/alu/registers_reg[1][26]_i_38_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.655 r  cpu/alu/registers_reg[1][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.655    cpu/alu/registers_reg[1][26]_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.769 r  cpu/alu/registers_reg[1][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.769    cpu/alu/registers_reg[1][26]_i_25_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.883 r  cpu/alu/registers_reg[1][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.883    cpu/alu/registers_reg[1][26]_i_17_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.997 r  cpu/alu/registers_reg[1][26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.997    cpu/alu/registers_reg[1][26]_i_11_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.154 r  cpu/alu/registers_reg[1][26]_i_8/CO[1]
                         net (fo=36, routed)          2.046    45.201    cpu/alu/data4[26]
    SLICE_X19Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.530 r  cpu/alu/registers[1][25]_i_58/O
                         net (fo=1, routed)           0.000    45.530    cpu/alu/registers[1][25]_i_58_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.931 r  cpu/alu/registers_reg[1][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    45.931    cpu/alu/registers_reg[1][25]_i_53_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  cpu/alu/registers_reg[1][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.045    cpu/alu/registers_reg[1][25]_i_48_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.159 r  cpu/alu/registers_reg[1][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.159    cpu/alu/registers_reg[1][25]_i_43_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.273 r  cpu/alu/registers_reg[1][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.273    cpu/alu/registers_reg[1][25]_i_38_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  cpu/alu/registers_reg[1][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.387    cpu/alu/registers_reg[1][25]_i_33_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  cpu/alu/registers_reg[1][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.501    cpu/alu/registers_reg[1][25]_i_25_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.615 r  cpu/alu/registers_reg[1][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.615    cpu/alu/registers_reg[1][25]_i_17_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.729 r  cpu/alu/registers_reg[1][25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.729    cpu/alu/registers_reg[1][25]_i_11_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.886 r  cpu/alu/registers_reg[1][25]_i_8/CO[1]
                         net (fo=36, routed)          2.267    49.153    cpu/alu/data4[25]
    SLICE_X21Y37         LUT3 (Prop_lut3_I0_O)        0.329    49.482 r  cpu/alu/registers[1][24]_i_54/O
                         net (fo=1, routed)           0.000    49.482    cpu/alu/registers[1][24]_i_54_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.032 r  cpu/alu/registers_reg[1][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.032    cpu/alu/registers_reg[1][24]_i_47_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.146 r  cpu/alu/registers_reg[1][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.146    cpu/alu/registers_reg[1][24]_i_42_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.260 r  cpu/alu/registers_reg[1][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.260    cpu/alu/registers_reg[1][24]_i_37_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  cpu/alu/registers_reg[1][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.374    cpu/alu/registers_reg[1][24]_i_32_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  cpu/alu/registers_reg[1][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.488    cpu/alu/registers_reg[1][24]_i_27_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  cpu/alu/registers_reg[1][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.602    cpu/alu/registers_reg[1][24]_i_22_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  cpu/alu/registers_reg[1][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.716    cpu/alu/registers_reg[1][24]_i_17_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  cpu/alu/registers_reg[1][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.830    cpu/alu/registers_reg[1][24]_i_11_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.987 r  cpu/alu/registers_reg[1][24]_i_8/CO[1]
                         net (fo=36, routed)          2.240    53.228    cpu/alu/data4[24]
    SLICE_X23Y37         LUT3 (Prop_lut3_I0_O)        0.329    53.557 r  cpu/alu/registers[1][23]_i_67/O
                         net (fo=1, routed)           0.000    53.557    cpu/alu/registers[1][23]_i_67_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.958 r  cpu/alu/registers_reg[1][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.958    cpu/alu/registers_reg[1][23]_i_62_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.072 r  cpu/alu/registers_reg[1][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    54.072    cpu/alu/registers_reg[1][23]_i_57_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.186 r  cpu/alu/registers_reg[1][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    54.186    cpu/alu/registers_reg[1][23]_i_52_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  cpu/alu/registers_reg[1][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.300    cpu/alu/registers_reg[1][23]_i_47_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  cpu/alu/registers_reg[1][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.414    cpu/alu/registers_reg[1][23]_i_42_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  cpu/alu/registers_reg[1][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.528    cpu/alu/registers_reg[1][23]_i_37_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  cpu/alu/registers_reg[1][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.642    cpu/alu/registers_reg[1][23]_i_28_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  cpu/alu/registers_reg[1][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.756    cpu/alu/registers_reg[1][23]_i_21_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.913 r  cpu/alu/registers_reg[1][23]_i_10/CO[1]
                         net (fo=36, routed)          1.945    56.858    cpu/alu/data4[23]
    SLICE_X24Y38         LUT3 (Prop_lut3_I0_O)        0.329    57.187 r  cpu/alu/registers[1][22]_i_54/O
                         net (fo=1, routed)           0.000    57.187    cpu/alu/registers[1][22]_i_54_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.585 r  cpu/alu/registers_reg[1][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.585    cpu/alu/registers_reg[1][22]_i_48_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.699 r  cpu/alu/registers_reg[1][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    57.699    cpu/alu/registers_reg[1][22]_i_43_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.813 r  cpu/alu/registers_reg[1][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.813    cpu/alu/registers_reg[1][22]_i_38_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.927 r  cpu/alu/registers_reg[1][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.927    cpu/alu/registers_reg[1][22]_i_33_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.041 r  cpu/alu/registers_reg[1][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.041    cpu/alu/registers_reg[1][22]_i_28_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.155 r  cpu/alu/registers_reg[1][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.155    cpu/alu/registers_reg[1][22]_i_23_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.269 r  cpu/alu/registers_reg[1][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    58.269    cpu/alu/registers_reg[1][22]_i_17_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.383 r  cpu/alu/registers_reg[1][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    58.383    cpu/alu/registers_reg[1][22]_i_11_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.540 r  cpu/alu/registers_reg[1][22]_i_8/CO[1]
                         net (fo=36, routed)          2.244    60.783    cpu/alu/data4[22]
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.329    61.112 r  cpu/alu/registers[1][21]_i_53/O
                         net (fo=1, routed)           0.000    61.112    cpu/alu/registers[1][21]_i_53_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.513 r  cpu/alu/registers_reg[1][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.513    cpu/alu/registers_reg[1][21]_i_48_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.627 r  cpu/alu/registers_reg[1][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.627    cpu/alu/registers_reg[1][21]_i_43_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.741 r  cpu/alu/registers_reg[1][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.741    cpu/alu/registers_reg[1][21]_i_38_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.855 r  cpu/alu/registers_reg[1][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.855    cpu/alu/registers_reg[1][21]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.969 r  cpu/alu/registers_reg[1][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.969    cpu/alu/registers_reg[1][21]_i_28_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.083 r  cpu/alu/registers_reg[1][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.083    cpu/alu/registers_reg[1][21]_i_23_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.197 r  cpu/alu/registers_reg[1][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.197    cpu/alu/registers_reg[1][21]_i_17_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.311 r  cpu/alu/registers_reg[1][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    62.311    cpu/alu/registers_reg[1][21]_i_11_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.468 r  cpu/alu/registers_reg[1][21]_i_8/CO[1]
                         net (fo=36, routed)          2.154    64.623    cpu/alu/data4[21]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.408 r  cpu/alu/registers_reg[1][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.408    cpu/alu/registers_reg[1][20]_i_49_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  cpu/alu/registers_reg[1][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.522    cpu/alu/registers_reg[1][20]_i_44_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  cpu/alu/registers_reg[1][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.636    cpu/alu/registers_reg[1][20]_i_39_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  cpu/alu/registers_reg[1][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.750    cpu/alu/registers_reg[1][20]_i_34_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.864 r  cpu/alu/registers_reg[1][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.864    cpu/alu/registers_reg[1][20]_i_29_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.978 r  cpu/alu/registers_reg[1][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.978    cpu/alu/registers_reg[1][20]_i_24_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.092 r  cpu/alu/registers_reg[1][20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.092    cpu/alu/registers_reg[1][20]_i_17_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.206 r  cpu/alu/registers_reg[1][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.206    cpu/alu/registers_reg[1][20]_i_11_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.363 r  cpu/alu/registers_reg[1][20]_i_8/CO[1]
                         net (fo=36, routed)          2.053    68.415    cpu/alu/data4[20]
    SLICE_X33Y37         LUT3 (Prop_lut3_I0_O)        0.329    68.744 r  cpu/alu/registers[1][19]_i_69/O
                         net (fo=1, routed)           0.000    68.744    cpu/alu/registers[1][19]_i_69_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.142 r  cpu/alu/registers_reg[1][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    69.142    cpu/alu/registers_reg[1][19]_i_63_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.256 r  cpu/alu/registers_reg[1][19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.256    cpu/alu/registers_reg[1][19]_i_58_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.370 r  cpu/alu/registers_reg[1][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.370    cpu/alu/registers_reg[1][19]_i_53_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.484 r  cpu/alu/registers_reg[1][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.484    cpu/alu/registers_reg[1][19]_i_48_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.598 r  cpu/alu/registers_reg[1][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.598    cpu/alu/registers_reg[1][19]_i_43_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.712 r  cpu/alu/registers_reg[1][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.712    cpu/alu/registers_reg[1][19]_i_38_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.826 r  cpu/alu/registers_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.826    cpu/alu/registers_reg[1][19]_i_28_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.940 r  cpu/alu/registers_reg[1][19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.940    cpu/alu/registers_reg[1][19]_i_21_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.097 r  cpu/alu/registers_reg[1][19]_i_10/CO[1]
                         net (fo=36, routed)          2.402    72.499    cpu/alu/data4[19]
    SLICE_X28Y37         LUT3 (Prop_lut3_I0_O)        0.329    72.828 r  cpu/alu/registers[1][18]_i_54/O
                         net (fo=1, routed)           0.000    72.828    cpu/alu/registers[1][18]_i_54_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.378 r  cpu/alu/registers_reg[1][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.378    cpu/alu/registers_reg[1][18]_i_47_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  cpu/alu/registers_reg[1][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.492    cpu/alu/registers_reg[1][18]_i_42_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  cpu/alu/registers_reg[1][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    73.606    cpu/alu/registers_reg[1][18]_i_37_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  cpu/alu/registers_reg[1][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.720    cpu/alu/registers_reg[1][18]_i_32_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.834 r  cpu/alu/registers_reg[1][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.834    cpu/alu/registers_reg[1][18]_i_27_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.948 r  cpu/alu/registers_reg[1][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.948    cpu/alu/registers_reg[1][18]_i_22_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.062 r  cpu/alu/registers_reg[1][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.062    cpu/alu/registers_reg[1][18]_i_17_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.176 r  cpu/alu/registers_reg[1][18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.176    cpu/alu/registers_reg[1][18]_i_11_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.333 r  cpu/alu/registers_reg[1][18]_i_8/CO[1]
                         net (fo=36, routed)          2.002    76.335    cpu/alu/data4[18]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.329    76.664 r  cpu/alu/mem_reg_0_255_0_0_i_716/O
                         net (fo=1, routed)           0.000    76.664    cpu/alu/mem_reg_0_255_0_0_i_716_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.214 r  cpu/alu/mem_reg_0_255_0_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    77.214    cpu/alu/mem_reg_0_255_0_0_i_650_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.328 r  cpu/alu/registers_reg[1][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.328    cpu/alu/registers_reg[1][17]_i_42_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.442 r  cpu/alu/registers_reg[1][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.442    cpu/alu/registers_reg[1][17]_i_37_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.556 r  cpu/alu/registers_reg[1][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.556    cpu/alu/registers_reg[1][17]_i_32_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.670 r  cpu/alu/registers_reg[1][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.670    cpu/alu/registers_reg[1][17]_i_27_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.784 r  cpu/alu/registers_reg[1][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.784    cpu/alu/registers_reg[1][17]_i_22_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.898 r  cpu/alu/registers_reg[1][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.898    cpu/alu/registers_reg[1][17]_i_17_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.012 r  cpu/alu/registers_reg[1][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    78.012    cpu/alu/registers_reg[1][17]_i_11_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.169 r  cpu/alu/registers_reg[1][17]_i_8/CO[1]
                         net (fo=36, routed)          2.266    80.435    cpu/alu/data4[17]
    SLICE_X31Y35         LUT3 (Prop_lut3_I0_O)        0.329    80.764 r  cpu/alu/mem_reg_0_255_0_0_i_711/O
                         net (fo=1, routed)           0.000    80.764    cpu/alu/mem_reg_0_255_0_0_i_711_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.165 r  cpu/alu/mem_reg_0_255_0_0_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.165    cpu/alu/mem_reg_0_255_0_0_i_645_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.279 r  cpu/alu/mem_reg_0_255_0_0_i_574/CO[3]
                         net (fo=1, routed)           0.000    81.279    cpu/alu/mem_reg_0_255_0_0_i_574_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.393 r  cpu/alu/registers_reg[1][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.393    cpu/alu/registers_reg[1][16]_i_37_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.507 r  cpu/alu/registers_reg[1][16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg[1][16]_i_32_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.621 r  cpu/alu/registers_reg[1][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.621    cpu/alu/registers_reg[1][16]_i_27_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.735 r  cpu/alu/registers_reg[1][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.735    cpu/alu/registers_reg[1][16]_i_22_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.849 r  cpu/alu/registers_reg[1][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.849    cpu/alu/registers_reg[1][16]_i_17_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.963 r  cpu/alu/registers_reg[1][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    81.963    cpu/alu/registers_reg[1][16]_i_11_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.120 r  cpu/alu/registers_reg[1][16]_i_8/CO[1]
                         net (fo=36, routed)          1.995    84.116    cpu/alu/data4[16]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.329    84.445 r  cpu/alu/mem_reg_0_255_0_0_i_710/O
                         net (fo=1, routed)           0.000    84.445    cpu/alu/mem_reg_0_255_0_0_i_710_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.995 r  cpu/alu/mem_reg_0_255_0_0_i_640/CO[3]
                         net (fo=1, routed)           0.000    84.995    cpu/alu/mem_reg_0_255_0_0_i_640_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  cpu/alu/mem_reg_0_255_0_0_i_569/CO[3]
                         net (fo=1, routed)           0.000    85.109    cpu/alu/mem_reg_0_255_0_0_i_569_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  cpu/alu/mem_reg_0_255_0_0_i_503/CO[3]
                         net (fo=1, routed)           0.000    85.223    cpu/alu/mem_reg_0_255_0_0_i_503_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  cpu/alu/registers_reg[1][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    85.337    cpu/alu/registers_reg[1][15]_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  cpu/alu/registers_reg[1][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.451    cpu/alu/registers_reg[1][15]_i_37_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  cpu/alu/registers_reg[1][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    85.565    cpu/alu/registers_reg[1][15]_i_32_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  cpu/alu/registers_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.679    cpu/alu/registers_reg[1][15]_i_27_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.793 r  cpu/alu/registers_reg[1][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.793    cpu/alu/registers_reg[1][15]_i_21_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.950 r  cpu/alu/registers_reg[1][15]_i_10/CO[1]
                         net (fo=36, routed)          2.104    88.053    cpu/alu/data4[15]
    SLICE_X36Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.838 r  cpu/alu/mem_reg_0_255_0_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    88.838    cpu/alu/mem_reg_0_255_0_0_i_635_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.952 r  cpu/alu/mem_reg_0_255_0_0_i_564/CO[3]
                         net (fo=1, routed)           0.000    88.952    cpu/alu/mem_reg_0_255_0_0_i_564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.066 r  cpu/alu/mem_reg_0_255_0_0_i_498/CO[3]
                         net (fo=1, routed)           0.000    89.066    cpu/alu/mem_reg_0_255_0_0_i_498_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.180 r  cpu/alu/mem_reg_0_255_0_0_i_437/CO[3]
                         net (fo=1, routed)           0.000    89.180    cpu/alu/mem_reg_0_255_0_0_i_437_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.294 r  cpu/alu/registers_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    89.294    cpu/alu/registers_reg[1][14]_i_27_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.408 r  cpu/alu/registers_reg[1][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.408    cpu/alu/registers_reg[1][14]_i_22_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.522 r  cpu/alu/registers_reg[1][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.522    cpu/alu/registers_reg[1][14]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.636 r  cpu/alu/registers_reg[1][14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.636    cpu/alu/registers_reg[1][14]_i_11_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.793 r  cpu/alu/registers_reg[1][14]_i_8/CO[1]
                         net (fo=36, routed)          2.123    91.916    cpu/alu/data4[14]
    SLICE_X30Y30         LUT3 (Prop_lut3_I0_O)        0.329    92.245 r  cpu/alu/mem_reg_0_255_0_0_i_704/O
                         net (fo=1, routed)           0.000    92.245    cpu/alu/mem_reg_0_255_0_0_i_704_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.778 r  cpu/alu/mem_reg_0_255_0_0_i_630/CO[3]
                         net (fo=1, routed)           0.000    92.778    cpu/alu/mem_reg_0_255_0_0_i_630_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  cpu/alu/mem_reg_0_255_0_0_i_559/CO[3]
                         net (fo=1, routed)           0.000    92.895    cpu/alu/mem_reg_0_255_0_0_i_559_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  cpu/alu/mem_reg_0_255_0_0_i_493/CO[3]
                         net (fo=1, routed)           0.000    93.012    cpu/alu/mem_reg_0_255_0_0_i_493_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  cpu/alu/mem_reg_0_255_0_0_i_432/CO[3]
                         net (fo=1, routed)           0.000    93.129    cpu/alu/mem_reg_0_255_0_0_i_432_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  cpu/alu/mem_reg_0_255_0_0_i_372/CO[3]
                         net (fo=1, routed)           0.000    93.246    cpu/alu/mem_reg_0_255_0_0_i_372_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.363 r  cpu/alu/registers_reg[1][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.363    cpu/alu/registers_reg[1][13]_i_22_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.480 r  cpu/alu/registers_reg[1][13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.480    cpu/alu/registers_reg[1][13]_i_17_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.597 r  cpu/alu/registers_reg[1][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.597    cpu/alu/registers_reg[1][13]_i_11_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.754 r  cpu/alu/registers_reg[1][13]_i_8/CO[1]
                         net (fo=36, routed)          2.008    95.762    cpu/alu/data4[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.332    96.094 r  cpu/alu/mem_reg_0_255_0_0_i_701/O
                         net (fo=1, routed)           0.000    96.094    cpu/alu/mem_reg_0_255_0_0_i_701_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.644 r  cpu/alu/mem_reg_0_255_0_0_i_625/CO[3]
                         net (fo=1, routed)           0.000    96.644    cpu/alu/mem_reg_0_255_0_0_i_625_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.758 r  cpu/alu/mem_reg_0_255_0_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.758    cpu/alu/mem_reg_0_255_0_0_i_554_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.872 r  cpu/alu/mem_reg_0_255_0_0_i_488/CO[3]
                         net (fo=1, routed)           0.000    96.872    cpu/alu/mem_reg_0_255_0_0_i_488_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.986 r  cpu/alu/mem_reg_0_255_0_0_i_427/CO[3]
                         net (fo=1, routed)           0.000    96.986    cpu/alu/mem_reg_0_255_0_0_i_427_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.100 r  cpu/alu/mem_reg_0_255_0_0_i_367/CO[3]
                         net (fo=1, routed)           0.000    97.100    cpu/alu/mem_reg_0_255_0_0_i_367_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.214 r  cpu/alu/mem_reg_0_255_0_0_i_309/CO[3]
                         net (fo=1, routed)           0.000    97.214    cpu/alu/mem_reg_0_255_0_0_i_309_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.328 r  cpu/alu/registers_reg[1][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.328    cpu/alu/registers_reg[1][12]_i_17_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.442 r  cpu/alu/registers_reg[1][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.442    cpu/alu/registers_reg[1][12]_i_11_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.599 r  cpu/alu/registers_reg[1][12]_i_8/CO[1]
                         net (fo=36, routed)          2.562   100.161    cpu/alu/data4[12]
    SLICE_X33Y28         LUT3 (Prop_lut3_I0_O)        0.329   100.490 r  cpu/alu/mem_reg_0_255_0_0_i_697/O
                         net (fo=1, routed)           0.000   100.490    cpu/alu/mem_reg_0_255_0_0_i_697_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   100.888 r  cpu/alu/mem_reg_0_255_0_0_i_620/CO[3]
                         net (fo=1, routed)           0.000   100.888    cpu/alu/mem_reg_0_255_0_0_i_620_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.002 r  cpu/alu/mem_reg_0_255_0_0_i_549/CO[3]
                         net (fo=1, routed)           0.000   101.002    cpu/alu/mem_reg_0_255_0_0_i_549_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.116 r  cpu/alu/mem_reg_0_255_0_0_i_483/CO[3]
                         net (fo=1, routed)           0.000   101.116    cpu/alu/mem_reg_0_255_0_0_i_483_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.230 r  cpu/alu/mem_reg_0_255_0_0_i_422/CO[3]
                         net (fo=1, routed)           0.000   101.230    cpu/alu/mem_reg_0_255_0_0_i_422_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.344 r  cpu/alu/mem_reg_0_255_0_0_i_362/CO[3]
                         net (fo=1, routed)           0.000   101.344    cpu/alu/mem_reg_0_255_0_0_i_362_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.458 r  cpu/alu/mem_reg_0_255_0_0_i_300/CO[3]
                         net (fo=1, routed)           0.000   101.458    cpu/alu/mem_reg_0_255_0_0_i_300_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.572 r  cpu/alu/mem_reg_0_255_0_0_i_212/CO[3]
                         net (fo=1, routed)           0.000   101.572    cpu/alu/mem_reg_0_255_0_0_i_212_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.686 r  cpu/alu/mem_reg_0_255_0_0_i_209/CO[3]
                         net (fo=1, routed)           0.000   101.686    cpu/alu/mem_reg_0_255_0_0_i_209_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.843 r  cpu/alu/registers_reg[1][11]_i_10/CO[1]
                         net (fo=36, routed)          2.513   104.356    cpu/alu/data4[11]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.329   104.685 r  cpu/alu/mem_reg_0_255_0_0_i_695/O
                         net (fo=1, routed)           0.000   104.685    cpu/alu/mem_reg_0_255_0_0_i_695_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.235 r  cpu/alu/mem_reg_0_255_0_0_i_615/CO[3]
                         net (fo=1, routed)           0.000   105.235    cpu/alu/mem_reg_0_255_0_0_i_615_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.349 r  cpu/alu/mem_reg_0_255_0_0_i_544/CO[3]
                         net (fo=1, routed)           0.000   105.349    cpu/alu/mem_reg_0_255_0_0_i_544_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.463 r  cpu/alu/mem_reg_0_255_0_0_i_478/CO[3]
                         net (fo=1, routed)           0.000   105.463    cpu/alu/mem_reg_0_255_0_0_i_478_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.577 r  cpu/alu/mem_reg_0_255_0_0_i_417/CO[3]
                         net (fo=1, routed)           0.000   105.577    cpu/alu/mem_reg_0_255_0_0_i_417_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.691 r  cpu/alu/mem_reg_0_255_0_0_i_357/CO[3]
                         net (fo=1, routed)           0.000   105.691    cpu/alu/mem_reg_0_255_0_0_i_357_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.805 r  cpu/alu/mem_reg_0_255_0_0_i_295/CO[3]
                         net (fo=1, routed)           0.000   105.805    cpu/alu/mem_reg_0_255_0_0_i_295_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.919 r  cpu/alu/mem_reg_0_255_0_0_i_204/CO[3]
                         net (fo=1, routed)           0.000   105.919    cpu/alu/mem_reg_0_255_0_0_i_204_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.033 r  cpu/alu/mem_reg_0_255_0_0_i_122/CO[3]
                         net (fo=1, routed)           0.000   106.033    cpu/alu/mem_reg_0_255_0_0_i_122_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.190 r  cpu/alu/mem_reg_0_255_0_0_i_121/CO[1]
                         net (fo=36, routed)          1.768   107.958    cpu/alu/data4[10]
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.329   108.287 r  cpu/alu/mem_reg_0_255_0_0_i_692/O
                         net (fo=1, routed)           0.000   108.287    cpu/alu/mem_reg_0_255_0_0_i_692_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.837 r  cpu/alu/mem_reg_0_255_0_0_i_614/CO[3]
                         net (fo=1, routed)           0.000   108.837    cpu/alu/mem_reg_0_255_0_0_i_614_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.951 r  cpu/alu/mem_reg_0_255_0_0_i_543/CO[3]
                         net (fo=1, routed)           0.000   108.951    cpu/alu/mem_reg_0_255_0_0_i_543_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.065 r  cpu/alu/mem_reg_0_255_0_0_i_477/CO[3]
                         net (fo=1, routed)           0.000   109.065    cpu/alu/mem_reg_0_255_0_0_i_477_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.179 r  cpu/alu/mem_reg_0_255_0_0_i_416/CO[3]
                         net (fo=1, routed)           0.000   109.179    cpu/alu/mem_reg_0_255_0_0_i_416_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.293 r  cpu/alu/mem_reg_0_255_0_0_i_356/CO[3]
                         net (fo=1, routed)           0.000   109.293    cpu/alu/mem_reg_0_255_0_0_i_356_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.407 r  cpu/alu/mem_reg_0_255_0_0_i_294/CO[3]
                         net (fo=1, routed)           0.000   109.407    cpu/alu/mem_reg_0_255_0_0_i_294_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.521 r  cpu/alu/mem_reg_0_255_0_0_i_203/CO[3]
                         net (fo=1, routed)           0.000   109.521    cpu/alu/mem_reg_0_255_0_0_i_203_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.635 r  cpu/alu/mem_reg_0_255_0_0_i_120/CO[3]
                         net (fo=1, routed)           0.000   109.635    cpu/alu/mem_reg_0_255_0_0_i_120_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.792 r  cpu/alu/mem_reg_0_255_0_0_i_64/CO[1]
                         net (fo=36, routed)          2.254   112.046    cpu/alu/data4[9]
    SLICE_X27Y28         LUT3 (Prop_lut3_I0_O)        0.329   112.375 r  cpu/alu/mem_reg_0_255_0_0_i_717/O
                         net (fo=1, routed)           0.000   112.375    cpu/alu/mem_reg_0_255_0_0_i_717_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.776 r  cpu/alu/mem_reg_0_255_0_0_i_655/CO[3]
                         net (fo=1, routed)           0.000   112.776    cpu/alu/mem_reg_0_255_0_0_i_655_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.890 r  cpu/alu/mem_reg_0_255_0_0_i_579/CO[3]
                         net (fo=1, routed)           0.000   112.890    cpu/alu/mem_reg_0_255_0_0_i_579_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.004 r  cpu/alu/mem_reg_0_255_0_0_i_508/CO[3]
                         net (fo=1, routed)           0.000   113.004    cpu/alu/mem_reg_0_255_0_0_i_508_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.118 r  cpu/alu/mem_reg_0_255_0_0_i_442/CO[3]
                         net (fo=1, routed)           0.000   113.118    cpu/alu/mem_reg_0_255_0_0_i_442_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.232 r  cpu/alu/mem_reg_0_255_0_0_i_377/CO[3]
                         net (fo=1, routed)           0.000   113.232    cpu/alu/mem_reg_0_255_0_0_i_377_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.346 r  cpu/alu/mem_reg_0_255_0_0_i_316/CO[3]
                         net (fo=1, routed)           0.000   113.346    cpu/alu/mem_reg_0_255_0_0_i_316_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  cpu/alu/mem_reg_0_255_0_0_i_227/CO[3]
                         net (fo=1, routed)           0.000   113.460    cpu/alu/mem_reg_0_255_0_0_i_227_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  cpu/alu/mem_reg_0_255_0_0_i_134/CO[3]
                         net (fo=1, routed)           0.000   113.574    cpu/alu/mem_reg_0_255_0_0_i_134_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.731 r  cpu/alu/mem_reg_0_255_0_0_i_70/CO[1]
                         net (fo=36, routed)          2.086   115.817    cpu/alu/data4[8]
    SLICE_X26Y28         LUT3 (Prop_lut3_I0_O)        0.329   116.146 r  cpu/alu/mem_reg_0_255_0_0_i_731/O
                         net (fo=1, routed)           0.000   116.146    cpu/alu/mem_reg_0_255_0_0_i_731_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.696 r  cpu/alu/mem_reg_0_255_0_0_i_671/CO[3]
                         net (fo=1, routed)           0.000   116.696    cpu/alu/mem_reg_0_255_0_0_i_671_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.810 r  cpu/alu/mem_reg_0_255_0_0_i_595/CO[3]
                         net (fo=1, routed)           0.000   116.810    cpu/alu/mem_reg_0_255_0_0_i_595_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.924 r  cpu/alu/mem_reg_0_255_0_0_i_524/CO[3]
                         net (fo=1, routed)           0.000   116.924    cpu/alu/mem_reg_0_255_0_0_i_524_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.038 r  cpu/alu/mem_reg_0_255_0_0_i_458/CO[3]
                         net (fo=1, routed)           0.000   117.038    cpu/alu/mem_reg_0_255_0_0_i_458_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.152 r  cpu/alu/mem_reg_0_255_0_0_i_397/CO[3]
                         net (fo=1, routed)           0.000   117.152    cpu/alu/mem_reg_0_255_0_0_i_397_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.266 r  cpu/alu/mem_reg_0_255_0_0_i_341/CO[3]
                         net (fo=1, routed)           0.000   117.266    cpu/alu/mem_reg_0_255_0_0_i_341_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.380 r  cpu/alu/mem_reg_0_255_0_0_i_321/CO[3]
                         net (fo=1, routed)           0.000   117.380    cpu/alu/mem_reg_0_255_0_0_i_321_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.494 r  cpu/alu/mem_reg_0_255_0_0_i_237/CO[3]
                         net (fo=1, routed)           0.000   117.494    cpu/alu/mem_reg_0_255_0_0_i_237_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.651 r  cpu/alu/mem_reg_0_255_0_0_i_141/CO[1]
                         net (fo=36, routed)          2.571   120.222    cpu/alu/data4[7]
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.329   120.551 r  cpu/alu/mem_reg_0_255_0_0_i_726/O
                         net (fo=1, routed)           0.000   120.551    cpu/alu/mem_reg_0_255_0_0_i_726_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.952 r  cpu/alu/mem_reg_0_255_0_0_i_666/CO[3]
                         net (fo=1, routed)           0.000   120.952    cpu/alu/mem_reg_0_255_0_0_i_666_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.066 r  cpu/alu/mem_reg_0_255_0_0_i_590/CO[3]
                         net (fo=1, routed)           0.000   121.066    cpu/alu/mem_reg_0_255_0_0_i_590_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.180 r  cpu/alu/mem_reg_0_255_0_0_i_519/CO[3]
                         net (fo=1, routed)           0.000   121.180    cpu/alu/mem_reg_0_255_0_0_i_519_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.294 r  cpu/alu/mem_reg_0_255_0_0_i_453/CO[3]
                         net (fo=1, routed)           0.000   121.294    cpu/alu/mem_reg_0_255_0_0_i_453_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.408 r  cpu/alu/mem_reg_0_255_0_0_i_392/CO[3]
                         net (fo=1, routed)           0.000   121.408    cpu/alu/mem_reg_0_255_0_0_i_392_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.522 r  cpu/alu/mem_reg_0_255_0_0_i_336/CO[3]
                         net (fo=1, routed)           0.000   121.522    cpu/alu/mem_reg_0_255_0_0_i_336_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.636 r  cpu/alu/mem_reg_0_255_0_0_i_267/CO[3]
                         net (fo=1, routed)           0.000   121.636    cpu/alu/mem_reg_0_255_0_0_i_267_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.750 r  cpu/alu/mem_reg_0_255_0_0_i_244/CO[3]
                         net (fo=1, routed)           0.000   121.750    cpu/alu/mem_reg_0_255_0_0_i_244_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.907 r  cpu/alu/mem_reg_0_255_0_0_i_150/CO[1]
                         net (fo=36, routed)          1.954   123.861    cpu/alu/data4[6]
    SLICE_X20Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.190 r  cpu/alu/mem_reg_0_255_0_0_i_725/O
                         net (fo=1, routed)           0.000   124.190    cpu/alu/mem_reg_0_255_0_0_i_725_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.740 r  cpu/alu/mem_reg_0_255_0_0_i_661/CO[3]
                         net (fo=1, routed)           0.000   124.740    cpu/alu/mem_reg_0_255_0_0_i_661_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.854 r  cpu/alu/mem_reg_0_255_0_0_i_585/CO[3]
                         net (fo=1, routed)           0.000   124.854    cpu/alu/mem_reg_0_255_0_0_i_585_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.968 r  cpu/alu/mem_reg_0_255_0_0_i_514/CO[3]
                         net (fo=1, routed)           0.000   124.968    cpu/alu/mem_reg_0_255_0_0_i_514_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.082 r  cpu/alu/mem_reg_0_255_0_0_i_448/CO[3]
                         net (fo=1, routed)           0.000   125.082    cpu/alu/mem_reg_0_255_0_0_i_448_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.196 r  cpu/alu/mem_reg_0_255_0_0_i_387/CO[3]
                         net (fo=1, routed)           0.000   125.196    cpu/alu/mem_reg_0_255_0_0_i_387_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.310 r  cpu/alu/mem_reg_0_255_0_0_i_331/CO[3]
                         net (fo=1, routed)           0.000   125.310    cpu/alu/mem_reg_0_255_0_0_i_331_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.424 r  cpu/alu/mem_reg_0_255_0_0_i_262/CO[3]
                         net (fo=1, routed)           0.000   125.424    cpu/alu/mem_reg_0_255_0_0_i_262_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.538 r  cpu/alu/mem_reg_0_255_0_0_i_163/CO[3]
                         net (fo=1, routed)           0.000   125.538    cpu/alu/mem_reg_0_255_0_0_i_163_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.695 r  cpu/alu/mem_reg_0_255_0_0_i_154/CO[1]
                         net (fo=36, routed)          1.559   127.254    cpu/alu/data4[5]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.329   127.583 r  cpu/alu/mem_reg_0_255_0_0_i_722/O
                         net (fo=1, routed)           0.000   127.583    cpu/alu/mem_reg_0_255_0_0_i_722_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.133 r  cpu/alu/mem_reg_0_255_0_0_i_660/CO[3]
                         net (fo=1, routed)           0.000   128.133    cpu/alu/mem_reg_0_255_0_0_i_660_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.247 r  cpu/alu/mem_reg_0_255_0_0_i_584/CO[3]
                         net (fo=1, routed)           0.000   128.247    cpu/alu/mem_reg_0_255_0_0_i_584_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.361 r  cpu/alu/mem_reg_0_255_0_0_i_513/CO[3]
                         net (fo=1, routed)           0.000   128.361    cpu/alu/mem_reg_0_255_0_0_i_513_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.475 r  cpu/alu/mem_reg_0_255_0_0_i_447/CO[3]
                         net (fo=1, routed)           0.000   128.475    cpu/alu/mem_reg_0_255_0_0_i_447_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.589 r  cpu/alu/mem_reg_0_255_0_0_i_386/CO[3]
                         net (fo=1, routed)           0.000   128.589    cpu/alu/mem_reg_0_255_0_0_i_386_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.703 r  cpu/alu/mem_reg_0_255_0_0_i_330/CO[3]
                         net (fo=1, routed)           0.000   128.703    cpu/alu/mem_reg_0_255_0_0_i_330_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.817 r  cpu/alu/mem_reg_0_255_0_0_i_261/CO[3]
                         net (fo=1, routed)           0.000   128.817    cpu/alu/mem_reg_0_255_0_0_i_261_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.931 r  cpu/alu/mem_reg_0_255_0_0_i_162/CO[3]
                         net (fo=1, routed)           0.000   128.931    cpu/alu/mem_reg_0_255_0_0_i_162_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.088 r  cpu/alu/mem_reg_0_255_0_0_i_86/CO[1]
                         net (fo=36, routed)          1.712   130.800    cpu/alu/data4[4]
    SLICE_X24Y25         LUT3 (Prop_lut3_I0_O)        0.329   131.129 r  cpu/alu/mem_reg_0_255_0_0_i_734/O
                         net (fo=1, routed)           0.000   131.129    cpu/alu/mem_reg_0_255_0_0_i_734_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.679 r  cpu/alu/mem_reg_0_255_0_0_i_680/CO[3]
                         net (fo=1, routed)           0.000   131.679    cpu/alu/mem_reg_0_255_0_0_i_680_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.793 r  cpu/alu/mem_reg_0_255_0_0_i_604/CO[3]
                         net (fo=1, routed)           0.000   131.793    cpu/alu/mem_reg_0_255_0_0_i_604_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.907 r  cpu/alu/mem_reg_0_255_0_0_i_533/CO[3]
                         net (fo=1, routed)           0.000   131.907    cpu/alu/mem_reg_0_255_0_0_i_533_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.021 r  cpu/alu/mem_reg_0_255_0_0_i_467/CO[3]
                         net (fo=1, routed)           0.000   132.021    cpu/alu/mem_reg_0_255_0_0_i_467_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.135 r  cpu/alu/mem_reg_0_255_0_0_i_406/CO[3]
                         net (fo=1, routed)           0.000   132.135    cpu/alu/mem_reg_0_255_0_0_i_406_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.249 r  cpu/alu/mem_reg_0_255_0_0_i_346/CO[3]
                         net (fo=1, routed)           0.000   132.249    cpu/alu/mem_reg_0_255_0_0_i_346_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.363 r  cpu/alu/mem_reg_0_255_0_0_i_277/CO[3]
                         net (fo=1, routed)           0.000   132.363    cpu/alu/mem_reg_0_255_0_0_i_277_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.477 r  cpu/alu/mem_reg_0_255_0_0_i_177/CO[3]
                         net (fo=1, routed)           0.000   132.477    cpu/alu/mem_reg_0_255_0_0_i_177_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   132.634 r  cpu/alu/mem_reg_0_255_0_0_i_92/CO[1]
                         net (fo=36, routed)          2.415   135.049    cpu/alu/data4[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I0_O)        0.329   135.378 r  cpu/alu/mem_reg_0_255_0_0_i_735/O
                         net (fo=1, routed)           0.000   135.378    cpu/alu/mem_reg_0_255_0_0_i_735_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   135.779 r  cpu/alu/mem_reg_0_255_0_0_i_685/CO[3]
                         net (fo=1, routed)           0.009   135.788    cpu/alu/mem_reg_0_255_0_0_i_685_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.902 r  cpu/alu/mem_reg_0_255_0_0_i_609/CO[3]
                         net (fo=1, routed)           0.000   135.902    cpu/alu/mem_reg_0_255_0_0_i_609_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.016 r  cpu/alu/mem_reg_0_255_0_0_i_538/CO[3]
                         net (fo=1, routed)           0.000   136.016    cpu/alu/mem_reg_0_255_0_0_i_538_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.130 r  cpu/alu/mem_reg_0_255_0_0_i_472/CO[3]
                         net (fo=1, routed)           0.000   136.130    cpu/alu/mem_reg_0_255_0_0_i_472_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.244 r  cpu/alu/mem_reg_0_255_0_0_i_411/CO[3]
                         net (fo=1, routed)           0.000   136.244    cpu/alu/mem_reg_0_255_0_0_i_411_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.358 r  cpu/alu/mem_reg_0_255_0_0_i_351/CO[3]
                         net (fo=1, routed)           0.000   136.358    cpu/alu/mem_reg_0_255_0_0_i_351_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.472 r  cpu/alu/mem_reg_0_255_0_0_i_288/CO[3]
                         net (fo=1, routed)           0.000   136.472    cpu/alu/mem_reg_0_255_0_0_i_288_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.586 r  cpu/alu/mem_reg_0_255_0_0_i_183/CO[3]
                         net (fo=1, routed)           0.000   136.586    cpu/alu/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   136.743 r  cpu/alu/mem_reg_0_255_0_0_i_96/CO[1]
                         net (fo=36, routed)          2.061   138.804    cpu/alu/data4[2]
    SLICE_X23Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   139.589 r  cpu/alu/registers_reg[1][1]_i_50/CO[3]
                         net (fo=1, routed)           0.009   139.598    cpu/alu/registers_reg[1][1]_i_50_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.712 r  cpu/alu/registers_reg[1][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   139.712    cpu/alu/registers_reg[1][1]_i_45_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.826 r  cpu/alu/registers_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   139.826    cpu/alu/registers_reg[1][1]_i_40_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.940 r  cpu/alu/registers_reg[1][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   139.940    cpu/alu/registers_reg[1][1]_i_35_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.054 r  cpu/alu/registers_reg[1][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   140.054    cpu/alu/registers_reg[1][1]_i_30_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.168 r  cpu/alu/registers_reg[1][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   140.168    cpu/alu/registers_reg[1][1]_i_25_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.282 r  cpu/alu/registers_reg[1][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   140.282    cpu/alu/registers_reg[1][1]_i_18_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.396 r  cpu/alu/registers_reg[1][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   140.396    cpu/alu/registers_reg[1][1]_i_13_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   140.553 r  cpu/alu/registers_reg[1][1]_i_10/CO[1]
                         net (fo=36, routed)          2.432   142.984    cpu/alu/data4[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.329   143.313 r  cpu/alu/registers[1][0]_i_125/O
                         net (fo=1, routed)           0.000   143.313    cpu/alu/registers[1][0]_i_125_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.863 r  cpu/alu/registers_reg[1][0]_i_118/CO[3]
                         net (fo=1, routed)           0.009   143.872    cpu/alu/registers_reg[1][0]_i_118_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.986 r  cpu/alu/registers_reg[1][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   143.986    cpu/alu/registers_reg[1][0]_i_113_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.100 r  cpu/alu/registers_reg[1][0]_i_108/CO[3]
                         net (fo=1, routed)           0.000   144.100    cpu/alu/registers_reg[1][0]_i_108_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.214 r  cpu/alu/registers_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000   144.214    cpu/alu/registers_reg[1][0]_i_103_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.328 r  cpu/alu/registers_reg[1][0]_i_98/CO[3]
                         net (fo=1, routed)           0.000   144.328    cpu/alu/registers_reg[1][0]_i_98_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.442 r  cpu/alu/registers_reg[1][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000   144.442    cpu/alu/registers_reg[1][0]_i_79_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.556 r  cpu/alu/registers_reg[1][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   144.556    cpu/alu/registers_reg[1][0]_i_55_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.670 r  cpu/alu/registers_reg[1][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   144.670    cpu/alu/registers_reg[1][0]_i_34_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   144.941 f  cpu/alu/registers_reg[1][0]_i_13/CO[0]
                         net (fo=1, routed)           1.160   146.102    cpu/regfile/data4[0]
    SLICE_X17Y25         LUT6 (Prop_lut6_I5_O)        0.373   146.475 f  cpu/regfile/registers[1][0]_i_7/O
                         net (fo=1, routed)           0.840   147.314    cpu/register_PC/reg_data_reg[0]_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I3_O)        0.124   147.438 f  cpu/register_PC/registers[1][0]_i_3/O
                         net (fo=8, routed)           1.768   149.206    cpu/register_PC/ALURet[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.119   149.325 f  cpu/register_PC/registers[1][7]_i_4/O
                         net (fo=10, routed)          1.635   150.960    cpu/ram/registers_reg[30][3]
    SLICE_X43Y35         LUT4 (Prop_lut4_I1_O)        0.332   151.292 f  cpu/ram/SEG_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.915   152.208    cpu/register_PC/SEG_OBUF[6]_inst_i_11_2
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.124   152.332 r  cpu/register_PC/SEG_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           1.007   153.339    cpu/register_PC/SEG_OBUF[6]_inst_i_43_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.124   153.463 f  cpu/register_PC/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.759   154.222    cpu/register_PC/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I0_O)        0.124   154.346 f  cpu/register_PC/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.078   156.424    cpu/register_PC/LedSplitData[1]
    SLICE_X0Y51          LUT4 (Prop_lut4_I2_O)        0.154   156.578 r  cpu/register_PC/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.445   159.023    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.737   162.759 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000   162.759    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        162.286ns  (logic 64.077ns (39.484%)  route 98.210ns (60.516%))
  Logic Levels:           332  (CARRY4=284 FDRE=1 LUT1=1 LUT2=2 LUT3=29 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[9]/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/register_PC/reg_data_reg[9]/Q
                         net (fo=201, routed)         4.717     5.173    cpu/register_PC/PC[7]
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.146     5.319 r  cpu/register_PC/reg_data[31]_i_86/O
                         net (fo=1, routed)           0.986     6.305    cpu/ROM_instruction/i_/reg_data_reg[31]_i_38_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.328     6.633 r  cpu/ROM_instruction/i_/reg_data[31]_i_67/O
                         net (fo=1, routed)           0.000     6.633    cpu/ROM_instruction/i_/reg_data[31]_i_67_n_0
    SLICE_X11Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     6.845 r  cpu/ROM_instruction/i_/reg_data_reg[31]_i_38/O
                         net (fo=5, routed)           0.344     7.189    cpu/register_PC/mem_reg_0_255_0_0_i_100_2
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.488 f  cpu/register_PC/reg_data[31]_i_18/O
                         net (fo=37, routed)          2.115     9.603    cpu/register_PC/reg_data[31]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.727 f  cpu/register_PC/reg_data[31]_i_7/O
                         net (fo=8, routed)           1.301    11.028    cpu/register_PC/ecall
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.149    11.177 r  cpu/register_PC/mem_reg_0_255_0_0_i_42/O
                         net (fo=128, routed)         5.275    16.451    cpu/regfile/R2_wire[2]
    SLICE_X49Y40         MUXF7 (Prop_muxf7_S_O)       0.504    16.955 f  cpu/regfile/mem_reg_0_255_18_18_i_2/O
                         net (fo=1, routed)           0.945    17.900    cpu/regfile/mem_reg_0_255_18_18_i_2_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.298    18.198 f  cpu/regfile/mem_reg_0_255_18_18_i_1/O
                         net (fo=19, routed)          2.279    20.477    cpu/register_PC/MDin[14]
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.124    20.601 f  cpu/register_PC/Result0__1_i_14/O
                         net (fo=43, routed)          3.190    23.791    cpu/alu/ALUB[18]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.915 r  cpu/alu/registers[1][31]_i_93/O
                         net (fo=1, routed)           0.000    23.915    cpu/alu/registers[1][31]_i_93_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.295 r  cpu/alu/registers_reg[1][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.295    cpu/alu/registers_reg[1][31]_i_78_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  cpu/alu/registers_reg[1][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.412    cpu/alu/registers_reg[1][31]_i_63_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  cpu/alu/registers_reg[1][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.529    cpu/alu/registers_reg[1][31]_i_44_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  cpu/alu/registers_reg[1][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.646    cpu/alu/registers_reg[1][31]_i_35_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.900 r  cpu/alu/registers_reg[1][31]_i_23/CO[0]
                         net (fo=36, routed)          1.558    26.458    cpu/alu/data4[31]
    SLICE_X13Y37         LUT3 (Prop_lut3_I0_O)        0.367    26.825 r  cpu/alu/registers[1][30]_i_58/O
                         net (fo=1, routed)           0.000    26.825    cpu/alu/registers[1][30]_i_58_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.375 r  cpu/alu/registers_reg[1][30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.375    cpu/alu/registers_reg[1][30]_i_51_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.489 r  cpu/alu/registers_reg[1][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.489    cpu/alu/registers_reg[1][30]_i_46_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  cpu/alu/registers_reg[1][30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    27.603    cpu/alu/registers_reg[1][30]_i_41_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.717 r  cpu/alu/registers_reg[1][30]_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.717    cpu/alu/registers_reg[1][30]_i_36_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.831 r  cpu/alu/registers_reg[1][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.831    cpu/alu/registers_reg[1][30]_i_31_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.945 r  cpu/alu/registers_reg[1][30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.945    cpu/alu/registers_reg[1][30]_i_26_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.059 r  cpu/alu/registers_reg[1][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.059    cpu/alu/registers_reg[1][30]_i_17_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  cpu/alu/registers_reg[1][30]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.173    cpu/alu/registers_reg[1][30]_i_11_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.330 r  cpu/alu/registers_reg[1][30]_i_8/CO[1]
                         net (fo=36, routed)          1.867    30.196    cpu/alu/data4[30]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.329    30.525 r  cpu/alu/registers[1][28]_i_97/O
                         net (fo=1, routed)           0.000    30.525    cpu/alu/registers[1][28]_i_97_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.058 r  cpu/alu/registers_reg[1][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    31.058    cpu/alu/registers_reg[1][28]_i_83_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.175 r  cpu/alu/registers_reg[1][28]_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.175    cpu/alu/registers_reg[1][28]_i_73_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.292 r  cpu/alu/registers_reg[1][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.292    cpu/alu/registers_reg[1][28]_i_63_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  cpu/alu/registers_reg[1][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.409    cpu/alu/registers_reg[1][28]_i_53_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  cpu/alu/registers_reg[1][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.526    cpu/alu/registers_reg[1][28]_i_43_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  cpu/alu/registers_reg[1][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.643    cpu/alu/registers_reg[1][28]_i_33_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  cpu/alu/registers_reg[1][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.760    cpu/alu/registers_reg[1][28]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  cpu/alu/registers_reg[1][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.877    cpu/alu/registers_reg[1][28]_i_12_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.034 r  cpu/alu/registers_reg[1][29]_i_10/CO[1]
                         net (fo=36, routed)          1.605    33.639    cpu/alu/data4[29]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    33.971 r  cpu/alu/registers[1][28]_i_94/O
                         net (fo=1, routed)           0.000    33.971    cpu/alu/registers[1][28]_i_94_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.521 r  cpu/alu/registers_reg[1][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.521    cpu/alu/registers_reg[1][28]_i_82_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.635 r  cpu/alu/registers_reg[1][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.635    cpu/alu/registers_reg[1][28]_i_72_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.749 r  cpu/alu/registers_reg[1][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.749    cpu/alu/registers_reg[1][28]_i_62_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.863 r  cpu/alu/registers_reg[1][28]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.863    cpu/alu/registers_reg[1][28]_i_52_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.977 r  cpu/alu/registers_reg[1][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.977    cpu/alu/registers_reg[1][28]_i_42_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.091 r  cpu/alu/registers_reg[1][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.091    cpu/alu/registers_reg[1][28]_i_32_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.205 r  cpu/alu/registers_reg[1][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.205    cpu/alu/registers_reg[1][28]_i_18_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.319 r  cpu/alu/registers_reg[1][28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.319    cpu/alu/registers_reg[1][28]_i_11_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.476 r  cpu/alu/registers_reg[1][28]_i_8/CO[1]
                         net (fo=36, routed)          2.250    37.727    cpu/alu/data4[28]
    SLICE_X16Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.056 r  cpu/alu/registers[1][27]_i_67/O
                         net (fo=1, routed)           0.000    38.056    cpu/alu/registers[1][27]_i_67_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.454 r  cpu/alu/registers_reg[1][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    38.454    cpu/alu/registers_reg[1][27]_i_61_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.568 r  cpu/alu/registers_reg[1][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    38.568    cpu/alu/registers_reg[1][27]_i_56_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.682 r  cpu/alu/registers_reg[1][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    38.682    cpu/alu/registers_reg[1][27]_i_51_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.796 r  cpu/alu/registers_reg[1][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    38.796    cpu/alu/registers_reg[1][27]_i_46_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.910 r  cpu/alu/registers_reg[1][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.910    cpu/alu/registers_reg[1][27]_i_41_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.024 r  cpu/alu/registers_reg[1][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.024    cpu/alu/registers_reg[1][27]_i_36_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.138 r  cpu/alu/registers_reg[1][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.138    cpu/alu/registers_reg[1][27]_i_27_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.252 r  cpu/alu/registers_reg[1][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.252    cpu/alu/registers_reg[1][27]_i_21_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.409 r  cpu/alu/registers_reg[1][27]_i_10/CO[1]
                         net (fo=36, routed)          1.912    41.320    cpu/alu/data4[27]
    SLICE_X17Y36         LUT3 (Prop_lut3_I0_O)        0.329    41.649 r  cpu/alu/registers[1][26]_i_60/O
                         net (fo=1, routed)           0.000    41.649    cpu/alu/registers[1][26]_i_60_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.199 r  cpu/alu/registers_reg[1][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.199    cpu/alu/registers_reg[1][26]_i_53_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.313 r  cpu/alu/registers_reg[1][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.313    cpu/alu/registers_reg[1][26]_i_48_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.427 r  cpu/alu/registers_reg[1][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.427    cpu/alu/registers_reg[1][26]_i_43_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.541 r  cpu/alu/registers_reg[1][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    42.541    cpu/alu/registers_reg[1][26]_i_38_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.655 r  cpu/alu/registers_reg[1][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.655    cpu/alu/registers_reg[1][26]_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.769 r  cpu/alu/registers_reg[1][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.769    cpu/alu/registers_reg[1][26]_i_25_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.883 r  cpu/alu/registers_reg[1][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.883    cpu/alu/registers_reg[1][26]_i_17_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.997 r  cpu/alu/registers_reg[1][26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.997    cpu/alu/registers_reg[1][26]_i_11_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.154 r  cpu/alu/registers_reg[1][26]_i_8/CO[1]
                         net (fo=36, routed)          2.046    45.201    cpu/alu/data4[26]
    SLICE_X19Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.530 r  cpu/alu/registers[1][25]_i_58/O
                         net (fo=1, routed)           0.000    45.530    cpu/alu/registers[1][25]_i_58_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.931 r  cpu/alu/registers_reg[1][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    45.931    cpu/alu/registers_reg[1][25]_i_53_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  cpu/alu/registers_reg[1][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.045    cpu/alu/registers_reg[1][25]_i_48_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.159 r  cpu/alu/registers_reg[1][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.159    cpu/alu/registers_reg[1][25]_i_43_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.273 r  cpu/alu/registers_reg[1][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.273    cpu/alu/registers_reg[1][25]_i_38_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  cpu/alu/registers_reg[1][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.387    cpu/alu/registers_reg[1][25]_i_33_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  cpu/alu/registers_reg[1][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.501    cpu/alu/registers_reg[1][25]_i_25_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.615 r  cpu/alu/registers_reg[1][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.615    cpu/alu/registers_reg[1][25]_i_17_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.729 r  cpu/alu/registers_reg[1][25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.729    cpu/alu/registers_reg[1][25]_i_11_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.886 r  cpu/alu/registers_reg[1][25]_i_8/CO[1]
                         net (fo=36, routed)          2.267    49.153    cpu/alu/data4[25]
    SLICE_X21Y37         LUT3 (Prop_lut3_I0_O)        0.329    49.482 r  cpu/alu/registers[1][24]_i_54/O
                         net (fo=1, routed)           0.000    49.482    cpu/alu/registers[1][24]_i_54_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.032 r  cpu/alu/registers_reg[1][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.032    cpu/alu/registers_reg[1][24]_i_47_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.146 r  cpu/alu/registers_reg[1][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.146    cpu/alu/registers_reg[1][24]_i_42_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.260 r  cpu/alu/registers_reg[1][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.260    cpu/alu/registers_reg[1][24]_i_37_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  cpu/alu/registers_reg[1][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.374    cpu/alu/registers_reg[1][24]_i_32_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  cpu/alu/registers_reg[1][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.488    cpu/alu/registers_reg[1][24]_i_27_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  cpu/alu/registers_reg[1][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.602    cpu/alu/registers_reg[1][24]_i_22_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  cpu/alu/registers_reg[1][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.716    cpu/alu/registers_reg[1][24]_i_17_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  cpu/alu/registers_reg[1][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.830    cpu/alu/registers_reg[1][24]_i_11_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.987 r  cpu/alu/registers_reg[1][24]_i_8/CO[1]
                         net (fo=36, routed)          2.240    53.228    cpu/alu/data4[24]
    SLICE_X23Y37         LUT3 (Prop_lut3_I0_O)        0.329    53.557 r  cpu/alu/registers[1][23]_i_67/O
                         net (fo=1, routed)           0.000    53.557    cpu/alu/registers[1][23]_i_67_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.958 r  cpu/alu/registers_reg[1][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.958    cpu/alu/registers_reg[1][23]_i_62_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.072 r  cpu/alu/registers_reg[1][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    54.072    cpu/alu/registers_reg[1][23]_i_57_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.186 r  cpu/alu/registers_reg[1][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    54.186    cpu/alu/registers_reg[1][23]_i_52_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  cpu/alu/registers_reg[1][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.300    cpu/alu/registers_reg[1][23]_i_47_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  cpu/alu/registers_reg[1][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.414    cpu/alu/registers_reg[1][23]_i_42_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  cpu/alu/registers_reg[1][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.528    cpu/alu/registers_reg[1][23]_i_37_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  cpu/alu/registers_reg[1][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.642    cpu/alu/registers_reg[1][23]_i_28_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  cpu/alu/registers_reg[1][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.756    cpu/alu/registers_reg[1][23]_i_21_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.913 r  cpu/alu/registers_reg[1][23]_i_10/CO[1]
                         net (fo=36, routed)          1.945    56.858    cpu/alu/data4[23]
    SLICE_X24Y38         LUT3 (Prop_lut3_I0_O)        0.329    57.187 r  cpu/alu/registers[1][22]_i_54/O
                         net (fo=1, routed)           0.000    57.187    cpu/alu/registers[1][22]_i_54_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.585 r  cpu/alu/registers_reg[1][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.585    cpu/alu/registers_reg[1][22]_i_48_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.699 r  cpu/alu/registers_reg[1][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    57.699    cpu/alu/registers_reg[1][22]_i_43_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.813 r  cpu/alu/registers_reg[1][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.813    cpu/alu/registers_reg[1][22]_i_38_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.927 r  cpu/alu/registers_reg[1][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.927    cpu/alu/registers_reg[1][22]_i_33_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.041 r  cpu/alu/registers_reg[1][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.041    cpu/alu/registers_reg[1][22]_i_28_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.155 r  cpu/alu/registers_reg[1][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.155    cpu/alu/registers_reg[1][22]_i_23_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.269 r  cpu/alu/registers_reg[1][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    58.269    cpu/alu/registers_reg[1][22]_i_17_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.383 r  cpu/alu/registers_reg[1][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    58.383    cpu/alu/registers_reg[1][22]_i_11_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.540 r  cpu/alu/registers_reg[1][22]_i_8/CO[1]
                         net (fo=36, routed)          2.244    60.783    cpu/alu/data4[22]
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.329    61.112 r  cpu/alu/registers[1][21]_i_53/O
                         net (fo=1, routed)           0.000    61.112    cpu/alu/registers[1][21]_i_53_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.513 r  cpu/alu/registers_reg[1][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.513    cpu/alu/registers_reg[1][21]_i_48_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.627 r  cpu/alu/registers_reg[1][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.627    cpu/alu/registers_reg[1][21]_i_43_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.741 r  cpu/alu/registers_reg[1][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.741    cpu/alu/registers_reg[1][21]_i_38_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.855 r  cpu/alu/registers_reg[1][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.855    cpu/alu/registers_reg[1][21]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.969 r  cpu/alu/registers_reg[1][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.969    cpu/alu/registers_reg[1][21]_i_28_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.083 r  cpu/alu/registers_reg[1][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.083    cpu/alu/registers_reg[1][21]_i_23_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.197 r  cpu/alu/registers_reg[1][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.197    cpu/alu/registers_reg[1][21]_i_17_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.311 r  cpu/alu/registers_reg[1][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    62.311    cpu/alu/registers_reg[1][21]_i_11_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.468 r  cpu/alu/registers_reg[1][21]_i_8/CO[1]
                         net (fo=36, routed)          2.154    64.623    cpu/alu/data4[21]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.408 r  cpu/alu/registers_reg[1][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.408    cpu/alu/registers_reg[1][20]_i_49_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  cpu/alu/registers_reg[1][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.522    cpu/alu/registers_reg[1][20]_i_44_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  cpu/alu/registers_reg[1][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.636    cpu/alu/registers_reg[1][20]_i_39_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  cpu/alu/registers_reg[1][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.750    cpu/alu/registers_reg[1][20]_i_34_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.864 r  cpu/alu/registers_reg[1][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.864    cpu/alu/registers_reg[1][20]_i_29_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.978 r  cpu/alu/registers_reg[1][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.978    cpu/alu/registers_reg[1][20]_i_24_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.092 r  cpu/alu/registers_reg[1][20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.092    cpu/alu/registers_reg[1][20]_i_17_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.206 r  cpu/alu/registers_reg[1][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.206    cpu/alu/registers_reg[1][20]_i_11_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.363 r  cpu/alu/registers_reg[1][20]_i_8/CO[1]
                         net (fo=36, routed)          2.053    68.415    cpu/alu/data4[20]
    SLICE_X33Y37         LUT3 (Prop_lut3_I0_O)        0.329    68.744 r  cpu/alu/registers[1][19]_i_69/O
                         net (fo=1, routed)           0.000    68.744    cpu/alu/registers[1][19]_i_69_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.142 r  cpu/alu/registers_reg[1][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    69.142    cpu/alu/registers_reg[1][19]_i_63_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.256 r  cpu/alu/registers_reg[1][19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.256    cpu/alu/registers_reg[1][19]_i_58_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.370 r  cpu/alu/registers_reg[1][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.370    cpu/alu/registers_reg[1][19]_i_53_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.484 r  cpu/alu/registers_reg[1][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.484    cpu/alu/registers_reg[1][19]_i_48_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.598 r  cpu/alu/registers_reg[1][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.598    cpu/alu/registers_reg[1][19]_i_43_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.712 r  cpu/alu/registers_reg[1][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.712    cpu/alu/registers_reg[1][19]_i_38_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.826 r  cpu/alu/registers_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.826    cpu/alu/registers_reg[1][19]_i_28_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.940 r  cpu/alu/registers_reg[1][19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.940    cpu/alu/registers_reg[1][19]_i_21_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.097 r  cpu/alu/registers_reg[1][19]_i_10/CO[1]
                         net (fo=36, routed)          2.402    72.499    cpu/alu/data4[19]
    SLICE_X28Y37         LUT3 (Prop_lut3_I0_O)        0.329    72.828 r  cpu/alu/registers[1][18]_i_54/O
                         net (fo=1, routed)           0.000    72.828    cpu/alu/registers[1][18]_i_54_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.378 r  cpu/alu/registers_reg[1][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.378    cpu/alu/registers_reg[1][18]_i_47_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  cpu/alu/registers_reg[1][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.492    cpu/alu/registers_reg[1][18]_i_42_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  cpu/alu/registers_reg[1][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    73.606    cpu/alu/registers_reg[1][18]_i_37_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  cpu/alu/registers_reg[1][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.720    cpu/alu/registers_reg[1][18]_i_32_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.834 r  cpu/alu/registers_reg[1][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.834    cpu/alu/registers_reg[1][18]_i_27_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.948 r  cpu/alu/registers_reg[1][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.948    cpu/alu/registers_reg[1][18]_i_22_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.062 r  cpu/alu/registers_reg[1][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.062    cpu/alu/registers_reg[1][18]_i_17_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.176 r  cpu/alu/registers_reg[1][18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.176    cpu/alu/registers_reg[1][18]_i_11_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.333 r  cpu/alu/registers_reg[1][18]_i_8/CO[1]
                         net (fo=36, routed)          2.002    76.335    cpu/alu/data4[18]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.329    76.664 r  cpu/alu/mem_reg_0_255_0_0_i_716/O
                         net (fo=1, routed)           0.000    76.664    cpu/alu/mem_reg_0_255_0_0_i_716_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.214 r  cpu/alu/mem_reg_0_255_0_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    77.214    cpu/alu/mem_reg_0_255_0_0_i_650_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.328 r  cpu/alu/registers_reg[1][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.328    cpu/alu/registers_reg[1][17]_i_42_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.442 r  cpu/alu/registers_reg[1][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.442    cpu/alu/registers_reg[1][17]_i_37_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.556 r  cpu/alu/registers_reg[1][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.556    cpu/alu/registers_reg[1][17]_i_32_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.670 r  cpu/alu/registers_reg[1][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.670    cpu/alu/registers_reg[1][17]_i_27_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.784 r  cpu/alu/registers_reg[1][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.784    cpu/alu/registers_reg[1][17]_i_22_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.898 r  cpu/alu/registers_reg[1][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.898    cpu/alu/registers_reg[1][17]_i_17_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.012 r  cpu/alu/registers_reg[1][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    78.012    cpu/alu/registers_reg[1][17]_i_11_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.169 r  cpu/alu/registers_reg[1][17]_i_8/CO[1]
                         net (fo=36, routed)          2.266    80.435    cpu/alu/data4[17]
    SLICE_X31Y35         LUT3 (Prop_lut3_I0_O)        0.329    80.764 r  cpu/alu/mem_reg_0_255_0_0_i_711/O
                         net (fo=1, routed)           0.000    80.764    cpu/alu/mem_reg_0_255_0_0_i_711_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.165 r  cpu/alu/mem_reg_0_255_0_0_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.165    cpu/alu/mem_reg_0_255_0_0_i_645_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.279 r  cpu/alu/mem_reg_0_255_0_0_i_574/CO[3]
                         net (fo=1, routed)           0.000    81.279    cpu/alu/mem_reg_0_255_0_0_i_574_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.393 r  cpu/alu/registers_reg[1][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.393    cpu/alu/registers_reg[1][16]_i_37_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.507 r  cpu/alu/registers_reg[1][16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg[1][16]_i_32_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.621 r  cpu/alu/registers_reg[1][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.621    cpu/alu/registers_reg[1][16]_i_27_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.735 r  cpu/alu/registers_reg[1][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.735    cpu/alu/registers_reg[1][16]_i_22_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.849 r  cpu/alu/registers_reg[1][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.849    cpu/alu/registers_reg[1][16]_i_17_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.963 r  cpu/alu/registers_reg[1][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    81.963    cpu/alu/registers_reg[1][16]_i_11_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.120 r  cpu/alu/registers_reg[1][16]_i_8/CO[1]
                         net (fo=36, routed)          1.995    84.116    cpu/alu/data4[16]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.329    84.445 r  cpu/alu/mem_reg_0_255_0_0_i_710/O
                         net (fo=1, routed)           0.000    84.445    cpu/alu/mem_reg_0_255_0_0_i_710_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.995 r  cpu/alu/mem_reg_0_255_0_0_i_640/CO[3]
                         net (fo=1, routed)           0.000    84.995    cpu/alu/mem_reg_0_255_0_0_i_640_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  cpu/alu/mem_reg_0_255_0_0_i_569/CO[3]
                         net (fo=1, routed)           0.000    85.109    cpu/alu/mem_reg_0_255_0_0_i_569_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  cpu/alu/mem_reg_0_255_0_0_i_503/CO[3]
                         net (fo=1, routed)           0.000    85.223    cpu/alu/mem_reg_0_255_0_0_i_503_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  cpu/alu/registers_reg[1][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    85.337    cpu/alu/registers_reg[1][15]_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  cpu/alu/registers_reg[1][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.451    cpu/alu/registers_reg[1][15]_i_37_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  cpu/alu/registers_reg[1][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    85.565    cpu/alu/registers_reg[1][15]_i_32_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  cpu/alu/registers_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.679    cpu/alu/registers_reg[1][15]_i_27_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.793 r  cpu/alu/registers_reg[1][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.793    cpu/alu/registers_reg[1][15]_i_21_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.950 r  cpu/alu/registers_reg[1][15]_i_10/CO[1]
                         net (fo=36, routed)          2.104    88.053    cpu/alu/data4[15]
    SLICE_X36Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.838 r  cpu/alu/mem_reg_0_255_0_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    88.838    cpu/alu/mem_reg_0_255_0_0_i_635_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.952 r  cpu/alu/mem_reg_0_255_0_0_i_564/CO[3]
                         net (fo=1, routed)           0.000    88.952    cpu/alu/mem_reg_0_255_0_0_i_564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.066 r  cpu/alu/mem_reg_0_255_0_0_i_498/CO[3]
                         net (fo=1, routed)           0.000    89.066    cpu/alu/mem_reg_0_255_0_0_i_498_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.180 r  cpu/alu/mem_reg_0_255_0_0_i_437/CO[3]
                         net (fo=1, routed)           0.000    89.180    cpu/alu/mem_reg_0_255_0_0_i_437_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.294 r  cpu/alu/registers_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    89.294    cpu/alu/registers_reg[1][14]_i_27_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.408 r  cpu/alu/registers_reg[1][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.408    cpu/alu/registers_reg[1][14]_i_22_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.522 r  cpu/alu/registers_reg[1][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.522    cpu/alu/registers_reg[1][14]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.636 r  cpu/alu/registers_reg[1][14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.636    cpu/alu/registers_reg[1][14]_i_11_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.793 r  cpu/alu/registers_reg[1][14]_i_8/CO[1]
                         net (fo=36, routed)          2.123    91.916    cpu/alu/data4[14]
    SLICE_X30Y30         LUT3 (Prop_lut3_I0_O)        0.329    92.245 r  cpu/alu/mem_reg_0_255_0_0_i_704/O
                         net (fo=1, routed)           0.000    92.245    cpu/alu/mem_reg_0_255_0_0_i_704_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.778 r  cpu/alu/mem_reg_0_255_0_0_i_630/CO[3]
                         net (fo=1, routed)           0.000    92.778    cpu/alu/mem_reg_0_255_0_0_i_630_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  cpu/alu/mem_reg_0_255_0_0_i_559/CO[3]
                         net (fo=1, routed)           0.000    92.895    cpu/alu/mem_reg_0_255_0_0_i_559_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  cpu/alu/mem_reg_0_255_0_0_i_493/CO[3]
                         net (fo=1, routed)           0.000    93.012    cpu/alu/mem_reg_0_255_0_0_i_493_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  cpu/alu/mem_reg_0_255_0_0_i_432/CO[3]
                         net (fo=1, routed)           0.000    93.129    cpu/alu/mem_reg_0_255_0_0_i_432_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  cpu/alu/mem_reg_0_255_0_0_i_372/CO[3]
                         net (fo=1, routed)           0.000    93.246    cpu/alu/mem_reg_0_255_0_0_i_372_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.363 r  cpu/alu/registers_reg[1][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.363    cpu/alu/registers_reg[1][13]_i_22_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.480 r  cpu/alu/registers_reg[1][13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.480    cpu/alu/registers_reg[1][13]_i_17_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.597 r  cpu/alu/registers_reg[1][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.597    cpu/alu/registers_reg[1][13]_i_11_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.754 r  cpu/alu/registers_reg[1][13]_i_8/CO[1]
                         net (fo=36, routed)          2.008    95.762    cpu/alu/data4[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.332    96.094 r  cpu/alu/mem_reg_0_255_0_0_i_701/O
                         net (fo=1, routed)           0.000    96.094    cpu/alu/mem_reg_0_255_0_0_i_701_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.644 r  cpu/alu/mem_reg_0_255_0_0_i_625/CO[3]
                         net (fo=1, routed)           0.000    96.644    cpu/alu/mem_reg_0_255_0_0_i_625_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.758 r  cpu/alu/mem_reg_0_255_0_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.758    cpu/alu/mem_reg_0_255_0_0_i_554_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.872 r  cpu/alu/mem_reg_0_255_0_0_i_488/CO[3]
                         net (fo=1, routed)           0.000    96.872    cpu/alu/mem_reg_0_255_0_0_i_488_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.986 r  cpu/alu/mem_reg_0_255_0_0_i_427/CO[3]
                         net (fo=1, routed)           0.000    96.986    cpu/alu/mem_reg_0_255_0_0_i_427_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.100 r  cpu/alu/mem_reg_0_255_0_0_i_367/CO[3]
                         net (fo=1, routed)           0.000    97.100    cpu/alu/mem_reg_0_255_0_0_i_367_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.214 r  cpu/alu/mem_reg_0_255_0_0_i_309/CO[3]
                         net (fo=1, routed)           0.000    97.214    cpu/alu/mem_reg_0_255_0_0_i_309_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.328 r  cpu/alu/registers_reg[1][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.328    cpu/alu/registers_reg[1][12]_i_17_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.442 r  cpu/alu/registers_reg[1][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.442    cpu/alu/registers_reg[1][12]_i_11_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.599 r  cpu/alu/registers_reg[1][12]_i_8/CO[1]
                         net (fo=36, routed)          2.562   100.161    cpu/alu/data4[12]
    SLICE_X33Y28         LUT3 (Prop_lut3_I0_O)        0.329   100.490 r  cpu/alu/mem_reg_0_255_0_0_i_697/O
                         net (fo=1, routed)           0.000   100.490    cpu/alu/mem_reg_0_255_0_0_i_697_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   100.888 r  cpu/alu/mem_reg_0_255_0_0_i_620/CO[3]
                         net (fo=1, routed)           0.000   100.888    cpu/alu/mem_reg_0_255_0_0_i_620_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.002 r  cpu/alu/mem_reg_0_255_0_0_i_549/CO[3]
                         net (fo=1, routed)           0.000   101.002    cpu/alu/mem_reg_0_255_0_0_i_549_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.116 r  cpu/alu/mem_reg_0_255_0_0_i_483/CO[3]
                         net (fo=1, routed)           0.000   101.116    cpu/alu/mem_reg_0_255_0_0_i_483_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.230 r  cpu/alu/mem_reg_0_255_0_0_i_422/CO[3]
                         net (fo=1, routed)           0.000   101.230    cpu/alu/mem_reg_0_255_0_0_i_422_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.344 r  cpu/alu/mem_reg_0_255_0_0_i_362/CO[3]
                         net (fo=1, routed)           0.000   101.344    cpu/alu/mem_reg_0_255_0_0_i_362_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.458 r  cpu/alu/mem_reg_0_255_0_0_i_300/CO[3]
                         net (fo=1, routed)           0.000   101.458    cpu/alu/mem_reg_0_255_0_0_i_300_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.572 r  cpu/alu/mem_reg_0_255_0_0_i_212/CO[3]
                         net (fo=1, routed)           0.000   101.572    cpu/alu/mem_reg_0_255_0_0_i_212_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.686 r  cpu/alu/mem_reg_0_255_0_0_i_209/CO[3]
                         net (fo=1, routed)           0.000   101.686    cpu/alu/mem_reg_0_255_0_0_i_209_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.843 r  cpu/alu/registers_reg[1][11]_i_10/CO[1]
                         net (fo=36, routed)          2.513   104.356    cpu/alu/data4[11]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.329   104.685 r  cpu/alu/mem_reg_0_255_0_0_i_695/O
                         net (fo=1, routed)           0.000   104.685    cpu/alu/mem_reg_0_255_0_0_i_695_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.235 r  cpu/alu/mem_reg_0_255_0_0_i_615/CO[3]
                         net (fo=1, routed)           0.000   105.235    cpu/alu/mem_reg_0_255_0_0_i_615_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.349 r  cpu/alu/mem_reg_0_255_0_0_i_544/CO[3]
                         net (fo=1, routed)           0.000   105.349    cpu/alu/mem_reg_0_255_0_0_i_544_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.463 r  cpu/alu/mem_reg_0_255_0_0_i_478/CO[3]
                         net (fo=1, routed)           0.000   105.463    cpu/alu/mem_reg_0_255_0_0_i_478_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.577 r  cpu/alu/mem_reg_0_255_0_0_i_417/CO[3]
                         net (fo=1, routed)           0.000   105.577    cpu/alu/mem_reg_0_255_0_0_i_417_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.691 r  cpu/alu/mem_reg_0_255_0_0_i_357/CO[3]
                         net (fo=1, routed)           0.000   105.691    cpu/alu/mem_reg_0_255_0_0_i_357_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.805 r  cpu/alu/mem_reg_0_255_0_0_i_295/CO[3]
                         net (fo=1, routed)           0.000   105.805    cpu/alu/mem_reg_0_255_0_0_i_295_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.919 r  cpu/alu/mem_reg_0_255_0_0_i_204/CO[3]
                         net (fo=1, routed)           0.000   105.919    cpu/alu/mem_reg_0_255_0_0_i_204_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.033 r  cpu/alu/mem_reg_0_255_0_0_i_122/CO[3]
                         net (fo=1, routed)           0.000   106.033    cpu/alu/mem_reg_0_255_0_0_i_122_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.190 r  cpu/alu/mem_reg_0_255_0_0_i_121/CO[1]
                         net (fo=36, routed)          1.768   107.958    cpu/alu/data4[10]
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.329   108.287 r  cpu/alu/mem_reg_0_255_0_0_i_692/O
                         net (fo=1, routed)           0.000   108.287    cpu/alu/mem_reg_0_255_0_0_i_692_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.837 r  cpu/alu/mem_reg_0_255_0_0_i_614/CO[3]
                         net (fo=1, routed)           0.000   108.837    cpu/alu/mem_reg_0_255_0_0_i_614_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.951 r  cpu/alu/mem_reg_0_255_0_0_i_543/CO[3]
                         net (fo=1, routed)           0.000   108.951    cpu/alu/mem_reg_0_255_0_0_i_543_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.065 r  cpu/alu/mem_reg_0_255_0_0_i_477/CO[3]
                         net (fo=1, routed)           0.000   109.065    cpu/alu/mem_reg_0_255_0_0_i_477_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.179 r  cpu/alu/mem_reg_0_255_0_0_i_416/CO[3]
                         net (fo=1, routed)           0.000   109.179    cpu/alu/mem_reg_0_255_0_0_i_416_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.293 r  cpu/alu/mem_reg_0_255_0_0_i_356/CO[3]
                         net (fo=1, routed)           0.000   109.293    cpu/alu/mem_reg_0_255_0_0_i_356_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.407 r  cpu/alu/mem_reg_0_255_0_0_i_294/CO[3]
                         net (fo=1, routed)           0.000   109.407    cpu/alu/mem_reg_0_255_0_0_i_294_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.521 r  cpu/alu/mem_reg_0_255_0_0_i_203/CO[3]
                         net (fo=1, routed)           0.000   109.521    cpu/alu/mem_reg_0_255_0_0_i_203_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.635 r  cpu/alu/mem_reg_0_255_0_0_i_120/CO[3]
                         net (fo=1, routed)           0.000   109.635    cpu/alu/mem_reg_0_255_0_0_i_120_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.792 r  cpu/alu/mem_reg_0_255_0_0_i_64/CO[1]
                         net (fo=36, routed)          2.254   112.046    cpu/alu/data4[9]
    SLICE_X27Y28         LUT3 (Prop_lut3_I0_O)        0.329   112.375 r  cpu/alu/mem_reg_0_255_0_0_i_717/O
                         net (fo=1, routed)           0.000   112.375    cpu/alu/mem_reg_0_255_0_0_i_717_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.776 r  cpu/alu/mem_reg_0_255_0_0_i_655/CO[3]
                         net (fo=1, routed)           0.000   112.776    cpu/alu/mem_reg_0_255_0_0_i_655_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.890 r  cpu/alu/mem_reg_0_255_0_0_i_579/CO[3]
                         net (fo=1, routed)           0.000   112.890    cpu/alu/mem_reg_0_255_0_0_i_579_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.004 r  cpu/alu/mem_reg_0_255_0_0_i_508/CO[3]
                         net (fo=1, routed)           0.000   113.004    cpu/alu/mem_reg_0_255_0_0_i_508_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.118 r  cpu/alu/mem_reg_0_255_0_0_i_442/CO[3]
                         net (fo=1, routed)           0.000   113.118    cpu/alu/mem_reg_0_255_0_0_i_442_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.232 r  cpu/alu/mem_reg_0_255_0_0_i_377/CO[3]
                         net (fo=1, routed)           0.000   113.232    cpu/alu/mem_reg_0_255_0_0_i_377_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.346 r  cpu/alu/mem_reg_0_255_0_0_i_316/CO[3]
                         net (fo=1, routed)           0.000   113.346    cpu/alu/mem_reg_0_255_0_0_i_316_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  cpu/alu/mem_reg_0_255_0_0_i_227/CO[3]
                         net (fo=1, routed)           0.000   113.460    cpu/alu/mem_reg_0_255_0_0_i_227_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  cpu/alu/mem_reg_0_255_0_0_i_134/CO[3]
                         net (fo=1, routed)           0.000   113.574    cpu/alu/mem_reg_0_255_0_0_i_134_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.731 r  cpu/alu/mem_reg_0_255_0_0_i_70/CO[1]
                         net (fo=36, routed)          2.086   115.817    cpu/alu/data4[8]
    SLICE_X26Y28         LUT3 (Prop_lut3_I0_O)        0.329   116.146 r  cpu/alu/mem_reg_0_255_0_0_i_731/O
                         net (fo=1, routed)           0.000   116.146    cpu/alu/mem_reg_0_255_0_0_i_731_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.696 r  cpu/alu/mem_reg_0_255_0_0_i_671/CO[3]
                         net (fo=1, routed)           0.000   116.696    cpu/alu/mem_reg_0_255_0_0_i_671_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.810 r  cpu/alu/mem_reg_0_255_0_0_i_595/CO[3]
                         net (fo=1, routed)           0.000   116.810    cpu/alu/mem_reg_0_255_0_0_i_595_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.924 r  cpu/alu/mem_reg_0_255_0_0_i_524/CO[3]
                         net (fo=1, routed)           0.000   116.924    cpu/alu/mem_reg_0_255_0_0_i_524_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.038 r  cpu/alu/mem_reg_0_255_0_0_i_458/CO[3]
                         net (fo=1, routed)           0.000   117.038    cpu/alu/mem_reg_0_255_0_0_i_458_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.152 r  cpu/alu/mem_reg_0_255_0_0_i_397/CO[3]
                         net (fo=1, routed)           0.000   117.152    cpu/alu/mem_reg_0_255_0_0_i_397_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.266 r  cpu/alu/mem_reg_0_255_0_0_i_341/CO[3]
                         net (fo=1, routed)           0.000   117.266    cpu/alu/mem_reg_0_255_0_0_i_341_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.380 r  cpu/alu/mem_reg_0_255_0_0_i_321/CO[3]
                         net (fo=1, routed)           0.000   117.380    cpu/alu/mem_reg_0_255_0_0_i_321_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.494 r  cpu/alu/mem_reg_0_255_0_0_i_237/CO[3]
                         net (fo=1, routed)           0.000   117.494    cpu/alu/mem_reg_0_255_0_0_i_237_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.651 r  cpu/alu/mem_reg_0_255_0_0_i_141/CO[1]
                         net (fo=36, routed)          2.571   120.222    cpu/alu/data4[7]
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.329   120.551 r  cpu/alu/mem_reg_0_255_0_0_i_726/O
                         net (fo=1, routed)           0.000   120.551    cpu/alu/mem_reg_0_255_0_0_i_726_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.952 r  cpu/alu/mem_reg_0_255_0_0_i_666/CO[3]
                         net (fo=1, routed)           0.000   120.952    cpu/alu/mem_reg_0_255_0_0_i_666_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.066 r  cpu/alu/mem_reg_0_255_0_0_i_590/CO[3]
                         net (fo=1, routed)           0.000   121.066    cpu/alu/mem_reg_0_255_0_0_i_590_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.180 r  cpu/alu/mem_reg_0_255_0_0_i_519/CO[3]
                         net (fo=1, routed)           0.000   121.180    cpu/alu/mem_reg_0_255_0_0_i_519_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.294 r  cpu/alu/mem_reg_0_255_0_0_i_453/CO[3]
                         net (fo=1, routed)           0.000   121.294    cpu/alu/mem_reg_0_255_0_0_i_453_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.408 r  cpu/alu/mem_reg_0_255_0_0_i_392/CO[3]
                         net (fo=1, routed)           0.000   121.408    cpu/alu/mem_reg_0_255_0_0_i_392_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.522 r  cpu/alu/mem_reg_0_255_0_0_i_336/CO[3]
                         net (fo=1, routed)           0.000   121.522    cpu/alu/mem_reg_0_255_0_0_i_336_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.636 r  cpu/alu/mem_reg_0_255_0_0_i_267/CO[3]
                         net (fo=1, routed)           0.000   121.636    cpu/alu/mem_reg_0_255_0_0_i_267_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.750 r  cpu/alu/mem_reg_0_255_0_0_i_244/CO[3]
                         net (fo=1, routed)           0.000   121.750    cpu/alu/mem_reg_0_255_0_0_i_244_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.907 r  cpu/alu/mem_reg_0_255_0_0_i_150/CO[1]
                         net (fo=36, routed)          1.954   123.861    cpu/alu/data4[6]
    SLICE_X20Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.190 r  cpu/alu/mem_reg_0_255_0_0_i_725/O
                         net (fo=1, routed)           0.000   124.190    cpu/alu/mem_reg_0_255_0_0_i_725_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.740 r  cpu/alu/mem_reg_0_255_0_0_i_661/CO[3]
                         net (fo=1, routed)           0.000   124.740    cpu/alu/mem_reg_0_255_0_0_i_661_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.854 r  cpu/alu/mem_reg_0_255_0_0_i_585/CO[3]
                         net (fo=1, routed)           0.000   124.854    cpu/alu/mem_reg_0_255_0_0_i_585_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.968 r  cpu/alu/mem_reg_0_255_0_0_i_514/CO[3]
                         net (fo=1, routed)           0.000   124.968    cpu/alu/mem_reg_0_255_0_0_i_514_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.082 r  cpu/alu/mem_reg_0_255_0_0_i_448/CO[3]
                         net (fo=1, routed)           0.000   125.082    cpu/alu/mem_reg_0_255_0_0_i_448_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.196 r  cpu/alu/mem_reg_0_255_0_0_i_387/CO[3]
                         net (fo=1, routed)           0.000   125.196    cpu/alu/mem_reg_0_255_0_0_i_387_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.310 r  cpu/alu/mem_reg_0_255_0_0_i_331/CO[3]
                         net (fo=1, routed)           0.000   125.310    cpu/alu/mem_reg_0_255_0_0_i_331_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.424 r  cpu/alu/mem_reg_0_255_0_0_i_262/CO[3]
                         net (fo=1, routed)           0.000   125.424    cpu/alu/mem_reg_0_255_0_0_i_262_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.538 r  cpu/alu/mem_reg_0_255_0_0_i_163/CO[3]
                         net (fo=1, routed)           0.000   125.538    cpu/alu/mem_reg_0_255_0_0_i_163_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.695 r  cpu/alu/mem_reg_0_255_0_0_i_154/CO[1]
                         net (fo=36, routed)          1.559   127.254    cpu/alu/data4[5]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.329   127.583 r  cpu/alu/mem_reg_0_255_0_0_i_722/O
                         net (fo=1, routed)           0.000   127.583    cpu/alu/mem_reg_0_255_0_0_i_722_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.133 r  cpu/alu/mem_reg_0_255_0_0_i_660/CO[3]
                         net (fo=1, routed)           0.000   128.133    cpu/alu/mem_reg_0_255_0_0_i_660_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.247 r  cpu/alu/mem_reg_0_255_0_0_i_584/CO[3]
                         net (fo=1, routed)           0.000   128.247    cpu/alu/mem_reg_0_255_0_0_i_584_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.361 r  cpu/alu/mem_reg_0_255_0_0_i_513/CO[3]
                         net (fo=1, routed)           0.000   128.361    cpu/alu/mem_reg_0_255_0_0_i_513_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.475 r  cpu/alu/mem_reg_0_255_0_0_i_447/CO[3]
                         net (fo=1, routed)           0.000   128.475    cpu/alu/mem_reg_0_255_0_0_i_447_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.589 r  cpu/alu/mem_reg_0_255_0_0_i_386/CO[3]
                         net (fo=1, routed)           0.000   128.589    cpu/alu/mem_reg_0_255_0_0_i_386_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.703 r  cpu/alu/mem_reg_0_255_0_0_i_330/CO[3]
                         net (fo=1, routed)           0.000   128.703    cpu/alu/mem_reg_0_255_0_0_i_330_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.817 r  cpu/alu/mem_reg_0_255_0_0_i_261/CO[3]
                         net (fo=1, routed)           0.000   128.817    cpu/alu/mem_reg_0_255_0_0_i_261_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.931 r  cpu/alu/mem_reg_0_255_0_0_i_162/CO[3]
                         net (fo=1, routed)           0.000   128.931    cpu/alu/mem_reg_0_255_0_0_i_162_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.088 r  cpu/alu/mem_reg_0_255_0_0_i_86/CO[1]
                         net (fo=36, routed)          1.712   130.800    cpu/alu/data4[4]
    SLICE_X24Y25         LUT3 (Prop_lut3_I0_O)        0.329   131.129 r  cpu/alu/mem_reg_0_255_0_0_i_734/O
                         net (fo=1, routed)           0.000   131.129    cpu/alu/mem_reg_0_255_0_0_i_734_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.679 r  cpu/alu/mem_reg_0_255_0_0_i_680/CO[3]
                         net (fo=1, routed)           0.000   131.679    cpu/alu/mem_reg_0_255_0_0_i_680_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.793 r  cpu/alu/mem_reg_0_255_0_0_i_604/CO[3]
                         net (fo=1, routed)           0.000   131.793    cpu/alu/mem_reg_0_255_0_0_i_604_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.907 r  cpu/alu/mem_reg_0_255_0_0_i_533/CO[3]
                         net (fo=1, routed)           0.000   131.907    cpu/alu/mem_reg_0_255_0_0_i_533_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.021 r  cpu/alu/mem_reg_0_255_0_0_i_467/CO[3]
                         net (fo=1, routed)           0.000   132.021    cpu/alu/mem_reg_0_255_0_0_i_467_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.135 r  cpu/alu/mem_reg_0_255_0_0_i_406/CO[3]
                         net (fo=1, routed)           0.000   132.135    cpu/alu/mem_reg_0_255_0_0_i_406_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.249 r  cpu/alu/mem_reg_0_255_0_0_i_346/CO[3]
                         net (fo=1, routed)           0.000   132.249    cpu/alu/mem_reg_0_255_0_0_i_346_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.363 r  cpu/alu/mem_reg_0_255_0_0_i_277/CO[3]
                         net (fo=1, routed)           0.000   132.363    cpu/alu/mem_reg_0_255_0_0_i_277_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.477 r  cpu/alu/mem_reg_0_255_0_0_i_177/CO[3]
                         net (fo=1, routed)           0.000   132.477    cpu/alu/mem_reg_0_255_0_0_i_177_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   132.634 r  cpu/alu/mem_reg_0_255_0_0_i_92/CO[1]
                         net (fo=36, routed)          2.415   135.049    cpu/alu/data4[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I0_O)        0.329   135.378 r  cpu/alu/mem_reg_0_255_0_0_i_735/O
                         net (fo=1, routed)           0.000   135.378    cpu/alu/mem_reg_0_255_0_0_i_735_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   135.779 r  cpu/alu/mem_reg_0_255_0_0_i_685/CO[3]
                         net (fo=1, routed)           0.009   135.788    cpu/alu/mem_reg_0_255_0_0_i_685_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.902 r  cpu/alu/mem_reg_0_255_0_0_i_609/CO[3]
                         net (fo=1, routed)           0.000   135.902    cpu/alu/mem_reg_0_255_0_0_i_609_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.016 r  cpu/alu/mem_reg_0_255_0_0_i_538/CO[3]
                         net (fo=1, routed)           0.000   136.016    cpu/alu/mem_reg_0_255_0_0_i_538_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.130 r  cpu/alu/mem_reg_0_255_0_0_i_472/CO[3]
                         net (fo=1, routed)           0.000   136.130    cpu/alu/mem_reg_0_255_0_0_i_472_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.244 r  cpu/alu/mem_reg_0_255_0_0_i_411/CO[3]
                         net (fo=1, routed)           0.000   136.244    cpu/alu/mem_reg_0_255_0_0_i_411_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.358 r  cpu/alu/mem_reg_0_255_0_0_i_351/CO[3]
                         net (fo=1, routed)           0.000   136.358    cpu/alu/mem_reg_0_255_0_0_i_351_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.472 r  cpu/alu/mem_reg_0_255_0_0_i_288/CO[3]
                         net (fo=1, routed)           0.000   136.472    cpu/alu/mem_reg_0_255_0_0_i_288_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.586 r  cpu/alu/mem_reg_0_255_0_0_i_183/CO[3]
                         net (fo=1, routed)           0.000   136.586    cpu/alu/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   136.743 r  cpu/alu/mem_reg_0_255_0_0_i_96/CO[1]
                         net (fo=36, routed)          2.061   138.804    cpu/alu/data4[2]
    SLICE_X23Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   139.589 r  cpu/alu/registers_reg[1][1]_i_50/CO[3]
                         net (fo=1, routed)           0.009   139.598    cpu/alu/registers_reg[1][1]_i_50_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.712 r  cpu/alu/registers_reg[1][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   139.712    cpu/alu/registers_reg[1][1]_i_45_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.826 r  cpu/alu/registers_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   139.826    cpu/alu/registers_reg[1][1]_i_40_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.940 r  cpu/alu/registers_reg[1][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   139.940    cpu/alu/registers_reg[1][1]_i_35_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.054 r  cpu/alu/registers_reg[1][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   140.054    cpu/alu/registers_reg[1][1]_i_30_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.168 r  cpu/alu/registers_reg[1][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   140.168    cpu/alu/registers_reg[1][1]_i_25_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.282 r  cpu/alu/registers_reg[1][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   140.282    cpu/alu/registers_reg[1][1]_i_18_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.396 r  cpu/alu/registers_reg[1][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   140.396    cpu/alu/registers_reg[1][1]_i_13_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   140.553 r  cpu/alu/registers_reg[1][1]_i_10/CO[1]
                         net (fo=36, routed)          2.432   142.984    cpu/alu/data4[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.329   143.313 r  cpu/alu/registers[1][0]_i_125/O
                         net (fo=1, routed)           0.000   143.313    cpu/alu/registers[1][0]_i_125_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.863 r  cpu/alu/registers_reg[1][0]_i_118/CO[3]
                         net (fo=1, routed)           0.009   143.872    cpu/alu/registers_reg[1][0]_i_118_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.986 r  cpu/alu/registers_reg[1][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   143.986    cpu/alu/registers_reg[1][0]_i_113_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.100 r  cpu/alu/registers_reg[1][0]_i_108/CO[3]
                         net (fo=1, routed)           0.000   144.100    cpu/alu/registers_reg[1][0]_i_108_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.214 r  cpu/alu/registers_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000   144.214    cpu/alu/registers_reg[1][0]_i_103_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.328 r  cpu/alu/registers_reg[1][0]_i_98/CO[3]
                         net (fo=1, routed)           0.000   144.328    cpu/alu/registers_reg[1][0]_i_98_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.442 r  cpu/alu/registers_reg[1][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000   144.442    cpu/alu/registers_reg[1][0]_i_79_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.556 r  cpu/alu/registers_reg[1][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   144.556    cpu/alu/registers_reg[1][0]_i_55_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.670 r  cpu/alu/registers_reg[1][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   144.670    cpu/alu/registers_reg[1][0]_i_34_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   144.941 r  cpu/alu/registers_reg[1][0]_i_13/CO[0]
                         net (fo=1, routed)           1.160   146.102    cpu/regfile/data4[0]
    SLICE_X17Y25         LUT6 (Prop_lut6_I5_O)        0.373   146.475 r  cpu/regfile/registers[1][0]_i_7/O
                         net (fo=1, routed)           0.840   147.314    cpu/register_PC/reg_data_reg[0]_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I3_O)        0.124   147.438 r  cpu/register_PC/registers[1][0]_i_3/O
                         net (fo=8, routed)           1.768   149.206    cpu/register_PC/ALURet[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.119   149.325 r  cpu/register_PC/registers[1][7]_i_4/O
                         net (fo=10, routed)          1.635   150.960    cpu/ram/registers_reg[30][3]
    SLICE_X43Y35         LUT4 (Prop_lut4_I1_O)        0.332   151.292 r  cpu/ram/SEG_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.915   152.208    cpu/register_PC/SEG_OBUF[6]_inst_i_11_2
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.124   152.332 f  cpu/register_PC/SEG_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           1.007   153.339    cpu/register_PC/SEG_OBUF[6]_inst_i_43_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.124   153.463 r  cpu/register_PC/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.759   154.222    cpu/register_PC/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I0_O)        0.124   154.346 r  cpu/register_PC/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.906   156.252    cpu/register_PC/LedSplitData[1]
    SLICE_X0Y51          LUT4 (Prop_lut4_I2_O)        0.152   156.404 r  cpu/register_PC/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.113   158.517    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769   162.286 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000   162.286    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        161.640ns  (logic 63.857ns (39.506%)  route 97.783ns (60.494%))
  Logic Levels:           332  (CARRY4=284 FDRE=1 LUT1=1 LUT2=2 LUT3=29 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[9]/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/register_PC/reg_data_reg[9]/Q
                         net (fo=201, routed)         4.717     5.173    cpu/register_PC/PC[7]
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.146     5.319 r  cpu/register_PC/reg_data[31]_i_86/O
                         net (fo=1, routed)           0.986     6.305    cpu/ROM_instruction/i_/reg_data_reg[31]_i_38_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.328     6.633 r  cpu/ROM_instruction/i_/reg_data[31]_i_67/O
                         net (fo=1, routed)           0.000     6.633    cpu/ROM_instruction/i_/reg_data[31]_i_67_n_0
    SLICE_X11Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     6.845 r  cpu/ROM_instruction/i_/reg_data_reg[31]_i_38/O
                         net (fo=5, routed)           0.344     7.189    cpu/register_PC/mem_reg_0_255_0_0_i_100_2
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.488 f  cpu/register_PC/reg_data[31]_i_18/O
                         net (fo=37, routed)          2.115     9.603    cpu/register_PC/reg_data[31]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.727 f  cpu/register_PC/reg_data[31]_i_7/O
                         net (fo=8, routed)           1.301    11.028    cpu/register_PC/ecall
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.149    11.177 r  cpu/register_PC/mem_reg_0_255_0_0_i_42/O
                         net (fo=128, routed)         5.275    16.451    cpu/regfile/R2_wire[2]
    SLICE_X49Y40         MUXF7 (Prop_muxf7_S_O)       0.504    16.955 f  cpu/regfile/mem_reg_0_255_18_18_i_2/O
                         net (fo=1, routed)           0.945    17.900    cpu/regfile/mem_reg_0_255_18_18_i_2_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.298    18.198 f  cpu/regfile/mem_reg_0_255_18_18_i_1/O
                         net (fo=19, routed)          2.279    20.477    cpu/register_PC/MDin[14]
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.124    20.601 f  cpu/register_PC/Result0__1_i_14/O
                         net (fo=43, routed)          3.190    23.791    cpu/alu/ALUB[18]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.915 r  cpu/alu/registers[1][31]_i_93/O
                         net (fo=1, routed)           0.000    23.915    cpu/alu/registers[1][31]_i_93_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.295 r  cpu/alu/registers_reg[1][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.295    cpu/alu/registers_reg[1][31]_i_78_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  cpu/alu/registers_reg[1][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.412    cpu/alu/registers_reg[1][31]_i_63_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  cpu/alu/registers_reg[1][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.529    cpu/alu/registers_reg[1][31]_i_44_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  cpu/alu/registers_reg[1][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.646    cpu/alu/registers_reg[1][31]_i_35_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.900 r  cpu/alu/registers_reg[1][31]_i_23/CO[0]
                         net (fo=36, routed)          1.558    26.458    cpu/alu/data4[31]
    SLICE_X13Y37         LUT3 (Prop_lut3_I0_O)        0.367    26.825 r  cpu/alu/registers[1][30]_i_58/O
                         net (fo=1, routed)           0.000    26.825    cpu/alu/registers[1][30]_i_58_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.375 r  cpu/alu/registers_reg[1][30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.375    cpu/alu/registers_reg[1][30]_i_51_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.489 r  cpu/alu/registers_reg[1][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.489    cpu/alu/registers_reg[1][30]_i_46_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  cpu/alu/registers_reg[1][30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    27.603    cpu/alu/registers_reg[1][30]_i_41_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.717 r  cpu/alu/registers_reg[1][30]_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.717    cpu/alu/registers_reg[1][30]_i_36_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.831 r  cpu/alu/registers_reg[1][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.831    cpu/alu/registers_reg[1][30]_i_31_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.945 r  cpu/alu/registers_reg[1][30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.945    cpu/alu/registers_reg[1][30]_i_26_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.059 r  cpu/alu/registers_reg[1][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.059    cpu/alu/registers_reg[1][30]_i_17_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  cpu/alu/registers_reg[1][30]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.173    cpu/alu/registers_reg[1][30]_i_11_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.330 r  cpu/alu/registers_reg[1][30]_i_8/CO[1]
                         net (fo=36, routed)          1.867    30.196    cpu/alu/data4[30]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.329    30.525 r  cpu/alu/registers[1][28]_i_97/O
                         net (fo=1, routed)           0.000    30.525    cpu/alu/registers[1][28]_i_97_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.058 r  cpu/alu/registers_reg[1][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    31.058    cpu/alu/registers_reg[1][28]_i_83_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.175 r  cpu/alu/registers_reg[1][28]_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.175    cpu/alu/registers_reg[1][28]_i_73_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.292 r  cpu/alu/registers_reg[1][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.292    cpu/alu/registers_reg[1][28]_i_63_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  cpu/alu/registers_reg[1][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.409    cpu/alu/registers_reg[1][28]_i_53_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  cpu/alu/registers_reg[1][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.526    cpu/alu/registers_reg[1][28]_i_43_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  cpu/alu/registers_reg[1][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.643    cpu/alu/registers_reg[1][28]_i_33_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  cpu/alu/registers_reg[1][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.760    cpu/alu/registers_reg[1][28]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  cpu/alu/registers_reg[1][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.877    cpu/alu/registers_reg[1][28]_i_12_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.034 r  cpu/alu/registers_reg[1][29]_i_10/CO[1]
                         net (fo=36, routed)          1.605    33.639    cpu/alu/data4[29]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    33.971 r  cpu/alu/registers[1][28]_i_94/O
                         net (fo=1, routed)           0.000    33.971    cpu/alu/registers[1][28]_i_94_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.521 r  cpu/alu/registers_reg[1][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.521    cpu/alu/registers_reg[1][28]_i_82_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.635 r  cpu/alu/registers_reg[1][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.635    cpu/alu/registers_reg[1][28]_i_72_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.749 r  cpu/alu/registers_reg[1][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.749    cpu/alu/registers_reg[1][28]_i_62_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.863 r  cpu/alu/registers_reg[1][28]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.863    cpu/alu/registers_reg[1][28]_i_52_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.977 r  cpu/alu/registers_reg[1][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.977    cpu/alu/registers_reg[1][28]_i_42_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.091 r  cpu/alu/registers_reg[1][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.091    cpu/alu/registers_reg[1][28]_i_32_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.205 r  cpu/alu/registers_reg[1][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.205    cpu/alu/registers_reg[1][28]_i_18_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.319 r  cpu/alu/registers_reg[1][28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.319    cpu/alu/registers_reg[1][28]_i_11_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.476 r  cpu/alu/registers_reg[1][28]_i_8/CO[1]
                         net (fo=36, routed)          2.250    37.727    cpu/alu/data4[28]
    SLICE_X16Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.056 r  cpu/alu/registers[1][27]_i_67/O
                         net (fo=1, routed)           0.000    38.056    cpu/alu/registers[1][27]_i_67_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.454 r  cpu/alu/registers_reg[1][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    38.454    cpu/alu/registers_reg[1][27]_i_61_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.568 r  cpu/alu/registers_reg[1][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    38.568    cpu/alu/registers_reg[1][27]_i_56_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.682 r  cpu/alu/registers_reg[1][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    38.682    cpu/alu/registers_reg[1][27]_i_51_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.796 r  cpu/alu/registers_reg[1][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    38.796    cpu/alu/registers_reg[1][27]_i_46_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.910 r  cpu/alu/registers_reg[1][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.910    cpu/alu/registers_reg[1][27]_i_41_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.024 r  cpu/alu/registers_reg[1][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.024    cpu/alu/registers_reg[1][27]_i_36_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.138 r  cpu/alu/registers_reg[1][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.138    cpu/alu/registers_reg[1][27]_i_27_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.252 r  cpu/alu/registers_reg[1][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.252    cpu/alu/registers_reg[1][27]_i_21_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.409 r  cpu/alu/registers_reg[1][27]_i_10/CO[1]
                         net (fo=36, routed)          1.912    41.320    cpu/alu/data4[27]
    SLICE_X17Y36         LUT3 (Prop_lut3_I0_O)        0.329    41.649 r  cpu/alu/registers[1][26]_i_60/O
                         net (fo=1, routed)           0.000    41.649    cpu/alu/registers[1][26]_i_60_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.199 r  cpu/alu/registers_reg[1][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.199    cpu/alu/registers_reg[1][26]_i_53_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.313 r  cpu/alu/registers_reg[1][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.313    cpu/alu/registers_reg[1][26]_i_48_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.427 r  cpu/alu/registers_reg[1][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.427    cpu/alu/registers_reg[1][26]_i_43_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.541 r  cpu/alu/registers_reg[1][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    42.541    cpu/alu/registers_reg[1][26]_i_38_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.655 r  cpu/alu/registers_reg[1][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.655    cpu/alu/registers_reg[1][26]_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.769 r  cpu/alu/registers_reg[1][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.769    cpu/alu/registers_reg[1][26]_i_25_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.883 r  cpu/alu/registers_reg[1][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.883    cpu/alu/registers_reg[1][26]_i_17_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.997 r  cpu/alu/registers_reg[1][26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.997    cpu/alu/registers_reg[1][26]_i_11_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.154 r  cpu/alu/registers_reg[1][26]_i_8/CO[1]
                         net (fo=36, routed)          2.046    45.201    cpu/alu/data4[26]
    SLICE_X19Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.530 r  cpu/alu/registers[1][25]_i_58/O
                         net (fo=1, routed)           0.000    45.530    cpu/alu/registers[1][25]_i_58_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.931 r  cpu/alu/registers_reg[1][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    45.931    cpu/alu/registers_reg[1][25]_i_53_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  cpu/alu/registers_reg[1][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.045    cpu/alu/registers_reg[1][25]_i_48_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.159 r  cpu/alu/registers_reg[1][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.159    cpu/alu/registers_reg[1][25]_i_43_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.273 r  cpu/alu/registers_reg[1][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.273    cpu/alu/registers_reg[1][25]_i_38_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  cpu/alu/registers_reg[1][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.387    cpu/alu/registers_reg[1][25]_i_33_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  cpu/alu/registers_reg[1][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.501    cpu/alu/registers_reg[1][25]_i_25_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.615 r  cpu/alu/registers_reg[1][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.615    cpu/alu/registers_reg[1][25]_i_17_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.729 r  cpu/alu/registers_reg[1][25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.729    cpu/alu/registers_reg[1][25]_i_11_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.886 r  cpu/alu/registers_reg[1][25]_i_8/CO[1]
                         net (fo=36, routed)          2.267    49.153    cpu/alu/data4[25]
    SLICE_X21Y37         LUT3 (Prop_lut3_I0_O)        0.329    49.482 r  cpu/alu/registers[1][24]_i_54/O
                         net (fo=1, routed)           0.000    49.482    cpu/alu/registers[1][24]_i_54_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.032 r  cpu/alu/registers_reg[1][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.032    cpu/alu/registers_reg[1][24]_i_47_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.146 r  cpu/alu/registers_reg[1][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.146    cpu/alu/registers_reg[1][24]_i_42_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.260 r  cpu/alu/registers_reg[1][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.260    cpu/alu/registers_reg[1][24]_i_37_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  cpu/alu/registers_reg[1][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.374    cpu/alu/registers_reg[1][24]_i_32_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  cpu/alu/registers_reg[1][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.488    cpu/alu/registers_reg[1][24]_i_27_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  cpu/alu/registers_reg[1][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.602    cpu/alu/registers_reg[1][24]_i_22_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  cpu/alu/registers_reg[1][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.716    cpu/alu/registers_reg[1][24]_i_17_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  cpu/alu/registers_reg[1][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.830    cpu/alu/registers_reg[1][24]_i_11_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.987 r  cpu/alu/registers_reg[1][24]_i_8/CO[1]
                         net (fo=36, routed)          2.240    53.228    cpu/alu/data4[24]
    SLICE_X23Y37         LUT3 (Prop_lut3_I0_O)        0.329    53.557 r  cpu/alu/registers[1][23]_i_67/O
                         net (fo=1, routed)           0.000    53.557    cpu/alu/registers[1][23]_i_67_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.958 r  cpu/alu/registers_reg[1][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.958    cpu/alu/registers_reg[1][23]_i_62_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.072 r  cpu/alu/registers_reg[1][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    54.072    cpu/alu/registers_reg[1][23]_i_57_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.186 r  cpu/alu/registers_reg[1][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    54.186    cpu/alu/registers_reg[1][23]_i_52_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  cpu/alu/registers_reg[1][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.300    cpu/alu/registers_reg[1][23]_i_47_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  cpu/alu/registers_reg[1][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.414    cpu/alu/registers_reg[1][23]_i_42_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  cpu/alu/registers_reg[1][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.528    cpu/alu/registers_reg[1][23]_i_37_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  cpu/alu/registers_reg[1][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.642    cpu/alu/registers_reg[1][23]_i_28_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  cpu/alu/registers_reg[1][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.756    cpu/alu/registers_reg[1][23]_i_21_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.913 r  cpu/alu/registers_reg[1][23]_i_10/CO[1]
                         net (fo=36, routed)          1.945    56.858    cpu/alu/data4[23]
    SLICE_X24Y38         LUT3 (Prop_lut3_I0_O)        0.329    57.187 r  cpu/alu/registers[1][22]_i_54/O
                         net (fo=1, routed)           0.000    57.187    cpu/alu/registers[1][22]_i_54_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.585 r  cpu/alu/registers_reg[1][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.585    cpu/alu/registers_reg[1][22]_i_48_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.699 r  cpu/alu/registers_reg[1][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    57.699    cpu/alu/registers_reg[1][22]_i_43_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.813 r  cpu/alu/registers_reg[1][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.813    cpu/alu/registers_reg[1][22]_i_38_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.927 r  cpu/alu/registers_reg[1][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.927    cpu/alu/registers_reg[1][22]_i_33_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.041 r  cpu/alu/registers_reg[1][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.041    cpu/alu/registers_reg[1][22]_i_28_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.155 r  cpu/alu/registers_reg[1][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.155    cpu/alu/registers_reg[1][22]_i_23_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.269 r  cpu/alu/registers_reg[1][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    58.269    cpu/alu/registers_reg[1][22]_i_17_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.383 r  cpu/alu/registers_reg[1][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    58.383    cpu/alu/registers_reg[1][22]_i_11_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.540 r  cpu/alu/registers_reg[1][22]_i_8/CO[1]
                         net (fo=36, routed)          2.244    60.783    cpu/alu/data4[22]
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.329    61.112 r  cpu/alu/registers[1][21]_i_53/O
                         net (fo=1, routed)           0.000    61.112    cpu/alu/registers[1][21]_i_53_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.513 r  cpu/alu/registers_reg[1][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.513    cpu/alu/registers_reg[1][21]_i_48_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.627 r  cpu/alu/registers_reg[1][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.627    cpu/alu/registers_reg[1][21]_i_43_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.741 r  cpu/alu/registers_reg[1][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.741    cpu/alu/registers_reg[1][21]_i_38_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.855 r  cpu/alu/registers_reg[1][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.855    cpu/alu/registers_reg[1][21]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.969 r  cpu/alu/registers_reg[1][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.969    cpu/alu/registers_reg[1][21]_i_28_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.083 r  cpu/alu/registers_reg[1][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.083    cpu/alu/registers_reg[1][21]_i_23_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.197 r  cpu/alu/registers_reg[1][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.197    cpu/alu/registers_reg[1][21]_i_17_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.311 r  cpu/alu/registers_reg[1][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    62.311    cpu/alu/registers_reg[1][21]_i_11_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.468 r  cpu/alu/registers_reg[1][21]_i_8/CO[1]
                         net (fo=36, routed)          2.154    64.623    cpu/alu/data4[21]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.408 r  cpu/alu/registers_reg[1][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.408    cpu/alu/registers_reg[1][20]_i_49_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  cpu/alu/registers_reg[1][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.522    cpu/alu/registers_reg[1][20]_i_44_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  cpu/alu/registers_reg[1][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.636    cpu/alu/registers_reg[1][20]_i_39_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  cpu/alu/registers_reg[1][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.750    cpu/alu/registers_reg[1][20]_i_34_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.864 r  cpu/alu/registers_reg[1][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.864    cpu/alu/registers_reg[1][20]_i_29_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.978 r  cpu/alu/registers_reg[1][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.978    cpu/alu/registers_reg[1][20]_i_24_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.092 r  cpu/alu/registers_reg[1][20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.092    cpu/alu/registers_reg[1][20]_i_17_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.206 r  cpu/alu/registers_reg[1][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.206    cpu/alu/registers_reg[1][20]_i_11_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.363 r  cpu/alu/registers_reg[1][20]_i_8/CO[1]
                         net (fo=36, routed)          2.053    68.415    cpu/alu/data4[20]
    SLICE_X33Y37         LUT3 (Prop_lut3_I0_O)        0.329    68.744 r  cpu/alu/registers[1][19]_i_69/O
                         net (fo=1, routed)           0.000    68.744    cpu/alu/registers[1][19]_i_69_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.142 r  cpu/alu/registers_reg[1][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    69.142    cpu/alu/registers_reg[1][19]_i_63_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.256 r  cpu/alu/registers_reg[1][19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.256    cpu/alu/registers_reg[1][19]_i_58_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.370 r  cpu/alu/registers_reg[1][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.370    cpu/alu/registers_reg[1][19]_i_53_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.484 r  cpu/alu/registers_reg[1][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.484    cpu/alu/registers_reg[1][19]_i_48_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.598 r  cpu/alu/registers_reg[1][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.598    cpu/alu/registers_reg[1][19]_i_43_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.712 r  cpu/alu/registers_reg[1][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.712    cpu/alu/registers_reg[1][19]_i_38_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.826 r  cpu/alu/registers_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.826    cpu/alu/registers_reg[1][19]_i_28_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.940 r  cpu/alu/registers_reg[1][19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.940    cpu/alu/registers_reg[1][19]_i_21_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.097 r  cpu/alu/registers_reg[1][19]_i_10/CO[1]
                         net (fo=36, routed)          2.402    72.499    cpu/alu/data4[19]
    SLICE_X28Y37         LUT3 (Prop_lut3_I0_O)        0.329    72.828 r  cpu/alu/registers[1][18]_i_54/O
                         net (fo=1, routed)           0.000    72.828    cpu/alu/registers[1][18]_i_54_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.378 r  cpu/alu/registers_reg[1][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.378    cpu/alu/registers_reg[1][18]_i_47_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  cpu/alu/registers_reg[1][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.492    cpu/alu/registers_reg[1][18]_i_42_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  cpu/alu/registers_reg[1][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    73.606    cpu/alu/registers_reg[1][18]_i_37_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  cpu/alu/registers_reg[1][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.720    cpu/alu/registers_reg[1][18]_i_32_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.834 r  cpu/alu/registers_reg[1][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.834    cpu/alu/registers_reg[1][18]_i_27_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.948 r  cpu/alu/registers_reg[1][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.948    cpu/alu/registers_reg[1][18]_i_22_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.062 r  cpu/alu/registers_reg[1][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.062    cpu/alu/registers_reg[1][18]_i_17_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.176 r  cpu/alu/registers_reg[1][18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.176    cpu/alu/registers_reg[1][18]_i_11_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.333 r  cpu/alu/registers_reg[1][18]_i_8/CO[1]
                         net (fo=36, routed)          2.002    76.335    cpu/alu/data4[18]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.329    76.664 r  cpu/alu/mem_reg_0_255_0_0_i_716/O
                         net (fo=1, routed)           0.000    76.664    cpu/alu/mem_reg_0_255_0_0_i_716_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.214 r  cpu/alu/mem_reg_0_255_0_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    77.214    cpu/alu/mem_reg_0_255_0_0_i_650_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.328 r  cpu/alu/registers_reg[1][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.328    cpu/alu/registers_reg[1][17]_i_42_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.442 r  cpu/alu/registers_reg[1][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.442    cpu/alu/registers_reg[1][17]_i_37_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.556 r  cpu/alu/registers_reg[1][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.556    cpu/alu/registers_reg[1][17]_i_32_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.670 r  cpu/alu/registers_reg[1][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.670    cpu/alu/registers_reg[1][17]_i_27_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.784 r  cpu/alu/registers_reg[1][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.784    cpu/alu/registers_reg[1][17]_i_22_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.898 r  cpu/alu/registers_reg[1][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.898    cpu/alu/registers_reg[1][17]_i_17_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.012 r  cpu/alu/registers_reg[1][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    78.012    cpu/alu/registers_reg[1][17]_i_11_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.169 r  cpu/alu/registers_reg[1][17]_i_8/CO[1]
                         net (fo=36, routed)          2.266    80.435    cpu/alu/data4[17]
    SLICE_X31Y35         LUT3 (Prop_lut3_I0_O)        0.329    80.764 r  cpu/alu/mem_reg_0_255_0_0_i_711/O
                         net (fo=1, routed)           0.000    80.764    cpu/alu/mem_reg_0_255_0_0_i_711_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.165 r  cpu/alu/mem_reg_0_255_0_0_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.165    cpu/alu/mem_reg_0_255_0_0_i_645_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.279 r  cpu/alu/mem_reg_0_255_0_0_i_574/CO[3]
                         net (fo=1, routed)           0.000    81.279    cpu/alu/mem_reg_0_255_0_0_i_574_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.393 r  cpu/alu/registers_reg[1][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.393    cpu/alu/registers_reg[1][16]_i_37_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.507 r  cpu/alu/registers_reg[1][16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg[1][16]_i_32_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.621 r  cpu/alu/registers_reg[1][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.621    cpu/alu/registers_reg[1][16]_i_27_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.735 r  cpu/alu/registers_reg[1][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.735    cpu/alu/registers_reg[1][16]_i_22_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.849 r  cpu/alu/registers_reg[1][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.849    cpu/alu/registers_reg[1][16]_i_17_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.963 r  cpu/alu/registers_reg[1][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    81.963    cpu/alu/registers_reg[1][16]_i_11_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.120 r  cpu/alu/registers_reg[1][16]_i_8/CO[1]
                         net (fo=36, routed)          1.995    84.116    cpu/alu/data4[16]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.329    84.445 r  cpu/alu/mem_reg_0_255_0_0_i_710/O
                         net (fo=1, routed)           0.000    84.445    cpu/alu/mem_reg_0_255_0_0_i_710_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.995 r  cpu/alu/mem_reg_0_255_0_0_i_640/CO[3]
                         net (fo=1, routed)           0.000    84.995    cpu/alu/mem_reg_0_255_0_0_i_640_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  cpu/alu/mem_reg_0_255_0_0_i_569/CO[3]
                         net (fo=1, routed)           0.000    85.109    cpu/alu/mem_reg_0_255_0_0_i_569_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  cpu/alu/mem_reg_0_255_0_0_i_503/CO[3]
                         net (fo=1, routed)           0.000    85.223    cpu/alu/mem_reg_0_255_0_0_i_503_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  cpu/alu/registers_reg[1][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    85.337    cpu/alu/registers_reg[1][15]_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  cpu/alu/registers_reg[1][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.451    cpu/alu/registers_reg[1][15]_i_37_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  cpu/alu/registers_reg[1][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    85.565    cpu/alu/registers_reg[1][15]_i_32_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  cpu/alu/registers_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.679    cpu/alu/registers_reg[1][15]_i_27_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.793 r  cpu/alu/registers_reg[1][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.793    cpu/alu/registers_reg[1][15]_i_21_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.950 r  cpu/alu/registers_reg[1][15]_i_10/CO[1]
                         net (fo=36, routed)          2.104    88.053    cpu/alu/data4[15]
    SLICE_X36Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.838 r  cpu/alu/mem_reg_0_255_0_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    88.838    cpu/alu/mem_reg_0_255_0_0_i_635_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.952 r  cpu/alu/mem_reg_0_255_0_0_i_564/CO[3]
                         net (fo=1, routed)           0.000    88.952    cpu/alu/mem_reg_0_255_0_0_i_564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.066 r  cpu/alu/mem_reg_0_255_0_0_i_498/CO[3]
                         net (fo=1, routed)           0.000    89.066    cpu/alu/mem_reg_0_255_0_0_i_498_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.180 r  cpu/alu/mem_reg_0_255_0_0_i_437/CO[3]
                         net (fo=1, routed)           0.000    89.180    cpu/alu/mem_reg_0_255_0_0_i_437_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.294 r  cpu/alu/registers_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    89.294    cpu/alu/registers_reg[1][14]_i_27_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.408 r  cpu/alu/registers_reg[1][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.408    cpu/alu/registers_reg[1][14]_i_22_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.522 r  cpu/alu/registers_reg[1][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.522    cpu/alu/registers_reg[1][14]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.636 r  cpu/alu/registers_reg[1][14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.636    cpu/alu/registers_reg[1][14]_i_11_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.793 r  cpu/alu/registers_reg[1][14]_i_8/CO[1]
                         net (fo=36, routed)          2.123    91.916    cpu/alu/data4[14]
    SLICE_X30Y30         LUT3 (Prop_lut3_I0_O)        0.329    92.245 r  cpu/alu/mem_reg_0_255_0_0_i_704/O
                         net (fo=1, routed)           0.000    92.245    cpu/alu/mem_reg_0_255_0_0_i_704_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.778 r  cpu/alu/mem_reg_0_255_0_0_i_630/CO[3]
                         net (fo=1, routed)           0.000    92.778    cpu/alu/mem_reg_0_255_0_0_i_630_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  cpu/alu/mem_reg_0_255_0_0_i_559/CO[3]
                         net (fo=1, routed)           0.000    92.895    cpu/alu/mem_reg_0_255_0_0_i_559_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  cpu/alu/mem_reg_0_255_0_0_i_493/CO[3]
                         net (fo=1, routed)           0.000    93.012    cpu/alu/mem_reg_0_255_0_0_i_493_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  cpu/alu/mem_reg_0_255_0_0_i_432/CO[3]
                         net (fo=1, routed)           0.000    93.129    cpu/alu/mem_reg_0_255_0_0_i_432_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  cpu/alu/mem_reg_0_255_0_0_i_372/CO[3]
                         net (fo=1, routed)           0.000    93.246    cpu/alu/mem_reg_0_255_0_0_i_372_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.363 r  cpu/alu/registers_reg[1][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.363    cpu/alu/registers_reg[1][13]_i_22_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.480 r  cpu/alu/registers_reg[1][13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.480    cpu/alu/registers_reg[1][13]_i_17_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.597 r  cpu/alu/registers_reg[1][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.597    cpu/alu/registers_reg[1][13]_i_11_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.754 r  cpu/alu/registers_reg[1][13]_i_8/CO[1]
                         net (fo=36, routed)          2.008    95.762    cpu/alu/data4[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.332    96.094 r  cpu/alu/mem_reg_0_255_0_0_i_701/O
                         net (fo=1, routed)           0.000    96.094    cpu/alu/mem_reg_0_255_0_0_i_701_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.644 r  cpu/alu/mem_reg_0_255_0_0_i_625/CO[3]
                         net (fo=1, routed)           0.000    96.644    cpu/alu/mem_reg_0_255_0_0_i_625_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.758 r  cpu/alu/mem_reg_0_255_0_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.758    cpu/alu/mem_reg_0_255_0_0_i_554_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.872 r  cpu/alu/mem_reg_0_255_0_0_i_488/CO[3]
                         net (fo=1, routed)           0.000    96.872    cpu/alu/mem_reg_0_255_0_0_i_488_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.986 r  cpu/alu/mem_reg_0_255_0_0_i_427/CO[3]
                         net (fo=1, routed)           0.000    96.986    cpu/alu/mem_reg_0_255_0_0_i_427_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.100 r  cpu/alu/mem_reg_0_255_0_0_i_367/CO[3]
                         net (fo=1, routed)           0.000    97.100    cpu/alu/mem_reg_0_255_0_0_i_367_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.214 r  cpu/alu/mem_reg_0_255_0_0_i_309/CO[3]
                         net (fo=1, routed)           0.000    97.214    cpu/alu/mem_reg_0_255_0_0_i_309_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.328 r  cpu/alu/registers_reg[1][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.328    cpu/alu/registers_reg[1][12]_i_17_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.442 r  cpu/alu/registers_reg[1][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.442    cpu/alu/registers_reg[1][12]_i_11_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.599 r  cpu/alu/registers_reg[1][12]_i_8/CO[1]
                         net (fo=36, routed)          2.562   100.161    cpu/alu/data4[12]
    SLICE_X33Y28         LUT3 (Prop_lut3_I0_O)        0.329   100.490 r  cpu/alu/mem_reg_0_255_0_0_i_697/O
                         net (fo=1, routed)           0.000   100.490    cpu/alu/mem_reg_0_255_0_0_i_697_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   100.888 r  cpu/alu/mem_reg_0_255_0_0_i_620/CO[3]
                         net (fo=1, routed)           0.000   100.888    cpu/alu/mem_reg_0_255_0_0_i_620_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.002 r  cpu/alu/mem_reg_0_255_0_0_i_549/CO[3]
                         net (fo=1, routed)           0.000   101.002    cpu/alu/mem_reg_0_255_0_0_i_549_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.116 r  cpu/alu/mem_reg_0_255_0_0_i_483/CO[3]
                         net (fo=1, routed)           0.000   101.116    cpu/alu/mem_reg_0_255_0_0_i_483_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.230 r  cpu/alu/mem_reg_0_255_0_0_i_422/CO[3]
                         net (fo=1, routed)           0.000   101.230    cpu/alu/mem_reg_0_255_0_0_i_422_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.344 r  cpu/alu/mem_reg_0_255_0_0_i_362/CO[3]
                         net (fo=1, routed)           0.000   101.344    cpu/alu/mem_reg_0_255_0_0_i_362_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.458 r  cpu/alu/mem_reg_0_255_0_0_i_300/CO[3]
                         net (fo=1, routed)           0.000   101.458    cpu/alu/mem_reg_0_255_0_0_i_300_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.572 r  cpu/alu/mem_reg_0_255_0_0_i_212/CO[3]
                         net (fo=1, routed)           0.000   101.572    cpu/alu/mem_reg_0_255_0_0_i_212_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.686 r  cpu/alu/mem_reg_0_255_0_0_i_209/CO[3]
                         net (fo=1, routed)           0.000   101.686    cpu/alu/mem_reg_0_255_0_0_i_209_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.843 r  cpu/alu/registers_reg[1][11]_i_10/CO[1]
                         net (fo=36, routed)          2.513   104.356    cpu/alu/data4[11]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.329   104.685 r  cpu/alu/mem_reg_0_255_0_0_i_695/O
                         net (fo=1, routed)           0.000   104.685    cpu/alu/mem_reg_0_255_0_0_i_695_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.235 r  cpu/alu/mem_reg_0_255_0_0_i_615/CO[3]
                         net (fo=1, routed)           0.000   105.235    cpu/alu/mem_reg_0_255_0_0_i_615_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.349 r  cpu/alu/mem_reg_0_255_0_0_i_544/CO[3]
                         net (fo=1, routed)           0.000   105.349    cpu/alu/mem_reg_0_255_0_0_i_544_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.463 r  cpu/alu/mem_reg_0_255_0_0_i_478/CO[3]
                         net (fo=1, routed)           0.000   105.463    cpu/alu/mem_reg_0_255_0_0_i_478_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.577 r  cpu/alu/mem_reg_0_255_0_0_i_417/CO[3]
                         net (fo=1, routed)           0.000   105.577    cpu/alu/mem_reg_0_255_0_0_i_417_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.691 r  cpu/alu/mem_reg_0_255_0_0_i_357/CO[3]
                         net (fo=1, routed)           0.000   105.691    cpu/alu/mem_reg_0_255_0_0_i_357_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.805 r  cpu/alu/mem_reg_0_255_0_0_i_295/CO[3]
                         net (fo=1, routed)           0.000   105.805    cpu/alu/mem_reg_0_255_0_0_i_295_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.919 r  cpu/alu/mem_reg_0_255_0_0_i_204/CO[3]
                         net (fo=1, routed)           0.000   105.919    cpu/alu/mem_reg_0_255_0_0_i_204_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.033 r  cpu/alu/mem_reg_0_255_0_0_i_122/CO[3]
                         net (fo=1, routed)           0.000   106.033    cpu/alu/mem_reg_0_255_0_0_i_122_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.190 r  cpu/alu/mem_reg_0_255_0_0_i_121/CO[1]
                         net (fo=36, routed)          1.768   107.958    cpu/alu/data4[10]
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.329   108.287 r  cpu/alu/mem_reg_0_255_0_0_i_692/O
                         net (fo=1, routed)           0.000   108.287    cpu/alu/mem_reg_0_255_0_0_i_692_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.837 r  cpu/alu/mem_reg_0_255_0_0_i_614/CO[3]
                         net (fo=1, routed)           0.000   108.837    cpu/alu/mem_reg_0_255_0_0_i_614_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.951 r  cpu/alu/mem_reg_0_255_0_0_i_543/CO[3]
                         net (fo=1, routed)           0.000   108.951    cpu/alu/mem_reg_0_255_0_0_i_543_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.065 r  cpu/alu/mem_reg_0_255_0_0_i_477/CO[3]
                         net (fo=1, routed)           0.000   109.065    cpu/alu/mem_reg_0_255_0_0_i_477_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.179 r  cpu/alu/mem_reg_0_255_0_0_i_416/CO[3]
                         net (fo=1, routed)           0.000   109.179    cpu/alu/mem_reg_0_255_0_0_i_416_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.293 r  cpu/alu/mem_reg_0_255_0_0_i_356/CO[3]
                         net (fo=1, routed)           0.000   109.293    cpu/alu/mem_reg_0_255_0_0_i_356_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.407 r  cpu/alu/mem_reg_0_255_0_0_i_294/CO[3]
                         net (fo=1, routed)           0.000   109.407    cpu/alu/mem_reg_0_255_0_0_i_294_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.521 r  cpu/alu/mem_reg_0_255_0_0_i_203/CO[3]
                         net (fo=1, routed)           0.000   109.521    cpu/alu/mem_reg_0_255_0_0_i_203_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.635 r  cpu/alu/mem_reg_0_255_0_0_i_120/CO[3]
                         net (fo=1, routed)           0.000   109.635    cpu/alu/mem_reg_0_255_0_0_i_120_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.792 r  cpu/alu/mem_reg_0_255_0_0_i_64/CO[1]
                         net (fo=36, routed)          2.254   112.046    cpu/alu/data4[9]
    SLICE_X27Y28         LUT3 (Prop_lut3_I0_O)        0.329   112.375 r  cpu/alu/mem_reg_0_255_0_0_i_717/O
                         net (fo=1, routed)           0.000   112.375    cpu/alu/mem_reg_0_255_0_0_i_717_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.776 r  cpu/alu/mem_reg_0_255_0_0_i_655/CO[3]
                         net (fo=1, routed)           0.000   112.776    cpu/alu/mem_reg_0_255_0_0_i_655_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.890 r  cpu/alu/mem_reg_0_255_0_0_i_579/CO[3]
                         net (fo=1, routed)           0.000   112.890    cpu/alu/mem_reg_0_255_0_0_i_579_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.004 r  cpu/alu/mem_reg_0_255_0_0_i_508/CO[3]
                         net (fo=1, routed)           0.000   113.004    cpu/alu/mem_reg_0_255_0_0_i_508_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.118 r  cpu/alu/mem_reg_0_255_0_0_i_442/CO[3]
                         net (fo=1, routed)           0.000   113.118    cpu/alu/mem_reg_0_255_0_0_i_442_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.232 r  cpu/alu/mem_reg_0_255_0_0_i_377/CO[3]
                         net (fo=1, routed)           0.000   113.232    cpu/alu/mem_reg_0_255_0_0_i_377_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.346 r  cpu/alu/mem_reg_0_255_0_0_i_316/CO[3]
                         net (fo=1, routed)           0.000   113.346    cpu/alu/mem_reg_0_255_0_0_i_316_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  cpu/alu/mem_reg_0_255_0_0_i_227/CO[3]
                         net (fo=1, routed)           0.000   113.460    cpu/alu/mem_reg_0_255_0_0_i_227_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  cpu/alu/mem_reg_0_255_0_0_i_134/CO[3]
                         net (fo=1, routed)           0.000   113.574    cpu/alu/mem_reg_0_255_0_0_i_134_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.731 r  cpu/alu/mem_reg_0_255_0_0_i_70/CO[1]
                         net (fo=36, routed)          2.086   115.817    cpu/alu/data4[8]
    SLICE_X26Y28         LUT3 (Prop_lut3_I0_O)        0.329   116.146 r  cpu/alu/mem_reg_0_255_0_0_i_731/O
                         net (fo=1, routed)           0.000   116.146    cpu/alu/mem_reg_0_255_0_0_i_731_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.696 r  cpu/alu/mem_reg_0_255_0_0_i_671/CO[3]
                         net (fo=1, routed)           0.000   116.696    cpu/alu/mem_reg_0_255_0_0_i_671_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.810 r  cpu/alu/mem_reg_0_255_0_0_i_595/CO[3]
                         net (fo=1, routed)           0.000   116.810    cpu/alu/mem_reg_0_255_0_0_i_595_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.924 r  cpu/alu/mem_reg_0_255_0_0_i_524/CO[3]
                         net (fo=1, routed)           0.000   116.924    cpu/alu/mem_reg_0_255_0_0_i_524_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.038 r  cpu/alu/mem_reg_0_255_0_0_i_458/CO[3]
                         net (fo=1, routed)           0.000   117.038    cpu/alu/mem_reg_0_255_0_0_i_458_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.152 r  cpu/alu/mem_reg_0_255_0_0_i_397/CO[3]
                         net (fo=1, routed)           0.000   117.152    cpu/alu/mem_reg_0_255_0_0_i_397_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.266 r  cpu/alu/mem_reg_0_255_0_0_i_341/CO[3]
                         net (fo=1, routed)           0.000   117.266    cpu/alu/mem_reg_0_255_0_0_i_341_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.380 r  cpu/alu/mem_reg_0_255_0_0_i_321/CO[3]
                         net (fo=1, routed)           0.000   117.380    cpu/alu/mem_reg_0_255_0_0_i_321_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.494 r  cpu/alu/mem_reg_0_255_0_0_i_237/CO[3]
                         net (fo=1, routed)           0.000   117.494    cpu/alu/mem_reg_0_255_0_0_i_237_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.651 r  cpu/alu/mem_reg_0_255_0_0_i_141/CO[1]
                         net (fo=36, routed)          2.571   120.222    cpu/alu/data4[7]
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.329   120.551 r  cpu/alu/mem_reg_0_255_0_0_i_726/O
                         net (fo=1, routed)           0.000   120.551    cpu/alu/mem_reg_0_255_0_0_i_726_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.952 r  cpu/alu/mem_reg_0_255_0_0_i_666/CO[3]
                         net (fo=1, routed)           0.000   120.952    cpu/alu/mem_reg_0_255_0_0_i_666_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.066 r  cpu/alu/mem_reg_0_255_0_0_i_590/CO[3]
                         net (fo=1, routed)           0.000   121.066    cpu/alu/mem_reg_0_255_0_0_i_590_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.180 r  cpu/alu/mem_reg_0_255_0_0_i_519/CO[3]
                         net (fo=1, routed)           0.000   121.180    cpu/alu/mem_reg_0_255_0_0_i_519_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.294 r  cpu/alu/mem_reg_0_255_0_0_i_453/CO[3]
                         net (fo=1, routed)           0.000   121.294    cpu/alu/mem_reg_0_255_0_0_i_453_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.408 r  cpu/alu/mem_reg_0_255_0_0_i_392/CO[3]
                         net (fo=1, routed)           0.000   121.408    cpu/alu/mem_reg_0_255_0_0_i_392_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.522 r  cpu/alu/mem_reg_0_255_0_0_i_336/CO[3]
                         net (fo=1, routed)           0.000   121.522    cpu/alu/mem_reg_0_255_0_0_i_336_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.636 r  cpu/alu/mem_reg_0_255_0_0_i_267/CO[3]
                         net (fo=1, routed)           0.000   121.636    cpu/alu/mem_reg_0_255_0_0_i_267_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.750 r  cpu/alu/mem_reg_0_255_0_0_i_244/CO[3]
                         net (fo=1, routed)           0.000   121.750    cpu/alu/mem_reg_0_255_0_0_i_244_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.907 r  cpu/alu/mem_reg_0_255_0_0_i_150/CO[1]
                         net (fo=36, routed)          1.954   123.861    cpu/alu/data4[6]
    SLICE_X20Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.190 r  cpu/alu/mem_reg_0_255_0_0_i_725/O
                         net (fo=1, routed)           0.000   124.190    cpu/alu/mem_reg_0_255_0_0_i_725_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.740 r  cpu/alu/mem_reg_0_255_0_0_i_661/CO[3]
                         net (fo=1, routed)           0.000   124.740    cpu/alu/mem_reg_0_255_0_0_i_661_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.854 r  cpu/alu/mem_reg_0_255_0_0_i_585/CO[3]
                         net (fo=1, routed)           0.000   124.854    cpu/alu/mem_reg_0_255_0_0_i_585_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.968 r  cpu/alu/mem_reg_0_255_0_0_i_514/CO[3]
                         net (fo=1, routed)           0.000   124.968    cpu/alu/mem_reg_0_255_0_0_i_514_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.082 r  cpu/alu/mem_reg_0_255_0_0_i_448/CO[3]
                         net (fo=1, routed)           0.000   125.082    cpu/alu/mem_reg_0_255_0_0_i_448_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.196 r  cpu/alu/mem_reg_0_255_0_0_i_387/CO[3]
                         net (fo=1, routed)           0.000   125.196    cpu/alu/mem_reg_0_255_0_0_i_387_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.310 r  cpu/alu/mem_reg_0_255_0_0_i_331/CO[3]
                         net (fo=1, routed)           0.000   125.310    cpu/alu/mem_reg_0_255_0_0_i_331_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.424 r  cpu/alu/mem_reg_0_255_0_0_i_262/CO[3]
                         net (fo=1, routed)           0.000   125.424    cpu/alu/mem_reg_0_255_0_0_i_262_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.538 r  cpu/alu/mem_reg_0_255_0_0_i_163/CO[3]
                         net (fo=1, routed)           0.000   125.538    cpu/alu/mem_reg_0_255_0_0_i_163_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.695 r  cpu/alu/mem_reg_0_255_0_0_i_154/CO[1]
                         net (fo=36, routed)          1.559   127.254    cpu/alu/data4[5]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.329   127.583 r  cpu/alu/mem_reg_0_255_0_0_i_722/O
                         net (fo=1, routed)           0.000   127.583    cpu/alu/mem_reg_0_255_0_0_i_722_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.133 r  cpu/alu/mem_reg_0_255_0_0_i_660/CO[3]
                         net (fo=1, routed)           0.000   128.133    cpu/alu/mem_reg_0_255_0_0_i_660_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.247 r  cpu/alu/mem_reg_0_255_0_0_i_584/CO[3]
                         net (fo=1, routed)           0.000   128.247    cpu/alu/mem_reg_0_255_0_0_i_584_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.361 r  cpu/alu/mem_reg_0_255_0_0_i_513/CO[3]
                         net (fo=1, routed)           0.000   128.361    cpu/alu/mem_reg_0_255_0_0_i_513_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.475 r  cpu/alu/mem_reg_0_255_0_0_i_447/CO[3]
                         net (fo=1, routed)           0.000   128.475    cpu/alu/mem_reg_0_255_0_0_i_447_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.589 r  cpu/alu/mem_reg_0_255_0_0_i_386/CO[3]
                         net (fo=1, routed)           0.000   128.589    cpu/alu/mem_reg_0_255_0_0_i_386_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.703 r  cpu/alu/mem_reg_0_255_0_0_i_330/CO[3]
                         net (fo=1, routed)           0.000   128.703    cpu/alu/mem_reg_0_255_0_0_i_330_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.817 r  cpu/alu/mem_reg_0_255_0_0_i_261/CO[3]
                         net (fo=1, routed)           0.000   128.817    cpu/alu/mem_reg_0_255_0_0_i_261_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.931 r  cpu/alu/mem_reg_0_255_0_0_i_162/CO[3]
                         net (fo=1, routed)           0.000   128.931    cpu/alu/mem_reg_0_255_0_0_i_162_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.088 r  cpu/alu/mem_reg_0_255_0_0_i_86/CO[1]
                         net (fo=36, routed)          1.712   130.800    cpu/alu/data4[4]
    SLICE_X24Y25         LUT3 (Prop_lut3_I0_O)        0.329   131.129 r  cpu/alu/mem_reg_0_255_0_0_i_734/O
                         net (fo=1, routed)           0.000   131.129    cpu/alu/mem_reg_0_255_0_0_i_734_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.679 r  cpu/alu/mem_reg_0_255_0_0_i_680/CO[3]
                         net (fo=1, routed)           0.000   131.679    cpu/alu/mem_reg_0_255_0_0_i_680_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.793 r  cpu/alu/mem_reg_0_255_0_0_i_604/CO[3]
                         net (fo=1, routed)           0.000   131.793    cpu/alu/mem_reg_0_255_0_0_i_604_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.907 r  cpu/alu/mem_reg_0_255_0_0_i_533/CO[3]
                         net (fo=1, routed)           0.000   131.907    cpu/alu/mem_reg_0_255_0_0_i_533_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.021 r  cpu/alu/mem_reg_0_255_0_0_i_467/CO[3]
                         net (fo=1, routed)           0.000   132.021    cpu/alu/mem_reg_0_255_0_0_i_467_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.135 r  cpu/alu/mem_reg_0_255_0_0_i_406/CO[3]
                         net (fo=1, routed)           0.000   132.135    cpu/alu/mem_reg_0_255_0_0_i_406_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.249 r  cpu/alu/mem_reg_0_255_0_0_i_346/CO[3]
                         net (fo=1, routed)           0.000   132.249    cpu/alu/mem_reg_0_255_0_0_i_346_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.363 r  cpu/alu/mem_reg_0_255_0_0_i_277/CO[3]
                         net (fo=1, routed)           0.000   132.363    cpu/alu/mem_reg_0_255_0_0_i_277_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.477 r  cpu/alu/mem_reg_0_255_0_0_i_177/CO[3]
                         net (fo=1, routed)           0.000   132.477    cpu/alu/mem_reg_0_255_0_0_i_177_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   132.634 r  cpu/alu/mem_reg_0_255_0_0_i_92/CO[1]
                         net (fo=36, routed)          2.415   135.049    cpu/alu/data4[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I0_O)        0.329   135.378 r  cpu/alu/mem_reg_0_255_0_0_i_735/O
                         net (fo=1, routed)           0.000   135.378    cpu/alu/mem_reg_0_255_0_0_i_735_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   135.779 r  cpu/alu/mem_reg_0_255_0_0_i_685/CO[3]
                         net (fo=1, routed)           0.009   135.788    cpu/alu/mem_reg_0_255_0_0_i_685_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.902 r  cpu/alu/mem_reg_0_255_0_0_i_609/CO[3]
                         net (fo=1, routed)           0.000   135.902    cpu/alu/mem_reg_0_255_0_0_i_609_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.016 r  cpu/alu/mem_reg_0_255_0_0_i_538/CO[3]
                         net (fo=1, routed)           0.000   136.016    cpu/alu/mem_reg_0_255_0_0_i_538_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.130 r  cpu/alu/mem_reg_0_255_0_0_i_472/CO[3]
                         net (fo=1, routed)           0.000   136.130    cpu/alu/mem_reg_0_255_0_0_i_472_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.244 r  cpu/alu/mem_reg_0_255_0_0_i_411/CO[3]
                         net (fo=1, routed)           0.000   136.244    cpu/alu/mem_reg_0_255_0_0_i_411_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.358 r  cpu/alu/mem_reg_0_255_0_0_i_351/CO[3]
                         net (fo=1, routed)           0.000   136.358    cpu/alu/mem_reg_0_255_0_0_i_351_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.472 r  cpu/alu/mem_reg_0_255_0_0_i_288/CO[3]
                         net (fo=1, routed)           0.000   136.472    cpu/alu/mem_reg_0_255_0_0_i_288_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.586 r  cpu/alu/mem_reg_0_255_0_0_i_183/CO[3]
                         net (fo=1, routed)           0.000   136.586    cpu/alu/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   136.743 r  cpu/alu/mem_reg_0_255_0_0_i_96/CO[1]
                         net (fo=36, routed)          2.061   138.804    cpu/alu/data4[2]
    SLICE_X23Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   139.589 r  cpu/alu/registers_reg[1][1]_i_50/CO[3]
                         net (fo=1, routed)           0.009   139.598    cpu/alu/registers_reg[1][1]_i_50_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.712 r  cpu/alu/registers_reg[1][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   139.712    cpu/alu/registers_reg[1][1]_i_45_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.826 r  cpu/alu/registers_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   139.826    cpu/alu/registers_reg[1][1]_i_40_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.940 r  cpu/alu/registers_reg[1][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   139.940    cpu/alu/registers_reg[1][1]_i_35_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.054 r  cpu/alu/registers_reg[1][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   140.054    cpu/alu/registers_reg[1][1]_i_30_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.168 r  cpu/alu/registers_reg[1][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   140.168    cpu/alu/registers_reg[1][1]_i_25_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.282 r  cpu/alu/registers_reg[1][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   140.282    cpu/alu/registers_reg[1][1]_i_18_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.396 r  cpu/alu/registers_reg[1][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   140.396    cpu/alu/registers_reg[1][1]_i_13_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   140.553 r  cpu/alu/registers_reg[1][1]_i_10/CO[1]
                         net (fo=36, routed)          2.432   142.984    cpu/alu/data4[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.329   143.313 r  cpu/alu/registers[1][0]_i_125/O
                         net (fo=1, routed)           0.000   143.313    cpu/alu/registers[1][0]_i_125_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.863 r  cpu/alu/registers_reg[1][0]_i_118/CO[3]
                         net (fo=1, routed)           0.009   143.872    cpu/alu/registers_reg[1][0]_i_118_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.986 r  cpu/alu/registers_reg[1][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   143.986    cpu/alu/registers_reg[1][0]_i_113_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.100 r  cpu/alu/registers_reg[1][0]_i_108/CO[3]
                         net (fo=1, routed)           0.000   144.100    cpu/alu/registers_reg[1][0]_i_108_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.214 r  cpu/alu/registers_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000   144.214    cpu/alu/registers_reg[1][0]_i_103_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.328 r  cpu/alu/registers_reg[1][0]_i_98/CO[3]
                         net (fo=1, routed)           0.000   144.328    cpu/alu/registers_reg[1][0]_i_98_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.442 r  cpu/alu/registers_reg[1][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000   144.442    cpu/alu/registers_reg[1][0]_i_79_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.556 r  cpu/alu/registers_reg[1][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   144.556    cpu/alu/registers_reg[1][0]_i_55_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.670 r  cpu/alu/registers_reg[1][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   144.670    cpu/alu/registers_reg[1][0]_i_34_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   144.941 r  cpu/alu/registers_reg[1][0]_i_13/CO[0]
                         net (fo=1, routed)           1.160   146.102    cpu/regfile/data4[0]
    SLICE_X17Y25         LUT6 (Prop_lut6_I5_O)        0.373   146.475 r  cpu/regfile/registers[1][0]_i_7/O
                         net (fo=1, routed)           0.840   147.314    cpu/register_PC/reg_data_reg[0]_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I3_O)        0.124   147.438 r  cpu/register_PC/registers[1][0]_i_3/O
                         net (fo=8, routed)           1.768   149.206    cpu/register_PC/ALURet[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.119   149.325 r  cpu/register_PC/registers[1][7]_i_4/O
                         net (fo=10, routed)          1.635   150.960    cpu/ram/registers_reg[30][3]
    SLICE_X43Y35         LUT4 (Prop_lut4_I1_O)        0.332   151.292 r  cpu/ram/SEG_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.915   152.208    cpu/register_PC/SEG_OBUF[6]_inst_i_11_2
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.124   152.332 f  cpu/register_PC/SEG_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           1.007   153.339    cpu/register_PC/SEG_OBUF[6]_inst_i_43_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.124   153.463 r  cpu/register_PC/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.759   154.222    cpu/register_PC/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I0_O)        0.124   154.346 r  cpu/register_PC/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.064   156.410    cpu/register_PC/LedSplitData[1]
    SLICE_X0Y51          LUT4 (Prop_lut4_I0_O)        0.124   156.534 r  cpu/register_PC/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.529   158.063    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577   161.640 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000   161.640    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        161.620ns  (logic 63.835ns (39.497%)  route 97.785ns (60.503%))
  Logic Levels:           332  (CARRY4=284 FDRE=1 LUT1=1 LUT2=2 LUT3=29 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[9]/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/register_PC/reg_data_reg[9]/Q
                         net (fo=201, routed)         4.717     5.173    cpu/register_PC/PC[7]
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.146     5.319 r  cpu/register_PC/reg_data[31]_i_86/O
                         net (fo=1, routed)           0.986     6.305    cpu/ROM_instruction/i_/reg_data_reg[31]_i_38_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.328     6.633 r  cpu/ROM_instruction/i_/reg_data[31]_i_67/O
                         net (fo=1, routed)           0.000     6.633    cpu/ROM_instruction/i_/reg_data[31]_i_67_n_0
    SLICE_X11Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     6.845 r  cpu/ROM_instruction/i_/reg_data_reg[31]_i_38/O
                         net (fo=5, routed)           0.344     7.189    cpu/register_PC/mem_reg_0_255_0_0_i_100_2
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.488 f  cpu/register_PC/reg_data[31]_i_18/O
                         net (fo=37, routed)          2.115     9.603    cpu/register_PC/reg_data[31]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.727 f  cpu/register_PC/reg_data[31]_i_7/O
                         net (fo=8, routed)           1.301    11.028    cpu/register_PC/ecall
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.149    11.177 r  cpu/register_PC/mem_reg_0_255_0_0_i_42/O
                         net (fo=128, routed)         5.275    16.451    cpu/regfile/R2_wire[2]
    SLICE_X49Y40         MUXF7 (Prop_muxf7_S_O)       0.504    16.955 f  cpu/regfile/mem_reg_0_255_18_18_i_2/O
                         net (fo=1, routed)           0.945    17.900    cpu/regfile/mem_reg_0_255_18_18_i_2_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.298    18.198 f  cpu/regfile/mem_reg_0_255_18_18_i_1/O
                         net (fo=19, routed)          2.279    20.477    cpu/register_PC/MDin[14]
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.124    20.601 f  cpu/register_PC/Result0__1_i_14/O
                         net (fo=43, routed)          3.190    23.791    cpu/alu/ALUB[18]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.915 r  cpu/alu/registers[1][31]_i_93/O
                         net (fo=1, routed)           0.000    23.915    cpu/alu/registers[1][31]_i_93_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.295 r  cpu/alu/registers_reg[1][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.295    cpu/alu/registers_reg[1][31]_i_78_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  cpu/alu/registers_reg[1][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.412    cpu/alu/registers_reg[1][31]_i_63_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  cpu/alu/registers_reg[1][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.529    cpu/alu/registers_reg[1][31]_i_44_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  cpu/alu/registers_reg[1][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.646    cpu/alu/registers_reg[1][31]_i_35_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.900 r  cpu/alu/registers_reg[1][31]_i_23/CO[0]
                         net (fo=36, routed)          1.558    26.458    cpu/alu/data4[31]
    SLICE_X13Y37         LUT3 (Prop_lut3_I0_O)        0.367    26.825 r  cpu/alu/registers[1][30]_i_58/O
                         net (fo=1, routed)           0.000    26.825    cpu/alu/registers[1][30]_i_58_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.375 r  cpu/alu/registers_reg[1][30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.375    cpu/alu/registers_reg[1][30]_i_51_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.489 r  cpu/alu/registers_reg[1][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.489    cpu/alu/registers_reg[1][30]_i_46_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  cpu/alu/registers_reg[1][30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    27.603    cpu/alu/registers_reg[1][30]_i_41_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.717 r  cpu/alu/registers_reg[1][30]_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.717    cpu/alu/registers_reg[1][30]_i_36_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.831 r  cpu/alu/registers_reg[1][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.831    cpu/alu/registers_reg[1][30]_i_31_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.945 r  cpu/alu/registers_reg[1][30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.945    cpu/alu/registers_reg[1][30]_i_26_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.059 r  cpu/alu/registers_reg[1][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.059    cpu/alu/registers_reg[1][30]_i_17_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  cpu/alu/registers_reg[1][30]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.173    cpu/alu/registers_reg[1][30]_i_11_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.330 r  cpu/alu/registers_reg[1][30]_i_8/CO[1]
                         net (fo=36, routed)          1.867    30.196    cpu/alu/data4[30]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.329    30.525 r  cpu/alu/registers[1][28]_i_97/O
                         net (fo=1, routed)           0.000    30.525    cpu/alu/registers[1][28]_i_97_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.058 r  cpu/alu/registers_reg[1][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    31.058    cpu/alu/registers_reg[1][28]_i_83_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.175 r  cpu/alu/registers_reg[1][28]_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.175    cpu/alu/registers_reg[1][28]_i_73_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.292 r  cpu/alu/registers_reg[1][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.292    cpu/alu/registers_reg[1][28]_i_63_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  cpu/alu/registers_reg[1][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.409    cpu/alu/registers_reg[1][28]_i_53_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  cpu/alu/registers_reg[1][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.526    cpu/alu/registers_reg[1][28]_i_43_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  cpu/alu/registers_reg[1][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.643    cpu/alu/registers_reg[1][28]_i_33_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  cpu/alu/registers_reg[1][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.760    cpu/alu/registers_reg[1][28]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  cpu/alu/registers_reg[1][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.877    cpu/alu/registers_reg[1][28]_i_12_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.034 r  cpu/alu/registers_reg[1][29]_i_10/CO[1]
                         net (fo=36, routed)          1.605    33.639    cpu/alu/data4[29]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    33.971 r  cpu/alu/registers[1][28]_i_94/O
                         net (fo=1, routed)           0.000    33.971    cpu/alu/registers[1][28]_i_94_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.521 r  cpu/alu/registers_reg[1][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.521    cpu/alu/registers_reg[1][28]_i_82_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.635 r  cpu/alu/registers_reg[1][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.635    cpu/alu/registers_reg[1][28]_i_72_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.749 r  cpu/alu/registers_reg[1][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.749    cpu/alu/registers_reg[1][28]_i_62_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.863 r  cpu/alu/registers_reg[1][28]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.863    cpu/alu/registers_reg[1][28]_i_52_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.977 r  cpu/alu/registers_reg[1][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.977    cpu/alu/registers_reg[1][28]_i_42_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.091 r  cpu/alu/registers_reg[1][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.091    cpu/alu/registers_reg[1][28]_i_32_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.205 r  cpu/alu/registers_reg[1][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.205    cpu/alu/registers_reg[1][28]_i_18_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.319 r  cpu/alu/registers_reg[1][28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.319    cpu/alu/registers_reg[1][28]_i_11_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.476 r  cpu/alu/registers_reg[1][28]_i_8/CO[1]
                         net (fo=36, routed)          2.250    37.727    cpu/alu/data4[28]
    SLICE_X16Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.056 r  cpu/alu/registers[1][27]_i_67/O
                         net (fo=1, routed)           0.000    38.056    cpu/alu/registers[1][27]_i_67_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.454 r  cpu/alu/registers_reg[1][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    38.454    cpu/alu/registers_reg[1][27]_i_61_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.568 r  cpu/alu/registers_reg[1][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    38.568    cpu/alu/registers_reg[1][27]_i_56_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.682 r  cpu/alu/registers_reg[1][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    38.682    cpu/alu/registers_reg[1][27]_i_51_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.796 r  cpu/alu/registers_reg[1][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    38.796    cpu/alu/registers_reg[1][27]_i_46_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.910 r  cpu/alu/registers_reg[1][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.910    cpu/alu/registers_reg[1][27]_i_41_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.024 r  cpu/alu/registers_reg[1][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.024    cpu/alu/registers_reg[1][27]_i_36_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.138 r  cpu/alu/registers_reg[1][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.138    cpu/alu/registers_reg[1][27]_i_27_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.252 r  cpu/alu/registers_reg[1][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.252    cpu/alu/registers_reg[1][27]_i_21_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.409 r  cpu/alu/registers_reg[1][27]_i_10/CO[1]
                         net (fo=36, routed)          1.912    41.320    cpu/alu/data4[27]
    SLICE_X17Y36         LUT3 (Prop_lut3_I0_O)        0.329    41.649 r  cpu/alu/registers[1][26]_i_60/O
                         net (fo=1, routed)           0.000    41.649    cpu/alu/registers[1][26]_i_60_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.199 r  cpu/alu/registers_reg[1][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.199    cpu/alu/registers_reg[1][26]_i_53_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.313 r  cpu/alu/registers_reg[1][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.313    cpu/alu/registers_reg[1][26]_i_48_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.427 r  cpu/alu/registers_reg[1][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.427    cpu/alu/registers_reg[1][26]_i_43_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.541 r  cpu/alu/registers_reg[1][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    42.541    cpu/alu/registers_reg[1][26]_i_38_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.655 r  cpu/alu/registers_reg[1][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.655    cpu/alu/registers_reg[1][26]_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.769 r  cpu/alu/registers_reg[1][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.769    cpu/alu/registers_reg[1][26]_i_25_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.883 r  cpu/alu/registers_reg[1][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.883    cpu/alu/registers_reg[1][26]_i_17_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.997 r  cpu/alu/registers_reg[1][26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.997    cpu/alu/registers_reg[1][26]_i_11_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.154 r  cpu/alu/registers_reg[1][26]_i_8/CO[1]
                         net (fo=36, routed)          2.046    45.201    cpu/alu/data4[26]
    SLICE_X19Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.530 r  cpu/alu/registers[1][25]_i_58/O
                         net (fo=1, routed)           0.000    45.530    cpu/alu/registers[1][25]_i_58_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.931 r  cpu/alu/registers_reg[1][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    45.931    cpu/alu/registers_reg[1][25]_i_53_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  cpu/alu/registers_reg[1][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.045    cpu/alu/registers_reg[1][25]_i_48_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.159 r  cpu/alu/registers_reg[1][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.159    cpu/alu/registers_reg[1][25]_i_43_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.273 r  cpu/alu/registers_reg[1][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.273    cpu/alu/registers_reg[1][25]_i_38_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  cpu/alu/registers_reg[1][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.387    cpu/alu/registers_reg[1][25]_i_33_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  cpu/alu/registers_reg[1][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.501    cpu/alu/registers_reg[1][25]_i_25_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.615 r  cpu/alu/registers_reg[1][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.615    cpu/alu/registers_reg[1][25]_i_17_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.729 r  cpu/alu/registers_reg[1][25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.729    cpu/alu/registers_reg[1][25]_i_11_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.886 r  cpu/alu/registers_reg[1][25]_i_8/CO[1]
                         net (fo=36, routed)          2.267    49.153    cpu/alu/data4[25]
    SLICE_X21Y37         LUT3 (Prop_lut3_I0_O)        0.329    49.482 r  cpu/alu/registers[1][24]_i_54/O
                         net (fo=1, routed)           0.000    49.482    cpu/alu/registers[1][24]_i_54_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.032 r  cpu/alu/registers_reg[1][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.032    cpu/alu/registers_reg[1][24]_i_47_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.146 r  cpu/alu/registers_reg[1][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.146    cpu/alu/registers_reg[1][24]_i_42_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.260 r  cpu/alu/registers_reg[1][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.260    cpu/alu/registers_reg[1][24]_i_37_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  cpu/alu/registers_reg[1][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.374    cpu/alu/registers_reg[1][24]_i_32_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  cpu/alu/registers_reg[1][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.488    cpu/alu/registers_reg[1][24]_i_27_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  cpu/alu/registers_reg[1][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.602    cpu/alu/registers_reg[1][24]_i_22_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  cpu/alu/registers_reg[1][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.716    cpu/alu/registers_reg[1][24]_i_17_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  cpu/alu/registers_reg[1][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.830    cpu/alu/registers_reg[1][24]_i_11_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.987 r  cpu/alu/registers_reg[1][24]_i_8/CO[1]
                         net (fo=36, routed)          2.240    53.228    cpu/alu/data4[24]
    SLICE_X23Y37         LUT3 (Prop_lut3_I0_O)        0.329    53.557 r  cpu/alu/registers[1][23]_i_67/O
                         net (fo=1, routed)           0.000    53.557    cpu/alu/registers[1][23]_i_67_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.958 r  cpu/alu/registers_reg[1][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.958    cpu/alu/registers_reg[1][23]_i_62_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.072 r  cpu/alu/registers_reg[1][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    54.072    cpu/alu/registers_reg[1][23]_i_57_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.186 r  cpu/alu/registers_reg[1][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    54.186    cpu/alu/registers_reg[1][23]_i_52_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  cpu/alu/registers_reg[1][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.300    cpu/alu/registers_reg[1][23]_i_47_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  cpu/alu/registers_reg[1][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.414    cpu/alu/registers_reg[1][23]_i_42_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  cpu/alu/registers_reg[1][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.528    cpu/alu/registers_reg[1][23]_i_37_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  cpu/alu/registers_reg[1][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.642    cpu/alu/registers_reg[1][23]_i_28_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  cpu/alu/registers_reg[1][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.756    cpu/alu/registers_reg[1][23]_i_21_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.913 r  cpu/alu/registers_reg[1][23]_i_10/CO[1]
                         net (fo=36, routed)          1.945    56.858    cpu/alu/data4[23]
    SLICE_X24Y38         LUT3 (Prop_lut3_I0_O)        0.329    57.187 r  cpu/alu/registers[1][22]_i_54/O
                         net (fo=1, routed)           0.000    57.187    cpu/alu/registers[1][22]_i_54_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.585 r  cpu/alu/registers_reg[1][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.585    cpu/alu/registers_reg[1][22]_i_48_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.699 r  cpu/alu/registers_reg[1][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    57.699    cpu/alu/registers_reg[1][22]_i_43_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.813 r  cpu/alu/registers_reg[1][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.813    cpu/alu/registers_reg[1][22]_i_38_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.927 r  cpu/alu/registers_reg[1][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.927    cpu/alu/registers_reg[1][22]_i_33_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.041 r  cpu/alu/registers_reg[1][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.041    cpu/alu/registers_reg[1][22]_i_28_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.155 r  cpu/alu/registers_reg[1][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.155    cpu/alu/registers_reg[1][22]_i_23_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.269 r  cpu/alu/registers_reg[1][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    58.269    cpu/alu/registers_reg[1][22]_i_17_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.383 r  cpu/alu/registers_reg[1][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    58.383    cpu/alu/registers_reg[1][22]_i_11_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.540 r  cpu/alu/registers_reg[1][22]_i_8/CO[1]
                         net (fo=36, routed)          2.244    60.783    cpu/alu/data4[22]
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.329    61.112 r  cpu/alu/registers[1][21]_i_53/O
                         net (fo=1, routed)           0.000    61.112    cpu/alu/registers[1][21]_i_53_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.513 r  cpu/alu/registers_reg[1][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.513    cpu/alu/registers_reg[1][21]_i_48_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.627 r  cpu/alu/registers_reg[1][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.627    cpu/alu/registers_reg[1][21]_i_43_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.741 r  cpu/alu/registers_reg[1][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.741    cpu/alu/registers_reg[1][21]_i_38_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.855 r  cpu/alu/registers_reg[1][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.855    cpu/alu/registers_reg[1][21]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.969 r  cpu/alu/registers_reg[1][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.969    cpu/alu/registers_reg[1][21]_i_28_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.083 r  cpu/alu/registers_reg[1][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.083    cpu/alu/registers_reg[1][21]_i_23_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.197 r  cpu/alu/registers_reg[1][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.197    cpu/alu/registers_reg[1][21]_i_17_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.311 r  cpu/alu/registers_reg[1][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    62.311    cpu/alu/registers_reg[1][21]_i_11_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.468 r  cpu/alu/registers_reg[1][21]_i_8/CO[1]
                         net (fo=36, routed)          2.154    64.623    cpu/alu/data4[21]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.408 r  cpu/alu/registers_reg[1][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.408    cpu/alu/registers_reg[1][20]_i_49_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  cpu/alu/registers_reg[1][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.522    cpu/alu/registers_reg[1][20]_i_44_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  cpu/alu/registers_reg[1][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.636    cpu/alu/registers_reg[1][20]_i_39_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  cpu/alu/registers_reg[1][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.750    cpu/alu/registers_reg[1][20]_i_34_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.864 r  cpu/alu/registers_reg[1][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.864    cpu/alu/registers_reg[1][20]_i_29_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.978 r  cpu/alu/registers_reg[1][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.978    cpu/alu/registers_reg[1][20]_i_24_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.092 r  cpu/alu/registers_reg[1][20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.092    cpu/alu/registers_reg[1][20]_i_17_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.206 r  cpu/alu/registers_reg[1][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.206    cpu/alu/registers_reg[1][20]_i_11_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.363 r  cpu/alu/registers_reg[1][20]_i_8/CO[1]
                         net (fo=36, routed)          2.053    68.415    cpu/alu/data4[20]
    SLICE_X33Y37         LUT3 (Prop_lut3_I0_O)        0.329    68.744 r  cpu/alu/registers[1][19]_i_69/O
                         net (fo=1, routed)           0.000    68.744    cpu/alu/registers[1][19]_i_69_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.142 r  cpu/alu/registers_reg[1][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    69.142    cpu/alu/registers_reg[1][19]_i_63_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.256 r  cpu/alu/registers_reg[1][19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.256    cpu/alu/registers_reg[1][19]_i_58_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.370 r  cpu/alu/registers_reg[1][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.370    cpu/alu/registers_reg[1][19]_i_53_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.484 r  cpu/alu/registers_reg[1][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.484    cpu/alu/registers_reg[1][19]_i_48_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.598 r  cpu/alu/registers_reg[1][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.598    cpu/alu/registers_reg[1][19]_i_43_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.712 r  cpu/alu/registers_reg[1][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.712    cpu/alu/registers_reg[1][19]_i_38_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.826 r  cpu/alu/registers_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.826    cpu/alu/registers_reg[1][19]_i_28_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.940 r  cpu/alu/registers_reg[1][19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.940    cpu/alu/registers_reg[1][19]_i_21_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.097 r  cpu/alu/registers_reg[1][19]_i_10/CO[1]
                         net (fo=36, routed)          2.402    72.499    cpu/alu/data4[19]
    SLICE_X28Y37         LUT3 (Prop_lut3_I0_O)        0.329    72.828 r  cpu/alu/registers[1][18]_i_54/O
                         net (fo=1, routed)           0.000    72.828    cpu/alu/registers[1][18]_i_54_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.378 r  cpu/alu/registers_reg[1][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.378    cpu/alu/registers_reg[1][18]_i_47_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  cpu/alu/registers_reg[1][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.492    cpu/alu/registers_reg[1][18]_i_42_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  cpu/alu/registers_reg[1][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    73.606    cpu/alu/registers_reg[1][18]_i_37_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  cpu/alu/registers_reg[1][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.720    cpu/alu/registers_reg[1][18]_i_32_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.834 r  cpu/alu/registers_reg[1][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.834    cpu/alu/registers_reg[1][18]_i_27_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.948 r  cpu/alu/registers_reg[1][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.948    cpu/alu/registers_reg[1][18]_i_22_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.062 r  cpu/alu/registers_reg[1][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.062    cpu/alu/registers_reg[1][18]_i_17_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.176 r  cpu/alu/registers_reg[1][18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.176    cpu/alu/registers_reg[1][18]_i_11_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.333 r  cpu/alu/registers_reg[1][18]_i_8/CO[1]
                         net (fo=36, routed)          2.002    76.335    cpu/alu/data4[18]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.329    76.664 r  cpu/alu/mem_reg_0_255_0_0_i_716/O
                         net (fo=1, routed)           0.000    76.664    cpu/alu/mem_reg_0_255_0_0_i_716_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.214 r  cpu/alu/mem_reg_0_255_0_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    77.214    cpu/alu/mem_reg_0_255_0_0_i_650_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.328 r  cpu/alu/registers_reg[1][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.328    cpu/alu/registers_reg[1][17]_i_42_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.442 r  cpu/alu/registers_reg[1][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.442    cpu/alu/registers_reg[1][17]_i_37_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.556 r  cpu/alu/registers_reg[1][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.556    cpu/alu/registers_reg[1][17]_i_32_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.670 r  cpu/alu/registers_reg[1][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.670    cpu/alu/registers_reg[1][17]_i_27_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.784 r  cpu/alu/registers_reg[1][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.784    cpu/alu/registers_reg[1][17]_i_22_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.898 r  cpu/alu/registers_reg[1][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.898    cpu/alu/registers_reg[1][17]_i_17_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.012 r  cpu/alu/registers_reg[1][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    78.012    cpu/alu/registers_reg[1][17]_i_11_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.169 r  cpu/alu/registers_reg[1][17]_i_8/CO[1]
                         net (fo=36, routed)          2.266    80.435    cpu/alu/data4[17]
    SLICE_X31Y35         LUT3 (Prop_lut3_I0_O)        0.329    80.764 r  cpu/alu/mem_reg_0_255_0_0_i_711/O
                         net (fo=1, routed)           0.000    80.764    cpu/alu/mem_reg_0_255_0_0_i_711_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.165 r  cpu/alu/mem_reg_0_255_0_0_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.165    cpu/alu/mem_reg_0_255_0_0_i_645_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.279 r  cpu/alu/mem_reg_0_255_0_0_i_574/CO[3]
                         net (fo=1, routed)           0.000    81.279    cpu/alu/mem_reg_0_255_0_0_i_574_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.393 r  cpu/alu/registers_reg[1][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.393    cpu/alu/registers_reg[1][16]_i_37_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.507 r  cpu/alu/registers_reg[1][16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg[1][16]_i_32_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.621 r  cpu/alu/registers_reg[1][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.621    cpu/alu/registers_reg[1][16]_i_27_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.735 r  cpu/alu/registers_reg[1][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.735    cpu/alu/registers_reg[1][16]_i_22_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.849 r  cpu/alu/registers_reg[1][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.849    cpu/alu/registers_reg[1][16]_i_17_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.963 r  cpu/alu/registers_reg[1][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    81.963    cpu/alu/registers_reg[1][16]_i_11_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.120 r  cpu/alu/registers_reg[1][16]_i_8/CO[1]
                         net (fo=36, routed)          1.995    84.116    cpu/alu/data4[16]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.329    84.445 r  cpu/alu/mem_reg_0_255_0_0_i_710/O
                         net (fo=1, routed)           0.000    84.445    cpu/alu/mem_reg_0_255_0_0_i_710_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.995 r  cpu/alu/mem_reg_0_255_0_0_i_640/CO[3]
                         net (fo=1, routed)           0.000    84.995    cpu/alu/mem_reg_0_255_0_0_i_640_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  cpu/alu/mem_reg_0_255_0_0_i_569/CO[3]
                         net (fo=1, routed)           0.000    85.109    cpu/alu/mem_reg_0_255_0_0_i_569_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  cpu/alu/mem_reg_0_255_0_0_i_503/CO[3]
                         net (fo=1, routed)           0.000    85.223    cpu/alu/mem_reg_0_255_0_0_i_503_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  cpu/alu/registers_reg[1][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    85.337    cpu/alu/registers_reg[1][15]_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  cpu/alu/registers_reg[1][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.451    cpu/alu/registers_reg[1][15]_i_37_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  cpu/alu/registers_reg[1][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    85.565    cpu/alu/registers_reg[1][15]_i_32_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  cpu/alu/registers_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.679    cpu/alu/registers_reg[1][15]_i_27_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.793 r  cpu/alu/registers_reg[1][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.793    cpu/alu/registers_reg[1][15]_i_21_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.950 r  cpu/alu/registers_reg[1][15]_i_10/CO[1]
                         net (fo=36, routed)          2.104    88.053    cpu/alu/data4[15]
    SLICE_X36Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.838 r  cpu/alu/mem_reg_0_255_0_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    88.838    cpu/alu/mem_reg_0_255_0_0_i_635_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.952 r  cpu/alu/mem_reg_0_255_0_0_i_564/CO[3]
                         net (fo=1, routed)           0.000    88.952    cpu/alu/mem_reg_0_255_0_0_i_564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.066 r  cpu/alu/mem_reg_0_255_0_0_i_498/CO[3]
                         net (fo=1, routed)           0.000    89.066    cpu/alu/mem_reg_0_255_0_0_i_498_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.180 r  cpu/alu/mem_reg_0_255_0_0_i_437/CO[3]
                         net (fo=1, routed)           0.000    89.180    cpu/alu/mem_reg_0_255_0_0_i_437_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.294 r  cpu/alu/registers_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    89.294    cpu/alu/registers_reg[1][14]_i_27_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.408 r  cpu/alu/registers_reg[1][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.408    cpu/alu/registers_reg[1][14]_i_22_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.522 r  cpu/alu/registers_reg[1][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.522    cpu/alu/registers_reg[1][14]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.636 r  cpu/alu/registers_reg[1][14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.636    cpu/alu/registers_reg[1][14]_i_11_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.793 r  cpu/alu/registers_reg[1][14]_i_8/CO[1]
                         net (fo=36, routed)          2.123    91.916    cpu/alu/data4[14]
    SLICE_X30Y30         LUT3 (Prop_lut3_I0_O)        0.329    92.245 r  cpu/alu/mem_reg_0_255_0_0_i_704/O
                         net (fo=1, routed)           0.000    92.245    cpu/alu/mem_reg_0_255_0_0_i_704_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.778 r  cpu/alu/mem_reg_0_255_0_0_i_630/CO[3]
                         net (fo=1, routed)           0.000    92.778    cpu/alu/mem_reg_0_255_0_0_i_630_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  cpu/alu/mem_reg_0_255_0_0_i_559/CO[3]
                         net (fo=1, routed)           0.000    92.895    cpu/alu/mem_reg_0_255_0_0_i_559_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  cpu/alu/mem_reg_0_255_0_0_i_493/CO[3]
                         net (fo=1, routed)           0.000    93.012    cpu/alu/mem_reg_0_255_0_0_i_493_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  cpu/alu/mem_reg_0_255_0_0_i_432/CO[3]
                         net (fo=1, routed)           0.000    93.129    cpu/alu/mem_reg_0_255_0_0_i_432_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  cpu/alu/mem_reg_0_255_0_0_i_372/CO[3]
                         net (fo=1, routed)           0.000    93.246    cpu/alu/mem_reg_0_255_0_0_i_372_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.363 r  cpu/alu/registers_reg[1][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.363    cpu/alu/registers_reg[1][13]_i_22_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.480 r  cpu/alu/registers_reg[1][13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.480    cpu/alu/registers_reg[1][13]_i_17_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.597 r  cpu/alu/registers_reg[1][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.597    cpu/alu/registers_reg[1][13]_i_11_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.754 r  cpu/alu/registers_reg[1][13]_i_8/CO[1]
                         net (fo=36, routed)          2.008    95.762    cpu/alu/data4[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.332    96.094 r  cpu/alu/mem_reg_0_255_0_0_i_701/O
                         net (fo=1, routed)           0.000    96.094    cpu/alu/mem_reg_0_255_0_0_i_701_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.644 r  cpu/alu/mem_reg_0_255_0_0_i_625/CO[3]
                         net (fo=1, routed)           0.000    96.644    cpu/alu/mem_reg_0_255_0_0_i_625_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.758 r  cpu/alu/mem_reg_0_255_0_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.758    cpu/alu/mem_reg_0_255_0_0_i_554_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.872 r  cpu/alu/mem_reg_0_255_0_0_i_488/CO[3]
                         net (fo=1, routed)           0.000    96.872    cpu/alu/mem_reg_0_255_0_0_i_488_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.986 r  cpu/alu/mem_reg_0_255_0_0_i_427/CO[3]
                         net (fo=1, routed)           0.000    96.986    cpu/alu/mem_reg_0_255_0_0_i_427_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.100 r  cpu/alu/mem_reg_0_255_0_0_i_367/CO[3]
                         net (fo=1, routed)           0.000    97.100    cpu/alu/mem_reg_0_255_0_0_i_367_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.214 r  cpu/alu/mem_reg_0_255_0_0_i_309/CO[3]
                         net (fo=1, routed)           0.000    97.214    cpu/alu/mem_reg_0_255_0_0_i_309_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.328 r  cpu/alu/registers_reg[1][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.328    cpu/alu/registers_reg[1][12]_i_17_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.442 r  cpu/alu/registers_reg[1][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.442    cpu/alu/registers_reg[1][12]_i_11_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.599 r  cpu/alu/registers_reg[1][12]_i_8/CO[1]
                         net (fo=36, routed)          2.562   100.161    cpu/alu/data4[12]
    SLICE_X33Y28         LUT3 (Prop_lut3_I0_O)        0.329   100.490 r  cpu/alu/mem_reg_0_255_0_0_i_697/O
                         net (fo=1, routed)           0.000   100.490    cpu/alu/mem_reg_0_255_0_0_i_697_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   100.888 r  cpu/alu/mem_reg_0_255_0_0_i_620/CO[3]
                         net (fo=1, routed)           0.000   100.888    cpu/alu/mem_reg_0_255_0_0_i_620_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.002 r  cpu/alu/mem_reg_0_255_0_0_i_549/CO[3]
                         net (fo=1, routed)           0.000   101.002    cpu/alu/mem_reg_0_255_0_0_i_549_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.116 r  cpu/alu/mem_reg_0_255_0_0_i_483/CO[3]
                         net (fo=1, routed)           0.000   101.116    cpu/alu/mem_reg_0_255_0_0_i_483_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.230 r  cpu/alu/mem_reg_0_255_0_0_i_422/CO[3]
                         net (fo=1, routed)           0.000   101.230    cpu/alu/mem_reg_0_255_0_0_i_422_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.344 r  cpu/alu/mem_reg_0_255_0_0_i_362/CO[3]
                         net (fo=1, routed)           0.000   101.344    cpu/alu/mem_reg_0_255_0_0_i_362_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.458 r  cpu/alu/mem_reg_0_255_0_0_i_300/CO[3]
                         net (fo=1, routed)           0.000   101.458    cpu/alu/mem_reg_0_255_0_0_i_300_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.572 r  cpu/alu/mem_reg_0_255_0_0_i_212/CO[3]
                         net (fo=1, routed)           0.000   101.572    cpu/alu/mem_reg_0_255_0_0_i_212_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.686 r  cpu/alu/mem_reg_0_255_0_0_i_209/CO[3]
                         net (fo=1, routed)           0.000   101.686    cpu/alu/mem_reg_0_255_0_0_i_209_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.843 r  cpu/alu/registers_reg[1][11]_i_10/CO[1]
                         net (fo=36, routed)          2.513   104.356    cpu/alu/data4[11]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.329   104.685 r  cpu/alu/mem_reg_0_255_0_0_i_695/O
                         net (fo=1, routed)           0.000   104.685    cpu/alu/mem_reg_0_255_0_0_i_695_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.235 r  cpu/alu/mem_reg_0_255_0_0_i_615/CO[3]
                         net (fo=1, routed)           0.000   105.235    cpu/alu/mem_reg_0_255_0_0_i_615_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.349 r  cpu/alu/mem_reg_0_255_0_0_i_544/CO[3]
                         net (fo=1, routed)           0.000   105.349    cpu/alu/mem_reg_0_255_0_0_i_544_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.463 r  cpu/alu/mem_reg_0_255_0_0_i_478/CO[3]
                         net (fo=1, routed)           0.000   105.463    cpu/alu/mem_reg_0_255_0_0_i_478_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.577 r  cpu/alu/mem_reg_0_255_0_0_i_417/CO[3]
                         net (fo=1, routed)           0.000   105.577    cpu/alu/mem_reg_0_255_0_0_i_417_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.691 r  cpu/alu/mem_reg_0_255_0_0_i_357/CO[3]
                         net (fo=1, routed)           0.000   105.691    cpu/alu/mem_reg_0_255_0_0_i_357_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.805 r  cpu/alu/mem_reg_0_255_0_0_i_295/CO[3]
                         net (fo=1, routed)           0.000   105.805    cpu/alu/mem_reg_0_255_0_0_i_295_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.919 r  cpu/alu/mem_reg_0_255_0_0_i_204/CO[3]
                         net (fo=1, routed)           0.000   105.919    cpu/alu/mem_reg_0_255_0_0_i_204_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.033 r  cpu/alu/mem_reg_0_255_0_0_i_122/CO[3]
                         net (fo=1, routed)           0.000   106.033    cpu/alu/mem_reg_0_255_0_0_i_122_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.190 r  cpu/alu/mem_reg_0_255_0_0_i_121/CO[1]
                         net (fo=36, routed)          1.768   107.958    cpu/alu/data4[10]
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.329   108.287 r  cpu/alu/mem_reg_0_255_0_0_i_692/O
                         net (fo=1, routed)           0.000   108.287    cpu/alu/mem_reg_0_255_0_0_i_692_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.837 r  cpu/alu/mem_reg_0_255_0_0_i_614/CO[3]
                         net (fo=1, routed)           0.000   108.837    cpu/alu/mem_reg_0_255_0_0_i_614_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.951 r  cpu/alu/mem_reg_0_255_0_0_i_543/CO[3]
                         net (fo=1, routed)           0.000   108.951    cpu/alu/mem_reg_0_255_0_0_i_543_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.065 r  cpu/alu/mem_reg_0_255_0_0_i_477/CO[3]
                         net (fo=1, routed)           0.000   109.065    cpu/alu/mem_reg_0_255_0_0_i_477_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.179 r  cpu/alu/mem_reg_0_255_0_0_i_416/CO[3]
                         net (fo=1, routed)           0.000   109.179    cpu/alu/mem_reg_0_255_0_0_i_416_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.293 r  cpu/alu/mem_reg_0_255_0_0_i_356/CO[3]
                         net (fo=1, routed)           0.000   109.293    cpu/alu/mem_reg_0_255_0_0_i_356_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.407 r  cpu/alu/mem_reg_0_255_0_0_i_294/CO[3]
                         net (fo=1, routed)           0.000   109.407    cpu/alu/mem_reg_0_255_0_0_i_294_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.521 r  cpu/alu/mem_reg_0_255_0_0_i_203/CO[3]
                         net (fo=1, routed)           0.000   109.521    cpu/alu/mem_reg_0_255_0_0_i_203_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.635 r  cpu/alu/mem_reg_0_255_0_0_i_120/CO[3]
                         net (fo=1, routed)           0.000   109.635    cpu/alu/mem_reg_0_255_0_0_i_120_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.792 r  cpu/alu/mem_reg_0_255_0_0_i_64/CO[1]
                         net (fo=36, routed)          2.254   112.046    cpu/alu/data4[9]
    SLICE_X27Y28         LUT3 (Prop_lut3_I0_O)        0.329   112.375 r  cpu/alu/mem_reg_0_255_0_0_i_717/O
                         net (fo=1, routed)           0.000   112.375    cpu/alu/mem_reg_0_255_0_0_i_717_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.776 r  cpu/alu/mem_reg_0_255_0_0_i_655/CO[3]
                         net (fo=1, routed)           0.000   112.776    cpu/alu/mem_reg_0_255_0_0_i_655_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.890 r  cpu/alu/mem_reg_0_255_0_0_i_579/CO[3]
                         net (fo=1, routed)           0.000   112.890    cpu/alu/mem_reg_0_255_0_0_i_579_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.004 r  cpu/alu/mem_reg_0_255_0_0_i_508/CO[3]
                         net (fo=1, routed)           0.000   113.004    cpu/alu/mem_reg_0_255_0_0_i_508_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.118 r  cpu/alu/mem_reg_0_255_0_0_i_442/CO[3]
                         net (fo=1, routed)           0.000   113.118    cpu/alu/mem_reg_0_255_0_0_i_442_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.232 r  cpu/alu/mem_reg_0_255_0_0_i_377/CO[3]
                         net (fo=1, routed)           0.000   113.232    cpu/alu/mem_reg_0_255_0_0_i_377_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.346 r  cpu/alu/mem_reg_0_255_0_0_i_316/CO[3]
                         net (fo=1, routed)           0.000   113.346    cpu/alu/mem_reg_0_255_0_0_i_316_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  cpu/alu/mem_reg_0_255_0_0_i_227/CO[3]
                         net (fo=1, routed)           0.000   113.460    cpu/alu/mem_reg_0_255_0_0_i_227_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  cpu/alu/mem_reg_0_255_0_0_i_134/CO[3]
                         net (fo=1, routed)           0.000   113.574    cpu/alu/mem_reg_0_255_0_0_i_134_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.731 r  cpu/alu/mem_reg_0_255_0_0_i_70/CO[1]
                         net (fo=36, routed)          2.086   115.817    cpu/alu/data4[8]
    SLICE_X26Y28         LUT3 (Prop_lut3_I0_O)        0.329   116.146 r  cpu/alu/mem_reg_0_255_0_0_i_731/O
                         net (fo=1, routed)           0.000   116.146    cpu/alu/mem_reg_0_255_0_0_i_731_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.696 r  cpu/alu/mem_reg_0_255_0_0_i_671/CO[3]
                         net (fo=1, routed)           0.000   116.696    cpu/alu/mem_reg_0_255_0_0_i_671_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.810 r  cpu/alu/mem_reg_0_255_0_0_i_595/CO[3]
                         net (fo=1, routed)           0.000   116.810    cpu/alu/mem_reg_0_255_0_0_i_595_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.924 r  cpu/alu/mem_reg_0_255_0_0_i_524/CO[3]
                         net (fo=1, routed)           0.000   116.924    cpu/alu/mem_reg_0_255_0_0_i_524_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.038 r  cpu/alu/mem_reg_0_255_0_0_i_458/CO[3]
                         net (fo=1, routed)           0.000   117.038    cpu/alu/mem_reg_0_255_0_0_i_458_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.152 r  cpu/alu/mem_reg_0_255_0_0_i_397/CO[3]
                         net (fo=1, routed)           0.000   117.152    cpu/alu/mem_reg_0_255_0_0_i_397_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.266 r  cpu/alu/mem_reg_0_255_0_0_i_341/CO[3]
                         net (fo=1, routed)           0.000   117.266    cpu/alu/mem_reg_0_255_0_0_i_341_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.380 r  cpu/alu/mem_reg_0_255_0_0_i_321/CO[3]
                         net (fo=1, routed)           0.000   117.380    cpu/alu/mem_reg_0_255_0_0_i_321_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.494 r  cpu/alu/mem_reg_0_255_0_0_i_237/CO[3]
                         net (fo=1, routed)           0.000   117.494    cpu/alu/mem_reg_0_255_0_0_i_237_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.651 r  cpu/alu/mem_reg_0_255_0_0_i_141/CO[1]
                         net (fo=36, routed)          2.571   120.222    cpu/alu/data4[7]
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.329   120.551 r  cpu/alu/mem_reg_0_255_0_0_i_726/O
                         net (fo=1, routed)           0.000   120.551    cpu/alu/mem_reg_0_255_0_0_i_726_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.952 r  cpu/alu/mem_reg_0_255_0_0_i_666/CO[3]
                         net (fo=1, routed)           0.000   120.952    cpu/alu/mem_reg_0_255_0_0_i_666_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.066 r  cpu/alu/mem_reg_0_255_0_0_i_590/CO[3]
                         net (fo=1, routed)           0.000   121.066    cpu/alu/mem_reg_0_255_0_0_i_590_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.180 r  cpu/alu/mem_reg_0_255_0_0_i_519/CO[3]
                         net (fo=1, routed)           0.000   121.180    cpu/alu/mem_reg_0_255_0_0_i_519_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.294 r  cpu/alu/mem_reg_0_255_0_0_i_453/CO[3]
                         net (fo=1, routed)           0.000   121.294    cpu/alu/mem_reg_0_255_0_0_i_453_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.408 r  cpu/alu/mem_reg_0_255_0_0_i_392/CO[3]
                         net (fo=1, routed)           0.000   121.408    cpu/alu/mem_reg_0_255_0_0_i_392_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.522 r  cpu/alu/mem_reg_0_255_0_0_i_336/CO[3]
                         net (fo=1, routed)           0.000   121.522    cpu/alu/mem_reg_0_255_0_0_i_336_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.636 r  cpu/alu/mem_reg_0_255_0_0_i_267/CO[3]
                         net (fo=1, routed)           0.000   121.636    cpu/alu/mem_reg_0_255_0_0_i_267_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.750 r  cpu/alu/mem_reg_0_255_0_0_i_244/CO[3]
                         net (fo=1, routed)           0.000   121.750    cpu/alu/mem_reg_0_255_0_0_i_244_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.907 r  cpu/alu/mem_reg_0_255_0_0_i_150/CO[1]
                         net (fo=36, routed)          1.954   123.861    cpu/alu/data4[6]
    SLICE_X20Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.190 r  cpu/alu/mem_reg_0_255_0_0_i_725/O
                         net (fo=1, routed)           0.000   124.190    cpu/alu/mem_reg_0_255_0_0_i_725_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.740 r  cpu/alu/mem_reg_0_255_0_0_i_661/CO[3]
                         net (fo=1, routed)           0.000   124.740    cpu/alu/mem_reg_0_255_0_0_i_661_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.854 r  cpu/alu/mem_reg_0_255_0_0_i_585/CO[3]
                         net (fo=1, routed)           0.000   124.854    cpu/alu/mem_reg_0_255_0_0_i_585_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.968 r  cpu/alu/mem_reg_0_255_0_0_i_514/CO[3]
                         net (fo=1, routed)           0.000   124.968    cpu/alu/mem_reg_0_255_0_0_i_514_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.082 r  cpu/alu/mem_reg_0_255_0_0_i_448/CO[3]
                         net (fo=1, routed)           0.000   125.082    cpu/alu/mem_reg_0_255_0_0_i_448_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.196 r  cpu/alu/mem_reg_0_255_0_0_i_387/CO[3]
                         net (fo=1, routed)           0.000   125.196    cpu/alu/mem_reg_0_255_0_0_i_387_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.310 r  cpu/alu/mem_reg_0_255_0_0_i_331/CO[3]
                         net (fo=1, routed)           0.000   125.310    cpu/alu/mem_reg_0_255_0_0_i_331_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.424 r  cpu/alu/mem_reg_0_255_0_0_i_262/CO[3]
                         net (fo=1, routed)           0.000   125.424    cpu/alu/mem_reg_0_255_0_0_i_262_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.538 r  cpu/alu/mem_reg_0_255_0_0_i_163/CO[3]
                         net (fo=1, routed)           0.000   125.538    cpu/alu/mem_reg_0_255_0_0_i_163_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.695 r  cpu/alu/mem_reg_0_255_0_0_i_154/CO[1]
                         net (fo=36, routed)          1.559   127.254    cpu/alu/data4[5]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.329   127.583 r  cpu/alu/mem_reg_0_255_0_0_i_722/O
                         net (fo=1, routed)           0.000   127.583    cpu/alu/mem_reg_0_255_0_0_i_722_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.133 r  cpu/alu/mem_reg_0_255_0_0_i_660/CO[3]
                         net (fo=1, routed)           0.000   128.133    cpu/alu/mem_reg_0_255_0_0_i_660_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.247 r  cpu/alu/mem_reg_0_255_0_0_i_584/CO[3]
                         net (fo=1, routed)           0.000   128.247    cpu/alu/mem_reg_0_255_0_0_i_584_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.361 r  cpu/alu/mem_reg_0_255_0_0_i_513/CO[3]
                         net (fo=1, routed)           0.000   128.361    cpu/alu/mem_reg_0_255_0_0_i_513_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.475 r  cpu/alu/mem_reg_0_255_0_0_i_447/CO[3]
                         net (fo=1, routed)           0.000   128.475    cpu/alu/mem_reg_0_255_0_0_i_447_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.589 r  cpu/alu/mem_reg_0_255_0_0_i_386/CO[3]
                         net (fo=1, routed)           0.000   128.589    cpu/alu/mem_reg_0_255_0_0_i_386_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.703 r  cpu/alu/mem_reg_0_255_0_0_i_330/CO[3]
                         net (fo=1, routed)           0.000   128.703    cpu/alu/mem_reg_0_255_0_0_i_330_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.817 r  cpu/alu/mem_reg_0_255_0_0_i_261/CO[3]
                         net (fo=1, routed)           0.000   128.817    cpu/alu/mem_reg_0_255_0_0_i_261_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.931 r  cpu/alu/mem_reg_0_255_0_0_i_162/CO[3]
                         net (fo=1, routed)           0.000   128.931    cpu/alu/mem_reg_0_255_0_0_i_162_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.088 r  cpu/alu/mem_reg_0_255_0_0_i_86/CO[1]
                         net (fo=36, routed)          1.712   130.800    cpu/alu/data4[4]
    SLICE_X24Y25         LUT3 (Prop_lut3_I0_O)        0.329   131.129 r  cpu/alu/mem_reg_0_255_0_0_i_734/O
                         net (fo=1, routed)           0.000   131.129    cpu/alu/mem_reg_0_255_0_0_i_734_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.679 r  cpu/alu/mem_reg_0_255_0_0_i_680/CO[3]
                         net (fo=1, routed)           0.000   131.679    cpu/alu/mem_reg_0_255_0_0_i_680_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.793 r  cpu/alu/mem_reg_0_255_0_0_i_604/CO[3]
                         net (fo=1, routed)           0.000   131.793    cpu/alu/mem_reg_0_255_0_0_i_604_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.907 r  cpu/alu/mem_reg_0_255_0_0_i_533/CO[3]
                         net (fo=1, routed)           0.000   131.907    cpu/alu/mem_reg_0_255_0_0_i_533_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.021 r  cpu/alu/mem_reg_0_255_0_0_i_467/CO[3]
                         net (fo=1, routed)           0.000   132.021    cpu/alu/mem_reg_0_255_0_0_i_467_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.135 r  cpu/alu/mem_reg_0_255_0_0_i_406/CO[3]
                         net (fo=1, routed)           0.000   132.135    cpu/alu/mem_reg_0_255_0_0_i_406_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.249 r  cpu/alu/mem_reg_0_255_0_0_i_346/CO[3]
                         net (fo=1, routed)           0.000   132.249    cpu/alu/mem_reg_0_255_0_0_i_346_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.363 r  cpu/alu/mem_reg_0_255_0_0_i_277/CO[3]
                         net (fo=1, routed)           0.000   132.363    cpu/alu/mem_reg_0_255_0_0_i_277_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.477 r  cpu/alu/mem_reg_0_255_0_0_i_177/CO[3]
                         net (fo=1, routed)           0.000   132.477    cpu/alu/mem_reg_0_255_0_0_i_177_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   132.634 r  cpu/alu/mem_reg_0_255_0_0_i_92/CO[1]
                         net (fo=36, routed)          2.415   135.049    cpu/alu/data4[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I0_O)        0.329   135.378 r  cpu/alu/mem_reg_0_255_0_0_i_735/O
                         net (fo=1, routed)           0.000   135.378    cpu/alu/mem_reg_0_255_0_0_i_735_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   135.779 r  cpu/alu/mem_reg_0_255_0_0_i_685/CO[3]
                         net (fo=1, routed)           0.009   135.788    cpu/alu/mem_reg_0_255_0_0_i_685_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.902 r  cpu/alu/mem_reg_0_255_0_0_i_609/CO[3]
                         net (fo=1, routed)           0.000   135.902    cpu/alu/mem_reg_0_255_0_0_i_609_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.016 r  cpu/alu/mem_reg_0_255_0_0_i_538/CO[3]
                         net (fo=1, routed)           0.000   136.016    cpu/alu/mem_reg_0_255_0_0_i_538_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.130 r  cpu/alu/mem_reg_0_255_0_0_i_472/CO[3]
                         net (fo=1, routed)           0.000   136.130    cpu/alu/mem_reg_0_255_0_0_i_472_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.244 r  cpu/alu/mem_reg_0_255_0_0_i_411/CO[3]
                         net (fo=1, routed)           0.000   136.244    cpu/alu/mem_reg_0_255_0_0_i_411_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.358 r  cpu/alu/mem_reg_0_255_0_0_i_351/CO[3]
                         net (fo=1, routed)           0.000   136.358    cpu/alu/mem_reg_0_255_0_0_i_351_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.472 r  cpu/alu/mem_reg_0_255_0_0_i_288/CO[3]
                         net (fo=1, routed)           0.000   136.472    cpu/alu/mem_reg_0_255_0_0_i_288_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.586 r  cpu/alu/mem_reg_0_255_0_0_i_183/CO[3]
                         net (fo=1, routed)           0.000   136.586    cpu/alu/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   136.743 r  cpu/alu/mem_reg_0_255_0_0_i_96/CO[1]
                         net (fo=36, routed)          2.061   138.804    cpu/alu/data4[2]
    SLICE_X23Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   139.589 r  cpu/alu/registers_reg[1][1]_i_50/CO[3]
                         net (fo=1, routed)           0.009   139.598    cpu/alu/registers_reg[1][1]_i_50_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.712 r  cpu/alu/registers_reg[1][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   139.712    cpu/alu/registers_reg[1][1]_i_45_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.826 r  cpu/alu/registers_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   139.826    cpu/alu/registers_reg[1][1]_i_40_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.940 r  cpu/alu/registers_reg[1][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   139.940    cpu/alu/registers_reg[1][1]_i_35_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.054 r  cpu/alu/registers_reg[1][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   140.054    cpu/alu/registers_reg[1][1]_i_30_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.168 r  cpu/alu/registers_reg[1][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   140.168    cpu/alu/registers_reg[1][1]_i_25_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.282 r  cpu/alu/registers_reg[1][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   140.282    cpu/alu/registers_reg[1][1]_i_18_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.396 r  cpu/alu/registers_reg[1][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   140.396    cpu/alu/registers_reg[1][1]_i_13_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   140.553 r  cpu/alu/registers_reg[1][1]_i_10/CO[1]
                         net (fo=36, routed)          2.432   142.984    cpu/alu/data4[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.329   143.313 r  cpu/alu/registers[1][0]_i_125/O
                         net (fo=1, routed)           0.000   143.313    cpu/alu/registers[1][0]_i_125_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.863 r  cpu/alu/registers_reg[1][0]_i_118/CO[3]
                         net (fo=1, routed)           0.009   143.872    cpu/alu/registers_reg[1][0]_i_118_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.986 r  cpu/alu/registers_reg[1][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   143.986    cpu/alu/registers_reg[1][0]_i_113_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.100 r  cpu/alu/registers_reg[1][0]_i_108/CO[3]
                         net (fo=1, routed)           0.000   144.100    cpu/alu/registers_reg[1][0]_i_108_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.214 r  cpu/alu/registers_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000   144.214    cpu/alu/registers_reg[1][0]_i_103_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.328 r  cpu/alu/registers_reg[1][0]_i_98/CO[3]
                         net (fo=1, routed)           0.000   144.328    cpu/alu/registers_reg[1][0]_i_98_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.442 r  cpu/alu/registers_reg[1][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000   144.442    cpu/alu/registers_reg[1][0]_i_79_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.556 r  cpu/alu/registers_reg[1][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   144.556    cpu/alu/registers_reg[1][0]_i_55_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.670 r  cpu/alu/registers_reg[1][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   144.670    cpu/alu/registers_reg[1][0]_i_34_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   144.941 r  cpu/alu/registers_reg[1][0]_i_13/CO[0]
                         net (fo=1, routed)           1.160   146.102    cpu/regfile/data4[0]
    SLICE_X17Y25         LUT6 (Prop_lut6_I5_O)        0.373   146.475 r  cpu/regfile/registers[1][0]_i_7/O
                         net (fo=1, routed)           0.840   147.314    cpu/register_PC/reg_data_reg[0]_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I3_O)        0.124   147.438 r  cpu/register_PC/registers[1][0]_i_3/O
                         net (fo=8, routed)           1.768   149.206    cpu/register_PC/ALURet[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.119   149.325 r  cpu/register_PC/registers[1][7]_i_4/O
                         net (fo=10, routed)          1.635   150.960    cpu/ram/registers_reg[30][3]
    SLICE_X43Y35         LUT4 (Prop_lut4_I1_O)        0.332   151.292 r  cpu/ram/SEG_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.915   152.208    cpu/register_PC/SEG_OBUF[6]_inst_i_11_2
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.124   152.332 f  cpu/register_PC/SEG_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           1.007   153.339    cpu/register_PC/SEG_OBUF[6]_inst_i_43_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.124   153.463 r  cpu/register_PC/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.759   154.222    cpu/register_PC/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I0_O)        0.124   154.346 r  cpu/register_PC/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.906   156.252    cpu/register_PC/LedSplitData[1]
    SLICE_X0Y51          LUT4 (Prop_lut4_I1_O)        0.124   156.376 r  cpu/register_PC/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.688   158.064    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555   161.620 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000   161.620    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/regfile/registers_reg[16][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        154.513ns  (logic 59.901ns (38.768%)  route 94.612ns (61.232%))
  Logic Levels:           328  (CARRY4=284 FDRE=1 LUT1=1 LUT2=2 LUT3=29 LUT5=3 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[9]/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/register_PC/reg_data_reg[9]/Q
                         net (fo=201, routed)         4.717     5.173    cpu/register_PC/PC[7]
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.146     5.319 r  cpu/register_PC/reg_data[31]_i_86/O
                         net (fo=1, routed)           0.986     6.305    cpu/ROM_instruction/i_/reg_data_reg[31]_i_38_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.328     6.633 r  cpu/ROM_instruction/i_/reg_data[31]_i_67/O
                         net (fo=1, routed)           0.000     6.633    cpu/ROM_instruction/i_/reg_data[31]_i_67_n_0
    SLICE_X11Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     6.845 r  cpu/ROM_instruction/i_/reg_data_reg[31]_i_38/O
                         net (fo=5, routed)           0.344     7.189    cpu/register_PC/mem_reg_0_255_0_0_i_100_2
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.488 f  cpu/register_PC/reg_data[31]_i_18/O
                         net (fo=37, routed)          2.115     9.603    cpu/register_PC/reg_data[31]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.727 f  cpu/register_PC/reg_data[31]_i_7/O
                         net (fo=8, routed)           1.301    11.028    cpu/register_PC/ecall
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.149    11.177 r  cpu/register_PC/mem_reg_0_255_0_0_i_42/O
                         net (fo=128, routed)         5.275    16.451    cpu/regfile/R2_wire[2]
    SLICE_X49Y40         MUXF7 (Prop_muxf7_S_O)       0.504    16.955 f  cpu/regfile/mem_reg_0_255_18_18_i_2/O
                         net (fo=1, routed)           0.945    17.900    cpu/regfile/mem_reg_0_255_18_18_i_2_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.298    18.198 f  cpu/regfile/mem_reg_0_255_18_18_i_1/O
                         net (fo=19, routed)          2.279    20.477    cpu/register_PC/MDin[14]
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.124    20.601 f  cpu/register_PC/Result0__1_i_14/O
                         net (fo=43, routed)          3.190    23.791    cpu/alu/ALUB[18]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.915 r  cpu/alu/registers[1][31]_i_93/O
                         net (fo=1, routed)           0.000    23.915    cpu/alu/registers[1][31]_i_93_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.295 r  cpu/alu/registers_reg[1][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.295    cpu/alu/registers_reg[1][31]_i_78_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  cpu/alu/registers_reg[1][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.412    cpu/alu/registers_reg[1][31]_i_63_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  cpu/alu/registers_reg[1][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.529    cpu/alu/registers_reg[1][31]_i_44_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  cpu/alu/registers_reg[1][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.646    cpu/alu/registers_reg[1][31]_i_35_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.900 r  cpu/alu/registers_reg[1][31]_i_23/CO[0]
                         net (fo=36, routed)          1.558    26.458    cpu/alu/data4[31]
    SLICE_X13Y37         LUT3 (Prop_lut3_I0_O)        0.367    26.825 r  cpu/alu/registers[1][30]_i_58/O
                         net (fo=1, routed)           0.000    26.825    cpu/alu/registers[1][30]_i_58_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.375 r  cpu/alu/registers_reg[1][30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.375    cpu/alu/registers_reg[1][30]_i_51_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.489 r  cpu/alu/registers_reg[1][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.489    cpu/alu/registers_reg[1][30]_i_46_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  cpu/alu/registers_reg[1][30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    27.603    cpu/alu/registers_reg[1][30]_i_41_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.717 r  cpu/alu/registers_reg[1][30]_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.717    cpu/alu/registers_reg[1][30]_i_36_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.831 r  cpu/alu/registers_reg[1][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.831    cpu/alu/registers_reg[1][30]_i_31_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.945 r  cpu/alu/registers_reg[1][30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.945    cpu/alu/registers_reg[1][30]_i_26_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.059 r  cpu/alu/registers_reg[1][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.059    cpu/alu/registers_reg[1][30]_i_17_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  cpu/alu/registers_reg[1][30]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.173    cpu/alu/registers_reg[1][30]_i_11_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.330 r  cpu/alu/registers_reg[1][30]_i_8/CO[1]
                         net (fo=36, routed)          1.867    30.196    cpu/alu/data4[30]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.329    30.525 r  cpu/alu/registers[1][28]_i_97/O
                         net (fo=1, routed)           0.000    30.525    cpu/alu/registers[1][28]_i_97_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.058 r  cpu/alu/registers_reg[1][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    31.058    cpu/alu/registers_reg[1][28]_i_83_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.175 r  cpu/alu/registers_reg[1][28]_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.175    cpu/alu/registers_reg[1][28]_i_73_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.292 r  cpu/alu/registers_reg[1][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.292    cpu/alu/registers_reg[1][28]_i_63_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  cpu/alu/registers_reg[1][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.409    cpu/alu/registers_reg[1][28]_i_53_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  cpu/alu/registers_reg[1][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.526    cpu/alu/registers_reg[1][28]_i_43_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  cpu/alu/registers_reg[1][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.643    cpu/alu/registers_reg[1][28]_i_33_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  cpu/alu/registers_reg[1][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.760    cpu/alu/registers_reg[1][28]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  cpu/alu/registers_reg[1][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.877    cpu/alu/registers_reg[1][28]_i_12_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.034 r  cpu/alu/registers_reg[1][29]_i_10/CO[1]
                         net (fo=36, routed)          1.605    33.639    cpu/alu/data4[29]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    33.971 r  cpu/alu/registers[1][28]_i_94/O
                         net (fo=1, routed)           0.000    33.971    cpu/alu/registers[1][28]_i_94_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.521 r  cpu/alu/registers_reg[1][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.521    cpu/alu/registers_reg[1][28]_i_82_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.635 r  cpu/alu/registers_reg[1][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.635    cpu/alu/registers_reg[1][28]_i_72_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.749 r  cpu/alu/registers_reg[1][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.749    cpu/alu/registers_reg[1][28]_i_62_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.863 r  cpu/alu/registers_reg[1][28]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.863    cpu/alu/registers_reg[1][28]_i_52_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.977 r  cpu/alu/registers_reg[1][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.977    cpu/alu/registers_reg[1][28]_i_42_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.091 r  cpu/alu/registers_reg[1][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.091    cpu/alu/registers_reg[1][28]_i_32_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.205 r  cpu/alu/registers_reg[1][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.205    cpu/alu/registers_reg[1][28]_i_18_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.319 r  cpu/alu/registers_reg[1][28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.319    cpu/alu/registers_reg[1][28]_i_11_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.476 r  cpu/alu/registers_reg[1][28]_i_8/CO[1]
                         net (fo=36, routed)          2.250    37.727    cpu/alu/data4[28]
    SLICE_X16Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.056 r  cpu/alu/registers[1][27]_i_67/O
                         net (fo=1, routed)           0.000    38.056    cpu/alu/registers[1][27]_i_67_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.454 r  cpu/alu/registers_reg[1][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    38.454    cpu/alu/registers_reg[1][27]_i_61_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.568 r  cpu/alu/registers_reg[1][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    38.568    cpu/alu/registers_reg[1][27]_i_56_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.682 r  cpu/alu/registers_reg[1][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    38.682    cpu/alu/registers_reg[1][27]_i_51_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.796 r  cpu/alu/registers_reg[1][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    38.796    cpu/alu/registers_reg[1][27]_i_46_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.910 r  cpu/alu/registers_reg[1][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.910    cpu/alu/registers_reg[1][27]_i_41_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.024 r  cpu/alu/registers_reg[1][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.024    cpu/alu/registers_reg[1][27]_i_36_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.138 r  cpu/alu/registers_reg[1][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.138    cpu/alu/registers_reg[1][27]_i_27_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.252 r  cpu/alu/registers_reg[1][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.252    cpu/alu/registers_reg[1][27]_i_21_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.409 r  cpu/alu/registers_reg[1][27]_i_10/CO[1]
                         net (fo=36, routed)          1.912    41.320    cpu/alu/data4[27]
    SLICE_X17Y36         LUT3 (Prop_lut3_I0_O)        0.329    41.649 r  cpu/alu/registers[1][26]_i_60/O
                         net (fo=1, routed)           0.000    41.649    cpu/alu/registers[1][26]_i_60_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.199 r  cpu/alu/registers_reg[1][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.199    cpu/alu/registers_reg[1][26]_i_53_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.313 r  cpu/alu/registers_reg[1][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.313    cpu/alu/registers_reg[1][26]_i_48_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.427 r  cpu/alu/registers_reg[1][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.427    cpu/alu/registers_reg[1][26]_i_43_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.541 r  cpu/alu/registers_reg[1][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    42.541    cpu/alu/registers_reg[1][26]_i_38_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.655 r  cpu/alu/registers_reg[1][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.655    cpu/alu/registers_reg[1][26]_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.769 r  cpu/alu/registers_reg[1][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.769    cpu/alu/registers_reg[1][26]_i_25_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.883 r  cpu/alu/registers_reg[1][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.883    cpu/alu/registers_reg[1][26]_i_17_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.997 r  cpu/alu/registers_reg[1][26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.997    cpu/alu/registers_reg[1][26]_i_11_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.154 r  cpu/alu/registers_reg[1][26]_i_8/CO[1]
                         net (fo=36, routed)          2.046    45.201    cpu/alu/data4[26]
    SLICE_X19Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.530 r  cpu/alu/registers[1][25]_i_58/O
                         net (fo=1, routed)           0.000    45.530    cpu/alu/registers[1][25]_i_58_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.931 r  cpu/alu/registers_reg[1][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    45.931    cpu/alu/registers_reg[1][25]_i_53_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  cpu/alu/registers_reg[1][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.045    cpu/alu/registers_reg[1][25]_i_48_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.159 r  cpu/alu/registers_reg[1][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.159    cpu/alu/registers_reg[1][25]_i_43_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.273 r  cpu/alu/registers_reg[1][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.273    cpu/alu/registers_reg[1][25]_i_38_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  cpu/alu/registers_reg[1][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.387    cpu/alu/registers_reg[1][25]_i_33_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  cpu/alu/registers_reg[1][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.501    cpu/alu/registers_reg[1][25]_i_25_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.615 r  cpu/alu/registers_reg[1][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.615    cpu/alu/registers_reg[1][25]_i_17_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.729 r  cpu/alu/registers_reg[1][25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.729    cpu/alu/registers_reg[1][25]_i_11_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.886 r  cpu/alu/registers_reg[1][25]_i_8/CO[1]
                         net (fo=36, routed)          2.267    49.153    cpu/alu/data4[25]
    SLICE_X21Y37         LUT3 (Prop_lut3_I0_O)        0.329    49.482 r  cpu/alu/registers[1][24]_i_54/O
                         net (fo=1, routed)           0.000    49.482    cpu/alu/registers[1][24]_i_54_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.032 r  cpu/alu/registers_reg[1][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.032    cpu/alu/registers_reg[1][24]_i_47_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.146 r  cpu/alu/registers_reg[1][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.146    cpu/alu/registers_reg[1][24]_i_42_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.260 r  cpu/alu/registers_reg[1][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.260    cpu/alu/registers_reg[1][24]_i_37_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  cpu/alu/registers_reg[1][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.374    cpu/alu/registers_reg[1][24]_i_32_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  cpu/alu/registers_reg[1][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.488    cpu/alu/registers_reg[1][24]_i_27_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  cpu/alu/registers_reg[1][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.602    cpu/alu/registers_reg[1][24]_i_22_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  cpu/alu/registers_reg[1][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.716    cpu/alu/registers_reg[1][24]_i_17_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  cpu/alu/registers_reg[1][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.830    cpu/alu/registers_reg[1][24]_i_11_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.987 r  cpu/alu/registers_reg[1][24]_i_8/CO[1]
                         net (fo=36, routed)          2.240    53.228    cpu/alu/data4[24]
    SLICE_X23Y37         LUT3 (Prop_lut3_I0_O)        0.329    53.557 r  cpu/alu/registers[1][23]_i_67/O
                         net (fo=1, routed)           0.000    53.557    cpu/alu/registers[1][23]_i_67_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.958 r  cpu/alu/registers_reg[1][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.958    cpu/alu/registers_reg[1][23]_i_62_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.072 r  cpu/alu/registers_reg[1][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    54.072    cpu/alu/registers_reg[1][23]_i_57_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.186 r  cpu/alu/registers_reg[1][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    54.186    cpu/alu/registers_reg[1][23]_i_52_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  cpu/alu/registers_reg[1][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.300    cpu/alu/registers_reg[1][23]_i_47_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  cpu/alu/registers_reg[1][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.414    cpu/alu/registers_reg[1][23]_i_42_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  cpu/alu/registers_reg[1][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.528    cpu/alu/registers_reg[1][23]_i_37_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  cpu/alu/registers_reg[1][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.642    cpu/alu/registers_reg[1][23]_i_28_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  cpu/alu/registers_reg[1][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.756    cpu/alu/registers_reg[1][23]_i_21_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.913 r  cpu/alu/registers_reg[1][23]_i_10/CO[1]
                         net (fo=36, routed)          1.945    56.858    cpu/alu/data4[23]
    SLICE_X24Y38         LUT3 (Prop_lut3_I0_O)        0.329    57.187 r  cpu/alu/registers[1][22]_i_54/O
                         net (fo=1, routed)           0.000    57.187    cpu/alu/registers[1][22]_i_54_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.585 r  cpu/alu/registers_reg[1][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.585    cpu/alu/registers_reg[1][22]_i_48_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.699 r  cpu/alu/registers_reg[1][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    57.699    cpu/alu/registers_reg[1][22]_i_43_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.813 r  cpu/alu/registers_reg[1][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.813    cpu/alu/registers_reg[1][22]_i_38_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.927 r  cpu/alu/registers_reg[1][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.927    cpu/alu/registers_reg[1][22]_i_33_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.041 r  cpu/alu/registers_reg[1][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.041    cpu/alu/registers_reg[1][22]_i_28_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.155 r  cpu/alu/registers_reg[1][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.155    cpu/alu/registers_reg[1][22]_i_23_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.269 r  cpu/alu/registers_reg[1][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    58.269    cpu/alu/registers_reg[1][22]_i_17_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.383 r  cpu/alu/registers_reg[1][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    58.383    cpu/alu/registers_reg[1][22]_i_11_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.540 r  cpu/alu/registers_reg[1][22]_i_8/CO[1]
                         net (fo=36, routed)          2.244    60.783    cpu/alu/data4[22]
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.329    61.112 r  cpu/alu/registers[1][21]_i_53/O
                         net (fo=1, routed)           0.000    61.112    cpu/alu/registers[1][21]_i_53_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.513 r  cpu/alu/registers_reg[1][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.513    cpu/alu/registers_reg[1][21]_i_48_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.627 r  cpu/alu/registers_reg[1][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.627    cpu/alu/registers_reg[1][21]_i_43_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.741 r  cpu/alu/registers_reg[1][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.741    cpu/alu/registers_reg[1][21]_i_38_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.855 r  cpu/alu/registers_reg[1][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.855    cpu/alu/registers_reg[1][21]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.969 r  cpu/alu/registers_reg[1][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.969    cpu/alu/registers_reg[1][21]_i_28_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.083 r  cpu/alu/registers_reg[1][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.083    cpu/alu/registers_reg[1][21]_i_23_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.197 r  cpu/alu/registers_reg[1][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.197    cpu/alu/registers_reg[1][21]_i_17_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.311 r  cpu/alu/registers_reg[1][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    62.311    cpu/alu/registers_reg[1][21]_i_11_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.468 r  cpu/alu/registers_reg[1][21]_i_8/CO[1]
                         net (fo=36, routed)          2.154    64.623    cpu/alu/data4[21]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.408 r  cpu/alu/registers_reg[1][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.408    cpu/alu/registers_reg[1][20]_i_49_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  cpu/alu/registers_reg[1][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.522    cpu/alu/registers_reg[1][20]_i_44_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  cpu/alu/registers_reg[1][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.636    cpu/alu/registers_reg[1][20]_i_39_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  cpu/alu/registers_reg[1][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.750    cpu/alu/registers_reg[1][20]_i_34_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.864 r  cpu/alu/registers_reg[1][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.864    cpu/alu/registers_reg[1][20]_i_29_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.978 r  cpu/alu/registers_reg[1][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.978    cpu/alu/registers_reg[1][20]_i_24_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.092 r  cpu/alu/registers_reg[1][20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.092    cpu/alu/registers_reg[1][20]_i_17_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.206 r  cpu/alu/registers_reg[1][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.206    cpu/alu/registers_reg[1][20]_i_11_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.363 r  cpu/alu/registers_reg[1][20]_i_8/CO[1]
                         net (fo=36, routed)          2.053    68.415    cpu/alu/data4[20]
    SLICE_X33Y37         LUT3 (Prop_lut3_I0_O)        0.329    68.744 r  cpu/alu/registers[1][19]_i_69/O
                         net (fo=1, routed)           0.000    68.744    cpu/alu/registers[1][19]_i_69_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.142 r  cpu/alu/registers_reg[1][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    69.142    cpu/alu/registers_reg[1][19]_i_63_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.256 r  cpu/alu/registers_reg[1][19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.256    cpu/alu/registers_reg[1][19]_i_58_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.370 r  cpu/alu/registers_reg[1][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.370    cpu/alu/registers_reg[1][19]_i_53_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.484 r  cpu/alu/registers_reg[1][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.484    cpu/alu/registers_reg[1][19]_i_48_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.598 r  cpu/alu/registers_reg[1][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.598    cpu/alu/registers_reg[1][19]_i_43_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.712 r  cpu/alu/registers_reg[1][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.712    cpu/alu/registers_reg[1][19]_i_38_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.826 r  cpu/alu/registers_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.826    cpu/alu/registers_reg[1][19]_i_28_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.940 r  cpu/alu/registers_reg[1][19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.940    cpu/alu/registers_reg[1][19]_i_21_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.097 r  cpu/alu/registers_reg[1][19]_i_10/CO[1]
                         net (fo=36, routed)          2.402    72.499    cpu/alu/data4[19]
    SLICE_X28Y37         LUT3 (Prop_lut3_I0_O)        0.329    72.828 r  cpu/alu/registers[1][18]_i_54/O
                         net (fo=1, routed)           0.000    72.828    cpu/alu/registers[1][18]_i_54_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.378 r  cpu/alu/registers_reg[1][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.378    cpu/alu/registers_reg[1][18]_i_47_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  cpu/alu/registers_reg[1][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.492    cpu/alu/registers_reg[1][18]_i_42_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  cpu/alu/registers_reg[1][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    73.606    cpu/alu/registers_reg[1][18]_i_37_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  cpu/alu/registers_reg[1][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.720    cpu/alu/registers_reg[1][18]_i_32_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.834 r  cpu/alu/registers_reg[1][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.834    cpu/alu/registers_reg[1][18]_i_27_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.948 r  cpu/alu/registers_reg[1][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.948    cpu/alu/registers_reg[1][18]_i_22_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.062 r  cpu/alu/registers_reg[1][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.062    cpu/alu/registers_reg[1][18]_i_17_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.176 r  cpu/alu/registers_reg[1][18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.176    cpu/alu/registers_reg[1][18]_i_11_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.333 r  cpu/alu/registers_reg[1][18]_i_8/CO[1]
                         net (fo=36, routed)          2.002    76.335    cpu/alu/data4[18]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.329    76.664 r  cpu/alu/mem_reg_0_255_0_0_i_716/O
                         net (fo=1, routed)           0.000    76.664    cpu/alu/mem_reg_0_255_0_0_i_716_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.214 r  cpu/alu/mem_reg_0_255_0_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    77.214    cpu/alu/mem_reg_0_255_0_0_i_650_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.328 r  cpu/alu/registers_reg[1][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.328    cpu/alu/registers_reg[1][17]_i_42_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.442 r  cpu/alu/registers_reg[1][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.442    cpu/alu/registers_reg[1][17]_i_37_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.556 r  cpu/alu/registers_reg[1][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.556    cpu/alu/registers_reg[1][17]_i_32_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.670 r  cpu/alu/registers_reg[1][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.670    cpu/alu/registers_reg[1][17]_i_27_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.784 r  cpu/alu/registers_reg[1][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.784    cpu/alu/registers_reg[1][17]_i_22_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.898 r  cpu/alu/registers_reg[1][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.898    cpu/alu/registers_reg[1][17]_i_17_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.012 r  cpu/alu/registers_reg[1][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    78.012    cpu/alu/registers_reg[1][17]_i_11_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.169 r  cpu/alu/registers_reg[1][17]_i_8/CO[1]
                         net (fo=36, routed)          2.266    80.435    cpu/alu/data4[17]
    SLICE_X31Y35         LUT3 (Prop_lut3_I0_O)        0.329    80.764 r  cpu/alu/mem_reg_0_255_0_0_i_711/O
                         net (fo=1, routed)           0.000    80.764    cpu/alu/mem_reg_0_255_0_0_i_711_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.165 r  cpu/alu/mem_reg_0_255_0_0_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.165    cpu/alu/mem_reg_0_255_0_0_i_645_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.279 r  cpu/alu/mem_reg_0_255_0_0_i_574/CO[3]
                         net (fo=1, routed)           0.000    81.279    cpu/alu/mem_reg_0_255_0_0_i_574_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.393 r  cpu/alu/registers_reg[1][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.393    cpu/alu/registers_reg[1][16]_i_37_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.507 r  cpu/alu/registers_reg[1][16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg[1][16]_i_32_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.621 r  cpu/alu/registers_reg[1][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.621    cpu/alu/registers_reg[1][16]_i_27_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.735 r  cpu/alu/registers_reg[1][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.735    cpu/alu/registers_reg[1][16]_i_22_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.849 r  cpu/alu/registers_reg[1][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.849    cpu/alu/registers_reg[1][16]_i_17_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.963 r  cpu/alu/registers_reg[1][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    81.963    cpu/alu/registers_reg[1][16]_i_11_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.120 r  cpu/alu/registers_reg[1][16]_i_8/CO[1]
                         net (fo=36, routed)          1.995    84.116    cpu/alu/data4[16]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.329    84.445 r  cpu/alu/mem_reg_0_255_0_0_i_710/O
                         net (fo=1, routed)           0.000    84.445    cpu/alu/mem_reg_0_255_0_0_i_710_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.995 r  cpu/alu/mem_reg_0_255_0_0_i_640/CO[3]
                         net (fo=1, routed)           0.000    84.995    cpu/alu/mem_reg_0_255_0_0_i_640_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  cpu/alu/mem_reg_0_255_0_0_i_569/CO[3]
                         net (fo=1, routed)           0.000    85.109    cpu/alu/mem_reg_0_255_0_0_i_569_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  cpu/alu/mem_reg_0_255_0_0_i_503/CO[3]
                         net (fo=1, routed)           0.000    85.223    cpu/alu/mem_reg_0_255_0_0_i_503_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  cpu/alu/registers_reg[1][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    85.337    cpu/alu/registers_reg[1][15]_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  cpu/alu/registers_reg[1][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.451    cpu/alu/registers_reg[1][15]_i_37_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  cpu/alu/registers_reg[1][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    85.565    cpu/alu/registers_reg[1][15]_i_32_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  cpu/alu/registers_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.679    cpu/alu/registers_reg[1][15]_i_27_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.793 r  cpu/alu/registers_reg[1][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.793    cpu/alu/registers_reg[1][15]_i_21_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.950 r  cpu/alu/registers_reg[1][15]_i_10/CO[1]
                         net (fo=36, routed)          2.104    88.053    cpu/alu/data4[15]
    SLICE_X36Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.838 r  cpu/alu/mem_reg_0_255_0_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    88.838    cpu/alu/mem_reg_0_255_0_0_i_635_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.952 r  cpu/alu/mem_reg_0_255_0_0_i_564/CO[3]
                         net (fo=1, routed)           0.000    88.952    cpu/alu/mem_reg_0_255_0_0_i_564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.066 r  cpu/alu/mem_reg_0_255_0_0_i_498/CO[3]
                         net (fo=1, routed)           0.000    89.066    cpu/alu/mem_reg_0_255_0_0_i_498_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.180 r  cpu/alu/mem_reg_0_255_0_0_i_437/CO[3]
                         net (fo=1, routed)           0.000    89.180    cpu/alu/mem_reg_0_255_0_0_i_437_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.294 r  cpu/alu/registers_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    89.294    cpu/alu/registers_reg[1][14]_i_27_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.408 r  cpu/alu/registers_reg[1][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.408    cpu/alu/registers_reg[1][14]_i_22_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.522 r  cpu/alu/registers_reg[1][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.522    cpu/alu/registers_reg[1][14]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.636 r  cpu/alu/registers_reg[1][14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.636    cpu/alu/registers_reg[1][14]_i_11_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.793 r  cpu/alu/registers_reg[1][14]_i_8/CO[1]
                         net (fo=36, routed)          2.123    91.916    cpu/alu/data4[14]
    SLICE_X30Y30         LUT3 (Prop_lut3_I0_O)        0.329    92.245 r  cpu/alu/mem_reg_0_255_0_0_i_704/O
                         net (fo=1, routed)           0.000    92.245    cpu/alu/mem_reg_0_255_0_0_i_704_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.778 r  cpu/alu/mem_reg_0_255_0_0_i_630/CO[3]
                         net (fo=1, routed)           0.000    92.778    cpu/alu/mem_reg_0_255_0_0_i_630_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  cpu/alu/mem_reg_0_255_0_0_i_559/CO[3]
                         net (fo=1, routed)           0.000    92.895    cpu/alu/mem_reg_0_255_0_0_i_559_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  cpu/alu/mem_reg_0_255_0_0_i_493/CO[3]
                         net (fo=1, routed)           0.000    93.012    cpu/alu/mem_reg_0_255_0_0_i_493_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  cpu/alu/mem_reg_0_255_0_0_i_432/CO[3]
                         net (fo=1, routed)           0.000    93.129    cpu/alu/mem_reg_0_255_0_0_i_432_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  cpu/alu/mem_reg_0_255_0_0_i_372/CO[3]
                         net (fo=1, routed)           0.000    93.246    cpu/alu/mem_reg_0_255_0_0_i_372_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.363 r  cpu/alu/registers_reg[1][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.363    cpu/alu/registers_reg[1][13]_i_22_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.480 r  cpu/alu/registers_reg[1][13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.480    cpu/alu/registers_reg[1][13]_i_17_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.597 r  cpu/alu/registers_reg[1][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.597    cpu/alu/registers_reg[1][13]_i_11_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.754 r  cpu/alu/registers_reg[1][13]_i_8/CO[1]
                         net (fo=36, routed)          2.008    95.762    cpu/alu/data4[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.332    96.094 r  cpu/alu/mem_reg_0_255_0_0_i_701/O
                         net (fo=1, routed)           0.000    96.094    cpu/alu/mem_reg_0_255_0_0_i_701_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.644 r  cpu/alu/mem_reg_0_255_0_0_i_625/CO[3]
                         net (fo=1, routed)           0.000    96.644    cpu/alu/mem_reg_0_255_0_0_i_625_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.758 r  cpu/alu/mem_reg_0_255_0_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.758    cpu/alu/mem_reg_0_255_0_0_i_554_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.872 r  cpu/alu/mem_reg_0_255_0_0_i_488/CO[3]
                         net (fo=1, routed)           0.000    96.872    cpu/alu/mem_reg_0_255_0_0_i_488_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.986 r  cpu/alu/mem_reg_0_255_0_0_i_427/CO[3]
                         net (fo=1, routed)           0.000    96.986    cpu/alu/mem_reg_0_255_0_0_i_427_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.100 r  cpu/alu/mem_reg_0_255_0_0_i_367/CO[3]
                         net (fo=1, routed)           0.000    97.100    cpu/alu/mem_reg_0_255_0_0_i_367_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.214 r  cpu/alu/mem_reg_0_255_0_0_i_309/CO[3]
                         net (fo=1, routed)           0.000    97.214    cpu/alu/mem_reg_0_255_0_0_i_309_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.328 r  cpu/alu/registers_reg[1][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.328    cpu/alu/registers_reg[1][12]_i_17_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.442 r  cpu/alu/registers_reg[1][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.442    cpu/alu/registers_reg[1][12]_i_11_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.599 r  cpu/alu/registers_reg[1][12]_i_8/CO[1]
                         net (fo=36, routed)          2.562   100.161    cpu/alu/data4[12]
    SLICE_X33Y28         LUT3 (Prop_lut3_I0_O)        0.329   100.490 r  cpu/alu/mem_reg_0_255_0_0_i_697/O
                         net (fo=1, routed)           0.000   100.490    cpu/alu/mem_reg_0_255_0_0_i_697_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   100.888 r  cpu/alu/mem_reg_0_255_0_0_i_620/CO[3]
                         net (fo=1, routed)           0.000   100.888    cpu/alu/mem_reg_0_255_0_0_i_620_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.002 r  cpu/alu/mem_reg_0_255_0_0_i_549/CO[3]
                         net (fo=1, routed)           0.000   101.002    cpu/alu/mem_reg_0_255_0_0_i_549_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.116 r  cpu/alu/mem_reg_0_255_0_0_i_483/CO[3]
                         net (fo=1, routed)           0.000   101.116    cpu/alu/mem_reg_0_255_0_0_i_483_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.230 r  cpu/alu/mem_reg_0_255_0_0_i_422/CO[3]
                         net (fo=1, routed)           0.000   101.230    cpu/alu/mem_reg_0_255_0_0_i_422_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.344 r  cpu/alu/mem_reg_0_255_0_0_i_362/CO[3]
                         net (fo=1, routed)           0.000   101.344    cpu/alu/mem_reg_0_255_0_0_i_362_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.458 r  cpu/alu/mem_reg_0_255_0_0_i_300/CO[3]
                         net (fo=1, routed)           0.000   101.458    cpu/alu/mem_reg_0_255_0_0_i_300_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.572 r  cpu/alu/mem_reg_0_255_0_0_i_212/CO[3]
                         net (fo=1, routed)           0.000   101.572    cpu/alu/mem_reg_0_255_0_0_i_212_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.686 r  cpu/alu/mem_reg_0_255_0_0_i_209/CO[3]
                         net (fo=1, routed)           0.000   101.686    cpu/alu/mem_reg_0_255_0_0_i_209_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.843 r  cpu/alu/registers_reg[1][11]_i_10/CO[1]
                         net (fo=36, routed)          2.513   104.356    cpu/alu/data4[11]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.329   104.685 r  cpu/alu/mem_reg_0_255_0_0_i_695/O
                         net (fo=1, routed)           0.000   104.685    cpu/alu/mem_reg_0_255_0_0_i_695_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.235 r  cpu/alu/mem_reg_0_255_0_0_i_615/CO[3]
                         net (fo=1, routed)           0.000   105.235    cpu/alu/mem_reg_0_255_0_0_i_615_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.349 r  cpu/alu/mem_reg_0_255_0_0_i_544/CO[3]
                         net (fo=1, routed)           0.000   105.349    cpu/alu/mem_reg_0_255_0_0_i_544_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.463 r  cpu/alu/mem_reg_0_255_0_0_i_478/CO[3]
                         net (fo=1, routed)           0.000   105.463    cpu/alu/mem_reg_0_255_0_0_i_478_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.577 r  cpu/alu/mem_reg_0_255_0_0_i_417/CO[3]
                         net (fo=1, routed)           0.000   105.577    cpu/alu/mem_reg_0_255_0_0_i_417_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.691 r  cpu/alu/mem_reg_0_255_0_0_i_357/CO[3]
                         net (fo=1, routed)           0.000   105.691    cpu/alu/mem_reg_0_255_0_0_i_357_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.805 r  cpu/alu/mem_reg_0_255_0_0_i_295/CO[3]
                         net (fo=1, routed)           0.000   105.805    cpu/alu/mem_reg_0_255_0_0_i_295_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.919 r  cpu/alu/mem_reg_0_255_0_0_i_204/CO[3]
                         net (fo=1, routed)           0.000   105.919    cpu/alu/mem_reg_0_255_0_0_i_204_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.033 r  cpu/alu/mem_reg_0_255_0_0_i_122/CO[3]
                         net (fo=1, routed)           0.000   106.033    cpu/alu/mem_reg_0_255_0_0_i_122_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.190 r  cpu/alu/mem_reg_0_255_0_0_i_121/CO[1]
                         net (fo=36, routed)          1.768   107.958    cpu/alu/data4[10]
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.329   108.287 r  cpu/alu/mem_reg_0_255_0_0_i_692/O
                         net (fo=1, routed)           0.000   108.287    cpu/alu/mem_reg_0_255_0_0_i_692_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.837 r  cpu/alu/mem_reg_0_255_0_0_i_614/CO[3]
                         net (fo=1, routed)           0.000   108.837    cpu/alu/mem_reg_0_255_0_0_i_614_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.951 r  cpu/alu/mem_reg_0_255_0_0_i_543/CO[3]
                         net (fo=1, routed)           0.000   108.951    cpu/alu/mem_reg_0_255_0_0_i_543_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.065 r  cpu/alu/mem_reg_0_255_0_0_i_477/CO[3]
                         net (fo=1, routed)           0.000   109.065    cpu/alu/mem_reg_0_255_0_0_i_477_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.179 r  cpu/alu/mem_reg_0_255_0_0_i_416/CO[3]
                         net (fo=1, routed)           0.000   109.179    cpu/alu/mem_reg_0_255_0_0_i_416_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.293 r  cpu/alu/mem_reg_0_255_0_0_i_356/CO[3]
                         net (fo=1, routed)           0.000   109.293    cpu/alu/mem_reg_0_255_0_0_i_356_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.407 r  cpu/alu/mem_reg_0_255_0_0_i_294/CO[3]
                         net (fo=1, routed)           0.000   109.407    cpu/alu/mem_reg_0_255_0_0_i_294_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.521 r  cpu/alu/mem_reg_0_255_0_0_i_203/CO[3]
                         net (fo=1, routed)           0.000   109.521    cpu/alu/mem_reg_0_255_0_0_i_203_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.635 r  cpu/alu/mem_reg_0_255_0_0_i_120/CO[3]
                         net (fo=1, routed)           0.000   109.635    cpu/alu/mem_reg_0_255_0_0_i_120_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.792 r  cpu/alu/mem_reg_0_255_0_0_i_64/CO[1]
                         net (fo=36, routed)          2.254   112.046    cpu/alu/data4[9]
    SLICE_X27Y28         LUT3 (Prop_lut3_I0_O)        0.329   112.375 r  cpu/alu/mem_reg_0_255_0_0_i_717/O
                         net (fo=1, routed)           0.000   112.375    cpu/alu/mem_reg_0_255_0_0_i_717_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.776 r  cpu/alu/mem_reg_0_255_0_0_i_655/CO[3]
                         net (fo=1, routed)           0.000   112.776    cpu/alu/mem_reg_0_255_0_0_i_655_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.890 r  cpu/alu/mem_reg_0_255_0_0_i_579/CO[3]
                         net (fo=1, routed)           0.000   112.890    cpu/alu/mem_reg_0_255_0_0_i_579_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.004 r  cpu/alu/mem_reg_0_255_0_0_i_508/CO[3]
                         net (fo=1, routed)           0.000   113.004    cpu/alu/mem_reg_0_255_0_0_i_508_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.118 r  cpu/alu/mem_reg_0_255_0_0_i_442/CO[3]
                         net (fo=1, routed)           0.000   113.118    cpu/alu/mem_reg_0_255_0_0_i_442_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.232 r  cpu/alu/mem_reg_0_255_0_0_i_377/CO[3]
                         net (fo=1, routed)           0.000   113.232    cpu/alu/mem_reg_0_255_0_0_i_377_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.346 r  cpu/alu/mem_reg_0_255_0_0_i_316/CO[3]
                         net (fo=1, routed)           0.000   113.346    cpu/alu/mem_reg_0_255_0_0_i_316_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  cpu/alu/mem_reg_0_255_0_0_i_227/CO[3]
                         net (fo=1, routed)           0.000   113.460    cpu/alu/mem_reg_0_255_0_0_i_227_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  cpu/alu/mem_reg_0_255_0_0_i_134/CO[3]
                         net (fo=1, routed)           0.000   113.574    cpu/alu/mem_reg_0_255_0_0_i_134_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.731 r  cpu/alu/mem_reg_0_255_0_0_i_70/CO[1]
                         net (fo=36, routed)          2.086   115.817    cpu/alu/data4[8]
    SLICE_X26Y28         LUT3 (Prop_lut3_I0_O)        0.329   116.146 r  cpu/alu/mem_reg_0_255_0_0_i_731/O
                         net (fo=1, routed)           0.000   116.146    cpu/alu/mem_reg_0_255_0_0_i_731_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.696 r  cpu/alu/mem_reg_0_255_0_0_i_671/CO[3]
                         net (fo=1, routed)           0.000   116.696    cpu/alu/mem_reg_0_255_0_0_i_671_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.810 r  cpu/alu/mem_reg_0_255_0_0_i_595/CO[3]
                         net (fo=1, routed)           0.000   116.810    cpu/alu/mem_reg_0_255_0_0_i_595_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.924 r  cpu/alu/mem_reg_0_255_0_0_i_524/CO[3]
                         net (fo=1, routed)           0.000   116.924    cpu/alu/mem_reg_0_255_0_0_i_524_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.038 r  cpu/alu/mem_reg_0_255_0_0_i_458/CO[3]
                         net (fo=1, routed)           0.000   117.038    cpu/alu/mem_reg_0_255_0_0_i_458_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.152 r  cpu/alu/mem_reg_0_255_0_0_i_397/CO[3]
                         net (fo=1, routed)           0.000   117.152    cpu/alu/mem_reg_0_255_0_0_i_397_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.266 r  cpu/alu/mem_reg_0_255_0_0_i_341/CO[3]
                         net (fo=1, routed)           0.000   117.266    cpu/alu/mem_reg_0_255_0_0_i_341_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.380 r  cpu/alu/mem_reg_0_255_0_0_i_321/CO[3]
                         net (fo=1, routed)           0.000   117.380    cpu/alu/mem_reg_0_255_0_0_i_321_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.494 r  cpu/alu/mem_reg_0_255_0_0_i_237/CO[3]
                         net (fo=1, routed)           0.000   117.494    cpu/alu/mem_reg_0_255_0_0_i_237_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.651 r  cpu/alu/mem_reg_0_255_0_0_i_141/CO[1]
                         net (fo=36, routed)          2.571   120.222    cpu/alu/data4[7]
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.329   120.551 r  cpu/alu/mem_reg_0_255_0_0_i_726/O
                         net (fo=1, routed)           0.000   120.551    cpu/alu/mem_reg_0_255_0_0_i_726_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.952 r  cpu/alu/mem_reg_0_255_0_0_i_666/CO[3]
                         net (fo=1, routed)           0.000   120.952    cpu/alu/mem_reg_0_255_0_0_i_666_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.066 r  cpu/alu/mem_reg_0_255_0_0_i_590/CO[3]
                         net (fo=1, routed)           0.000   121.066    cpu/alu/mem_reg_0_255_0_0_i_590_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.180 r  cpu/alu/mem_reg_0_255_0_0_i_519/CO[3]
                         net (fo=1, routed)           0.000   121.180    cpu/alu/mem_reg_0_255_0_0_i_519_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.294 r  cpu/alu/mem_reg_0_255_0_0_i_453/CO[3]
                         net (fo=1, routed)           0.000   121.294    cpu/alu/mem_reg_0_255_0_0_i_453_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.408 r  cpu/alu/mem_reg_0_255_0_0_i_392/CO[3]
                         net (fo=1, routed)           0.000   121.408    cpu/alu/mem_reg_0_255_0_0_i_392_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.522 r  cpu/alu/mem_reg_0_255_0_0_i_336/CO[3]
                         net (fo=1, routed)           0.000   121.522    cpu/alu/mem_reg_0_255_0_0_i_336_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.636 r  cpu/alu/mem_reg_0_255_0_0_i_267/CO[3]
                         net (fo=1, routed)           0.000   121.636    cpu/alu/mem_reg_0_255_0_0_i_267_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.750 r  cpu/alu/mem_reg_0_255_0_0_i_244/CO[3]
                         net (fo=1, routed)           0.000   121.750    cpu/alu/mem_reg_0_255_0_0_i_244_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.907 r  cpu/alu/mem_reg_0_255_0_0_i_150/CO[1]
                         net (fo=36, routed)          1.954   123.861    cpu/alu/data4[6]
    SLICE_X20Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.190 r  cpu/alu/mem_reg_0_255_0_0_i_725/O
                         net (fo=1, routed)           0.000   124.190    cpu/alu/mem_reg_0_255_0_0_i_725_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.740 r  cpu/alu/mem_reg_0_255_0_0_i_661/CO[3]
                         net (fo=1, routed)           0.000   124.740    cpu/alu/mem_reg_0_255_0_0_i_661_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.854 r  cpu/alu/mem_reg_0_255_0_0_i_585/CO[3]
                         net (fo=1, routed)           0.000   124.854    cpu/alu/mem_reg_0_255_0_0_i_585_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.968 r  cpu/alu/mem_reg_0_255_0_0_i_514/CO[3]
                         net (fo=1, routed)           0.000   124.968    cpu/alu/mem_reg_0_255_0_0_i_514_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.082 r  cpu/alu/mem_reg_0_255_0_0_i_448/CO[3]
                         net (fo=1, routed)           0.000   125.082    cpu/alu/mem_reg_0_255_0_0_i_448_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.196 r  cpu/alu/mem_reg_0_255_0_0_i_387/CO[3]
                         net (fo=1, routed)           0.000   125.196    cpu/alu/mem_reg_0_255_0_0_i_387_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.310 r  cpu/alu/mem_reg_0_255_0_0_i_331/CO[3]
                         net (fo=1, routed)           0.000   125.310    cpu/alu/mem_reg_0_255_0_0_i_331_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.424 r  cpu/alu/mem_reg_0_255_0_0_i_262/CO[3]
                         net (fo=1, routed)           0.000   125.424    cpu/alu/mem_reg_0_255_0_0_i_262_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.538 r  cpu/alu/mem_reg_0_255_0_0_i_163/CO[3]
                         net (fo=1, routed)           0.000   125.538    cpu/alu/mem_reg_0_255_0_0_i_163_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.695 r  cpu/alu/mem_reg_0_255_0_0_i_154/CO[1]
                         net (fo=36, routed)          1.559   127.254    cpu/alu/data4[5]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.329   127.583 r  cpu/alu/mem_reg_0_255_0_0_i_722/O
                         net (fo=1, routed)           0.000   127.583    cpu/alu/mem_reg_0_255_0_0_i_722_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.133 r  cpu/alu/mem_reg_0_255_0_0_i_660/CO[3]
                         net (fo=1, routed)           0.000   128.133    cpu/alu/mem_reg_0_255_0_0_i_660_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.247 r  cpu/alu/mem_reg_0_255_0_0_i_584/CO[3]
                         net (fo=1, routed)           0.000   128.247    cpu/alu/mem_reg_0_255_0_0_i_584_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.361 r  cpu/alu/mem_reg_0_255_0_0_i_513/CO[3]
                         net (fo=1, routed)           0.000   128.361    cpu/alu/mem_reg_0_255_0_0_i_513_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.475 r  cpu/alu/mem_reg_0_255_0_0_i_447/CO[3]
                         net (fo=1, routed)           0.000   128.475    cpu/alu/mem_reg_0_255_0_0_i_447_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.589 r  cpu/alu/mem_reg_0_255_0_0_i_386/CO[3]
                         net (fo=1, routed)           0.000   128.589    cpu/alu/mem_reg_0_255_0_0_i_386_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.703 r  cpu/alu/mem_reg_0_255_0_0_i_330/CO[3]
                         net (fo=1, routed)           0.000   128.703    cpu/alu/mem_reg_0_255_0_0_i_330_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.817 r  cpu/alu/mem_reg_0_255_0_0_i_261/CO[3]
                         net (fo=1, routed)           0.000   128.817    cpu/alu/mem_reg_0_255_0_0_i_261_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.931 r  cpu/alu/mem_reg_0_255_0_0_i_162/CO[3]
                         net (fo=1, routed)           0.000   128.931    cpu/alu/mem_reg_0_255_0_0_i_162_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.088 r  cpu/alu/mem_reg_0_255_0_0_i_86/CO[1]
                         net (fo=36, routed)          1.712   130.800    cpu/alu/data4[4]
    SLICE_X24Y25         LUT3 (Prop_lut3_I0_O)        0.329   131.129 r  cpu/alu/mem_reg_0_255_0_0_i_734/O
                         net (fo=1, routed)           0.000   131.129    cpu/alu/mem_reg_0_255_0_0_i_734_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.679 r  cpu/alu/mem_reg_0_255_0_0_i_680/CO[3]
                         net (fo=1, routed)           0.000   131.679    cpu/alu/mem_reg_0_255_0_0_i_680_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.793 r  cpu/alu/mem_reg_0_255_0_0_i_604/CO[3]
                         net (fo=1, routed)           0.000   131.793    cpu/alu/mem_reg_0_255_0_0_i_604_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.907 r  cpu/alu/mem_reg_0_255_0_0_i_533/CO[3]
                         net (fo=1, routed)           0.000   131.907    cpu/alu/mem_reg_0_255_0_0_i_533_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.021 r  cpu/alu/mem_reg_0_255_0_0_i_467/CO[3]
                         net (fo=1, routed)           0.000   132.021    cpu/alu/mem_reg_0_255_0_0_i_467_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.135 r  cpu/alu/mem_reg_0_255_0_0_i_406/CO[3]
                         net (fo=1, routed)           0.000   132.135    cpu/alu/mem_reg_0_255_0_0_i_406_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.249 r  cpu/alu/mem_reg_0_255_0_0_i_346/CO[3]
                         net (fo=1, routed)           0.000   132.249    cpu/alu/mem_reg_0_255_0_0_i_346_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.363 r  cpu/alu/mem_reg_0_255_0_0_i_277/CO[3]
                         net (fo=1, routed)           0.000   132.363    cpu/alu/mem_reg_0_255_0_0_i_277_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.477 r  cpu/alu/mem_reg_0_255_0_0_i_177/CO[3]
                         net (fo=1, routed)           0.000   132.477    cpu/alu/mem_reg_0_255_0_0_i_177_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   132.634 r  cpu/alu/mem_reg_0_255_0_0_i_92/CO[1]
                         net (fo=36, routed)          2.415   135.049    cpu/alu/data4[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I0_O)        0.329   135.378 r  cpu/alu/mem_reg_0_255_0_0_i_735/O
                         net (fo=1, routed)           0.000   135.378    cpu/alu/mem_reg_0_255_0_0_i_735_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   135.779 r  cpu/alu/mem_reg_0_255_0_0_i_685/CO[3]
                         net (fo=1, routed)           0.009   135.788    cpu/alu/mem_reg_0_255_0_0_i_685_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.902 r  cpu/alu/mem_reg_0_255_0_0_i_609/CO[3]
                         net (fo=1, routed)           0.000   135.902    cpu/alu/mem_reg_0_255_0_0_i_609_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.016 r  cpu/alu/mem_reg_0_255_0_0_i_538/CO[3]
                         net (fo=1, routed)           0.000   136.016    cpu/alu/mem_reg_0_255_0_0_i_538_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.130 r  cpu/alu/mem_reg_0_255_0_0_i_472/CO[3]
                         net (fo=1, routed)           0.000   136.130    cpu/alu/mem_reg_0_255_0_0_i_472_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.244 r  cpu/alu/mem_reg_0_255_0_0_i_411/CO[3]
                         net (fo=1, routed)           0.000   136.244    cpu/alu/mem_reg_0_255_0_0_i_411_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.358 r  cpu/alu/mem_reg_0_255_0_0_i_351/CO[3]
                         net (fo=1, routed)           0.000   136.358    cpu/alu/mem_reg_0_255_0_0_i_351_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.472 r  cpu/alu/mem_reg_0_255_0_0_i_288/CO[3]
                         net (fo=1, routed)           0.000   136.472    cpu/alu/mem_reg_0_255_0_0_i_288_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.586 r  cpu/alu/mem_reg_0_255_0_0_i_183/CO[3]
                         net (fo=1, routed)           0.000   136.586    cpu/alu/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   136.743 r  cpu/alu/mem_reg_0_255_0_0_i_96/CO[1]
                         net (fo=36, routed)          2.061   138.804    cpu/alu/data4[2]
    SLICE_X23Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   139.589 r  cpu/alu/registers_reg[1][1]_i_50/CO[3]
                         net (fo=1, routed)           0.009   139.598    cpu/alu/registers_reg[1][1]_i_50_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.712 r  cpu/alu/registers_reg[1][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   139.712    cpu/alu/registers_reg[1][1]_i_45_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.826 r  cpu/alu/registers_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   139.826    cpu/alu/registers_reg[1][1]_i_40_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.940 r  cpu/alu/registers_reg[1][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   139.940    cpu/alu/registers_reg[1][1]_i_35_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.054 r  cpu/alu/registers_reg[1][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   140.054    cpu/alu/registers_reg[1][1]_i_30_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.168 r  cpu/alu/registers_reg[1][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   140.168    cpu/alu/registers_reg[1][1]_i_25_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.282 r  cpu/alu/registers_reg[1][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   140.282    cpu/alu/registers_reg[1][1]_i_18_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.396 r  cpu/alu/registers_reg[1][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   140.396    cpu/alu/registers_reg[1][1]_i_13_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   140.553 r  cpu/alu/registers_reg[1][1]_i_10/CO[1]
                         net (fo=36, routed)          2.432   142.984    cpu/alu/data4[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.329   143.313 r  cpu/alu/registers[1][0]_i_125/O
                         net (fo=1, routed)           0.000   143.313    cpu/alu/registers[1][0]_i_125_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.863 r  cpu/alu/registers_reg[1][0]_i_118/CO[3]
                         net (fo=1, routed)           0.009   143.872    cpu/alu/registers_reg[1][0]_i_118_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.986 r  cpu/alu/registers_reg[1][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   143.986    cpu/alu/registers_reg[1][0]_i_113_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.100 r  cpu/alu/registers_reg[1][0]_i_108/CO[3]
                         net (fo=1, routed)           0.000   144.100    cpu/alu/registers_reg[1][0]_i_108_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.214 r  cpu/alu/registers_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000   144.214    cpu/alu/registers_reg[1][0]_i_103_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.328 r  cpu/alu/registers_reg[1][0]_i_98/CO[3]
                         net (fo=1, routed)           0.000   144.328    cpu/alu/registers_reg[1][0]_i_98_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.442 r  cpu/alu/registers_reg[1][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000   144.442    cpu/alu/registers_reg[1][0]_i_79_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.556 r  cpu/alu/registers_reg[1][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   144.556    cpu/alu/registers_reg[1][0]_i_55_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.670 r  cpu/alu/registers_reg[1][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   144.670    cpu/alu/registers_reg[1][0]_i_34_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   144.941 f  cpu/alu/registers_reg[1][0]_i_13/CO[0]
                         net (fo=1, routed)           1.160   146.102    cpu/regfile/data4[0]
    SLICE_X17Y25         LUT6 (Prop_lut6_I5_O)        0.373   146.475 f  cpu/regfile/registers[1][0]_i_7/O
                         net (fo=1, routed)           0.840   147.314    cpu/register_PC/reg_data_reg[0]_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I3_O)        0.124   147.438 f  cpu/register_PC/registers[1][0]_i_3/O
                         net (fo=8, routed)           1.764   149.202    cpu/register_PC/ALURet[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.118   149.320 r  cpu/register_PC/registers[1][3]_i_3/O
                         net (fo=7, routed)           0.854   150.175    cpu/register_PC/registers[1][1]_i_3_2
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.326   150.501 r  cpu/register_PC/registers[1][4]_i_2/O
                         net (fo=2, routed)           1.027   151.527    cpu/register_PC/registers[1][4]_i_2_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I0_O)        0.124   151.651 r  cpu/register_PC/registers[1][4]_i_1/O
                         net (fo=31, routed)          2.862   154.513    cpu/regfile/Din[4]
    SLICE_X48Y22         FDRE                                         r  cpu/regfile/registers_reg[16][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/regfile/registers_reg[20][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        154.472ns  (logic 59.908ns (38.782%)  route 94.564ns (61.218%))
  Logic Levels:           328  (CARRY4=284 FDRE=1 LUT1=1 LUT2=2 LUT3=29 LUT4=1 LUT5=1 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[9]/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/register_PC/reg_data_reg[9]/Q
                         net (fo=201, routed)         4.717     5.173    cpu/register_PC/PC[7]
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.146     5.319 r  cpu/register_PC/reg_data[31]_i_86/O
                         net (fo=1, routed)           0.986     6.305    cpu/ROM_instruction/i_/reg_data_reg[31]_i_38_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.328     6.633 r  cpu/ROM_instruction/i_/reg_data[31]_i_67/O
                         net (fo=1, routed)           0.000     6.633    cpu/ROM_instruction/i_/reg_data[31]_i_67_n_0
    SLICE_X11Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     6.845 r  cpu/ROM_instruction/i_/reg_data_reg[31]_i_38/O
                         net (fo=5, routed)           0.344     7.189    cpu/register_PC/mem_reg_0_255_0_0_i_100_2
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.488 f  cpu/register_PC/reg_data[31]_i_18/O
                         net (fo=37, routed)          2.115     9.603    cpu/register_PC/reg_data[31]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.727 f  cpu/register_PC/reg_data[31]_i_7/O
                         net (fo=8, routed)           1.301    11.028    cpu/register_PC/ecall
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.149    11.177 r  cpu/register_PC/mem_reg_0_255_0_0_i_42/O
                         net (fo=128, routed)         5.275    16.451    cpu/regfile/R2_wire[2]
    SLICE_X49Y40         MUXF7 (Prop_muxf7_S_O)       0.504    16.955 f  cpu/regfile/mem_reg_0_255_18_18_i_2/O
                         net (fo=1, routed)           0.945    17.900    cpu/regfile/mem_reg_0_255_18_18_i_2_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.298    18.198 f  cpu/regfile/mem_reg_0_255_18_18_i_1/O
                         net (fo=19, routed)          2.279    20.477    cpu/register_PC/MDin[14]
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.124    20.601 f  cpu/register_PC/Result0__1_i_14/O
                         net (fo=43, routed)          3.190    23.791    cpu/alu/ALUB[18]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.915 r  cpu/alu/registers[1][31]_i_93/O
                         net (fo=1, routed)           0.000    23.915    cpu/alu/registers[1][31]_i_93_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.295 r  cpu/alu/registers_reg[1][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.295    cpu/alu/registers_reg[1][31]_i_78_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  cpu/alu/registers_reg[1][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.412    cpu/alu/registers_reg[1][31]_i_63_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  cpu/alu/registers_reg[1][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.529    cpu/alu/registers_reg[1][31]_i_44_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  cpu/alu/registers_reg[1][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.646    cpu/alu/registers_reg[1][31]_i_35_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.900 r  cpu/alu/registers_reg[1][31]_i_23/CO[0]
                         net (fo=36, routed)          1.558    26.458    cpu/alu/data4[31]
    SLICE_X13Y37         LUT3 (Prop_lut3_I0_O)        0.367    26.825 r  cpu/alu/registers[1][30]_i_58/O
                         net (fo=1, routed)           0.000    26.825    cpu/alu/registers[1][30]_i_58_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.375 r  cpu/alu/registers_reg[1][30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.375    cpu/alu/registers_reg[1][30]_i_51_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.489 r  cpu/alu/registers_reg[1][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.489    cpu/alu/registers_reg[1][30]_i_46_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  cpu/alu/registers_reg[1][30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    27.603    cpu/alu/registers_reg[1][30]_i_41_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.717 r  cpu/alu/registers_reg[1][30]_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.717    cpu/alu/registers_reg[1][30]_i_36_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.831 r  cpu/alu/registers_reg[1][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.831    cpu/alu/registers_reg[1][30]_i_31_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.945 r  cpu/alu/registers_reg[1][30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.945    cpu/alu/registers_reg[1][30]_i_26_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.059 r  cpu/alu/registers_reg[1][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.059    cpu/alu/registers_reg[1][30]_i_17_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  cpu/alu/registers_reg[1][30]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.173    cpu/alu/registers_reg[1][30]_i_11_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.330 r  cpu/alu/registers_reg[1][30]_i_8/CO[1]
                         net (fo=36, routed)          1.867    30.196    cpu/alu/data4[30]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.329    30.525 r  cpu/alu/registers[1][28]_i_97/O
                         net (fo=1, routed)           0.000    30.525    cpu/alu/registers[1][28]_i_97_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.058 r  cpu/alu/registers_reg[1][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    31.058    cpu/alu/registers_reg[1][28]_i_83_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.175 r  cpu/alu/registers_reg[1][28]_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.175    cpu/alu/registers_reg[1][28]_i_73_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.292 r  cpu/alu/registers_reg[1][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.292    cpu/alu/registers_reg[1][28]_i_63_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  cpu/alu/registers_reg[1][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.409    cpu/alu/registers_reg[1][28]_i_53_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  cpu/alu/registers_reg[1][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.526    cpu/alu/registers_reg[1][28]_i_43_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  cpu/alu/registers_reg[1][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.643    cpu/alu/registers_reg[1][28]_i_33_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  cpu/alu/registers_reg[1][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.760    cpu/alu/registers_reg[1][28]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  cpu/alu/registers_reg[1][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.877    cpu/alu/registers_reg[1][28]_i_12_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.034 r  cpu/alu/registers_reg[1][29]_i_10/CO[1]
                         net (fo=36, routed)          1.605    33.639    cpu/alu/data4[29]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    33.971 r  cpu/alu/registers[1][28]_i_94/O
                         net (fo=1, routed)           0.000    33.971    cpu/alu/registers[1][28]_i_94_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.521 r  cpu/alu/registers_reg[1][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.521    cpu/alu/registers_reg[1][28]_i_82_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.635 r  cpu/alu/registers_reg[1][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.635    cpu/alu/registers_reg[1][28]_i_72_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.749 r  cpu/alu/registers_reg[1][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.749    cpu/alu/registers_reg[1][28]_i_62_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.863 r  cpu/alu/registers_reg[1][28]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.863    cpu/alu/registers_reg[1][28]_i_52_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.977 r  cpu/alu/registers_reg[1][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.977    cpu/alu/registers_reg[1][28]_i_42_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.091 r  cpu/alu/registers_reg[1][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.091    cpu/alu/registers_reg[1][28]_i_32_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.205 r  cpu/alu/registers_reg[1][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.205    cpu/alu/registers_reg[1][28]_i_18_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.319 r  cpu/alu/registers_reg[1][28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.319    cpu/alu/registers_reg[1][28]_i_11_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.476 r  cpu/alu/registers_reg[1][28]_i_8/CO[1]
                         net (fo=36, routed)          2.250    37.727    cpu/alu/data4[28]
    SLICE_X16Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.056 r  cpu/alu/registers[1][27]_i_67/O
                         net (fo=1, routed)           0.000    38.056    cpu/alu/registers[1][27]_i_67_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.454 r  cpu/alu/registers_reg[1][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    38.454    cpu/alu/registers_reg[1][27]_i_61_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.568 r  cpu/alu/registers_reg[1][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    38.568    cpu/alu/registers_reg[1][27]_i_56_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.682 r  cpu/alu/registers_reg[1][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    38.682    cpu/alu/registers_reg[1][27]_i_51_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.796 r  cpu/alu/registers_reg[1][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    38.796    cpu/alu/registers_reg[1][27]_i_46_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.910 r  cpu/alu/registers_reg[1][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.910    cpu/alu/registers_reg[1][27]_i_41_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.024 r  cpu/alu/registers_reg[1][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.024    cpu/alu/registers_reg[1][27]_i_36_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.138 r  cpu/alu/registers_reg[1][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.138    cpu/alu/registers_reg[1][27]_i_27_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.252 r  cpu/alu/registers_reg[1][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.252    cpu/alu/registers_reg[1][27]_i_21_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.409 r  cpu/alu/registers_reg[1][27]_i_10/CO[1]
                         net (fo=36, routed)          1.912    41.320    cpu/alu/data4[27]
    SLICE_X17Y36         LUT3 (Prop_lut3_I0_O)        0.329    41.649 r  cpu/alu/registers[1][26]_i_60/O
                         net (fo=1, routed)           0.000    41.649    cpu/alu/registers[1][26]_i_60_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.199 r  cpu/alu/registers_reg[1][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.199    cpu/alu/registers_reg[1][26]_i_53_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.313 r  cpu/alu/registers_reg[1][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.313    cpu/alu/registers_reg[1][26]_i_48_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.427 r  cpu/alu/registers_reg[1][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.427    cpu/alu/registers_reg[1][26]_i_43_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.541 r  cpu/alu/registers_reg[1][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    42.541    cpu/alu/registers_reg[1][26]_i_38_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.655 r  cpu/alu/registers_reg[1][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.655    cpu/alu/registers_reg[1][26]_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.769 r  cpu/alu/registers_reg[1][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.769    cpu/alu/registers_reg[1][26]_i_25_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.883 r  cpu/alu/registers_reg[1][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.883    cpu/alu/registers_reg[1][26]_i_17_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.997 r  cpu/alu/registers_reg[1][26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.997    cpu/alu/registers_reg[1][26]_i_11_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.154 r  cpu/alu/registers_reg[1][26]_i_8/CO[1]
                         net (fo=36, routed)          2.046    45.201    cpu/alu/data4[26]
    SLICE_X19Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.530 r  cpu/alu/registers[1][25]_i_58/O
                         net (fo=1, routed)           0.000    45.530    cpu/alu/registers[1][25]_i_58_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.931 r  cpu/alu/registers_reg[1][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    45.931    cpu/alu/registers_reg[1][25]_i_53_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  cpu/alu/registers_reg[1][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.045    cpu/alu/registers_reg[1][25]_i_48_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.159 r  cpu/alu/registers_reg[1][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.159    cpu/alu/registers_reg[1][25]_i_43_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.273 r  cpu/alu/registers_reg[1][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.273    cpu/alu/registers_reg[1][25]_i_38_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  cpu/alu/registers_reg[1][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.387    cpu/alu/registers_reg[1][25]_i_33_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  cpu/alu/registers_reg[1][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.501    cpu/alu/registers_reg[1][25]_i_25_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.615 r  cpu/alu/registers_reg[1][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.615    cpu/alu/registers_reg[1][25]_i_17_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.729 r  cpu/alu/registers_reg[1][25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.729    cpu/alu/registers_reg[1][25]_i_11_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.886 r  cpu/alu/registers_reg[1][25]_i_8/CO[1]
                         net (fo=36, routed)          2.267    49.153    cpu/alu/data4[25]
    SLICE_X21Y37         LUT3 (Prop_lut3_I0_O)        0.329    49.482 r  cpu/alu/registers[1][24]_i_54/O
                         net (fo=1, routed)           0.000    49.482    cpu/alu/registers[1][24]_i_54_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.032 r  cpu/alu/registers_reg[1][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.032    cpu/alu/registers_reg[1][24]_i_47_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.146 r  cpu/alu/registers_reg[1][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.146    cpu/alu/registers_reg[1][24]_i_42_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.260 r  cpu/alu/registers_reg[1][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.260    cpu/alu/registers_reg[1][24]_i_37_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  cpu/alu/registers_reg[1][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.374    cpu/alu/registers_reg[1][24]_i_32_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  cpu/alu/registers_reg[1][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.488    cpu/alu/registers_reg[1][24]_i_27_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  cpu/alu/registers_reg[1][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.602    cpu/alu/registers_reg[1][24]_i_22_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  cpu/alu/registers_reg[1][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.716    cpu/alu/registers_reg[1][24]_i_17_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  cpu/alu/registers_reg[1][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.830    cpu/alu/registers_reg[1][24]_i_11_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.987 r  cpu/alu/registers_reg[1][24]_i_8/CO[1]
                         net (fo=36, routed)          2.240    53.228    cpu/alu/data4[24]
    SLICE_X23Y37         LUT3 (Prop_lut3_I0_O)        0.329    53.557 r  cpu/alu/registers[1][23]_i_67/O
                         net (fo=1, routed)           0.000    53.557    cpu/alu/registers[1][23]_i_67_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.958 r  cpu/alu/registers_reg[1][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.958    cpu/alu/registers_reg[1][23]_i_62_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.072 r  cpu/alu/registers_reg[1][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    54.072    cpu/alu/registers_reg[1][23]_i_57_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.186 r  cpu/alu/registers_reg[1][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    54.186    cpu/alu/registers_reg[1][23]_i_52_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  cpu/alu/registers_reg[1][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.300    cpu/alu/registers_reg[1][23]_i_47_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  cpu/alu/registers_reg[1][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.414    cpu/alu/registers_reg[1][23]_i_42_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  cpu/alu/registers_reg[1][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.528    cpu/alu/registers_reg[1][23]_i_37_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  cpu/alu/registers_reg[1][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.642    cpu/alu/registers_reg[1][23]_i_28_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  cpu/alu/registers_reg[1][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.756    cpu/alu/registers_reg[1][23]_i_21_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.913 r  cpu/alu/registers_reg[1][23]_i_10/CO[1]
                         net (fo=36, routed)          1.945    56.858    cpu/alu/data4[23]
    SLICE_X24Y38         LUT3 (Prop_lut3_I0_O)        0.329    57.187 r  cpu/alu/registers[1][22]_i_54/O
                         net (fo=1, routed)           0.000    57.187    cpu/alu/registers[1][22]_i_54_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.585 r  cpu/alu/registers_reg[1][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.585    cpu/alu/registers_reg[1][22]_i_48_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.699 r  cpu/alu/registers_reg[1][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    57.699    cpu/alu/registers_reg[1][22]_i_43_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.813 r  cpu/alu/registers_reg[1][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.813    cpu/alu/registers_reg[1][22]_i_38_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.927 r  cpu/alu/registers_reg[1][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.927    cpu/alu/registers_reg[1][22]_i_33_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.041 r  cpu/alu/registers_reg[1][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.041    cpu/alu/registers_reg[1][22]_i_28_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.155 r  cpu/alu/registers_reg[1][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.155    cpu/alu/registers_reg[1][22]_i_23_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.269 r  cpu/alu/registers_reg[1][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    58.269    cpu/alu/registers_reg[1][22]_i_17_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.383 r  cpu/alu/registers_reg[1][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    58.383    cpu/alu/registers_reg[1][22]_i_11_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.540 r  cpu/alu/registers_reg[1][22]_i_8/CO[1]
                         net (fo=36, routed)          2.244    60.783    cpu/alu/data4[22]
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.329    61.112 r  cpu/alu/registers[1][21]_i_53/O
                         net (fo=1, routed)           0.000    61.112    cpu/alu/registers[1][21]_i_53_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.513 r  cpu/alu/registers_reg[1][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.513    cpu/alu/registers_reg[1][21]_i_48_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.627 r  cpu/alu/registers_reg[1][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.627    cpu/alu/registers_reg[1][21]_i_43_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.741 r  cpu/alu/registers_reg[1][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.741    cpu/alu/registers_reg[1][21]_i_38_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.855 r  cpu/alu/registers_reg[1][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.855    cpu/alu/registers_reg[1][21]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.969 r  cpu/alu/registers_reg[1][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.969    cpu/alu/registers_reg[1][21]_i_28_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.083 r  cpu/alu/registers_reg[1][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.083    cpu/alu/registers_reg[1][21]_i_23_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.197 r  cpu/alu/registers_reg[1][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.197    cpu/alu/registers_reg[1][21]_i_17_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.311 r  cpu/alu/registers_reg[1][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    62.311    cpu/alu/registers_reg[1][21]_i_11_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.468 r  cpu/alu/registers_reg[1][21]_i_8/CO[1]
                         net (fo=36, routed)          2.154    64.623    cpu/alu/data4[21]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.408 r  cpu/alu/registers_reg[1][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.408    cpu/alu/registers_reg[1][20]_i_49_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  cpu/alu/registers_reg[1][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.522    cpu/alu/registers_reg[1][20]_i_44_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  cpu/alu/registers_reg[1][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.636    cpu/alu/registers_reg[1][20]_i_39_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  cpu/alu/registers_reg[1][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.750    cpu/alu/registers_reg[1][20]_i_34_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.864 r  cpu/alu/registers_reg[1][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.864    cpu/alu/registers_reg[1][20]_i_29_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.978 r  cpu/alu/registers_reg[1][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.978    cpu/alu/registers_reg[1][20]_i_24_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.092 r  cpu/alu/registers_reg[1][20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.092    cpu/alu/registers_reg[1][20]_i_17_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.206 r  cpu/alu/registers_reg[1][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.206    cpu/alu/registers_reg[1][20]_i_11_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.363 r  cpu/alu/registers_reg[1][20]_i_8/CO[1]
                         net (fo=36, routed)          2.053    68.415    cpu/alu/data4[20]
    SLICE_X33Y37         LUT3 (Prop_lut3_I0_O)        0.329    68.744 r  cpu/alu/registers[1][19]_i_69/O
                         net (fo=1, routed)           0.000    68.744    cpu/alu/registers[1][19]_i_69_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.142 r  cpu/alu/registers_reg[1][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    69.142    cpu/alu/registers_reg[1][19]_i_63_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.256 r  cpu/alu/registers_reg[1][19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.256    cpu/alu/registers_reg[1][19]_i_58_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.370 r  cpu/alu/registers_reg[1][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.370    cpu/alu/registers_reg[1][19]_i_53_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.484 r  cpu/alu/registers_reg[1][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.484    cpu/alu/registers_reg[1][19]_i_48_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.598 r  cpu/alu/registers_reg[1][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.598    cpu/alu/registers_reg[1][19]_i_43_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.712 r  cpu/alu/registers_reg[1][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.712    cpu/alu/registers_reg[1][19]_i_38_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.826 r  cpu/alu/registers_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.826    cpu/alu/registers_reg[1][19]_i_28_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.940 r  cpu/alu/registers_reg[1][19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.940    cpu/alu/registers_reg[1][19]_i_21_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.097 r  cpu/alu/registers_reg[1][19]_i_10/CO[1]
                         net (fo=36, routed)          2.402    72.499    cpu/alu/data4[19]
    SLICE_X28Y37         LUT3 (Prop_lut3_I0_O)        0.329    72.828 r  cpu/alu/registers[1][18]_i_54/O
                         net (fo=1, routed)           0.000    72.828    cpu/alu/registers[1][18]_i_54_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.378 r  cpu/alu/registers_reg[1][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.378    cpu/alu/registers_reg[1][18]_i_47_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  cpu/alu/registers_reg[1][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.492    cpu/alu/registers_reg[1][18]_i_42_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  cpu/alu/registers_reg[1][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    73.606    cpu/alu/registers_reg[1][18]_i_37_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  cpu/alu/registers_reg[1][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.720    cpu/alu/registers_reg[1][18]_i_32_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.834 r  cpu/alu/registers_reg[1][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.834    cpu/alu/registers_reg[1][18]_i_27_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.948 r  cpu/alu/registers_reg[1][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.948    cpu/alu/registers_reg[1][18]_i_22_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.062 r  cpu/alu/registers_reg[1][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.062    cpu/alu/registers_reg[1][18]_i_17_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.176 r  cpu/alu/registers_reg[1][18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.176    cpu/alu/registers_reg[1][18]_i_11_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.333 r  cpu/alu/registers_reg[1][18]_i_8/CO[1]
                         net (fo=36, routed)          2.002    76.335    cpu/alu/data4[18]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.329    76.664 r  cpu/alu/mem_reg_0_255_0_0_i_716/O
                         net (fo=1, routed)           0.000    76.664    cpu/alu/mem_reg_0_255_0_0_i_716_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.214 r  cpu/alu/mem_reg_0_255_0_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    77.214    cpu/alu/mem_reg_0_255_0_0_i_650_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.328 r  cpu/alu/registers_reg[1][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.328    cpu/alu/registers_reg[1][17]_i_42_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.442 r  cpu/alu/registers_reg[1][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.442    cpu/alu/registers_reg[1][17]_i_37_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.556 r  cpu/alu/registers_reg[1][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.556    cpu/alu/registers_reg[1][17]_i_32_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.670 r  cpu/alu/registers_reg[1][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.670    cpu/alu/registers_reg[1][17]_i_27_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.784 r  cpu/alu/registers_reg[1][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.784    cpu/alu/registers_reg[1][17]_i_22_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.898 r  cpu/alu/registers_reg[1][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.898    cpu/alu/registers_reg[1][17]_i_17_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.012 r  cpu/alu/registers_reg[1][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    78.012    cpu/alu/registers_reg[1][17]_i_11_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.169 r  cpu/alu/registers_reg[1][17]_i_8/CO[1]
                         net (fo=36, routed)          2.266    80.435    cpu/alu/data4[17]
    SLICE_X31Y35         LUT3 (Prop_lut3_I0_O)        0.329    80.764 r  cpu/alu/mem_reg_0_255_0_0_i_711/O
                         net (fo=1, routed)           0.000    80.764    cpu/alu/mem_reg_0_255_0_0_i_711_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.165 r  cpu/alu/mem_reg_0_255_0_0_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.165    cpu/alu/mem_reg_0_255_0_0_i_645_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.279 r  cpu/alu/mem_reg_0_255_0_0_i_574/CO[3]
                         net (fo=1, routed)           0.000    81.279    cpu/alu/mem_reg_0_255_0_0_i_574_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.393 r  cpu/alu/registers_reg[1][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.393    cpu/alu/registers_reg[1][16]_i_37_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.507 r  cpu/alu/registers_reg[1][16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg[1][16]_i_32_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.621 r  cpu/alu/registers_reg[1][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.621    cpu/alu/registers_reg[1][16]_i_27_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.735 r  cpu/alu/registers_reg[1][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.735    cpu/alu/registers_reg[1][16]_i_22_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.849 r  cpu/alu/registers_reg[1][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.849    cpu/alu/registers_reg[1][16]_i_17_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.963 r  cpu/alu/registers_reg[1][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    81.963    cpu/alu/registers_reg[1][16]_i_11_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.120 r  cpu/alu/registers_reg[1][16]_i_8/CO[1]
                         net (fo=36, routed)          1.995    84.116    cpu/alu/data4[16]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.329    84.445 r  cpu/alu/mem_reg_0_255_0_0_i_710/O
                         net (fo=1, routed)           0.000    84.445    cpu/alu/mem_reg_0_255_0_0_i_710_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.995 r  cpu/alu/mem_reg_0_255_0_0_i_640/CO[3]
                         net (fo=1, routed)           0.000    84.995    cpu/alu/mem_reg_0_255_0_0_i_640_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  cpu/alu/mem_reg_0_255_0_0_i_569/CO[3]
                         net (fo=1, routed)           0.000    85.109    cpu/alu/mem_reg_0_255_0_0_i_569_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  cpu/alu/mem_reg_0_255_0_0_i_503/CO[3]
                         net (fo=1, routed)           0.000    85.223    cpu/alu/mem_reg_0_255_0_0_i_503_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  cpu/alu/registers_reg[1][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    85.337    cpu/alu/registers_reg[1][15]_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  cpu/alu/registers_reg[1][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.451    cpu/alu/registers_reg[1][15]_i_37_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  cpu/alu/registers_reg[1][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    85.565    cpu/alu/registers_reg[1][15]_i_32_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  cpu/alu/registers_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.679    cpu/alu/registers_reg[1][15]_i_27_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.793 r  cpu/alu/registers_reg[1][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.793    cpu/alu/registers_reg[1][15]_i_21_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.950 r  cpu/alu/registers_reg[1][15]_i_10/CO[1]
                         net (fo=36, routed)          2.104    88.053    cpu/alu/data4[15]
    SLICE_X36Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.838 r  cpu/alu/mem_reg_0_255_0_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    88.838    cpu/alu/mem_reg_0_255_0_0_i_635_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.952 r  cpu/alu/mem_reg_0_255_0_0_i_564/CO[3]
                         net (fo=1, routed)           0.000    88.952    cpu/alu/mem_reg_0_255_0_0_i_564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.066 r  cpu/alu/mem_reg_0_255_0_0_i_498/CO[3]
                         net (fo=1, routed)           0.000    89.066    cpu/alu/mem_reg_0_255_0_0_i_498_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.180 r  cpu/alu/mem_reg_0_255_0_0_i_437/CO[3]
                         net (fo=1, routed)           0.000    89.180    cpu/alu/mem_reg_0_255_0_0_i_437_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.294 r  cpu/alu/registers_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    89.294    cpu/alu/registers_reg[1][14]_i_27_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.408 r  cpu/alu/registers_reg[1][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.408    cpu/alu/registers_reg[1][14]_i_22_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.522 r  cpu/alu/registers_reg[1][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.522    cpu/alu/registers_reg[1][14]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.636 r  cpu/alu/registers_reg[1][14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.636    cpu/alu/registers_reg[1][14]_i_11_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.793 r  cpu/alu/registers_reg[1][14]_i_8/CO[1]
                         net (fo=36, routed)          2.123    91.916    cpu/alu/data4[14]
    SLICE_X30Y30         LUT3 (Prop_lut3_I0_O)        0.329    92.245 r  cpu/alu/mem_reg_0_255_0_0_i_704/O
                         net (fo=1, routed)           0.000    92.245    cpu/alu/mem_reg_0_255_0_0_i_704_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.778 r  cpu/alu/mem_reg_0_255_0_0_i_630/CO[3]
                         net (fo=1, routed)           0.000    92.778    cpu/alu/mem_reg_0_255_0_0_i_630_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  cpu/alu/mem_reg_0_255_0_0_i_559/CO[3]
                         net (fo=1, routed)           0.000    92.895    cpu/alu/mem_reg_0_255_0_0_i_559_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  cpu/alu/mem_reg_0_255_0_0_i_493/CO[3]
                         net (fo=1, routed)           0.000    93.012    cpu/alu/mem_reg_0_255_0_0_i_493_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  cpu/alu/mem_reg_0_255_0_0_i_432/CO[3]
                         net (fo=1, routed)           0.000    93.129    cpu/alu/mem_reg_0_255_0_0_i_432_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  cpu/alu/mem_reg_0_255_0_0_i_372/CO[3]
                         net (fo=1, routed)           0.000    93.246    cpu/alu/mem_reg_0_255_0_0_i_372_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.363 r  cpu/alu/registers_reg[1][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.363    cpu/alu/registers_reg[1][13]_i_22_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.480 r  cpu/alu/registers_reg[1][13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.480    cpu/alu/registers_reg[1][13]_i_17_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.597 r  cpu/alu/registers_reg[1][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.597    cpu/alu/registers_reg[1][13]_i_11_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.754 r  cpu/alu/registers_reg[1][13]_i_8/CO[1]
                         net (fo=36, routed)          2.008    95.762    cpu/alu/data4[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.332    96.094 r  cpu/alu/mem_reg_0_255_0_0_i_701/O
                         net (fo=1, routed)           0.000    96.094    cpu/alu/mem_reg_0_255_0_0_i_701_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.644 r  cpu/alu/mem_reg_0_255_0_0_i_625/CO[3]
                         net (fo=1, routed)           0.000    96.644    cpu/alu/mem_reg_0_255_0_0_i_625_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.758 r  cpu/alu/mem_reg_0_255_0_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.758    cpu/alu/mem_reg_0_255_0_0_i_554_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.872 r  cpu/alu/mem_reg_0_255_0_0_i_488/CO[3]
                         net (fo=1, routed)           0.000    96.872    cpu/alu/mem_reg_0_255_0_0_i_488_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.986 r  cpu/alu/mem_reg_0_255_0_0_i_427/CO[3]
                         net (fo=1, routed)           0.000    96.986    cpu/alu/mem_reg_0_255_0_0_i_427_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.100 r  cpu/alu/mem_reg_0_255_0_0_i_367/CO[3]
                         net (fo=1, routed)           0.000    97.100    cpu/alu/mem_reg_0_255_0_0_i_367_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.214 r  cpu/alu/mem_reg_0_255_0_0_i_309/CO[3]
                         net (fo=1, routed)           0.000    97.214    cpu/alu/mem_reg_0_255_0_0_i_309_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.328 r  cpu/alu/registers_reg[1][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.328    cpu/alu/registers_reg[1][12]_i_17_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.442 r  cpu/alu/registers_reg[1][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.442    cpu/alu/registers_reg[1][12]_i_11_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.599 r  cpu/alu/registers_reg[1][12]_i_8/CO[1]
                         net (fo=36, routed)          2.562   100.161    cpu/alu/data4[12]
    SLICE_X33Y28         LUT3 (Prop_lut3_I0_O)        0.329   100.490 r  cpu/alu/mem_reg_0_255_0_0_i_697/O
                         net (fo=1, routed)           0.000   100.490    cpu/alu/mem_reg_0_255_0_0_i_697_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   100.888 r  cpu/alu/mem_reg_0_255_0_0_i_620/CO[3]
                         net (fo=1, routed)           0.000   100.888    cpu/alu/mem_reg_0_255_0_0_i_620_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.002 r  cpu/alu/mem_reg_0_255_0_0_i_549/CO[3]
                         net (fo=1, routed)           0.000   101.002    cpu/alu/mem_reg_0_255_0_0_i_549_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.116 r  cpu/alu/mem_reg_0_255_0_0_i_483/CO[3]
                         net (fo=1, routed)           0.000   101.116    cpu/alu/mem_reg_0_255_0_0_i_483_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.230 r  cpu/alu/mem_reg_0_255_0_0_i_422/CO[3]
                         net (fo=1, routed)           0.000   101.230    cpu/alu/mem_reg_0_255_0_0_i_422_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.344 r  cpu/alu/mem_reg_0_255_0_0_i_362/CO[3]
                         net (fo=1, routed)           0.000   101.344    cpu/alu/mem_reg_0_255_0_0_i_362_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.458 r  cpu/alu/mem_reg_0_255_0_0_i_300/CO[3]
                         net (fo=1, routed)           0.000   101.458    cpu/alu/mem_reg_0_255_0_0_i_300_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.572 r  cpu/alu/mem_reg_0_255_0_0_i_212/CO[3]
                         net (fo=1, routed)           0.000   101.572    cpu/alu/mem_reg_0_255_0_0_i_212_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.686 r  cpu/alu/mem_reg_0_255_0_0_i_209/CO[3]
                         net (fo=1, routed)           0.000   101.686    cpu/alu/mem_reg_0_255_0_0_i_209_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.843 r  cpu/alu/registers_reg[1][11]_i_10/CO[1]
                         net (fo=36, routed)          2.513   104.356    cpu/alu/data4[11]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.329   104.685 r  cpu/alu/mem_reg_0_255_0_0_i_695/O
                         net (fo=1, routed)           0.000   104.685    cpu/alu/mem_reg_0_255_0_0_i_695_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.235 r  cpu/alu/mem_reg_0_255_0_0_i_615/CO[3]
                         net (fo=1, routed)           0.000   105.235    cpu/alu/mem_reg_0_255_0_0_i_615_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.349 r  cpu/alu/mem_reg_0_255_0_0_i_544/CO[3]
                         net (fo=1, routed)           0.000   105.349    cpu/alu/mem_reg_0_255_0_0_i_544_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.463 r  cpu/alu/mem_reg_0_255_0_0_i_478/CO[3]
                         net (fo=1, routed)           0.000   105.463    cpu/alu/mem_reg_0_255_0_0_i_478_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.577 r  cpu/alu/mem_reg_0_255_0_0_i_417/CO[3]
                         net (fo=1, routed)           0.000   105.577    cpu/alu/mem_reg_0_255_0_0_i_417_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.691 r  cpu/alu/mem_reg_0_255_0_0_i_357/CO[3]
                         net (fo=1, routed)           0.000   105.691    cpu/alu/mem_reg_0_255_0_0_i_357_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.805 r  cpu/alu/mem_reg_0_255_0_0_i_295/CO[3]
                         net (fo=1, routed)           0.000   105.805    cpu/alu/mem_reg_0_255_0_0_i_295_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.919 r  cpu/alu/mem_reg_0_255_0_0_i_204/CO[3]
                         net (fo=1, routed)           0.000   105.919    cpu/alu/mem_reg_0_255_0_0_i_204_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.033 r  cpu/alu/mem_reg_0_255_0_0_i_122/CO[3]
                         net (fo=1, routed)           0.000   106.033    cpu/alu/mem_reg_0_255_0_0_i_122_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.190 r  cpu/alu/mem_reg_0_255_0_0_i_121/CO[1]
                         net (fo=36, routed)          1.768   107.958    cpu/alu/data4[10]
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.329   108.287 r  cpu/alu/mem_reg_0_255_0_0_i_692/O
                         net (fo=1, routed)           0.000   108.287    cpu/alu/mem_reg_0_255_0_0_i_692_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.837 r  cpu/alu/mem_reg_0_255_0_0_i_614/CO[3]
                         net (fo=1, routed)           0.000   108.837    cpu/alu/mem_reg_0_255_0_0_i_614_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.951 r  cpu/alu/mem_reg_0_255_0_0_i_543/CO[3]
                         net (fo=1, routed)           0.000   108.951    cpu/alu/mem_reg_0_255_0_0_i_543_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.065 r  cpu/alu/mem_reg_0_255_0_0_i_477/CO[3]
                         net (fo=1, routed)           0.000   109.065    cpu/alu/mem_reg_0_255_0_0_i_477_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.179 r  cpu/alu/mem_reg_0_255_0_0_i_416/CO[3]
                         net (fo=1, routed)           0.000   109.179    cpu/alu/mem_reg_0_255_0_0_i_416_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.293 r  cpu/alu/mem_reg_0_255_0_0_i_356/CO[3]
                         net (fo=1, routed)           0.000   109.293    cpu/alu/mem_reg_0_255_0_0_i_356_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.407 r  cpu/alu/mem_reg_0_255_0_0_i_294/CO[3]
                         net (fo=1, routed)           0.000   109.407    cpu/alu/mem_reg_0_255_0_0_i_294_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.521 r  cpu/alu/mem_reg_0_255_0_0_i_203/CO[3]
                         net (fo=1, routed)           0.000   109.521    cpu/alu/mem_reg_0_255_0_0_i_203_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.635 r  cpu/alu/mem_reg_0_255_0_0_i_120/CO[3]
                         net (fo=1, routed)           0.000   109.635    cpu/alu/mem_reg_0_255_0_0_i_120_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.792 r  cpu/alu/mem_reg_0_255_0_0_i_64/CO[1]
                         net (fo=36, routed)          2.254   112.046    cpu/alu/data4[9]
    SLICE_X27Y28         LUT3 (Prop_lut3_I0_O)        0.329   112.375 r  cpu/alu/mem_reg_0_255_0_0_i_717/O
                         net (fo=1, routed)           0.000   112.375    cpu/alu/mem_reg_0_255_0_0_i_717_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.776 r  cpu/alu/mem_reg_0_255_0_0_i_655/CO[3]
                         net (fo=1, routed)           0.000   112.776    cpu/alu/mem_reg_0_255_0_0_i_655_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.890 r  cpu/alu/mem_reg_0_255_0_0_i_579/CO[3]
                         net (fo=1, routed)           0.000   112.890    cpu/alu/mem_reg_0_255_0_0_i_579_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.004 r  cpu/alu/mem_reg_0_255_0_0_i_508/CO[3]
                         net (fo=1, routed)           0.000   113.004    cpu/alu/mem_reg_0_255_0_0_i_508_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.118 r  cpu/alu/mem_reg_0_255_0_0_i_442/CO[3]
                         net (fo=1, routed)           0.000   113.118    cpu/alu/mem_reg_0_255_0_0_i_442_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.232 r  cpu/alu/mem_reg_0_255_0_0_i_377/CO[3]
                         net (fo=1, routed)           0.000   113.232    cpu/alu/mem_reg_0_255_0_0_i_377_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.346 r  cpu/alu/mem_reg_0_255_0_0_i_316/CO[3]
                         net (fo=1, routed)           0.000   113.346    cpu/alu/mem_reg_0_255_0_0_i_316_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  cpu/alu/mem_reg_0_255_0_0_i_227/CO[3]
                         net (fo=1, routed)           0.000   113.460    cpu/alu/mem_reg_0_255_0_0_i_227_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  cpu/alu/mem_reg_0_255_0_0_i_134/CO[3]
                         net (fo=1, routed)           0.000   113.574    cpu/alu/mem_reg_0_255_0_0_i_134_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.731 r  cpu/alu/mem_reg_0_255_0_0_i_70/CO[1]
                         net (fo=36, routed)          2.086   115.817    cpu/alu/data4[8]
    SLICE_X26Y28         LUT3 (Prop_lut3_I0_O)        0.329   116.146 r  cpu/alu/mem_reg_0_255_0_0_i_731/O
                         net (fo=1, routed)           0.000   116.146    cpu/alu/mem_reg_0_255_0_0_i_731_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.696 r  cpu/alu/mem_reg_0_255_0_0_i_671/CO[3]
                         net (fo=1, routed)           0.000   116.696    cpu/alu/mem_reg_0_255_0_0_i_671_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.810 r  cpu/alu/mem_reg_0_255_0_0_i_595/CO[3]
                         net (fo=1, routed)           0.000   116.810    cpu/alu/mem_reg_0_255_0_0_i_595_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.924 r  cpu/alu/mem_reg_0_255_0_0_i_524/CO[3]
                         net (fo=1, routed)           0.000   116.924    cpu/alu/mem_reg_0_255_0_0_i_524_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.038 r  cpu/alu/mem_reg_0_255_0_0_i_458/CO[3]
                         net (fo=1, routed)           0.000   117.038    cpu/alu/mem_reg_0_255_0_0_i_458_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.152 r  cpu/alu/mem_reg_0_255_0_0_i_397/CO[3]
                         net (fo=1, routed)           0.000   117.152    cpu/alu/mem_reg_0_255_0_0_i_397_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.266 r  cpu/alu/mem_reg_0_255_0_0_i_341/CO[3]
                         net (fo=1, routed)           0.000   117.266    cpu/alu/mem_reg_0_255_0_0_i_341_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.380 r  cpu/alu/mem_reg_0_255_0_0_i_321/CO[3]
                         net (fo=1, routed)           0.000   117.380    cpu/alu/mem_reg_0_255_0_0_i_321_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.494 r  cpu/alu/mem_reg_0_255_0_0_i_237/CO[3]
                         net (fo=1, routed)           0.000   117.494    cpu/alu/mem_reg_0_255_0_0_i_237_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.651 r  cpu/alu/mem_reg_0_255_0_0_i_141/CO[1]
                         net (fo=36, routed)          2.571   120.222    cpu/alu/data4[7]
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.329   120.551 r  cpu/alu/mem_reg_0_255_0_0_i_726/O
                         net (fo=1, routed)           0.000   120.551    cpu/alu/mem_reg_0_255_0_0_i_726_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.952 r  cpu/alu/mem_reg_0_255_0_0_i_666/CO[3]
                         net (fo=1, routed)           0.000   120.952    cpu/alu/mem_reg_0_255_0_0_i_666_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.066 r  cpu/alu/mem_reg_0_255_0_0_i_590/CO[3]
                         net (fo=1, routed)           0.000   121.066    cpu/alu/mem_reg_0_255_0_0_i_590_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.180 r  cpu/alu/mem_reg_0_255_0_0_i_519/CO[3]
                         net (fo=1, routed)           0.000   121.180    cpu/alu/mem_reg_0_255_0_0_i_519_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.294 r  cpu/alu/mem_reg_0_255_0_0_i_453/CO[3]
                         net (fo=1, routed)           0.000   121.294    cpu/alu/mem_reg_0_255_0_0_i_453_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.408 r  cpu/alu/mem_reg_0_255_0_0_i_392/CO[3]
                         net (fo=1, routed)           0.000   121.408    cpu/alu/mem_reg_0_255_0_0_i_392_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.522 r  cpu/alu/mem_reg_0_255_0_0_i_336/CO[3]
                         net (fo=1, routed)           0.000   121.522    cpu/alu/mem_reg_0_255_0_0_i_336_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.636 r  cpu/alu/mem_reg_0_255_0_0_i_267/CO[3]
                         net (fo=1, routed)           0.000   121.636    cpu/alu/mem_reg_0_255_0_0_i_267_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.750 r  cpu/alu/mem_reg_0_255_0_0_i_244/CO[3]
                         net (fo=1, routed)           0.000   121.750    cpu/alu/mem_reg_0_255_0_0_i_244_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.907 r  cpu/alu/mem_reg_0_255_0_0_i_150/CO[1]
                         net (fo=36, routed)          1.954   123.861    cpu/alu/data4[6]
    SLICE_X20Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.190 r  cpu/alu/mem_reg_0_255_0_0_i_725/O
                         net (fo=1, routed)           0.000   124.190    cpu/alu/mem_reg_0_255_0_0_i_725_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.740 r  cpu/alu/mem_reg_0_255_0_0_i_661/CO[3]
                         net (fo=1, routed)           0.000   124.740    cpu/alu/mem_reg_0_255_0_0_i_661_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.854 r  cpu/alu/mem_reg_0_255_0_0_i_585/CO[3]
                         net (fo=1, routed)           0.000   124.854    cpu/alu/mem_reg_0_255_0_0_i_585_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.968 r  cpu/alu/mem_reg_0_255_0_0_i_514/CO[3]
                         net (fo=1, routed)           0.000   124.968    cpu/alu/mem_reg_0_255_0_0_i_514_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.082 r  cpu/alu/mem_reg_0_255_0_0_i_448/CO[3]
                         net (fo=1, routed)           0.000   125.082    cpu/alu/mem_reg_0_255_0_0_i_448_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.196 r  cpu/alu/mem_reg_0_255_0_0_i_387/CO[3]
                         net (fo=1, routed)           0.000   125.196    cpu/alu/mem_reg_0_255_0_0_i_387_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.310 r  cpu/alu/mem_reg_0_255_0_0_i_331/CO[3]
                         net (fo=1, routed)           0.000   125.310    cpu/alu/mem_reg_0_255_0_0_i_331_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.424 r  cpu/alu/mem_reg_0_255_0_0_i_262/CO[3]
                         net (fo=1, routed)           0.000   125.424    cpu/alu/mem_reg_0_255_0_0_i_262_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.538 r  cpu/alu/mem_reg_0_255_0_0_i_163/CO[3]
                         net (fo=1, routed)           0.000   125.538    cpu/alu/mem_reg_0_255_0_0_i_163_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.695 r  cpu/alu/mem_reg_0_255_0_0_i_154/CO[1]
                         net (fo=36, routed)          1.559   127.254    cpu/alu/data4[5]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.329   127.583 r  cpu/alu/mem_reg_0_255_0_0_i_722/O
                         net (fo=1, routed)           0.000   127.583    cpu/alu/mem_reg_0_255_0_0_i_722_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.133 r  cpu/alu/mem_reg_0_255_0_0_i_660/CO[3]
                         net (fo=1, routed)           0.000   128.133    cpu/alu/mem_reg_0_255_0_0_i_660_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.247 r  cpu/alu/mem_reg_0_255_0_0_i_584/CO[3]
                         net (fo=1, routed)           0.000   128.247    cpu/alu/mem_reg_0_255_0_0_i_584_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.361 r  cpu/alu/mem_reg_0_255_0_0_i_513/CO[3]
                         net (fo=1, routed)           0.000   128.361    cpu/alu/mem_reg_0_255_0_0_i_513_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.475 r  cpu/alu/mem_reg_0_255_0_0_i_447/CO[3]
                         net (fo=1, routed)           0.000   128.475    cpu/alu/mem_reg_0_255_0_0_i_447_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.589 r  cpu/alu/mem_reg_0_255_0_0_i_386/CO[3]
                         net (fo=1, routed)           0.000   128.589    cpu/alu/mem_reg_0_255_0_0_i_386_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.703 r  cpu/alu/mem_reg_0_255_0_0_i_330/CO[3]
                         net (fo=1, routed)           0.000   128.703    cpu/alu/mem_reg_0_255_0_0_i_330_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.817 r  cpu/alu/mem_reg_0_255_0_0_i_261/CO[3]
                         net (fo=1, routed)           0.000   128.817    cpu/alu/mem_reg_0_255_0_0_i_261_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.931 r  cpu/alu/mem_reg_0_255_0_0_i_162/CO[3]
                         net (fo=1, routed)           0.000   128.931    cpu/alu/mem_reg_0_255_0_0_i_162_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.088 r  cpu/alu/mem_reg_0_255_0_0_i_86/CO[1]
                         net (fo=36, routed)          1.712   130.800    cpu/alu/data4[4]
    SLICE_X24Y25         LUT3 (Prop_lut3_I0_O)        0.329   131.129 r  cpu/alu/mem_reg_0_255_0_0_i_734/O
                         net (fo=1, routed)           0.000   131.129    cpu/alu/mem_reg_0_255_0_0_i_734_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.679 r  cpu/alu/mem_reg_0_255_0_0_i_680/CO[3]
                         net (fo=1, routed)           0.000   131.679    cpu/alu/mem_reg_0_255_0_0_i_680_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.793 r  cpu/alu/mem_reg_0_255_0_0_i_604/CO[3]
                         net (fo=1, routed)           0.000   131.793    cpu/alu/mem_reg_0_255_0_0_i_604_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.907 r  cpu/alu/mem_reg_0_255_0_0_i_533/CO[3]
                         net (fo=1, routed)           0.000   131.907    cpu/alu/mem_reg_0_255_0_0_i_533_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.021 r  cpu/alu/mem_reg_0_255_0_0_i_467/CO[3]
                         net (fo=1, routed)           0.000   132.021    cpu/alu/mem_reg_0_255_0_0_i_467_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.135 r  cpu/alu/mem_reg_0_255_0_0_i_406/CO[3]
                         net (fo=1, routed)           0.000   132.135    cpu/alu/mem_reg_0_255_0_0_i_406_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.249 r  cpu/alu/mem_reg_0_255_0_0_i_346/CO[3]
                         net (fo=1, routed)           0.000   132.249    cpu/alu/mem_reg_0_255_0_0_i_346_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.363 r  cpu/alu/mem_reg_0_255_0_0_i_277/CO[3]
                         net (fo=1, routed)           0.000   132.363    cpu/alu/mem_reg_0_255_0_0_i_277_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.477 r  cpu/alu/mem_reg_0_255_0_0_i_177/CO[3]
                         net (fo=1, routed)           0.000   132.477    cpu/alu/mem_reg_0_255_0_0_i_177_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   132.634 r  cpu/alu/mem_reg_0_255_0_0_i_92/CO[1]
                         net (fo=36, routed)          2.415   135.049    cpu/alu/data4[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I0_O)        0.329   135.378 r  cpu/alu/mem_reg_0_255_0_0_i_735/O
                         net (fo=1, routed)           0.000   135.378    cpu/alu/mem_reg_0_255_0_0_i_735_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   135.779 r  cpu/alu/mem_reg_0_255_0_0_i_685/CO[3]
                         net (fo=1, routed)           0.009   135.788    cpu/alu/mem_reg_0_255_0_0_i_685_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.902 r  cpu/alu/mem_reg_0_255_0_0_i_609/CO[3]
                         net (fo=1, routed)           0.000   135.902    cpu/alu/mem_reg_0_255_0_0_i_609_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.016 r  cpu/alu/mem_reg_0_255_0_0_i_538/CO[3]
                         net (fo=1, routed)           0.000   136.016    cpu/alu/mem_reg_0_255_0_0_i_538_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.130 r  cpu/alu/mem_reg_0_255_0_0_i_472/CO[3]
                         net (fo=1, routed)           0.000   136.130    cpu/alu/mem_reg_0_255_0_0_i_472_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.244 r  cpu/alu/mem_reg_0_255_0_0_i_411/CO[3]
                         net (fo=1, routed)           0.000   136.244    cpu/alu/mem_reg_0_255_0_0_i_411_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.358 r  cpu/alu/mem_reg_0_255_0_0_i_351/CO[3]
                         net (fo=1, routed)           0.000   136.358    cpu/alu/mem_reg_0_255_0_0_i_351_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.472 r  cpu/alu/mem_reg_0_255_0_0_i_288/CO[3]
                         net (fo=1, routed)           0.000   136.472    cpu/alu/mem_reg_0_255_0_0_i_288_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.586 r  cpu/alu/mem_reg_0_255_0_0_i_183/CO[3]
                         net (fo=1, routed)           0.000   136.586    cpu/alu/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   136.743 r  cpu/alu/mem_reg_0_255_0_0_i_96/CO[1]
                         net (fo=36, routed)          2.061   138.804    cpu/alu/data4[2]
    SLICE_X23Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   139.589 r  cpu/alu/registers_reg[1][1]_i_50/CO[3]
                         net (fo=1, routed)           0.009   139.598    cpu/alu/registers_reg[1][1]_i_50_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.712 r  cpu/alu/registers_reg[1][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   139.712    cpu/alu/registers_reg[1][1]_i_45_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.826 r  cpu/alu/registers_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   139.826    cpu/alu/registers_reg[1][1]_i_40_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.940 r  cpu/alu/registers_reg[1][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   139.940    cpu/alu/registers_reg[1][1]_i_35_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.054 r  cpu/alu/registers_reg[1][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   140.054    cpu/alu/registers_reg[1][1]_i_30_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.168 r  cpu/alu/registers_reg[1][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   140.168    cpu/alu/registers_reg[1][1]_i_25_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.282 r  cpu/alu/registers_reg[1][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   140.282    cpu/alu/registers_reg[1][1]_i_18_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.396 r  cpu/alu/registers_reg[1][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   140.396    cpu/alu/registers_reg[1][1]_i_13_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   140.553 r  cpu/alu/registers_reg[1][1]_i_10/CO[1]
                         net (fo=36, routed)          2.432   142.984    cpu/alu/data4[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.329   143.313 r  cpu/alu/registers[1][0]_i_125/O
                         net (fo=1, routed)           0.000   143.313    cpu/alu/registers[1][0]_i_125_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.863 r  cpu/alu/registers_reg[1][0]_i_118/CO[3]
                         net (fo=1, routed)           0.009   143.872    cpu/alu/registers_reg[1][0]_i_118_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.986 r  cpu/alu/registers_reg[1][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   143.986    cpu/alu/registers_reg[1][0]_i_113_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.100 r  cpu/alu/registers_reg[1][0]_i_108/CO[3]
                         net (fo=1, routed)           0.000   144.100    cpu/alu/registers_reg[1][0]_i_108_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.214 r  cpu/alu/registers_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000   144.214    cpu/alu/registers_reg[1][0]_i_103_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.328 r  cpu/alu/registers_reg[1][0]_i_98/CO[3]
                         net (fo=1, routed)           0.000   144.328    cpu/alu/registers_reg[1][0]_i_98_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.442 r  cpu/alu/registers_reg[1][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000   144.442    cpu/alu/registers_reg[1][0]_i_79_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.556 r  cpu/alu/registers_reg[1][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   144.556    cpu/alu/registers_reg[1][0]_i_55_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.670 r  cpu/alu/registers_reg[1][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   144.670    cpu/alu/registers_reg[1][0]_i_34_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   144.941 r  cpu/alu/registers_reg[1][0]_i_13/CO[0]
                         net (fo=1, routed)           1.160   146.102    cpu/regfile/data4[0]
    SLICE_X17Y25         LUT6 (Prop_lut6_I5_O)        0.373   146.475 r  cpu/regfile/registers[1][0]_i_7/O
                         net (fo=1, routed)           0.840   147.314    cpu/register_PC/reg_data_reg[0]_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I3_O)        0.124   147.438 r  cpu/register_PC/registers[1][0]_i_3/O
                         net (fo=8, routed)           1.768   149.206    cpu/register_PC/ALURet[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.119   149.325 r  cpu/register_PC/registers[1][7]_i_4/O
                         net (fo=10, routed)          1.210   150.535    cpu/ram/registers_reg[30][3]
    SLICE_X41Y33         LUT4 (Prop_lut4_I1_O)        0.332   150.867 r  cpu/ram/registers[1][3]_i_6/O
                         net (fo=1, routed)           0.713   151.580    cpu/register_PC/registers_reg[30][3]_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124   151.704 r  cpu/register_PC/registers[1][3]_i_1/O
                         net (fo=32, routed)          2.767   154.472    cpu/regfile/Din[3]
    SLICE_X53Y21         FDRE                                         r  cpu/regfile/registers_reg[20][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/regfile/registers_reg[22][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        154.391ns  (logic 59.908ns (38.803%)  route 94.483ns (61.197%))
  Logic Levels:           328  (CARRY4=284 FDRE=1 LUT1=1 LUT2=2 LUT3=29 LUT4=1 LUT5=1 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[9]/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/register_PC/reg_data_reg[9]/Q
                         net (fo=201, routed)         4.717     5.173    cpu/register_PC/PC[7]
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.146     5.319 r  cpu/register_PC/reg_data[31]_i_86/O
                         net (fo=1, routed)           0.986     6.305    cpu/ROM_instruction/i_/reg_data_reg[31]_i_38_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.328     6.633 r  cpu/ROM_instruction/i_/reg_data[31]_i_67/O
                         net (fo=1, routed)           0.000     6.633    cpu/ROM_instruction/i_/reg_data[31]_i_67_n_0
    SLICE_X11Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     6.845 r  cpu/ROM_instruction/i_/reg_data_reg[31]_i_38/O
                         net (fo=5, routed)           0.344     7.189    cpu/register_PC/mem_reg_0_255_0_0_i_100_2
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.488 f  cpu/register_PC/reg_data[31]_i_18/O
                         net (fo=37, routed)          2.115     9.603    cpu/register_PC/reg_data[31]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.727 f  cpu/register_PC/reg_data[31]_i_7/O
                         net (fo=8, routed)           1.301    11.028    cpu/register_PC/ecall
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.149    11.177 r  cpu/register_PC/mem_reg_0_255_0_0_i_42/O
                         net (fo=128, routed)         5.275    16.451    cpu/regfile/R2_wire[2]
    SLICE_X49Y40         MUXF7 (Prop_muxf7_S_O)       0.504    16.955 f  cpu/regfile/mem_reg_0_255_18_18_i_2/O
                         net (fo=1, routed)           0.945    17.900    cpu/regfile/mem_reg_0_255_18_18_i_2_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.298    18.198 f  cpu/regfile/mem_reg_0_255_18_18_i_1/O
                         net (fo=19, routed)          2.279    20.477    cpu/register_PC/MDin[14]
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.124    20.601 f  cpu/register_PC/Result0__1_i_14/O
                         net (fo=43, routed)          3.190    23.791    cpu/alu/ALUB[18]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.915 r  cpu/alu/registers[1][31]_i_93/O
                         net (fo=1, routed)           0.000    23.915    cpu/alu/registers[1][31]_i_93_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.295 r  cpu/alu/registers_reg[1][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.295    cpu/alu/registers_reg[1][31]_i_78_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  cpu/alu/registers_reg[1][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.412    cpu/alu/registers_reg[1][31]_i_63_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  cpu/alu/registers_reg[1][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.529    cpu/alu/registers_reg[1][31]_i_44_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  cpu/alu/registers_reg[1][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.646    cpu/alu/registers_reg[1][31]_i_35_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.900 r  cpu/alu/registers_reg[1][31]_i_23/CO[0]
                         net (fo=36, routed)          1.558    26.458    cpu/alu/data4[31]
    SLICE_X13Y37         LUT3 (Prop_lut3_I0_O)        0.367    26.825 r  cpu/alu/registers[1][30]_i_58/O
                         net (fo=1, routed)           0.000    26.825    cpu/alu/registers[1][30]_i_58_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.375 r  cpu/alu/registers_reg[1][30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.375    cpu/alu/registers_reg[1][30]_i_51_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.489 r  cpu/alu/registers_reg[1][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.489    cpu/alu/registers_reg[1][30]_i_46_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  cpu/alu/registers_reg[1][30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    27.603    cpu/alu/registers_reg[1][30]_i_41_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.717 r  cpu/alu/registers_reg[1][30]_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.717    cpu/alu/registers_reg[1][30]_i_36_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.831 r  cpu/alu/registers_reg[1][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.831    cpu/alu/registers_reg[1][30]_i_31_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.945 r  cpu/alu/registers_reg[1][30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.945    cpu/alu/registers_reg[1][30]_i_26_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.059 r  cpu/alu/registers_reg[1][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.059    cpu/alu/registers_reg[1][30]_i_17_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  cpu/alu/registers_reg[1][30]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.173    cpu/alu/registers_reg[1][30]_i_11_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.330 r  cpu/alu/registers_reg[1][30]_i_8/CO[1]
                         net (fo=36, routed)          1.867    30.196    cpu/alu/data4[30]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.329    30.525 r  cpu/alu/registers[1][28]_i_97/O
                         net (fo=1, routed)           0.000    30.525    cpu/alu/registers[1][28]_i_97_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.058 r  cpu/alu/registers_reg[1][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    31.058    cpu/alu/registers_reg[1][28]_i_83_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.175 r  cpu/alu/registers_reg[1][28]_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.175    cpu/alu/registers_reg[1][28]_i_73_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.292 r  cpu/alu/registers_reg[1][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.292    cpu/alu/registers_reg[1][28]_i_63_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  cpu/alu/registers_reg[1][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.409    cpu/alu/registers_reg[1][28]_i_53_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  cpu/alu/registers_reg[1][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.526    cpu/alu/registers_reg[1][28]_i_43_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  cpu/alu/registers_reg[1][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.643    cpu/alu/registers_reg[1][28]_i_33_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  cpu/alu/registers_reg[1][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.760    cpu/alu/registers_reg[1][28]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  cpu/alu/registers_reg[1][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.877    cpu/alu/registers_reg[1][28]_i_12_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.034 r  cpu/alu/registers_reg[1][29]_i_10/CO[1]
                         net (fo=36, routed)          1.605    33.639    cpu/alu/data4[29]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    33.971 r  cpu/alu/registers[1][28]_i_94/O
                         net (fo=1, routed)           0.000    33.971    cpu/alu/registers[1][28]_i_94_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.521 r  cpu/alu/registers_reg[1][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.521    cpu/alu/registers_reg[1][28]_i_82_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.635 r  cpu/alu/registers_reg[1][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.635    cpu/alu/registers_reg[1][28]_i_72_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.749 r  cpu/alu/registers_reg[1][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.749    cpu/alu/registers_reg[1][28]_i_62_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.863 r  cpu/alu/registers_reg[1][28]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.863    cpu/alu/registers_reg[1][28]_i_52_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.977 r  cpu/alu/registers_reg[1][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.977    cpu/alu/registers_reg[1][28]_i_42_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.091 r  cpu/alu/registers_reg[1][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.091    cpu/alu/registers_reg[1][28]_i_32_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.205 r  cpu/alu/registers_reg[1][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.205    cpu/alu/registers_reg[1][28]_i_18_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.319 r  cpu/alu/registers_reg[1][28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.319    cpu/alu/registers_reg[1][28]_i_11_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.476 r  cpu/alu/registers_reg[1][28]_i_8/CO[1]
                         net (fo=36, routed)          2.250    37.727    cpu/alu/data4[28]
    SLICE_X16Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.056 r  cpu/alu/registers[1][27]_i_67/O
                         net (fo=1, routed)           0.000    38.056    cpu/alu/registers[1][27]_i_67_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.454 r  cpu/alu/registers_reg[1][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    38.454    cpu/alu/registers_reg[1][27]_i_61_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.568 r  cpu/alu/registers_reg[1][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    38.568    cpu/alu/registers_reg[1][27]_i_56_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.682 r  cpu/alu/registers_reg[1][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    38.682    cpu/alu/registers_reg[1][27]_i_51_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.796 r  cpu/alu/registers_reg[1][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    38.796    cpu/alu/registers_reg[1][27]_i_46_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.910 r  cpu/alu/registers_reg[1][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.910    cpu/alu/registers_reg[1][27]_i_41_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.024 r  cpu/alu/registers_reg[1][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.024    cpu/alu/registers_reg[1][27]_i_36_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.138 r  cpu/alu/registers_reg[1][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.138    cpu/alu/registers_reg[1][27]_i_27_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.252 r  cpu/alu/registers_reg[1][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.252    cpu/alu/registers_reg[1][27]_i_21_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.409 r  cpu/alu/registers_reg[1][27]_i_10/CO[1]
                         net (fo=36, routed)          1.912    41.320    cpu/alu/data4[27]
    SLICE_X17Y36         LUT3 (Prop_lut3_I0_O)        0.329    41.649 r  cpu/alu/registers[1][26]_i_60/O
                         net (fo=1, routed)           0.000    41.649    cpu/alu/registers[1][26]_i_60_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.199 r  cpu/alu/registers_reg[1][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.199    cpu/alu/registers_reg[1][26]_i_53_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.313 r  cpu/alu/registers_reg[1][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.313    cpu/alu/registers_reg[1][26]_i_48_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.427 r  cpu/alu/registers_reg[1][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.427    cpu/alu/registers_reg[1][26]_i_43_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.541 r  cpu/alu/registers_reg[1][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    42.541    cpu/alu/registers_reg[1][26]_i_38_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.655 r  cpu/alu/registers_reg[1][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.655    cpu/alu/registers_reg[1][26]_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.769 r  cpu/alu/registers_reg[1][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.769    cpu/alu/registers_reg[1][26]_i_25_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.883 r  cpu/alu/registers_reg[1][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.883    cpu/alu/registers_reg[1][26]_i_17_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.997 r  cpu/alu/registers_reg[1][26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.997    cpu/alu/registers_reg[1][26]_i_11_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.154 r  cpu/alu/registers_reg[1][26]_i_8/CO[1]
                         net (fo=36, routed)          2.046    45.201    cpu/alu/data4[26]
    SLICE_X19Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.530 r  cpu/alu/registers[1][25]_i_58/O
                         net (fo=1, routed)           0.000    45.530    cpu/alu/registers[1][25]_i_58_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.931 r  cpu/alu/registers_reg[1][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    45.931    cpu/alu/registers_reg[1][25]_i_53_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  cpu/alu/registers_reg[1][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.045    cpu/alu/registers_reg[1][25]_i_48_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.159 r  cpu/alu/registers_reg[1][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.159    cpu/alu/registers_reg[1][25]_i_43_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.273 r  cpu/alu/registers_reg[1][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.273    cpu/alu/registers_reg[1][25]_i_38_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  cpu/alu/registers_reg[1][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.387    cpu/alu/registers_reg[1][25]_i_33_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  cpu/alu/registers_reg[1][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.501    cpu/alu/registers_reg[1][25]_i_25_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.615 r  cpu/alu/registers_reg[1][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.615    cpu/alu/registers_reg[1][25]_i_17_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.729 r  cpu/alu/registers_reg[1][25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.729    cpu/alu/registers_reg[1][25]_i_11_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.886 r  cpu/alu/registers_reg[1][25]_i_8/CO[1]
                         net (fo=36, routed)          2.267    49.153    cpu/alu/data4[25]
    SLICE_X21Y37         LUT3 (Prop_lut3_I0_O)        0.329    49.482 r  cpu/alu/registers[1][24]_i_54/O
                         net (fo=1, routed)           0.000    49.482    cpu/alu/registers[1][24]_i_54_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.032 r  cpu/alu/registers_reg[1][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.032    cpu/alu/registers_reg[1][24]_i_47_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.146 r  cpu/alu/registers_reg[1][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.146    cpu/alu/registers_reg[1][24]_i_42_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.260 r  cpu/alu/registers_reg[1][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.260    cpu/alu/registers_reg[1][24]_i_37_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  cpu/alu/registers_reg[1][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.374    cpu/alu/registers_reg[1][24]_i_32_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  cpu/alu/registers_reg[1][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.488    cpu/alu/registers_reg[1][24]_i_27_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  cpu/alu/registers_reg[1][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.602    cpu/alu/registers_reg[1][24]_i_22_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  cpu/alu/registers_reg[1][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.716    cpu/alu/registers_reg[1][24]_i_17_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  cpu/alu/registers_reg[1][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.830    cpu/alu/registers_reg[1][24]_i_11_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.987 r  cpu/alu/registers_reg[1][24]_i_8/CO[1]
                         net (fo=36, routed)          2.240    53.228    cpu/alu/data4[24]
    SLICE_X23Y37         LUT3 (Prop_lut3_I0_O)        0.329    53.557 r  cpu/alu/registers[1][23]_i_67/O
                         net (fo=1, routed)           0.000    53.557    cpu/alu/registers[1][23]_i_67_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.958 r  cpu/alu/registers_reg[1][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.958    cpu/alu/registers_reg[1][23]_i_62_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.072 r  cpu/alu/registers_reg[1][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    54.072    cpu/alu/registers_reg[1][23]_i_57_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.186 r  cpu/alu/registers_reg[1][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    54.186    cpu/alu/registers_reg[1][23]_i_52_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  cpu/alu/registers_reg[1][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.300    cpu/alu/registers_reg[1][23]_i_47_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  cpu/alu/registers_reg[1][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.414    cpu/alu/registers_reg[1][23]_i_42_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  cpu/alu/registers_reg[1][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.528    cpu/alu/registers_reg[1][23]_i_37_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  cpu/alu/registers_reg[1][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.642    cpu/alu/registers_reg[1][23]_i_28_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  cpu/alu/registers_reg[1][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.756    cpu/alu/registers_reg[1][23]_i_21_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.913 r  cpu/alu/registers_reg[1][23]_i_10/CO[1]
                         net (fo=36, routed)          1.945    56.858    cpu/alu/data4[23]
    SLICE_X24Y38         LUT3 (Prop_lut3_I0_O)        0.329    57.187 r  cpu/alu/registers[1][22]_i_54/O
                         net (fo=1, routed)           0.000    57.187    cpu/alu/registers[1][22]_i_54_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.585 r  cpu/alu/registers_reg[1][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.585    cpu/alu/registers_reg[1][22]_i_48_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.699 r  cpu/alu/registers_reg[1][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    57.699    cpu/alu/registers_reg[1][22]_i_43_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.813 r  cpu/alu/registers_reg[1][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.813    cpu/alu/registers_reg[1][22]_i_38_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.927 r  cpu/alu/registers_reg[1][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.927    cpu/alu/registers_reg[1][22]_i_33_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.041 r  cpu/alu/registers_reg[1][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.041    cpu/alu/registers_reg[1][22]_i_28_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.155 r  cpu/alu/registers_reg[1][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.155    cpu/alu/registers_reg[1][22]_i_23_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.269 r  cpu/alu/registers_reg[1][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    58.269    cpu/alu/registers_reg[1][22]_i_17_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.383 r  cpu/alu/registers_reg[1][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    58.383    cpu/alu/registers_reg[1][22]_i_11_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.540 r  cpu/alu/registers_reg[1][22]_i_8/CO[1]
                         net (fo=36, routed)          2.244    60.783    cpu/alu/data4[22]
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.329    61.112 r  cpu/alu/registers[1][21]_i_53/O
                         net (fo=1, routed)           0.000    61.112    cpu/alu/registers[1][21]_i_53_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.513 r  cpu/alu/registers_reg[1][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.513    cpu/alu/registers_reg[1][21]_i_48_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.627 r  cpu/alu/registers_reg[1][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.627    cpu/alu/registers_reg[1][21]_i_43_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.741 r  cpu/alu/registers_reg[1][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.741    cpu/alu/registers_reg[1][21]_i_38_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.855 r  cpu/alu/registers_reg[1][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.855    cpu/alu/registers_reg[1][21]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.969 r  cpu/alu/registers_reg[1][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.969    cpu/alu/registers_reg[1][21]_i_28_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.083 r  cpu/alu/registers_reg[1][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.083    cpu/alu/registers_reg[1][21]_i_23_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.197 r  cpu/alu/registers_reg[1][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.197    cpu/alu/registers_reg[1][21]_i_17_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.311 r  cpu/alu/registers_reg[1][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    62.311    cpu/alu/registers_reg[1][21]_i_11_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.468 r  cpu/alu/registers_reg[1][21]_i_8/CO[1]
                         net (fo=36, routed)          2.154    64.623    cpu/alu/data4[21]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.408 r  cpu/alu/registers_reg[1][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.408    cpu/alu/registers_reg[1][20]_i_49_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  cpu/alu/registers_reg[1][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.522    cpu/alu/registers_reg[1][20]_i_44_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  cpu/alu/registers_reg[1][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.636    cpu/alu/registers_reg[1][20]_i_39_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  cpu/alu/registers_reg[1][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.750    cpu/alu/registers_reg[1][20]_i_34_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.864 r  cpu/alu/registers_reg[1][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.864    cpu/alu/registers_reg[1][20]_i_29_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.978 r  cpu/alu/registers_reg[1][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.978    cpu/alu/registers_reg[1][20]_i_24_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.092 r  cpu/alu/registers_reg[1][20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.092    cpu/alu/registers_reg[1][20]_i_17_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.206 r  cpu/alu/registers_reg[1][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.206    cpu/alu/registers_reg[1][20]_i_11_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.363 r  cpu/alu/registers_reg[1][20]_i_8/CO[1]
                         net (fo=36, routed)          2.053    68.415    cpu/alu/data4[20]
    SLICE_X33Y37         LUT3 (Prop_lut3_I0_O)        0.329    68.744 r  cpu/alu/registers[1][19]_i_69/O
                         net (fo=1, routed)           0.000    68.744    cpu/alu/registers[1][19]_i_69_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.142 r  cpu/alu/registers_reg[1][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    69.142    cpu/alu/registers_reg[1][19]_i_63_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.256 r  cpu/alu/registers_reg[1][19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.256    cpu/alu/registers_reg[1][19]_i_58_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.370 r  cpu/alu/registers_reg[1][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.370    cpu/alu/registers_reg[1][19]_i_53_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.484 r  cpu/alu/registers_reg[1][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.484    cpu/alu/registers_reg[1][19]_i_48_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.598 r  cpu/alu/registers_reg[1][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.598    cpu/alu/registers_reg[1][19]_i_43_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.712 r  cpu/alu/registers_reg[1][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.712    cpu/alu/registers_reg[1][19]_i_38_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.826 r  cpu/alu/registers_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.826    cpu/alu/registers_reg[1][19]_i_28_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.940 r  cpu/alu/registers_reg[1][19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.940    cpu/alu/registers_reg[1][19]_i_21_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.097 r  cpu/alu/registers_reg[1][19]_i_10/CO[1]
                         net (fo=36, routed)          2.402    72.499    cpu/alu/data4[19]
    SLICE_X28Y37         LUT3 (Prop_lut3_I0_O)        0.329    72.828 r  cpu/alu/registers[1][18]_i_54/O
                         net (fo=1, routed)           0.000    72.828    cpu/alu/registers[1][18]_i_54_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.378 r  cpu/alu/registers_reg[1][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.378    cpu/alu/registers_reg[1][18]_i_47_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  cpu/alu/registers_reg[1][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.492    cpu/alu/registers_reg[1][18]_i_42_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  cpu/alu/registers_reg[1][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    73.606    cpu/alu/registers_reg[1][18]_i_37_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  cpu/alu/registers_reg[1][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.720    cpu/alu/registers_reg[1][18]_i_32_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.834 r  cpu/alu/registers_reg[1][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.834    cpu/alu/registers_reg[1][18]_i_27_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.948 r  cpu/alu/registers_reg[1][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.948    cpu/alu/registers_reg[1][18]_i_22_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.062 r  cpu/alu/registers_reg[1][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.062    cpu/alu/registers_reg[1][18]_i_17_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.176 r  cpu/alu/registers_reg[1][18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.176    cpu/alu/registers_reg[1][18]_i_11_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.333 r  cpu/alu/registers_reg[1][18]_i_8/CO[1]
                         net (fo=36, routed)          2.002    76.335    cpu/alu/data4[18]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.329    76.664 r  cpu/alu/mem_reg_0_255_0_0_i_716/O
                         net (fo=1, routed)           0.000    76.664    cpu/alu/mem_reg_0_255_0_0_i_716_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.214 r  cpu/alu/mem_reg_0_255_0_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    77.214    cpu/alu/mem_reg_0_255_0_0_i_650_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.328 r  cpu/alu/registers_reg[1][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.328    cpu/alu/registers_reg[1][17]_i_42_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.442 r  cpu/alu/registers_reg[1][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.442    cpu/alu/registers_reg[1][17]_i_37_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.556 r  cpu/alu/registers_reg[1][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.556    cpu/alu/registers_reg[1][17]_i_32_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.670 r  cpu/alu/registers_reg[1][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.670    cpu/alu/registers_reg[1][17]_i_27_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.784 r  cpu/alu/registers_reg[1][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.784    cpu/alu/registers_reg[1][17]_i_22_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.898 r  cpu/alu/registers_reg[1][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.898    cpu/alu/registers_reg[1][17]_i_17_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.012 r  cpu/alu/registers_reg[1][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    78.012    cpu/alu/registers_reg[1][17]_i_11_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.169 r  cpu/alu/registers_reg[1][17]_i_8/CO[1]
                         net (fo=36, routed)          2.266    80.435    cpu/alu/data4[17]
    SLICE_X31Y35         LUT3 (Prop_lut3_I0_O)        0.329    80.764 r  cpu/alu/mem_reg_0_255_0_0_i_711/O
                         net (fo=1, routed)           0.000    80.764    cpu/alu/mem_reg_0_255_0_0_i_711_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.165 r  cpu/alu/mem_reg_0_255_0_0_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.165    cpu/alu/mem_reg_0_255_0_0_i_645_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.279 r  cpu/alu/mem_reg_0_255_0_0_i_574/CO[3]
                         net (fo=1, routed)           0.000    81.279    cpu/alu/mem_reg_0_255_0_0_i_574_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.393 r  cpu/alu/registers_reg[1][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.393    cpu/alu/registers_reg[1][16]_i_37_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.507 r  cpu/alu/registers_reg[1][16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg[1][16]_i_32_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.621 r  cpu/alu/registers_reg[1][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.621    cpu/alu/registers_reg[1][16]_i_27_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.735 r  cpu/alu/registers_reg[1][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.735    cpu/alu/registers_reg[1][16]_i_22_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.849 r  cpu/alu/registers_reg[1][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.849    cpu/alu/registers_reg[1][16]_i_17_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.963 r  cpu/alu/registers_reg[1][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    81.963    cpu/alu/registers_reg[1][16]_i_11_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.120 r  cpu/alu/registers_reg[1][16]_i_8/CO[1]
                         net (fo=36, routed)          1.995    84.116    cpu/alu/data4[16]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.329    84.445 r  cpu/alu/mem_reg_0_255_0_0_i_710/O
                         net (fo=1, routed)           0.000    84.445    cpu/alu/mem_reg_0_255_0_0_i_710_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.995 r  cpu/alu/mem_reg_0_255_0_0_i_640/CO[3]
                         net (fo=1, routed)           0.000    84.995    cpu/alu/mem_reg_0_255_0_0_i_640_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  cpu/alu/mem_reg_0_255_0_0_i_569/CO[3]
                         net (fo=1, routed)           0.000    85.109    cpu/alu/mem_reg_0_255_0_0_i_569_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  cpu/alu/mem_reg_0_255_0_0_i_503/CO[3]
                         net (fo=1, routed)           0.000    85.223    cpu/alu/mem_reg_0_255_0_0_i_503_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  cpu/alu/registers_reg[1][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    85.337    cpu/alu/registers_reg[1][15]_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  cpu/alu/registers_reg[1][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.451    cpu/alu/registers_reg[1][15]_i_37_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  cpu/alu/registers_reg[1][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    85.565    cpu/alu/registers_reg[1][15]_i_32_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  cpu/alu/registers_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.679    cpu/alu/registers_reg[1][15]_i_27_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.793 r  cpu/alu/registers_reg[1][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.793    cpu/alu/registers_reg[1][15]_i_21_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.950 r  cpu/alu/registers_reg[1][15]_i_10/CO[1]
                         net (fo=36, routed)          2.104    88.053    cpu/alu/data4[15]
    SLICE_X36Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.838 r  cpu/alu/mem_reg_0_255_0_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    88.838    cpu/alu/mem_reg_0_255_0_0_i_635_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.952 r  cpu/alu/mem_reg_0_255_0_0_i_564/CO[3]
                         net (fo=1, routed)           0.000    88.952    cpu/alu/mem_reg_0_255_0_0_i_564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.066 r  cpu/alu/mem_reg_0_255_0_0_i_498/CO[3]
                         net (fo=1, routed)           0.000    89.066    cpu/alu/mem_reg_0_255_0_0_i_498_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.180 r  cpu/alu/mem_reg_0_255_0_0_i_437/CO[3]
                         net (fo=1, routed)           0.000    89.180    cpu/alu/mem_reg_0_255_0_0_i_437_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.294 r  cpu/alu/registers_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    89.294    cpu/alu/registers_reg[1][14]_i_27_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.408 r  cpu/alu/registers_reg[1][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.408    cpu/alu/registers_reg[1][14]_i_22_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.522 r  cpu/alu/registers_reg[1][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.522    cpu/alu/registers_reg[1][14]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.636 r  cpu/alu/registers_reg[1][14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.636    cpu/alu/registers_reg[1][14]_i_11_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.793 r  cpu/alu/registers_reg[1][14]_i_8/CO[1]
                         net (fo=36, routed)          2.123    91.916    cpu/alu/data4[14]
    SLICE_X30Y30         LUT3 (Prop_lut3_I0_O)        0.329    92.245 r  cpu/alu/mem_reg_0_255_0_0_i_704/O
                         net (fo=1, routed)           0.000    92.245    cpu/alu/mem_reg_0_255_0_0_i_704_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.778 r  cpu/alu/mem_reg_0_255_0_0_i_630/CO[3]
                         net (fo=1, routed)           0.000    92.778    cpu/alu/mem_reg_0_255_0_0_i_630_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  cpu/alu/mem_reg_0_255_0_0_i_559/CO[3]
                         net (fo=1, routed)           0.000    92.895    cpu/alu/mem_reg_0_255_0_0_i_559_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  cpu/alu/mem_reg_0_255_0_0_i_493/CO[3]
                         net (fo=1, routed)           0.000    93.012    cpu/alu/mem_reg_0_255_0_0_i_493_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  cpu/alu/mem_reg_0_255_0_0_i_432/CO[3]
                         net (fo=1, routed)           0.000    93.129    cpu/alu/mem_reg_0_255_0_0_i_432_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  cpu/alu/mem_reg_0_255_0_0_i_372/CO[3]
                         net (fo=1, routed)           0.000    93.246    cpu/alu/mem_reg_0_255_0_0_i_372_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.363 r  cpu/alu/registers_reg[1][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.363    cpu/alu/registers_reg[1][13]_i_22_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.480 r  cpu/alu/registers_reg[1][13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.480    cpu/alu/registers_reg[1][13]_i_17_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.597 r  cpu/alu/registers_reg[1][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.597    cpu/alu/registers_reg[1][13]_i_11_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.754 r  cpu/alu/registers_reg[1][13]_i_8/CO[1]
                         net (fo=36, routed)          2.008    95.762    cpu/alu/data4[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.332    96.094 r  cpu/alu/mem_reg_0_255_0_0_i_701/O
                         net (fo=1, routed)           0.000    96.094    cpu/alu/mem_reg_0_255_0_0_i_701_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.644 r  cpu/alu/mem_reg_0_255_0_0_i_625/CO[3]
                         net (fo=1, routed)           0.000    96.644    cpu/alu/mem_reg_0_255_0_0_i_625_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.758 r  cpu/alu/mem_reg_0_255_0_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.758    cpu/alu/mem_reg_0_255_0_0_i_554_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.872 r  cpu/alu/mem_reg_0_255_0_0_i_488/CO[3]
                         net (fo=1, routed)           0.000    96.872    cpu/alu/mem_reg_0_255_0_0_i_488_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.986 r  cpu/alu/mem_reg_0_255_0_0_i_427/CO[3]
                         net (fo=1, routed)           0.000    96.986    cpu/alu/mem_reg_0_255_0_0_i_427_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.100 r  cpu/alu/mem_reg_0_255_0_0_i_367/CO[3]
                         net (fo=1, routed)           0.000    97.100    cpu/alu/mem_reg_0_255_0_0_i_367_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.214 r  cpu/alu/mem_reg_0_255_0_0_i_309/CO[3]
                         net (fo=1, routed)           0.000    97.214    cpu/alu/mem_reg_0_255_0_0_i_309_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.328 r  cpu/alu/registers_reg[1][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.328    cpu/alu/registers_reg[1][12]_i_17_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.442 r  cpu/alu/registers_reg[1][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.442    cpu/alu/registers_reg[1][12]_i_11_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.599 r  cpu/alu/registers_reg[1][12]_i_8/CO[1]
                         net (fo=36, routed)          2.562   100.161    cpu/alu/data4[12]
    SLICE_X33Y28         LUT3 (Prop_lut3_I0_O)        0.329   100.490 r  cpu/alu/mem_reg_0_255_0_0_i_697/O
                         net (fo=1, routed)           0.000   100.490    cpu/alu/mem_reg_0_255_0_0_i_697_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   100.888 r  cpu/alu/mem_reg_0_255_0_0_i_620/CO[3]
                         net (fo=1, routed)           0.000   100.888    cpu/alu/mem_reg_0_255_0_0_i_620_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.002 r  cpu/alu/mem_reg_0_255_0_0_i_549/CO[3]
                         net (fo=1, routed)           0.000   101.002    cpu/alu/mem_reg_0_255_0_0_i_549_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.116 r  cpu/alu/mem_reg_0_255_0_0_i_483/CO[3]
                         net (fo=1, routed)           0.000   101.116    cpu/alu/mem_reg_0_255_0_0_i_483_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.230 r  cpu/alu/mem_reg_0_255_0_0_i_422/CO[3]
                         net (fo=1, routed)           0.000   101.230    cpu/alu/mem_reg_0_255_0_0_i_422_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.344 r  cpu/alu/mem_reg_0_255_0_0_i_362/CO[3]
                         net (fo=1, routed)           0.000   101.344    cpu/alu/mem_reg_0_255_0_0_i_362_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.458 r  cpu/alu/mem_reg_0_255_0_0_i_300/CO[3]
                         net (fo=1, routed)           0.000   101.458    cpu/alu/mem_reg_0_255_0_0_i_300_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.572 r  cpu/alu/mem_reg_0_255_0_0_i_212/CO[3]
                         net (fo=1, routed)           0.000   101.572    cpu/alu/mem_reg_0_255_0_0_i_212_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.686 r  cpu/alu/mem_reg_0_255_0_0_i_209/CO[3]
                         net (fo=1, routed)           0.000   101.686    cpu/alu/mem_reg_0_255_0_0_i_209_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.843 r  cpu/alu/registers_reg[1][11]_i_10/CO[1]
                         net (fo=36, routed)          2.513   104.356    cpu/alu/data4[11]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.329   104.685 r  cpu/alu/mem_reg_0_255_0_0_i_695/O
                         net (fo=1, routed)           0.000   104.685    cpu/alu/mem_reg_0_255_0_0_i_695_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.235 r  cpu/alu/mem_reg_0_255_0_0_i_615/CO[3]
                         net (fo=1, routed)           0.000   105.235    cpu/alu/mem_reg_0_255_0_0_i_615_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.349 r  cpu/alu/mem_reg_0_255_0_0_i_544/CO[3]
                         net (fo=1, routed)           0.000   105.349    cpu/alu/mem_reg_0_255_0_0_i_544_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.463 r  cpu/alu/mem_reg_0_255_0_0_i_478/CO[3]
                         net (fo=1, routed)           0.000   105.463    cpu/alu/mem_reg_0_255_0_0_i_478_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.577 r  cpu/alu/mem_reg_0_255_0_0_i_417/CO[3]
                         net (fo=1, routed)           0.000   105.577    cpu/alu/mem_reg_0_255_0_0_i_417_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.691 r  cpu/alu/mem_reg_0_255_0_0_i_357/CO[3]
                         net (fo=1, routed)           0.000   105.691    cpu/alu/mem_reg_0_255_0_0_i_357_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.805 r  cpu/alu/mem_reg_0_255_0_0_i_295/CO[3]
                         net (fo=1, routed)           0.000   105.805    cpu/alu/mem_reg_0_255_0_0_i_295_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.919 r  cpu/alu/mem_reg_0_255_0_0_i_204/CO[3]
                         net (fo=1, routed)           0.000   105.919    cpu/alu/mem_reg_0_255_0_0_i_204_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.033 r  cpu/alu/mem_reg_0_255_0_0_i_122/CO[3]
                         net (fo=1, routed)           0.000   106.033    cpu/alu/mem_reg_0_255_0_0_i_122_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.190 r  cpu/alu/mem_reg_0_255_0_0_i_121/CO[1]
                         net (fo=36, routed)          1.768   107.958    cpu/alu/data4[10]
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.329   108.287 r  cpu/alu/mem_reg_0_255_0_0_i_692/O
                         net (fo=1, routed)           0.000   108.287    cpu/alu/mem_reg_0_255_0_0_i_692_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.837 r  cpu/alu/mem_reg_0_255_0_0_i_614/CO[3]
                         net (fo=1, routed)           0.000   108.837    cpu/alu/mem_reg_0_255_0_0_i_614_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.951 r  cpu/alu/mem_reg_0_255_0_0_i_543/CO[3]
                         net (fo=1, routed)           0.000   108.951    cpu/alu/mem_reg_0_255_0_0_i_543_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.065 r  cpu/alu/mem_reg_0_255_0_0_i_477/CO[3]
                         net (fo=1, routed)           0.000   109.065    cpu/alu/mem_reg_0_255_0_0_i_477_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.179 r  cpu/alu/mem_reg_0_255_0_0_i_416/CO[3]
                         net (fo=1, routed)           0.000   109.179    cpu/alu/mem_reg_0_255_0_0_i_416_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.293 r  cpu/alu/mem_reg_0_255_0_0_i_356/CO[3]
                         net (fo=1, routed)           0.000   109.293    cpu/alu/mem_reg_0_255_0_0_i_356_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.407 r  cpu/alu/mem_reg_0_255_0_0_i_294/CO[3]
                         net (fo=1, routed)           0.000   109.407    cpu/alu/mem_reg_0_255_0_0_i_294_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.521 r  cpu/alu/mem_reg_0_255_0_0_i_203/CO[3]
                         net (fo=1, routed)           0.000   109.521    cpu/alu/mem_reg_0_255_0_0_i_203_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.635 r  cpu/alu/mem_reg_0_255_0_0_i_120/CO[3]
                         net (fo=1, routed)           0.000   109.635    cpu/alu/mem_reg_0_255_0_0_i_120_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.792 r  cpu/alu/mem_reg_0_255_0_0_i_64/CO[1]
                         net (fo=36, routed)          2.254   112.046    cpu/alu/data4[9]
    SLICE_X27Y28         LUT3 (Prop_lut3_I0_O)        0.329   112.375 r  cpu/alu/mem_reg_0_255_0_0_i_717/O
                         net (fo=1, routed)           0.000   112.375    cpu/alu/mem_reg_0_255_0_0_i_717_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.776 r  cpu/alu/mem_reg_0_255_0_0_i_655/CO[3]
                         net (fo=1, routed)           0.000   112.776    cpu/alu/mem_reg_0_255_0_0_i_655_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.890 r  cpu/alu/mem_reg_0_255_0_0_i_579/CO[3]
                         net (fo=1, routed)           0.000   112.890    cpu/alu/mem_reg_0_255_0_0_i_579_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.004 r  cpu/alu/mem_reg_0_255_0_0_i_508/CO[3]
                         net (fo=1, routed)           0.000   113.004    cpu/alu/mem_reg_0_255_0_0_i_508_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.118 r  cpu/alu/mem_reg_0_255_0_0_i_442/CO[3]
                         net (fo=1, routed)           0.000   113.118    cpu/alu/mem_reg_0_255_0_0_i_442_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.232 r  cpu/alu/mem_reg_0_255_0_0_i_377/CO[3]
                         net (fo=1, routed)           0.000   113.232    cpu/alu/mem_reg_0_255_0_0_i_377_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.346 r  cpu/alu/mem_reg_0_255_0_0_i_316/CO[3]
                         net (fo=1, routed)           0.000   113.346    cpu/alu/mem_reg_0_255_0_0_i_316_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  cpu/alu/mem_reg_0_255_0_0_i_227/CO[3]
                         net (fo=1, routed)           0.000   113.460    cpu/alu/mem_reg_0_255_0_0_i_227_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  cpu/alu/mem_reg_0_255_0_0_i_134/CO[3]
                         net (fo=1, routed)           0.000   113.574    cpu/alu/mem_reg_0_255_0_0_i_134_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.731 r  cpu/alu/mem_reg_0_255_0_0_i_70/CO[1]
                         net (fo=36, routed)          2.086   115.817    cpu/alu/data4[8]
    SLICE_X26Y28         LUT3 (Prop_lut3_I0_O)        0.329   116.146 r  cpu/alu/mem_reg_0_255_0_0_i_731/O
                         net (fo=1, routed)           0.000   116.146    cpu/alu/mem_reg_0_255_0_0_i_731_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.696 r  cpu/alu/mem_reg_0_255_0_0_i_671/CO[3]
                         net (fo=1, routed)           0.000   116.696    cpu/alu/mem_reg_0_255_0_0_i_671_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.810 r  cpu/alu/mem_reg_0_255_0_0_i_595/CO[3]
                         net (fo=1, routed)           0.000   116.810    cpu/alu/mem_reg_0_255_0_0_i_595_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.924 r  cpu/alu/mem_reg_0_255_0_0_i_524/CO[3]
                         net (fo=1, routed)           0.000   116.924    cpu/alu/mem_reg_0_255_0_0_i_524_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.038 r  cpu/alu/mem_reg_0_255_0_0_i_458/CO[3]
                         net (fo=1, routed)           0.000   117.038    cpu/alu/mem_reg_0_255_0_0_i_458_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.152 r  cpu/alu/mem_reg_0_255_0_0_i_397/CO[3]
                         net (fo=1, routed)           0.000   117.152    cpu/alu/mem_reg_0_255_0_0_i_397_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.266 r  cpu/alu/mem_reg_0_255_0_0_i_341/CO[3]
                         net (fo=1, routed)           0.000   117.266    cpu/alu/mem_reg_0_255_0_0_i_341_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.380 r  cpu/alu/mem_reg_0_255_0_0_i_321/CO[3]
                         net (fo=1, routed)           0.000   117.380    cpu/alu/mem_reg_0_255_0_0_i_321_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.494 r  cpu/alu/mem_reg_0_255_0_0_i_237/CO[3]
                         net (fo=1, routed)           0.000   117.494    cpu/alu/mem_reg_0_255_0_0_i_237_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.651 r  cpu/alu/mem_reg_0_255_0_0_i_141/CO[1]
                         net (fo=36, routed)          2.571   120.222    cpu/alu/data4[7]
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.329   120.551 r  cpu/alu/mem_reg_0_255_0_0_i_726/O
                         net (fo=1, routed)           0.000   120.551    cpu/alu/mem_reg_0_255_0_0_i_726_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.952 r  cpu/alu/mem_reg_0_255_0_0_i_666/CO[3]
                         net (fo=1, routed)           0.000   120.952    cpu/alu/mem_reg_0_255_0_0_i_666_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.066 r  cpu/alu/mem_reg_0_255_0_0_i_590/CO[3]
                         net (fo=1, routed)           0.000   121.066    cpu/alu/mem_reg_0_255_0_0_i_590_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.180 r  cpu/alu/mem_reg_0_255_0_0_i_519/CO[3]
                         net (fo=1, routed)           0.000   121.180    cpu/alu/mem_reg_0_255_0_0_i_519_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.294 r  cpu/alu/mem_reg_0_255_0_0_i_453/CO[3]
                         net (fo=1, routed)           0.000   121.294    cpu/alu/mem_reg_0_255_0_0_i_453_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.408 r  cpu/alu/mem_reg_0_255_0_0_i_392/CO[3]
                         net (fo=1, routed)           0.000   121.408    cpu/alu/mem_reg_0_255_0_0_i_392_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.522 r  cpu/alu/mem_reg_0_255_0_0_i_336/CO[3]
                         net (fo=1, routed)           0.000   121.522    cpu/alu/mem_reg_0_255_0_0_i_336_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.636 r  cpu/alu/mem_reg_0_255_0_0_i_267/CO[3]
                         net (fo=1, routed)           0.000   121.636    cpu/alu/mem_reg_0_255_0_0_i_267_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.750 r  cpu/alu/mem_reg_0_255_0_0_i_244/CO[3]
                         net (fo=1, routed)           0.000   121.750    cpu/alu/mem_reg_0_255_0_0_i_244_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.907 r  cpu/alu/mem_reg_0_255_0_0_i_150/CO[1]
                         net (fo=36, routed)          1.954   123.861    cpu/alu/data4[6]
    SLICE_X20Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.190 r  cpu/alu/mem_reg_0_255_0_0_i_725/O
                         net (fo=1, routed)           0.000   124.190    cpu/alu/mem_reg_0_255_0_0_i_725_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.740 r  cpu/alu/mem_reg_0_255_0_0_i_661/CO[3]
                         net (fo=1, routed)           0.000   124.740    cpu/alu/mem_reg_0_255_0_0_i_661_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.854 r  cpu/alu/mem_reg_0_255_0_0_i_585/CO[3]
                         net (fo=1, routed)           0.000   124.854    cpu/alu/mem_reg_0_255_0_0_i_585_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.968 r  cpu/alu/mem_reg_0_255_0_0_i_514/CO[3]
                         net (fo=1, routed)           0.000   124.968    cpu/alu/mem_reg_0_255_0_0_i_514_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.082 r  cpu/alu/mem_reg_0_255_0_0_i_448/CO[3]
                         net (fo=1, routed)           0.000   125.082    cpu/alu/mem_reg_0_255_0_0_i_448_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.196 r  cpu/alu/mem_reg_0_255_0_0_i_387/CO[3]
                         net (fo=1, routed)           0.000   125.196    cpu/alu/mem_reg_0_255_0_0_i_387_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.310 r  cpu/alu/mem_reg_0_255_0_0_i_331/CO[3]
                         net (fo=1, routed)           0.000   125.310    cpu/alu/mem_reg_0_255_0_0_i_331_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.424 r  cpu/alu/mem_reg_0_255_0_0_i_262/CO[3]
                         net (fo=1, routed)           0.000   125.424    cpu/alu/mem_reg_0_255_0_0_i_262_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.538 r  cpu/alu/mem_reg_0_255_0_0_i_163/CO[3]
                         net (fo=1, routed)           0.000   125.538    cpu/alu/mem_reg_0_255_0_0_i_163_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.695 r  cpu/alu/mem_reg_0_255_0_0_i_154/CO[1]
                         net (fo=36, routed)          1.559   127.254    cpu/alu/data4[5]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.329   127.583 r  cpu/alu/mem_reg_0_255_0_0_i_722/O
                         net (fo=1, routed)           0.000   127.583    cpu/alu/mem_reg_0_255_0_0_i_722_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.133 r  cpu/alu/mem_reg_0_255_0_0_i_660/CO[3]
                         net (fo=1, routed)           0.000   128.133    cpu/alu/mem_reg_0_255_0_0_i_660_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.247 r  cpu/alu/mem_reg_0_255_0_0_i_584/CO[3]
                         net (fo=1, routed)           0.000   128.247    cpu/alu/mem_reg_0_255_0_0_i_584_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.361 r  cpu/alu/mem_reg_0_255_0_0_i_513/CO[3]
                         net (fo=1, routed)           0.000   128.361    cpu/alu/mem_reg_0_255_0_0_i_513_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.475 r  cpu/alu/mem_reg_0_255_0_0_i_447/CO[3]
                         net (fo=1, routed)           0.000   128.475    cpu/alu/mem_reg_0_255_0_0_i_447_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.589 r  cpu/alu/mem_reg_0_255_0_0_i_386/CO[3]
                         net (fo=1, routed)           0.000   128.589    cpu/alu/mem_reg_0_255_0_0_i_386_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.703 r  cpu/alu/mem_reg_0_255_0_0_i_330/CO[3]
                         net (fo=1, routed)           0.000   128.703    cpu/alu/mem_reg_0_255_0_0_i_330_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.817 r  cpu/alu/mem_reg_0_255_0_0_i_261/CO[3]
                         net (fo=1, routed)           0.000   128.817    cpu/alu/mem_reg_0_255_0_0_i_261_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.931 r  cpu/alu/mem_reg_0_255_0_0_i_162/CO[3]
                         net (fo=1, routed)           0.000   128.931    cpu/alu/mem_reg_0_255_0_0_i_162_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.088 r  cpu/alu/mem_reg_0_255_0_0_i_86/CO[1]
                         net (fo=36, routed)          1.712   130.800    cpu/alu/data4[4]
    SLICE_X24Y25         LUT3 (Prop_lut3_I0_O)        0.329   131.129 r  cpu/alu/mem_reg_0_255_0_0_i_734/O
                         net (fo=1, routed)           0.000   131.129    cpu/alu/mem_reg_0_255_0_0_i_734_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.679 r  cpu/alu/mem_reg_0_255_0_0_i_680/CO[3]
                         net (fo=1, routed)           0.000   131.679    cpu/alu/mem_reg_0_255_0_0_i_680_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.793 r  cpu/alu/mem_reg_0_255_0_0_i_604/CO[3]
                         net (fo=1, routed)           0.000   131.793    cpu/alu/mem_reg_0_255_0_0_i_604_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.907 r  cpu/alu/mem_reg_0_255_0_0_i_533/CO[3]
                         net (fo=1, routed)           0.000   131.907    cpu/alu/mem_reg_0_255_0_0_i_533_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.021 r  cpu/alu/mem_reg_0_255_0_0_i_467/CO[3]
                         net (fo=1, routed)           0.000   132.021    cpu/alu/mem_reg_0_255_0_0_i_467_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.135 r  cpu/alu/mem_reg_0_255_0_0_i_406/CO[3]
                         net (fo=1, routed)           0.000   132.135    cpu/alu/mem_reg_0_255_0_0_i_406_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.249 r  cpu/alu/mem_reg_0_255_0_0_i_346/CO[3]
                         net (fo=1, routed)           0.000   132.249    cpu/alu/mem_reg_0_255_0_0_i_346_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.363 r  cpu/alu/mem_reg_0_255_0_0_i_277/CO[3]
                         net (fo=1, routed)           0.000   132.363    cpu/alu/mem_reg_0_255_0_0_i_277_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.477 r  cpu/alu/mem_reg_0_255_0_0_i_177/CO[3]
                         net (fo=1, routed)           0.000   132.477    cpu/alu/mem_reg_0_255_0_0_i_177_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   132.634 r  cpu/alu/mem_reg_0_255_0_0_i_92/CO[1]
                         net (fo=36, routed)          2.415   135.049    cpu/alu/data4[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I0_O)        0.329   135.378 r  cpu/alu/mem_reg_0_255_0_0_i_735/O
                         net (fo=1, routed)           0.000   135.378    cpu/alu/mem_reg_0_255_0_0_i_735_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   135.779 r  cpu/alu/mem_reg_0_255_0_0_i_685/CO[3]
                         net (fo=1, routed)           0.009   135.788    cpu/alu/mem_reg_0_255_0_0_i_685_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.902 r  cpu/alu/mem_reg_0_255_0_0_i_609/CO[3]
                         net (fo=1, routed)           0.000   135.902    cpu/alu/mem_reg_0_255_0_0_i_609_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.016 r  cpu/alu/mem_reg_0_255_0_0_i_538/CO[3]
                         net (fo=1, routed)           0.000   136.016    cpu/alu/mem_reg_0_255_0_0_i_538_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.130 r  cpu/alu/mem_reg_0_255_0_0_i_472/CO[3]
                         net (fo=1, routed)           0.000   136.130    cpu/alu/mem_reg_0_255_0_0_i_472_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.244 r  cpu/alu/mem_reg_0_255_0_0_i_411/CO[3]
                         net (fo=1, routed)           0.000   136.244    cpu/alu/mem_reg_0_255_0_0_i_411_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.358 r  cpu/alu/mem_reg_0_255_0_0_i_351/CO[3]
                         net (fo=1, routed)           0.000   136.358    cpu/alu/mem_reg_0_255_0_0_i_351_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.472 r  cpu/alu/mem_reg_0_255_0_0_i_288/CO[3]
                         net (fo=1, routed)           0.000   136.472    cpu/alu/mem_reg_0_255_0_0_i_288_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.586 r  cpu/alu/mem_reg_0_255_0_0_i_183/CO[3]
                         net (fo=1, routed)           0.000   136.586    cpu/alu/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   136.743 r  cpu/alu/mem_reg_0_255_0_0_i_96/CO[1]
                         net (fo=36, routed)          2.061   138.804    cpu/alu/data4[2]
    SLICE_X23Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   139.589 r  cpu/alu/registers_reg[1][1]_i_50/CO[3]
                         net (fo=1, routed)           0.009   139.598    cpu/alu/registers_reg[1][1]_i_50_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.712 r  cpu/alu/registers_reg[1][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   139.712    cpu/alu/registers_reg[1][1]_i_45_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.826 r  cpu/alu/registers_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   139.826    cpu/alu/registers_reg[1][1]_i_40_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.940 r  cpu/alu/registers_reg[1][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   139.940    cpu/alu/registers_reg[1][1]_i_35_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.054 r  cpu/alu/registers_reg[1][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   140.054    cpu/alu/registers_reg[1][1]_i_30_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.168 r  cpu/alu/registers_reg[1][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   140.168    cpu/alu/registers_reg[1][1]_i_25_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.282 r  cpu/alu/registers_reg[1][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   140.282    cpu/alu/registers_reg[1][1]_i_18_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.396 r  cpu/alu/registers_reg[1][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   140.396    cpu/alu/registers_reg[1][1]_i_13_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   140.553 r  cpu/alu/registers_reg[1][1]_i_10/CO[1]
                         net (fo=36, routed)          2.432   142.984    cpu/alu/data4[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.329   143.313 r  cpu/alu/registers[1][0]_i_125/O
                         net (fo=1, routed)           0.000   143.313    cpu/alu/registers[1][0]_i_125_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.863 r  cpu/alu/registers_reg[1][0]_i_118/CO[3]
                         net (fo=1, routed)           0.009   143.872    cpu/alu/registers_reg[1][0]_i_118_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.986 r  cpu/alu/registers_reg[1][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   143.986    cpu/alu/registers_reg[1][0]_i_113_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.100 r  cpu/alu/registers_reg[1][0]_i_108/CO[3]
                         net (fo=1, routed)           0.000   144.100    cpu/alu/registers_reg[1][0]_i_108_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.214 r  cpu/alu/registers_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000   144.214    cpu/alu/registers_reg[1][0]_i_103_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.328 r  cpu/alu/registers_reg[1][0]_i_98/CO[3]
                         net (fo=1, routed)           0.000   144.328    cpu/alu/registers_reg[1][0]_i_98_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.442 r  cpu/alu/registers_reg[1][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000   144.442    cpu/alu/registers_reg[1][0]_i_79_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.556 r  cpu/alu/registers_reg[1][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   144.556    cpu/alu/registers_reg[1][0]_i_55_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.670 r  cpu/alu/registers_reg[1][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   144.670    cpu/alu/registers_reg[1][0]_i_34_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   144.941 r  cpu/alu/registers_reg[1][0]_i_13/CO[0]
                         net (fo=1, routed)           1.160   146.102    cpu/regfile/data4[0]
    SLICE_X17Y25         LUT6 (Prop_lut6_I5_O)        0.373   146.475 r  cpu/regfile/registers[1][0]_i_7/O
                         net (fo=1, routed)           0.840   147.314    cpu/register_PC/reg_data_reg[0]_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I3_O)        0.124   147.438 r  cpu/register_PC/registers[1][0]_i_3/O
                         net (fo=8, routed)           1.768   149.206    cpu/register_PC/ALURet[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.119   149.325 r  cpu/register_PC/registers[1][7]_i_4/O
                         net (fo=10, routed)          1.210   150.535    cpu/ram/registers_reg[30][3]
    SLICE_X41Y33         LUT4 (Prop_lut4_I1_O)        0.332   150.867 r  cpu/ram/registers[1][3]_i_6/O
                         net (fo=1, routed)           0.713   151.580    cpu/register_PC/registers_reg[30][3]_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124   151.704 r  cpu/register_PC/registers[1][3]_i_1/O
                         net (fo=32, routed)          2.687   154.391    cpu/regfile/Din[3]
    SLICE_X52Y23         FDRE                                         r  cpu/regfile/registers_reg[22][3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_counter/id_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_counter/AN_reg[1]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.252%)  route 0.129ns (47.748%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE                         0.000     0.000 r  led_counter/id_reg[1]/C
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_counter/id_reg[1]/Q
                         net (fo=14, routed)          0.129     0.270    led_counter/id[1]
    SLICE_X14Y53         FDSE                                         r  led_counter/AN_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_counter/id_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_counter/AN_reg[4]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.252%)  route 0.129ns (47.748%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE                         0.000     0.000 r  led_counter/id_reg[1]/C
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_counter/id_reg[1]/Q
                         net (fo=14, routed)          0.129     0.270    led_counter/id[1]
    SLICE_X14Y53         FDSE                                         r  led_counter/AN_reg[4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide_128hz/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_128hz/clk_N_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.401%)  route 0.132ns (41.599%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  clk_divide_128hz/counter_reg[18]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_divide_128hz/counter_reg[18]/Q
                         net (fo=3, routed)           0.132     0.273    clk_divide_128hz/counter_reg[18]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.045     0.318 r  clk_divide_128hz/clk_N_i_1__4/O
                         net (fo=1, routed)           0.000     0.318    clk_divide_128hz/clk_N_i_1__4_n_0
    SLICE_X0Y68          FDRE                                         r  clk_divide_128hz/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide_128hz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_128hz/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  clk_divide_128hz/counter_reg[3]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_divide_128hz/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    clk_divide_128hz/counter_reg_n_0_[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  clk_divide_128hz/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     0.357    clk_divide_128hz/counter_reg[0]_i_2__0_n_4
    SLICE_X1Y65          FDRE                                         r  clk_divide_128hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide_led/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_led/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.209ns (57.977%)  route 0.151ns (42.023%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE                         0.000     0.000 r  clk_divide_led/counter_reg[0]/C
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clk_divide_led/counter_reg[0]/Q
                         net (fo=9, routed)           0.151     0.315    clk_divide_led/counter_reg[0]
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.360 r  clk_divide_led/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.360    clk_divide_led/p_0_in[5]
    SLICE_X10Y58         FDRE                                         r  clk_divide_led/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide_128hz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_128hz/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  clk_divide_128hz/counter_reg[4]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_divide_128hz/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    clk_divide_128hz/counter_reg_n_0_[4]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  clk_divide_128hz/counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.361    clk_divide_128hz/counter_reg[4]_i_1__0_n_7
    SLICE_X1Y66          FDRE                                         r  clk_divide_128hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide_128hz/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_128hz/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  clk_divide_128hz/counter_reg[2]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_divide_128hz/counter_reg[2]/Q
                         net (fo=1, routed)           0.109     0.250    clk_divide_128hz/counter_reg_n_0_[2]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  clk_divide_128hz/counter_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     0.361    clk_divide_128hz/counter_reg[0]_i_2__0_n_5
    SLICE_X1Y65          FDRE                                         r  clk_divide_128hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_counter/id_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_counter/id_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE                         0.000     0.000 r  led_counter/id_reg[0]/C
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  led_counter/id_reg[0]/Q
                         net (fo=11, routed)          0.180     0.321    led_counter/id[0]
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  led_counter/id[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    led_counter/id[0]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  led_counter/id_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_counter/id_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_counter/AN_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.513%)  route 0.182ns (49.487%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE                         0.000     0.000 r  led_counter/id_reg[2]/C
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_counter/id_reg[2]/Q
                         net (fo=9, routed)           0.182     0.323    led_counter/id[2]
    SLICE_X12Y53         LUT2 (Prop_lut2_I0_O)        0.045     0.368 r  led_counter/AN[0]_i_1/O
                         net (fo=2, routed)           0.000     0.368    led_counter/AN[0]_i_1_n_0
    SLICE_X12Y53         FDSE                                         r  led_counter/AN_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide_128hz/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_128hz/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  clk_divide_128hz/counter_reg[15]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_divide_128hz/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    clk_divide_128hz/counter_reg[15]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clk_divide_128hz/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    clk_divide_128hz/counter_reg[12]_i_1__0_n_4
    SLICE_X1Y68          FDRE                                         r  clk_divide_128hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------





