this code is use for my study in university.
if you cant understand my code, its normal > //// <

-- this project for my study only <3
-- all the code in this project use for ** AX309 Xilinx Spartan-6 Development Board **

-- this readme file use for review me for VHDL

Variable
in vhdl variable if you declare in process [can only declare in process]
variable is like " declare a varialble in function in c++ "
variable reset when we call process but not with synchronus (with clock,clk)
because in synchonus we have ff to store variable.
