From fc1dce6ac7d99ac27b4c74bbb97a2554bf5a6a6c Mon Sep 17 00:00:00 2001
From: thanhbui <thanh.bui.fz@renesas.com>
Date: Wed, 29 Jul 2020 15:12:50 +0700
Subject: [PATCH 397/443] arm64: dts: renesas: r8a774a3: Add CMT device nodes

This patch adds support CMT{0,1,2,3} for RZG2M v3.0 (aka R8A774A3) SoC

Signed-off-by: thanhbui <thanh.bui.fz@renesas.com>
---
 arch/arm64/boot/dts/renesas/r8a774a3.dtsi | 58 ++++++++++++++++++++++++++++---
 1 file changed, 54 insertions(+), 4 deletions(-)

diff --git a/arch/arm64/boot/dts/renesas/r8a774a3.dtsi b/arch/arm64/boot/dts/renesas/r8a774a3.dtsi
index 445a8e8..f010821 100644
--- a/arch/arm64/boot/dts/renesas/r8a774a3.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a774a3.dtsi
@@ -479,23 +479,73 @@
 		};
 
 		cmt0: timer@e60f0000 {
+			compatible = "renesas,r8a774a3-cmt0",
+				     "renesas,rcar-gen3-cmt0";
 			reg = <0 0xe60f0000 0 0x1004>;
-			/* placeholder */
+			interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&cpg CPG_MOD 303>;
+			clock-names = "fck";
+			power-domains = <&sysc R8A774A3_PD_ALWAYS_ON>;
+			resets = <&cpg 303>;
+			status = "disabled";
 		};
 
 		cmt1: timer@e6130000 {
+			compatible = "renesas,r8a774a3-cmt1",
+				     "renesas,rcar-gen3-cmt1";
 			reg = <0 0xe6130000 0 0x1004>;
-			/* placeholder */
+			interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&cpg CPG_MOD 302>;
+			clock-names = "fck";
+			power-domains = <&sysc R8A774A3_PD_ALWAYS_ON>;
+			resets = <&cpg 302>;
+			status = "disabled";
 		};
 
 		cmt2: timer@e6140000 {
+			compatible = "renesas,r8a774a3-cmt1",
+				     "renesas,rcar-gen3-cmt1";
 			reg = <0 0xe6140000 0 0x1004>;
-			/* placeholder */
+			interrupts = <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 399 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&cpg CPG_MOD 301>;
+			clock-names = "fck";
+			power-domains = <&sysc R8A774A3_PD_ALWAYS_ON>;
+			resets = <&cpg 301>;
+			status = "disabled";
 		};
 
 		cmt3: timer@e6148000 {
+			compatible = "renesas,r8a774a3-cmt1",
+				     "renesas,rcar-gen3-cmt1";
 			reg = <0 0xe6148000 0 0x1004>;
-			/* placeholder */
+			interrupts = <GIC_SPI 470 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 471 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 472 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 473 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 474 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 475 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 476 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 477 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&cpg CPG_MOD 300>;
+			clock-names = "fck";
+			power-domains = <&sysc R8A774A3_PD_ALWAYS_ON>;
+			resets = <&cpg 300>;
+			status = "disabled";
 		};
 
 		cpg: clock-controller@e6150000 {
-- 
2.7.4

