(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h4b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire3;
  input wire [(3'h5):(1'h0)] wire2;
  input wire signed [(4'h9):(1'h0)] wire1;
  input wire [(2'h3):(1'h0)] wire0;
  wire signed [(4'hb):(1'h0)] wire52;
  wire signed [(4'h9):(1'h0)] wire51;
  wire [(3'h4):(1'h0)] wire49;
  wire [(4'hb):(1'h0)] wire48;
  wire signed [(4'h8):(1'h0)] wire47;
  wire signed [(3'h6):(1'h0)] wire45;
  wire [(4'ha):(1'h0)] wire6;
  wire [(3'h7):(1'h0)] wire5;
  wire [(3'h6):(1'h0)] wire4;
  reg [(2'h2):(1'h0)] reg50 = (1'h0);
  assign y = {wire52,
                 wire51,
                 wire49,
                 wire48,
                 wire47,
                 wire45,
                 wire6,
                 wire5,
                 wire4,
                 reg50,
                 (1'h0)};
  assign wire4 = $unsigned($unsigned(wire2));
  assign wire5 = (-$signed({{wire1}}));
  assign wire6 = $signed(wire5[(1'h0):(1'h0)]);
  module7 #() modinst46 (wire45, clk, wire3, wire5, wire1, wire2);
  assign wire47 = (^~wire2);
  assign wire48 = (wire2 ?
                      ((~^(~wire47)) >> (~&((8'hac) ?
                          wire45 : wire47))) : $signed({(wire1 ?
                              (8'ha5) : wire47)}));
  assign wire49 = (wire47[(3'h6):(2'h2)] ?
                      ((((8'haf) + wire45) + (wire5 ?
                          wire0 : wire6)) ^ wire45) : (wire5 - ({wire3} && wire5)));
  always
    @(posedge clk) begin
      reg50 <= ($unsigned({((8'ha8) & wire48)}) * ($signed((wire47 ?
          wire3 : (8'hae))) >= $unsigned((wire4 ? wire5 : wire4))));
    end
  assign wire51 = wire48[(4'hb):(4'hb)];
  assign wire52 = (+(wire2 ? (8'ha4) : (~&{(8'h9f)})));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module7  (y, clk, wire11, wire10, wire9, wire8);
  output wire [(32'h1c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire11;
  input wire [(3'h7):(1'h0)] wire10;
  input wire signed [(4'h9):(1'h0)] wire9;
  input wire [(3'h5):(1'h0)] wire8;
  wire [(2'h3):(1'h0)] wire44;
  wire [(3'h4):(1'h0)] wire43;
  wire signed [(4'ha):(1'h0)] wire41;
  wire [(4'ha):(1'h0)] wire24;
  assign y = {wire44, wire43, wire41, wire24, (1'h0)};
  module12 #() modinst25 (.wire16(wire11), .wire13(wire9), .wire14(wire8), .wire15(wire10), .y(wire24), .clk(clk));
  module26 #() modinst42 (wire41, clk, wire11, wire9, wire10, wire24);
  assign wire43 = (+(~wire24[(2'h2):(1'h0)]));
  assign wire44 = $signed($unsigned({$signed((8'hab))}));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module26  (y, clk, wire30, wire29, wire28, wire27);
  output wire [(32'h4f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire30;
  input wire [(3'h4):(1'h0)] wire29;
  input wire signed [(2'h3):(1'h0)] wire28;
  input wire [(3'h6):(1'h0)] wire27;
  wire signed [(4'ha):(1'h0)] wire40;
  wire signed [(4'hb):(1'h0)] wire39;
  wire [(2'h3):(1'h0)] wire38;
  wire [(3'h6):(1'h0)] wire37;
  wire [(4'hb):(1'h0)] wire36;
  wire signed [(2'h2):(1'h0)] wire35;
  wire [(4'ha):(1'h0)] wire34;
  wire signed [(3'h7):(1'h0)] wire33;
  wire [(4'ha):(1'h0)] wire32;
  wire signed [(4'h8):(1'h0)] wire31;
  assign y = {wire40,
                 wire39,
                 wire38,
                 wire37,
                 wire36,
                 wire35,
                 wire34,
                 wire33,
                 wire32,
                 wire31,
                 (1'h0)};
  assign wire31 = ((8'hab) << $unsigned(wire29));
  assign wire32 = (~{wire31});
  assign wire33 = (wire28 + (^~$signed($unsigned(wire31))));
  assign wire34 = ((^~((+wire33) ^~ {(8'h9f)})) ?
                      $signed({((8'h9c) ?
                              wire28 : (8'haa))}) : (($unsigned(wire33) ?
                          $signed(wire28) : wire28[(2'h3):(2'h3)]) < (8'ha2)));
  assign wire35 = wire27[(3'h4):(1'h1)];
  assign wire36 = (((~|$signed(wire30)) ?
                      ($unsigned(wire34) ?
                          wire32 : $signed(wire28)) : $unsigned($signed(wire32))) ~^ (wire33 ?
                      $unsigned(wire35) : (^((8'haf) >= wire27))));
  assign wire37 = ((wire29[(2'h3):(2'h2)] ? $unsigned(wire36) : (8'hab)) ?
                      (8'h9c) : {{((8'ha5) ? wire32 : wire33)}});
  assign wire38 = (~&(8'ha2));
  assign wire39 = $unsigned(($unsigned((wire37 & wire27)) ?
                      wire27 : $signed({wire34})));
  assign wire40 = ($unsigned(wire29[(1'h0):(1'h0)]) != ($unsigned((wire27 ?
                      wire28 : wire38)) >> $signed((wire39 >= wire29))));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module12
#(parameter param23 = ((^(!{(8'ha7)})) ? {((|(8'hab)) ^~ (^~(8'ha7)))} : {(~&((8'ha2) - (8'had)))}))
(y, clk, wire16, wire15, wire14, wire13);
  output wire [(32'h27):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire16;
  input wire signed [(3'h7):(1'h0)] wire15;
  input wire signed [(3'h5):(1'h0)] wire14;
  input wire signed [(4'h9):(1'h0)] wire13;
  wire signed [(3'h7):(1'h0)] wire22;
  wire [(4'hb):(1'h0)] wire21;
  wire signed [(2'h3):(1'h0)] wire20;
  wire signed [(4'ha):(1'h0)] wire19;
  wire [(3'h5):(1'h0)] wire18;
  wire signed [(2'h2):(1'h0)] wire17;
  assign y = {wire22, wire21, wire20, wire19, wire18, wire17, (1'h0)};
  assign wire17 = $signed(((((8'ha3) ? wire15 : (8'hac)) ?
                          (~^(8'had)) : ((8'ha5) ? wire15 : wire16)) ?
                      {{(8'h9e)}} : $signed((wire13 << wire15))));
  assign wire18 = wire16[(1'h1):(1'h0)];
  assign wire19 = (!(8'had));
  assign wire20 = wire15;
  assign wire21 = $unsigned(wire17[(1'h1):(1'h0)]);
  assign wire22 = $unsigned(($signed($unsigned(wire14)) ?
                      ((~^wire19) ? wire18 : (~|(8'h9c))) : {(|wire13)}));
endmodule