library ieee;
use ieee.std_logic_1164.all;

entity test is port(
		s:		in		std_logic_vector(3 downto 0);
		o:		out	std_logic_vector(3 downto 0)	
);
end test;

architecture prueba of test is
begin
	
	s(0)<=o(0);
	s(1)<=o(1);
	s(2)<=o(2);
	s(3)<=o(3);

end prueba;