\begin{blocksection}
\question Consider the following RISC-V code:

\begin{tabular}{l r l}
0x00000000:		&Anakin:	&add x0, x0, x0 \\
0x00000004:		&			&jal ra, TryIt \\
0x00000008:		&			&addi t0, t0, 16 \\
0x0000000C:		&			&bne t0, x0, Power \\
0x00000010:		&			&j HighGround \\
0x00000014:		&			&add x0, x0, x0 \\
0x00000018:		&HighGround:	&addi t0, t0, 32 \\
0x0000001C:		&			&jal t0, Exit \\
0x00000020:		&TryIt:		&add t0, t0, t0 \\
0x00000024:		&			&jr ra \\
0x00000028:		&			&add t0, x0, t0 \\
0x0000002C:		&Power:		&jalr ra, t0, 0 \\
0x00000030:		&			&add t0, x0, x0 \\
0x00000034:		&Exit:		&add x0, x0, x0 \\
\end{tabular}

Write out each instruction in the order it's executed, and the contents of the registers below at each step. Assume the registers are all zeroed out at first.

\begin{tabular}{ |l|l|l| } 
 \hline
 pc & ra & t0 \\ 
 \hline
 0x00000000 & 0x00000000 & 0x00000000 \\
 \hline
 & & \\
 \hline 
 & & \\
 \hline
 & & \\
 \hline 
 & & \\
 \hline
 & & \\
 \hline
 & & \\
 \hline
 & & \\
 \hline
 & & \\
 \hline
 & & \\
 \hline
 & & \\
 \hline
\end{tabular}

\begin{solution}[0.5in]
\begin{tabular}{ |l|l|l|l|l|l|l|l|l|l|l| } 
 \hline
 pc & ra & t0 \\ 
 \hline
 0x00000000 & 0x00000000 & 0x00000000 \\
 \hline
 0x00000004 & 0x00000000 & 0x00000000 \\
 \hline 
 0x00000020 & 0x00000008 & 0x00000000 \\
 \hline
 0x00000024 & 0x00000008 & 0x00000000 \\
 \hline 
 0x00000008 & 0x00000008 & 0x00000000 \\
 \hline
 0x0000000C & 0x00000008 & 0x00000010 \\
 \hline
 0x0000002C & 0x00000008 & 0x00000010 \\
 \hline
 0x00000010 & 0x00000030 & 0x00000010 \\
 \hline
 0x00000018 & 0x00000030 & 0x00000010 \\
 \hline
 0x0000001C & 0x00000030 & 0x00000030 \\
 \hline
 0x00000034 & 0x00000030 & 0x00000020 \\
 \hline
\end{tabular}
\end{solution}

\end{blocksection}
