#ifndef _CROSSBAR_TS7990_H_
#define _CROSSBAR_TS7990_H_
#include "fpga.h"

struct cbarpin ts7990_inputs[] = {
	{ 0, "TTYMXC2_RXD" },
	{ 1, "TTYMXC4_RXD" },
	{ 2, "TTYMXC2_CTS" },
	{ 3, "TTYMXC3_RXD" },
	{ 4, "TTYMXC1_CTS" },
	{ 5, "TTYMXC2_RTS" },
	{ 16, "BT_CTS" },
	{ 17, "BT_RXD" },
	{ 18, "TTYMXC1_RXD" },
	{ 19, "HD1_DIO_1" },
	{ 20, "HD1_DIO_2" },
	{ 21, "HD1_DIO_3" },
	{ 22, "HD1_DIO_4" },
	{ 23, "HD1_DIO_5" },
	{ 24, "HD1_DIO_6" },
	{ 27, "FPGA_IRQ_0" },
	{ 28, "STC_TXD_232" },
	{ 44, "TTYMAX0_RXD" },
	{ 45, "TTYMAX1_RXD" },
	{ 46, "TTYMAX2_RXD" },
	{ 53, "TTYMAX0_CTS" },
	{ 54, "TTYMAX1_CTS" },
	{ 55, "TTYMAX2_CTS" },
	{ 0, 0 },
};

struct cbarpin ts7990_outputs[] = {
	{ 0, "UNCHANGED" },
	{ 1, "BT_RTS" },
	{ 2, "BT_TXD" },
	{ 3, "TTYMXC4_TXD" },
	{ 4, "TTYMXC2_TXD" },
	{ 5, "TTYMXC2_CTS" },
	{ 6, "TTYMXC1_RTS" },
	{ 7, "TTYMXC2_RTS" },
	{ 14, "TTYMXC3_TXD" },
	{ 15, "TTYMXC1_TXD" },
	{ 16, "TTYMAX0_TXD" },
	{ 17, "TTYMAX0_TXEN" },
	{ 18, "TTYMAX0_RTS" },
	{ 19, "TTYMAX1_TXD" },
	{ 20, "TTYMAX1_TXEN" },
	{ 21, "TTYMAX1_RTS" },
	{ 22, "TTYMAX2_TXD" },
	{ 23, "TTYMAX2_TXEN" },
	{ 24, "TTYMAX2_RTS" },
	{ 25, "TTYMXC1_TXEN" },
	{ 26, "TTYMXC3_TXEN" },
	{ 27, "CLK_12MHZ" },
	{ 28, "CLK_14MHZ" },
	{ 29, "FPGA_24MHZ_CLK" },
	{ 30, "CLK_28MHZ" },
	{ 31, "GPIO" },
	{ 32, "DIO_0" },
	{ 33, "DIO_1" },
	{ 34, "DIO_2" },
	{ 35, "DIO_3" },
	{ 36, "DIO_4" },
	{ 37, "DIO_5" },
	{ 38, "DIO_6" },
	{ 39, "DIO_7" },
	{ 40, "DIO_8" },
	{ 41, "DIO_9" },
	{ 0, 0 },
};

#endif //_CROSSBAR_TS7990_H_