{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 10:26:50 2018 " "Info: Processing started: Mon Oct 29 10:26:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off five_char_dis -c five_char_dis --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off five_char_dis -c five_char_dis --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[15\] HEX4\[1\] 18.219 ns Longest " "Info: Longest tpd from source pin \"SW\[15\]\" to destination pin \"HEX4\[1\]\" is 18.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 PIN PIN_U4 23 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 23; PIN Node = 'SW\[15\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "five_char_dis.vhd" "" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.875 ns) + CELL(0.420 ns) 8.127 ns five_to_one_mult_comp:M1\|Mux0~1 2 COMB LCCOMB_X50_Y5_N8 22 " "Info: 2: + IC(6.875 ns) + CELL(0.420 ns) = 8.127 ns; Loc. = LCCOMB_X50_Y5_N8; Fanout = 22; COMB Node = 'five_to_one_mult_comp:M1\|Mux0~1'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "7.295 ns" { SW[15] five_to_one_mult_comp:M1|Mux0~1 } "NODE_NAME" } } { "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.271 ns) 9.167 ns five_to_one_mult_comp:M4\|Mux2~0 3 COMB LCCOMB_X49_Y5_N4 1 " "Info: 3: + IC(0.769 ns) + CELL(0.271 ns) = 9.167 ns; Loc. = LCCOMB_X49_Y5_N4; Fanout = 1; COMB Node = 'five_to_one_mult_comp:M4\|Mux2~0'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { five_to_one_mult_comp:M1|Mux0~1 five_to_one_mult_comp:M4|Mux2~0 } "NODE_NAME" } } { "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 9.694 ns five_to_one_mult_comp:M4\|Mux2~1 4 COMB LCCOMB_X49_Y5_N14 1 " "Info: 4: + IC(0.252 ns) + CELL(0.275 ns) = 9.694 ns; Loc. = LCCOMB_X49_Y5_N14; Fanout = 1; COMB Node = 'five_to_one_mult_comp:M4\|Mux2~1'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { five_to_one_mult_comp:M4|Mux2~0 five_to_one_mult_comp:M4|Mux2~1 } "NODE_NAME" } } { "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.438 ns) 10.557 ns five_to_one_mult_comp:M4\|Mux2~2 5 COMB LCCOMB_X50_Y5_N14 5 " "Info: 5: + IC(0.425 ns) + CELL(0.438 ns) = 10.557 ns; Loc. = LCCOMB_X50_Y5_N14; Fanout = 5; COMB Node = 'five_to_one_mult_comp:M4\|Mux2~2'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { five_to_one_mult_comp:M4|Mux2~1 five_to_one_mult_comp:M4|Mux2~2 } "NODE_NAME" } } { "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.145 ns) + CELL(0.398 ns) 15.100 ns seven_seg_comp:H4\|Dispaly\[2\]~16 6 COMB LCCOMB_X1_Y13_N14 2 " "Info: 6: + IC(4.145 ns) + CELL(0.398 ns) = 15.100 ns; Loc. = LCCOMB_X1_Y13_N14; Fanout = 2; COMB Node = 'seven_seg_comp:H4\|Dispaly\[2\]~16'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "4.543 ns" { five_to_one_mult_comp:M4|Mux2~2 seven_seg_comp:H4|Dispaly[2]~16 } "NODE_NAME" } } { "../seven_segment_decoder_comp/seven_seg_comp.vhd" "" { Text "E:/EDA/seven_segment_decoder_comp/seven_seg_comp.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(2.642 ns) 18.219 ns HEX4\[1\] 7 PIN PIN_U1 0 " "Info: 7: + IC(0.477 ns) + CELL(2.642 ns) = 18.219 ns; Loc. = PIN_U1; Fanout = 0; PIN Node = 'HEX4\[1\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "3.119 ns" { seven_seg_comp:H4|Dispaly[2]~16 HEX4[1] } "NODE_NAME" } } { "five_char_dis.vhd" "" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.276 ns ( 28.96 % ) " "Info: Total cell delay = 5.276 ns ( 28.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.943 ns ( 71.04 % ) " "Info: Total interconnect delay = 12.943 ns ( 71.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "18.219 ns" { SW[15] five_to_one_mult_comp:M1|Mux0~1 five_to_one_mult_comp:M4|Mux2~0 five_to_one_mult_comp:M4|Mux2~1 five_to_one_mult_comp:M4|Mux2~2 seven_seg_comp:H4|Dispaly[2]~16 HEX4[1] } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "18.219 ns" { SW[15] {} SW[15]~combout {} five_to_one_mult_comp:M1|Mux0~1 {} five_to_one_mult_comp:M4|Mux2~0 {} five_to_one_mult_comp:M4|Mux2~1 {} five_to_one_mult_comp:M4|Mux2~2 {} seven_seg_comp:H4|Dispaly[2]~16 {} HEX4[1] {} } { 0.000ns 0.000ns 6.875ns 0.769ns 0.252ns 0.425ns 4.145ns 0.477ns } { 0.000ns 0.832ns 0.420ns 0.271ns 0.275ns 0.438ns 0.398ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 29 10:26:51 2018 " "Info: Processing ended: Mon Oct 29 10:26:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
