// Seed: 3789770822
module module_0;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input logic id_0,
    input uwire id_1,
    input tri0  id_2,
    input wire  id_3
);
  logic id_5;
  wire  id_6;
  assign id_5 = id_0;
  module_0();
  wire id_7;
  always @(posedge id_2 or posedge id_1) id_5 <= 1'h0;
endmodule
module module_2 #(
    parameter id_4 = 32'd11,
    parameter id_5 = 32'd5
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  defparam id_4.id_5 = id_2; module_0();
endmodule
