

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_135_2'
================================================================
* Date:           Sun Nov 20 09:08:35 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sscale-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      322|      322|  3.220 us|  3.220 us|  322|  322|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_135_2  |      320|      320|         5|          5|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 5, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reg_file_0_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_0_0_load"   --->   Operation 9 'read' 'reg_file_0_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i"   --->   Operation 10 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_7 = load i7 %j" [sscale-max-sharing/src/correlation.cpp:139]   --->   Operation 17 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.81ns)   --->   "%icmp_ln135 = icmp_eq  i7 %j_7, i7 64" [sscale-max-sharing/src/correlation.cpp:135]   --->   Operation 19 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.77ns)   --->   "%add_ln135 = add i7 %j_7, i7 1" [sscale-max-sharing/src/correlation.cpp:135]   --->   Operation 21 'add' 'add_ln135' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %fpga_resource_limit_hint.for.inc.1_begin, void %for.inc15.exitStub" [sscale-max-sharing/src/correlation.cpp:135]   --->   Operation 22 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [sscale-max-sharing/src/correlation.cpp:135]   --->   Operation 23 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [sscale-max-sharing/src/correlation.cpp:135]   --->   Operation 24 'specregionbegin' 'rbegin1' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_7, i32 1, i32 5" [sscale-max-sharing/src/correlation.cpp:139]   --->   Operation 25 'partselect' 'lshr_ln' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_read, i5 %lshr_ln" [sscale-max-sharing/src/correlation.cpp:139]   --->   Operation 26 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i11 %add_ln" [sscale-max-sharing/src/correlation.cpp:139]   --->   Operation 27 'zext' 'zext_ln139' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln139" [sscale-max-sharing/src/correlation.cpp:139]   --->   Operation 28 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln139" [sscale-max-sharing/src/correlation.cpp:139]   --->   Operation 29 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i7 %j_7" [sscale-max-sharing/src/correlation.cpp:139]   --->   Operation 30 'trunc' 'trunc_ln139' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [sscale-max-sharing/src/correlation.cpp:139]   --->   Operation 31 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln135)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [sscale-max-sharing/src/correlation.cpp:139]   --->   Operation 32 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln135)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln139" [sscale-max-sharing/src/correlation.cpp:140]   --->   Operation 33 'getelementptr' 'reg_file_3_0_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln139" [sscale-max-sharing/src/correlation.cpp:140]   --->   Operation 34 'getelementptr' 'reg_file_3_1_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [sscale-max-sharing/src/correlation.cpp:140]   --->   Operation 35 'load' 'reg_file_3_0_load' <Predicate = (!icmp_ln135)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [sscale-max-sharing/src/correlation.cpp:140]   --->   Operation 36 'load' 'reg_file_3_1_load' <Predicate = (!icmp_ln135)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 37 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [sscale-max-sharing/src/correlation.cpp:139]   --->   Operation 37 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [sscale-max-sharing/src/correlation.cpp:139]   --->   Operation 38 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln139" [sscale-max-sharing/src/correlation.cpp:139]   --->   Operation 39 'mux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [2/2] (4.72ns)   --->   "%val1 = hmul i16 %reg_file_0_0_load_read, i16 %tmp" [sscale-max-sharing/src/correlation.cpp:139]   --->   Operation 40 'hmul' 'val1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [sscale-max-sharing/src/correlation.cpp:140]   --->   Operation 41 'load' 'reg_file_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [sscale-max-sharing/src/correlation.cpp:140]   --->   Operation 42 'load' 'reg_file_3_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%val2 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_0_load, i16 %reg_file_3_1_load, i1 %trunc_ln139" [sscale-max-sharing/src/correlation.cpp:140]   --->   Operation 43 'mux' 'val2' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.72>
ST_3 : Operation 44 [1/2] (4.72ns)   --->   "%val1 = hmul i16 %reg_file_0_0_load_read, i16 %tmp" [sscale-max-sharing/src/correlation.cpp:139]   --->   Operation 44 'hmul' 'val1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.90>
ST_4 : Operation 45 [2/2] (5.90ns)   --->   "%add = hadd i16 %val1, i16 %val2" [sscale-max-sharing/src/correlation.cpp:141]   --->   Operation 45 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [sscale-max-sharing/src/correlation.cpp:131]   --->   Operation 46 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/2] (5.90ns)   --->   "%add = hadd i16 %val1, i16 %val2" [sscale-max-sharing/src/correlation.cpp:141]   --->   Operation 47 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %trunc_ln139, void %arrayidx622.case.0, void %arrayidx622.case.1" [sscale-max-sharing/src/correlation.cpp:141]   --->   Operation 48 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.23ns)   --->   "%store_ln141 = store i16 %add, i11 %reg_file_2_0_addr" [sscale-max-sharing/src/correlation.cpp:141]   --->   Operation 49 'store' 'store_ln141' <Predicate = (!trunc_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln141 = br void %fpga_resource_limit_hint.for.inc.2_end" [sscale-max-sharing/src/correlation.cpp:141]   --->   Operation 50 'br' 'br_ln141' <Predicate = (!trunc_ln139)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.23ns)   --->   "%store_ln141 = store i16 %add, i11 %reg_file_2_1_addr" [sscale-max-sharing/src/correlation.cpp:141]   --->   Operation 51 'store' 'store_ln141' <Predicate = (trunc_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln141 = br void %fpga_resource_limit_hint.for.inc.2_end" [sscale-max-sharing/src/correlation.cpp:141]   --->   Operation 52 'br' 'br_ln141' <Predicate = (trunc_ln139)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specresourcelimit_ln142 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_13, void @empty_6, void @empty_6, void @empty_6" [sscale-max-sharing/src/correlation.cpp:142]   --->   Operation 53 'specresourcelimit' 'specresourcelimit_ln142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin1" [sscale-max-sharing/src/correlation.cpp:142]   --->   Operation 54 'specregionend' 'rend2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specresourcelimit_ln142 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_8, void @empty_6, void @empty_6, void @empty_6" [sscale-max-sharing/src/correlation.cpp:142]   --->   Operation 55 'specresourcelimit' 'specresourcelimit_ln142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin" [sscale-max-sharing/src/correlation.cpp:142]   --->   Operation 56 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln135 = store i7 %add_ln135, i7 %j" [sscale-max-sharing/src/correlation.cpp:135]   --->   Operation 57 'store' 'store_ln135' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln135 = br void %for.inc" [sscale-max-sharing/src/correlation.cpp:135]   --->   Operation 58 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reg_file_0_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_file_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 011111]
reg_file_0_0_load_read  (read             ) [ 001100]
i_read                  (read             ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
store_ln0               (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
j_7                     (load             ) [ 000000]
specpipeline_ln0        (specpipeline     ) [ 000000]
icmp_ln135              (icmp             ) [ 010000]
empty                   (speclooptripcount) [ 000000]
add_ln135               (add              ) [ 001111]
br_ln135                (br               ) [ 000000]
rbegin                  (specregionbegin  ) [ 001111]
rbegin1                 (specregionbegin  ) [ 001111]
lshr_ln                 (partselect       ) [ 000000]
add_ln                  (bitconcatenate   ) [ 000000]
zext_ln139              (zext             ) [ 000000]
reg_file_2_0_addr       (getelementptr    ) [ 001111]
reg_file_2_1_addr       (getelementptr    ) [ 001111]
trunc_ln139             (trunc            ) [ 001111]
reg_file_3_0_addr       (getelementptr    ) [ 001000]
reg_file_3_1_addr       (getelementptr    ) [ 001000]
reg_file_2_0_load       (load             ) [ 000000]
reg_file_2_1_load       (load             ) [ 000000]
tmp                     (mux              ) [ 000100]
reg_file_3_0_load       (load             ) [ 000000]
reg_file_3_1_load       (load             ) [ 000000]
val2                    (mux              ) [ 000111]
val1                    (hmul             ) [ 000011]
specloopname_ln131      (specloopname     ) [ 000000]
add                     (hadd             ) [ 000000]
br_ln141                (br               ) [ 000000]
store_ln141             (store            ) [ 000000]
br_ln141                (br               ) [ 000000]
store_ln141             (store            ) [ 000000]
br_ln141                (br               ) [ 000000]
specresourcelimit_ln142 (specresourcelimit) [ 000000]
rend2                   (specregionend    ) [ 000000]
specresourcelimit_ln142 (specresourcelimit) [ 000000]
rend                    (specregionend    ) [ 000000]
store_ln135             (store            ) [ 000000]
br_ln135                (br               ) [ 000000]
ret_ln0                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_0_0_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_file_3_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reg_file_3_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.half"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f16.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="j_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="reg_file_0_0_load_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_file_0_0_load_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="0"/>
<pin id="89" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="reg_file_2_0_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="11" slack="0"/>
<pin id="96" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="reg_file_2_1_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="11" slack="0"/>
<pin id="103" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_2_0_load/1 store_ln141/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_2_1_load/1 store_ln141/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="reg_file_3_0_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_0_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="reg_file_3_1_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="11" slack="0"/>
<pin id="129" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_1_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_3_0_load/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_3_1_load/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="1"/>
<pin id="151" dir="0" index="1" bw="16" slack="2"/>
<pin id="152" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="add/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="1"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="val1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="7" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="j_7_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_7/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln135_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="7" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln135_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="lshr_ln_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="7" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="0" index="3" bw="4" slack="0"/>
<pin id="194" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="0"/>
<pin id="201" dir="0" index="1" bw="6" slack="0"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln139_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln139_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln139/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="0" index="2" bw="16" slack="0"/>
<pin id="223" dir="0" index="3" bw="1" slack="1"/>
<pin id="224" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="val2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="0"/>
<pin id="232" dir="0" index="2" bw="16" slack="0"/>
<pin id="233" dir="0" index="3" bw="1" slack="1"/>
<pin id="234" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="val2/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln135_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="4"/>
<pin id="240" dir="0" index="1" bw="7" slack="4"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/5 "/>
</bind>
</comp>

<comp id="242" class="1005" name="j_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="249" class="1005" name="reg_file_0_0_load_read_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="1"/>
<pin id="251" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_0_0_load_read "/>
</bind>
</comp>

<comp id="257" class="1005" name="add_ln135_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="4"/>
<pin id="259" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="add_ln135 "/>
</bind>
</comp>

<comp id="262" class="1005" name="reg_file_2_0_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="1"/>
<pin id="264" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="reg_file_2_1_addr_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="1"/>
<pin id="269" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_addr "/>
</bind>
</comp>

<comp id="272" class="1005" name="trunc_ln139_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln139 "/>
</bind>
</comp>

<comp id="278" class="1005" name="reg_file_3_0_addr_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="1"/>
<pin id="280" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_3_0_addr "/>
</bind>
</comp>

<comp id="283" class="1005" name="reg_file_3_1_addr_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="1"/>
<pin id="285" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_3_1_addr "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="1"/>
<pin id="290" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="293" class="1005" name="val2_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="2"/>
<pin id="295" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="val2 "/>
</bind>
</comp>

<comp id="298" class="1005" name="val1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="1"/>
<pin id="300" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="56" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="56" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="92" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="99" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="56" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="118" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="125" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="144" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="154"><net_src comp="144" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="174" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="174" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="52" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="86" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="189" pin="4"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="218"><net_src comp="174" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="58" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="106" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="112" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="219" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="235"><net_src comp="58" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="132" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="138" pin="3"/><net_sink comp="229" pin=2"/></net>

<net id="245"><net_src comp="76" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="252"><net_src comp="80" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="260"><net_src comp="183" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="265"><net_src comp="92" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="270"><net_src comp="99" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="275"><net_src comp="215" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="219" pin=3"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="229" pin=3"/></net>

<net id="281"><net_src comp="118" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="286"><net_src comp="125" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="291"><net_src comp="219" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="296"><net_src comp="229" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="301"><net_src comp="158" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="144" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_2_0 | {5 }
	Port: reg_file_2_1 | {5 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_135_2 : i | {1 }
	Port: compute_Pipeline_VITIS_LOOP_135_2 : reg_file_2_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_135_2 : reg_file_2_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_135_2 : reg_file_0_0_load | {1 }
	Port: compute_Pipeline_VITIS_LOOP_135_2 : reg_file_3_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_135_2 : reg_file_3_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_7 : 1
		icmp_ln135 : 2
		add_ln135 : 2
		br_ln135 : 3
		lshr_ln : 2
		add_ln : 3
		zext_ln139 : 4
		reg_file_2_0_addr : 5
		reg_file_2_1_addr : 5
		trunc_ln139 : 2
		reg_file_2_0_load : 6
		reg_file_2_1_load : 6
		reg_file_3_0_addr : 5
		reg_file_3_1_addr : 5
		reg_file_3_0_load : 6
		reg_file_3_1_load : 6
	State 2
		tmp : 1
		val1 : 2
		val2 : 1
	State 3
	State 4
	State 5
		store_ln141 : 1
		store_ln141 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   hadd   |             grp_fu_144            |    2    |    94   |   113   |
|----------|-----------------------------------|---------|---------|---------|
|   hmul   |             grp_fu_158            |    2    |    64   |    34   |
|----------|-----------------------------------|---------|---------|---------|
|    mux   |             tmp_fu_219            |    0    |    0    |    9    |
|          |            val2_fu_229            |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|
|    add   |          add_ln135_fu_183         |    0    |    0    |    14   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln135_fu_177         |    0    |    0    |    10   |
|----------|-----------------------------------|---------|---------|---------|
|   read   | reg_file_0_0_load_read_read_fu_80 |    0    |    0    |    0    |
|          |         i_read_read_fu_86         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|           lshr_ln_fu_189          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|           add_ln_fu_199           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   zext   |         zext_ln139_fu_207         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln139_fu_215        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    4    |   158   |   189   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln135_reg_257      |    7   |
|           j_reg_242          |    7   |
|reg_file_0_0_load_read_reg_249|   16   |
|   reg_file_2_0_addr_reg_262  |   11   |
|   reg_file_2_1_addr_reg_267  |   11   |
|   reg_file_3_0_addr_reg_278  |   11   |
|   reg_file_3_1_addr_reg_283  |   11   |
|          tmp_reg_288         |   16   |
|      trunc_ln139_reg_272     |    1   |
|         val1_reg_298         |   16   |
|         val2_reg_293         |   16   |
+------------------------------+--------+
|             Total            |   123  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_106 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_112 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_132 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_138 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_158    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   120  ||  2.135  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   158  |   189  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   123  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    2   |   281  |   234  |
+-----------+--------+--------+--------+--------+
