
---------- Begin Simulation Statistics ----------
final_tick                                  127469979                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 281885                       # Simulator instruction rate (inst/s)
host_mem_usage                                 667672                       # Number of bytes of host memory used
host_op_rate                                   322679                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.20                       # Real time elapsed on the host
host_tick_rate                               30319772                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1185066                       # Number of instructions simulated
sim_ops                                       1356598                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000127                       # Number of seconds simulated
sim_ticks                                   127469979                       # Number of ticks simulated
system.cpu.committedInsts                     1185066                       # Number of instructions committed
system.cpu.committedOps                       1356598                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.707359                       # CPI: cycles per instruction
system.cpu.discardedOps                         17517                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                          649049                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.585700                       # IPC: instructions per cycle
system.cpu.numCycles                          2023333                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  930541     68.59%     68.59% # Class of committed instruction
system.cpu.op_class_0::IntMult                  18349      1.35%     69.95% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               14      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.95% # Class of committed instruction
system.cpu.op_class_0::MemRead                 242562     17.88%     87.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165132     12.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1356598                       # Class of committed instruction
system.cpu.tickCycles                         1374284                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           866                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1044                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  248380                       # Number of BP lookups
system.cpu.branchPred.condPredicted            176105                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               830                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               103902                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  102970                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.103001                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   17408                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22154                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              12001                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10153                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           84                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data       384699                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           384699                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       384722                       # number of overall hits
system.cpu.dcache.overall_hits::total          384722                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          789                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            789                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          796                       # number of overall misses
system.cpu.dcache.overall_misses::total           796                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     41183919                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41183919                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     41183919                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41183919                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       385488                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       385488                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       385518                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       385518                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002047                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002065                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002065                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52197.615970                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52197.615970                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51738.591709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51738.591709                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.dcache.writebacks::total                 5                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          307                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          307                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          482                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          482                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          488                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          488                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27981387                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27981387                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28374948                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28374948                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001250                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001250                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001266                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001266                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58052.670124                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58052.670124                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58145.385246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58145.385246                       # average overall mshr miss latency
system.cpu.dcache.replacements                     13                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       230352                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          230352                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6162912                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6162912                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       230461                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       230461                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56540.477064                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56540.477064                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5804568                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5804568                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56355.029126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56355.029126                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       154347                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         154347                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35021007                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35021007                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       155027                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       155027                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51501.480882                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51501.480882                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          301                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          301                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          379                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          379                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22176819                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22176819                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002445                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002445                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58514.034301                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58514.034301                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.233333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.233333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       393561                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       393561                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 65593.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 65593.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2018                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2018                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       132741                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       132741                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000990                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000990                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 66370.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66370.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       132489                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       132489                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000990                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000990                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 66244.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66244.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2020                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2020                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    127469979                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           356.908296                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              389250                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               490                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            794.387755                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            146349                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   356.908296                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.348543                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.348543                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          296                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.465820                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            779606                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           779606                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    127469979                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    127469979                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    127469979                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions              701172                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions             176184                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions             78327                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst       377609                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           377609                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       377609                       # number of overall hits
system.cpu.icache.overall_hits::total          377609                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          428                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            428                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          428                       # number of overall misses
system.cpu.icache.overall_misses::total           428                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23107707                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23107707                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23107707                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23107707                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       378037                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       378037                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       378037                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       378037                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001132                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001132                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001132                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001132                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53989.969626                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53989.969626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53989.969626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53989.969626                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          113                       # number of writebacks
system.cpu.icache.writebacks::total               113                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          428                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          428                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          428                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          428                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23053905                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23053905                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23053905                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23053905                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001132                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001132                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001132                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001132                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53864.264019                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53864.264019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53864.264019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53864.264019                       # average overall mshr miss latency
system.cpu.icache.replacements                    113                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       377609                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          377609                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          428                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           428                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23107707                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23107707                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       378037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       378037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001132                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001132                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53989.969626                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53989.969626                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          428                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          428                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23053905                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23053905                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53864.264019                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53864.264019                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    127469979                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           267.293147                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              378036                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               427                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            885.330211                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             78372                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   267.293147                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.522057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.522057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          314                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            756501                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           756501                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    127469979                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    127469979                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    127469979                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    127469979                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts               1185066                       # Number of Instructions committed
system.cpu.thread17522.numOps                 1356598                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                        63                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   16                       # number of demand (read+write) hits
system.l2.demand_hits::total                       49                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  33                       # number of overall hits
system.l2.overall_hits::.cpu.data                  16                       # number of overall hits
system.l2.overall_hits::total                      49                       # number of overall hits
system.l2.demand_misses::.cpu.inst                395                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                474                       # number of demand (read+write) misses
system.l2.demand_misses::total                    869                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               395                       # number of overall misses
system.l2.overall_misses::.cpu.data               474                       # number of overall misses
system.l2.overall_misses::total                   869                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     22929543                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     28384965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         51314508                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     22929543                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     28384965                       # number of overall miss cycles
system.l2.overall_miss_latency::total        51314508                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              428                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              490                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  918                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             428                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             490                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 918                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.922897                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.967347                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.946623                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.922897                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.967347                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.946623                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 58049.475949                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 59883.892405                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59050.066743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 58049.475949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 59883.892405                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59050.066743                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               866                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              866                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     22416122                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     27676128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     50092250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     22416122                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     27676128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     50092250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.920561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.963265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.943355                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.920561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.963265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.943355                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 56893.710660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 58635.864407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 57843.244804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 56893.710660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 58635.864407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 57843.244804                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            5                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                5                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            5                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            5                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          103                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              103                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          103                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          103                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             379                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 379                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     22104999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      22104999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 58324.535620                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 58324.535620                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          379                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            379                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     21615365                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     21615365                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 57032.625330                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 57032.625330                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     22929543                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22929543                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          428                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            428                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.922897                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.922897                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 58049.475949                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 58049.475949                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          394                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          394                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     22416122                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22416122                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.920561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.920561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 56893.710660                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 56893.710660                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           95                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              95                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6279966                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6279966                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.855856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.855856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 66104.905263                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 66104.905263                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           93                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           93                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6060763                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6060763                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.837838                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.837838                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65169.494624                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65169.494624                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    127469979                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   658.180841                       # Cycle average of tags in use
system.l2.tags.total_refs                        1030                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       866                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.189376                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       308.897688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       349.283153                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.009427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020086                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           866                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          541                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.026428                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      9130                       # Number of tag accesses
system.l2.tags.data_accesses                     9130                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    127469979                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000560538                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1754                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         866                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       866                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   866                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   55424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    434.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     127414539                       # Total gap between requests
system.mem_ctrls.avgGap                     147129.95                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        30208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 197819127.278588473797                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 236981289.531710058451                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          394                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          472                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst      9639686                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     12523106                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24466.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26532.00                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        25216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        30208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         55424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        25216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        25216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          394                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          472                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            866                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    197819127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    236981290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        434800417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    197819127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    197819127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    197819127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    236981290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       434800417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  866                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           51                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           23                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           43                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           47                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           56                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           47                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           95                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 5925292                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               4330000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           22162792                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6842.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25592.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 715                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          143                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   377.286713                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   241.943732                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   345.879765                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           29     20.28%     20.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           40     27.97%     48.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           26     18.18%     66.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            5      3.50%     69.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            9      6.29%     76.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            4      2.80%     79.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            5      3.50%     82.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      1.40%     83.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           23     16.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          143                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 55424                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              434.800417                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.40                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    127469979                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          335580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          163185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        1977780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9834240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     19687800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     32369280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      64367865                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   504.964898                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     83947901                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      4160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     39362078                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          742560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        4205460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9834240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     42838350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     12874080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      70874190                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   556.006917                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     33029749                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      4160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     90280230                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    127469979                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                487                       # Transaction distribution
system.membus.trans_dist::ReadExReq               379                       # Transaction distribution
system.membus.trans_dist::ReadExResp              379                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           487                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1732                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1732                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        55424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   55424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               866                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     866    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 866                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    127469979                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1278555                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4583247                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               538                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          113                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              379                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             379                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           428                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          111                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          968                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          993                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1961                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        34560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        31680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  66240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              918                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031590                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.175002                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    889     96.84%     96.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     29      3.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                918                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    127469979                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy              80640                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             80765                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy             92734                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
