git clone --depth 1 --no-tags https://github.com/LoganFun/CPU-Digitial-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734418353
git clone --depth 1 --no-tags https://github.com/rempmarian/Pipeline-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736330109
git clone --depth 1 --no-tags https://github.com/jqkh/robot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733936241
git clone --depth 1 --no-tags https://github.com/Poker-sang/cpupro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738447765
git clone --depth 1 --no-tags https://github.com/MohsinTaj/RiscVSingleCycleWithMemoryMapped-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739121591
git clone --depth 1 --no-tags https://github.com/Frankd35/matmul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733538589
git clone --depth 1 --no-tags https://github.com/Meee-31/cirno9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737178431
git clone --depth 1 --no-tags https://github.com/RajuNITK/FPGA-based-Morse-Code-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738640677
git clone --depth 1 --no-tags https://github.com/KaushikVempati/Serial_Protocols.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733810975
git clone --depth 1 --no-tags https://github.com/KonstantinBee/Floating-point-arithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734999804
git clone --depth 1 --no-tags https://github.com/syedfahdali/SAP-1-Implementation-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734701196
git clone --depth 1 --no-tags https://github.com/clareFlork/FPGAprojects111321076.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738059162
git clone --depth 1 --no-tags https://github.com/akshatsabavat/Gaussian-Image-Blur-using-system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732865305
git clone --depth 1 --no-tags https://github.com/30N6/pluto_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734884198
git clone --depth 1 --no-tags https://github.com/jeceljr/SoftCoreCompare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733101424
git clone --depth 1 --no-tags https://github.com/GeeK21235/fsm_proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738564999
git clone --depth 1 --no-tags https://github.com/ashishtummuri/Quantum-Computer-Emulator-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734463906
git clone --depth 1 --no-tags https://github.com/sarakady/NOC-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738533246
git clone --depth 1 --no-tags https://github.com/WangHelin123/MIPS32-5pip-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736928670
git clone --depth 1 --no-tags https://github.com/Aliasgharshinwari/SAP1_In_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738051787
git clone --depth 1 --no-tags https://github.com/ZeroMips/floppy-fun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735034598
git clone --depth 1 --no-tags https://github.com/mapkkkk/hust-cse-crypto-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739250094
git clone --depth 1 --no-tags https://github.com/David810209/Dlab-FinalProject-PickachuVolleyball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732997094
git clone --depth 1 --no-tags https://github.com/ispras/sv-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736588500
git clone --depth 1 --no-tags https://github.com/MAraragi/VerilogProcessorDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737536484
git clone --depth 1 --no-tags https://github.com/ryfu2/Verilog-Chess-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737876372
git clone --depth 1 --no-tags https://github.com/Yun-YeoJun/ICE2011.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732659524
git clone --depth 1 --no-tags https://github.com/DavidVentura/the-web.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734827393
git clone --depth 1 --no-tags https://github.com/khoing0810/fpga-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733658274
git clone --depth 1 --no-tags https://github.com/iChenwei/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737220016
git clone --depth 1 --no-tags https://github.com/Aaron-Belay/Dodger-The-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736016738
git clone --depth 1 --no-tags https://github.com/GeeK21235/single-cycle-riscv-32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738056468
git clone --depth 1 --no-tags https://github.com/stefanfaur/fdt16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739467251
git clone --depth 1 --no-tags https://github.com/TZH119/PLL_ADC_USB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733884132
git clone --depth 1 --no-tags https://github.com/TahaKeremEris/FB_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737864344
git clone --depth 1 --no-tags https://github.com/kunal-lx/RISCV-HDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735344321
git clone --depth 1 --no-tags https://github.com/robertomeroni/processorArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734468462
git clone --depth 1 --no-tags https://github.com/Lovmy/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739276292
git clone --depth 1 --no-tags https://github.com/SasanquaProject/Core-IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736037207
git clone --depth 1 --no-tags https://github.com/SkyXJW/coe_synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735580976
git clone --depth 1 --no-tags https://github.com/momoisgoodforhealth/MIPS_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732581183
git clone --depth 1 --no-tags https://github.com/Rachu7224/rach.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732584139
git clone --depth 1 --no-tags https://github.com/KINGFIOX/DIgiLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733392812
git clone --depth 1 --no-tags https://github.com/ritvikmanda03/FPGA-Tank-Shooter-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733362402
git clone --depth 1 --no-tags https://github.com/mohamedhazem511/async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733610301
git clone --depth 1 --no-tags https://github.com/PolashDeb/Design-and-implementation-of-sorting-algorithms-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734254857
git clone --depth 1 --no-tags https://github.com/NicoRathmayr/Digitaler-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732940096
git clone --depth 1 --no-tags https://github.com/zzz332choi/digital_logic_circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734703419
git clone --depth 1 --no-tags https://github.com/Satvik3799/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734477804
git clone --depth 1 --no-tags https://github.com/Zameo08/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734736637
git clone --depth 1 --no-tags https://github.com/Zameo08/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734751536
git clone --depth 1 --no-tags https://github.com/josedelarosados/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734865787
git clone --depth 1 --no-tags https://github.com/lilxkush/digital-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735270277
git clone --depth 1 --no-tags https://github.com/Amaryllis-YJY/CSC3050.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735313158
git clone --depth 1 --no-tags https://github.com/Tony-TTran/Hang_Man_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734529891
git clone --depth 1 --no-tags https://github.com/ASOKAN-MAXVY/asokan-AND-gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736171803
git clone --depth 1 --no-tags https://github.com/Ckdylon/PBL-CD-2-Problema.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736480025
git clone --depth 1 --no-tags https://github.com/B10902046/CA2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736903083
git clone --depth 1 --no-tags https://github.com/parangatm/LFSR-Associative-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736607707
git clone --depth 1 --no-tags https://github.com/dav3floyd/HDLBits-Problems-Set.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737422011
git clone --depth 1 --no-tags https://github.com/richardtan10176/16bit_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737634263
git clone --depth 1 --no-tags https://github.com/Ashish-Chokhani/Pipelined-Processor-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737632392
git clone --depth 1 --no-tags https://github.com/kate-omi/MathAlarmClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737945959
git clone --depth 1 --no-tags https://github.com/bonanyan/embark-rv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737823255
git clone --depth 1 --no-tags https://github.com/Zharasbek/3bit_binary-gray_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738125882
git clone --depth 1 --no-tags https://github.com/varunposimsetty/Full_Adder_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738125616
git clone --depth 1 --no-tags https://github.com/laylamohsen/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738625306
git clone --depth 1 --no-tags https://github.com/artecs-group/transpad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739461471
git clone --depth 1 --no-tags https://github.com/Rossetas/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733739264
git clone --depth 1 --no-tags https://github.com/Retr0r0cket/OVERTURE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739187998
git clone --depth 1 --no-tags https://github.com/rishabh4749/Slow_Decade_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738460954
git clone --depth 1 --no-tags https://github.com/aviel207/Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733006976
git clone --depth 1 --no-tags https://github.com/zhangxm99/InstructionFetch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733747763
git clone --depth 1 --no-tags https://github.com/jason890317/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732681090
git clone --depth 1 --no-tags https://github.com/prayogak/NodeCloud.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736651029
git clone --depth 1 --no-tags https://github.com/pavan-deretard/First-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737176958
git clone --depth 1 --no-tags https://github.com/Chaoyang2007/rs_dec_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738583196
git clone --depth 1 --no-tags https://github.com/AjinkyaMore07/G13_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735295248
git clone --depth 1 --no-tags https://github.com/Basilkhowaja/RISC-V-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735088246
git clone --depth 1 --no-tags https://github.com/liuutin9/Green_Cube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733559769
git clone --depth 1 --no-tags https://github.com/little612pea/FPGA-MAZE-2023DD-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733385005
git clone --depth 1 --no-tags https://github.com/afasolino28/Test_23.12.19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733565359
git clone --depth 1 --no-tags https://github.com/RamChockalingam/16-Point-FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736116599
git clone --depth 1 --no-tags https://github.com/coqzieiro/Central-Process-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737548586
git clone --depth 1 --no-tags https://github.com/DuRuofu/HDLBits_Practies.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739188548
git clone --depth 1 --no-tags https://github.com/matztron/easy_PAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733199066
git clone --depth 1 --no-tags https://github.com/Pangisa/ECE287_finale_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733096557
git clone --depth 1 --no-tags https://github.com/SANGESH007/Cyclone_III-fpga-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735209678
git clone --depth 1 --no-tags https://github.com/dkargus/RGB2YCbCr_alt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735797176
git clone --depth 1 --no-tags https://github.com/Shwetakr08/RTL_CODING_100DAY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733402873
git clone --depth 1 --no-tags https://github.com/lianyuanbo/-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733968702
git clone --depth 1 --no-tags https://github.com/Winter021/ECN_104-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735113955
git clone --depth 1 --no-tags https://github.com/xiaoshecode/uartspi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733414273
git clone --depth 1 --no-tags https://github.com/matty2048/TriangleConcreteMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736060068
git clone --depth 1 --no-tags https://github.com/Manikanta-1723/Router_1x3-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735917341
git clone --depth 1 --no-tags https://github.com/ayushiitk23/Alarm-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736177751
git clone --depth 1 --no-tags https://github.com/B-Ak-shay/100-DAYS-OF-RTL-Verilog-HDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736675595
git clone --depth 1 --no-tags https://github.com/JianuoZhu/dlproj2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732586652
git clone --depth 1 --no-tags https://github.com/Mustafasohail7/single_cycle_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736713305
git clone --depth 1 --no-tags https://github.com/Strivekaudani/CDC-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736764026
git clone --depth 1 --no-tags https://github.com/padhu125/Four-Function-8-bit-Calculator-unit-implement-on-the-DE10-Lite-KeyPad-HexBoard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737158699
git clone --depth 1 --no-tags https://github.com/ZhiyingZh/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737825569
git clone --depth 1 --no-tags https://github.com/jaewonlee16/Vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737495779
git clone --depth 1 --no-tags https://github.com/ZeddBao/temp_ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738155450
git clone --depth 1 --no-tags https://github.com/EricWu1213/FPGA_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737664751
git clone --depth 1 --no-tags https://github.com/vakeesank99/Image_processing_on_ZYNQ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738789074
git clone --depth 1 --no-tags https://github.com/Awe1123/EDA_experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734194153
git clone --depth 1 --no-tags https://github.com/prayogak/VPNBuildEdu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736640737
git clone --depth 1 --no-tags https://github.com/Rahul-Cheruku/Verilog-Calculator-ASCII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737915116
git clone --depth 1 --no-tags https://github.com/Qglddd111/ECE755_gnn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732621265
git clone --depth 1 --no-tags https://github.com/elkw/EECS_251LA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732807921
git clone --depth 1 --no-tags https://github.com/ASIFMUHAMMED756/Waveform-Generator-in-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732877280
git clone --depth 1 --no-tags https://github.com/50049/Dlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732876488
git clone --depth 1 --no-tags https://github.com/AlaaTaha32/Overlapping-Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732847498
git clone --depth 1 --no-tags https://github.com/chinafpga/litedram_p2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734140077
git clone --depth 1 --no-tags https://github.com/YerraBhaskaraVaraPrasad/First_in_First_out.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734951780
git clone --depth 1 --no-tags https://github.com/YoussefNasser11/Clock-Divider-by-PI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734581496
git clone --depth 1 --no-tags https://github.com/philam2001/RISC_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734914402
git clone --depth 1 --no-tags https://github.com/JVIiracLe/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736343382
git clone --depth 1 --no-tags https://github.com/Linkyed/PBL2-CIRCUITOS-DIGITAIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736459339
git clone --depth 1 --no-tags https://github.com/seankooo/VLSI-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736514967
git clone --depth 1 --no-tags https://github.com/vyom-elan/Caravel_User_Project_Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736361094
git clone --depth 1 --no-tags https://github.com/Tiru373/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737040276
git clone --depth 1 --no-tags https://github.com/zevv/cic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736737316
git clone --depth 1 --no-tags https://github.com/el21ycl/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737036252
git clone --depth 1 --no-tags https://github.com/PythonLinks/Z80Class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737796300
git clone --depth 1 --no-tags https://github.com/aroig1/Pipelined_Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737917575
git clone --depth 1 --no-tags https://github.com/pinchihuang/shooting-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737477219
git clone --depth 1 --no-tags https://github.com/AhsanM71/Combination-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738240999
git clone --depth 1 --no-tags https://github.com/akshayrao9708/reduced_restoring_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738264428
git clone --depth 1 --no-tags https://github.com/Potassium-chromate/Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736488654
git clone --depth 1 --no-tags https://github.com/emma16163/extra_labD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738542183
git clone --depth 1 --no-tags https://github.com/TsingPig/SingleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738753554
git clone --depth 1 --no-tags https://github.com/jmstein7/MPL_Data_Collector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738998737
git clone --depth 1 --no-tags https://github.com/thanhbien0402/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738854072
git clone --depth 1 --no-tags https://github.com/wxxcl0825/DinoGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736593257
git clone --depth 1 --no-tags https://github.com/Mixih/NAIL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735440061
git clone --depth 1 --no-tags https://github.com/PadmayyagariMayavathi/100-Days-Challenge-RTL-Programming-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736140890
git clone --depth 1 --no-tags https://github.com/rishabh4749/JKFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737695970
git clone --depth 1 --no-tags https://github.com/rishabh4749/Decade_Counter_Reset1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737472395
git clone --depth 1 --no-tags https://github.com/BAJANTRISIVA/-30daysofverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736506659
git clone --depth 1 --no-tags https://github.com/Landom3562/Single-cycle_MIPS_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736050604
git clone --depth 1 --no-tags https://github.com/jnaraujo/tec498_2023_2_projeto_03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732572213
git clone --depth 1 --no-tags https://github.com/xjh2000/craft_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735324138
git clone --depth 1 --no-tags https://github.com/ChrisJH95/verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738252573
git clone --depth 1 --no-tags https://github.com/billauer/smartzynq-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739088774
git clone --depth 1 --no-tags https://github.com/PierreBB2002/Multi-cycle-MIPS-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739029960
git clone --depth 1 --no-tags https://github.com/kwhr0/fz80.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734170786
git clone --depth 1 --no-tags https://github.com/ZakWillCode/MultiSIKEles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732790130
git clone --depth 1 --no-tags https://github.com/quangnm4202/non_stop_ETC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732556694
git clone --depth 1 --no-tags https://github.com/alb-x-n/Verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732593221
git clone --depth 1 --no-tags https://github.com/DomnikBrandstetter/JKU_Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732942413
git clone --depth 1 --no-tags https://github.com/guepernt/ADD_Demos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733700149
git clone --depth 1 --no-tags https://github.com/userVincent/AXI_REG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735119433
git clone --depth 1 --no-tags https://github.com/userVincent/KM-DFX_RP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735130619
git clone --depth 1 --no-tags https://github.com/ibanespm/ALU-32BITS-ARM-IMPLEMTENTATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735432079
git clone --depth 1 --no-tags https://github.com/Yuru-0630/Logic-Design-and-Laboratory-Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735337538
git clone --depth 1 --no-tags https://github.com/Rahma-Aly/DSP-Slice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735896060
git clone --depth 1 --no-tags https://github.com/maxeg291/DZ_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735519834
git clone --depth 1 --no-tags https://github.com/panigantiTarun/Implementation-of-Single-Cycle-MIPS-Processor-on-Nexys4-DDR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736111415
git clone --depth 1 --no-tags https://github.com/ASOKAN-MAXVY/8-BIT--ANALOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736140969
git clone --depth 1 --no-tags https://github.com/nenadstoisavljevic/verilog-piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736015344
git clone --depth 1 --no-tags https://github.com/sunhaolou/Hardware-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737665997
git clone --depth 1 --no-tags https://github.com/suga-vanam/tic-tac-toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738045611
git clone --depth 1 --no-tags https://github.com/Zharasbek/half_full_adder_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738135126
git clone --depth 1 --no-tags https://github.com/TranNguyenAnhKhoa/Square-root-algorithm-use-continous-assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738861499
git clone --depth 1 --no-tags https://github.com/LaiCharlie/NYCU-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738878972
git clone --depth 1 --no-tags https://github.com/DoyleBellamy/TOBB_ETU_Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738854357
git clone --depth 1 --no-tags https://github.com/Ignite2001/DOM_codev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738435138
git clone --depth 1 --no-tags https://github.com/IssacAmin/PIC-8259A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738290238
git clone --depth 1 --no-tags https://github.com/Cheng-yang0513/FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738455662
git clone --depth 1 --no-tags https://github.com/pouree/extra_labD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738529969
git clone --depth 1 --no-tags https://github.com/Onurkart/FB-CPU-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738522957
git clone --depth 1 --no-tags https://github.com/Azizburak2/FBU-CPU-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738714190
git clone --depth 1 --no-tags https://github.com/kchandrasek4/Pipelined_Proccesor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738695465
git clone --depth 1 --no-tags https://github.com/TonyHu2001s/UCAS-Advanced_DIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734570588
git clone --depth 1 --no-tags https://github.com/RanaMohamad21/8259-PIC-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734338473
git clone --depth 1 --no-tags https://github.com/JunnanLi/ThreeStage-Packet-Parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739474547
git clone --depth 1 --no-tags https://github.com/rishabh4749/Left_Right_Arithmetic_Shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737869231
git clone --depth 1 --no-tags https://github.com/rishabh4749/DFF_Synchronous_Reset_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736898834
