Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Fri Jul  3 04:36:21 2020
| Host             : ishiiPC11 running 64-bit major release  (build 9200)
| Command          : report_power -file TopLevel_power_routed.rpt -pb TopLevel_power_summary_routed.pb -rpx TopLevel_power_routed.rpx
| Design           : TopLevel
| Device           : xc7a100tfgg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.738        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.638        |
| Device Static (W)        | 0.100        |
| Effective TJA (C/W)      | 2.6          |
| Max Ambient (C)          | 83.1         |
| Junction Temperature (C) | 26.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.168 |       20 |       --- |             --- |
| Slice Logic              |     0.069 |    54024 |       --- |             --- |
|   LUT as Logic           |     0.041 |    13548 |     63400 |           21.37 |
|   LUT as Distributed RAM |     0.016 |     4176 |     19000 |           21.98 |
|   Register               |     0.006 |    25109 |    126800 |           19.80 |
|   LUT as Shift Register  |     0.002 |      480 |     19000 |            2.53 |
|   F7/F8 Muxes            |     0.002 |     2405 |     63400 |            3.79 |
|   CARRY4                 |     0.001 |      797 |     15850 |            5.03 |
|   Others                 |     0.000 |     1850 |       --- |             --- |
| Signals                  |     0.110 |    34331 |       --- |             --- |
| Block RAM                |     0.015 |       29 |       135 |           21.48 |
| MMCM                     |     0.195 |        2 |         6 |           33.33 |
| I/O                      |     0.082 |      216 |       300 |           72.00 |
| Static Power             |     0.100 |          |           |                 |
| Total                    |     0.738 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.382 |       0.365 |      0.017 |
| Vccaux    |       1.800 |     0.127 |       0.109 |      0.018 |
| Vcco33    |       3.300 |     0.027 |       0.023 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------+-------------------------------------+-----------------+
| Clock         | Domain                              | Constraint (ns) |
+---------------+-------------------------------------+-----------------+
| CLK_125M      | ClockManager_0/MMCM_0/Clk125M       |             8.0 |
| CLK_250M_0    | ClockManager_0/MMCM_0/Clk250M_0     |             4.0 |
| CLK_250M_180  | ClockManager_0/MMCM_0/Clk250M_180   |             4.0 |
| CLK_250M_270  | ClockManager_0/MMCM_0/Clk250M_270   |             4.0 |
| CLK_250M_90   | ClockManager_0/MMCM_0/Clk250M_90    |             4.0 |
| CLK_25M       | ClockManager_0/MMCM_0/Clk25M        |            40.0 |
| CLK_3M        | ClockManager_0/Clk3M                |           333.3 |
| CLK_500M      | ClockManager_0/MMCM_0/Clk500M       |             2.0 |
| CLK_66M       | ClockManager_0/MMCM_0/Clk66M        |            15.0 |
| CLK_6M        | ClockManager_0/MMCM_0/Clk6M_0       |           166.7 |
| Clk25MCascade | ClockManager_0/MMCM_0/Clk25MCascade |            40.0 |
| ClkFbOut0     | ClockManager_0/MMCM_0/ClkFbOut0     |            20.0 |
| ClkFbOut1     | ClockManager_0/MMCM_0/ClkFbOut1     |            40.0 |
| ETH_RX_CLK    | ETH_RX_CLK                          |            40.0 |
| ETH_TX_CLK    | ETH_TX_CLK                          |            40.0 |
| EXTCLK50M     | EXTCLK50M                           |            20.0 |
+---------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------+-----------+
| Name                                            | Power (W) |
+-------------------------------------------------+-----------+
| TopLevel                                        |     0.638 |
|   ADC_0                                         |     0.004 |
|   ClockManager_0                                |     0.197 |
|     MMCM_0                                      |     0.197 |
|   GlobalSender_0                                |     0.003 |
|     SynchFIFO_0                                 |     0.003 |
|       DualPortRam_0                             |     0.003 |
|   MHTDC_0                                       |     0.242 |
|     MHTDC_Core_0                                |     0.238 |
|       MHTDC_Builder_Leading                     |     0.018 |
|       MHTDC_Builder_Trailing                    |     0.019 |
|     MHTDC_EventBuffer_Leading                   |     0.002 |
|     MHTDC_EventBuffer_Trailing                  |     0.002 |
|   SPI_FLASH_Programmer_0                        |     0.006 |
|     ReadBuf                                     |     0.003 |
|   Scaler_0                                      |     0.013 |
|     DoubleBuffer_0                              |     0.003 |
|       DualPortRam_1                             |     0.002 |
|   TriggerManager_0                              |     0.010 |
|     HoldExpander_0                              |     0.004 |
|       Delayer_0                                 |     0.004 |
|   TriggerWidth_0                                |     0.058 |
|     WidthAdjuster_GENERATE[0].Width_Adjuster_0  |     0.002 |
|     WidthAdjuster_GENERATE[0].Width_Adjuster_1  |     0.001 |
|     WidthAdjuster_GENERATE[11].Width_Adjuster_0 |     0.001 |
|     WidthAdjuster_GENERATE[13].Width_Adjuster_0 |     0.001 |
|     WidthAdjuster_GENERATE[13].Width_Adjuster_1 |     0.001 |
|     WidthAdjuster_GENERATE[17].Width_Adjuster_0 |     0.001 |
|     WidthAdjuster_GENERATE[1].Width_Adjuster_0  |     0.001 |
|     WidthAdjuster_GENERATE[20].Width_Adjuster_0 |     0.001 |
|     WidthAdjuster_GENERATE[20].Width_Adjuster_1 |     0.001 |
|     WidthAdjuster_GENERATE[22].Width_Adjuster_0 |     0.001 |
|     WidthAdjuster_GENERATE[22].Width_Adjuster_1 |     0.003 |
|     WidthAdjuster_GENERATE[24].Width_Adjuster_1 |     0.002 |
|     WidthAdjuster_GENERATE[26].Width_Adjuster_1 |     0.002 |
|     WidthAdjuster_GENERATE[31].Width_Adjuster_1 |     0.002 |
|     WidthAdjuster_GENERATE[5].Width_Adjuster_0  |     0.001 |
|   WRAP_SiTCP_GMII_XC7A_32K_0                    |     0.012 |
|     SiTCP                                       |     0.011 |
+-------------------------------------------------+-----------+


