Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Dec  7 10:55:32 2016
| Host         : centennial.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file chip_interface_timing_summary_routed.rpt -rpx chip_interface_timing_summary_routed.rpx
| Design       : chip_interface
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 346 register/latch pins with no clock driven by root clock pin: count100_reg[0]/C (HIGH)

 There are 346 register/latch pins with no clock driven by root clock pin: count100_reg[1]/C (HIGH)

 There are 346 register/latch pins with no clock driven by root clock pin: count100_reg[2]/C (HIGH)

 There are 346 register/latch pins with no clock driven by root clock pin: count100_reg[3]/C (HIGH)

 There are 1059 register/latch pins with no clock driven by root clock pin: jtMod/uut/p1_reg/C (HIGH)

 There is 1 register/latch pin with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.538        0.000                      0                  268        0.111        0.000                      0                  268        3.000        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk_100              {0.000 5.000}      10.000          100.000         
  clk_feedback       {0.000 25.000}     50.000          20.000          
  zed_audio_clk_48M  {0.000 10.417}     20.833          48.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                    8.538        0.000                      0                    4        0.225        0.000                      0                    4        3.000        0.000                       0                    39  
  clk_feedback                                                                                                                                                        48.751        0.000                       0                     2  
  zed_audio_clk_48M       12.527        0.000                      0                  264        0.111        0.000                      0                  264        9.437        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        8.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.538ns  (required time - arrival time)
  Source:                 count100_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count100_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.805ns (53.020%)  route 0.713ns (46.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.653     5.415    clk_100_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count100_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.478     5.893 f  count100_reg[2]/Q
                         net (fo=5, routed)           0.713     6.607    count100_reg__0[2]
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.327     6.934 r  count100[0]_i_1/O
                         net (fo=1, routed)           0.000     6.934    p_0_in[0]
    SLICE_X50Y46         FDCE                                         r  count100_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.479    14.962    clk_100_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count100_reg[0]/C
                         clock pessimism              0.453    15.415    
                         clock uncertainty           -0.035    15.380    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.092    15.472    count100_reg[0]
  -------------------------------------------------------------------
                         required time                         15.472    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  8.538    

Slack (MET) :             8.563ns  (required time - arrival time)
  Source:                 count100_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count100_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.779ns (52.554%)  route 0.703ns (47.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.653     5.415    clk_100_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count100_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.478     5.893 f  count100_reg[2]/Q
                         net (fo=5, routed)           0.703     6.597    count100_reg__0[2]
    SLICE_X50Y46         LUT4 (Prop_lut4_I1_O)        0.301     6.898 r  count100[1]_i_1/O
                         net (fo=1, routed)           0.000     6.898    p_0_in[1]
    SLICE_X50Y46         FDCE                                         r  count100_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.479    14.962    clk_100_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count100_reg[1]/C
                         clock pessimism              0.453    15.415    
                         clock uncertainty           -0.035    15.380    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.081    15.461    count100_reg[1]
  -------------------------------------------------------------------
                         required time                         15.461    
                         arrival time                          -6.898    
  -------------------------------------------------------------------
                         slack                                  8.563    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 count100_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count100_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.807ns (53.433%)  route 0.703ns (46.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.653     5.415    clk_100_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count100_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.478     5.893 r  count100_reg[2]/Q
                         net (fo=5, routed)           0.703     6.597    count100_reg__0[2]
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.329     6.926 r  count100[2]_i_1/O
                         net (fo=1, routed)           0.000     6.926    p_0_in[2]
    SLICE_X50Y46         FDCE                                         r  count100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.479    14.962    clk_100_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count100_reg[2]/C
                         clock pessimism              0.453    15.415    
                         clock uncertainty           -0.035    15.380    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.118    15.498    count100_reg[2]
  -------------------------------------------------------------------
                         required time                         15.498    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.721ns  (required time - arrival time)
  Source:                 count100_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count100_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.642ns (48.549%)  route 0.680ns (51.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.653     5.415    clk_100_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  count100_reg[0]/Q
                         net (fo=5, routed)           0.680     6.614    count100_reg__0[0]
    SLICE_X50Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.738 r  count100[3]_i_1/O
                         net (fo=1, routed)           0.000     6.738    p_0_in[3]
    SLICE_X50Y46         FDCE                                         r  count100_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.479    14.962    clk_100_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count100_reg[3]/C
                         clock pessimism              0.453    15.415    
                         clock uncertainty           -0.035    15.380    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.079    15.459    count100_reg[3]
  -------------------------------------------------------------------
                         required time                         15.459    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  8.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 count100_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count100_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.556     1.503    clk_100_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count100_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  count100_reg[3]/Q
                         net (fo=5, routed)           0.137     1.804    count100_reg__0[3]
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.849 r  count100[3]_i_1/O
                         net (fo=1, routed)           0.000     1.849    p_0_in[3]
    SLICE_X50Y46         FDCE                                         r  count100_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.823     2.017    clk_100_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count100_reg[3]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.121     1.624    count100_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 count100_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count100_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.556     1.503    clk_100_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 f  count100_reg[0]/Q
                         net (fo=5, routed)           0.186     1.853    count100_reg__0[0]
    SLICE_X50Y46         LUT4 (Prop_lut4_I2_O)        0.043     1.896 r  count100[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    p_0_in[0]
    SLICE_X50Y46         FDCE                                         r  count100_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.823     2.017    clk_100_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count100_reg[0]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.133     1.636    count100_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count100_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count100_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.556     1.503    clk_100_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  count100_reg[0]/Q
                         net (fo=5, routed)           0.186     1.853    count100_reg__0[0]
    SLICE_X50Y46         LUT4 (Prop_lut4_I1_O)        0.043     1.896 r  count100[2]_i_1/O
                         net (fo=1, routed)           0.000     1.896    p_0_in[2]
    SLICE_X50Y46         FDCE                                         r  count100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.823     2.017    clk_100_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count100_reg[2]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.131     1.634    count100_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 count100_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count100_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.556     1.503    clk_100_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  count100_reg[0]/Q
                         net (fo=5, routed)           0.186     1.853    count100_reg__0[0]
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.898 r  count100[1]_i_1/O
                         net (fo=1, routed)           0.000     1.898    p_0_in[1]
    SLICE_X50Y46         FDCE                                         r  count100_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.823     2.017    clk_100_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count100_reg[1]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.121     1.624    count100_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    audHelp/BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clk_100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  audMod/i_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X20Y46     audMod/hphone_l_freeze_100_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X19Y45     audMod/hphone_l_freeze_100_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X19Y47     audMod/hphone_l_freeze_100_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X20Y46     audMod/hphone_l_freeze_100_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X21Y44     audMod/hphone_l_freeze_100_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X19Y44     audMod/hphone_l_freeze_100_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X21Y44     audMod/hphone_l_freeze_100_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  audMod/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audMod/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audMod/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y47     audMod/hphone_r_freeze_100_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y48     audMod/hphone_r_freeze_100_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y48     audMod/hphone_r_freeze_100_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y48     audMod/hphone_r_freeze_100_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y48     audMod/hphone_r_freeze_100_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X20Y46     audMod/hphone_l_freeze_100_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X20Y46     audMod/hphone_l_freeze_100_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y44     audMod/hphone_l_freeze_100_reg[14]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audMod/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audMod/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X20Y46     audMod/hphone_l_freeze_100_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y45     audMod/hphone_l_freeze_100_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X20Y46     audMod/hphone_l_freeze_100_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y44     audMod/hphone_l_freeze_100_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y44     audMod/hphone_l_freeze_100_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y44     audMod/hphone_l_freeze_100_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y45     audMod/hphone_l_freeze_100_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y45     audMod/hphone_l_freeze_100_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { audMod/i_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  audMod/i_clocking/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  audMod/i_clocking/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  audMod/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  audMod/i_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  zed_audio_clk_48M

Setup :            0  Failing Endpoints,  Worst Slack       12.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.527ns  (required time - arrival time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 3.326ns (44.085%)  route 4.219ns (55.915%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.568ns = ( 29.401 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.888 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.435    13.322    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.152    13.474 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4/O
                         net (fo=1, routed)           0.289    13.764    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.348    14.112 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_3/O
                         net (fo=6, routed)           0.833    14.944    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.068 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.161    15.229    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124    15.353 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.317    15.670    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.124    15.794 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          1.185    16.978    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X10Y10         FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.576    29.401    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y10         FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/C
                         clock pessimism              0.767    30.168    
                         clock uncertainty           -0.138    30.030    
    SLICE_X10Y10         FDRE (Setup_fdre_C_R)       -0.524    29.506    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]
  -------------------------------------------------------------------
                         required time                         29.506    
                         arrival time                         -16.978    
  -------------------------------------------------------------------
                         slack                                 12.527    

Slack (MET) :             12.527ns  (required time - arrival time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 3.326ns (44.085%)  route 4.219ns (55.915%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.568ns = ( 29.401 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.888 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.435    13.322    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.152    13.474 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4/O
                         net (fo=1, routed)           0.289    13.764    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.348    14.112 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_3/O
                         net (fo=6, routed)           0.833    14.944    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.068 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.161    15.229    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124    15.353 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.317    15.670    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.124    15.794 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          1.185    16.978    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X10Y10         FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.576    29.401    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y10         FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
                         clock pessimism              0.767    30.168    
                         clock uncertainty           -0.138    30.030    
    SLICE_X10Y10         FDRE (Setup_fdre_C_R)       -0.524    29.506    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         29.506    
                         arrival time                         -16.978    
  -------------------------------------------------------------------
                         slack                                 12.527    

Slack (MET) :             12.732ns  (required time - arrival time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 3.326ns (45.098%)  route 4.049ns (54.902%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.888 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.435    13.322    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.152    13.474 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4/O
                         net (fo=1, routed)           0.289    13.764    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.348    14.112 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_3/O
                         net (fo=6, routed)           0.833    14.944    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.068 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.161    15.229    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124    15.353 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.317    15.670    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.124    15.794 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          1.015    16.809    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y9           FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.524    29.541    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -16.809    
  -------------------------------------------------------------------
                         slack                                 12.732    

Slack (MET) :             12.732ns  (required time - arrival time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 3.326ns (45.098%)  route 4.049ns (54.902%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.888 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.435    13.322    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.152    13.474 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4/O
                         net (fo=1, routed)           0.289    13.764    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.348    14.112 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_3/O
                         net (fo=6, routed)           0.833    14.944    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.068 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.161    15.229    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124    15.353 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.317    15.670    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.124    15.794 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          1.015    16.809    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y9           FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.524    29.541    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -16.809    
  -------------------------------------------------------------------
                         slack                                 12.732    

Slack (MET) :             12.732ns  (required time - arrival time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 3.326ns (45.098%)  route 4.049ns (54.902%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.888 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.435    13.322    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.152    13.474 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4/O
                         net (fo=1, routed)           0.289    13.764    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.348    14.112 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_3/O
                         net (fo=6, routed)           0.833    14.944    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.068 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.161    15.229    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124    15.353 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.317    15.670    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.124    15.794 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          1.015    16.809    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y9           FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.524    29.541    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -16.809    
  -------------------------------------------------------------------
                         slack                                 12.732    

Slack (MET) :             12.732ns  (required time - arrival time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 3.326ns (45.098%)  route 4.049ns (54.902%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.888 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.435    13.322    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.152    13.474 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4/O
                         net (fo=1, routed)           0.289    13.764    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.348    14.112 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_3/O
                         net (fo=6, routed)           0.833    14.944    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.068 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.161    15.229    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124    15.353 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.317    15.670    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.124    15.794 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          1.015    16.809    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y9           FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.524    29.541    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -16.809    
  -------------------------------------------------------------------
                         slack                                 12.732    

Slack (MET) :             12.863ns  (required time - arrival time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 3.326ns (45.913%)  route 3.918ns (54.087%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.888 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.435    13.322    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.152    13.474 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4/O
                         net (fo=1, routed)           0.289    13.764    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.348    14.112 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_3/O
                         net (fo=6, routed)           0.833    14.944    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.068 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.161    15.229    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124    15.353 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.317    15.670    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.124    15.794 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          0.884    16.678    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y10          FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[8]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.524    29.541    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[8]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -16.678    
  -------------------------------------------------------------------
                         slack                                 12.863    

Slack (MET) :             12.863ns  (required time - arrival time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 3.326ns (45.913%)  route 3.918ns (54.087%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.888 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.435    13.322    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.152    13.474 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4/O
                         net (fo=1, routed)           0.289    13.764    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.348    14.112 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_3/O
                         net (fo=6, routed)           0.833    14.944    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.068 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.161    15.229    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124    15.353 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.317    15.670    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.124    15.794 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          0.884    16.678    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y10          FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.524    29.541    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[9]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -16.678    
  -------------------------------------------------------------------
                         slack                                 12.863    

Slack (MET) :             12.863ns  (required time - arrival time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 3.326ns (45.913%)  route 3.918ns (54.087%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.888 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.435    13.322    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.152    13.474 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4/O
                         net (fo=1, routed)           0.289    13.764    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.348    14.112 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_3/O
                         net (fo=6, routed)           0.833    14.944    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.068 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.161    15.229    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124    15.353 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.317    15.670    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.124    15.794 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          0.884    16.678    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y10          FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.524    29.541    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -16.678    
  -------------------------------------------------------------------
                         slack                                 12.863    

Slack (MET) :             12.863ns  (required time - arrival time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 3.326ns (45.913%)  route 3.918ns (54.087%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.888 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.435    13.322    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.152    13.474 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4/O
                         net (fo=1, routed)           0.289    13.764    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.348    14.112 f  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[0]_i_3/O
                         net (fo=6, routed)           0.833    14.944    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.068 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.161    15.229    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124    15.353 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.317    15.670    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.124    15.794 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          0.884    16.678    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y10          FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.524    29.541    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -16.678    
  -------------------------------------------------------------------
                         slack                                 12.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.332%)  route 0.209ns (59.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.592     2.738    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y10          FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     2.879 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/Q
                         net (fo=1, routed)           0.209     3.088    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[1]
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.900     3.615    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.794    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.977    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.520%)  route 0.204ns (55.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.592     2.738    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y10          FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     2.902 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/Q
                         net (fo=1, routed)           0.204     3.107    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[5]
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.900     3.615    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.794    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.977    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.107    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.990%)  route 0.209ns (56.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.593     2.739    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y9           FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     2.903 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/Q
                         net (fo=1, routed)           0.209     3.112    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[6]
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.900     3.615    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.794    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.977    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.928%)  route 0.209ns (56.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.593     2.739    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y9           FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     2.903 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/Q
                         net (fo=1, routed)           0.209     3.113    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[8]
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.900     3.615    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.794    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.977    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.780%)  route 0.211ns (56.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.592     2.738    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y10          FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     2.902 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/Q
                         net (fo=1, routed)           0.211     3.113    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[4]
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.900     3.615    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.794    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.977    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.807%)  route 0.210ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.593     2.739    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y9           FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     2.903 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/Q
                         net (fo=1, routed)           0.210     3.114    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[3]
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.900     3.615    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.794    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.977    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.880%)  route 0.113ns (35.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.801ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.594     2.740    audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X20Y48         FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.164     2.904 r  audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]/Q
                         net (fo=1, routed)           0.113     3.017    audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[21]
    SLICE_X22Y48         LUT4 (Prop_lut4_I1_O)        0.045     3.062 r  audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[22]_i_1/O
                         net (fo=1, routed)           0.000     3.062    audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[22]_i_1_n_0
    SLICE_X22Y48         FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.862     3.576    audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X22Y48         FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/C
                         clock pessimism             -0.801     2.775    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.120     2.895    audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.829%)  route 0.270ns (62.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.801ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.592     2.738    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y10         FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     2.902 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/Q
                         net (fo=1, routed)           0.270     3.172    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[7]
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.900     3.615    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.801     2.814    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.997    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl_reg/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.095%)  route 0.124ns (39.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.824ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.619     2.765    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y14          FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     2.906 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[3]/Q
                         net (fo=22, routed)          0.124     3.030    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg_n_0_[3]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.045     3.075 r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl_i_1/O
                         net (fo=1, routed)           0.000     3.075    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.888     3.602    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y14          FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl_reg/C
                         clock pessimism             -0.824     2.778    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.120     2.898    audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl_reg
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.594     2.740    audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X17Y47         FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     2.881 r  audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[35]/Q
                         net (fo=1, routed)           0.112     2.993    audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[35]
    SLICE_X16Y47         FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    audMod/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    audMod/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  audMod/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.864     3.578    audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X16Y47         FDRE                                         r  audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[36]/C
                         clock pessimism             -0.825     2.753    
    SLICE_X16Y47         FDRE (Hold_fdre_C_D)         0.059     2.812    audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zed_audio_clk_48M
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { audMod/i_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y4      audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y2    audMod/i_clocking/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X10Y12     audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X10Y12     audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_4_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X5Y13      audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y12      audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y11      audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y12      audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y12      audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  audMod/i_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X14Y34     audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X14Y34     audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X9Y13      audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X9Y13      audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X11Y13     audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X11Y13     audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X9Y13      audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X11Y11     audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X11Y11     audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X11Y11     audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[3]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X14Y34     audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X14Y34     audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y12     audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y12     audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_4_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X5Y13      audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X3Y12      audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X3Y11      audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X2Y12      audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X2Y12      audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X3Y12      audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C



