// Seed: 3347085544
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2,
    output id_3,
    inout logic id_4,
    output logic id_5,
    input id_6,
    input logic id_7,
    input reg id_8,
    input logic id_9,
    input logic id_10,
    input id_11,
    output id_12,
    input id_13,
    output reg id_14,
    output logic id_15,
    output logic id_16
);
  assign id_3 = 1;
  logic id_17 = 1'b0;
  always @(negedge id_8 or posedge 1) begin
    id_14 <= id_8;
  end
endmodule
