
USB_OTG_FS_Deneme.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c5c0  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d0  0800c748  0800c748  0000d748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc18  0800cc18  0000e168  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cc18  0800cc18  0000dc18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc20  0800cc20  0000e168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc20  0800cc20  0000dc20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cc24  0800cc24  0000dc24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000168  20000000  0800cc28  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e168  2**0
                  CONTENTS
 10 .bss          000068e4  20000168  20000168  0000e168  2**2
                  ALLOC
 11 ._user_heap_stack 00002004  20006a4c  20006a4c  0000e168  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e168  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019d21  00000000  00000000  0000e198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000045a4  00000000  00000000  00027eb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001690  00000000  00000000  0002c460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000112b  00000000  00000000  0002daf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026b7b  00000000  00000000  0002ec1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e864  00000000  00000000  00055796  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dad62  00000000  00000000  00073ffa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014ed5c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000608c  00000000  00000000  0014eda0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000048  00000000  00000000  00154e2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000168 	.word	0x20000168
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800c730 	.word	0x0800c730

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000016c 	.word	0x2000016c
 80001c4:	0800c730 	.word	0x0800c730

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2f>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a7c:	bf24      	itt	cs
 8000a7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a86:	d90d      	bls.n	8000aa4 <__aeabi_d2f+0x30>
 8000a88:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a94:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a9c:	bf08      	it	eq
 8000a9e:	f020 0001 	biceq.w	r0, r0, #1
 8000aa2:	4770      	bx	lr
 8000aa4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000aa8:	d121      	bne.n	8000aee <__aeabi_d2f+0x7a>
 8000aaa:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000aae:	bfbc      	itt	lt
 8000ab0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	4770      	bxlt	lr
 8000ab6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000abe:	f1c2 0218 	rsb	r2, r2, #24
 8000ac2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ac6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aca:	fa20 f002 	lsr.w	r0, r0, r2
 8000ace:	bf18      	it	ne
 8000ad0:	f040 0001 	orrne.w	r0, r0, #1
 8000ad4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000adc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae0:	ea40 000c 	orr.w	r0, r0, ip
 8000ae4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aec:	e7cc      	b.n	8000a88 <__aeabi_d2f+0x14>
 8000aee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af2:	d107      	bne.n	8000b04 <__aeabi_d2f+0x90>
 8000af4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af8:	bf1e      	ittt	ne
 8000afa:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000afe:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b02:	4770      	bxne	lr
 8000b04:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_uldivmod>:
 8000b14:	b953      	cbnz	r3, 8000b2c <__aeabi_uldivmod+0x18>
 8000b16:	b94a      	cbnz	r2, 8000b2c <__aeabi_uldivmod+0x18>
 8000b18:	2900      	cmp	r1, #0
 8000b1a:	bf08      	it	eq
 8000b1c:	2800      	cmpeq	r0, #0
 8000b1e:	bf1c      	itt	ne
 8000b20:	f04f 31ff 	movne.w	r1, #4294967295
 8000b24:	f04f 30ff 	movne.w	r0, #4294967295
 8000b28:	f000 b988 	b.w	8000e3c <__aeabi_idiv0>
 8000b2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b34:	f000 f806 	bl	8000b44 <__udivmoddi4>
 8000b38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b40:	b004      	add	sp, #16
 8000b42:	4770      	bx	lr

08000b44 <__udivmoddi4>:
 8000b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b48:	9d08      	ldr	r5, [sp, #32]
 8000b4a:	468e      	mov	lr, r1
 8000b4c:	4604      	mov	r4, r0
 8000b4e:	4688      	mov	r8, r1
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d14a      	bne.n	8000bea <__udivmoddi4+0xa6>
 8000b54:	428a      	cmp	r2, r1
 8000b56:	4617      	mov	r7, r2
 8000b58:	d962      	bls.n	8000c20 <__udivmoddi4+0xdc>
 8000b5a:	fab2 f682 	clz	r6, r2
 8000b5e:	b14e      	cbz	r6, 8000b74 <__udivmoddi4+0x30>
 8000b60:	f1c6 0320 	rsb	r3, r6, #32
 8000b64:	fa01 f806 	lsl.w	r8, r1, r6
 8000b68:	fa20 f303 	lsr.w	r3, r0, r3
 8000b6c:	40b7      	lsls	r7, r6
 8000b6e:	ea43 0808 	orr.w	r8, r3, r8
 8000b72:	40b4      	lsls	r4, r6
 8000b74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b78:	fa1f fc87 	uxth.w	ip, r7
 8000b7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b80:	0c23      	lsrs	r3, r4, #16
 8000b82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	d909      	bls.n	8000ba6 <__udivmoddi4+0x62>
 8000b92:	18fb      	adds	r3, r7, r3
 8000b94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b98:	f080 80ea 	bcs.w	8000d70 <__udivmoddi4+0x22c>
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	f240 80e7 	bls.w	8000d70 <__udivmoddi4+0x22c>
 8000ba2:	3902      	subs	r1, #2
 8000ba4:	443b      	add	r3, r7
 8000ba6:	1a9a      	subs	r2, r3, r2
 8000ba8:	b2a3      	uxth	r3, r4
 8000baa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bb6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bba:	459c      	cmp	ip, r3
 8000bbc:	d909      	bls.n	8000bd2 <__udivmoddi4+0x8e>
 8000bbe:	18fb      	adds	r3, r7, r3
 8000bc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bc4:	f080 80d6 	bcs.w	8000d74 <__udivmoddi4+0x230>
 8000bc8:	459c      	cmp	ip, r3
 8000bca:	f240 80d3 	bls.w	8000d74 <__udivmoddi4+0x230>
 8000bce:	443b      	add	r3, r7
 8000bd0:	3802      	subs	r0, #2
 8000bd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bd6:	eba3 030c 	sub.w	r3, r3, ip
 8000bda:	2100      	movs	r1, #0
 8000bdc:	b11d      	cbz	r5, 8000be6 <__udivmoddi4+0xa2>
 8000bde:	40f3      	lsrs	r3, r6
 8000be0:	2200      	movs	r2, #0
 8000be2:	e9c5 3200 	strd	r3, r2, [r5]
 8000be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bea:	428b      	cmp	r3, r1
 8000bec:	d905      	bls.n	8000bfa <__udivmoddi4+0xb6>
 8000bee:	b10d      	cbz	r5, 8000bf4 <__udivmoddi4+0xb0>
 8000bf0:	e9c5 0100 	strd	r0, r1, [r5]
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	4608      	mov	r0, r1
 8000bf8:	e7f5      	b.n	8000be6 <__udivmoddi4+0xa2>
 8000bfa:	fab3 f183 	clz	r1, r3
 8000bfe:	2900      	cmp	r1, #0
 8000c00:	d146      	bne.n	8000c90 <__udivmoddi4+0x14c>
 8000c02:	4573      	cmp	r3, lr
 8000c04:	d302      	bcc.n	8000c0c <__udivmoddi4+0xc8>
 8000c06:	4282      	cmp	r2, r0
 8000c08:	f200 8105 	bhi.w	8000e16 <__udivmoddi4+0x2d2>
 8000c0c:	1a84      	subs	r4, r0, r2
 8000c0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c12:	2001      	movs	r0, #1
 8000c14:	4690      	mov	r8, r2
 8000c16:	2d00      	cmp	r5, #0
 8000c18:	d0e5      	beq.n	8000be6 <__udivmoddi4+0xa2>
 8000c1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000c1e:	e7e2      	b.n	8000be6 <__udivmoddi4+0xa2>
 8000c20:	2a00      	cmp	r2, #0
 8000c22:	f000 8090 	beq.w	8000d46 <__udivmoddi4+0x202>
 8000c26:	fab2 f682 	clz	r6, r2
 8000c2a:	2e00      	cmp	r6, #0
 8000c2c:	f040 80a4 	bne.w	8000d78 <__udivmoddi4+0x234>
 8000c30:	1a8a      	subs	r2, r1, r2
 8000c32:	0c03      	lsrs	r3, r0, #16
 8000c34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c38:	b280      	uxth	r0, r0
 8000c3a:	b2bc      	uxth	r4, r7
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d907      	bls.n	8000c62 <__udivmoddi4+0x11e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c58:	d202      	bcs.n	8000c60 <__udivmoddi4+0x11c>
 8000c5a:	429a      	cmp	r2, r3
 8000c5c:	f200 80e0 	bhi.w	8000e20 <__udivmoddi4+0x2dc>
 8000c60:	46c4      	mov	ip, r8
 8000c62:	1a9b      	subs	r3, r3, r2
 8000c64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c70:	fb02 f404 	mul.w	r4, r2, r4
 8000c74:	429c      	cmp	r4, r3
 8000c76:	d907      	bls.n	8000c88 <__udivmoddi4+0x144>
 8000c78:	18fb      	adds	r3, r7, r3
 8000c7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c7e:	d202      	bcs.n	8000c86 <__udivmoddi4+0x142>
 8000c80:	429c      	cmp	r4, r3
 8000c82:	f200 80ca 	bhi.w	8000e1a <__udivmoddi4+0x2d6>
 8000c86:	4602      	mov	r2, r0
 8000c88:	1b1b      	subs	r3, r3, r4
 8000c8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c8e:	e7a5      	b.n	8000bdc <__udivmoddi4+0x98>
 8000c90:	f1c1 0620 	rsb	r6, r1, #32
 8000c94:	408b      	lsls	r3, r1
 8000c96:	fa22 f706 	lsr.w	r7, r2, r6
 8000c9a:	431f      	orrs	r7, r3
 8000c9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ca0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ca4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ca8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cac:	4323      	orrs	r3, r4
 8000cae:	fa00 f801 	lsl.w	r8, r0, r1
 8000cb2:	fa1f fc87 	uxth.w	ip, r7
 8000cb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000cba:	0c1c      	lsrs	r4, r3, #16
 8000cbc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000cc0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cc4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cc8:	45a6      	cmp	lr, r4
 8000cca:	fa02 f201 	lsl.w	r2, r2, r1
 8000cce:	d909      	bls.n	8000ce4 <__udivmoddi4+0x1a0>
 8000cd0:	193c      	adds	r4, r7, r4
 8000cd2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cd6:	f080 809c 	bcs.w	8000e12 <__udivmoddi4+0x2ce>
 8000cda:	45a6      	cmp	lr, r4
 8000cdc:	f240 8099 	bls.w	8000e12 <__udivmoddi4+0x2ce>
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	443c      	add	r4, r7
 8000ce4:	eba4 040e 	sub.w	r4, r4, lr
 8000ce8:	fa1f fe83 	uxth.w	lr, r3
 8000cec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cf0:	fb09 4413 	mls	r4, r9, r3, r4
 8000cf4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cf8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cfc:	45a4      	cmp	ip, r4
 8000cfe:	d908      	bls.n	8000d12 <__udivmoddi4+0x1ce>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d06:	f080 8082 	bcs.w	8000e0e <__udivmoddi4+0x2ca>
 8000d0a:	45a4      	cmp	ip, r4
 8000d0c:	d97f      	bls.n	8000e0e <__udivmoddi4+0x2ca>
 8000d0e:	3b02      	subs	r3, #2
 8000d10:	443c      	add	r4, r7
 8000d12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d16:	eba4 040c 	sub.w	r4, r4, ip
 8000d1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d1e:	4564      	cmp	r4, ip
 8000d20:	4673      	mov	r3, lr
 8000d22:	46e1      	mov	r9, ip
 8000d24:	d362      	bcc.n	8000dec <__udivmoddi4+0x2a8>
 8000d26:	d05f      	beq.n	8000de8 <__udivmoddi4+0x2a4>
 8000d28:	b15d      	cbz	r5, 8000d42 <__udivmoddi4+0x1fe>
 8000d2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000d2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000d32:	fa04 f606 	lsl.w	r6, r4, r6
 8000d36:	fa22 f301 	lsr.w	r3, r2, r1
 8000d3a:	431e      	orrs	r6, r3
 8000d3c:	40cc      	lsrs	r4, r1
 8000d3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000d42:	2100      	movs	r1, #0
 8000d44:	e74f      	b.n	8000be6 <__udivmoddi4+0xa2>
 8000d46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d4a:	0c01      	lsrs	r1, r0, #16
 8000d4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d50:	b280      	uxth	r0, r0
 8000d52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d56:	463b      	mov	r3, r7
 8000d58:	4638      	mov	r0, r7
 8000d5a:	463c      	mov	r4, r7
 8000d5c:	46b8      	mov	r8, r7
 8000d5e:	46be      	mov	lr, r7
 8000d60:	2620      	movs	r6, #32
 8000d62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d66:	eba2 0208 	sub.w	r2, r2, r8
 8000d6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d6e:	e766      	b.n	8000c3e <__udivmoddi4+0xfa>
 8000d70:	4601      	mov	r1, r0
 8000d72:	e718      	b.n	8000ba6 <__udivmoddi4+0x62>
 8000d74:	4610      	mov	r0, r2
 8000d76:	e72c      	b.n	8000bd2 <__udivmoddi4+0x8e>
 8000d78:	f1c6 0220 	rsb	r2, r6, #32
 8000d7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000d80:	40b7      	lsls	r7, r6
 8000d82:	40b1      	lsls	r1, r6
 8000d84:	fa20 f202 	lsr.w	r2, r0, r2
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	430a      	orrs	r2, r1
 8000d8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d92:	b2bc      	uxth	r4, r7
 8000d94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d98:	0c11      	lsrs	r1, r2, #16
 8000d9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d9e:	fb08 f904 	mul.w	r9, r8, r4
 8000da2:	40b0      	lsls	r0, r6
 8000da4:	4589      	cmp	r9, r1
 8000da6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000daa:	b280      	uxth	r0, r0
 8000dac:	d93e      	bls.n	8000e2c <__udivmoddi4+0x2e8>
 8000dae:	1879      	adds	r1, r7, r1
 8000db0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000db4:	d201      	bcs.n	8000dba <__udivmoddi4+0x276>
 8000db6:	4589      	cmp	r9, r1
 8000db8:	d81f      	bhi.n	8000dfa <__udivmoddi4+0x2b6>
 8000dba:	eba1 0109 	sub.w	r1, r1, r9
 8000dbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dc2:	fb09 f804 	mul.w	r8, r9, r4
 8000dc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dca:	b292      	uxth	r2, r2
 8000dcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000dd0:	4542      	cmp	r2, r8
 8000dd2:	d229      	bcs.n	8000e28 <__udivmoddi4+0x2e4>
 8000dd4:	18ba      	adds	r2, r7, r2
 8000dd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dda:	d2c4      	bcs.n	8000d66 <__udivmoddi4+0x222>
 8000ddc:	4542      	cmp	r2, r8
 8000dde:	d2c2      	bcs.n	8000d66 <__udivmoddi4+0x222>
 8000de0:	f1a9 0102 	sub.w	r1, r9, #2
 8000de4:	443a      	add	r2, r7
 8000de6:	e7be      	b.n	8000d66 <__udivmoddi4+0x222>
 8000de8:	45f0      	cmp	r8, lr
 8000dea:	d29d      	bcs.n	8000d28 <__udivmoddi4+0x1e4>
 8000dec:	ebbe 0302 	subs.w	r3, lr, r2
 8000df0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000df4:	3801      	subs	r0, #1
 8000df6:	46e1      	mov	r9, ip
 8000df8:	e796      	b.n	8000d28 <__udivmoddi4+0x1e4>
 8000dfa:	eba7 0909 	sub.w	r9, r7, r9
 8000dfe:	4449      	add	r1, r9
 8000e00:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e04:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e08:	fb09 f804 	mul.w	r8, r9, r4
 8000e0c:	e7db      	b.n	8000dc6 <__udivmoddi4+0x282>
 8000e0e:	4673      	mov	r3, lr
 8000e10:	e77f      	b.n	8000d12 <__udivmoddi4+0x1ce>
 8000e12:	4650      	mov	r0, sl
 8000e14:	e766      	b.n	8000ce4 <__udivmoddi4+0x1a0>
 8000e16:	4608      	mov	r0, r1
 8000e18:	e6fd      	b.n	8000c16 <__udivmoddi4+0xd2>
 8000e1a:	443b      	add	r3, r7
 8000e1c:	3a02      	subs	r2, #2
 8000e1e:	e733      	b.n	8000c88 <__udivmoddi4+0x144>
 8000e20:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e24:	443b      	add	r3, r7
 8000e26:	e71c      	b.n	8000c62 <__udivmoddi4+0x11e>
 8000e28:	4649      	mov	r1, r9
 8000e2a:	e79c      	b.n	8000d66 <__udivmoddi4+0x222>
 8000e2c:	eba1 0109 	sub.w	r1, r1, r9
 8000e30:	46c4      	mov	ip, r8
 8000e32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e36:	fb09 f804 	mul.w	r8, r9, r4
 8000e3a:	e7c4      	b.n	8000dc6 <__udivmoddi4+0x282>

08000e3c <__aeabi_idiv0>:
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop

08000e40 <Generate_Sine_Segment>:
volatile float volume_factor = 0.0f; // Mevcut ses seviyesi

uint32_t t_short = 200;

/* --- DSP Fonksiyonu: Ses Üretimi ve Temiz Volume Kontrolü --- */
void Generate_Sine_Segment(int16_t *buffer, uint32_t start_index, uint32_t length, float freq) {
 8000e40:	b580      	push	{r7, lr}
 8000e42:	ed2d 8b02 	vpush	{d8}
 8000e46:	b088      	sub	sp, #32
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	60b9      	str	r1, [r7, #8]
 8000e4e:	607a      	str	r2, [r7, #4]
 8000e50:	ed87 0a00 	vstr	s0, [r7]

    // 1. ADC'den Pot Değerini Oku
    HAL_ADC_Start(&hadc1);
 8000e54:	485c      	ldr	r0, [pc, #368]	@ (8000fc8 <Generate_Sine_Segment+0x188>)
 8000e56:	f001 fe2f 	bl	8002ab8 <HAL_ADC_Start>
    if(HAL_ADC_PollForConversion(&hadc1, 5) == HAL_OK) {
 8000e5a:	2105      	movs	r1, #5
 8000e5c:	485a      	ldr	r0, [pc, #360]	@ (8000fc8 <Generate_Sine_Segment+0x188>)
 8000e5e:	f001 ff30 	bl	8002cc2 <HAL_ADC_PollForConversion>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d11e      	bne.n	8000ea6 <Generate_Sine_Segment+0x66>
        float raw_adc = (float)HAL_ADC_GetValue(&hadc1) / 4095.0f;
 8000e68:	4857      	ldr	r0, [pc, #348]	@ (8000fc8 <Generate_Sine_Segment+0x188>)
 8000e6a:	f001 ffb5 	bl	8002dd8 <HAL_ADC_GetValue>
 8000e6e:	ee07 0a90 	vmov	s15, r0
 8000e72:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e76:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8000fcc <Generate_Sine_Segment+0x18c>
 8000e7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e7e:	edc7 7a06 	vstr	s15, [r7, #24]

        // 2. Zipper Noise Engelleyici (Smoothing Filter)
        // Yeni değeri yavaşça uygula ki seste ani sıçramalar/cızırtılar olmasın
        volume_factor = (volume_factor * 0.95f) + (raw_adc * 0.05f);
 8000e82:	4b53      	ldr	r3, [pc, #332]	@ (8000fd0 <Generate_Sine_Segment+0x190>)
 8000e84:	edd3 7a00 	vldr	s15, [r3]
 8000e88:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8000fd4 <Generate_Sine_Segment+0x194>
 8000e8c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000e90:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e94:	eddf 6a50 	vldr	s13, [pc, #320]	@ 8000fd8 <Generate_Sine_Segment+0x198>
 8000e98:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000e9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ea0:	4b4b      	ldr	r3, [pc, #300]	@ (8000fd0 <Generate_Sine_Segment+0x190>)
 8000ea2:	edc3 7a00 	vstr	s15, [r3]
    }
    HAL_ADC_Stop(&hadc1);
 8000ea6:	4848      	ldr	r0, [pc, #288]	@ (8000fc8 <Generate_Sine_Segment+0x188>)
 8000ea8:	f001 fed8 	bl	8002c5c <HAL_ADC_Stop>

    float phase_increment = (2.0f * M_PI * freq) / (float)SAMPLING_FREQ;
 8000eac:	6838      	ldr	r0, [r7, #0]
 8000eae:	f7ff faef 	bl	8000490 <__aeabi_f2d>
 8000eb2:	a341      	add	r3, pc, #260	@ (adr r3, 8000fb8 <Generate_Sine_Segment+0x178>)
 8000eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eb8:	f7ff fb42 	bl	8000540 <__aeabi_dmul>
 8000ebc:	4602      	mov	r2, r0
 8000ebe:	460b      	mov	r3, r1
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	a33e      	add	r3, pc, #248	@ (adr r3, 8000fc0 <Generate_Sine_Segment+0x180>)
 8000ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eca:	f7ff fc63 	bl	8000794 <__aeabi_ddiv>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	4610      	mov	r0, r2
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	f7ff fdcd 	bl	8000a74 <__aeabi_d2f>
 8000eda:	4603      	mov	r3, r0
 8000edc:	617b      	str	r3, [r7, #20]

    for (uint32_t i = start_index; i < start_index + length; i += 2) {
 8000ede:	68bb      	ldr	r3, [r7, #8]
 8000ee0:	61fb      	str	r3, [r7, #28]
 8000ee2:	e05a      	b.n	8000f9a <Generate_Sine_Segment+0x15a>
        current_phase += phase_increment;
 8000ee4:	4b3d      	ldr	r3, [pc, #244]	@ (8000fdc <Generate_Sine_Segment+0x19c>)
 8000ee6:	ed93 7a00 	vldr	s14, [r3]
 8000eea:	edd7 7a05 	vldr	s15, [r7, #20]
 8000eee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ef2:	4b3a      	ldr	r3, [pc, #232]	@ (8000fdc <Generate_Sine_Segment+0x19c>)
 8000ef4:	edc3 7a00 	vstr	s15, [r3]
        if (current_phase >= 2.0f * M_PI) current_phase -= 2.0f * M_PI;
 8000ef8:	4b38      	ldr	r3, [pc, #224]	@ (8000fdc <Generate_Sine_Segment+0x19c>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff fac7 	bl	8000490 <__aeabi_f2d>
 8000f02:	a32d      	add	r3, pc, #180	@ (adr r3, 8000fb8 <Generate_Sine_Segment+0x178>)
 8000f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f08:	f7ff fda0 	bl	8000a4c <__aeabi_dcmpge>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d012      	beq.n	8000f38 <Generate_Sine_Segment+0xf8>
 8000f12:	4b32      	ldr	r3, [pc, #200]	@ (8000fdc <Generate_Sine_Segment+0x19c>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff faba 	bl	8000490 <__aeabi_f2d>
 8000f1c:	a326      	add	r3, pc, #152	@ (adr r3, 8000fb8 <Generate_Sine_Segment+0x178>)
 8000f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f22:	f7ff f955 	bl	80001d0 <__aeabi_dsub>
 8000f26:	4602      	mov	r2, r0
 8000f28:	460b      	mov	r3, r1
 8000f2a:	4610      	mov	r0, r2
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	f7ff fda1 	bl	8000a74 <__aeabi_d2f>
 8000f32:	4603      	mov	r3, r0
 8000f34:	4a29      	ldr	r2, [pc, #164]	@ (8000fdc <Generate_Sine_Segment+0x19c>)
 8000f36:	6013      	str	r3, [r2, #0]

        // 3. Genlik Sınırlandırma (Clipping'i önlemek için 20000 civarı güvenlidir)
        int16_t val = (freq == 0) ? 0 : (int16_t)(20000.0f * volume_factor * sinf(current_phase));
 8000f38:	edd7 7a00 	vldr	s15, [r7]
 8000f3c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f44:	d017      	beq.n	8000f76 <Generate_Sine_Segment+0x136>
 8000f46:	4b22      	ldr	r3, [pc, #136]	@ (8000fd0 <Generate_Sine_Segment+0x190>)
 8000f48:	edd3 7a00 	vldr	s15, [r3]
 8000f4c:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8000fe0 <Generate_Sine_Segment+0x1a0>
 8000f50:	ee27 8a87 	vmul.f32	s16, s15, s14
 8000f54:	4b21      	ldr	r3, [pc, #132]	@ (8000fdc <Generate_Sine_Segment+0x19c>)
 8000f56:	edd3 7a00 	vldr	s15, [r3]
 8000f5a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f5e:	f00a feb7 	bl	800bcd0 <sinf>
 8000f62:	eef0 7a40 	vmov.f32	s15, s0
 8000f66:	ee68 7a27 	vmul.f32	s15, s16, s15
 8000f6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f6e:	ee17 3a90 	vmov	r3, s15
 8000f72:	b21b      	sxth	r3, r3
 8000f74:	e000      	b.n	8000f78 <Generate_Sine_Segment+0x138>
 8000f76:	2300      	movs	r3, #0
 8000f78:	827b      	strh	r3, [r7, #18]

        buffer[i]     = val; // Sol kanal
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	005b      	lsls	r3, r3, #1
 8000f7e:	68fa      	ldr	r2, [r7, #12]
 8000f80:	4413      	add	r3, r2
 8000f82:	8a7a      	ldrh	r2, [r7, #18]
 8000f84:	801a      	strh	r2, [r3, #0]
        buffer[i + 1] = val; // Sağ kanal
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	3301      	adds	r3, #1
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	68fa      	ldr	r2, [r7, #12]
 8000f8e:	4413      	add	r3, r2
 8000f90:	8a7a      	ldrh	r2, [r7, #18]
 8000f92:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = start_index; i < start_index + length; i += 2) {
 8000f94:	69fb      	ldr	r3, [r7, #28]
 8000f96:	3302      	adds	r3, #2
 8000f98:	61fb      	str	r3, [r7, #28]
 8000f9a:	68ba      	ldr	r2, [r7, #8]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	69fa      	ldr	r2, [r7, #28]
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	d39e      	bcc.n	8000ee4 <Generate_Sine_Segment+0xa4>
    }
}
 8000fa6:	bf00      	nop
 8000fa8:	bf00      	nop
 8000faa:	3720      	adds	r7, #32
 8000fac:	46bd      	mov	sp, r7
 8000fae:	ecbd 8b02 	vpop	{d8}
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	f3af 8000 	nop.w
 8000fb8:	54442d18 	.word	0x54442d18
 8000fbc:	401921fb 	.word	0x401921fb
 8000fc0:	00000000 	.word	0x00000000
 8000fc4:	40e77000 	.word	0x40e77000
 8000fc8:	20002194 	.word	0x20002194
 8000fcc:	457ff000 	.word	0x457ff000
 8000fd0:	2000218c 	.word	0x2000218c
 8000fd4:	3f733333 	.word	0x3f733333
 8000fd8:	3d4ccccd 	.word	0x3d4ccccd
 8000fdc:	20002184 	.word	0x20002184
 8000fe0:	469c4000 	.word	0x469c4000

08000fe4 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

/* --- DMA Callbacks --- */
void BSP_AUDIO_OUT_HalfTransfer_CallBack(void) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < RING_BUFFER_SIZE/2 ; i++) {
 8000fea:	2300      	movs	r3, #0
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	e00a      	b.n	8001006 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x22>
        Filter_Ring_Buffer[i] = Audio_Ring_Buffer[i];
 8000ff0:	4a0e      	ldr	r2, [pc, #56]	@ (800102c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x48>)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8000ff8:	4a0d      	ldr	r2, [pc, #52]	@ (8001030 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x4c>)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint32_t i = 0; i < RING_BUFFER_SIZE/2 ; i++) {
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	3301      	adds	r3, #1
 8001004:	607b      	str	r3, [r7, #4]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800100c:	d3f0      	bcc.n	8000ff0 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xc>
    }
    Generate_Sine_Segment(Audio_Ring_Buffer, 0, RING_BUFFER_SIZE / 2, target_frequency);
 800100e:	4b09      	ldr	r3, [pc, #36]	@ (8001034 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x50>)
 8001010:	edd3 7a00 	vldr	s15, [r3]
 8001014:	eeb0 0a67 	vmov.f32	s0, s15
 8001018:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800101c:	2100      	movs	r1, #0
 800101e:	4803      	ldr	r0, [pc, #12]	@ (800102c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x48>)
 8001020:	f7ff ff0e 	bl	8000e40 <Generate_Sine_Segment>
}
 8001024:	bf00      	nop
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20000184 	.word	0x20000184
 8001030:	20001184 	.word	0x20001184
 8001034:	20002188 	.word	0x20002188

08001038 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

void BSP_AUDIO_OUT_TransferComplete_CallBack(void) {
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
    for (uint32_t i = RING_BUFFER_SIZE/2; i < RING_BUFFER_SIZE ; i++) {
 800103e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	e00a      	b.n	800105c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x24>
        Filter_Ring_Buffer[i] = Audio_Ring_Buffer[i];
 8001046:	4a0f      	ldr	r2, [pc, #60]	@ (8001084 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x4c>)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 800104e:	4a0e      	ldr	r2, [pc, #56]	@ (8001088 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x50>)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint32_t i = RING_BUFFER_SIZE/2; i < RING_BUFFER_SIZE ; i++) {
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	3301      	adds	r3, #1
 800105a:	607b      	str	r3, [r7, #4]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001062:	d3f0      	bcc.n	8001046 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xe>
    }
    Generate_Sine_Segment(Audio_Ring_Buffer, RING_BUFFER_SIZE / 2, RING_BUFFER_SIZE / 2, target_frequency);
 8001064:	4b09      	ldr	r3, [pc, #36]	@ (800108c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x54>)
 8001066:	edd3 7a00 	vldr	s15, [r3]
 800106a:	eeb0 0a67 	vmov.f32	s0, s15
 800106e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001072:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001076:	4803      	ldr	r0, [pc, #12]	@ (8001084 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x4c>)
 8001078:	f7ff fee2 	bl	8000e40 <Generate_Sine_Segment>
}
 800107c:	bf00      	nop
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000184 	.word	0x20000184
 8001088:	20001184 	.word	0x20001184
 800108c:	20002188 	.word	0x20002188

08001090 <App_Init>:

/* --- Uygulama Başlatma --- */
void App_Init(void) {
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
    // DAC Donanım Reset
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 8001094:	2200      	movs	r2, #0
 8001096:	2110      	movs	r1, #16
 8001098:	4813      	ldr	r0, [pc, #76]	@ (80010e8 <App_Init+0x58>)
 800109a:	f003 f841 	bl	8004120 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800109e:	2032      	movs	r0, #50	@ 0x32
 80010a0:	f001 fca2 	bl	80029e8 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 80010a4:	2201      	movs	r2, #1
 80010a6:	2110      	movs	r1, #16
 80010a8:	480f      	ldr	r0, [pc, #60]	@ (80010e8 <App_Init+0x58>)
 80010aa:	f003 f839 	bl	8004120 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80010ae:	2032      	movs	r0, #50	@ 0x32
 80010b0:	f001 fc9a 	bl	80029e8 <HAL_Delay>

    // Audio Donanımını Başlat
    if (BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 85, SAMPLING_FREQ) != AUDIO_OK) {
 80010b4:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80010b8:	2155      	movs	r1, #85	@ 0x55
 80010ba:	2002      	movs	r0, #2
 80010bc:	f000 ff8c 	bl	8001fd8 <BSP_AUDIO_OUT_Init>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <App_Init+0x3a>
        Error_Handler();
 80010c6:	f000 fe35 	bl	8001d34 <Error_Handler>
    }

    // İlk tamponu boşalt ve başlat
    Generate_Sine_Segment(Audio_Ring_Buffer, 0, RING_BUFFER_SIZE, 0);
 80010ca:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80010ec <App_Init+0x5c>
 80010ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010d2:	2100      	movs	r1, #0
 80010d4:	4806      	ldr	r0, [pc, #24]	@ (80010f0 <App_Init+0x60>)
 80010d6:	f7ff feb3 	bl	8000e40 <Generate_Sine_Segment>
    BSP_AUDIO_OUT_Play((uint16_t*)Filter_Ring_Buffer, RING_BUFFER_SIZE * sizeof(int16_t));
 80010da:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010de:	4805      	ldr	r0, [pc, #20]	@ (80010f4 <App_Init+0x64>)
 80010e0:	f000 ffc8 	bl	8002074 <BSP_AUDIO_OUT_Play>
}
 80010e4:	bf00      	nop
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	40020c00 	.word	0x40020c00
 80010ec:	00000000 	.word	0x00000000
 80010f0:	20000184 	.word	0x20000184
 80010f4:	20001184 	.word	0x20001184

080010f8 <App_Loop>:

/* --- Ana Melodi Döngüsü --- */
void App_Loop(void) {
 80010f8:	b5b0      	push	{r4, r5, r7, lr}
 80010fa:	b092      	sub	sp, #72	@ 0x48
 80010fc:	af00      	add	r7, sp, #0
    for(int i=0; i<2; i++) {
 80010fe:	2300      	movs	r3, #0
 8001100:	647b      	str	r3, [r7, #68]	@ 0x44
 8001102:	e021      	b.n	8001148 <App_Loop+0x50>
        float verse[] = {NOTE_CS4, NOTE_CS4, NOTE_D4, NOTE_D4, NOTE_E4, NOTE_E4, NOTE_E4};
 8001104:	4b2c      	ldr	r3, [pc, #176]	@ (80011b8 <App_Loop+0xc0>)
 8001106:	1d3c      	adds	r4, r7, #4
 8001108:	461d      	mov	r5, r3
 800110a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800110c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800110e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001112:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        for(int j=0; j<7; j++) {
 8001116:	2300      	movs	r3, #0
 8001118:	643b      	str	r3, [r7, #64]	@ 0x40
 800111a:	e00f      	b.n	800113c <App_Loop+0x44>
            target_frequency = verse[j]; HAL_Delay(t_short);
 800111c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	3348      	adds	r3, #72	@ 0x48
 8001122:	443b      	add	r3, r7
 8001124:	3b44      	subs	r3, #68	@ 0x44
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a24      	ldr	r2, [pc, #144]	@ (80011bc <App_Loop+0xc4>)
 800112a:	6013      	str	r3, [r2, #0]
 800112c:	4b24      	ldr	r3, [pc, #144]	@ (80011c0 <App_Loop+0xc8>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4618      	mov	r0, r3
 8001132:	f001 fc59 	bl	80029e8 <HAL_Delay>
        for(int j=0; j<7; j++) {
 8001136:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001138:	3301      	adds	r3, #1
 800113a:	643b      	str	r3, [r7, #64]	@ 0x40
 800113c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800113e:	2b06      	cmp	r3, #6
 8001140:	ddec      	ble.n	800111c <App_Loop+0x24>
    for(int i=0; i<2; i++) {
 8001142:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001144:	3301      	adds	r3, #1
 8001146:	647b      	str	r3, [r7, #68]	@ 0x44
 8001148:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800114a:	2b01      	cmp	r3, #1
 800114c:	ddda      	ble.n	8001104 <App_Loop+0xc>
        }
    }

    float chorus_end[] = {NOTE_CS4, NOTE_CS4, NOTE_D4, NOTE_D4, NOTE_E4, NOTE_D4, NOTE_CS4};
 800114e:	4b1d      	ldr	r3, [pc, #116]	@ (80011c4 <App_Loop+0xcc>)
 8001150:	f107 0420 	add.w	r4, r7, #32
 8001154:	461d      	mov	r5, r3
 8001156:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001158:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800115a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800115e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    for(int j=0; j<7; j++) {
 8001162:	2300      	movs	r3, #0
 8001164:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001166:	e00f      	b.n	8001188 <App_Loop+0x90>
        target_frequency = chorus_end[j]; HAL_Delay(t_short);
 8001168:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	3348      	adds	r3, #72	@ 0x48
 800116e:	443b      	add	r3, r7
 8001170:	3b28      	subs	r3, #40	@ 0x28
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a11      	ldr	r2, [pc, #68]	@ (80011bc <App_Loop+0xc4>)
 8001176:	6013      	str	r3, [r2, #0]
 8001178:	4b11      	ldr	r3, [pc, #68]	@ (80011c0 <App_Loop+0xc8>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4618      	mov	r0, r3
 800117e:	f001 fc33 	bl	80029e8 <HAL_Delay>
    for(int j=0; j<7; j++) {
 8001182:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001184:	3301      	adds	r3, #1
 8001186:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001188:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800118a:	2b06      	cmp	r3, #6
 800118c:	ddec      	ble.n	8001168 <App_Loop+0x70>
    }
    target_frequency = NOTE_B3;  HAL_Delay(t_short * 2);
 800118e:	4b0b      	ldr	r3, [pc, #44]	@ (80011bc <App_Loop+0xc4>)
 8001190:	4a0d      	ldr	r2, [pc, #52]	@ (80011c8 <App_Loop+0xd0>)
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	4b0a      	ldr	r3, [pc, #40]	@ (80011c0 <App_Loop+0xc8>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	4618      	mov	r0, r3
 800119c:	f001 fc24 	bl	80029e8 <HAL_Delay>
    target_frequency = 0;        HAL_Delay(1000);
 80011a0:	4b06      	ldr	r3, [pc, #24]	@ (80011bc <App_Loop+0xc4>)
 80011a2:	f04f 0200 	mov.w	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011ac:	f001 fc1c 	bl	80029e8 <HAL_Delay>
}
 80011b0:	bf00      	nop
 80011b2:	3748      	adds	r7, #72	@ 0x48
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bdb0      	pop	{r4, r5, r7, pc}
 80011b8:	0800c748 	.word	0x0800c748
 80011bc:	20002188 	.word	0x20002188
 80011c0:	20000000 	.word	0x20000000
 80011c4:	0800c764 	.word	0x0800c764
 80011c8:	4376f0a4 	.word	0x4376f0a4

080011cc <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b086      	sub	sp, #24
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	607b      	str	r3, [r7, #4]
 80011d4:	4603      	mov	r3, r0
 80011d6:	81fb      	strh	r3, [r7, #14]
 80011d8:	460b      	mov	r3, r1
 80011da:	81bb      	strh	r3, [r7, #12]
 80011dc:	4613      	mov	r3, r2
 80011de:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 80011e4:	f000 fe92 	bl	8001f0c <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 80011e8:	89fb      	ldrh	r3, [r7, #14]
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	2201      	movs	r2, #1
 80011ee:	2102      	movs	r1, #2
 80011f0:	4618      	mov	r0, r3
 80011f2:	f000 fb01 	bl	80017f8 <CODEC_IO_Write>
 80011f6:	4603      	mov	r3, r0
 80011f8:	461a      	mov	r2, r3
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	4413      	add	r3, r2
 80011fe:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8001200:	89bb      	ldrh	r3, [r7, #12]
 8001202:	3b01      	subs	r3, #1
 8001204:	2b03      	cmp	r3, #3
 8001206:	d81b      	bhi.n	8001240 <cs43l22_Init+0x74>
 8001208:	a201      	add	r2, pc, #4	@ (adr r2, 8001210 <cs43l22_Init+0x44>)
 800120a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800120e:	bf00      	nop
 8001210:	08001221 	.word	0x08001221
 8001214:	08001229 	.word	0x08001229
 8001218:	08001231 	.word	0x08001231
 800121c:	08001239 	.word	0x08001239
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8001220:	4b5b      	ldr	r3, [pc, #364]	@ (8001390 <cs43l22_Init+0x1c4>)
 8001222:	22fa      	movs	r2, #250	@ 0xfa
 8001224:	701a      	strb	r2, [r3, #0]
    break;
 8001226:	e00f      	b.n	8001248 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8001228:	4b59      	ldr	r3, [pc, #356]	@ (8001390 <cs43l22_Init+0x1c4>)
 800122a:	22af      	movs	r2, #175	@ 0xaf
 800122c:	701a      	strb	r2, [r3, #0]
    break;
 800122e:	e00b      	b.n	8001248 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8001230:	4b57      	ldr	r3, [pc, #348]	@ (8001390 <cs43l22_Init+0x1c4>)
 8001232:	22aa      	movs	r2, #170	@ 0xaa
 8001234:	701a      	strb	r2, [r3, #0]
    break;
 8001236:	e007      	b.n	8001248 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8001238:	4b55      	ldr	r3, [pc, #340]	@ (8001390 <cs43l22_Init+0x1c4>)
 800123a:	2205      	movs	r2, #5
 800123c:	701a      	strb	r2, [r3, #0]
    break;    
 800123e:	e003      	b.n	8001248 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8001240:	4b53      	ldr	r3, [pc, #332]	@ (8001390 <cs43l22_Init+0x1c4>)
 8001242:	2205      	movs	r2, #5
 8001244:	701a      	strb	r2, [r3, #0]
    break;    
 8001246:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001248:	89fb      	ldrh	r3, [r7, #14]
 800124a:	b2db      	uxtb	r3, r3
 800124c:	4a50      	ldr	r2, [pc, #320]	@ (8001390 <cs43l22_Init+0x1c4>)
 800124e:	7812      	ldrb	r2, [r2, #0]
 8001250:	b2d2      	uxtb	r2, r2
 8001252:	2104      	movs	r1, #4
 8001254:	4618      	mov	r0, r3
 8001256:	f000 facf 	bl	80017f8 <CODEC_IO_Write>
 800125a:	4603      	mov	r3, r0
 800125c:	461a      	mov	r2, r3
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	4413      	add	r3, r2
 8001262:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8001264:	89fb      	ldrh	r3, [r7, #14]
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2281      	movs	r2, #129	@ 0x81
 800126a:	2105      	movs	r1, #5
 800126c:	4618      	mov	r0, r3
 800126e:	f000 fac3 	bl	80017f8 <CODEC_IO_Write>
 8001272:	4603      	mov	r3, r0
 8001274:	461a      	mov	r2, r3
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	4413      	add	r3, r2
 800127a:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 800127c:	89fb      	ldrh	r3, [r7, #14]
 800127e:	b2db      	uxtb	r3, r3
 8001280:	2204      	movs	r2, #4
 8001282:	2106      	movs	r1, #6
 8001284:	4618      	mov	r0, r3
 8001286:	f000 fab7 	bl	80017f8 <CODEC_IO_Write>
 800128a:	4603      	mov	r3, r0
 800128c:	461a      	mov	r2, r3
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	4413      	add	r3, r2
 8001292:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8001294:	7afa      	ldrb	r2, [r7, #11]
 8001296:	89fb      	ldrh	r3, [r7, #14]
 8001298:	4611      	mov	r1, r2
 800129a:	4618      	mov	r0, r3
 800129c:	f000 f964 	bl	8001568 <cs43l22_SetVolume>
 80012a0:	4602      	mov	r2, r0
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	4413      	add	r3, r2
 80012a6:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 80012a8:	89bb      	ldrh	r3, [r7, #12]
 80012aa:	2b02      	cmp	r3, #2
 80012ac:	d023      	beq.n	80012f6 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 80012ae:	89fb      	ldrh	r3, [r7, #14]
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	2206      	movs	r2, #6
 80012b4:	210f      	movs	r1, #15
 80012b6:	4618      	mov	r0, r3
 80012b8:	f000 fa9e 	bl	80017f8 <CODEC_IO_Write>
 80012bc:	4603      	mov	r3, r0
 80012be:	461a      	mov	r2, r3
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	4413      	add	r3, r2
 80012c4:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 80012c6:	89fb      	ldrh	r3, [r7, #14]
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	2200      	movs	r2, #0
 80012cc:	2124      	movs	r1, #36	@ 0x24
 80012ce:	4618      	mov	r0, r3
 80012d0:	f000 fa92 	bl	80017f8 <CODEC_IO_Write>
 80012d4:	4603      	mov	r3, r0
 80012d6:	461a      	mov	r2, r3
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	4413      	add	r3, r2
 80012dc:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 80012de:	89fb      	ldrh	r3, [r7, #14]
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	2200      	movs	r2, #0
 80012e4:	2125      	movs	r1, #37	@ 0x25
 80012e6:	4618      	mov	r0, r3
 80012e8:	f000 fa86 	bl	80017f8 <CODEC_IO_Write>
 80012ec:	4603      	mov	r3, r0
 80012ee:	461a      	mov	r2, r3
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	4413      	add	r3, r2
 80012f4:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 80012f6:	89fb      	ldrh	r3, [r7, #14]
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	2200      	movs	r2, #0
 80012fc:	210a      	movs	r1, #10
 80012fe:	4618      	mov	r0, r3
 8001300:	f000 fa7a 	bl	80017f8 <CODEC_IO_Write>
 8001304:	4603      	mov	r3, r0
 8001306:	461a      	mov	r2, r3
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	4413      	add	r3, r2
 800130c:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800130e:	89fb      	ldrh	r3, [r7, #14]
 8001310:	b2db      	uxtb	r3, r3
 8001312:	2204      	movs	r2, #4
 8001314:	210e      	movs	r1, #14
 8001316:	4618      	mov	r0, r3
 8001318:	f000 fa6e 	bl	80017f8 <CODEC_IO_Write>
 800131c:	4603      	mov	r3, r0
 800131e:	461a      	mov	r2, r3
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	4413      	add	r3, r2
 8001324:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8001326:	89fb      	ldrh	r3, [r7, #14]
 8001328:	b2db      	uxtb	r3, r3
 800132a:	2200      	movs	r2, #0
 800132c:	2127      	movs	r1, #39	@ 0x27
 800132e:	4618      	mov	r0, r3
 8001330:	f000 fa62 	bl	80017f8 <CODEC_IO_Write>
 8001334:	4603      	mov	r3, r0
 8001336:	461a      	mov	r2, r3
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	4413      	add	r3, r2
 800133c:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 800133e:	89fb      	ldrh	r3, [r7, #14]
 8001340:	b2db      	uxtb	r3, r3
 8001342:	220f      	movs	r2, #15
 8001344:	211f      	movs	r1, #31
 8001346:	4618      	mov	r0, r3
 8001348:	f000 fa56 	bl	80017f8 <CODEC_IO_Write>
 800134c:	4603      	mov	r3, r0
 800134e:	461a      	mov	r2, r3
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	4413      	add	r3, r2
 8001354:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8001356:	89fb      	ldrh	r3, [r7, #14]
 8001358:	b2db      	uxtb	r3, r3
 800135a:	220a      	movs	r2, #10
 800135c:	211a      	movs	r1, #26
 800135e:	4618      	mov	r0, r3
 8001360:	f000 fa4a 	bl	80017f8 <CODEC_IO_Write>
 8001364:	4603      	mov	r3, r0
 8001366:	461a      	mov	r2, r3
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	4413      	add	r3, r2
 800136c:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 800136e:	89fb      	ldrh	r3, [r7, #14]
 8001370:	b2db      	uxtb	r3, r3
 8001372:	220a      	movs	r2, #10
 8001374:	211b      	movs	r1, #27
 8001376:	4618      	mov	r0, r3
 8001378:	f000 fa3e 	bl	80017f8 <CODEC_IO_Write>
 800137c:	4603      	mov	r3, r0
 800137e:	461a      	mov	r2, r3
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	4413      	add	r3, r2
 8001384:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8001386:	697b      	ldr	r3, [r7, #20]
}
 8001388:	4618      	mov	r0, r3
 800138a:	3718      	adds	r7, #24
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20002190 	.word	0x20002190

08001394 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8001398:	f000 fdf0 	bl	8001f7c <AUDIO_IO_DeInit>
}
 800139c:	bf00      	nop
 800139e:	bd80      	pop	{r7, pc}

080013a0 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 80013aa:	f000 fdaf 	bl	8001f0c <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 80013ae:	88fb      	ldrh	r3, [r7, #6]
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	2101      	movs	r1, #1
 80013b4:	4618      	mov	r0, r3
 80013b6:	f000 fdfb 	bl	8001fb0 <AUDIO_IO_Read>
 80013ba:	4603      	mov	r3, r0
 80013bc:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 80013be:	7bfb      	ldrb	r3, [r7, #15]
 80013c0:	f023 0307 	bic.w	r3, r3, #7
 80013c4:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3710      	adds	r7, #16
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	6039      	str	r1, [r7, #0]
 80013da:	80fb      	strh	r3, [r7, #6]
 80013dc:	4613      	mov	r3, r2
 80013de:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 80013e0:	2300      	movs	r3, #0
 80013e2:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 80013e4:	4b16      	ldr	r3, [pc, #88]	@ (8001440 <cs43l22_Play+0x70>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d123      	bne.n	8001434 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 80013ec:	88fb      	ldrh	r3, [r7, #6]
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	2206      	movs	r2, #6
 80013f2:	210e      	movs	r1, #14
 80013f4:	4618      	mov	r0, r3
 80013f6:	f000 f9ff 	bl	80017f8 <CODEC_IO_Write>
 80013fa:	4603      	mov	r3, r0
 80013fc:	461a      	mov	r2, r3
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	4413      	add	r3, r2
 8001402:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001404:	88fb      	ldrh	r3, [r7, #6]
 8001406:	2100      	movs	r1, #0
 8001408:	4618      	mov	r0, r3
 800140a:	f000 f919 	bl	8001640 <cs43l22_SetMute>
 800140e:	4602      	mov	r2, r0
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	4413      	add	r3, r2
 8001414:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8001416:	88fb      	ldrh	r3, [r7, #6]
 8001418:	b2db      	uxtb	r3, r3
 800141a:	229e      	movs	r2, #158	@ 0x9e
 800141c:	2102      	movs	r1, #2
 800141e:	4618      	mov	r0, r3
 8001420:	f000 f9ea 	bl	80017f8 <CODEC_IO_Write>
 8001424:	4603      	mov	r3, r0
 8001426:	461a      	mov	r2, r3
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	4413      	add	r3, r2
 800142c:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 800142e:	4b04      	ldr	r3, [pc, #16]	@ (8001440 <cs43l22_Play+0x70>)
 8001430:	2200      	movs	r2, #0
 8001432:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8001434:	68fb      	ldr	r3, [r7, #12]
}
 8001436:	4618      	mov	r0, r3
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	20000034 	.word	0x20000034

08001444 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800144e:	2300      	movs	r3, #0
 8001450:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001452:	88fb      	ldrh	r3, [r7, #6]
 8001454:	2101      	movs	r1, #1
 8001456:	4618      	mov	r0, r3
 8001458:	f000 f8f2 	bl	8001640 <cs43l22_SetMute>
 800145c:	4602      	mov	r2, r0
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	4413      	add	r3, r2
 8001462:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8001464:	88fb      	ldrh	r3, [r7, #6]
 8001466:	b2db      	uxtb	r3, r3
 8001468:	2201      	movs	r2, #1
 800146a:	2102      	movs	r1, #2
 800146c:	4618      	mov	r0, r3
 800146e:	f000 f9c3 	bl	80017f8 <CODEC_IO_Write>
 8001472:	4603      	mov	r3, r0
 8001474:	461a      	mov	r2, r3
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	4413      	add	r3, r2
 800147a:	60fb      	str	r3, [r7, #12]
 
  return counter;
 800147c:	68fb      	ldr	r3, [r7, #12]
}
 800147e:	4618      	mov	r0, r3
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
	...

08001488 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8001496:	2300      	movs	r3, #0
 8001498:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800149a:	88fb      	ldrh	r3, [r7, #6]
 800149c:	2100      	movs	r1, #0
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 f8ce 	bl	8001640 <cs43l22_SetMute>
 80014a4:	4602      	mov	r2, r0
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	4413      	add	r3, r2
 80014aa:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 80014ac:	2300      	movs	r3, #0
 80014ae:	60bb      	str	r3, [r7, #8]
 80014b0:	e002      	b.n	80014b8 <cs43l22_Resume+0x30>
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	3301      	adds	r3, #1
 80014b6:	60bb      	str	r3, [r7, #8]
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	2bfe      	cmp	r3, #254	@ 0xfe
 80014bc:	d9f9      	bls.n	80014b2 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80014be:	88fb      	ldrh	r3, [r7, #6]
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	4a0e      	ldr	r2, [pc, #56]	@ (80014fc <cs43l22_Resume+0x74>)
 80014c4:	7812      	ldrb	r2, [r2, #0]
 80014c6:	b2d2      	uxtb	r2, r2
 80014c8:	2104      	movs	r1, #4
 80014ca:	4618      	mov	r0, r3
 80014cc:	f000 f994 	bl	80017f8 <CODEC_IO_Write>
 80014d0:	4603      	mov	r3, r0
 80014d2:	461a      	mov	r2, r3
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	4413      	add	r3, r2
 80014d8:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 80014da:	88fb      	ldrh	r3, [r7, #6]
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	229e      	movs	r2, #158	@ 0x9e
 80014e0:	2102      	movs	r1, #2
 80014e2:	4618      	mov	r0, r3
 80014e4:	f000 f988 	bl	80017f8 <CODEC_IO_Write>
 80014e8:	4603      	mov	r3, r0
 80014ea:	461a      	mov	r2, r3
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	4413      	add	r3, r2
 80014f0:	60fb      	str	r3, [r7, #12]
  
  return counter;
 80014f2:	68fb      	ldr	r3, [r7, #12]
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3710      	adds	r7, #16
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20002190 	.word	0x20002190

08001500 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	6039      	str	r1, [r7, #0]
 800150a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800150c:	2300      	movs	r3, #0
 800150e:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001510:	88fb      	ldrh	r3, [r7, #6]
 8001512:	2101      	movs	r1, #1
 8001514:	4618      	mov	r0, r3
 8001516:	f000 f893 	bl	8001640 <cs43l22_SetMute>
 800151a:	4602      	mov	r2, r0
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	4413      	add	r3, r2
 8001520:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001522:	88fb      	ldrh	r3, [r7, #6]
 8001524:	b2db      	uxtb	r3, r3
 8001526:	2204      	movs	r2, #4
 8001528:	210e      	movs	r1, #14
 800152a:	4618      	mov	r0, r3
 800152c:	f000 f964 	bl	80017f8 <CODEC_IO_Write>
 8001530:	4603      	mov	r3, r0
 8001532:	461a      	mov	r2, r3
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	4413      	add	r3, r2
 8001538:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 800153a:	88fb      	ldrh	r3, [r7, #6]
 800153c:	b2db      	uxtb	r3, r3
 800153e:	229f      	movs	r2, #159	@ 0x9f
 8001540:	2102      	movs	r1, #2
 8001542:	4618      	mov	r0, r3
 8001544:	f000 f958 	bl	80017f8 <CODEC_IO_Write>
 8001548:	4603      	mov	r3, r0
 800154a:	461a      	mov	r2, r3
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	4413      	add	r3, r2
 8001550:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 8001552:	4b04      	ldr	r3, [pc, #16]	@ (8001564 <cs43l22_Stop+0x64>)
 8001554:	2201      	movs	r2, #1
 8001556:	701a      	strb	r2, [r3, #0]
  return counter;    
 8001558:	68fb      	ldr	r3, [r7, #12]
}
 800155a:	4618      	mov	r0, r3
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000034 	.word	0x20000034

08001568 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	460a      	mov	r2, r1
 8001572:	80fb      	strh	r3, [r7, #6]
 8001574:	4613      	mov	r3, r2
 8001576:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8001578:	2300      	movs	r3, #0
 800157a:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 800157c:	797b      	ldrb	r3, [r7, #5]
 800157e:	2b64      	cmp	r3, #100	@ 0x64
 8001580:	d80b      	bhi.n	800159a <cs43l22_SetVolume+0x32>
 8001582:	797a      	ldrb	r2, [r7, #5]
 8001584:	4613      	mov	r3, r2
 8001586:	021b      	lsls	r3, r3, #8
 8001588:	1a9b      	subs	r3, r3, r2
 800158a:	4a25      	ldr	r2, [pc, #148]	@ (8001620 <cs43l22_SetVolume+0xb8>)
 800158c:	fb82 1203 	smull	r1, r2, r2, r3
 8001590:	1152      	asrs	r2, r2, #5
 8001592:	17db      	asrs	r3, r3, #31
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	b2db      	uxtb	r3, r3
 8001598:	e000      	b.n	800159c <cs43l22_SetVolume+0x34>
 800159a:	23ff      	movs	r3, #255	@ 0xff
 800159c:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 800159e:	7afb      	ldrb	r3, [r7, #11]
 80015a0:	2be6      	cmp	r3, #230	@ 0xe6
 80015a2:	d91c      	bls.n	80015de <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 80015a4:	88fb      	ldrh	r3, [r7, #6]
 80015a6:	b2d8      	uxtb	r0, r3
 80015a8:	7afb      	ldrb	r3, [r7, #11]
 80015aa:	3319      	adds	r3, #25
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	461a      	mov	r2, r3
 80015b0:	2120      	movs	r1, #32
 80015b2:	f000 f921 	bl	80017f8 <CODEC_IO_Write>
 80015b6:	4603      	mov	r3, r0
 80015b8:	461a      	mov	r2, r3
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	4413      	add	r3, r2
 80015be:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 80015c0:	88fb      	ldrh	r3, [r7, #6]
 80015c2:	b2d8      	uxtb	r0, r3
 80015c4:	7afb      	ldrb	r3, [r7, #11]
 80015c6:	3319      	adds	r3, #25
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	461a      	mov	r2, r3
 80015cc:	2121      	movs	r1, #33	@ 0x21
 80015ce:	f000 f913 	bl	80017f8 <CODEC_IO_Write>
 80015d2:	4603      	mov	r3, r0
 80015d4:	461a      	mov	r2, r3
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	4413      	add	r3, r2
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	e01b      	b.n	8001616 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 80015de:	88fb      	ldrh	r3, [r7, #6]
 80015e0:	b2d8      	uxtb	r0, r3
 80015e2:	7afb      	ldrb	r3, [r7, #11]
 80015e4:	3319      	adds	r3, #25
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	461a      	mov	r2, r3
 80015ea:	2120      	movs	r1, #32
 80015ec:	f000 f904 	bl	80017f8 <CODEC_IO_Write>
 80015f0:	4603      	mov	r3, r0
 80015f2:	461a      	mov	r2, r3
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	4413      	add	r3, r2
 80015f8:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 80015fa:	88fb      	ldrh	r3, [r7, #6]
 80015fc:	b2d8      	uxtb	r0, r3
 80015fe:	7afb      	ldrb	r3, [r7, #11]
 8001600:	3319      	adds	r3, #25
 8001602:	b2db      	uxtb	r3, r3
 8001604:	461a      	mov	r2, r3
 8001606:	2121      	movs	r1, #33	@ 0x21
 8001608:	f000 f8f6 	bl	80017f8 <CODEC_IO_Write>
 800160c:	4603      	mov	r3, r0
 800160e:	461a      	mov	r2, r3
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	4413      	add	r3, r2
 8001614:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8001616:	68fb      	ldr	r3, [r7, #12]
}
 8001618:	4618      	mov	r0, r3
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	51eb851f 	.word	0x51eb851f

08001624 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	6039      	str	r1, [r7, #0]
 800162e:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001630:	2300      	movs	r3, #0
}
 8001632:	4618      	mov	r0, r3
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
	...

08001640 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	6039      	str	r1, [r7, #0]
 800164a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800164c:	2300      	movs	r3, #0
 800164e:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	2b01      	cmp	r3, #1
 8001654:	d124      	bne.n	80016a0 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8001656:	88fb      	ldrh	r3, [r7, #6]
 8001658:	b2db      	uxtb	r3, r3
 800165a:	22ff      	movs	r2, #255	@ 0xff
 800165c:	2104      	movs	r1, #4
 800165e:	4618      	mov	r0, r3
 8001660:	f000 f8ca 	bl	80017f8 <CODEC_IO_Write>
 8001664:	4603      	mov	r3, r0
 8001666:	461a      	mov	r2, r3
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	4413      	add	r3, r2
 800166c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 800166e:	88fb      	ldrh	r3, [r7, #6]
 8001670:	b2db      	uxtb	r3, r3
 8001672:	2201      	movs	r2, #1
 8001674:	2122      	movs	r1, #34	@ 0x22
 8001676:	4618      	mov	r0, r3
 8001678:	f000 f8be 	bl	80017f8 <CODEC_IO_Write>
 800167c:	4603      	mov	r3, r0
 800167e:	461a      	mov	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	4413      	add	r3, r2
 8001684:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8001686:	88fb      	ldrh	r3, [r7, #6]
 8001688:	b2db      	uxtb	r3, r3
 800168a:	2201      	movs	r2, #1
 800168c:	2123      	movs	r1, #35	@ 0x23
 800168e:	4618      	mov	r0, r3
 8001690:	f000 f8b2 	bl	80017f8 <CODEC_IO_Write>
 8001694:	4603      	mov	r3, r0
 8001696:	461a      	mov	r2, r3
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	4413      	add	r3, r2
 800169c:	60fb      	str	r3, [r7, #12]
 800169e:	e025      	b.n	80016ec <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 80016a0:	88fb      	ldrh	r3, [r7, #6]
 80016a2:	b2db      	uxtb	r3, r3
 80016a4:	2200      	movs	r2, #0
 80016a6:	2122      	movs	r1, #34	@ 0x22
 80016a8:	4618      	mov	r0, r3
 80016aa:	f000 f8a5 	bl	80017f8 <CODEC_IO_Write>
 80016ae:	4603      	mov	r3, r0
 80016b0:	461a      	mov	r2, r3
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	4413      	add	r3, r2
 80016b6:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 80016b8:	88fb      	ldrh	r3, [r7, #6]
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	2200      	movs	r2, #0
 80016be:	2123      	movs	r1, #35	@ 0x23
 80016c0:	4618      	mov	r0, r3
 80016c2:	f000 f899 	bl	80017f8 <CODEC_IO_Write>
 80016c6:	4603      	mov	r3, r0
 80016c8:	461a      	mov	r2, r3
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	4413      	add	r3, r2
 80016ce:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80016d0:	88fb      	ldrh	r3, [r7, #6]
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	4a08      	ldr	r2, [pc, #32]	@ (80016f8 <cs43l22_SetMute+0xb8>)
 80016d6:	7812      	ldrb	r2, [r2, #0]
 80016d8:	b2d2      	uxtb	r2, r2
 80016da:	2104      	movs	r1, #4
 80016dc:	4618      	mov	r0, r3
 80016de:	f000 f88b 	bl	80017f8 <CODEC_IO_Write>
 80016e2:	4603      	mov	r3, r0
 80016e4:	461a      	mov	r2, r3
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	4413      	add	r3, r2
 80016ea:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 80016ec:	68fb      	ldr	r3, [r7, #12]
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3710      	adds	r7, #16
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	20002190 	.word	0x20002190

080016fc <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	460a      	mov	r2, r1
 8001706:	80fb      	strh	r3, [r7, #6]
 8001708:	4613      	mov	r3, r2
 800170a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 800170c:	2300      	movs	r3, #0
 800170e:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001710:	797b      	ldrb	r3, [r7, #5]
 8001712:	3b01      	subs	r3, #1
 8001714:	2b03      	cmp	r3, #3
 8001716:	d84b      	bhi.n	80017b0 <cs43l22_SetOutputMode+0xb4>
 8001718:	a201      	add	r2, pc, #4	@ (adr r2, 8001720 <cs43l22_SetOutputMode+0x24>)
 800171a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800171e:	bf00      	nop
 8001720:	08001731 	.word	0x08001731
 8001724:	08001751 	.word	0x08001751
 8001728:	08001771 	.word	0x08001771
 800172c:	08001791 	.word	0x08001791
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8001730:	88fb      	ldrh	r3, [r7, #6]
 8001732:	b2db      	uxtb	r3, r3
 8001734:	22fa      	movs	r2, #250	@ 0xfa
 8001736:	2104      	movs	r1, #4
 8001738:	4618      	mov	r0, r3
 800173a:	f000 f85d 	bl	80017f8 <CODEC_IO_Write>
 800173e:	4603      	mov	r3, r0
 8001740:	461a      	mov	r2, r3
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	4413      	add	r3, r2
 8001746:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8001748:	4b24      	ldr	r3, [pc, #144]	@ (80017dc <cs43l22_SetOutputMode+0xe0>)
 800174a:	22fa      	movs	r2, #250	@ 0xfa
 800174c:	701a      	strb	r2, [r3, #0]
      break;
 800174e:	e03f      	b.n	80017d0 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8001750:	88fb      	ldrh	r3, [r7, #6]
 8001752:	b2db      	uxtb	r3, r3
 8001754:	22af      	movs	r2, #175	@ 0xaf
 8001756:	2104      	movs	r1, #4
 8001758:	4618      	mov	r0, r3
 800175a:	f000 f84d 	bl	80017f8 <CODEC_IO_Write>
 800175e:	4603      	mov	r3, r0
 8001760:	461a      	mov	r2, r3
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	4413      	add	r3, r2
 8001766:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8001768:	4b1c      	ldr	r3, [pc, #112]	@ (80017dc <cs43l22_SetOutputMode+0xe0>)
 800176a:	22af      	movs	r2, #175	@ 0xaf
 800176c:	701a      	strb	r2, [r3, #0]
      break;
 800176e:	e02f      	b.n	80017d0 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8001770:	88fb      	ldrh	r3, [r7, #6]
 8001772:	b2db      	uxtb	r3, r3
 8001774:	22aa      	movs	r2, #170	@ 0xaa
 8001776:	2104      	movs	r1, #4
 8001778:	4618      	mov	r0, r3
 800177a:	f000 f83d 	bl	80017f8 <CODEC_IO_Write>
 800177e:	4603      	mov	r3, r0
 8001780:	461a      	mov	r2, r3
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	4413      	add	r3, r2
 8001786:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8001788:	4b14      	ldr	r3, [pc, #80]	@ (80017dc <cs43l22_SetOutputMode+0xe0>)
 800178a:	22aa      	movs	r2, #170	@ 0xaa
 800178c:	701a      	strb	r2, [r3, #0]
      break;
 800178e:	e01f      	b.n	80017d0 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001790:	88fb      	ldrh	r3, [r7, #6]
 8001792:	b2db      	uxtb	r3, r3
 8001794:	2205      	movs	r2, #5
 8001796:	2104      	movs	r1, #4
 8001798:	4618      	mov	r0, r3
 800179a:	f000 f82d 	bl	80017f8 <CODEC_IO_Write>
 800179e:	4603      	mov	r3, r0
 80017a0:	461a      	mov	r2, r3
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	4413      	add	r3, r2
 80017a6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80017a8:	4b0c      	ldr	r3, [pc, #48]	@ (80017dc <cs43l22_SetOutputMode+0xe0>)
 80017aa:	2205      	movs	r2, #5
 80017ac:	701a      	strb	r2, [r3, #0]
      break;    
 80017ae:	e00f      	b.n	80017d0 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80017b0:	88fb      	ldrh	r3, [r7, #6]
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	2205      	movs	r2, #5
 80017b6:	2104      	movs	r1, #4
 80017b8:	4618      	mov	r0, r3
 80017ba:	f000 f81d 	bl	80017f8 <CODEC_IO_Write>
 80017be:	4603      	mov	r3, r0
 80017c0:	461a      	mov	r2, r3
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	4413      	add	r3, r2
 80017c6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80017c8:	4b04      	ldr	r3, [pc, #16]	@ (80017dc <cs43l22_SetOutputMode+0xe0>)
 80017ca:	2205      	movs	r2, #5
 80017cc:	701a      	strb	r2, [r3, #0]
      break;
 80017ce:	bf00      	nop
  }  
  return counter;
 80017d0:	68fb      	ldr	r3, [r7, #12]
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20002190 	.word	0x20002190

080017e0 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	4603      	mov	r3, r0
 80017e8:	80fb      	strh	r3, [r7, #6]
  return 0;
 80017ea:	2300      	movs	r3, #0
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr

080017f8 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	4603      	mov	r3, r0
 8001800:	71fb      	strb	r3, [r7, #7]
 8001802:	460b      	mov	r3, r1
 8001804:	71bb      	strb	r3, [r7, #6]
 8001806:	4613      	mov	r3, r2
 8001808:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 800180e:	797a      	ldrb	r2, [r7, #5]
 8001810:	79b9      	ldrb	r1, [r7, #6]
 8001812:	79fb      	ldrb	r3, [r7, #7]
 8001814:	4618      	mov	r0, r3
 8001816:	f000 fbb8 	bl	8001f8a <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	b2db      	uxtb	r3, r3
}
 800181e:	4618      	mov	r0, r3
 8001820:	3710      	adds	r7, #16
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}

08001826 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800182a:	f001 f86b 	bl	8002904 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800182e:	f000 f815 	bl	800185c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001832:	f000 f981 	bl	8001b38 <MX_GPIO_Init>
  MX_DMA_Init();
 8001836:	f000 f95f 	bl	8001af8 <MX_DMA_Init>
  MX_I2C1_Init();
 800183a:	f000 f8cb 	bl	80019d4 <MX_I2C1_Init>
  MX_I2S3_Init();
 800183e:	f000 f8f7 	bl	8001a30 <MX_I2S3_Init>
  MX_SPI1_Init();
 8001842:	f000 f923 	bl	8001a8c <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8001846:	f009 fd61 	bl	800b30c <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 800184a:	f000 f871 	bl	8001930 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	  App_Init(); // Uygulamayı başlat
 800184e:	f7ff fc1f 	bl	8001090 <App_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	  App_Loop(); // Melodiyi çal
 8001852:	f7ff fc51 	bl	80010f8 <App_Loop>
 8001856:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8001858:	4618      	mov	r0, r3
 800185a:	bd80      	pop	{r7, pc}

0800185c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b094      	sub	sp, #80	@ 0x50
 8001860:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001862:	f107 0320 	add.w	r3, r7, #32
 8001866:	2230      	movs	r2, #48	@ 0x30
 8001868:	2100      	movs	r1, #0
 800186a:	4618      	mov	r0, r3
 800186c:	f00a fa04 	bl	800bc78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001870:	f107 030c 	add.w	r3, r7, #12
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001880:	2300      	movs	r3, #0
 8001882:	60bb      	str	r3, [r7, #8]
 8001884:	4b28      	ldr	r3, [pc, #160]	@ (8001928 <SystemClock_Config+0xcc>)
 8001886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001888:	4a27      	ldr	r2, [pc, #156]	@ (8001928 <SystemClock_Config+0xcc>)
 800188a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800188e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001890:	4b25      	ldr	r3, [pc, #148]	@ (8001928 <SystemClock_Config+0xcc>)
 8001892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001894:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001898:	60bb      	str	r3, [r7, #8]
 800189a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800189c:	2300      	movs	r3, #0
 800189e:	607b      	str	r3, [r7, #4]
 80018a0:	4b22      	ldr	r3, [pc, #136]	@ (800192c <SystemClock_Config+0xd0>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a21      	ldr	r2, [pc, #132]	@ (800192c <SystemClock_Config+0xd0>)
 80018a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018aa:	6013      	str	r3, [r2, #0]
 80018ac:	4b1f      	ldr	r3, [pc, #124]	@ (800192c <SystemClock_Config+0xd0>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018b4:	607b      	str	r3, [r7, #4]
 80018b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018b8:	2301      	movs	r3, #1
 80018ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018c2:	2302      	movs	r3, #2
 80018c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018c6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80018cc:	2304      	movs	r3, #4
 80018ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80018d0:	2390      	movs	r3, #144	@ 0x90
 80018d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018d4:	2302      	movs	r3, #2
 80018d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80018d8:	2306      	movs	r3, #6
 80018da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018dc:	f107 0320 	add.w	r3, r7, #32
 80018e0:	4618      	mov	r0, r3
 80018e2:	f005 fc7f 	bl	80071e4 <HAL_RCC_OscConfig>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018ec:	f000 fa22 	bl	8001d34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018f0:	230f      	movs	r3, #15
 80018f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018f4:	2302      	movs	r3, #2
 80018f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018f8:	2300      	movs	r3, #0
 80018fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018fc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001900:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001902:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001906:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001908:	f107 030c 	add.w	r3, r7, #12
 800190c:	2104      	movs	r1, #4
 800190e:	4618      	mov	r0, r3
 8001910:	f005 fee0 	bl	80076d4 <HAL_RCC_ClockConfig>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800191a:	f000 fa0b 	bl	8001d34 <Error_Handler>
  }
}
 800191e:	bf00      	nop
 8001920:	3750      	adds	r7, #80	@ 0x50
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40023800 	.word	0x40023800
 800192c:	40007000 	.word	0x40007000

08001930 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001936:	463b      	mov	r3, r7
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	605a      	str	r2, [r3, #4]
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001942:	4b21      	ldr	r3, [pc, #132]	@ (80019c8 <MX_ADC1_Init+0x98>)
 8001944:	4a21      	ldr	r2, [pc, #132]	@ (80019cc <MX_ADC1_Init+0x9c>)
 8001946:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001948:	4b1f      	ldr	r3, [pc, #124]	@ (80019c8 <MX_ADC1_Init+0x98>)
 800194a:	2200      	movs	r2, #0
 800194c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800194e:	4b1e      	ldr	r3, [pc, #120]	@ (80019c8 <MX_ADC1_Init+0x98>)
 8001950:	2200      	movs	r2, #0
 8001952:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001954:	4b1c      	ldr	r3, [pc, #112]	@ (80019c8 <MX_ADC1_Init+0x98>)
 8001956:	2200      	movs	r2, #0
 8001958:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800195a:	4b1b      	ldr	r3, [pc, #108]	@ (80019c8 <MX_ADC1_Init+0x98>)
 800195c:	2201      	movs	r2, #1
 800195e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001960:	4b19      	ldr	r3, [pc, #100]	@ (80019c8 <MX_ADC1_Init+0x98>)
 8001962:	2200      	movs	r2, #0
 8001964:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001968:	4b17      	ldr	r3, [pc, #92]	@ (80019c8 <MX_ADC1_Init+0x98>)
 800196a:	2200      	movs	r2, #0
 800196c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800196e:	4b16      	ldr	r3, [pc, #88]	@ (80019c8 <MX_ADC1_Init+0x98>)
 8001970:	4a17      	ldr	r2, [pc, #92]	@ (80019d0 <MX_ADC1_Init+0xa0>)
 8001972:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001974:	4b14      	ldr	r3, [pc, #80]	@ (80019c8 <MX_ADC1_Init+0x98>)
 8001976:	2200      	movs	r2, #0
 8001978:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800197a:	4b13      	ldr	r3, [pc, #76]	@ (80019c8 <MX_ADC1_Init+0x98>)
 800197c:	2201      	movs	r2, #1
 800197e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001980:	4b11      	ldr	r3, [pc, #68]	@ (80019c8 <MX_ADC1_Init+0x98>)
 8001982:	2200      	movs	r2, #0
 8001984:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001988:	4b0f      	ldr	r3, [pc, #60]	@ (80019c8 <MX_ADC1_Init+0x98>)
 800198a:	2201      	movs	r2, #1
 800198c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800198e:	480e      	ldr	r0, [pc, #56]	@ (80019c8 <MX_ADC1_Init+0x98>)
 8001990:	f001 f84e 	bl	8002a30 <HAL_ADC_Init>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800199a:	f000 f9cb 	bl	8001d34 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800199e:	230b      	movs	r3, #11
 80019a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80019a2:	2301      	movs	r3, #1
 80019a4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80019a6:	2300      	movs	r3, #0
 80019a8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019aa:	463b      	mov	r3, r7
 80019ac:	4619      	mov	r1, r3
 80019ae:	4806      	ldr	r0, [pc, #24]	@ (80019c8 <MX_ADC1_Init+0x98>)
 80019b0:	f001 fa20 	bl	8002df4 <HAL_ADC_ConfigChannel>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80019ba:	f000 f9bb 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80019be:	bf00      	nop
 80019c0:	3710      	adds	r7, #16
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	20002194 	.word	0x20002194
 80019cc:	40012000 	.word	0x40012000
 80019d0:	0f000001 	.word	0x0f000001

080019d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019d8:	4b12      	ldr	r3, [pc, #72]	@ (8001a24 <MX_I2C1_Init+0x50>)
 80019da:	4a13      	ldr	r2, [pc, #76]	@ (8001a28 <MX_I2C1_Init+0x54>)
 80019dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80019de:	4b11      	ldr	r3, [pc, #68]	@ (8001a24 <MX_I2C1_Init+0x50>)
 80019e0:	4a12      	ldr	r2, [pc, #72]	@ (8001a2c <MX_I2C1_Init+0x58>)
 80019e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001a24 <MX_I2C1_Init+0x50>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001a24 <MX_I2C1_Init+0x50>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001a24 <MX_I2C1_Init+0x50>)
 80019f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001a24 <MX_I2C1_Init+0x50>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019fe:	4b09      	ldr	r3, [pc, #36]	@ (8001a24 <MX_I2C1_Init+0x50>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a04:	4b07      	ldr	r3, [pc, #28]	@ (8001a24 <MX_I2C1_Init+0x50>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a0a:	4b06      	ldr	r3, [pc, #24]	@ (8001a24 <MX_I2C1_Init+0x50>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a10:	4804      	ldr	r0, [pc, #16]	@ (8001a24 <MX_I2C1_Init+0x50>)
 8001a12:	f002 fb9f 	bl	8004154 <HAL_I2C_Init>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a1c:	f000 f98a 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	200021dc 	.word	0x200021dc
 8001a28:	40005400 	.word	0x40005400
 8001a2c:	000186a0 	.word	0x000186a0

08001a30 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2S3_Init 0 */
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */
  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001a34:	4b13      	ldr	r3, [pc, #76]	@ (8001a84 <MX_I2S3_Init+0x54>)
 8001a36:	4a14      	ldr	r2, [pc, #80]	@ (8001a88 <MX_I2S3_Init+0x58>)
 8001a38:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001a3a:	4b12      	ldr	r3, [pc, #72]	@ (8001a84 <MX_I2S3_Init+0x54>)
 8001a3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a40:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001a42:	4b10      	ldr	r3, [pc, #64]	@ (8001a84 <MX_I2S3_Init+0x54>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001a48:	4b0e      	ldr	r3, [pc, #56]	@ (8001a84 <MX_I2S3_Init+0x54>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a84 <MX_I2S3_Init+0x54>)
 8001a50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a54:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8001a56:	4b0b      	ldr	r3, [pc, #44]	@ (8001a84 <MX_I2S3_Init+0x54>)
 8001a58:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8001a5c:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001a5e:	4b09      	ldr	r3, [pc, #36]	@ (8001a84 <MX_I2S3_Init+0x54>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001a64:	4b07      	ldr	r3, [pc, #28]	@ (8001a84 <MX_I2S3_Init+0x54>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001a6a:	4b06      	ldr	r3, [pc, #24]	@ (8001a84 <MX_I2S3_Init+0x54>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001a70:	4804      	ldr	r0, [pc, #16]	@ (8001a84 <MX_I2S3_Init+0x54>)
 8001a72:	f003 fbd1 	bl	8005218 <HAL_I2S_Init>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001a7c:	f000 f95a 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */
  /* USER CODE END I2S3_Init 2 */

}
 8001a80:	bf00      	nop
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	20002230 	.word	0x20002230
 8001a88:	40003c00 	.word	0x40003c00

08001a8c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */
  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a90:	4b17      	ldr	r3, [pc, #92]	@ (8001af0 <MX_SPI1_Init+0x64>)
 8001a92:	4a18      	ldr	r2, [pc, #96]	@ (8001af4 <MX_SPI1_Init+0x68>)
 8001a94:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a96:	4b16      	ldr	r3, [pc, #88]	@ (8001af0 <MX_SPI1_Init+0x64>)
 8001a98:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a9c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a9e:	4b14      	ldr	r3, [pc, #80]	@ (8001af0 <MX_SPI1_Init+0x64>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001aa4:	4b12      	ldr	r3, [pc, #72]	@ (8001af0 <MX_SPI1_Init+0x64>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001aaa:	4b11      	ldr	r3, [pc, #68]	@ (8001af0 <MX_SPI1_Init+0x64>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8001af0 <MX_SPI1_Init+0x64>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8001af0 <MX_SPI1_Init+0x64>)
 8001ab8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001abc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001abe:	4b0c      	ldr	r3, [pc, #48]	@ (8001af0 <MX_SPI1_Init+0x64>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ac4:	4b0a      	ldr	r3, [pc, #40]	@ (8001af0 <MX_SPI1_Init+0x64>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001aca:	4b09      	ldr	r3, [pc, #36]	@ (8001af0 <MX_SPI1_Init+0x64>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ad0:	4b07      	ldr	r3, [pc, #28]	@ (8001af0 <MX_SPI1_Init+0x64>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001ad6:	4b06      	ldr	r3, [pc, #24]	@ (8001af0 <MX_SPI1_Init+0x64>)
 8001ad8:	220a      	movs	r2, #10
 8001ada:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001adc:	4804      	ldr	r0, [pc, #16]	@ (8001af0 <MX_SPI1_Init+0x64>)
 8001ade:	f006 f973 	bl	8007dc8 <HAL_SPI_Init>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001ae8:	f000 f924 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  /* USER CODE END SPI1_Init 2 */

}
 8001aec:	bf00      	nop
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	200022d8 	.word	0x200022d8
 8001af4:	40013000 	.word	0x40013000

08001af8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	607b      	str	r3, [r7, #4]
 8001b02:	4b0c      	ldr	r3, [pc, #48]	@ (8001b34 <MX_DMA_Init+0x3c>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b06:	4a0b      	ldr	r2, [pc, #44]	@ (8001b34 <MX_DMA_Init+0x3c>)
 8001b08:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b0e:	4b09      	ldr	r3, [pc, #36]	@ (8001b34 <MX_DMA_Init+0x3c>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b16:	607b      	str	r3, [r7, #4]
 8001b18:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	2010      	movs	r0, #16
 8001b20:	f001 fc61 	bl	80033e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001b24:	2010      	movs	r0, #16
 8001b26:	f001 fc7a 	bl	800341e <HAL_NVIC_EnableIRQ>

}
 8001b2a:	bf00      	nop
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	40023800 	.word	0x40023800

08001b38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b08c      	sub	sp, #48	@ 0x30
 8001b3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3e:	f107 031c 	add.w	r3, r7, #28
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]
 8001b48:	609a      	str	r2, [r3, #8]
 8001b4a:	60da      	str	r2, [r3, #12]
 8001b4c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b4e:	2300      	movs	r3, #0
 8001b50:	61bb      	str	r3, [r7, #24]
 8001b52:	4b72      	ldr	r3, [pc, #456]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b56:	4a71      	ldr	r2, [pc, #452]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001b58:	f043 0310 	orr.w	r3, r3, #16
 8001b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5e:	4b6f      	ldr	r3, [pc, #444]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b62:	f003 0310 	and.w	r3, r3, #16
 8001b66:	61bb      	str	r3, [r7, #24]
 8001b68:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	617b      	str	r3, [r7, #20]
 8001b6e:	4b6b      	ldr	r3, [pc, #428]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b72:	4a6a      	ldr	r2, [pc, #424]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001b74:	f043 0304 	orr.w	r3, r3, #4
 8001b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b7a:	4b68      	ldr	r3, [pc, #416]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7e:	f003 0304 	and.w	r3, r3, #4
 8001b82:	617b      	str	r3, [r7, #20]
 8001b84:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	613b      	str	r3, [r7, #16]
 8001b8a:	4b64      	ldr	r3, [pc, #400]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b8e:	4a63      	ldr	r2, [pc, #396]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001b90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b96:	4b61      	ldr	r3, [pc, #388]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b9e:	613b      	str	r3, [r7, #16]
 8001ba0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	60fb      	str	r3, [r7, #12]
 8001ba6:	4b5d      	ldr	r3, [pc, #372]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001baa:	4a5c      	ldr	r2, [pc, #368]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001bac:	f043 0301 	orr.w	r3, r3, #1
 8001bb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bb2:	4b5a      	ldr	r3, [pc, #360]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb6:	f003 0301 	and.w	r3, r3, #1
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60bb      	str	r3, [r7, #8]
 8001bc2:	4b56      	ldr	r3, [pc, #344]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc6:	4a55      	ldr	r2, [pc, #340]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001bc8:	f043 0302 	orr.w	r3, r3, #2
 8001bcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bce:	4b53      	ldr	r3, [pc, #332]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd2:	f003 0302 	and.w	r3, r3, #2
 8001bd6:	60bb      	str	r3, [r7, #8]
 8001bd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	607b      	str	r3, [r7, #4]
 8001bde:	4b4f      	ldr	r3, [pc, #316]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be2:	4a4e      	ldr	r2, [pc, #312]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001be4:	f043 0308 	orr.w	r3, r3, #8
 8001be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bea:	4b4c      	ldr	r3, [pc, #304]	@ (8001d1c <MX_GPIO_Init+0x1e4>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bee:	f003 0308 	and.w	r3, r3, #8
 8001bf2:	607b      	str	r3, [r7, #4]
 8001bf4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	2108      	movs	r1, #8
 8001bfa:	4849      	ldr	r0, [pc, #292]	@ (8001d20 <MX_GPIO_Init+0x1e8>)
 8001bfc:	f002 fa90 	bl	8004120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001c00:	2201      	movs	r2, #1
 8001c02:	2101      	movs	r1, #1
 8001c04:	4847      	ldr	r0, [pc, #284]	@ (8001d24 <MX_GPIO_Init+0x1ec>)
 8001c06:	f002 fa8b 	bl	8004120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001c10:	4845      	ldr	r0, [pc, #276]	@ (8001d28 <MX_GPIO_Init+0x1f0>)
 8001c12:	f002 fa85 	bl	8004120 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001c16:	2308      	movs	r3, #8
 8001c18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c22:	2300      	movs	r3, #0
 8001c24:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001c26:	f107 031c 	add.w	r3, r7, #28
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	483c      	ldr	r0, [pc, #240]	@ (8001d20 <MX_GPIO_Init+0x1e8>)
 8001c2e:	f001 ffdf 	bl	8003bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001c32:	2301      	movs	r3, #1
 8001c34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c36:	2301      	movs	r3, #1
 8001c38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001c42:	f107 031c 	add.w	r3, r7, #28
 8001c46:	4619      	mov	r1, r3
 8001c48:	4836      	ldr	r0, [pc, #216]	@ (8001d24 <MX_GPIO_Init+0x1ec>)
 8001c4a:	f001 ffd1 	bl	8003bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001c4e:	2308      	movs	r3, #8
 8001c50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c52:	2302      	movs	r3, #2
 8001c54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c56:	2300      	movs	r3, #0
 8001c58:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c5e:	2305      	movs	r3, #5
 8001c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001c62:	f107 031c 	add.w	r3, r7, #28
 8001c66:	4619      	mov	r1, r3
 8001c68:	482e      	ldr	r0, [pc, #184]	@ (8001d24 <MX_GPIO_Init+0x1ec>)
 8001c6a:	f001 ffc1 	bl	8003bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c72:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001c76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001c7c:	f107 031c 	add.w	r3, r7, #28
 8001c80:	4619      	mov	r1, r3
 8001c82:	482a      	ldr	r0, [pc, #168]	@ (8001d2c <MX_GPIO_Init+0x1f4>)
 8001c84:	f001 ffb4 	bl	8003bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001c88:	2304      	movs	r3, #4
 8001c8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c90:	2300      	movs	r3, #0
 8001c92:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001c94:	f107 031c 	add.w	r3, r7, #28
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4825      	ldr	r0, [pc, #148]	@ (8001d30 <MX_GPIO_Init+0x1f8>)
 8001c9c:	f001 ffa8 	bl	8003bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001ca0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ca4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001cb2:	2305      	movs	r3, #5
 8001cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001cb6:	f107 031c 	add.w	r3, r7, #28
 8001cba:	4619      	mov	r1, r3
 8001cbc:	481c      	ldr	r0, [pc, #112]	@ (8001d30 <MX_GPIO_Init+0x1f8>)
 8001cbe:	f001 ff97 	bl	8003bf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           PD4 */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001cc2:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001cc6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cd4:	f107 031c 	add.w	r3, r7, #28
 8001cd8:	4619      	mov	r1, r3
 8001cda:	4813      	ldr	r0, [pc, #76]	@ (8001d28 <MX_GPIO_Init+0x1f0>)
 8001cdc:	f001 ff88 	bl	8003bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001ce0:	2320      	movs	r3, #32
 8001ce2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001cec:	f107 031c 	add.w	r3, r7, #28
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	480d      	ldr	r0, [pc, #52]	@ (8001d28 <MX_GPIO_Init+0x1f0>)
 8001cf4:	f001 ff7c 	bl	8003bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001cfc:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001d00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001d06:	f107 031c 	add.w	r3, r7, #28
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4804      	ldr	r0, [pc, #16]	@ (8001d20 <MX_GPIO_Init+0x1e8>)
 8001d0e:	f001 ff6f 	bl	8003bf0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d12:	bf00      	nop
 8001d14:	3730      	adds	r7, #48	@ 0x30
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40023800 	.word	0x40023800
 8001d20:	40021000 	.word	0x40021000
 8001d24:	40020800 	.word	0x40020800
 8001d28:	40020c00 	.word	0x40020c00
 8001d2c:	40020000 	.word	0x40020000
 8001d30:	40020400 	.word	0x40020400

08001d34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8001d38:	bf00      	nop
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
	...

08001d44 <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8001d48:	480e      	ldr	r0, [pc, #56]	@ (8001d84 <I2Cx_Init+0x40>)
 8001d4a:	f002 fea3 	bl	8004a94 <HAL_I2C_GetState>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d114      	bne.n	8001d7e <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 8001d54:	4b0b      	ldr	r3, [pc, #44]	@ (8001d84 <I2Cx_Init+0x40>)
 8001d56:	4a0c      	ldr	r2, [pc, #48]	@ (8001d88 <I2Cx_Init+0x44>)
 8001d58:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d84 <I2Cx_Init+0x40>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 8001d60:	4b08      	ldr	r3, [pc, #32]	@ (8001d84 <I2Cx_Init+0x40>)
 8001d62:	2233      	movs	r2, #51	@ 0x33
 8001d64:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d66:	4b07      	ldr	r3, [pc, #28]	@ (8001d84 <I2Cx_Init+0x40>)
 8001d68:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d6c:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 8001d6e:	4b05      	ldr	r3, [pc, #20]	@ (8001d84 <I2Cx_Init+0x40>)
 8001d70:	4a06      	ldr	r2, [pc, #24]	@ (8001d8c <I2Cx_Init+0x48>)
 8001d72:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 8001d74:	f000 f876 	bl	8001e64 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8001d78:	4802      	ldr	r0, [pc, #8]	@ (8001d84 <I2Cx_Init+0x40>)
 8001d7a:	f002 f9eb 	bl	8004154 <HAL_I2C_Init>
  }
}
 8001d7e:	bf00      	nop
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20002330 	.word	0x20002330
 8001d88:	000186a0 	.word	0x000186a0
 8001d8c:	40005400 	.word	0x40005400

08001d90 <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b088      	sub	sp, #32
 8001d94:	af04      	add	r7, sp, #16
 8001d96:	4603      	mov	r3, r0
 8001d98:	71fb      	strb	r3, [r7, #7]
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	71bb      	strb	r3, [r7, #6]
 8001d9e:	4613      	mov	r3, r2
 8001da0:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8001da2:	2300      	movs	r3, #0
 8001da4:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8001da6:	79fb      	ldrb	r3, [r7, #7]
 8001da8:	b299      	uxth	r1, r3
 8001daa:	79bb      	ldrb	r3, [r7, #6]
 8001dac:	b29a      	uxth	r2, r3
 8001dae:	4b0c      	ldr	r3, [pc, #48]	@ (8001de0 <I2Cx_WriteData+0x50>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	9302      	str	r3, [sp, #8]
 8001db4:	2301      	movs	r3, #1
 8001db6:	9301      	str	r3, [sp, #4]
 8001db8:	1d7b      	adds	r3, r7, #5
 8001dba:	9300      	str	r3, [sp, #0]
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	4809      	ldr	r0, [pc, #36]	@ (8001de4 <I2Cx_WriteData+0x54>)
 8001dc0:	f002 fb3c 	bl	800443c <HAL_I2C_Mem_Write>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001dc8:	7bfb      	ldrb	r3, [r7, #15]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d003      	beq.n	8001dd6 <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001dce:	79fb      	ldrb	r3, [r7, #7]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f000 f837 	bl	8001e44 <I2Cx_Error>
  }
}
 8001dd6:	bf00      	nop
 8001dd8:	3710      	adds	r7, #16
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	20000038 	.word	0x20000038
 8001de4:	20002330 	.word	0x20002330

08001de8 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b088      	sub	sp, #32
 8001dec:	af04      	add	r7, sp, #16
 8001dee:	4603      	mov	r3, r0
 8001df0:	460a      	mov	r2, r1
 8001df2:	71fb      	strb	r3, [r7, #7]
 8001df4:	4613      	mov	r3, r2
 8001df6:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 8001e00:	79fb      	ldrb	r3, [r7, #7]
 8001e02:	b299      	uxth	r1, r3
 8001e04:	79bb      	ldrb	r3, [r7, #6]
 8001e06:	b29a      	uxth	r2, r3
 8001e08:	4b0c      	ldr	r3, [pc, #48]	@ (8001e3c <I2Cx_ReadData+0x54>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	9302      	str	r3, [sp, #8]
 8001e0e:	2301      	movs	r3, #1
 8001e10:	9301      	str	r3, [sp, #4]
 8001e12:	f107 030e 	add.w	r3, r7, #14
 8001e16:	9300      	str	r3, [sp, #0]
 8001e18:	2301      	movs	r3, #1
 8001e1a:	4809      	ldr	r0, [pc, #36]	@ (8001e40 <I2Cx_ReadData+0x58>)
 8001e1c:	f002 fc08 	bl	8004630 <HAL_I2C_Mem_Read>
 8001e20:	4603      	mov	r3, r0
 8001e22:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001e24:	7bfb      	ldrb	r3, [r7, #15]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d003      	beq.n	8001e32 <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001e2a:	79fb      	ldrb	r3, [r7, #7]
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f000 f809 	bl	8001e44 <I2Cx_Error>
  }
  return value;
 8001e32:	7bbb      	ldrb	r3, [r7, #14]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3710      	adds	r7, #16
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	20000038 	.word	0x20000038
 8001e40:	20002330 	.word	0x20002330

08001e44 <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 8001e4e:	4804      	ldr	r0, [pc, #16]	@ (8001e60 <I2Cx_Error+0x1c>)
 8001e50:	f002 fac4 	bl	80043dc <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 8001e54:	f7ff ff76 	bl	8001d44 <I2Cx_Init>
}
 8001e58:	bf00      	nop
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	20002330 	.word	0x20002330

08001e64 <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b088      	sub	sp, #32
 8001e68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60bb      	str	r3, [r7, #8]
 8001e6e:	4b25      	ldr	r3, [pc, #148]	@ (8001f04 <I2Cx_MspInit+0xa0>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e72:	4a24      	ldr	r2, [pc, #144]	@ (8001f04 <I2Cx_MspInit+0xa0>)
 8001e74:	f043 0302 	orr.w	r3, r3, #2
 8001e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e7a:	4b22      	ldr	r3, [pc, #136]	@ (8001f04 <I2Cx_MspInit+0xa0>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	60bb      	str	r3, [r7, #8]
 8001e84:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 8001e86:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001e8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e8c:	2312      	movs	r3, #18
 8001e8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001e90:	2302      	movs	r3, #2
 8001e92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001e98:	2304      	movs	r3, #4
 8001e9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 8001e9c:	f107 030c 	add.w	r3, r7, #12
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4819      	ldr	r0, [pc, #100]	@ (8001f08 <I2Cx_MspInit+0xa4>)
 8001ea4:	f001 fea4 	bl	8003bf0 <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	607b      	str	r3, [r7, #4]
 8001eac:	4b15      	ldr	r3, [pc, #84]	@ (8001f04 <I2Cx_MspInit+0xa0>)
 8001eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb0:	4a14      	ldr	r2, [pc, #80]	@ (8001f04 <I2Cx_MspInit+0xa0>)
 8001eb2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001eb6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eb8:	4b12      	ldr	r3, [pc, #72]	@ (8001f04 <I2Cx_MspInit+0xa0>)
 8001eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ec0:	607b      	str	r3, [r7, #4]
 8001ec2:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8001ec4:	4b0f      	ldr	r3, [pc, #60]	@ (8001f04 <I2Cx_MspInit+0xa0>)
 8001ec6:	6a1b      	ldr	r3, [r3, #32]
 8001ec8:	4a0e      	ldr	r2, [pc, #56]	@ (8001f04 <I2Cx_MspInit+0xa0>)
 8001eca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ece:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8001f04 <I2Cx_MspInit+0xa0>)
 8001ed2:	6a1b      	ldr	r3, [r3, #32]
 8001ed4:	4a0b      	ldr	r2, [pc, #44]	@ (8001f04 <I2Cx_MspInit+0xa0>)
 8001ed6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001eda:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8001edc:	2200      	movs	r2, #0
 8001ede:	2100      	movs	r1, #0
 8001ee0:	201f      	movs	r0, #31
 8001ee2:	f001 fa80 	bl	80033e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001ee6:	201f      	movs	r0, #31
 8001ee8:	f001 fa99 	bl	800341e <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8001eec:	2200      	movs	r2, #0
 8001eee:	2100      	movs	r1, #0
 8001ef0:	2020      	movs	r0, #32
 8001ef2:	f001 fa78 	bl	80033e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 8001ef6:	2020      	movs	r0, #32
 8001ef8:	f001 fa91 	bl	800341e <HAL_NVIC_EnableIRQ>
}
 8001efc:	bf00      	nop
 8001efe:	3720      	adds	r7, #32
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	40023800 	.word	0x40023800
 8001f08:	40020400 	.word	0x40020400

08001f0c <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8001f12:	2300      	movs	r3, #0
 8001f14:	603b      	str	r3, [r7, #0]
 8001f16:	4b17      	ldr	r3, [pc, #92]	@ (8001f74 <AUDIO_IO_Init+0x68>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1a:	4a16      	ldr	r2, [pc, #88]	@ (8001f74 <AUDIO_IO_Init+0x68>)
 8001f1c:	f043 0308 	orr.w	r3, r3, #8
 8001f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f22:	4b14      	ldr	r3, [pc, #80]	@ (8001f74 <AUDIO_IO_Init+0x68>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f26:	f003 0308 	and.w	r3, r3, #8
 8001f2a:	603b      	str	r3, [r7, #0]
 8001f2c:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 8001f2e:	2310      	movs	r3, #16
 8001f30:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f32:	2301      	movs	r3, #1
 8001f34:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001f36:	2302      	movs	r3, #2
 8001f38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 8001f3e:	1d3b      	adds	r3, r7, #4
 8001f40:	4619      	mov	r1, r3
 8001f42:	480d      	ldr	r0, [pc, #52]	@ (8001f78 <AUDIO_IO_Init+0x6c>)
 8001f44:	f001 fe54 	bl	8003bf0 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8001f48:	f7ff fefc 	bl	8001d44 <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	2110      	movs	r1, #16
 8001f50:	4809      	ldr	r0, [pc, #36]	@ (8001f78 <AUDIO_IO_Init+0x6c>)
 8001f52:	f002 f8e5 	bl	8004120 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001f56:	2005      	movs	r0, #5
 8001f58:	f000 fd46 	bl	80029e8 <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	2110      	movs	r1, #16
 8001f60:	4805      	ldr	r0, [pc, #20]	@ (8001f78 <AUDIO_IO_Init+0x6c>)
 8001f62:	f002 f8dd 	bl	8004120 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001f66:	2005      	movs	r0, #5
 8001f68:	f000 fd3e 	bl	80029e8 <HAL_Delay>
}
 8001f6c:	bf00      	nop
 8001f6e:	3718      	adds	r7, #24
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40023800 	.word	0x40023800
 8001f78:	40020c00 	.word	0x40020c00

08001f7c <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  
}
 8001f80:	bf00      	nop
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr

08001f8a <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001f8a:	b580      	push	{r7, lr}
 8001f8c:	b082      	sub	sp, #8
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	4603      	mov	r3, r0
 8001f92:	71fb      	strb	r3, [r7, #7]
 8001f94:	460b      	mov	r3, r1
 8001f96:	71bb      	strb	r3, [r7, #6]
 8001f98:	4613      	mov	r3, r2
 8001f9a:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8001f9c:	797a      	ldrb	r2, [r7, #5]
 8001f9e:	79b9      	ldrb	r1, [r7, #6]
 8001fa0:	79fb      	ldrb	r3, [r7, #7]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7ff fef4 	bl	8001d90 <I2Cx_WriteData>
}
 8001fa8:	bf00      	nop
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	460a      	mov	r2, r1
 8001fba:	71fb      	strb	r3, [r7, #7]
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8001fc0:	79ba      	ldrb	r2, [r7, #6]
 8001fc2:	79fb      	ldrb	r3, [r7, #7]
 8001fc4:	4611      	mov	r1, r2
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff ff0e 	bl	8001de8 <I2Cx_ReadData>
 8001fcc:	4603      	mov	r3, r0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
	...

08001fd8 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8001fd8:	b590      	push	{r4, r7, lr}
 8001fda:	b085      	sub	sp, #20
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	4603      	mov	r3, r0
 8001fe0:	603a      	str	r2, [r7, #0]
 8001fe2:	80fb      	strh	r3, [r7, #6]
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8001fec:	2200      	movs	r2, #0
 8001fee:	6839      	ldr	r1, [r7, #0]
 8001ff0:	481c      	ldr	r0, [pc, #112]	@ (8002064 <BSP_AUDIO_OUT_Init+0x8c>)
 8001ff2:	f000 f88d 	bl	8002110 <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 8001ff6:	4b1b      	ldr	r3, [pc, #108]	@ (8002064 <BSP_AUDIO_OUT_Init+0x8c>)
 8001ff8:	4a1b      	ldr	r2, [pc, #108]	@ (8002068 <BSP_AUDIO_OUT_Init+0x90>)
 8001ffa:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8001ffc:	4819      	ldr	r0, [pc, #100]	@ (8002064 <BSP_AUDIO_OUT_Init+0x8c>)
 8001ffe:	f003 fafb 	bl	80055f8 <HAL_I2S_GetState>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d103      	bne.n	8002010 <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8002008:	2100      	movs	r1, #0
 800200a:	4816      	ldr	r0, [pc, #88]	@ (8002064 <BSP_AUDIO_OUT_Init+0x8c>)
 800200c:	f000 f8da 	bl	80021c4 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 8002010:	6838      	ldr	r0, [r7, #0]
 8002012:	f000 f99f 	bl	8002354 <I2S3_Init>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 8002020:	7bfb      	ldrb	r3, [r7, #15]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d10e      	bne.n	8002044 <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retrieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 8002026:	4b11      	ldr	r3, [pc, #68]	@ (800206c <BSP_AUDIO_OUT_Init+0x94>)
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	2094      	movs	r0, #148	@ 0x94
 800202c:	4798      	blx	r3
 800202e:	4603      	mov	r3, r0
 8002030:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8002034:	2be0      	cmp	r3, #224	@ 0xe0
 8002036:	d103      	bne.n	8002040 <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8002038:	4b0d      	ldr	r3, [pc, #52]	@ (8002070 <BSP_AUDIO_OUT_Init+0x98>)
 800203a:	4a0c      	ldr	r2, [pc, #48]	@ (800206c <BSP_AUDIO_OUT_Init+0x94>)
 800203c:	601a      	str	r2, [r3, #0]
 800203e:	e001      	b.n	8002044 <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8002044:	7bfb      	ldrb	r3, [r7, #15]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d107      	bne.n	800205a <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 800204a:	4b09      	ldr	r3, [pc, #36]	@ (8002070 <BSP_AUDIO_OUT_Init+0x98>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681c      	ldr	r4, [r3, #0]
 8002050:	797a      	ldrb	r2, [r7, #5]
 8002052:	88f9      	ldrh	r1, [r7, #6]
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	2094      	movs	r0, #148	@ 0x94
 8002058:	47a0      	blx	r4
  }
  
  return ret;
 800205a:	7bfb      	ldrb	r3, [r7, #15]
}
 800205c:	4618      	mov	r0, r3
 800205e:	3714      	adds	r7, #20
 8002060:	46bd      	mov	sp, r7
 8002062:	bd90      	pop	{r4, r7, pc}
 8002064:	20002388 	.word	0x20002388
 8002068:	40003c00 	.word	0x40003c00
 800206c:	20000004 	.word	0x20000004
 8002070:	20002384 	.word	0x20002384

08002074 <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 800207e:	4b10      	ldr	r3, [pc, #64]	@ (80020c0 <BSP_AUDIO_OUT_Play+0x4c>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	683a      	ldr	r2, [r7, #0]
 8002086:	b292      	uxth	r2, r2
 8002088:	6879      	ldr	r1, [r7, #4]
 800208a:	2094      	movs	r0, #148	@ 0x94
 800208c:	4798      	blx	r3
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e00f      	b.n	80020b8 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800209e:	d203      	bcs.n	80020a8 <BSP_AUDIO_OUT_Play+0x34>
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	085b      	lsrs	r3, r3, #1
 80020a4:	b29b      	uxth	r3, r3
 80020a6:	e001      	b.n	80020ac <BSP_AUDIO_OUT_Play+0x38>
 80020a8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020ac:	461a      	mov	r2, r3
 80020ae:	6879      	ldr	r1, [r7, #4]
 80020b0:	4804      	ldr	r0, [pc, #16]	@ (80020c4 <BSP_AUDIO_OUT_Play+0x50>)
 80020b2:	f003 f9f1 	bl	8005498 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80020b6:	2300      	movs	r3, #0
  }
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3708      	adds	r7, #8
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	20002384 	.word	0x20002384
 80020c4:	20002388 	.word	0x20002388

080020c8 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a04      	ldr	r2, [pc, #16]	@ (80020e8 <HAL_I2S_TxCpltCallback+0x20>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d101      	bne.n	80020de <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 80020da:	f7fe ffad 	bl	8001038 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 80020de:	bf00      	nop
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40003c00 	.word	0x40003c00

080020ec <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a04      	ldr	r2, [pc, #16]	@ (800210c <HAL_I2S_TxHalfCpltCallback+0x20>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d101      	bne.n	8002102 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 80020fe:	f7fe ff71 	bl	8000fe4 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 8002102:	bf00      	nop
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	40003c00 	.word	0x40003c00

08002110 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 8002110:	b580      	push	{r7, lr}
 8002112:	b08a      	sub	sp, #40	@ 0x28
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 800211c:	2300      	movs	r3, #0
 800211e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002122:	23ff      	movs	r3, #255	@ 0xff
 8002124:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  
  for(index = 0; index < 8; index++)
 8002128:	2300      	movs	r3, #0
 800212a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800212e:	e010      	b.n	8002152 <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 8002130:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002134:	4a20      	ldr	r2, [pc, #128]	@ (80021b8 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 8002136:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800213a:	68ba      	ldr	r2, [r7, #8]
 800213c:	429a      	cmp	r2, r3
 800213e:	d103      	bne.n	8002148 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 8002140:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002144:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  for(index = 0; index < 8; index++)
 8002148:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800214c:	3301      	adds	r3, #1
 800214e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002152:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002156:	2b07      	cmp	r3, #7
 8002158:	d9ea      	bls.n	8002130 <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 800215a:	f107 0314 	add.w	r3, r7, #20
 800215e:	4618      	mov	r0, r3
 8002160:	f005 fda6 	bl	8007cb0 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8002164:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002168:	f003 0307 	and.w	r3, r3, #7
 800216c:	2b00      	cmp	r3, #0
 800216e:	d113      	bne.n	8002198 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002170:	2301      	movs	r3, #1
 8002172:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8002174:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002178:	4a10      	ldr	r2, [pc, #64]	@ (80021bc <BSP_AUDIO_OUT_ClockConfig+0xac>)
 800217a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800217e:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8002180:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002184:	4a0e      	ldr	r2, [pc, #56]	@ (80021c0 <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 8002186:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800218a:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 800218c:	f107 0314 	add.w	r3, r7, #20
 8002190:	4618      	mov	r0, r3
 8002192:	f005 fcab 	bl	8007aec <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8002196:	e00b      	b.n	80021b0 <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002198:	2301      	movs	r3, #1
 800219a:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 800219c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80021a0:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 80021a2:	2303      	movs	r3, #3
 80021a4:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80021a6:	f107 0314 	add.w	r3, r7, #20
 80021aa:	4618      	mov	r0, r3
 80021ac:	f005 fc9e 	bl	8007aec <HAL_RCCEx_PeriphCLKConfig>
}
 80021b0:	bf00      	nop
 80021b2:	3728      	adds	r7, #40	@ 0x28
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	0800c7c8 	.word	0x0800c7c8
 80021bc:	0800c7e8 	.word	0x0800c7e8
 80021c0:	0800c808 	.word	0x0800c808

080021c4 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b08c      	sub	sp, #48	@ 0x30
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 80021ce:	2300      	movs	r3, #0
 80021d0:	61bb      	str	r3, [r7, #24]
 80021d2:	4b56      	ldr	r3, [pc, #344]	@ (800232c <BSP_AUDIO_OUT_MspInit+0x168>)
 80021d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d6:	4a55      	ldr	r2, [pc, #340]	@ (800232c <BSP_AUDIO_OUT_MspInit+0x168>)
 80021d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80021de:	4b53      	ldr	r3, [pc, #332]	@ (800232c <BSP_AUDIO_OUT_MspInit+0x168>)
 80021e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021e6:	61bb      	str	r3, [r7, #24]
 80021e8:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	617b      	str	r3, [r7, #20]
 80021ee:	4b4f      	ldr	r3, [pc, #316]	@ (800232c <BSP_AUDIO_OUT_MspInit+0x168>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f2:	4a4e      	ldr	r2, [pc, #312]	@ (800232c <BSP_AUDIO_OUT_MspInit+0x168>)
 80021f4:	f043 0304 	orr.w	r3, r3, #4
 80021f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021fa:	4b4c      	ldr	r3, [pc, #304]	@ (800232c <BSP_AUDIO_OUT_MspInit+0x168>)
 80021fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fe:	f003 0304 	and.w	r3, r3, #4
 8002202:	617b      	str	r3, [r7, #20]
 8002204:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	613b      	str	r3, [r7, #16]
 800220a:	4b48      	ldr	r3, [pc, #288]	@ (800232c <BSP_AUDIO_OUT_MspInit+0x168>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220e:	4a47      	ldr	r2, [pc, #284]	@ (800232c <BSP_AUDIO_OUT_MspInit+0x168>)
 8002210:	f043 0301 	orr.w	r3, r3, #1
 8002214:	6313      	str	r3, [r2, #48]	@ 0x30
 8002216:	4b45      	ldr	r3, [pc, #276]	@ (800232c <BSP_AUDIO_OUT_MspInit+0x168>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221a:	f003 0301 	and.w	r3, r3, #1
 800221e:	613b      	str	r3, [r7, #16]
 8002220:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 8002222:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002226:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8002228:	2302      	movs	r3, #2
 800222a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 800222c:	2300      	movs	r3, #0
 800222e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 8002230:	2302      	movs	r3, #2
 8002232:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8002234:	2306      	movs	r3, #6
 8002236:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8002238:	f107 031c 	add.w	r3, r7, #28
 800223c:	4619      	mov	r1, r3
 800223e:	483c      	ldr	r0, [pc, #240]	@ (8002330 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8002240:	f001 fcd6 	bl	8003bf0 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8002244:	2310      	movs	r3, #16
 8002246:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8002248:	f107 031c 	add.w	r3, r7, #28
 800224c:	4619      	mov	r1, r3
 800224e:	4839      	ldr	r0, [pc, #228]	@ (8002334 <BSP_AUDIO_OUT_MspInit+0x170>)
 8002250:	f001 fcce 	bl	8003bf0 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8002254:	2300      	movs	r3, #0
 8002256:	60fb      	str	r3, [r7, #12]
 8002258:	4b34      	ldr	r3, [pc, #208]	@ (800232c <BSP_AUDIO_OUT_MspInit+0x168>)
 800225a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225c:	4a33      	ldr	r2, [pc, #204]	@ (800232c <BSP_AUDIO_OUT_MspInit+0x168>)
 800225e:	f043 0304 	orr.w	r3, r3, #4
 8002262:	6313      	str	r3, [r2, #48]	@ 0x30
 8002264:	4b31      	ldr	r3, [pc, #196]	@ (800232c <BSP_AUDIO_OUT_MspInit+0x168>)
 8002266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002268:	f003 0304 	and.w	r3, r3, #4
 800226c:	60fb      	str	r3, [r7, #12]
 800226e:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 8002270:	2380      	movs	r3, #128	@ 0x80
 8002272:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8002274:	f107 031c 	add.w	r3, r7, #28
 8002278:	4619      	mov	r1, r3
 800227a:	482d      	ldr	r0, [pc, #180]	@ (8002330 <BSP_AUDIO_OUT_MspInit+0x16c>)
 800227c:	f001 fcb8 	bl	8003bf0 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 8002280:	2300      	movs	r3, #0
 8002282:	60bb      	str	r3, [r7, #8]
 8002284:	4b29      	ldr	r3, [pc, #164]	@ (800232c <BSP_AUDIO_OUT_MspInit+0x168>)
 8002286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002288:	4a28      	ldr	r2, [pc, #160]	@ (800232c <BSP_AUDIO_OUT_MspInit+0x168>)
 800228a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800228e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002290:	4b26      	ldr	r3, [pc, #152]	@ (800232c <BSP_AUDIO_OUT_MspInit+0x168>)
 8002292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002294:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002298:	60bb      	str	r3, [r7, #8]
 800229a:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a25      	ldr	r2, [pc, #148]	@ (8002338 <BSP_AUDIO_OUT_MspInit+0x174>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d136      	bne.n	8002314 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 80022a6:	4b25      	ldr	r3, [pc, #148]	@ (800233c <BSP_AUDIO_OUT_MspInit+0x178>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 80022ac:	4b23      	ldr	r3, [pc, #140]	@ (800233c <BSP_AUDIO_OUT_MspInit+0x178>)
 80022ae:	2240      	movs	r2, #64	@ 0x40
 80022b0:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80022b2:	4b22      	ldr	r3, [pc, #136]	@ (800233c <BSP_AUDIO_OUT_MspInit+0x178>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 80022b8:	4b20      	ldr	r3, [pc, #128]	@ (800233c <BSP_AUDIO_OUT_MspInit+0x178>)
 80022ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022be:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 80022c0:	4b1e      	ldr	r3, [pc, #120]	@ (800233c <BSP_AUDIO_OUT_MspInit+0x178>)
 80022c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80022c6:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 80022c8:	4b1c      	ldr	r3, [pc, #112]	@ (800233c <BSP_AUDIO_OUT_MspInit+0x178>)
 80022ca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022ce:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 80022d0:	4b1a      	ldr	r3, [pc, #104]	@ (800233c <BSP_AUDIO_OUT_MspInit+0x178>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 80022d6:	4b19      	ldr	r3, [pc, #100]	@ (800233c <BSP_AUDIO_OUT_MspInit+0x178>)
 80022d8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80022dc:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 80022de:	4b17      	ldr	r3, [pc, #92]	@ (800233c <BSP_AUDIO_OUT_MspInit+0x178>)
 80022e0:	2204      	movs	r2, #4
 80022e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80022e4:	4b15      	ldr	r3, [pc, #84]	@ (800233c <BSP_AUDIO_OUT_MspInit+0x178>)
 80022e6:	2203      	movs	r2, #3
 80022e8:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80022ea:	4b14      	ldr	r3, [pc, #80]	@ (800233c <BSP_AUDIO_OUT_MspInit+0x178>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80022f0:	4b12      	ldr	r3, [pc, #72]	@ (800233c <BSP_AUDIO_OUT_MspInit+0x178>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 80022f6:	4b11      	ldr	r3, [pc, #68]	@ (800233c <BSP_AUDIO_OUT_MspInit+0x178>)
 80022f8:	4a11      	ldr	r2, [pc, #68]	@ (8002340 <BSP_AUDIO_OUT_MspInit+0x17c>)
 80022fa:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a0f      	ldr	r2, [pc, #60]	@ (800233c <BSP_AUDIO_OUT_MspInit+0x178>)
 8002300:	639a      	str	r2, [r3, #56]	@ 0x38
 8002302:	4a0e      	ldr	r2, [pc, #56]	@ (800233c <BSP_AUDIO_OUT_MspInit+0x178>)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8002308:	480c      	ldr	r0, [pc, #48]	@ (800233c <BSP_AUDIO_OUT_MspInit+0x178>)
 800230a:	f001 f951 	bl	80035b0 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 800230e:	480b      	ldr	r0, [pc, #44]	@ (800233c <BSP_AUDIO_OUT_MspInit+0x178>)
 8002310:	f001 f8a0 	bl	8003454 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8002314:	2200      	movs	r2, #0
 8002316:	210e      	movs	r1, #14
 8002318:	202f      	movs	r0, #47	@ 0x2f
 800231a:	f001 f864 	bl	80033e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 800231e:	202f      	movs	r0, #47	@ 0x2f
 8002320:	f001 f87d 	bl	800341e <HAL_NVIC_EnableIRQ>
}
 8002324:	bf00      	nop
 8002326:	3730      	adds	r7, #48	@ 0x30
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	40023800 	.word	0x40023800
 8002330:	40020800 	.word	0x40020800
 8002334:	40020000 	.word	0x40020000
 8002338:	40003c00 	.word	0x40003c00
 800233c:	200023d0 	.word	0x200023d0
 8002340:	400260b8 	.word	0x400260b8

08002344 <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
}
 8002348:	bf00      	nop
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
	...

08002354 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 800235c:	4b17      	ldr	r3, [pc, #92]	@ (80023bc <I2S3_Init+0x68>)
 800235e:	4a18      	ldr	r2, [pc, #96]	@ (80023c0 <I2S3_Init+0x6c>)
 8002360:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 8002362:	4b16      	ldr	r3, [pc, #88]	@ (80023bc <I2S3_Init+0x68>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	69da      	ldr	r2, [r3, #28]
 8002368:	4b14      	ldr	r3, [pc, #80]	@ (80023bc <I2S3_Init+0x68>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002370:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 8002372:	4a12      	ldr	r2, [pc, #72]	@ (80023bc <I2S3_Init+0x68>)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8002378:	4b10      	ldr	r3, [pc, #64]	@ (80023bc <I2S3_Init+0x68>)
 800237a:	2200      	movs	r2, #0
 800237c:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 800237e:	4b0f      	ldr	r3, [pc, #60]	@ (80023bc <I2S3_Init+0x68>)
 8002380:	2200      	movs	r2, #0
 8002382:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8002384:	4b0d      	ldr	r3, [pc, #52]	@ (80023bc <I2S3_Init+0x68>)
 8002386:	2200      	movs	r2, #0
 8002388:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 800238a:	4b0c      	ldr	r3, [pc, #48]	@ (80023bc <I2S3_Init+0x68>)
 800238c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002390:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8002392:	4b0a      	ldr	r3, [pc, #40]	@ (80023bc <I2S3_Init+0x68>)
 8002394:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002398:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 800239a:	4b08      	ldr	r3, [pc, #32]	@ (80023bc <I2S3_Init+0x68>)
 800239c:	2200      	movs	r2, #0
 800239e:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 80023a0:	4806      	ldr	r0, [pc, #24]	@ (80023bc <I2S3_Init+0x68>)
 80023a2:	f002 ff39 	bl	8005218 <HAL_I2S_Init>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e000      	b.n	80023b2 <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 80023b0:	2300      	movs	r3, #0
  }
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	20002388 	.word	0x20002388
 80023c0:	40003c00 	.word	0x40003c00

080023c4 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 80023cc:	f000 f804 	bl	80023d8 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 80023d0:	bf00      	nop
 80023d2:	3708      	adds	r7, #8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 80023e6:	b480      	push	{r7}
 80023e8:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 80023ea:	bf00      	nop
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a07      	ldr	r2, [pc, #28]	@ (8002420 <HAL_I2S_ErrorCallback+0x2c>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d101      	bne.n	800240a <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8002406:	f7ff ff9d 	bl	8002344 <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a05      	ldr	r2, [pc, #20]	@ (8002424 <HAL_I2S_ErrorCallback+0x30>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d101      	bne.n	8002418 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 8002414:	f7ff ffe7 	bl	80023e6 <BSP_AUDIO_IN_Error_Callback>
  }
}
 8002418:	bf00      	nop
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	40003c00 	.word	0x40003c00
 8002424:	40003800 	.word	0x40003800

08002428 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	607b      	str	r3, [r7, #4]
 8002432:	4b10      	ldr	r3, [pc, #64]	@ (8002474 <HAL_MspInit+0x4c>)
 8002434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002436:	4a0f      	ldr	r2, [pc, #60]	@ (8002474 <HAL_MspInit+0x4c>)
 8002438:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800243c:	6453      	str	r3, [r2, #68]	@ 0x44
 800243e:	4b0d      	ldr	r3, [pc, #52]	@ (8002474 <HAL_MspInit+0x4c>)
 8002440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002442:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002446:	607b      	str	r3, [r7, #4]
 8002448:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	603b      	str	r3, [r7, #0]
 800244e:	4b09      	ldr	r3, [pc, #36]	@ (8002474 <HAL_MspInit+0x4c>)
 8002450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002452:	4a08      	ldr	r2, [pc, #32]	@ (8002474 <HAL_MspInit+0x4c>)
 8002454:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002458:	6413      	str	r3, [r2, #64]	@ 0x40
 800245a:	4b06      	ldr	r3, [pc, #24]	@ (8002474 <HAL_MspInit+0x4c>)
 800245c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002462:	603b      	str	r3, [r7, #0]
 8002464:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002466:	2007      	movs	r0, #7
 8002468:	f000 ffb2 	bl	80033d0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800246c:	bf00      	nop
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40023800 	.word	0x40023800

08002478 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b08a      	sub	sp, #40	@ 0x28
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002480:	f107 0314 	add.w	r3, r7, #20
 8002484:	2200      	movs	r2, #0
 8002486:	601a      	str	r2, [r3, #0]
 8002488:	605a      	str	r2, [r3, #4]
 800248a:	609a      	str	r2, [r3, #8]
 800248c:	60da      	str	r2, [r3, #12]
 800248e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a17      	ldr	r2, [pc, #92]	@ (80024f4 <HAL_ADC_MspInit+0x7c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d127      	bne.n	80024ea <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800249a:	2300      	movs	r3, #0
 800249c:	613b      	str	r3, [r7, #16]
 800249e:	4b16      	ldr	r3, [pc, #88]	@ (80024f8 <HAL_ADC_MspInit+0x80>)
 80024a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024a2:	4a15      	ldr	r2, [pc, #84]	@ (80024f8 <HAL_ADC_MspInit+0x80>)
 80024a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80024aa:	4b13      	ldr	r3, [pc, #76]	@ (80024f8 <HAL_ADC_MspInit+0x80>)
 80024ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024b2:	613b      	str	r3, [r7, #16]
 80024b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024b6:	2300      	movs	r3, #0
 80024b8:	60fb      	str	r3, [r7, #12]
 80024ba:	4b0f      	ldr	r3, [pc, #60]	@ (80024f8 <HAL_ADC_MspInit+0x80>)
 80024bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024be:	4a0e      	ldr	r2, [pc, #56]	@ (80024f8 <HAL_ADC_MspInit+0x80>)
 80024c0:	f043 0304 	orr.w	r3, r3, #4
 80024c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024c6:	4b0c      	ldr	r3, [pc, #48]	@ (80024f8 <HAL_ADC_MspInit+0x80>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ca:	f003 0304 	and.w	r3, r3, #4
 80024ce:	60fb      	str	r3, [r7, #12]
 80024d0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80024d2:	2302      	movs	r3, #2
 80024d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024d6:	2303      	movs	r3, #3
 80024d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024da:	2300      	movs	r3, #0
 80024dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024de:	f107 0314 	add.w	r3, r7, #20
 80024e2:	4619      	mov	r1, r3
 80024e4:	4805      	ldr	r0, [pc, #20]	@ (80024fc <HAL_ADC_MspInit+0x84>)
 80024e6:	f001 fb83 	bl	8003bf0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80024ea:	bf00      	nop
 80024ec:	3728      	adds	r7, #40	@ 0x28
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	40012000 	.word	0x40012000
 80024f8:	40023800 	.word	0x40023800
 80024fc:	40020800 	.word	0x40020800

08002500 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b08a      	sub	sp, #40	@ 0x28
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002508:	f107 0314 	add.w	r3, r7, #20
 800250c:	2200      	movs	r2, #0
 800250e:	601a      	str	r2, [r3, #0]
 8002510:	605a      	str	r2, [r3, #4]
 8002512:	609a      	str	r2, [r3, #8]
 8002514:	60da      	str	r2, [r3, #12]
 8002516:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a19      	ldr	r2, [pc, #100]	@ (8002584 <HAL_I2C_MspInit+0x84>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d12c      	bne.n	800257c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	613b      	str	r3, [r7, #16]
 8002526:	4b18      	ldr	r3, [pc, #96]	@ (8002588 <HAL_I2C_MspInit+0x88>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252a:	4a17      	ldr	r2, [pc, #92]	@ (8002588 <HAL_I2C_MspInit+0x88>)
 800252c:	f043 0302 	orr.w	r3, r3, #2
 8002530:	6313      	str	r3, [r2, #48]	@ 0x30
 8002532:	4b15      	ldr	r3, [pc, #84]	@ (8002588 <HAL_I2C_MspInit+0x88>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002536:	f003 0302 	and.w	r3, r3, #2
 800253a:	613b      	str	r3, [r7, #16]
 800253c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800253e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002542:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002544:	2312      	movs	r3, #18
 8002546:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002548:	2301      	movs	r3, #1
 800254a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254c:	2300      	movs	r3, #0
 800254e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002550:	2304      	movs	r3, #4
 8002552:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002554:	f107 0314 	add.w	r3, r7, #20
 8002558:	4619      	mov	r1, r3
 800255a:	480c      	ldr	r0, [pc, #48]	@ (800258c <HAL_I2C_MspInit+0x8c>)
 800255c:	f001 fb48 	bl	8003bf0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002560:	2300      	movs	r3, #0
 8002562:	60fb      	str	r3, [r7, #12]
 8002564:	4b08      	ldr	r3, [pc, #32]	@ (8002588 <HAL_I2C_MspInit+0x88>)
 8002566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002568:	4a07      	ldr	r2, [pc, #28]	@ (8002588 <HAL_I2C_MspInit+0x88>)
 800256a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800256e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002570:	4b05      	ldr	r3, [pc, #20]	@ (8002588 <HAL_I2C_MspInit+0x88>)
 8002572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002574:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002578:	60fb      	str	r3, [r7, #12]
 800257a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800257c:	bf00      	nop
 800257e:	3728      	adds	r7, #40	@ 0x28
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	40005400 	.word	0x40005400
 8002588:	40023800 	.word	0x40023800
 800258c:	40020400 	.word	0x40020400

08002590 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a0a      	ldr	r2, [pc, #40]	@ (80025c8 <HAL_I2C_MspDeInit+0x38>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d10e      	bne.n	80025c0 <HAL_I2C_MspDeInit+0x30>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80025a2:	4b0a      	ldr	r3, [pc, #40]	@ (80025cc <HAL_I2C_MspDeInit+0x3c>)
 80025a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a6:	4a09      	ldr	r2, [pc, #36]	@ (80025cc <HAL_I2C_MspDeInit+0x3c>)
 80025a8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80025ac:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 80025ae:	2140      	movs	r1, #64	@ 0x40
 80025b0:	4807      	ldr	r0, [pc, #28]	@ (80025d0 <HAL_I2C_MspDeInit+0x40>)
 80025b2:	f001 fcb9 	bl	8003f28 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 80025b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80025ba:	4805      	ldr	r0, [pc, #20]	@ (80025d0 <HAL_I2C_MspDeInit+0x40>)
 80025bc:	f001 fcb4 	bl	8003f28 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80025c0:	bf00      	nop
 80025c2:	3708      	adds	r7, #8
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40005400 	.word	0x40005400
 80025cc:	40023800 	.word	0x40023800
 80025d0:	40020400 	.word	0x40020400

080025d4 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b08e      	sub	sp, #56	@ 0x38
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025e0:	2200      	movs	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	605a      	str	r2, [r3, #4]
 80025e6:	609a      	str	r2, [r3, #8]
 80025e8:	60da      	str	r2, [r3, #12]
 80025ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025ec:	f107 0314 	add.w	r3, r7, #20
 80025f0:	2200      	movs	r2, #0
 80025f2:	601a      	str	r2, [r3, #0]
 80025f4:	605a      	str	r2, [r3, #4]
 80025f6:	609a      	str	r2, [r3, #8]
 80025f8:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a52      	ldr	r2, [pc, #328]	@ (8002748 <HAL_I2S_MspInit+0x174>)
 8002600:	4293      	cmp	r3, r2
 8002602:	f040 809d 	bne.w	8002740 <HAL_I2S_MspInit+0x16c>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002606:	2301      	movs	r3, #1
 8002608:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 129;
 800260a:	2381      	movs	r3, #129	@ 0x81
 800260c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 3;
 800260e:	2303      	movs	r3, #3
 8002610:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002612:	f107 0314 	add.w	r3, r7, #20
 8002616:	4618      	mov	r0, r3
 8002618:	f005 fa68 	bl	8007aec <HAL_RCCEx_PeriphCLKConfig>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8002622:	f7ff fb87 	bl	8001d34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002626:	2300      	movs	r3, #0
 8002628:	613b      	str	r3, [r7, #16]
 800262a:	4b48      	ldr	r3, [pc, #288]	@ (800274c <HAL_I2S_MspInit+0x178>)
 800262c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262e:	4a47      	ldr	r2, [pc, #284]	@ (800274c <HAL_I2S_MspInit+0x178>)
 8002630:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002634:	6413      	str	r3, [r2, #64]	@ 0x40
 8002636:	4b45      	ldr	r3, [pc, #276]	@ (800274c <HAL_I2S_MspInit+0x178>)
 8002638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800263e:	613b      	str	r3, [r7, #16]
 8002640:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002642:	2300      	movs	r3, #0
 8002644:	60fb      	str	r3, [r7, #12]
 8002646:	4b41      	ldr	r3, [pc, #260]	@ (800274c <HAL_I2S_MspInit+0x178>)
 8002648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264a:	4a40      	ldr	r2, [pc, #256]	@ (800274c <HAL_I2S_MspInit+0x178>)
 800264c:	f043 0301 	orr.w	r3, r3, #1
 8002650:	6313      	str	r3, [r2, #48]	@ 0x30
 8002652:	4b3e      	ldr	r3, [pc, #248]	@ (800274c <HAL_I2S_MspInit+0x178>)
 8002654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002656:	f003 0301 	and.w	r3, r3, #1
 800265a:	60fb      	str	r3, [r7, #12]
 800265c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800265e:	2300      	movs	r3, #0
 8002660:	60bb      	str	r3, [r7, #8]
 8002662:	4b3a      	ldr	r3, [pc, #232]	@ (800274c <HAL_I2S_MspInit+0x178>)
 8002664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002666:	4a39      	ldr	r2, [pc, #228]	@ (800274c <HAL_I2S_MspInit+0x178>)
 8002668:	f043 0304 	orr.w	r3, r3, #4
 800266c:	6313      	str	r3, [r2, #48]	@ 0x30
 800266e:	4b37      	ldr	r3, [pc, #220]	@ (800274c <HAL_I2S_MspInit+0x178>)
 8002670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002672:	f003 0304 	and.w	r3, r3, #4
 8002676:	60bb      	str	r3, [r7, #8]
 8002678:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800267a:	2310      	movs	r3, #16
 800267c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800267e:	2302      	movs	r3, #2
 8002680:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002682:	2300      	movs	r3, #0
 8002684:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002686:	2300      	movs	r3, #0
 8002688:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800268a:	2306      	movs	r3, #6
 800268c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800268e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002692:	4619      	mov	r1, r3
 8002694:	482e      	ldr	r0, [pc, #184]	@ (8002750 <HAL_I2S_MspInit+0x17c>)
 8002696:	f001 faab 	bl	8003bf0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800269a:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 800269e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a0:	2302      	movs	r3, #2
 80026a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a4:	2300      	movs	r3, #0
 80026a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a8:	2300      	movs	r3, #0
 80026aa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80026ac:	2306      	movs	r3, #6
 80026ae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026b4:	4619      	mov	r1, r3
 80026b6:	4827      	ldr	r0, [pc, #156]	@ (8002754 <HAL_I2S_MspInit+0x180>)
 80026b8:	f001 fa9a 	bl	8003bf0 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80026bc:	4b26      	ldr	r3, [pc, #152]	@ (8002758 <HAL_I2S_MspInit+0x184>)
 80026be:	4a27      	ldr	r2, [pc, #156]	@ (800275c <HAL_I2S_MspInit+0x188>)
 80026c0:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80026c2:	4b25      	ldr	r3, [pc, #148]	@ (8002758 <HAL_I2S_MspInit+0x184>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026c8:	4b23      	ldr	r3, [pc, #140]	@ (8002758 <HAL_I2S_MspInit+0x184>)
 80026ca:	2240      	movs	r2, #64	@ 0x40
 80026cc:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026ce:	4b22      	ldr	r3, [pc, #136]	@ (8002758 <HAL_I2S_MspInit+0x184>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026d4:	4b20      	ldr	r3, [pc, #128]	@ (8002758 <HAL_I2S_MspInit+0x184>)
 80026d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026da:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026dc:	4b1e      	ldr	r3, [pc, #120]	@ (8002758 <HAL_I2S_MspInit+0x184>)
 80026de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80026e2:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80026e4:	4b1c      	ldr	r3, [pc, #112]	@ (8002758 <HAL_I2S_MspInit+0x184>)
 80026e6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026ea:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 80026ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002758 <HAL_I2S_MspInit+0x184>)
 80026ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80026f2:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80026f4:	4b18      	ldr	r3, [pc, #96]	@ (8002758 <HAL_I2S_MspInit+0x184>)
 80026f6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80026fa:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80026fc:	4b16      	ldr	r3, [pc, #88]	@ (8002758 <HAL_I2S_MspInit+0x184>)
 80026fe:	2204      	movs	r2, #4
 8002700:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002702:	4b15      	ldr	r3, [pc, #84]	@ (8002758 <HAL_I2S_MspInit+0x184>)
 8002704:	2203      	movs	r2, #3
 8002706:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8002708:	4b13      	ldr	r3, [pc, #76]	@ (8002758 <HAL_I2S_MspInit+0x184>)
 800270a:	2200      	movs	r2, #0
 800270c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800270e:	4b12      	ldr	r3, [pc, #72]	@ (8002758 <HAL_I2S_MspInit+0x184>)
 8002710:	2200      	movs	r2, #0
 8002712:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002714:	4810      	ldr	r0, [pc, #64]	@ (8002758 <HAL_I2S_MspInit+0x184>)
 8002716:	f000 fe9d 	bl	8003454 <HAL_DMA_Init>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d001      	beq.n	8002724 <HAL_I2S_MspInit+0x150>
    {
      Error_Handler();
 8002720:	f7ff fb08 	bl	8001d34 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	4a0c      	ldr	r2, [pc, #48]	@ (8002758 <HAL_I2S_MspInit+0x184>)
 8002728:	639a      	str	r2, [r3, #56]	@ 0x38
 800272a:	4a0b      	ldr	r2, [pc, #44]	@ (8002758 <HAL_I2S_MspInit+0x184>)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002730:	2200      	movs	r2, #0
 8002732:	2100      	movs	r1, #0
 8002734:	2033      	movs	r0, #51	@ 0x33
 8002736:	f000 fe56 	bl	80033e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800273a:	2033      	movs	r0, #51	@ 0x33
 800273c:	f000 fe6f 	bl	800341e <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8002740:	bf00      	nop
 8002742:	3738      	adds	r7, #56	@ 0x38
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	40003c00 	.word	0x40003c00
 800274c:	40023800 	.word	0x40023800
 8002750:	40020000 	.word	0x40020000
 8002754:	40020800 	.word	0x40020800
 8002758:	20002278 	.word	0x20002278
 800275c:	40026088 	.word	0x40026088

08002760 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b08a      	sub	sp, #40	@ 0x28
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002768:	f107 0314 	add.w	r3, r7, #20
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	605a      	str	r2, [r3, #4]
 8002772:	609a      	str	r2, [r3, #8]
 8002774:	60da      	str	r2, [r3, #12]
 8002776:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a19      	ldr	r2, [pc, #100]	@ (80027e4 <HAL_SPI_MspInit+0x84>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d12b      	bne.n	80027da <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002782:	2300      	movs	r3, #0
 8002784:	613b      	str	r3, [r7, #16]
 8002786:	4b18      	ldr	r3, [pc, #96]	@ (80027e8 <HAL_SPI_MspInit+0x88>)
 8002788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800278a:	4a17      	ldr	r2, [pc, #92]	@ (80027e8 <HAL_SPI_MspInit+0x88>)
 800278c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002790:	6453      	str	r3, [r2, #68]	@ 0x44
 8002792:	4b15      	ldr	r3, [pc, #84]	@ (80027e8 <HAL_SPI_MspInit+0x88>)
 8002794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002796:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800279a:	613b      	str	r3, [r7, #16]
 800279c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800279e:	2300      	movs	r3, #0
 80027a0:	60fb      	str	r3, [r7, #12]
 80027a2:	4b11      	ldr	r3, [pc, #68]	@ (80027e8 <HAL_SPI_MspInit+0x88>)
 80027a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a6:	4a10      	ldr	r2, [pc, #64]	@ (80027e8 <HAL_SPI_MspInit+0x88>)
 80027a8:	f043 0301 	orr.w	r3, r3, #1
 80027ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ae:	4b0e      	ldr	r3, [pc, #56]	@ (80027e8 <HAL_SPI_MspInit+0x88>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	60fb      	str	r3, [r7, #12]
 80027b8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80027ba:	23e0      	movs	r3, #224	@ 0xe0
 80027bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027be:	2302      	movs	r3, #2
 80027c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c2:	2300      	movs	r3, #0
 80027c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027c6:	2300      	movs	r3, #0
 80027c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80027ca:	2305      	movs	r3, #5
 80027cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ce:	f107 0314 	add.w	r3, r7, #20
 80027d2:	4619      	mov	r1, r3
 80027d4:	4805      	ldr	r0, [pc, #20]	@ (80027ec <HAL_SPI_MspInit+0x8c>)
 80027d6:	f001 fa0b 	bl	8003bf0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80027da:	bf00      	nop
 80027dc:	3728      	adds	r7, #40	@ 0x28
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	40013000 	.word	0x40013000
 80027e8:	40023800 	.word	0x40023800
 80027ec:	40020000 	.word	0x40020000

080027f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80027f4:	bf00      	nop
 80027f6:	e7fd      	b.n	80027f4 <NMI_Handler+0x4>

080027f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027fc:	bf00      	nop
 80027fe:	e7fd      	b.n	80027fc <HardFault_Handler+0x4>

08002800 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002804:	bf00      	nop
 8002806:	e7fd      	b.n	8002804 <MemManage_Handler+0x4>

08002808 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002808:	b480      	push	{r7}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800280c:	bf00      	nop
 800280e:	e7fd      	b.n	800280c <BusFault_Handler+0x4>

08002810 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002814:	bf00      	nop
 8002816:	e7fd      	b.n	8002814 <UsageFault_Handler+0x4>

08002818 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800281c:	bf00      	nop
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr

08002826 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002826:	b480      	push	{r7}
 8002828:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800282a:	bf00      	nop
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002838:	bf00      	nop
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr

08002842 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002842:	b580      	push	{r7, lr}
 8002844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002846:	f000 f8af 	bl	80029a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800284a:	bf00      	nop
 800284c:	bd80      	pop	{r7, pc}
	...

08002850 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8002854:	4802      	ldr	r0, [pc, #8]	@ (8002860 <DMA1_Stream5_IRQHandler+0x10>)
 8002856:	f000 ff61 	bl	800371c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800285a:	bf00      	nop
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	20002278 	.word	0x20002278

08002864 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 8002868:	4802      	ldr	r0, [pc, #8]	@ (8002874 <SPI3_IRQHandler+0x10>)
 800286a:	f002 feb9 	bl	80055e0 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800286e:	bf00      	nop
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	20002230 	.word	0x20002230

08002878 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800287c:	4802      	ldr	r0, [pc, #8]	@ (8002888 <OTG_FS_IRQHandler+0x10>)
 800287e:	f003 fba3 	bl	8005fc8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002882:	bf00      	nop
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	20002914 	.word	0x20002914

0800288c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002890:	4b06      	ldr	r3, [pc, #24]	@ (80028ac <SystemInit+0x20>)
 8002892:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002896:	4a05      	ldr	r2, [pc, #20]	@ (80028ac <SystemInit+0x20>)
 8002898:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800289c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028a0:	bf00      	nop
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	e000ed00 	.word	0xe000ed00

080028b0 <Reset_Handler>:

}

void BSP_AUDIO_OUT_TransferComplete_CallBack(void) {
	//for loop kullanılarak audio ring buffer'dan filter ring buffer'a veri kopyalanacak.
	for (uint32_t i = RING_BUFFER_SIZE/2; i < RING_BUFFER_SIZE ; i++)
 80028b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80028e8 <LoopFillZerobss+0xe>
	    {
	    	Filter_Ring_Buffer[i] = Audio_Ring_Buffer[i];
	    }
 80028b4:	f7ff ffea 	bl	800288c <SystemInit>

    Generate_Sine_Segment(Audio_Ring_Buffer, RING_BUFFER_SIZE / 2, RING_BUFFER_SIZE / 2, target_frequency);
}
 80028b8:	480c      	ldr	r0, [pc, #48]	@ (80028ec <LoopFillZerobss+0x12>)

 80028ba:	490d      	ldr	r1, [pc, #52]	@ (80028f0 <LoopFillZerobss+0x16>)

 80028bc:	4a0d      	ldr	r2, [pc, #52]	@ (80028f4 <LoopFillZerobss+0x1a>)
/* --- Uygulama Başlatma --- */
 80028be:	2300      	movs	r3, #0
void App_Init(void) {
 80028c0:	e002      	b.n	80028c8 <LoopCopyDataInit>

080028c2 <CopyDataInit>:
    // DAC Reset
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
    HAL_Delay(50);
 80028c2:	58d4      	ldr	r4, [r2, r3]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 80028c4:	50c4      	str	r4, [r0, r3]
    HAL_Delay(50);
 80028c6:	3304      	adds	r3, #4

080028c8 <LoopCopyDataInit>:

    if (BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 100, SAMPLING_FREQ) != AUDIO_OK) {
        Error_Handler();
 80028c8:	18c4      	adds	r4, r0, r3
    }
 80028ca:	428c      	cmp	r4, r1

 80028cc:	d3f9      	bcc.n	80028c2 <CopyDataInit>
    Generate_Sine_Segment(Audio_Ring_Buffer, 0, RING_BUFFER_SIZE, 0);
    BSP_AUDIO_OUT_Play((uint16_t*)Filter_Ring_Buffer, RING_BUFFER_SIZE * sizeof(int16_t));
}
 80028ce:	4a0a      	ldr	r2, [pc, #40]	@ (80028f8 <LoopFillZerobss+0x1e>)

 80028d0:	4c0a      	ldr	r4, [pc, #40]	@ (80028fc <LoopFillZerobss+0x22>)
/* --- Ana Melodi Döngüsü --- */
 80028d2:	2300      	movs	r3, #0
void App_Loop(void) {
 80028d4:	e001      	b.n	80028da <LoopFillZerobss>

080028d6 <FillZerobss>:
    // --- İLK 3 TEKRAR ---
    for(int i=0; i<2; i++) {
        float verse[] = {NOTE_CS4, NOTE_CS4, NOTE_D4, NOTE_D4, NOTE_E4, NOTE_E4, NOTE_E4};
 80028d6:	6013      	str	r3, [r2, #0]
        for(int j=0; j<7; j++) {
 80028d8:	3204      	adds	r2, #4

080028da <LoopFillZerobss>:
            target_frequency = verse[j]; HAL_Delay(t_short);
        }
    }
 80028da:	42a2      	cmp	r2, r4

 80028dc:	d3fb      	bcc.n	80028d6 <FillZerobss>
    // --- SON SATIR ---
    float chorus_end[] = {NOTE_CS4, NOTE_CS4, NOTE_D4, NOTE_D4, NOTE_E4, NOTE_D4, NOTE_CS4};
    for(int j=0; j<7; j++) {
 80028de:	f009 f9d3 	bl	800bc88 <__libc_init_array>
        target_frequency = chorus_end[j]; HAL_Delay(t_short);
    }
 80028e2:	f7fe ffa0 	bl	8001826 <main>
    target_frequency = NOTE_B3;  HAL_Delay(t_short * 2);
 80028e6:	4770      	bx	lr
	for (uint32_t i = RING_BUFFER_SIZE/2; i < RING_BUFFER_SIZE ; i++)
 80028e8:	20020000 	.word	0x20020000
}
 80028ec:	20000000 	.word	0x20000000

 80028f0:	20000168 	.word	0x20000168

 80028f4:	0800cc28 	.word	0x0800cc28
}
 80028f8:	20000168 	.word	0x20000168

 80028fc:	20006a4c 	.word	0x20006a4c

08002900 <ADC_IRQHandler>:
 8002900:	e7fe      	b.n	8002900 <ADC_IRQHandler>
	...

08002904 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002908:	4b0e      	ldr	r3, [pc, #56]	@ (8002944 <HAL_Init+0x40>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a0d      	ldr	r2, [pc, #52]	@ (8002944 <HAL_Init+0x40>)
 800290e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002912:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002914:	4b0b      	ldr	r3, [pc, #44]	@ (8002944 <HAL_Init+0x40>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a0a      	ldr	r2, [pc, #40]	@ (8002944 <HAL_Init+0x40>)
 800291a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800291e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002920:	4b08      	ldr	r3, [pc, #32]	@ (8002944 <HAL_Init+0x40>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a07      	ldr	r2, [pc, #28]	@ (8002944 <HAL_Init+0x40>)
 8002926:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800292a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800292c:	2003      	movs	r0, #3
 800292e:	f000 fd4f 	bl	80033d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002932:	2000      	movs	r0, #0
 8002934:	f000 f808 	bl	8002948 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002938:	f7ff fd76 	bl	8002428 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800293c:	2300      	movs	r3, #0
}
 800293e:	4618      	mov	r0, r3
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	40023c00 	.word	0x40023c00

08002948 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002950:	4b12      	ldr	r3, [pc, #72]	@ (800299c <HAL_InitTick+0x54>)
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	4b12      	ldr	r3, [pc, #72]	@ (80029a0 <HAL_InitTick+0x58>)
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	4619      	mov	r1, r3
 800295a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800295e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002962:	fbb2 f3f3 	udiv	r3, r2, r3
 8002966:	4618      	mov	r0, r3
 8002968:	f000 fd67 	bl	800343a <HAL_SYSTICK_Config>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e00e      	b.n	8002994 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2b0f      	cmp	r3, #15
 800297a:	d80a      	bhi.n	8002992 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800297c:	2200      	movs	r2, #0
 800297e:	6879      	ldr	r1, [r7, #4]
 8002980:	f04f 30ff 	mov.w	r0, #4294967295
 8002984:	f000 fd2f 	bl	80033e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002988:	4a06      	ldr	r2, [pc, #24]	@ (80029a4 <HAL_InitTick+0x5c>)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800298e:	2300      	movs	r3, #0
 8002990:	e000      	b.n	8002994 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
}
 8002994:	4618      	mov	r0, r3
 8002996:	3708      	adds	r7, #8
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	2000003c 	.word	0x2000003c
 80029a0:	20000044 	.word	0x20000044
 80029a4:	20000040 	.word	0x20000040

080029a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029ac:	4b06      	ldr	r3, [pc, #24]	@ (80029c8 <HAL_IncTick+0x20>)
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	461a      	mov	r2, r3
 80029b2:	4b06      	ldr	r3, [pc, #24]	@ (80029cc <HAL_IncTick+0x24>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4413      	add	r3, r2
 80029b8:	4a04      	ldr	r2, [pc, #16]	@ (80029cc <HAL_IncTick+0x24>)
 80029ba:	6013      	str	r3, [r2, #0]
}
 80029bc:	bf00      	nop
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	20000044 	.word	0x20000044
 80029cc:	20002430 	.word	0x20002430

080029d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  return uwTick;
 80029d4:	4b03      	ldr	r3, [pc, #12]	@ (80029e4 <HAL_GetTick+0x14>)
 80029d6:	681b      	ldr	r3, [r3, #0]
}
 80029d8:	4618      	mov	r0, r3
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	20002430 	.word	0x20002430

080029e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029f0:	f7ff ffee 	bl	80029d0 <HAL_GetTick>
 80029f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a00:	d005      	beq.n	8002a0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a02:	4b0a      	ldr	r3, [pc, #40]	@ (8002a2c <HAL_Delay+0x44>)
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	461a      	mov	r2, r3
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	4413      	add	r3, r2
 8002a0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a0e:	bf00      	nop
 8002a10:	f7ff ffde 	bl	80029d0 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	68fa      	ldr	r2, [r7, #12]
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d8f7      	bhi.n	8002a10 <HAL_Delay+0x28>
  {
  }
}
 8002a20:	bf00      	nop
 8002a22:	bf00      	nop
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	20000044 	.word	0x20000044

08002a30 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d101      	bne.n	8002a46 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e033      	b.n	8002aae <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d109      	bne.n	8002a62 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f7ff fd12 	bl	8002478 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a66:	f003 0310 	and.w	r3, r3, #16
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d118      	bne.n	8002aa0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a72:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a76:	f023 0302 	bic.w	r3, r3, #2
 8002a7a:	f043 0202 	orr.w	r2, r3, #2
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f000 fad8 	bl	8003038 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a92:	f023 0303 	bic.w	r3, r3, #3
 8002a96:	f043 0201 	orr.w	r2, r3, #1
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	641a      	str	r2, [r3, #64]	@ 0x40
 8002a9e:	e001      	b.n	8002aa4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002aac:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3710      	adds	r7, #16
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
	...

08002ab8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b085      	sub	sp, #20
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d101      	bne.n	8002ad2 <HAL_ADC_Start+0x1a>
 8002ace:	2302      	movs	r3, #2
 8002ad0:	e0b2      	b.n	8002c38 <HAL_ADC_Start+0x180>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	f003 0301 	and.w	r3, r3, #1
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d018      	beq.n	8002b1a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689a      	ldr	r2, [r3, #8]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f042 0201 	orr.w	r2, r2, #1
 8002af6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002af8:	4b52      	ldr	r3, [pc, #328]	@ (8002c44 <HAL_ADC_Start+0x18c>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a52      	ldr	r2, [pc, #328]	@ (8002c48 <HAL_ADC_Start+0x190>)
 8002afe:	fba2 2303 	umull	r2, r3, r2, r3
 8002b02:	0c9a      	lsrs	r2, r3, #18
 8002b04:	4613      	mov	r3, r2
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	4413      	add	r3, r2
 8002b0a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002b0c:	e002      	b.n	8002b14 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	3b01      	subs	r3, #1
 8002b12:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d1f9      	bne.n	8002b0e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f003 0301 	and.w	r3, r3, #1
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d17a      	bne.n	8002c1e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002b30:	f023 0301 	bic.w	r3, r3, #1
 8002b34:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d007      	beq.n	8002b5a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b52:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b66:	d106      	bne.n	8002b76 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b6c:	f023 0206 	bic.w	r2, r3, #6
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	645a      	str	r2, [r3, #68]	@ 0x44
 8002b74:	e002      	b.n	8002b7c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b84:	4b31      	ldr	r3, [pc, #196]	@ (8002c4c <HAL_ADC_Start+0x194>)
 8002b86:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002b90:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f003 031f 	and.w	r3, r3, #31
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d12a      	bne.n	8002bf4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a2b      	ldr	r2, [pc, #172]	@ (8002c50 <HAL_ADC_Start+0x198>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d015      	beq.n	8002bd4 <HAL_ADC_Start+0x11c>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a29      	ldr	r2, [pc, #164]	@ (8002c54 <HAL_ADC_Start+0x19c>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d105      	bne.n	8002bbe <HAL_ADC_Start+0x106>
 8002bb2:	4b26      	ldr	r3, [pc, #152]	@ (8002c4c <HAL_ADC_Start+0x194>)
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	f003 031f 	and.w	r3, r3, #31
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d00a      	beq.n	8002bd4 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a25      	ldr	r2, [pc, #148]	@ (8002c58 <HAL_ADC_Start+0x1a0>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d136      	bne.n	8002c36 <HAL_ADC_Start+0x17e>
 8002bc8:	4b20      	ldr	r3, [pc, #128]	@ (8002c4c <HAL_ADC_Start+0x194>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f003 0310 	and.w	r3, r3, #16
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d130      	bne.n	8002c36 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d129      	bne.n	8002c36 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002bf0:	609a      	str	r2, [r3, #8]
 8002bf2:	e020      	b.n	8002c36 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a15      	ldr	r2, [pc, #84]	@ (8002c50 <HAL_ADC_Start+0x198>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d11b      	bne.n	8002c36 <HAL_ADC_Start+0x17e>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d114      	bne.n	8002c36 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	689a      	ldr	r2, [r3, #8]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002c1a:	609a      	str	r2, [r3, #8]
 8002c1c:	e00b      	b.n	8002c36 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c22:	f043 0210 	orr.w	r2, r3, #16
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c2e:	f043 0201 	orr.w	r2, r3, #1
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002c36:	2300      	movs	r3, #0
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3714      	adds	r7, #20
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr
 8002c44:	2000003c 	.word	0x2000003c
 8002c48:	431bde83 	.word	0x431bde83
 8002c4c:	40012300 	.word	0x40012300
 8002c50:	40012000 	.word	0x40012000
 8002c54:	40012100 	.word	0x40012100
 8002c58:	40012200 	.word	0x40012200

08002c5c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d101      	bne.n	8002c72 <HAL_ADC_Stop+0x16>
 8002c6e:	2302      	movs	r3, #2
 8002c70:	e021      	b.n	8002cb6 <HAL_ADC_Stop+0x5a>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2201      	movs	r2, #1
 8002c76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	689a      	ldr	r2, [r3, #8]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f022 0201 	bic.w	r2, r2, #1
 8002c88:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d109      	bne.n	8002cac <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002ca0:	f023 0301 	bic.w	r3, r3, #1
 8002ca4:	f043 0201 	orr.w	r2, r3, #1
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	370c      	adds	r7, #12
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr

08002cc2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002cc2:	b580      	push	{r7, lr}
 8002cc4:	b084      	sub	sp, #16
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
 8002cca:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cde:	d113      	bne.n	8002d08 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002cea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cee:	d10b      	bne.n	8002d08 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf4:	f043 0220 	orr.w	r2, r3, #32
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e063      	b.n	8002dd0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d08:	f7ff fe62 	bl	80029d0 <HAL_GetTick>
 8002d0c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d0e:	e021      	b.n	8002d54 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d16:	d01d      	beq.n	8002d54 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d007      	beq.n	8002d2e <HAL_ADC_PollForConversion+0x6c>
 8002d1e:	f7ff fe57 	bl	80029d0 <HAL_GetTick>
 8002d22:	4602      	mov	r2, r0
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	683a      	ldr	r2, [r7, #0]
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d212      	bcs.n	8002d54 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 0302 	and.w	r3, r3, #2
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d00b      	beq.n	8002d54 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d40:	f043 0204 	orr.w	r2, r3, #4
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e03d      	b.n	8002dd0 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d1d6      	bne.n	8002d10 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f06f 0212 	mvn.w	r2, #18
 8002d6a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d70:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d123      	bne.n	8002dce <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d11f      	bne.n	8002dce <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d94:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d006      	beq.n	8002daa <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d111      	bne.n	8002dce <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dae:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d105      	bne.n	8002dce <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc6:	f043 0201 	orr.w	r2, r3, #1
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
	...

08002df4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b085      	sub	sp, #20
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d101      	bne.n	8002e10 <HAL_ADC_ConfigChannel+0x1c>
 8002e0c:	2302      	movs	r3, #2
 8002e0e:	e105      	b.n	800301c <HAL_ADC_ConfigChannel+0x228>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2b09      	cmp	r3, #9
 8002e1e:	d925      	bls.n	8002e6c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68d9      	ldr	r1, [r3, #12]
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	4613      	mov	r3, r2
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	4413      	add	r3, r2
 8002e34:	3b1e      	subs	r3, #30
 8002e36:	2207      	movs	r2, #7
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	43da      	mvns	r2, r3
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	400a      	ands	r2, r1
 8002e44:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	68d9      	ldr	r1, [r3, #12]
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	689a      	ldr	r2, [r3, #8]
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	4618      	mov	r0, r3
 8002e58:	4603      	mov	r3, r0
 8002e5a:	005b      	lsls	r3, r3, #1
 8002e5c:	4403      	add	r3, r0
 8002e5e:	3b1e      	subs	r3, #30
 8002e60:	409a      	lsls	r2, r3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	430a      	orrs	r2, r1
 8002e68:	60da      	str	r2, [r3, #12]
 8002e6a:	e022      	b.n	8002eb2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	6919      	ldr	r1, [r3, #16]
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	461a      	mov	r2, r3
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	4413      	add	r3, r2
 8002e80:	2207      	movs	r2, #7
 8002e82:	fa02 f303 	lsl.w	r3, r2, r3
 8002e86:	43da      	mvns	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	400a      	ands	r2, r1
 8002e8e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	6919      	ldr	r1, [r3, #16]
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	689a      	ldr	r2, [r3, #8]
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	b29b      	uxth	r3, r3
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	4403      	add	r3, r0
 8002ea8:	409a      	lsls	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	2b06      	cmp	r3, #6
 8002eb8:	d824      	bhi.n	8002f04 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	685a      	ldr	r2, [r3, #4]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	4413      	add	r3, r2
 8002eca:	3b05      	subs	r3, #5
 8002ecc:	221f      	movs	r2, #31
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	43da      	mvns	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	400a      	ands	r2, r1
 8002eda:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	4618      	mov	r0, r3
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	685a      	ldr	r2, [r3, #4]
 8002eee:	4613      	mov	r3, r2
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	4413      	add	r3, r2
 8002ef4:	3b05      	subs	r3, #5
 8002ef6:	fa00 f203 	lsl.w	r2, r0, r3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	430a      	orrs	r2, r1
 8002f00:	635a      	str	r2, [r3, #52]	@ 0x34
 8002f02:	e04c      	b.n	8002f9e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	2b0c      	cmp	r3, #12
 8002f0a:	d824      	bhi.n	8002f56 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	685a      	ldr	r2, [r3, #4]
 8002f16:	4613      	mov	r3, r2
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	4413      	add	r3, r2
 8002f1c:	3b23      	subs	r3, #35	@ 0x23
 8002f1e:	221f      	movs	r2, #31
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	43da      	mvns	r2, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	400a      	ands	r2, r1
 8002f2c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	4613      	mov	r3, r2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	4413      	add	r3, r2
 8002f46:	3b23      	subs	r3, #35	@ 0x23
 8002f48:	fa00 f203 	lsl.w	r2, r0, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	430a      	orrs	r2, r1
 8002f52:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f54:	e023      	b.n	8002f9e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685a      	ldr	r2, [r3, #4]
 8002f60:	4613      	mov	r3, r2
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	4413      	add	r3, r2
 8002f66:	3b41      	subs	r3, #65	@ 0x41
 8002f68:	221f      	movs	r2, #31
 8002f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6e:	43da      	mvns	r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	400a      	ands	r2, r1
 8002f76:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	4618      	mov	r0, r3
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685a      	ldr	r2, [r3, #4]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	4413      	add	r3, r2
 8002f90:	3b41      	subs	r3, #65	@ 0x41
 8002f92:	fa00 f203 	lsl.w	r2, r0, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f9e:	4b22      	ldr	r3, [pc, #136]	@ (8003028 <HAL_ADC_ConfigChannel+0x234>)
 8002fa0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a21      	ldr	r2, [pc, #132]	@ (800302c <HAL_ADC_ConfigChannel+0x238>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d109      	bne.n	8002fc0 <HAL_ADC_ConfigChannel+0x1cc>
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2b12      	cmp	r3, #18
 8002fb2:	d105      	bne.n	8002fc0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a19      	ldr	r2, [pc, #100]	@ (800302c <HAL_ADC_ConfigChannel+0x238>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d123      	bne.n	8003012 <HAL_ADC_ConfigChannel+0x21e>
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2b10      	cmp	r3, #16
 8002fd0:	d003      	beq.n	8002fda <HAL_ADC_ConfigChannel+0x1e6>
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2b11      	cmp	r3, #17
 8002fd8:	d11b      	bne.n	8003012 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2b10      	cmp	r3, #16
 8002fec:	d111      	bne.n	8003012 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002fee:	4b10      	ldr	r3, [pc, #64]	@ (8003030 <HAL_ADC_ConfigChannel+0x23c>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a10      	ldr	r2, [pc, #64]	@ (8003034 <HAL_ADC_ConfigChannel+0x240>)
 8002ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff8:	0c9a      	lsrs	r2, r3, #18
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	4413      	add	r3, r2
 8003000:	005b      	lsls	r3, r3, #1
 8003002:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003004:	e002      	b.n	800300c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	3b01      	subs	r3, #1
 800300a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1f9      	bne.n	8003006 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800301a:	2300      	movs	r3, #0
}
 800301c:	4618      	mov	r0, r3
 800301e:	3714      	adds	r7, #20
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	40012300 	.word	0x40012300
 800302c:	40012000 	.word	0x40012000
 8003030:	2000003c 	.word	0x2000003c
 8003034:	431bde83 	.word	0x431bde83

08003038 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003038:	b480      	push	{r7}
 800303a:	b085      	sub	sp, #20
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003040:	4b79      	ldr	r3, [pc, #484]	@ (8003228 <ADC_Init+0x1f0>)
 8003042:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	431a      	orrs	r2, r3
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	685a      	ldr	r2, [r3, #4]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800306c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	6859      	ldr	r1, [r3, #4]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	691b      	ldr	r3, [r3, #16]
 8003078:	021a      	lsls	r2, r3, #8
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	430a      	orrs	r2, r1
 8003080:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	685a      	ldr	r2, [r3, #4]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003090:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	6859      	ldr	r1, [r3, #4]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	430a      	orrs	r2, r1
 80030a2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	689a      	ldr	r2, [r3, #8]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	6899      	ldr	r1, [r3, #8]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	68da      	ldr	r2, [r3, #12]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	430a      	orrs	r2, r1
 80030c4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ca:	4a58      	ldr	r2, [pc, #352]	@ (800322c <ADC_Init+0x1f4>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d022      	beq.n	8003116 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	689a      	ldr	r2, [r3, #8]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030de:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	6899      	ldr	r1, [r3, #8]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	430a      	orrs	r2, r1
 80030f0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003100:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	6899      	ldr	r1, [r3, #8]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	430a      	orrs	r2, r1
 8003112:	609a      	str	r2, [r3, #8]
 8003114:	e00f      	b.n	8003136 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689a      	ldr	r2, [r3, #8]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003124:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	689a      	ldr	r2, [r3, #8]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003134:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	689a      	ldr	r2, [r3, #8]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f022 0202 	bic.w	r2, r2, #2
 8003144:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	6899      	ldr	r1, [r3, #8]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	7e1b      	ldrb	r3, [r3, #24]
 8003150:	005a      	lsls	r2, r3, #1
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	430a      	orrs	r2, r1
 8003158:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d01b      	beq.n	800319c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	685a      	ldr	r2, [r3, #4]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003172:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	685a      	ldr	r2, [r3, #4]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003182:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	6859      	ldr	r1, [r3, #4]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800318e:	3b01      	subs	r3, #1
 8003190:	035a      	lsls	r2, r3, #13
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	430a      	orrs	r2, r1
 8003198:	605a      	str	r2, [r3, #4]
 800319a:	e007      	b.n	80031ac <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	685a      	ldr	r2, [r3, #4]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031aa:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80031ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	69db      	ldr	r3, [r3, #28]
 80031c6:	3b01      	subs	r3, #1
 80031c8:	051a      	lsls	r2, r3, #20
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80031e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	6899      	ldr	r1, [r3, #8]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80031ee:	025a      	lsls	r2, r3, #9
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	430a      	orrs	r2, r1
 80031f6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	689a      	ldr	r2, [r3, #8]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003206:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	6899      	ldr	r1, [r3, #8]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	029a      	lsls	r2, r3, #10
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	430a      	orrs	r2, r1
 800321a:	609a      	str	r2, [r3, #8]
}
 800321c:	bf00      	nop
 800321e:	3714      	adds	r7, #20
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	40012300 	.word	0x40012300
 800322c:	0f000001 	.word	0x0f000001

08003230 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003230:	b480      	push	{r7}
 8003232:	b085      	sub	sp, #20
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	f003 0307 	and.w	r3, r3, #7
 800323e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003240:	4b0c      	ldr	r3, [pc, #48]	@ (8003274 <__NVIC_SetPriorityGrouping+0x44>)
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003246:	68ba      	ldr	r2, [r7, #8]
 8003248:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800324c:	4013      	ands	r3, r2
 800324e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003258:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800325c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003260:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003262:	4a04      	ldr	r2, [pc, #16]	@ (8003274 <__NVIC_SetPriorityGrouping+0x44>)
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	60d3      	str	r3, [r2, #12]
}
 8003268:	bf00      	nop
 800326a:	3714      	adds	r7, #20
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr
 8003274:	e000ed00 	.word	0xe000ed00

08003278 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003278:	b480      	push	{r7}
 800327a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800327c:	4b04      	ldr	r3, [pc, #16]	@ (8003290 <__NVIC_GetPriorityGrouping+0x18>)
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	0a1b      	lsrs	r3, r3, #8
 8003282:	f003 0307 	and.w	r3, r3, #7
}
 8003286:	4618      	mov	r0, r3
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr
 8003290:	e000ed00 	.word	0xe000ed00

08003294 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	4603      	mov	r3, r0
 800329c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800329e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	db0b      	blt.n	80032be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032a6:	79fb      	ldrb	r3, [r7, #7]
 80032a8:	f003 021f 	and.w	r2, r3, #31
 80032ac:	4907      	ldr	r1, [pc, #28]	@ (80032cc <__NVIC_EnableIRQ+0x38>)
 80032ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b2:	095b      	lsrs	r3, r3, #5
 80032b4:	2001      	movs	r0, #1
 80032b6:	fa00 f202 	lsl.w	r2, r0, r2
 80032ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80032be:	bf00      	nop
 80032c0:	370c      	adds	r7, #12
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	e000e100 	.word	0xe000e100

080032d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	4603      	mov	r3, r0
 80032d8:	6039      	str	r1, [r7, #0]
 80032da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	db0a      	blt.n	80032fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	b2da      	uxtb	r2, r3
 80032e8:	490c      	ldr	r1, [pc, #48]	@ (800331c <__NVIC_SetPriority+0x4c>)
 80032ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ee:	0112      	lsls	r2, r2, #4
 80032f0:	b2d2      	uxtb	r2, r2
 80032f2:	440b      	add	r3, r1
 80032f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032f8:	e00a      	b.n	8003310 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	b2da      	uxtb	r2, r3
 80032fe:	4908      	ldr	r1, [pc, #32]	@ (8003320 <__NVIC_SetPriority+0x50>)
 8003300:	79fb      	ldrb	r3, [r7, #7]
 8003302:	f003 030f 	and.w	r3, r3, #15
 8003306:	3b04      	subs	r3, #4
 8003308:	0112      	lsls	r2, r2, #4
 800330a:	b2d2      	uxtb	r2, r2
 800330c:	440b      	add	r3, r1
 800330e:	761a      	strb	r2, [r3, #24]
}
 8003310:	bf00      	nop
 8003312:	370c      	adds	r7, #12
 8003314:	46bd      	mov	sp, r7
 8003316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331a:	4770      	bx	lr
 800331c:	e000e100 	.word	0xe000e100
 8003320:	e000ed00 	.word	0xe000ed00

08003324 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003324:	b480      	push	{r7}
 8003326:	b089      	sub	sp, #36	@ 0x24
 8003328:	af00      	add	r7, sp, #0
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f003 0307 	and.w	r3, r3, #7
 8003336:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003338:	69fb      	ldr	r3, [r7, #28]
 800333a:	f1c3 0307 	rsb	r3, r3, #7
 800333e:	2b04      	cmp	r3, #4
 8003340:	bf28      	it	cs
 8003342:	2304      	movcs	r3, #4
 8003344:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	3304      	adds	r3, #4
 800334a:	2b06      	cmp	r3, #6
 800334c:	d902      	bls.n	8003354 <NVIC_EncodePriority+0x30>
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	3b03      	subs	r3, #3
 8003352:	e000      	b.n	8003356 <NVIC_EncodePriority+0x32>
 8003354:	2300      	movs	r3, #0
 8003356:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003358:	f04f 32ff 	mov.w	r2, #4294967295
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	fa02 f303 	lsl.w	r3, r2, r3
 8003362:	43da      	mvns	r2, r3
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	401a      	ands	r2, r3
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800336c:	f04f 31ff 	mov.w	r1, #4294967295
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	fa01 f303 	lsl.w	r3, r1, r3
 8003376:	43d9      	mvns	r1, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800337c:	4313      	orrs	r3, r2
         );
}
 800337e:	4618      	mov	r0, r3
 8003380:	3724      	adds	r7, #36	@ 0x24
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
	...

0800338c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	3b01      	subs	r3, #1
 8003398:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800339c:	d301      	bcc.n	80033a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800339e:	2301      	movs	r3, #1
 80033a0:	e00f      	b.n	80033c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033a2:	4a0a      	ldr	r2, [pc, #40]	@ (80033cc <SysTick_Config+0x40>)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	3b01      	subs	r3, #1
 80033a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033aa:	210f      	movs	r1, #15
 80033ac:	f04f 30ff 	mov.w	r0, #4294967295
 80033b0:	f7ff ff8e 	bl	80032d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033b4:	4b05      	ldr	r3, [pc, #20]	@ (80033cc <SysTick_Config+0x40>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033ba:	4b04      	ldr	r3, [pc, #16]	@ (80033cc <SysTick_Config+0x40>)
 80033bc:	2207      	movs	r2, #7
 80033be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033c0:	2300      	movs	r3, #0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3708      	adds	r7, #8
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	e000e010 	.word	0xe000e010

080033d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f7ff ff29 	bl	8003230 <__NVIC_SetPriorityGrouping>
}
 80033de:	bf00      	nop
 80033e0:	3708      	adds	r7, #8
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}

080033e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033e6:	b580      	push	{r7, lr}
 80033e8:	b086      	sub	sp, #24
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	4603      	mov	r3, r0
 80033ee:	60b9      	str	r1, [r7, #8]
 80033f0:	607a      	str	r2, [r7, #4]
 80033f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033f8:	f7ff ff3e 	bl	8003278 <__NVIC_GetPriorityGrouping>
 80033fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	68b9      	ldr	r1, [r7, #8]
 8003402:	6978      	ldr	r0, [r7, #20]
 8003404:	f7ff ff8e 	bl	8003324 <NVIC_EncodePriority>
 8003408:	4602      	mov	r2, r0
 800340a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800340e:	4611      	mov	r1, r2
 8003410:	4618      	mov	r0, r3
 8003412:	f7ff ff5d 	bl	80032d0 <__NVIC_SetPriority>
}
 8003416:	bf00      	nop
 8003418:	3718      	adds	r7, #24
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}

0800341e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800341e:	b580      	push	{r7, lr}
 8003420:	b082      	sub	sp, #8
 8003422:	af00      	add	r7, sp, #0
 8003424:	4603      	mov	r3, r0
 8003426:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003428:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800342c:	4618      	mov	r0, r3
 800342e:	f7ff ff31 	bl	8003294 <__NVIC_EnableIRQ>
}
 8003432:	bf00      	nop
 8003434:	3708      	adds	r7, #8
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800343a:	b580      	push	{r7, lr}
 800343c:	b082      	sub	sp, #8
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f7ff ffa2 	bl	800338c <SysTick_Config>
 8003448:	4603      	mov	r3, r0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3708      	adds	r7, #8
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
	...

08003454 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b086      	sub	sp, #24
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800345c:	2300      	movs	r3, #0
 800345e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003460:	f7ff fab6 	bl	80029d0 <HAL_GetTick>
 8003464:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d101      	bne.n	8003470 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e099      	b.n	80035a4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2202      	movs	r2, #2
 8003474:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f022 0201 	bic.w	r2, r2, #1
 800348e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003490:	e00f      	b.n	80034b2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003492:	f7ff fa9d 	bl	80029d0 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	2b05      	cmp	r3, #5
 800349e:	d908      	bls.n	80034b2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2220      	movs	r2, #32
 80034a4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2203      	movs	r2, #3
 80034aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e078      	b.n	80035a4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0301 	and.w	r3, r3, #1
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d1e8      	bne.n	8003492 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034c8:	697a      	ldr	r2, [r7, #20]
 80034ca:	4b38      	ldr	r3, [pc, #224]	@ (80035ac <HAL_DMA_Init+0x158>)
 80034cc:	4013      	ands	r3, r2
 80034ce:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034de:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	699b      	ldr	r3, [r3, #24]
 80034f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a1b      	ldr	r3, [r3, #32]
 80034fc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	4313      	orrs	r3, r2
 8003502:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003508:	2b04      	cmp	r3, #4
 800350a:	d107      	bne.n	800351c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003514:	4313      	orrs	r3, r2
 8003516:	697a      	ldr	r2, [r7, #20]
 8003518:	4313      	orrs	r3, r2
 800351a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	697a      	ldr	r2, [r7, #20]
 8003522:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	f023 0307 	bic.w	r3, r3, #7
 8003532:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003538:	697a      	ldr	r2, [r7, #20]
 800353a:	4313      	orrs	r3, r2
 800353c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003542:	2b04      	cmp	r3, #4
 8003544:	d117      	bne.n	8003576 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800354a:	697a      	ldr	r2, [r7, #20]
 800354c:	4313      	orrs	r3, r2
 800354e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003554:	2b00      	cmp	r3, #0
 8003556:	d00e      	beq.n	8003576 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f000 facd 	bl	8003af8 <DMA_CheckFifoParam>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d008      	beq.n	8003576 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2240      	movs	r2, #64	@ 0x40
 8003568:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2201      	movs	r2, #1
 800356e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003572:	2301      	movs	r3, #1
 8003574:	e016      	b.n	80035a4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	697a      	ldr	r2, [r7, #20]
 800357c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 fa84 	bl	8003a8c <DMA_CalcBaseAndBitshift>
 8003584:	4603      	mov	r3, r0
 8003586:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800358c:	223f      	movs	r2, #63	@ 0x3f
 800358e:	409a      	lsls	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80035a2:	2300      	movs	r3, #0
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3718      	adds	r7, #24
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	f010803f 	.word	0xf010803f

080035b0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e050      	b.n	8003664 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d101      	bne.n	80035d2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80035ce:	2302      	movs	r3, #2
 80035d0:	e048      	b.n	8003664 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f022 0201 	bic.w	r2, r2, #1
 80035e0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	2200      	movs	r2, #0
 80035e8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2200      	movs	r2, #0
 80035f0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2200      	movs	r2, #0
 80035f8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2200      	movs	r2, #0
 8003600:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	2200      	movs	r2, #0
 8003608:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	2221      	movs	r2, #33	@ 0x21
 8003610:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 fa3a 	bl	8003a8c <DMA_CalcBaseAndBitshift>
 8003618:	4603      	mov	r3, r0
 800361a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2200      	movs	r2, #0
 8003632:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2200      	movs	r2, #0
 800363e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003644:	223f      	movs	r2, #63	@ 0x3f
 8003646:	409a      	lsls	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003662:	2300      	movs	r3, #0
}
 8003664:	4618      	mov	r0, r3
 8003666:	3710      	adds	r7, #16
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b086      	sub	sp, #24
 8003670:	af00      	add	r7, sp, #0
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	60b9      	str	r1, [r7, #8]
 8003676:	607a      	str	r2, [r7, #4]
 8003678:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800367a:	2300      	movs	r3, #0
 800367c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003682:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800368a:	2b01      	cmp	r3, #1
 800368c:	d101      	bne.n	8003692 <HAL_DMA_Start_IT+0x26>
 800368e:	2302      	movs	r3, #2
 8003690:	e040      	b.n	8003714 <HAL_DMA_Start_IT+0xa8>
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2201      	movs	r2, #1
 8003696:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d12f      	bne.n	8003706 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2202      	movs	r2, #2
 80036aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2200      	movs	r2, #0
 80036b2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	68b9      	ldr	r1, [r7, #8]
 80036ba:	68f8      	ldr	r0, [r7, #12]
 80036bc:	f000 f9b8 	bl	8003a30 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036c4:	223f      	movs	r2, #63	@ 0x3f
 80036c6:	409a      	lsls	r2, r3
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f042 0216 	orr.w	r2, r2, #22
 80036da:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d007      	beq.n	80036f4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f042 0208 	orr.w	r2, r2, #8
 80036f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f042 0201 	orr.w	r2, r2, #1
 8003702:	601a      	str	r2, [r3, #0]
 8003704:	e005      	b.n	8003712 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800370e:	2302      	movs	r3, #2
 8003710:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003712:	7dfb      	ldrb	r3, [r7, #23]
}
 8003714:	4618      	mov	r0, r3
 8003716:	3718      	adds	r7, #24
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b086      	sub	sp, #24
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003724:	2300      	movs	r3, #0
 8003726:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003728:	4b8e      	ldr	r3, [pc, #568]	@ (8003964 <HAL_DMA_IRQHandler+0x248>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a8e      	ldr	r2, [pc, #568]	@ (8003968 <HAL_DMA_IRQHandler+0x24c>)
 800372e:	fba2 2303 	umull	r2, r3, r2, r3
 8003732:	0a9b      	lsrs	r3, r3, #10
 8003734:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800373a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003746:	2208      	movs	r2, #8
 8003748:	409a      	lsls	r2, r3
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	4013      	ands	r3, r2
 800374e:	2b00      	cmp	r3, #0
 8003750:	d01a      	beq.n	8003788 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0304 	and.w	r3, r3, #4
 800375c:	2b00      	cmp	r3, #0
 800375e:	d013      	beq.n	8003788 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 0204 	bic.w	r2, r2, #4
 800376e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003774:	2208      	movs	r2, #8
 8003776:	409a      	lsls	r2, r3
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003780:	f043 0201 	orr.w	r2, r3, #1
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800378c:	2201      	movs	r2, #1
 800378e:	409a      	lsls	r2, r3
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	4013      	ands	r3, r2
 8003794:	2b00      	cmp	r3, #0
 8003796:	d012      	beq.n	80037be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	695b      	ldr	r3, [r3, #20]
 800379e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00b      	beq.n	80037be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037aa:	2201      	movs	r2, #1
 80037ac:	409a      	lsls	r2, r3
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b6:	f043 0202 	orr.w	r2, r3, #2
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037c2:	2204      	movs	r2, #4
 80037c4:	409a      	lsls	r2, r3
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	4013      	ands	r3, r2
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d012      	beq.n	80037f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0302 	and.w	r3, r3, #2
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d00b      	beq.n	80037f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e0:	2204      	movs	r2, #4
 80037e2:	409a      	lsls	r2, r3
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ec:	f043 0204 	orr.w	r2, r3, #4
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f8:	2210      	movs	r2, #16
 80037fa:	409a      	lsls	r2, r3
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	4013      	ands	r3, r2
 8003800:	2b00      	cmp	r3, #0
 8003802:	d043      	beq.n	800388c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0308 	and.w	r3, r3, #8
 800380e:	2b00      	cmp	r3, #0
 8003810:	d03c      	beq.n	800388c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003816:	2210      	movs	r2, #16
 8003818:	409a      	lsls	r2, r3
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d018      	beq.n	800385e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d108      	bne.n	800384c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383e:	2b00      	cmp	r3, #0
 8003840:	d024      	beq.n	800388c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	4798      	blx	r3
 800384a:	e01f      	b.n	800388c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003850:	2b00      	cmp	r3, #0
 8003852:	d01b      	beq.n	800388c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	4798      	blx	r3
 800385c:	e016      	b.n	800388c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003868:	2b00      	cmp	r3, #0
 800386a:	d107      	bne.n	800387c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 0208 	bic.w	r2, r2, #8
 800387a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003880:	2b00      	cmp	r3, #0
 8003882:	d003      	beq.n	800388c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003890:	2220      	movs	r2, #32
 8003892:	409a      	lsls	r2, r3
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	4013      	ands	r3, r2
 8003898:	2b00      	cmp	r3, #0
 800389a:	f000 808f 	beq.w	80039bc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0310 	and.w	r3, r3, #16
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	f000 8087 	beq.w	80039bc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b2:	2220      	movs	r2, #32
 80038b4:	409a      	lsls	r2, r3
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b05      	cmp	r3, #5
 80038c4:	d136      	bne.n	8003934 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f022 0216 	bic.w	r2, r2, #22
 80038d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	695a      	ldr	r2, [r3, #20]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d103      	bne.n	80038f6 <HAL_DMA_IRQHandler+0x1da>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d007      	beq.n	8003906 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f022 0208 	bic.w	r2, r2, #8
 8003904:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800390a:	223f      	movs	r2, #63	@ 0x3f
 800390c:	409a      	lsls	r2, r3
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2201      	movs	r2, #1
 8003916:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003926:	2b00      	cmp	r3, #0
 8003928:	d07e      	beq.n	8003a28 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	4798      	blx	r3
        }
        return;
 8003932:	e079      	b.n	8003a28 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d01d      	beq.n	800397e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d10d      	bne.n	800396c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003954:	2b00      	cmp	r3, #0
 8003956:	d031      	beq.n	80039bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	4798      	blx	r3
 8003960:	e02c      	b.n	80039bc <HAL_DMA_IRQHandler+0x2a0>
 8003962:	bf00      	nop
 8003964:	2000003c 	.word	0x2000003c
 8003968:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003970:	2b00      	cmp	r3, #0
 8003972:	d023      	beq.n	80039bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	4798      	blx	r3
 800397c:	e01e      	b.n	80039bc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003988:	2b00      	cmp	r3, #0
 800398a:	d10f      	bne.n	80039ac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f022 0210 	bic.w	r2, r2, #16
 800399a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d003      	beq.n	80039bc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d032      	beq.n	8003a2a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039c8:	f003 0301 	and.w	r3, r3, #1
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d022      	beq.n	8003a16 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2205      	movs	r2, #5
 80039d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f022 0201 	bic.w	r2, r2, #1
 80039e6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	3301      	adds	r3, #1
 80039ec:	60bb      	str	r3, [r7, #8]
 80039ee:	697a      	ldr	r2, [r7, #20]
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d307      	bcc.n	8003a04 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0301 	and.w	r3, r3, #1
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d1f2      	bne.n	80039e8 <HAL_DMA_IRQHandler+0x2cc>
 8003a02:	e000      	b.n	8003a06 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003a04:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2201      	movs	r2, #1
 8003a0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d005      	beq.n	8003a2a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	4798      	blx	r3
 8003a26:	e000      	b.n	8003a2a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003a28:	bf00      	nop
    }
  }
}
 8003a2a:	3718      	adds	r7, #24
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b085      	sub	sp, #20
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	60f8      	str	r0, [r7, #12]
 8003a38:	60b9      	str	r1, [r7, #8]
 8003a3a:	607a      	str	r2, [r7, #4]
 8003a3c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003a4c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	683a      	ldr	r2, [r7, #0]
 8003a54:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	2b40      	cmp	r3, #64	@ 0x40
 8003a5c:	d108      	bne.n	8003a70 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	68ba      	ldr	r2, [r7, #8]
 8003a6c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003a6e:	e007      	b.n	8003a80 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	68ba      	ldr	r2, [r7, #8]
 8003a76:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	60da      	str	r2, [r3, #12]
}
 8003a80:	bf00      	nop
 8003a82:	3714      	adds	r7, #20
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	3b10      	subs	r3, #16
 8003a9c:	4a14      	ldr	r2, [pc, #80]	@ (8003af0 <DMA_CalcBaseAndBitshift+0x64>)
 8003a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa2:	091b      	lsrs	r3, r3, #4
 8003aa4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003aa6:	4a13      	ldr	r2, [pc, #76]	@ (8003af4 <DMA_CalcBaseAndBitshift+0x68>)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	4413      	add	r3, r2
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	461a      	mov	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2b03      	cmp	r3, #3
 8003ab8:	d909      	bls.n	8003ace <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003ac2:	f023 0303 	bic.w	r3, r3, #3
 8003ac6:	1d1a      	adds	r2, r3, #4
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	659a      	str	r2, [r3, #88]	@ 0x58
 8003acc:	e007      	b.n	8003ade <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003ad6:	f023 0303 	bic.w	r3, r3, #3
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3714      	adds	r7, #20
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	aaaaaaab 	.word	0xaaaaaaab
 8003af4:	0800c840 	.word	0x0800c840

08003af8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b085      	sub	sp, #20
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b00:	2300      	movs	r3, #0
 8003b02:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b08:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	699b      	ldr	r3, [r3, #24]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d11f      	bne.n	8003b52 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	2b03      	cmp	r3, #3
 8003b16:	d856      	bhi.n	8003bc6 <DMA_CheckFifoParam+0xce>
 8003b18:	a201      	add	r2, pc, #4	@ (adr r2, 8003b20 <DMA_CheckFifoParam+0x28>)
 8003b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b1e:	bf00      	nop
 8003b20:	08003b31 	.word	0x08003b31
 8003b24:	08003b43 	.word	0x08003b43
 8003b28:	08003b31 	.word	0x08003b31
 8003b2c:	08003bc7 	.word	0x08003bc7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d046      	beq.n	8003bca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b40:	e043      	b.n	8003bca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b46:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b4a:	d140      	bne.n	8003bce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b50:	e03d      	b.n	8003bce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b5a:	d121      	bne.n	8003ba0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	2b03      	cmp	r3, #3
 8003b60:	d837      	bhi.n	8003bd2 <DMA_CheckFifoParam+0xda>
 8003b62:	a201      	add	r2, pc, #4	@ (adr r2, 8003b68 <DMA_CheckFifoParam+0x70>)
 8003b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b68:	08003b79 	.word	0x08003b79
 8003b6c:	08003b7f 	.word	0x08003b7f
 8003b70:	08003b79 	.word	0x08003b79
 8003b74:	08003b91 	.word	0x08003b91
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b7c:	e030      	b.n	8003be0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b82:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d025      	beq.n	8003bd6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b8e:	e022      	b.n	8003bd6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b94:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b98:	d11f      	bne.n	8003bda <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003b9e:	e01c      	b.n	8003bda <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d903      	bls.n	8003bae <DMA_CheckFifoParam+0xb6>
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	2b03      	cmp	r3, #3
 8003baa:	d003      	beq.n	8003bb4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003bac:	e018      	b.n	8003be0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	73fb      	strb	r3, [r7, #15]
      break;
 8003bb2:	e015      	b.n	8003be0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d00e      	beq.n	8003bde <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	73fb      	strb	r3, [r7, #15]
      break;
 8003bc4:	e00b      	b.n	8003bde <DMA_CheckFifoParam+0xe6>
      break;
 8003bc6:	bf00      	nop
 8003bc8:	e00a      	b.n	8003be0 <DMA_CheckFifoParam+0xe8>
      break;
 8003bca:	bf00      	nop
 8003bcc:	e008      	b.n	8003be0 <DMA_CheckFifoParam+0xe8>
      break;
 8003bce:	bf00      	nop
 8003bd0:	e006      	b.n	8003be0 <DMA_CheckFifoParam+0xe8>
      break;
 8003bd2:	bf00      	nop
 8003bd4:	e004      	b.n	8003be0 <DMA_CheckFifoParam+0xe8>
      break;
 8003bd6:	bf00      	nop
 8003bd8:	e002      	b.n	8003be0 <DMA_CheckFifoParam+0xe8>
      break;   
 8003bda:	bf00      	nop
 8003bdc:	e000      	b.n	8003be0 <DMA_CheckFifoParam+0xe8>
      break;
 8003bde:	bf00      	nop
    }
  } 
  
  return status; 
 8003be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3714      	adds	r7, #20
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr
 8003bee:	bf00      	nop

08003bf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b089      	sub	sp, #36	@ 0x24
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c02:	2300      	movs	r3, #0
 8003c04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c06:	2300      	movs	r3, #0
 8003c08:	61fb      	str	r3, [r7, #28]
 8003c0a:	e16b      	b.n	8003ee4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	fa02 f303 	lsl.w	r3, r2, r3
 8003c14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	697a      	ldr	r2, [r7, #20]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c20:	693a      	ldr	r2, [r7, #16]
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	f040 815a 	bne.w	8003ede <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	f003 0303 	and.w	r3, r3, #3
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d005      	beq.n	8003c42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d130      	bne.n	8003ca4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	005b      	lsls	r3, r3, #1
 8003c4c:	2203      	movs	r2, #3
 8003c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c52:	43db      	mvns	r3, r3
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	4013      	ands	r3, r2
 8003c58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	68da      	ldr	r2, [r3, #12]
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	005b      	lsls	r3, r3, #1
 8003c62:	fa02 f303 	lsl.w	r3, r2, r3
 8003c66:	69ba      	ldr	r2, [r7, #24]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	69ba      	ldr	r2, [r7, #24]
 8003c70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c78:	2201      	movs	r2, #1
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c80:	43db      	mvns	r3, r3
 8003c82:	69ba      	ldr	r2, [r7, #24]
 8003c84:	4013      	ands	r3, r2
 8003c86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	091b      	lsrs	r3, r3, #4
 8003c8e:	f003 0201 	and.w	r2, r3, #1
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	fa02 f303 	lsl.w	r3, r2, r3
 8003c98:	69ba      	ldr	r2, [r7, #24]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	69ba      	ldr	r2, [r7, #24]
 8003ca2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f003 0303 	and.w	r3, r3, #3
 8003cac:	2b03      	cmp	r3, #3
 8003cae:	d017      	beq.n	8003ce0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	005b      	lsls	r3, r3, #1
 8003cba:	2203      	movs	r2, #3
 8003cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc0:	43db      	mvns	r3, r3
 8003cc2:	69ba      	ldr	r2, [r7, #24]
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	689a      	ldr	r2, [r3, #8]
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	005b      	lsls	r3, r3, #1
 8003cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd4:	69ba      	ldr	r2, [r7, #24]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f003 0303 	and.w	r3, r3, #3
 8003ce8:	2b02      	cmp	r3, #2
 8003cea:	d123      	bne.n	8003d34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	08da      	lsrs	r2, r3, #3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	3208      	adds	r2, #8
 8003cf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	f003 0307 	and.w	r3, r3, #7
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	220f      	movs	r2, #15
 8003d04:	fa02 f303 	lsl.w	r3, r2, r3
 8003d08:	43db      	mvns	r3, r3
 8003d0a:	69ba      	ldr	r2, [r7, #24]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	691a      	ldr	r2, [r3, #16]
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f003 0307 	and.w	r3, r3, #7
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	08da      	lsrs	r2, r3, #3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	3208      	adds	r2, #8
 8003d2e:	69b9      	ldr	r1, [r7, #24]
 8003d30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	005b      	lsls	r3, r3, #1
 8003d3e:	2203      	movs	r2, #3
 8003d40:	fa02 f303 	lsl.w	r3, r2, r3
 8003d44:	43db      	mvns	r3, r3
 8003d46:	69ba      	ldr	r2, [r7, #24]
 8003d48:	4013      	ands	r3, r2
 8003d4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f003 0203 	and.w	r2, r3, #3
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	005b      	lsls	r3, r3, #1
 8003d58:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5c:	69ba      	ldr	r2, [r7, #24]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	69ba      	ldr	r2, [r7, #24]
 8003d66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f000 80b4 	beq.w	8003ede <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d76:	2300      	movs	r3, #0
 8003d78:	60fb      	str	r3, [r7, #12]
 8003d7a:	4b60      	ldr	r3, [pc, #384]	@ (8003efc <HAL_GPIO_Init+0x30c>)
 8003d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d7e:	4a5f      	ldr	r2, [pc, #380]	@ (8003efc <HAL_GPIO_Init+0x30c>)
 8003d80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d84:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d86:	4b5d      	ldr	r3, [pc, #372]	@ (8003efc <HAL_GPIO_Init+0x30c>)
 8003d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d8e:	60fb      	str	r3, [r7, #12]
 8003d90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d92:	4a5b      	ldr	r2, [pc, #364]	@ (8003f00 <HAL_GPIO_Init+0x310>)
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	089b      	lsrs	r3, r3, #2
 8003d98:	3302      	adds	r3, #2
 8003d9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	f003 0303 	and.w	r3, r3, #3
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	220f      	movs	r2, #15
 8003daa:	fa02 f303 	lsl.w	r3, r2, r3
 8003dae:	43db      	mvns	r3, r3
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	4013      	ands	r3, r2
 8003db4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a52      	ldr	r2, [pc, #328]	@ (8003f04 <HAL_GPIO_Init+0x314>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d02b      	beq.n	8003e16 <HAL_GPIO_Init+0x226>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a51      	ldr	r2, [pc, #324]	@ (8003f08 <HAL_GPIO_Init+0x318>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d025      	beq.n	8003e12 <HAL_GPIO_Init+0x222>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a50      	ldr	r2, [pc, #320]	@ (8003f0c <HAL_GPIO_Init+0x31c>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d01f      	beq.n	8003e0e <HAL_GPIO_Init+0x21e>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a4f      	ldr	r2, [pc, #316]	@ (8003f10 <HAL_GPIO_Init+0x320>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d019      	beq.n	8003e0a <HAL_GPIO_Init+0x21a>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a4e      	ldr	r2, [pc, #312]	@ (8003f14 <HAL_GPIO_Init+0x324>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d013      	beq.n	8003e06 <HAL_GPIO_Init+0x216>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4a4d      	ldr	r2, [pc, #308]	@ (8003f18 <HAL_GPIO_Init+0x328>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d00d      	beq.n	8003e02 <HAL_GPIO_Init+0x212>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4a4c      	ldr	r2, [pc, #304]	@ (8003f1c <HAL_GPIO_Init+0x32c>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d007      	beq.n	8003dfe <HAL_GPIO_Init+0x20e>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a4b      	ldr	r2, [pc, #300]	@ (8003f20 <HAL_GPIO_Init+0x330>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d101      	bne.n	8003dfa <HAL_GPIO_Init+0x20a>
 8003df6:	2307      	movs	r3, #7
 8003df8:	e00e      	b.n	8003e18 <HAL_GPIO_Init+0x228>
 8003dfa:	2308      	movs	r3, #8
 8003dfc:	e00c      	b.n	8003e18 <HAL_GPIO_Init+0x228>
 8003dfe:	2306      	movs	r3, #6
 8003e00:	e00a      	b.n	8003e18 <HAL_GPIO_Init+0x228>
 8003e02:	2305      	movs	r3, #5
 8003e04:	e008      	b.n	8003e18 <HAL_GPIO_Init+0x228>
 8003e06:	2304      	movs	r3, #4
 8003e08:	e006      	b.n	8003e18 <HAL_GPIO_Init+0x228>
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	e004      	b.n	8003e18 <HAL_GPIO_Init+0x228>
 8003e0e:	2302      	movs	r3, #2
 8003e10:	e002      	b.n	8003e18 <HAL_GPIO_Init+0x228>
 8003e12:	2301      	movs	r3, #1
 8003e14:	e000      	b.n	8003e18 <HAL_GPIO_Init+0x228>
 8003e16:	2300      	movs	r3, #0
 8003e18:	69fa      	ldr	r2, [r7, #28]
 8003e1a:	f002 0203 	and.w	r2, r2, #3
 8003e1e:	0092      	lsls	r2, r2, #2
 8003e20:	4093      	lsls	r3, r2
 8003e22:	69ba      	ldr	r2, [r7, #24]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e28:	4935      	ldr	r1, [pc, #212]	@ (8003f00 <HAL_GPIO_Init+0x310>)
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	089b      	lsrs	r3, r3, #2
 8003e2e:	3302      	adds	r3, #2
 8003e30:	69ba      	ldr	r2, [r7, #24]
 8003e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e36:	4b3b      	ldr	r3, [pc, #236]	@ (8003f24 <HAL_GPIO_Init+0x334>)
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	43db      	mvns	r3, r3
 8003e40:	69ba      	ldr	r2, [r7, #24]
 8003e42:	4013      	ands	r3, r2
 8003e44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d003      	beq.n	8003e5a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003e52:	69ba      	ldr	r2, [r7, #24]
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e5a:	4a32      	ldr	r2, [pc, #200]	@ (8003f24 <HAL_GPIO_Init+0x334>)
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e60:	4b30      	ldr	r3, [pc, #192]	@ (8003f24 <HAL_GPIO_Init+0x334>)
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	43db      	mvns	r3, r3
 8003e6a:	69ba      	ldr	r2, [r7, #24]
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d003      	beq.n	8003e84 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003e7c:	69ba      	ldr	r2, [r7, #24]
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e84:	4a27      	ldr	r2, [pc, #156]	@ (8003f24 <HAL_GPIO_Init+0x334>)
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e8a:	4b26      	ldr	r3, [pc, #152]	@ (8003f24 <HAL_GPIO_Init+0x334>)
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	43db      	mvns	r3, r3
 8003e94:	69ba      	ldr	r2, [r7, #24]
 8003e96:	4013      	ands	r3, r2
 8003e98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d003      	beq.n	8003eae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003ea6:	69ba      	ldr	r2, [r7, #24]
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003eae:	4a1d      	ldr	r2, [pc, #116]	@ (8003f24 <HAL_GPIO_Init+0x334>)
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003eb4:	4b1b      	ldr	r3, [pc, #108]	@ (8003f24 <HAL_GPIO_Init+0x334>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	43db      	mvns	r3, r3
 8003ebe:	69ba      	ldr	r2, [r7, #24]
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d003      	beq.n	8003ed8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003ed0:	69ba      	ldr	r2, [r7, #24]
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ed8:	4a12      	ldr	r2, [pc, #72]	@ (8003f24 <HAL_GPIO_Init+0x334>)
 8003eda:	69bb      	ldr	r3, [r7, #24]
 8003edc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	3301      	adds	r3, #1
 8003ee2:	61fb      	str	r3, [r7, #28]
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	2b0f      	cmp	r3, #15
 8003ee8:	f67f ae90 	bls.w	8003c0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003eec:	bf00      	nop
 8003eee:	bf00      	nop
 8003ef0:	3724      	adds	r7, #36	@ 0x24
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	40023800 	.word	0x40023800
 8003f00:	40013800 	.word	0x40013800
 8003f04:	40020000 	.word	0x40020000
 8003f08:	40020400 	.word	0x40020400
 8003f0c:	40020800 	.word	0x40020800
 8003f10:	40020c00 	.word	0x40020c00
 8003f14:	40021000 	.word	0x40021000
 8003f18:	40021400 	.word	0x40021400
 8003f1c:	40021800 	.word	0x40021800
 8003f20:	40021c00 	.word	0x40021c00
 8003f24:	40013c00 	.word	0x40013c00

08003f28 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b087      	sub	sp, #28
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
 8003f30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f32:	2300      	movs	r3, #0
 8003f34:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003f36:	2300      	movs	r3, #0
 8003f38:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f3e:	2300      	movs	r3, #0
 8003f40:	617b      	str	r3, [r7, #20]
 8003f42:	e0cd      	b.n	80040e0 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f44:	2201      	movs	r2, #1
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003f4e:	683a      	ldr	r2, [r7, #0]
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	4013      	ands	r3, r2
 8003f54:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003f56:	68fa      	ldr	r2, [r7, #12]
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	f040 80bd 	bne.w	80040da <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003f60:	4a65      	ldr	r2, [pc, #404]	@ (80040f8 <HAL_GPIO_DeInit+0x1d0>)
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	089b      	lsrs	r3, r3, #2
 8003f66:	3302      	adds	r3, #2
 8003f68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f6c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	f003 0303 	and.w	r3, r3, #3
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	220f      	movs	r2, #15
 8003f78:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7c:	68ba      	ldr	r2, [r7, #8]
 8003f7e:	4013      	ands	r3, r2
 8003f80:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a5d      	ldr	r2, [pc, #372]	@ (80040fc <HAL_GPIO_DeInit+0x1d4>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d02b      	beq.n	8003fe2 <HAL_GPIO_DeInit+0xba>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a5c      	ldr	r2, [pc, #368]	@ (8004100 <HAL_GPIO_DeInit+0x1d8>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d025      	beq.n	8003fde <HAL_GPIO_DeInit+0xb6>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a5b      	ldr	r2, [pc, #364]	@ (8004104 <HAL_GPIO_DeInit+0x1dc>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d01f      	beq.n	8003fda <HAL_GPIO_DeInit+0xb2>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a5a      	ldr	r2, [pc, #360]	@ (8004108 <HAL_GPIO_DeInit+0x1e0>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d019      	beq.n	8003fd6 <HAL_GPIO_DeInit+0xae>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a59      	ldr	r2, [pc, #356]	@ (800410c <HAL_GPIO_DeInit+0x1e4>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d013      	beq.n	8003fd2 <HAL_GPIO_DeInit+0xaa>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a58      	ldr	r2, [pc, #352]	@ (8004110 <HAL_GPIO_DeInit+0x1e8>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d00d      	beq.n	8003fce <HAL_GPIO_DeInit+0xa6>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a57      	ldr	r2, [pc, #348]	@ (8004114 <HAL_GPIO_DeInit+0x1ec>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d007      	beq.n	8003fca <HAL_GPIO_DeInit+0xa2>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a56      	ldr	r2, [pc, #344]	@ (8004118 <HAL_GPIO_DeInit+0x1f0>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d101      	bne.n	8003fc6 <HAL_GPIO_DeInit+0x9e>
 8003fc2:	2307      	movs	r3, #7
 8003fc4:	e00e      	b.n	8003fe4 <HAL_GPIO_DeInit+0xbc>
 8003fc6:	2308      	movs	r3, #8
 8003fc8:	e00c      	b.n	8003fe4 <HAL_GPIO_DeInit+0xbc>
 8003fca:	2306      	movs	r3, #6
 8003fcc:	e00a      	b.n	8003fe4 <HAL_GPIO_DeInit+0xbc>
 8003fce:	2305      	movs	r3, #5
 8003fd0:	e008      	b.n	8003fe4 <HAL_GPIO_DeInit+0xbc>
 8003fd2:	2304      	movs	r3, #4
 8003fd4:	e006      	b.n	8003fe4 <HAL_GPIO_DeInit+0xbc>
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e004      	b.n	8003fe4 <HAL_GPIO_DeInit+0xbc>
 8003fda:	2302      	movs	r3, #2
 8003fdc:	e002      	b.n	8003fe4 <HAL_GPIO_DeInit+0xbc>
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e000      	b.n	8003fe4 <HAL_GPIO_DeInit+0xbc>
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	697a      	ldr	r2, [r7, #20]
 8003fe6:	f002 0203 	and.w	r2, r2, #3
 8003fea:	0092      	lsls	r2, r2, #2
 8003fec:	4093      	lsls	r3, r2
 8003fee:	68ba      	ldr	r2, [r7, #8]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d132      	bne.n	800405a <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003ff4:	4b49      	ldr	r3, [pc, #292]	@ (800411c <HAL_GPIO_DeInit+0x1f4>)
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	43db      	mvns	r3, r3
 8003ffc:	4947      	ldr	r1, [pc, #284]	@ (800411c <HAL_GPIO_DeInit+0x1f4>)
 8003ffe:	4013      	ands	r3, r2
 8004000:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004002:	4b46      	ldr	r3, [pc, #280]	@ (800411c <HAL_GPIO_DeInit+0x1f4>)
 8004004:	685a      	ldr	r2, [r3, #4]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	43db      	mvns	r3, r3
 800400a:	4944      	ldr	r1, [pc, #272]	@ (800411c <HAL_GPIO_DeInit+0x1f4>)
 800400c:	4013      	ands	r3, r2
 800400e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004010:	4b42      	ldr	r3, [pc, #264]	@ (800411c <HAL_GPIO_DeInit+0x1f4>)
 8004012:	68da      	ldr	r2, [r3, #12]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	43db      	mvns	r3, r3
 8004018:	4940      	ldr	r1, [pc, #256]	@ (800411c <HAL_GPIO_DeInit+0x1f4>)
 800401a:	4013      	ands	r3, r2
 800401c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800401e:	4b3f      	ldr	r3, [pc, #252]	@ (800411c <HAL_GPIO_DeInit+0x1f4>)
 8004020:	689a      	ldr	r2, [r3, #8]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	43db      	mvns	r3, r3
 8004026:	493d      	ldr	r1, [pc, #244]	@ (800411c <HAL_GPIO_DeInit+0x1f4>)
 8004028:	4013      	ands	r3, r2
 800402a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	f003 0303 	and.w	r3, r3, #3
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	220f      	movs	r2, #15
 8004036:	fa02 f303 	lsl.w	r3, r2, r3
 800403a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800403c:	4a2e      	ldr	r2, [pc, #184]	@ (80040f8 <HAL_GPIO_DeInit+0x1d0>)
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	089b      	lsrs	r3, r3, #2
 8004042:	3302      	adds	r3, #2
 8004044:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	43da      	mvns	r2, r3
 800404c:	482a      	ldr	r0, [pc, #168]	@ (80040f8 <HAL_GPIO_DeInit+0x1d0>)
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	089b      	lsrs	r3, r3, #2
 8004052:	400a      	ands	r2, r1
 8004054:	3302      	adds	r3, #2
 8004056:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	005b      	lsls	r3, r3, #1
 8004062:	2103      	movs	r1, #3
 8004064:	fa01 f303 	lsl.w	r3, r1, r3
 8004068:	43db      	mvns	r3, r3
 800406a:	401a      	ands	r2, r3
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	08da      	lsrs	r2, r3, #3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	3208      	adds	r2, #8
 8004078:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	f003 0307 	and.w	r3, r3, #7
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	220f      	movs	r2, #15
 8004086:	fa02 f303 	lsl.w	r3, r2, r3
 800408a:	43db      	mvns	r3, r3
 800408c:	697a      	ldr	r2, [r7, #20]
 800408e:	08d2      	lsrs	r2, r2, #3
 8004090:	4019      	ands	r1, r3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	3208      	adds	r2, #8
 8004096:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68da      	ldr	r2, [r3, #12]
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	005b      	lsls	r3, r3, #1
 80040a2:	2103      	movs	r1, #3
 80040a4:	fa01 f303 	lsl.w	r3, r1, r3
 80040a8:	43db      	mvns	r3, r3
 80040aa:	401a      	ands	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685a      	ldr	r2, [r3, #4]
 80040b4:	2101      	movs	r1, #1
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	fa01 f303 	lsl.w	r3, r1, r3
 80040bc:	43db      	mvns	r3, r3
 80040be:	401a      	ands	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	689a      	ldr	r2, [r3, #8]
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	005b      	lsls	r3, r3, #1
 80040cc:	2103      	movs	r1, #3
 80040ce:	fa01 f303 	lsl.w	r3, r1, r3
 80040d2:	43db      	mvns	r3, r3
 80040d4:	401a      	ands	r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	3301      	adds	r3, #1
 80040de:	617b      	str	r3, [r7, #20]
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	2b0f      	cmp	r3, #15
 80040e4:	f67f af2e 	bls.w	8003f44 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80040e8:	bf00      	nop
 80040ea:	bf00      	nop
 80040ec:	371c      	adds	r7, #28
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr
 80040f6:	bf00      	nop
 80040f8:	40013800 	.word	0x40013800
 80040fc:	40020000 	.word	0x40020000
 8004100:	40020400 	.word	0x40020400
 8004104:	40020800 	.word	0x40020800
 8004108:	40020c00 	.word	0x40020c00
 800410c:	40021000 	.word	0x40021000
 8004110:	40021400 	.word	0x40021400
 8004114:	40021800 	.word	0x40021800
 8004118:	40021c00 	.word	0x40021c00
 800411c:	40013c00 	.word	0x40013c00

08004120 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	460b      	mov	r3, r1
 800412a:	807b      	strh	r3, [r7, #2]
 800412c:	4613      	mov	r3, r2
 800412e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004130:	787b      	ldrb	r3, [r7, #1]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004136:	887a      	ldrh	r2, [r7, #2]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800413c:	e003      	b.n	8004146 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800413e:	887b      	ldrh	r3, [r7, #2]
 8004140:	041a      	lsls	r2, r3, #16
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	619a      	str	r2, [r3, #24]
}
 8004146:	bf00      	nop
 8004148:	370c      	adds	r7, #12
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
	...

08004154 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d101      	bne.n	8004166 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e12b      	b.n	80043be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800416c:	b2db      	uxtb	r3, r3
 800416e:	2b00      	cmp	r3, #0
 8004170:	d106      	bne.n	8004180 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f7fe f9c0 	bl	8002500 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2224      	movs	r2, #36	@ 0x24
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f022 0201 	bic.w	r2, r2, #1
 8004196:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80041a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80041b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80041b8:	f003 fc84 	bl	8007ac4 <HAL_RCC_GetPCLK1Freq>
 80041bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	4a81      	ldr	r2, [pc, #516]	@ (80043c8 <HAL_I2C_Init+0x274>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d807      	bhi.n	80041d8 <HAL_I2C_Init+0x84>
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	4a80      	ldr	r2, [pc, #512]	@ (80043cc <HAL_I2C_Init+0x278>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	bf94      	ite	ls
 80041d0:	2301      	movls	r3, #1
 80041d2:	2300      	movhi	r3, #0
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	e006      	b.n	80041e6 <HAL_I2C_Init+0x92>
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	4a7d      	ldr	r2, [pc, #500]	@ (80043d0 <HAL_I2C_Init+0x27c>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	bf94      	ite	ls
 80041e0:	2301      	movls	r3, #1
 80041e2:	2300      	movhi	r3, #0
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d001      	beq.n	80041ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e0e7      	b.n	80043be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	4a78      	ldr	r2, [pc, #480]	@ (80043d4 <HAL_I2C_Init+0x280>)
 80041f2:	fba2 2303 	umull	r2, r3, r2, r3
 80041f6:	0c9b      	lsrs	r3, r3, #18
 80041f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	68ba      	ldr	r2, [r7, #8]
 800420a:	430a      	orrs	r2, r1
 800420c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	6a1b      	ldr	r3, [r3, #32]
 8004214:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	4a6a      	ldr	r2, [pc, #424]	@ (80043c8 <HAL_I2C_Init+0x274>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d802      	bhi.n	8004228 <HAL_I2C_Init+0xd4>
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	3301      	adds	r3, #1
 8004226:	e009      	b.n	800423c <HAL_I2C_Init+0xe8>
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800422e:	fb02 f303 	mul.w	r3, r2, r3
 8004232:	4a69      	ldr	r2, [pc, #420]	@ (80043d8 <HAL_I2C_Init+0x284>)
 8004234:	fba2 2303 	umull	r2, r3, r2, r3
 8004238:	099b      	lsrs	r3, r3, #6
 800423a:	3301      	adds	r3, #1
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	6812      	ldr	r2, [r2, #0]
 8004240:	430b      	orrs	r3, r1
 8004242:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	69db      	ldr	r3, [r3, #28]
 800424a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800424e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	495c      	ldr	r1, [pc, #368]	@ (80043c8 <HAL_I2C_Init+0x274>)
 8004258:	428b      	cmp	r3, r1
 800425a:	d819      	bhi.n	8004290 <HAL_I2C_Init+0x13c>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	1e59      	subs	r1, r3, #1
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	005b      	lsls	r3, r3, #1
 8004266:	fbb1 f3f3 	udiv	r3, r1, r3
 800426a:	1c59      	adds	r1, r3, #1
 800426c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004270:	400b      	ands	r3, r1
 8004272:	2b00      	cmp	r3, #0
 8004274:	d00a      	beq.n	800428c <HAL_I2C_Init+0x138>
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	1e59      	subs	r1, r3, #1
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	005b      	lsls	r3, r3, #1
 8004280:	fbb1 f3f3 	udiv	r3, r1, r3
 8004284:	3301      	adds	r3, #1
 8004286:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800428a:	e051      	b.n	8004330 <HAL_I2C_Init+0x1dc>
 800428c:	2304      	movs	r3, #4
 800428e:	e04f      	b.n	8004330 <HAL_I2C_Init+0x1dc>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d111      	bne.n	80042bc <HAL_I2C_Init+0x168>
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	1e58      	subs	r0, r3, #1
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6859      	ldr	r1, [r3, #4]
 80042a0:	460b      	mov	r3, r1
 80042a2:	005b      	lsls	r3, r3, #1
 80042a4:	440b      	add	r3, r1
 80042a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80042aa:	3301      	adds	r3, #1
 80042ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	bf0c      	ite	eq
 80042b4:	2301      	moveq	r3, #1
 80042b6:	2300      	movne	r3, #0
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	e012      	b.n	80042e2 <HAL_I2C_Init+0x18e>
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	1e58      	subs	r0, r3, #1
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6859      	ldr	r1, [r3, #4]
 80042c4:	460b      	mov	r3, r1
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	440b      	add	r3, r1
 80042ca:	0099      	lsls	r1, r3, #2
 80042cc:	440b      	add	r3, r1
 80042ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80042d2:	3301      	adds	r3, #1
 80042d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042d8:	2b00      	cmp	r3, #0
 80042da:	bf0c      	ite	eq
 80042dc:	2301      	moveq	r3, #1
 80042de:	2300      	movne	r3, #0
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d001      	beq.n	80042ea <HAL_I2C_Init+0x196>
 80042e6:	2301      	movs	r3, #1
 80042e8:	e022      	b.n	8004330 <HAL_I2C_Init+0x1dc>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d10e      	bne.n	8004310 <HAL_I2C_Init+0x1bc>
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	1e58      	subs	r0, r3, #1
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6859      	ldr	r1, [r3, #4]
 80042fa:	460b      	mov	r3, r1
 80042fc:	005b      	lsls	r3, r3, #1
 80042fe:	440b      	add	r3, r1
 8004300:	fbb0 f3f3 	udiv	r3, r0, r3
 8004304:	3301      	adds	r3, #1
 8004306:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800430a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800430e:	e00f      	b.n	8004330 <HAL_I2C_Init+0x1dc>
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	1e58      	subs	r0, r3, #1
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6859      	ldr	r1, [r3, #4]
 8004318:	460b      	mov	r3, r1
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	440b      	add	r3, r1
 800431e:	0099      	lsls	r1, r3, #2
 8004320:	440b      	add	r3, r1
 8004322:	fbb0 f3f3 	udiv	r3, r0, r3
 8004326:	3301      	adds	r3, #1
 8004328:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800432c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004330:	6879      	ldr	r1, [r7, #4]
 8004332:	6809      	ldr	r1, [r1, #0]
 8004334:	4313      	orrs	r3, r2
 8004336:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	69da      	ldr	r2, [r3, #28]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6a1b      	ldr	r3, [r3, #32]
 800434a:	431a      	orrs	r2, r3
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	430a      	orrs	r2, r1
 8004352:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800435e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	6911      	ldr	r1, [r2, #16]
 8004366:	687a      	ldr	r2, [r7, #4]
 8004368:	68d2      	ldr	r2, [r2, #12]
 800436a:	4311      	orrs	r1, r2
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	6812      	ldr	r2, [r2, #0]
 8004370:	430b      	orrs	r3, r1
 8004372:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	695a      	ldr	r2, [r3, #20]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	699b      	ldr	r3, [r3, #24]
 8004386:	431a      	orrs	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	430a      	orrs	r2, r1
 800438e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f042 0201 	orr.w	r2, r2, #1
 800439e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2220      	movs	r2, #32
 80043aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80043bc:	2300      	movs	r3, #0
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3710      	adds	r7, #16
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	bf00      	nop
 80043c8:	000186a0 	.word	0x000186a0
 80043cc:	001e847f 	.word	0x001e847f
 80043d0:	003d08ff 	.word	0x003d08ff
 80043d4:	431bde83 	.word	0x431bde83
 80043d8:	10624dd3 	.word	0x10624dd3

080043dc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b082      	sub	sp, #8
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d101      	bne.n	80043ee <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e021      	b.n	8004432 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2224      	movs	r2, #36	@ 0x24
 80043f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f022 0201 	bic.w	r2, r2, #1
 8004404:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f7fe f8c2 	bl	8002590 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004430:	2300      	movs	r3, #0
}
 8004432:	4618      	mov	r0, r3
 8004434:	3708      	adds	r7, #8
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
	...

0800443c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b088      	sub	sp, #32
 8004440:	af02      	add	r7, sp, #8
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	4608      	mov	r0, r1
 8004446:	4611      	mov	r1, r2
 8004448:	461a      	mov	r2, r3
 800444a:	4603      	mov	r3, r0
 800444c:	817b      	strh	r3, [r7, #10]
 800444e:	460b      	mov	r3, r1
 8004450:	813b      	strh	r3, [r7, #8]
 8004452:	4613      	mov	r3, r2
 8004454:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004456:	f7fe fabb 	bl	80029d0 <HAL_GetTick>
 800445a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004462:	b2db      	uxtb	r3, r3
 8004464:	2b20      	cmp	r3, #32
 8004466:	f040 80d9 	bne.w	800461c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	9300      	str	r3, [sp, #0]
 800446e:	2319      	movs	r3, #25
 8004470:	2201      	movs	r2, #1
 8004472:	496d      	ldr	r1, [pc, #436]	@ (8004628 <HAL_I2C_Mem_Write+0x1ec>)
 8004474:	68f8      	ldr	r0, [r7, #12]
 8004476:	f000 fc99 	bl	8004dac <I2C_WaitOnFlagUntilTimeout>
 800447a:	4603      	mov	r3, r0
 800447c:	2b00      	cmp	r3, #0
 800447e:	d001      	beq.n	8004484 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004480:	2302      	movs	r3, #2
 8004482:	e0cc      	b.n	800461e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800448a:	2b01      	cmp	r3, #1
 800448c:	d101      	bne.n	8004492 <HAL_I2C_Mem_Write+0x56>
 800448e:	2302      	movs	r3, #2
 8004490:	e0c5      	b.n	800461e <HAL_I2C_Mem_Write+0x1e2>
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0301 	and.w	r3, r3, #1
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d007      	beq.n	80044b8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f042 0201 	orr.w	r2, r2, #1
 80044b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2221      	movs	r2, #33	@ 0x21
 80044cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2240      	movs	r2, #64	@ 0x40
 80044d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2200      	movs	r2, #0
 80044dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6a3a      	ldr	r2, [r7, #32]
 80044e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80044e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ee:	b29a      	uxth	r2, r3
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	4a4d      	ldr	r2, [pc, #308]	@ (800462c <HAL_I2C_Mem_Write+0x1f0>)
 80044f8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80044fa:	88f8      	ldrh	r0, [r7, #6]
 80044fc:	893a      	ldrh	r2, [r7, #8]
 80044fe:	8979      	ldrh	r1, [r7, #10]
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	9301      	str	r3, [sp, #4]
 8004504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004506:	9300      	str	r3, [sp, #0]
 8004508:	4603      	mov	r3, r0
 800450a:	68f8      	ldr	r0, [r7, #12]
 800450c:	f000 fad0 	bl	8004ab0 <I2C_RequestMemoryWrite>
 8004510:	4603      	mov	r3, r0
 8004512:	2b00      	cmp	r3, #0
 8004514:	d052      	beq.n	80045bc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e081      	b.n	800461e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800451a:	697a      	ldr	r2, [r7, #20]
 800451c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800451e:	68f8      	ldr	r0, [r7, #12]
 8004520:	f000 fd5e 	bl	8004fe0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004524:	4603      	mov	r3, r0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d00d      	beq.n	8004546 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452e:	2b04      	cmp	r3, #4
 8004530:	d107      	bne.n	8004542 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004540:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e06b      	b.n	800461e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800454a:	781a      	ldrb	r2, [r3, #0]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004556:	1c5a      	adds	r2, r3, #1
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004560:	3b01      	subs	r3, #1
 8004562:	b29a      	uxth	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800456c:	b29b      	uxth	r3, r3
 800456e:	3b01      	subs	r3, #1
 8004570:	b29a      	uxth	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	695b      	ldr	r3, [r3, #20]
 800457c:	f003 0304 	and.w	r3, r3, #4
 8004580:	2b04      	cmp	r3, #4
 8004582:	d11b      	bne.n	80045bc <HAL_I2C_Mem_Write+0x180>
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004588:	2b00      	cmp	r3, #0
 800458a:	d017      	beq.n	80045bc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004590:	781a      	ldrb	r2, [r3, #0]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459c:	1c5a      	adds	r2, r3, #1
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045a6:	3b01      	subs	r3, #1
 80045a8:	b29a      	uxth	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	3b01      	subs	r3, #1
 80045b6:	b29a      	uxth	r2, r3
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d1aa      	bne.n	800451a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045c4:	697a      	ldr	r2, [r7, #20]
 80045c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045c8:	68f8      	ldr	r0, [r7, #12]
 80045ca:	f000 fd51 	bl	8005070 <I2C_WaitOnBTFFlagUntilTimeout>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d00d      	beq.n	80045f0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d8:	2b04      	cmp	r3, #4
 80045da:	d107      	bne.n	80045ec <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045ea:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e016      	b.n	800461e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2220      	movs	r2, #32
 8004604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2200      	movs	r2, #0
 800460c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004618:	2300      	movs	r3, #0
 800461a:	e000      	b.n	800461e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800461c:	2302      	movs	r3, #2
  }
}
 800461e:	4618      	mov	r0, r3
 8004620:	3718      	adds	r7, #24
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	00100002 	.word	0x00100002
 800462c:	ffff0000 	.word	0xffff0000

08004630 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b08c      	sub	sp, #48	@ 0x30
 8004634:	af02      	add	r7, sp, #8
 8004636:	60f8      	str	r0, [r7, #12]
 8004638:	4608      	mov	r0, r1
 800463a:	4611      	mov	r1, r2
 800463c:	461a      	mov	r2, r3
 800463e:	4603      	mov	r3, r0
 8004640:	817b      	strh	r3, [r7, #10]
 8004642:	460b      	mov	r3, r1
 8004644:	813b      	strh	r3, [r7, #8]
 8004646:	4613      	mov	r3, r2
 8004648:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800464a:	f7fe f9c1 	bl	80029d0 <HAL_GetTick>
 800464e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004656:	b2db      	uxtb	r3, r3
 8004658:	2b20      	cmp	r3, #32
 800465a:	f040 8214 	bne.w	8004a86 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800465e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004660:	9300      	str	r3, [sp, #0]
 8004662:	2319      	movs	r3, #25
 8004664:	2201      	movs	r2, #1
 8004666:	497b      	ldr	r1, [pc, #492]	@ (8004854 <HAL_I2C_Mem_Read+0x224>)
 8004668:	68f8      	ldr	r0, [r7, #12]
 800466a:	f000 fb9f 	bl	8004dac <I2C_WaitOnFlagUntilTimeout>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d001      	beq.n	8004678 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004674:	2302      	movs	r3, #2
 8004676:	e207      	b.n	8004a88 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800467e:	2b01      	cmp	r3, #1
 8004680:	d101      	bne.n	8004686 <HAL_I2C_Mem_Read+0x56>
 8004682:	2302      	movs	r3, #2
 8004684:	e200      	b.n	8004a88 <HAL_I2C_Mem_Read+0x458>
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2201      	movs	r2, #1
 800468a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0301 	and.w	r3, r3, #1
 8004698:	2b01      	cmp	r3, #1
 800469a:	d007      	beq.n	80046ac <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f042 0201 	orr.w	r2, r2, #1
 80046aa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046ba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2222      	movs	r2, #34	@ 0x22
 80046c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2240      	movs	r2, #64	@ 0x40
 80046c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2200      	movs	r2, #0
 80046d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046d6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80046dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046e2:	b29a      	uxth	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	4a5b      	ldr	r2, [pc, #364]	@ (8004858 <HAL_I2C_Mem_Read+0x228>)
 80046ec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80046ee:	88f8      	ldrh	r0, [r7, #6]
 80046f0:	893a      	ldrh	r2, [r7, #8]
 80046f2:	8979      	ldrh	r1, [r7, #10]
 80046f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f6:	9301      	str	r3, [sp, #4]
 80046f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046fa:	9300      	str	r3, [sp, #0]
 80046fc:	4603      	mov	r3, r0
 80046fe:	68f8      	ldr	r0, [r7, #12]
 8004700:	f000 fa6c 	bl	8004bdc <I2C_RequestMemoryRead>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	d001      	beq.n	800470e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e1bc      	b.n	8004a88 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004712:	2b00      	cmp	r3, #0
 8004714:	d113      	bne.n	800473e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004716:	2300      	movs	r3, #0
 8004718:	623b      	str	r3, [r7, #32]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	695b      	ldr	r3, [r3, #20]
 8004720:	623b      	str	r3, [r7, #32]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	699b      	ldr	r3, [r3, #24]
 8004728:	623b      	str	r3, [r7, #32]
 800472a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800473a:	601a      	str	r2, [r3, #0]
 800473c:	e190      	b.n	8004a60 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004742:	2b01      	cmp	r3, #1
 8004744:	d11b      	bne.n	800477e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004754:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004756:	2300      	movs	r3, #0
 8004758:	61fb      	str	r3, [r7, #28]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	695b      	ldr	r3, [r3, #20]
 8004760:	61fb      	str	r3, [r7, #28]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	61fb      	str	r3, [r7, #28]
 800476a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800477a:	601a      	str	r2, [r3, #0]
 800477c:	e170      	b.n	8004a60 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004782:	2b02      	cmp	r3, #2
 8004784:	d11b      	bne.n	80047be <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004794:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047a4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047a6:	2300      	movs	r3, #0
 80047a8:	61bb      	str	r3, [r7, #24]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	695b      	ldr	r3, [r3, #20]
 80047b0:	61bb      	str	r3, [r7, #24]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	61bb      	str	r3, [r7, #24]
 80047ba:	69bb      	ldr	r3, [r7, #24]
 80047bc:	e150      	b.n	8004a60 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047be:	2300      	movs	r3, #0
 80047c0:	617b      	str	r3, [r7, #20]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	695b      	ldr	r3, [r3, #20]
 80047c8:	617b      	str	r3, [r7, #20]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	617b      	str	r3, [r7, #20]
 80047d2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80047d4:	e144      	b.n	8004a60 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047da:	2b03      	cmp	r3, #3
 80047dc:	f200 80f1 	bhi.w	80049c2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d123      	bne.n	8004830 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047ea:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80047ec:	68f8      	ldr	r0, [r7, #12]
 80047ee:	f000 fc87 	bl	8005100 <I2C_WaitOnRXNEFlagUntilTimeout>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d001      	beq.n	80047fc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e145      	b.n	8004a88 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	691a      	ldr	r2, [r3, #16]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004806:	b2d2      	uxtb	r2, r2
 8004808:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480e:	1c5a      	adds	r2, r3, #1
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004818:	3b01      	subs	r3, #1
 800481a:	b29a      	uxth	r2, r3
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004824:	b29b      	uxth	r3, r3
 8004826:	3b01      	subs	r3, #1
 8004828:	b29a      	uxth	r2, r3
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800482e:	e117      	b.n	8004a60 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004834:	2b02      	cmp	r3, #2
 8004836:	d14e      	bne.n	80048d6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800483a:	9300      	str	r3, [sp, #0]
 800483c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800483e:	2200      	movs	r2, #0
 8004840:	4906      	ldr	r1, [pc, #24]	@ (800485c <HAL_I2C_Mem_Read+0x22c>)
 8004842:	68f8      	ldr	r0, [r7, #12]
 8004844:	f000 fab2 	bl	8004dac <I2C_WaitOnFlagUntilTimeout>
 8004848:	4603      	mov	r3, r0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d008      	beq.n	8004860 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e11a      	b.n	8004a88 <HAL_I2C_Mem_Read+0x458>
 8004852:	bf00      	nop
 8004854:	00100002 	.word	0x00100002
 8004858:	ffff0000 	.word	0xffff0000
 800485c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800486e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	691a      	ldr	r2, [r3, #16]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800487a:	b2d2      	uxtb	r2, r2
 800487c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004882:	1c5a      	adds	r2, r3, #1
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800488c:	3b01      	subs	r3, #1
 800488e:	b29a      	uxth	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004898:	b29b      	uxth	r3, r3
 800489a:	3b01      	subs	r3, #1
 800489c:	b29a      	uxth	r2, r3
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	691a      	ldr	r2, [r3, #16]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ac:	b2d2      	uxtb	r2, r2
 80048ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b4:	1c5a      	adds	r2, r3, #1
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048be:	3b01      	subs	r3, #1
 80048c0:	b29a      	uxth	r2, r3
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	3b01      	subs	r3, #1
 80048ce:	b29a      	uxth	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80048d4:	e0c4      	b.n	8004a60 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d8:	9300      	str	r3, [sp, #0]
 80048da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048dc:	2200      	movs	r2, #0
 80048de:	496c      	ldr	r1, [pc, #432]	@ (8004a90 <HAL_I2C_Mem_Read+0x460>)
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f000 fa63 	bl	8004dac <I2C_WaitOnFlagUntilTimeout>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d001      	beq.n	80048f0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e0cb      	b.n	8004a88 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	691a      	ldr	r2, [r3, #16]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800490a:	b2d2      	uxtb	r2, r2
 800490c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004912:	1c5a      	adds	r2, r3, #1
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800491c:	3b01      	subs	r3, #1
 800491e:	b29a      	uxth	r2, r3
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004928:	b29b      	uxth	r3, r3
 800492a:	3b01      	subs	r3, #1
 800492c:	b29a      	uxth	r2, r3
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004934:	9300      	str	r3, [sp, #0]
 8004936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004938:	2200      	movs	r2, #0
 800493a:	4955      	ldr	r1, [pc, #340]	@ (8004a90 <HAL_I2C_Mem_Read+0x460>)
 800493c:	68f8      	ldr	r0, [r7, #12]
 800493e:	f000 fa35 	bl	8004dac <I2C_WaitOnFlagUntilTimeout>
 8004942:	4603      	mov	r3, r0
 8004944:	2b00      	cmp	r3, #0
 8004946:	d001      	beq.n	800494c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e09d      	b.n	8004a88 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800495a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	691a      	ldr	r2, [r3, #16]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004966:	b2d2      	uxtb	r2, r2
 8004968:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496e:	1c5a      	adds	r2, r3, #1
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004978:	3b01      	subs	r3, #1
 800497a:	b29a      	uxth	r2, r3
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004984:	b29b      	uxth	r3, r3
 8004986:	3b01      	subs	r3, #1
 8004988:	b29a      	uxth	r2, r3
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	691a      	ldr	r2, [r3, #16]
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004998:	b2d2      	uxtb	r2, r2
 800499a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a0:	1c5a      	adds	r2, r3, #1
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049aa:	3b01      	subs	r3, #1
 80049ac:	b29a      	uxth	r2, r3
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	3b01      	subs	r3, #1
 80049ba:	b29a      	uxth	r2, r3
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80049c0:	e04e      	b.n	8004a60 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049c4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80049c6:	68f8      	ldr	r0, [r7, #12]
 80049c8:	f000 fb9a 	bl	8005100 <I2C_WaitOnRXNEFlagUntilTimeout>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d001      	beq.n	80049d6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e058      	b.n	8004a88 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	691a      	ldr	r2, [r3, #16]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e0:	b2d2      	uxtb	r2, r2
 80049e2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e8:	1c5a      	adds	r2, r3, #1
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049f2:	3b01      	subs	r3, #1
 80049f4:	b29a      	uxth	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	3b01      	subs	r3, #1
 8004a02:	b29a      	uxth	r2, r3
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	f003 0304 	and.w	r3, r3, #4
 8004a12:	2b04      	cmp	r3, #4
 8004a14:	d124      	bne.n	8004a60 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a1a:	2b03      	cmp	r3, #3
 8004a1c:	d107      	bne.n	8004a2e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a2c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	691a      	ldr	r2, [r3, #16]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a38:	b2d2      	uxtb	r2, r2
 8004a3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a40:	1c5a      	adds	r2, r3, #1
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a4a:	3b01      	subs	r3, #1
 8004a4c:	b29a      	uxth	r2, r3
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	b29a      	uxth	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	f47f aeb6 	bne.w	80047d6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2220      	movs	r2, #32
 8004a6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004a82:	2300      	movs	r3, #0
 8004a84:	e000      	b.n	8004a88 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004a86:	2302      	movs	r3, #2
  }
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3728      	adds	r7, #40	@ 0x28
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	00010004 	.word	0x00010004

08004a94 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004aa2:	b2db      	uxtb	r3, r3
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b088      	sub	sp, #32
 8004ab4:	af02      	add	r7, sp, #8
 8004ab6:	60f8      	str	r0, [r7, #12]
 8004ab8:	4608      	mov	r0, r1
 8004aba:	4611      	mov	r1, r2
 8004abc:	461a      	mov	r2, r3
 8004abe:	4603      	mov	r3, r0
 8004ac0:	817b      	strh	r3, [r7, #10]
 8004ac2:	460b      	mov	r3, r1
 8004ac4:	813b      	strh	r3, [r7, #8]
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ad8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004adc:	9300      	str	r3, [sp, #0]
 8004ade:	6a3b      	ldr	r3, [r7, #32]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	f000 f960 	bl	8004dac <I2C_WaitOnFlagUntilTimeout>
 8004aec:	4603      	mov	r3, r0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00d      	beq.n	8004b0e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004afc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b00:	d103      	bne.n	8004b0a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b08:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	e05f      	b.n	8004bce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004b0e:	897b      	ldrh	r3, [r7, #10]
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	461a      	mov	r2, r3
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004b1c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b20:	6a3a      	ldr	r2, [r7, #32]
 8004b22:	492d      	ldr	r1, [pc, #180]	@ (8004bd8 <I2C_RequestMemoryWrite+0x128>)
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f000 f9bb 	bl	8004ea0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d001      	beq.n	8004b34 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e04c      	b.n	8004bce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b34:	2300      	movs	r3, #0
 8004b36:	617b      	str	r3, [r7, #20]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	617b      	str	r3, [r7, #20]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	699b      	ldr	r3, [r3, #24]
 8004b46:	617b      	str	r3, [r7, #20]
 8004b48:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b4c:	6a39      	ldr	r1, [r7, #32]
 8004b4e:	68f8      	ldr	r0, [r7, #12]
 8004b50:	f000 fa46 	bl	8004fe0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d00d      	beq.n	8004b76 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b5e:	2b04      	cmp	r3, #4
 8004b60:	d107      	bne.n	8004b72 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b70:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e02b      	b.n	8004bce <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b76:	88fb      	ldrh	r3, [r7, #6]
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d105      	bne.n	8004b88 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b7c:	893b      	ldrh	r3, [r7, #8]
 8004b7e:	b2da      	uxtb	r2, r3
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	611a      	str	r2, [r3, #16]
 8004b86:	e021      	b.n	8004bcc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004b88:	893b      	ldrh	r3, [r7, #8]
 8004b8a:	0a1b      	lsrs	r3, r3, #8
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	b2da      	uxtb	r2, r3
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b98:	6a39      	ldr	r1, [r7, #32]
 8004b9a:	68f8      	ldr	r0, [r7, #12]
 8004b9c:	f000 fa20 	bl	8004fe0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d00d      	beq.n	8004bc2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004baa:	2b04      	cmp	r3, #4
 8004bac:	d107      	bne.n	8004bbe <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bbc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e005      	b.n	8004bce <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004bc2:	893b      	ldrh	r3, [r7, #8]
 8004bc4:	b2da      	uxtb	r2, r3
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3718      	adds	r7, #24
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	00010002 	.word	0x00010002

08004bdc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b088      	sub	sp, #32
 8004be0:	af02      	add	r7, sp, #8
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	4608      	mov	r0, r1
 8004be6:	4611      	mov	r1, r2
 8004be8:	461a      	mov	r2, r3
 8004bea:	4603      	mov	r3, r0
 8004bec:	817b      	strh	r3, [r7, #10]
 8004bee:	460b      	mov	r3, r1
 8004bf0:	813b      	strh	r3, [r7, #8]
 8004bf2:	4613      	mov	r3, r2
 8004bf4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c04:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c14:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c18:	9300      	str	r3, [sp, #0]
 8004c1a:	6a3b      	ldr	r3, [r7, #32]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004c22:	68f8      	ldr	r0, [r7, #12]
 8004c24:	f000 f8c2 	bl	8004dac <I2C_WaitOnFlagUntilTimeout>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00d      	beq.n	8004c4a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c3c:	d103      	bne.n	8004c46 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c44:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	e0aa      	b.n	8004da0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c4a:	897b      	ldrh	r3, [r7, #10]
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	461a      	mov	r2, r3
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004c58:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c5c:	6a3a      	ldr	r2, [r7, #32]
 8004c5e:	4952      	ldr	r1, [pc, #328]	@ (8004da8 <I2C_RequestMemoryRead+0x1cc>)
 8004c60:	68f8      	ldr	r0, [r7, #12]
 8004c62:	f000 f91d 	bl	8004ea0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d001      	beq.n	8004c70 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e097      	b.n	8004da0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c70:	2300      	movs	r3, #0
 8004c72:	617b      	str	r3, [r7, #20]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	695b      	ldr	r3, [r3, #20]
 8004c7a:	617b      	str	r3, [r7, #20]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	617b      	str	r3, [r7, #20]
 8004c84:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c88:	6a39      	ldr	r1, [r7, #32]
 8004c8a:	68f8      	ldr	r0, [r7, #12]
 8004c8c:	f000 f9a8 	bl	8004fe0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d00d      	beq.n	8004cb2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c9a:	2b04      	cmp	r3, #4
 8004c9c:	d107      	bne.n	8004cae <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e076      	b.n	8004da0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004cb2:	88fb      	ldrh	r3, [r7, #6]
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d105      	bne.n	8004cc4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004cb8:	893b      	ldrh	r3, [r7, #8]
 8004cba:	b2da      	uxtb	r2, r3
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	611a      	str	r2, [r3, #16]
 8004cc2:	e021      	b.n	8004d08 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004cc4:	893b      	ldrh	r3, [r7, #8]
 8004cc6:	0a1b      	lsrs	r3, r3, #8
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	b2da      	uxtb	r2, r3
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cd4:	6a39      	ldr	r1, [r7, #32]
 8004cd6:	68f8      	ldr	r0, [r7, #12]
 8004cd8:	f000 f982 	bl	8004fe0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d00d      	beq.n	8004cfe <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce6:	2b04      	cmp	r3, #4
 8004ce8:	d107      	bne.n	8004cfa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cf8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e050      	b.n	8004da0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004cfe:	893b      	ldrh	r3, [r7, #8]
 8004d00:	b2da      	uxtb	r2, r3
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d0a:	6a39      	ldr	r1, [r7, #32]
 8004d0c:	68f8      	ldr	r0, [r7, #12]
 8004d0e:	f000 f967 	bl	8004fe0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d12:	4603      	mov	r3, r0
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d00d      	beq.n	8004d34 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d1c:	2b04      	cmp	r3, #4
 8004d1e:	d107      	bne.n	8004d30 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d2e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e035      	b.n	8004da0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d42:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d46:	9300      	str	r3, [sp, #0]
 8004d48:	6a3b      	ldr	r3, [r7, #32]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004d50:	68f8      	ldr	r0, [r7, #12]
 8004d52:	f000 f82b 	bl	8004dac <I2C_WaitOnFlagUntilTimeout>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d00d      	beq.n	8004d78 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d6a:	d103      	bne.n	8004d74 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d72:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	e013      	b.n	8004da0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004d78:	897b      	ldrh	r3, [r7, #10]
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	f043 0301 	orr.w	r3, r3, #1
 8004d80:	b2da      	uxtb	r2, r3
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d8a:	6a3a      	ldr	r2, [r7, #32]
 8004d8c:	4906      	ldr	r1, [pc, #24]	@ (8004da8 <I2C_RequestMemoryRead+0x1cc>)
 8004d8e:	68f8      	ldr	r0, [r7, #12]
 8004d90:	f000 f886 	bl	8004ea0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d94:	4603      	mov	r3, r0
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d001      	beq.n	8004d9e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e000      	b.n	8004da0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004d9e:	2300      	movs	r3, #0
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3718      	adds	r7, #24
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	00010002 	.word	0x00010002

08004dac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	60b9      	str	r1, [r7, #8]
 8004db6:	603b      	str	r3, [r7, #0]
 8004db8:	4613      	mov	r3, r2
 8004dba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004dbc:	e048      	b.n	8004e50 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dc4:	d044      	beq.n	8004e50 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dc6:	f7fd fe03 	bl	80029d0 <HAL_GetTick>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	69bb      	ldr	r3, [r7, #24]
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	683a      	ldr	r2, [r7, #0]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d302      	bcc.n	8004ddc <I2C_WaitOnFlagUntilTimeout+0x30>
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d139      	bne.n	8004e50 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	0c1b      	lsrs	r3, r3, #16
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d10d      	bne.n	8004e02 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	695b      	ldr	r3, [r3, #20]
 8004dec:	43da      	mvns	r2, r3
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	4013      	ands	r3, r2
 8004df2:	b29b      	uxth	r3, r3
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	bf0c      	ite	eq
 8004df8:	2301      	moveq	r3, #1
 8004dfa:	2300      	movne	r3, #0
 8004dfc:	b2db      	uxtb	r3, r3
 8004dfe:	461a      	mov	r2, r3
 8004e00:	e00c      	b.n	8004e1c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	699b      	ldr	r3, [r3, #24]
 8004e08:	43da      	mvns	r2, r3
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	bf0c      	ite	eq
 8004e14:	2301      	moveq	r3, #1
 8004e16:	2300      	movne	r3, #0
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	79fb      	ldrb	r3, [r7, #7]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d116      	bne.n	8004e50 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2200      	movs	r2, #0
 8004e26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2220      	movs	r2, #32
 8004e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2200      	movs	r2, #0
 8004e34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e3c:	f043 0220 	orr.w	r2, r3, #32
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e023      	b.n	8004e98 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	0c1b      	lsrs	r3, r3, #16
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d10d      	bne.n	8004e76 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	695b      	ldr	r3, [r3, #20]
 8004e60:	43da      	mvns	r2, r3
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	4013      	ands	r3, r2
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	bf0c      	ite	eq
 8004e6c:	2301      	moveq	r3, #1
 8004e6e:	2300      	movne	r3, #0
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	461a      	mov	r2, r3
 8004e74:	e00c      	b.n	8004e90 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	699b      	ldr	r3, [r3, #24]
 8004e7c:	43da      	mvns	r2, r3
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	4013      	ands	r3, r2
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	bf0c      	ite	eq
 8004e88:	2301      	moveq	r3, #1
 8004e8a:	2300      	movne	r3, #0
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	461a      	mov	r2, r3
 8004e90:	79fb      	ldrb	r3, [r7, #7]
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d093      	beq.n	8004dbe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3710      	adds	r7, #16
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b084      	sub	sp, #16
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	60b9      	str	r1, [r7, #8]
 8004eaa:	607a      	str	r2, [r7, #4]
 8004eac:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004eae:	e071      	b.n	8004f94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	695b      	ldr	r3, [r3, #20]
 8004eb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ebe:	d123      	bne.n	8004f08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ece:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004ed8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2200      	movs	r2, #0
 8004ede:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2220      	movs	r2, #32
 8004ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ef4:	f043 0204 	orr.w	r2, r3, #4
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e067      	b.n	8004fd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f0e:	d041      	beq.n	8004f94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f10:	f7fd fd5e 	bl	80029d0 <HAL_GetTick>
 8004f14:	4602      	mov	r2, r0
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d302      	bcc.n	8004f26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d136      	bne.n	8004f94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	0c1b      	lsrs	r3, r3, #16
 8004f2a:	b2db      	uxtb	r3, r3
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d10c      	bne.n	8004f4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	695b      	ldr	r3, [r3, #20]
 8004f36:	43da      	mvns	r2, r3
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	b29b      	uxth	r3, r3
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	bf14      	ite	ne
 8004f42:	2301      	movne	r3, #1
 8004f44:	2300      	moveq	r3, #0
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	e00b      	b.n	8004f62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	699b      	ldr	r3, [r3, #24]
 8004f50:	43da      	mvns	r2, r3
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	4013      	ands	r3, r2
 8004f56:	b29b      	uxth	r3, r3
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	bf14      	ite	ne
 8004f5c:	2301      	movne	r3, #1
 8004f5e:	2300      	moveq	r3, #0
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d016      	beq.n	8004f94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2220      	movs	r2, #32
 8004f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2200      	movs	r2, #0
 8004f78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f80:	f043 0220 	orr.w	r2, r3, #32
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e021      	b.n	8004fd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	0c1b      	lsrs	r3, r3, #16
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d10c      	bne.n	8004fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	695b      	ldr	r3, [r3, #20]
 8004fa4:	43da      	mvns	r2, r3
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	4013      	ands	r3, r2
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	bf14      	ite	ne
 8004fb0:	2301      	movne	r3, #1
 8004fb2:	2300      	moveq	r3, #0
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	e00b      	b.n	8004fd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	699b      	ldr	r3, [r3, #24]
 8004fbe:	43da      	mvns	r2, r3
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	bf14      	ite	ne
 8004fca:	2301      	movne	r3, #1
 8004fcc:	2300      	moveq	r3, #0
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	f47f af6d 	bne.w	8004eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3710      	adds	r7, #16
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b084      	sub	sp, #16
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004fec:	e034      	b.n	8005058 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004fee:	68f8      	ldr	r0, [r7, #12]
 8004ff0:	f000 f8e3 	bl	80051ba <I2C_IsAcknowledgeFailed>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d001      	beq.n	8004ffe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e034      	b.n	8005068 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005004:	d028      	beq.n	8005058 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005006:	f7fd fce3 	bl	80029d0 <HAL_GetTick>
 800500a:	4602      	mov	r2, r0
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	1ad3      	subs	r3, r2, r3
 8005010:	68ba      	ldr	r2, [r7, #8]
 8005012:	429a      	cmp	r2, r3
 8005014:	d302      	bcc.n	800501c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d11d      	bne.n	8005058 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	695b      	ldr	r3, [r3, #20]
 8005022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005026:	2b80      	cmp	r3, #128	@ 0x80
 8005028:	d016      	beq.n	8005058 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2200      	movs	r2, #0
 800502e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2220      	movs	r2, #32
 8005034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005044:	f043 0220 	orr.w	r2, r3, #32
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2200      	movs	r2, #0
 8005050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e007      	b.n	8005068 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	695b      	ldr	r3, [r3, #20]
 800505e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005062:	2b80      	cmp	r3, #128	@ 0x80
 8005064:	d1c3      	bne.n	8004fee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005066:	2300      	movs	r3, #0
}
 8005068:	4618      	mov	r0, r3
 800506a:	3710      	adds	r7, #16
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}

08005070 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b084      	sub	sp, #16
 8005074:	af00      	add	r7, sp, #0
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	60b9      	str	r1, [r7, #8]
 800507a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800507c:	e034      	b.n	80050e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800507e:	68f8      	ldr	r0, [r7, #12]
 8005080:	f000 f89b 	bl	80051ba <I2C_IsAcknowledgeFailed>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d001      	beq.n	800508e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e034      	b.n	80050f8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005094:	d028      	beq.n	80050e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005096:	f7fd fc9b 	bl	80029d0 <HAL_GetTick>
 800509a:	4602      	mov	r2, r0
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	68ba      	ldr	r2, [r7, #8]
 80050a2:	429a      	cmp	r2, r3
 80050a4:	d302      	bcc.n	80050ac <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d11d      	bne.n	80050e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	f003 0304 	and.w	r3, r3, #4
 80050b6:	2b04      	cmp	r3, #4
 80050b8:	d016      	beq.n	80050e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2200      	movs	r2, #0
 80050be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2220      	movs	r2, #32
 80050c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2200      	movs	r2, #0
 80050cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d4:	f043 0220 	orr.w	r2, r3, #32
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2200      	movs	r2, #0
 80050e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e007      	b.n	80050f8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	695b      	ldr	r3, [r3, #20]
 80050ee:	f003 0304 	and.w	r3, r3, #4
 80050f2:	2b04      	cmp	r3, #4
 80050f4:	d1c3      	bne.n	800507e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80050f6:	2300      	movs	r3, #0
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3710      	adds	r7, #16
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}

08005100 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b084      	sub	sp, #16
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800510c:	e049      	b.n	80051a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	695b      	ldr	r3, [r3, #20]
 8005114:	f003 0310 	and.w	r3, r3, #16
 8005118:	2b10      	cmp	r3, #16
 800511a:	d119      	bne.n	8005150 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f06f 0210 	mvn.w	r2, #16
 8005124:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2220      	movs	r2, #32
 8005130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	e030      	b.n	80051b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005150:	f7fd fc3e 	bl	80029d0 <HAL_GetTick>
 8005154:	4602      	mov	r2, r0
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	68ba      	ldr	r2, [r7, #8]
 800515c:	429a      	cmp	r2, r3
 800515e:	d302      	bcc.n	8005166 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d11d      	bne.n	80051a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	695b      	ldr	r3, [r3, #20]
 800516c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005170:	2b40      	cmp	r3, #64	@ 0x40
 8005172:	d016      	beq.n	80051a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2200      	movs	r2, #0
 8005178:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2220      	movs	r2, #32
 800517e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2200      	movs	r2, #0
 8005186:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800518e:	f043 0220 	orr.w	r2, r3, #32
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	e007      	b.n	80051b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	695b      	ldr	r3, [r3, #20]
 80051a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051ac:	2b40      	cmp	r3, #64	@ 0x40
 80051ae:	d1ae      	bne.n	800510e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80051b0:	2300      	movs	r3, #0
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3710      	adds	r7, #16
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}

080051ba <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80051ba:	b480      	push	{r7}
 80051bc:	b083      	sub	sp, #12
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	695b      	ldr	r3, [r3, #20]
 80051c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051d0:	d11b      	bne.n	800520a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80051da:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2200      	movs	r2, #0
 80051e0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2220      	movs	r2, #32
 80051e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051f6:	f043 0204 	orr.w	r2, r3, #4
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e000      	b.n	800520c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800520a:	2300      	movs	r3, #0
}
 800520c:	4618      	mov	r0, r3
 800520e:	370c      	adds	r7, #12
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b088      	sub	sp, #32
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d101      	bne.n	800522a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e128      	b.n	800547c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005230:	b2db      	uxtb	r3, r3
 8005232:	2b00      	cmp	r3, #0
 8005234:	d109      	bne.n	800524a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a90      	ldr	r2, [pc, #576]	@ (8005484 <HAL_I2S_Init+0x26c>)
 8005242:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f7fd f9c5 	bl	80025d4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2202      	movs	r2, #2
 800524e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	69db      	ldr	r3, [r3, #28]
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	6812      	ldr	r2, [r2, #0]
 800525c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005260:	f023 030f 	bic.w	r3, r3, #15
 8005264:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2202      	movs	r2, #2
 800526c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	695b      	ldr	r3, [r3, #20]
 8005272:	2b02      	cmp	r3, #2
 8005274:	d060      	beq.n	8005338 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d102      	bne.n	8005284 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800527e:	2310      	movs	r3, #16
 8005280:	617b      	str	r3, [r7, #20]
 8005282:	e001      	b.n	8005288 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005284:	2320      	movs	r3, #32
 8005286:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	2b20      	cmp	r3, #32
 800528e:	d802      	bhi.n	8005296 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	005b      	lsls	r3, r3, #1
 8005294:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005296:	2001      	movs	r0, #1
 8005298:	f002 fd36 	bl	8007d08 <HAL_RCCEx_GetPeriphCLKFreq>
 800529c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	691b      	ldr	r3, [r3, #16]
 80052a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052a6:	d125      	bne.n	80052f4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d010      	beq.n	80052d2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	68fa      	ldr	r2, [r7, #12]
 80052b6:	fbb2 f2f3 	udiv	r2, r2, r3
 80052ba:	4613      	mov	r3, r2
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	4413      	add	r3, r2
 80052c0:	005b      	lsls	r3, r3, #1
 80052c2:	461a      	mov	r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	695b      	ldr	r3, [r3, #20]
 80052c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80052cc:	3305      	adds	r3, #5
 80052ce:	613b      	str	r3, [r7, #16]
 80052d0:	e01f      	b.n	8005312 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	00db      	lsls	r3, r3, #3
 80052d6:	68fa      	ldr	r2, [r7, #12]
 80052d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80052dc:	4613      	mov	r3, r2
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	4413      	add	r3, r2
 80052e2:	005b      	lsls	r3, r3, #1
 80052e4:	461a      	mov	r2, r3
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	695b      	ldr	r3, [r3, #20]
 80052ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ee:	3305      	adds	r3, #5
 80052f0:	613b      	str	r3, [r7, #16]
 80052f2:	e00e      	b.n	8005312 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80052fc:	4613      	mov	r3, r2
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	4413      	add	r3, r2
 8005302:	005b      	lsls	r3, r3, #1
 8005304:	461a      	mov	r2, r3
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	695b      	ldr	r3, [r3, #20]
 800530a:	fbb2 f3f3 	udiv	r3, r2, r3
 800530e:	3305      	adds	r3, #5
 8005310:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	4a5c      	ldr	r2, [pc, #368]	@ (8005488 <HAL_I2S_Init+0x270>)
 8005316:	fba2 2303 	umull	r2, r3, r2, r3
 800531a:	08db      	lsrs	r3, r3, #3
 800531c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	f003 0301 	and.w	r3, r3, #1
 8005324:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005326:	693a      	ldr	r2, [r7, #16]
 8005328:	69bb      	ldr	r3, [r7, #24]
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	085b      	lsrs	r3, r3, #1
 800532e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005330:	69bb      	ldr	r3, [r7, #24]
 8005332:	021b      	lsls	r3, r3, #8
 8005334:	61bb      	str	r3, [r7, #24]
 8005336:	e003      	b.n	8005340 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005338:	2302      	movs	r3, #2
 800533a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800533c:	2300      	movs	r3, #0
 800533e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005340:	69fb      	ldr	r3, [r7, #28]
 8005342:	2b01      	cmp	r3, #1
 8005344:	d902      	bls.n	800534c <HAL_I2S_Init+0x134>
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	2bff      	cmp	r3, #255	@ 0xff
 800534a:	d907      	bls.n	800535c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005350:	f043 0210 	orr.w	r2, r3, #16
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e08f      	b.n	800547c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	691a      	ldr	r2, [r3, #16]
 8005360:	69bb      	ldr	r3, [r7, #24]
 8005362:	ea42 0103 	orr.w	r1, r2, r3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	69fa      	ldr	r2, [r7, #28]
 800536c:	430a      	orrs	r2, r1
 800536e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	69db      	ldr	r3, [r3, #28]
 8005376:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800537a:	f023 030f 	bic.w	r3, r3, #15
 800537e:	687a      	ldr	r2, [r7, #4]
 8005380:	6851      	ldr	r1, [r2, #4]
 8005382:	687a      	ldr	r2, [r7, #4]
 8005384:	6892      	ldr	r2, [r2, #8]
 8005386:	4311      	orrs	r1, r2
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	68d2      	ldr	r2, [r2, #12]
 800538c:	4311      	orrs	r1, r2
 800538e:	687a      	ldr	r2, [r7, #4]
 8005390:	6992      	ldr	r2, [r2, #24]
 8005392:	430a      	orrs	r2, r1
 8005394:	431a      	orrs	r2, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800539e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6a1b      	ldr	r3, [r3, #32]
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d161      	bne.n	800546c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	4a38      	ldr	r2, [pc, #224]	@ (800548c <HAL_I2S_Init+0x274>)
 80053ac:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a37      	ldr	r2, [pc, #220]	@ (8005490 <HAL_I2S_Init+0x278>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d101      	bne.n	80053bc <HAL_I2S_Init+0x1a4>
 80053b8:	4b36      	ldr	r3, [pc, #216]	@ (8005494 <HAL_I2S_Init+0x27c>)
 80053ba:	e001      	b.n	80053c0 <HAL_I2S_Init+0x1a8>
 80053bc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80053c0:	69db      	ldr	r3, [r3, #28]
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	6812      	ldr	r2, [r2, #0]
 80053c6:	4932      	ldr	r1, [pc, #200]	@ (8005490 <HAL_I2S_Init+0x278>)
 80053c8:	428a      	cmp	r2, r1
 80053ca:	d101      	bne.n	80053d0 <HAL_I2S_Init+0x1b8>
 80053cc:	4a31      	ldr	r2, [pc, #196]	@ (8005494 <HAL_I2S_Init+0x27c>)
 80053ce:	e001      	b.n	80053d4 <HAL_I2S_Init+0x1bc>
 80053d0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80053d4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80053d8:	f023 030f 	bic.w	r3, r3, #15
 80053dc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a2b      	ldr	r2, [pc, #172]	@ (8005490 <HAL_I2S_Init+0x278>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d101      	bne.n	80053ec <HAL_I2S_Init+0x1d4>
 80053e8:	4b2a      	ldr	r3, [pc, #168]	@ (8005494 <HAL_I2S_Init+0x27c>)
 80053ea:	e001      	b.n	80053f0 <HAL_I2S_Init+0x1d8>
 80053ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80053f0:	2202      	movs	r2, #2
 80053f2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a25      	ldr	r2, [pc, #148]	@ (8005490 <HAL_I2S_Init+0x278>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d101      	bne.n	8005402 <HAL_I2S_Init+0x1ea>
 80053fe:	4b25      	ldr	r3, [pc, #148]	@ (8005494 <HAL_I2S_Init+0x27c>)
 8005400:	e001      	b.n	8005406 <HAL_I2S_Init+0x1ee>
 8005402:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005406:	69db      	ldr	r3, [r3, #28]
 8005408:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005412:	d003      	beq.n	800541c <HAL_I2S_Init+0x204>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d103      	bne.n	8005424 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800541c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005420:	613b      	str	r3, [r7, #16]
 8005422:	e001      	b.n	8005428 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005424:	2300      	movs	r3, #0
 8005426:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005432:	4313      	orrs	r3, r2
 8005434:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	68db      	ldr	r3, [r3, #12]
 800543a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800543c:	4313      	orrs	r3, r2
 800543e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	699b      	ldr	r3, [r3, #24]
 8005444:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005446:	4313      	orrs	r3, r2
 8005448:	b29a      	uxth	r2, r3
 800544a:	897b      	ldrh	r3, [r7, #10]
 800544c:	4313      	orrs	r3, r2
 800544e:	b29b      	uxth	r3, r3
 8005450:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005454:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a0d      	ldr	r2, [pc, #52]	@ (8005490 <HAL_I2S_Init+0x278>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d101      	bne.n	8005464 <HAL_I2S_Init+0x24c>
 8005460:	4b0c      	ldr	r3, [pc, #48]	@ (8005494 <HAL_I2S_Init+0x27c>)
 8005462:	e001      	b.n	8005468 <HAL_I2S_Init+0x250>
 8005464:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005468:	897a      	ldrh	r2, [r7, #10]
 800546a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2201      	movs	r2, #1
 8005476:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800547a:	2300      	movs	r3, #0
}
 800547c:	4618      	mov	r0, r3
 800547e:	3720      	adds	r7, #32
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}
 8005484:	08005779 	.word	0x08005779
 8005488:	cccccccd 	.word	0xcccccccd
 800548c:	0800588d 	.word	0x0800588d
 8005490:	40003800 	.word	0x40003800
 8005494:	40003400 	.word	0x40003400

08005498 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b086      	sub	sp, #24
 800549c:	af00      	add	r7, sp, #0
 800549e:	60f8      	str	r0, [r7, #12]
 80054a0:	60b9      	str	r1, [r7, #8]
 80054a2:	4613      	mov	r3, r2
 80054a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d002      	beq.n	80054b2 <HAL_I2S_Transmit_DMA+0x1a>
 80054ac:	88fb      	ldrh	r3, [r7, #6]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d101      	bne.n	80054b6 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e08a      	b.n	80055cc <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d001      	beq.n	80054c6 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 80054c2:	2302      	movs	r3, #2
 80054c4:	e082      	b.n	80055cc <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d101      	bne.n	80054d6 <HAL_I2S_Transmit_DMA+0x3e>
 80054d2:	2302      	movs	r3, #2
 80054d4:	e07a      	b.n	80055cc <HAL_I2S_Transmit_DMA+0x134>
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2201      	movs	r2, #1
 80054da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2203      	movs	r2, #3
 80054e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2200      	movs	r2, #0
 80054ea:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	68ba      	ldr	r2, [r7, #8]
 80054f0:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	69db      	ldr	r3, [r3, #28]
 80054f8:	f003 0307 	and.w	r3, r3, #7
 80054fc:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	2b03      	cmp	r3, #3
 8005502:	d002      	beq.n	800550a <HAL_I2S_Transmit_DMA+0x72>
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	2b05      	cmp	r3, #5
 8005508:	d10a      	bne.n	8005520 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 800550a:	88fb      	ldrh	r3, [r7, #6]
 800550c:	005b      	lsls	r3, r3, #1
 800550e:	b29a      	uxth	r2, r3
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8005514:	88fb      	ldrh	r3, [r7, #6]
 8005516:	005b      	lsls	r3, r3, #1
 8005518:	b29a      	uxth	r2, r3
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800551e:	e005      	b.n	800552c <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	88fa      	ldrh	r2, [r7, #6]
 8005524:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	88fa      	ldrh	r2, [r7, #6]
 800552a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005530:	4a28      	ldr	r2, [pc, #160]	@ (80055d4 <HAL_I2S_Transmit_DMA+0x13c>)
 8005532:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005538:	4a27      	ldr	r2, [pc, #156]	@ (80055d8 <HAL_I2S_Transmit_DMA+0x140>)
 800553a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005540:	4a26      	ldr	r2, [pc, #152]	@ (80055dc <HAL_I2S_Transmit_DMA+0x144>)
 8005542:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800554c:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005554:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800555a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800555c:	f7fe f886 	bl	800366c <HAL_DMA_Start_IT>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00f      	beq.n	8005586 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800556a:	f043 0208 	orr.w	r2, r3, #8
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2201      	movs	r2, #1
 8005576:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2200      	movs	r2, #0
 800557e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	e022      	b.n	80055cc <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	f003 0302 	and.w	r3, r3, #2
 8005598:	2b00      	cmp	r3, #0
 800559a:	d107      	bne.n	80055ac <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	685a      	ldr	r2, [r3, #4]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f042 0202 	orr.w	r2, r2, #2
 80055aa:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	69db      	ldr	r3, [r3, #28]
 80055b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d107      	bne.n	80055ca <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	69da      	ldr	r2, [r3, #28]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80055c8:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80055ca:	2300      	movs	r3, #0
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	3718      	adds	r7, #24
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}
 80055d4:	08005657 	.word	0x08005657
 80055d8:	08005615 	.word	0x08005615
 80055dc:	08005673 	.word	0x08005673

080055e0 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b082      	sub	sp, #8
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	4798      	blx	r3
}
 80055f0:	bf00      	nop
 80055f2:	3708      	adds	r7, #8
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}

080055f8 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(const I2S_HandleTypeDef *hi2s)
{
 80055f8:	b480      	push	{r7}
 80055fa:	b083      	sub	sp, #12
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005606:	b2db      	uxtb	r3, r3
}
 8005608:	4618      	mov	r0, r3
 800560a:	370c      	adds	r7, #12
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr

08005614 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b084      	sub	sp, #16
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005620:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	69db      	ldr	r3, [r3, #28]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d10e      	bne.n	8005648 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	685a      	ldr	r2, [r3, #4]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f022 0202 	bic.w	r2, r2, #2
 8005638:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2200      	movs	r2, #0
 800563e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8005648:	68f8      	ldr	r0, [r7, #12]
 800564a:	f7fc fd3d 	bl	80020c8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800564e:	bf00      	nop
 8005650:	3710      	adds	r7, #16
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}

08005656 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005656:	b580      	push	{r7, lr}
 8005658:	b084      	sub	sp, #16
 800565a:	af00      	add	r7, sp, #0
 800565c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005662:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8005664:	68f8      	ldr	r0, [r7, #12]
 8005666:	f7fc fd41 	bl	80020ec <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800566a:	bf00      	nop
 800566c:	3710      	adds	r7, #16
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}

08005672 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8005672:	b580      	push	{r7, lr}
 8005674:	b084      	sub	sp, #16
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800567e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	685a      	ldr	r2, [r3, #4]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f022 0203 	bic.w	r2, r2, #3
 800568e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2200      	movs	r2, #0
 8005694:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2200      	movs	r2, #0
 800569a:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056a8:	f043 0208 	orr.w	r2, r3, #8
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80056b0:	68f8      	ldr	r0, [r7, #12]
 80056b2:	f7fc fe9f 	bl	80023f4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80056b6:	bf00      	nop
 80056b8:	3710      	adds	r7, #16
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}

080056be <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80056be:	b580      	push	{r7, lr}
 80056c0:	b082      	sub	sp, #8
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ca:	881a      	ldrh	r2, [r3, #0]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d6:	1c9a      	adds	r2, r3, #2
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	3b01      	subs	r3, #1
 80056e4:	b29a      	uxth	r2, r3
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d10e      	bne.n	8005712 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	685a      	ldr	r2, [r3, #4]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005702:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f7fc fcdb 	bl	80020c8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005712:	bf00      	nop
 8005714:	3708      	adds	r7, #8
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}

0800571a <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800571a:	b580      	push	{r7, lr}
 800571c:	b082      	sub	sp, #8
 800571e:	af00      	add	r7, sp, #0
 8005720:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	68da      	ldr	r2, [r3, #12]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800572c:	b292      	uxth	r2, r2
 800572e:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005734:	1c9a      	adds	r2, r3, #2
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800573e:	b29b      	uxth	r3, r3
 8005740:	3b01      	subs	r3, #1
 8005742:	b29a      	uxth	r2, r3
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800574c:	b29b      	uxth	r3, r3
 800574e:	2b00      	cmp	r3, #0
 8005750:	d10e      	bne.n	8005770 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	685a      	ldr	r2, [r3, #4]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005760:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2201      	movs	r2, #1
 8005766:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f7fc fe2a 	bl	80023c4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005770:	bf00      	nop
 8005772:	3708      	adds	r7, #8
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b086      	sub	sp, #24
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800578e:	b2db      	uxtb	r3, r3
 8005790:	2b04      	cmp	r3, #4
 8005792:	d13a      	bne.n	800580a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	f003 0301 	and.w	r3, r3, #1
 800579a:	2b01      	cmp	r3, #1
 800579c:	d109      	bne.n	80057b2 <I2S_IRQHandler+0x3a>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057a8:	2b40      	cmp	r3, #64	@ 0x40
 80057aa:	d102      	bne.n	80057b2 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f7ff ffb4 	bl	800571a <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057b8:	2b40      	cmp	r3, #64	@ 0x40
 80057ba:	d126      	bne.n	800580a <I2S_IRQHandler+0x92>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	f003 0320 	and.w	r3, r3, #32
 80057c6:	2b20      	cmp	r3, #32
 80057c8:	d11f      	bne.n	800580a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	685a      	ldr	r2, [r3, #4]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80057d8:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80057da:	2300      	movs	r3, #0
 80057dc:	613b      	str	r3, [r7, #16]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	613b      	str	r3, [r7, #16]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	613b      	str	r3, [r7, #16]
 80057ee:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057fc:	f043 0202 	orr.w	r2, r3, #2
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f7fc fdf5 	bl	80023f4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005810:	b2db      	uxtb	r3, r3
 8005812:	2b03      	cmp	r3, #3
 8005814:	d136      	bne.n	8005884 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	f003 0302 	and.w	r3, r3, #2
 800581c:	2b02      	cmp	r3, #2
 800581e:	d109      	bne.n	8005834 <I2S_IRQHandler+0xbc>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800582a:	2b80      	cmp	r3, #128	@ 0x80
 800582c:	d102      	bne.n	8005834 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f7ff ff45 	bl	80056be <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	f003 0308 	and.w	r3, r3, #8
 800583a:	2b08      	cmp	r3, #8
 800583c:	d122      	bne.n	8005884 <I2S_IRQHandler+0x10c>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	f003 0320 	and.w	r3, r3, #32
 8005848:	2b20      	cmp	r3, #32
 800584a:	d11b      	bne.n	8005884 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	685a      	ldr	r2, [r3, #4]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800585a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800585c:	2300      	movs	r3, #0
 800585e:	60fb      	str	r3, [r7, #12]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	60fb      	str	r3, [r7, #12]
 8005868:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2201      	movs	r2, #1
 800586e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005876:	f043 0204 	orr.w	r2, r3, #4
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f7fc fdb8 	bl	80023f4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005884:	bf00      	nop
 8005886:	3718      	adds	r7, #24
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}

0800588c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b088      	sub	sp, #32
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a92      	ldr	r2, [pc, #584]	@ (8005aec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d101      	bne.n	80058aa <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80058a6:	4b92      	ldr	r3, [pc, #584]	@ (8005af0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80058a8:	e001      	b.n	80058ae <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80058aa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a8b      	ldr	r2, [pc, #556]	@ (8005aec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d101      	bne.n	80058c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80058c4:	4b8a      	ldr	r3, [pc, #552]	@ (8005af0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80058c6:	e001      	b.n	80058cc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80058c8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058d8:	d004      	beq.n	80058e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	f040 8099 	bne.w	8005a16 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80058e4:	69fb      	ldr	r3, [r7, #28]
 80058e6:	f003 0302 	and.w	r3, r3, #2
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d107      	bne.n	80058fe <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d002      	beq.n	80058fe <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f000 f925 	bl	8005b48 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	f003 0301 	and.w	r3, r3, #1
 8005904:	2b01      	cmp	r3, #1
 8005906:	d107      	bne.n	8005918 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800590e:	2b00      	cmp	r3, #0
 8005910:	d002      	beq.n	8005918 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f000 f9c8 	bl	8005ca8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005918:	69bb      	ldr	r3, [r7, #24]
 800591a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800591e:	2b40      	cmp	r3, #64	@ 0x40
 8005920:	d13a      	bne.n	8005998 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	f003 0320 	and.w	r3, r3, #32
 8005928:	2b00      	cmp	r3, #0
 800592a:	d035      	beq.n	8005998 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a6e      	ldr	r2, [pc, #440]	@ (8005aec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d101      	bne.n	800593a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005936:	4b6e      	ldr	r3, [pc, #440]	@ (8005af0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005938:	e001      	b.n	800593e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800593a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800593e:	685a      	ldr	r2, [r3, #4]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4969      	ldr	r1, [pc, #420]	@ (8005aec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005946:	428b      	cmp	r3, r1
 8005948:	d101      	bne.n	800594e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800594a:	4b69      	ldr	r3, [pc, #420]	@ (8005af0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800594c:	e001      	b.n	8005952 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800594e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005952:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005956:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	685a      	ldr	r2, [r3, #4]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005966:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005968:	2300      	movs	r3, #0
 800596a:	60fb      	str	r3, [r7, #12]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	60fb      	str	r3, [r7, #12]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	60fb      	str	r3, [r7, #12]
 800597c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2201      	movs	r2, #1
 8005982:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800598a:	f043 0202 	orr.w	r2, r3, #2
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f7fc fd2e 	bl	80023f4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	f003 0308 	and.w	r3, r3, #8
 800599e:	2b08      	cmp	r3, #8
 80059a0:	f040 80c3 	bne.w	8005b2a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	f003 0320 	and.w	r3, r3, #32
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	f000 80bd 	beq.w	8005b2a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	685a      	ldr	r2, [r3, #4]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80059be:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a49      	ldr	r2, [pc, #292]	@ (8005aec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d101      	bne.n	80059ce <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80059ca:	4b49      	ldr	r3, [pc, #292]	@ (8005af0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80059cc:	e001      	b.n	80059d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80059ce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80059d2:	685a      	ldr	r2, [r3, #4]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4944      	ldr	r1, [pc, #272]	@ (8005aec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80059da:	428b      	cmp	r3, r1
 80059dc:	d101      	bne.n	80059e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80059de:	4b44      	ldr	r3, [pc, #272]	@ (8005af0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80059e0:	e001      	b.n	80059e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80059e2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80059e6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80059ea:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80059ec:	2300      	movs	r3, #0
 80059ee:	60bb      	str	r3, [r7, #8]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	60bb      	str	r3, [r7, #8]
 80059f8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2201      	movs	r2, #1
 80059fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a06:	f043 0204 	orr.w	r2, r3, #4
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f7fc fcf0 	bl	80023f4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005a14:	e089      	b.n	8005b2a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005a16:	69bb      	ldr	r3, [r7, #24]
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	2b02      	cmp	r3, #2
 8005a1e:	d107      	bne.n	8005a30 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d002      	beq.n	8005a30 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f000 f8be 	bl	8005bac <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005a30:	69fb      	ldr	r3, [r7, #28]
 8005a32:	f003 0301 	and.w	r3, r3, #1
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d107      	bne.n	8005a4a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d002      	beq.n	8005a4a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f000 f8fd 	bl	8005c44 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a50:	2b40      	cmp	r3, #64	@ 0x40
 8005a52:	d12f      	bne.n	8005ab4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	f003 0320 	and.w	r3, r3, #32
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d02a      	beq.n	8005ab4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	685a      	ldr	r2, [r3, #4]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005a6c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a1e      	ldr	r2, [pc, #120]	@ (8005aec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d101      	bne.n	8005a7c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005a78:	4b1d      	ldr	r3, [pc, #116]	@ (8005af0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005a7a:	e001      	b.n	8005a80 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005a7c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a80:	685a      	ldr	r2, [r3, #4]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4919      	ldr	r1, [pc, #100]	@ (8005aec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005a88:	428b      	cmp	r3, r1
 8005a8a:	d101      	bne.n	8005a90 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005a8c:	4b18      	ldr	r3, [pc, #96]	@ (8005af0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005a8e:	e001      	b.n	8005a94 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005a90:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a94:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005a98:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aa6:	f043 0202 	orr.w	r2, r3, #2
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f7fc fca0 	bl	80023f4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005ab4:	69bb      	ldr	r3, [r7, #24]
 8005ab6:	f003 0308 	and.w	r3, r3, #8
 8005aba:	2b08      	cmp	r3, #8
 8005abc:	d136      	bne.n	8005b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	f003 0320 	and.w	r3, r3, #32
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d031      	beq.n	8005b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a07      	ldr	r2, [pc, #28]	@ (8005aec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d101      	bne.n	8005ad6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8005ad2:	4b07      	ldr	r3, [pc, #28]	@ (8005af0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005ad4:	e001      	b.n	8005ada <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8005ad6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ada:	685a      	ldr	r2, [r3, #4]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4902      	ldr	r1, [pc, #8]	@ (8005aec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005ae2:	428b      	cmp	r3, r1
 8005ae4:	d106      	bne.n	8005af4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8005ae6:	4b02      	ldr	r3, [pc, #8]	@ (8005af0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005ae8:	e006      	b.n	8005af8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8005aea:	bf00      	nop
 8005aec:	40003800 	.word	0x40003800
 8005af0:	40003400 	.word	0x40003400
 8005af4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005af8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005afc:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	685a      	ldr	r2, [r3, #4]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005b0c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2201      	movs	r2, #1
 8005b12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b1a:	f043 0204 	orr.w	r2, r3, #4
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f7fc fc66 	bl	80023f4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005b28:	e000      	b.n	8005b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005b2a:	bf00      	nop
}
 8005b2c:	bf00      	nop
 8005b2e:	3720      	adds	r7, #32
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}

08005b34 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b082      	sub	sp, #8
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b54:	1c99      	adds	r1, r3, #2
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	6251      	str	r1, [r2, #36]	@ 0x24
 8005b5a:	881a      	ldrh	r2, [r3, #0]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b66:	b29b      	uxth	r3, r3
 8005b68:	3b01      	subs	r3, #1
 8005b6a:	b29a      	uxth	r2, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b74:	b29b      	uxth	r3, r3
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d113      	bne.n	8005ba2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	685a      	ldr	r2, [r3, #4]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005b88:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d106      	bne.n	8005ba2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2201      	movs	r2, #1
 8005b98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f7ff ffc9 	bl	8005b34 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005ba2:	bf00      	nop
 8005ba4:	3708      	adds	r7, #8
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
	...

08005bac <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b082      	sub	sp, #8
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bb8:	1c99      	adds	r1, r3, #2
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	6251      	str	r1, [r2, #36]	@ 0x24
 8005bbe:	8819      	ldrh	r1, [r3, #0]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a1d      	ldr	r2, [pc, #116]	@ (8005c3c <I2SEx_TxISR_I2SExt+0x90>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d101      	bne.n	8005bce <I2SEx_TxISR_I2SExt+0x22>
 8005bca:	4b1d      	ldr	r3, [pc, #116]	@ (8005c40 <I2SEx_TxISR_I2SExt+0x94>)
 8005bcc:	e001      	b.n	8005bd2 <I2SEx_TxISR_I2SExt+0x26>
 8005bce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005bd2:	460a      	mov	r2, r1
 8005bd4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	3b01      	subs	r3, #1
 8005bde:	b29a      	uxth	r2, r3
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d121      	bne.n	8005c32 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a12      	ldr	r2, [pc, #72]	@ (8005c3c <I2SEx_TxISR_I2SExt+0x90>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d101      	bne.n	8005bfc <I2SEx_TxISR_I2SExt+0x50>
 8005bf8:	4b11      	ldr	r3, [pc, #68]	@ (8005c40 <I2SEx_TxISR_I2SExt+0x94>)
 8005bfa:	e001      	b.n	8005c00 <I2SEx_TxISR_I2SExt+0x54>
 8005bfc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005c00:	685a      	ldr	r2, [r3, #4]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	490d      	ldr	r1, [pc, #52]	@ (8005c3c <I2SEx_TxISR_I2SExt+0x90>)
 8005c08:	428b      	cmp	r3, r1
 8005c0a:	d101      	bne.n	8005c10 <I2SEx_TxISR_I2SExt+0x64>
 8005c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8005c40 <I2SEx_TxISR_I2SExt+0x94>)
 8005c0e:	e001      	b.n	8005c14 <I2SEx_TxISR_I2SExt+0x68>
 8005c10:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005c14:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005c18:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d106      	bne.n	8005c32 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2201      	movs	r2, #1
 8005c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f7ff ff81 	bl	8005b34 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005c32:	bf00      	nop
 8005c34:	3708      	adds	r7, #8
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}
 8005c3a:	bf00      	nop
 8005c3c:	40003800 	.word	0x40003800
 8005c40:	40003400 	.word	0x40003400

08005c44 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b082      	sub	sp, #8
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68d8      	ldr	r0, [r3, #12]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c56:	1c99      	adds	r1, r3, #2
 8005c58:	687a      	ldr	r2, [r7, #4]
 8005c5a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005c5c:	b282      	uxth	r2, r0
 8005c5e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005c64:	b29b      	uxth	r3, r3
 8005c66:	3b01      	subs	r3, #1
 8005c68:	b29a      	uxth	r2, r3
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d113      	bne.n	8005ca0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	685a      	ldr	r2, [r3, #4]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005c86:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c8c:	b29b      	uxth	r3, r3
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d106      	bne.n	8005ca0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f7ff ff4a 	bl	8005b34 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005ca0:	bf00      	nop
 8005ca2:	3708      	adds	r7, #8
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}

08005ca8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b082      	sub	sp, #8
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a20      	ldr	r2, [pc, #128]	@ (8005d38 <I2SEx_RxISR_I2SExt+0x90>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d101      	bne.n	8005cbe <I2SEx_RxISR_I2SExt+0x16>
 8005cba:	4b20      	ldr	r3, [pc, #128]	@ (8005d3c <I2SEx_RxISR_I2SExt+0x94>)
 8005cbc:	e001      	b.n	8005cc2 <I2SEx_RxISR_I2SExt+0x1a>
 8005cbe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005cc2:	68d8      	ldr	r0, [r3, #12]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cc8:	1c99      	adds	r1, r3, #2
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005cce:	b282      	uxth	r2, r0
 8005cd0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	3b01      	subs	r3, #1
 8005cda:	b29a      	uxth	r2, r3
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d121      	bne.n	8005d2e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a12      	ldr	r2, [pc, #72]	@ (8005d38 <I2SEx_RxISR_I2SExt+0x90>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d101      	bne.n	8005cf8 <I2SEx_RxISR_I2SExt+0x50>
 8005cf4:	4b11      	ldr	r3, [pc, #68]	@ (8005d3c <I2SEx_RxISR_I2SExt+0x94>)
 8005cf6:	e001      	b.n	8005cfc <I2SEx_RxISR_I2SExt+0x54>
 8005cf8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005cfc:	685a      	ldr	r2, [r3, #4]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	490d      	ldr	r1, [pc, #52]	@ (8005d38 <I2SEx_RxISR_I2SExt+0x90>)
 8005d04:	428b      	cmp	r3, r1
 8005d06:	d101      	bne.n	8005d0c <I2SEx_RxISR_I2SExt+0x64>
 8005d08:	4b0c      	ldr	r3, [pc, #48]	@ (8005d3c <I2SEx_RxISR_I2SExt+0x94>)
 8005d0a:	e001      	b.n	8005d10 <I2SEx_RxISR_I2SExt+0x68>
 8005d0c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d10:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005d14:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d106      	bne.n	8005d2e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005d28:	6878      	ldr	r0, [r7, #4]
 8005d2a:	f7ff ff03 	bl	8005b34 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005d2e:	bf00      	nop
 8005d30:	3708      	adds	r7, #8
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	bf00      	nop
 8005d38:	40003800 	.word	0x40003800
 8005d3c:	40003400 	.word	0x40003400

08005d40 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b086      	sub	sp, #24
 8005d44:	af02      	add	r7, sp, #8
 8005d46:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d101      	bne.n	8005d52 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e101      	b.n	8005f56 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d106      	bne.n	8005d72 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f005 fc61 	bl	800b634 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2203      	movs	r2, #3
 8005d76:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d80:	d102      	bne.n	8005d88 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2200      	movs	r2, #0
 8005d86:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f002 f9bc 	bl	800810a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6818      	ldr	r0, [r3, #0]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	7c1a      	ldrb	r2, [r3, #16]
 8005d9a:	f88d 2000 	strb.w	r2, [sp]
 8005d9e:	3304      	adds	r3, #4
 8005da0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005da2:	f002 f89a 	bl	8007eda <USB_CoreInit>
 8005da6:	4603      	mov	r3, r0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d005      	beq.n	8005db8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2202      	movs	r2, #2
 8005db0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005db4:	2301      	movs	r3, #1
 8005db6:	e0ce      	b.n	8005f56 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2100      	movs	r1, #0
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f002 f9b4 	bl	800812c <USB_SetCurrentMode>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d005      	beq.n	8005dd6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2202      	movs	r2, #2
 8005dce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e0bf      	b.n	8005f56 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	73fb      	strb	r3, [r7, #15]
 8005dda:	e04a      	b.n	8005e72 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005ddc:	7bfa      	ldrb	r2, [r7, #15]
 8005dde:	6879      	ldr	r1, [r7, #4]
 8005de0:	4613      	mov	r3, r2
 8005de2:	00db      	lsls	r3, r3, #3
 8005de4:	4413      	add	r3, r2
 8005de6:	009b      	lsls	r3, r3, #2
 8005de8:	440b      	add	r3, r1
 8005dea:	3315      	adds	r3, #21
 8005dec:	2201      	movs	r2, #1
 8005dee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005df0:	7bfa      	ldrb	r2, [r7, #15]
 8005df2:	6879      	ldr	r1, [r7, #4]
 8005df4:	4613      	mov	r3, r2
 8005df6:	00db      	lsls	r3, r3, #3
 8005df8:	4413      	add	r3, r2
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	440b      	add	r3, r1
 8005dfe:	3314      	adds	r3, #20
 8005e00:	7bfa      	ldrb	r2, [r7, #15]
 8005e02:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005e04:	7bfa      	ldrb	r2, [r7, #15]
 8005e06:	7bfb      	ldrb	r3, [r7, #15]
 8005e08:	b298      	uxth	r0, r3
 8005e0a:	6879      	ldr	r1, [r7, #4]
 8005e0c:	4613      	mov	r3, r2
 8005e0e:	00db      	lsls	r3, r3, #3
 8005e10:	4413      	add	r3, r2
 8005e12:	009b      	lsls	r3, r3, #2
 8005e14:	440b      	add	r3, r1
 8005e16:	332e      	adds	r3, #46	@ 0x2e
 8005e18:	4602      	mov	r2, r0
 8005e1a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005e1c:	7bfa      	ldrb	r2, [r7, #15]
 8005e1e:	6879      	ldr	r1, [r7, #4]
 8005e20:	4613      	mov	r3, r2
 8005e22:	00db      	lsls	r3, r3, #3
 8005e24:	4413      	add	r3, r2
 8005e26:	009b      	lsls	r3, r3, #2
 8005e28:	440b      	add	r3, r1
 8005e2a:	3318      	adds	r3, #24
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005e30:	7bfa      	ldrb	r2, [r7, #15]
 8005e32:	6879      	ldr	r1, [r7, #4]
 8005e34:	4613      	mov	r3, r2
 8005e36:	00db      	lsls	r3, r3, #3
 8005e38:	4413      	add	r3, r2
 8005e3a:	009b      	lsls	r3, r3, #2
 8005e3c:	440b      	add	r3, r1
 8005e3e:	331c      	adds	r3, #28
 8005e40:	2200      	movs	r2, #0
 8005e42:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005e44:	7bfa      	ldrb	r2, [r7, #15]
 8005e46:	6879      	ldr	r1, [r7, #4]
 8005e48:	4613      	mov	r3, r2
 8005e4a:	00db      	lsls	r3, r3, #3
 8005e4c:	4413      	add	r3, r2
 8005e4e:	009b      	lsls	r3, r3, #2
 8005e50:	440b      	add	r3, r1
 8005e52:	3320      	adds	r3, #32
 8005e54:	2200      	movs	r2, #0
 8005e56:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005e58:	7bfa      	ldrb	r2, [r7, #15]
 8005e5a:	6879      	ldr	r1, [r7, #4]
 8005e5c:	4613      	mov	r3, r2
 8005e5e:	00db      	lsls	r3, r3, #3
 8005e60:	4413      	add	r3, r2
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	440b      	add	r3, r1
 8005e66:	3324      	adds	r3, #36	@ 0x24
 8005e68:	2200      	movs	r2, #0
 8005e6a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e6c:	7bfb      	ldrb	r3, [r7, #15]
 8005e6e:	3301      	adds	r3, #1
 8005e70:	73fb      	strb	r3, [r7, #15]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	791b      	ldrb	r3, [r3, #4]
 8005e76:	7bfa      	ldrb	r2, [r7, #15]
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d3af      	bcc.n	8005ddc <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	73fb      	strb	r3, [r7, #15]
 8005e80:	e044      	b.n	8005f0c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005e82:	7bfa      	ldrb	r2, [r7, #15]
 8005e84:	6879      	ldr	r1, [r7, #4]
 8005e86:	4613      	mov	r3, r2
 8005e88:	00db      	lsls	r3, r3, #3
 8005e8a:	4413      	add	r3, r2
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	440b      	add	r3, r1
 8005e90:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005e94:	2200      	movs	r2, #0
 8005e96:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005e98:	7bfa      	ldrb	r2, [r7, #15]
 8005e9a:	6879      	ldr	r1, [r7, #4]
 8005e9c:	4613      	mov	r3, r2
 8005e9e:	00db      	lsls	r3, r3, #3
 8005ea0:	4413      	add	r3, r2
 8005ea2:	009b      	lsls	r3, r3, #2
 8005ea4:	440b      	add	r3, r1
 8005ea6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005eaa:	7bfa      	ldrb	r2, [r7, #15]
 8005eac:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005eae:	7bfa      	ldrb	r2, [r7, #15]
 8005eb0:	6879      	ldr	r1, [r7, #4]
 8005eb2:	4613      	mov	r3, r2
 8005eb4:	00db      	lsls	r3, r3, #3
 8005eb6:	4413      	add	r3, r2
 8005eb8:	009b      	lsls	r3, r3, #2
 8005eba:	440b      	add	r3, r1
 8005ebc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005ec4:	7bfa      	ldrb	r2, [r7, #15]
 8005ec6:	6879      	ldr	r1, [r7, #4]
 8005ec8:	4613      	mov	r3, r2
 8005eca:	00db      	lsls	r3, r3, #3
 8005ecc:	4413      	add	r3, r2
 8005ece:	009b      	lsls	r3, r3, #2
 8005ed0:	440b      	add	r3, r1
 8005ed2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005eda:	7bfa      	ldrb	r2, [r7, #15]
 8005edc:	6879      	ldr	r1, [r7, #4]
 8005ede:	4613      	mov	r3, r2
 8005ee0:	00db      	lsls	r3, r3, #3
 8005ee2:	4413      	add	r3, r2
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	440b      	add	r3, r1
 8005ee8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005eec:	2200      	movs	r2, #0
 8005eee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005ef0:	7bfa      	ldrb	r2, [r7, #15]
 8005ef2:	6879      	ldr	r1, [r7, #4]
 8005ef4:	4613      	mov	r3, r2
 8005ef6:	00db      	lsls	r3, r3, #3
 8005ef8:	4413      	add	r3, r2
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	440b      	add	r3, r1
 8005efe:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005f02:	2200      	movs	r2, #0
 8005f04:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f06:	7bfb      	ldrb	r3, [r7, #15]
 8005f08:	3301      	adds	r3, #1
 8005f0a:	73fb      	strb	r3, [r7, #15]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	791b      	ldrb	r3, [r3, #4]
 8005f10:	7bfa      	ldrb	r2, [r7, #15]
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d3b5      	bcc.n	8005e82 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6818      	ldr	r0, [r3, #0]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	7c1a      	ldrb	r2, [r3, #16]
 8005f1e:	f88d 2000 	strb.w	r2, [sp]
 8005f22:	3304      	adds	r3, #4
 8005f24:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005f26:	f002 f94d 	bl	80081c4 <USB_DevInit>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d005      	beq.n	8005f3c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2202      	movs	r2, #2
 8005f34:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e00c      	b.n	8005f56 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2201      	movs	r2, #1
 8005f46:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f003 f997 	bl	8009282 <USB_DevDisconnect>

  return HAL_OK;
 8005f54:	2300      	movs	r3, #0
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3710      	adds	r7, #16
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}

08005f5e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005f5e:	b580      	push	{r7, lr}
 8005f60:	b084      	sub	sp, #16
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d101      	bne.n	8005f7a <HAL_PCD_Start+0x1c>
 8005f76:	2302      	movs	r3, #2
 8005f78:	e022      	b.n	8005fc0 <HAL_PCD_Start+0x62>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	68db      	ldr	r3, [r3, #12]
 8005f86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d009      	beq.n	8005fa2 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d105      	bne.n	8005fa2 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f9a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f002 f89e 	bl	80080e8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f003 f945 	bl	8009240 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005fbe:	2300      	movs	r3, #0
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3710      	adds	r7, #16
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}

08005fc8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005fc8:	b590      	push	{r4, r7, lr}
 8005fca:	b08d      	sub	sp, #52	@ 0x34
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fd6:	6a3b      	ldr	r3, [r7, #32]
 8005fd8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f003 fa03 	bl	80093ea <USB_GetMode>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	f040 848c 	bne.w	8006904 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	f003 f967 	bl	80092c4 <USB_ReadInterrupts>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	f000 8482 	beq.w	8006902 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	0a1b      	lsrs	r3, r3, #8
 8006008:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4618      	mov	r0, r3
 8006018:	f003 f954 	bl	80092c4 <USB_ReadInterrupts>
 800601c:	4603      	mov	r3, r0
 800601e:	f003 0302 	and.w	r3, r3, #2
 8006022:	2b02      	cmp	r3, #2
 8006024:	d107      	bne.n	8006036 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	695a      	ldr	r2, [r3, #20]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f002 0202 	and.w	r2, r2, #2
 8006034:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4618      	mov	r0, r3
 800603c:	f003 f942 	bl	80092c4 <USB_ReadInterrupts>
 8006040:	4603      	mov	r3, r0
 8006042:	f003 0310 	and.w	r3, r3, #16
 8006046:	2b10      	cmp	r3, #16
 8006048:	d161      	bne.n	800610e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	699a      	ldr	r2, [r3, #24]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f022 0210 	bic.w	r2, r2, #16
 8006058:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800605a:	6a3b      	ldr	r3, [r7, #32]
 800605c:	6a1b      	ldr	r3, [r3, #32]
 800605e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8006060:	69bb      	ldr	r3, [r7, #24]
 8006062:	f003 020f 	and.w	r2, r3, #15
 8006066:	4613      	mov	r3, r2
 8006068:	00db      	lsls	r3, r3, #3
 800606a:	4413      	add	r3, r2
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006072:	687a      	ldr	r2, [r7, #4]
 8006074:	4413      	add	r3, r2
 8006076:	3304      	adds	r3, #4
 8006078:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800607a:	69bb      	ldr	r3, [r7, #24]
 800607c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8006080:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006084:	d124      	bne.n	80060d0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006086:	69ba      	ldr	r2, [r7, #24]
 8006088:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800608c:	4013      	ands	r3, r2
 800608e:	2b00      	cmp	r3, #0
 8006090:	d035      	beq.n	80060fe <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006096:	69bb      	ldr	r3, [r7, #24]
 8006098:	091b      	lsrs	r3, r3, #4
 800609a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800609c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80060a0:	b29b      	uxth	r3, r3
 80060a2:	461a      	mov	r2, r3
 80060a4:	6a38      	ldr	r0, [r7, #32]
 80060a6:	f002 ff79 	bl	8008f9c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	68da      	ldr	r2, [r3, #12]
 80060ae:	69bb      	ldr	r3, [r7, #24]
 80060b0:	091b      	lsrs	r3, r3, #4
 80060b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80060b6:	441a      	add	r2, r3
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	695a      	ldr	r2, [r3, #20]
 80060c0:	69bb      	ldr	r3, [r7, #24]
 80060c2:	091b      	lsrs	r3, r3, #4
 80060c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80060c8:	441a      	add	r2, r3
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	615a      	str	r2, [r3, #20]
 80060ce:	e016      	b.n	80060fe <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80060d0:	69bb      	ldr	r3, [r7, #24]
 80060d2:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80060d6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80060da:	d110      	bne.n	80060fe <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80060e2:	2208      	movs	r2, #8
 80060e4:	4619      	mov	r1, r3
 80060e6:	6a38      	ldr	r0, [r7, #32]
 80060e8:	f002 ff58 	bl	8008f9c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	695a      	ldr	r2, [r3, #20]
 80060f0:	69bb      	ldr	r3, [r7, #24]
 80060f2:	091b      	lsrs	r3, r3, #4
 80060f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80060f8:	441a      	add	r2, r3
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	699a      	ldr	r2, [r3, #24]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f042 0210 	orr.w	r2, r2, #16
 800610c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4618      	mov	r0, r3
 8006114:	f003 f8d6 	bl	80092c4 <USB_ReadInterrupts>
 8006118:	4603      	mov	r3, r0
 800611a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800611e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006122:	f040 80a7 	bne.w	8006274 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8006126:	2300      	movs	r3, #0
 8006128:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4618      	mov	r0, r3
 8006130:	f003 f8db 	bl	80092ea <USB_ReadDevAllOutEpInterrupt>
 8006134:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8006136:	e099      	b.n	800626c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800613a:	f003 0301 	and.w	r3, r3, #1
 800613e:	2b00      	cmp	r3, #0
 8006140:	f000 808e 	beq.w	8006260 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800614a:	b2d2      	uxtb	r2, r2
 800614c:	4611      	mov	r1, r2
 800614e:	4618      	mov	r0, r3
 8006150:	f003 f8ff 	bl	8009352 <USB_ReadDevOutEPInterrupt>
 8006154:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	f003 0301 	and.w	r3, r3, #1
 800615c:	2b00      	cmp	r3, #0
 800615e:	d00c      	beq.n	800617a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006162:	015a      	lsls	r2, r3, #5
 8006164:	69fb      	ldr	r3, [r7, #28]
 8006166:	4413      	add	r3, r2
 8006168:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800616c:	461a      	mov	r2, r3
 800616e:	2301      	movs	r3, #1
 8006170:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006172:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f000 fea3 	bl	8006ec0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	f003 0308 	and.w	r3, r3, #8
 8006180:	2b00      	cmp	r3, #0
 8006182:	d00c      	beq.n	800619e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006186:	015a      	lsls	r2, r3, #5
 8006188:	69fb      	ldr	r3, [r7, #28]
 800618a:	4413      	add	r3, r2
 800618c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006190:	461a      	mov	r2, r3
 8006192:	2308      	movs	r3, #8
 8006194:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006196:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	f000 ff79 	bl	8007090 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	f003 0310 	and.w	r3, r3, #16
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d008      	beq.n	80061ba <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80061a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061aa:	015a      	lsls	r2, r3, #5
 80061ac:	69fb      	ldr	r3, [r7, #28]
 80061ae:	4413      	add	r3, r2
 80061b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061b4:	461a      	mov	r2, r3
 80061b6:	2310      	movs	r3, #16
 80061b8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	f003 0302 	and.w	r3, r3, #2
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d030      	beq.n	8006226 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80061c4:	6a3b      	ldr	r3, [r7, #32]
 80061c6:	695b      	ldr	r3, [r3, #20]
 80061c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061cc:	2b80      	cmp	r3, #128	@ 0x80
 80061ce:	d109      	bne.n	80061e4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80061d0:	69fb      	ldr	r3, [r7, #28]
 80061d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	69fa      	ldr	r2, [r7, #28]
 80061da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80061de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80061e2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80061e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061e6:	4613      	mov	r3, r2
 80061e8:	00db      	lsls	r3, r3, #3
 80061ea:	4413      	add	r3, r2
 80061ec:	009b      	lsls	r3, r3, #2
 80061ee:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	4413      	add	r3, r2
 80061f6:	3304      	adds	r3, #4
 80061f8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	78db      	ldrb	r3, [r3, #3]
 80061fe:	2b01      	cmp	r3, #1
 8006200:	d108      	bne.n	8006214 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	2200      	movs	r2, #0
 8006206:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800620a:	b2db      	uxtb	r3, r3
 800620c:	4619      	mov	r1, r3
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f005 fb24 	bl	800b85c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006216:	015a      	lsls	r2, r3, #5
 8006218:	69fb      	ldr	r3, [r7, #28]
 800621a:	4413      	add	r3, r2
 800621c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006220:	461a      	mov	r2, r3
 8006222:	2302      	movs	r3, #2
 8006224:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	f003 0320 	and.w	r3, r3, #32
 800622c:	2b00      	cmp	r3, #0
 800622e:	d008      	beq.n	8006242 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006232:	015a      	lsls	r2, r3, #5
 8006234:	69fb      	ldr	r3, [r7, #28]
 8006236:	4413      	add	r3, r2
 8006238:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800623c:	461a      	mov	r2, r3
 800623e:	2320      	movs	r3, #32
 8006240:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006248:	2b00      	cmp	r3, #0
 800624a:	d009      	beq.n	8006260 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800624c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624e:	015a      	lsls	r2, r3, #5
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	4413      	add	r3, r2
 8006254:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006258:	461a      	mov	r2, r3
 800625a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800625e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006262:	3301      	adds	r3, #1
 8006264:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006268:	085b      	lsrs	r3, r3, #1
 800626a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800626c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800626e:	2b00      	cmp	r3, #0
 8006270:	f47f af62 	bne.w	8006138 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4618      	mov	r0, r3
 800627a:	f003 f823 	bl	80092c4 <USB_ReadInterrupts>
 800627e:	4603      	mov	r3, r0
 8006280:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006284:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006288:	f040 80db 	bne.w	8006442 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4618      	mov	r0, r3
 8006292:	f003 f844 	bl	800931e <USB_ReadDevAllInEpInterrupt>
 8006296:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8006298:	2300      	movs	r3, #0
 800629a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800629c:	e0cd      	b.n	800643a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800629e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062a0:	f003 0301 	and.w	r3, r3, #1
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f000 80c2 	beq.w	800642e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062b0:	b2d2      	uxtb	r2, r2
 80062b2:	4611      	mov	r1, r2
 80062b4:	4618      	mov	r0, r3
 80062b6:	f003 f86a 	bl	800938e <USB_ReadDevInEPInterrupt>
 80062ba:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	f003 0301 	and.w	r3, r3, #1
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d057      	beq.n	8006376 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80062c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c8:	f003 030f 	and.w	r3, r3, #15
 80062cc:	2201      	movs	r2, #1
 80062ce:	fa02 f303 	lsl.w	r3, r2, r3
 80062d2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80062d4:	69fb      	ldr	r3, [r7, #28]
 80062d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	43db      	mvns	r3, r3
 80062e0:	69f9      	ldr	r1, [r7, #28]
 80062e2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80062e6:	4013      	ands	r3, r2
 80062e8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80062ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ec:	015a      	lsls	r2, r3, #5
 80062ee:	69fb      	ldr	r3, [r7, #28]
 80062f0:	4413      	add	r3, r2
 80062f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062f6:	461a      	mov	r2, r3
 80062f8:	2301      	movs	r3, #1
 80062fa:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	799b      	ldrb	r3, [r3, #6]
 8006300:	2b01      	cmp	r3, #1
 8006302:	d132      	bne.n	800636a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006304:	6879      	ldr	r1, [r7, #4]
 8006306:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006308:	4613      	mov	r3, r2
 800630a:	00db      	lsls	r3, r3, #3
 800630c:	4413      	add	r3, r2
 800630e:	009b      	lsls	r3, r3, #2
 8006310:	440b      	add	r3, r1
 8006312:	3320      	adds	r3, #32
 8006314:	6819      	ldr	r1, [r3, #0]
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800631a:	4613      	mov	r3, r2
 800631c:	00db      	lsls	r3, r3, #3
 800631e:	4413      	add	r3, r2
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	4403      	add	r3, r0
 8006324:	331c      	adds	r3, #28
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4419      	add	r1, r3
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800632e:	4613      	mov	r3, r2
 8006330:	00db      	lsls	r3, r3, #3
 8006332:	4413      	add	r3, r2
 8006334:	009b      	lsls	r3, r3, #2
 8006336:	4403      	add	r3, r0
 8006338:	3320      	adds	r3, #32
 800633a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800633c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800633e:	2b00      	cmp	r3, #0
 8006340:	d113      	bne.n	800636a <HAL_PCD_IRQHandler+0x3a2>
 8006342:	6879      	ldr	r1, [r7, #4]
 8006344:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006346:	4613      	mov	r3, r2
 8006348:	00db      	lsls	r3, r3, #3
 800634a:	4413      	add	r3, r2
 800634c:	009b      	lsls	r3, r3, #2
 800634e:	440b      	add	r3, r1
 8006350:	3324      	adds	r3, #36	@ 0x24
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d108      	bne.n	800636a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6818      	ldr	r0, [r3, #0]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006362:	461a      	mov	r2, r3
 8006364:	2101      	movs	r1, #1
 8006366:	f003 f871 	bl	800944c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800636a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636c:	b2db      	uxtb	r3, r3
 800636e:	4619      	mov	r1, r3
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f005 f9ee 	bl	800b752 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	f003 0308 	and.w	r3, r3, #8
 800637c:	2b00      	cmp	r3, #0
 800637e:	d008      	beq.n	8006392 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006382:	015a      	lsls	r2, r3, #5
 8006384:	69fb      	ldr	r3, [r7, #28]
 8006386:	4413      	add	r3, r2
 8006388:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800638c:	461a      	mov	r2, r3
 800638e:	2308      	movs	r3, #8
 8006390:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	f003 0310 	and.w	r3, r3, #16
 8006398:	2b00      	cmp	r3, #0
 800639a:	d008      	beq.n	80063ae <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800639c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800639e:	015a      	lsls	r2, r3, #5
 80063a0:	69fb      	ldr	r3, [r7, #28]
 80063a2:	4413      	add	r3, r2
 80063a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063a8:	461a      	mov	r2, r3
 80063aa:	2310      	movs	r3, #16
 80063ac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d008      	beq.n	80063ca <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80063b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ba:	015a      	lsls	r2, r3, #5
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	4413      	add	r3, r2
 80063c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063c4:	461a      	mov	r2, r3
 80063c6:	2340      	movs	r3, #64	@ 0x40
 80063c8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	f003 0302 	and.w	r3, r3, #2
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d023      	beq.n	800641c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80063d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80063d6:	6a38      	ldr	r0, [r7, #32]
 80063d8:	f002 f858 	bl	800848c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80063dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063de:	4613      	mov	r3, r2
 80063e0:	00db      	lsls	r3, r3, #3
 80063e2:	4413      	add	r3, r2
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	3310      	adds	r3, #16
 80063e8:	687a      	ldr	r2, [r7, #4]
 80063ea:	4413      	add	r3, r2
 80063ec:	3304      	adds	r3, #4
 80063ee:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	78db      	ldrb	r3, [r3, #3]
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d108      	bne.n	800640a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	2200      	movs	r2, #0
 80063fc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80063fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006400:	b2db      	uxtb	r3, r3
 8006402:	4619      	mov	r1, r3
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f005 fa3b 	bl	800b880 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800640a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800640c:	015a      	lsls	r2, r3, #5
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	4413      	add	r3, r2
 8006412:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006416:	461a      	mov	r2, r3
 8006418:	2302      	movs	r3, #2
 800641a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006422:	2b00      	cmp	r3, #0
 8006424:	d003      	beq.n	800642e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006426:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f000 fcbd 	bl	8006da8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800642e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006430:	3301      	adds	r3, #1
 8006432:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006436:	085b      	lsrs	r3, r3, #1
 8006438:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800643a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800643c:	2b00      	cmp	r3, #0
 800643e:	f47f af2e 	bne.w	800629e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4618      	mov	r0, r3
 8006448:	f002 ff3c 	bl	80092c4 <USB_ReadInterrupts>
 800644c:	4603      	mov	r3, r0
 800644e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006452:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006456:	d122      	bne.n	800649e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006458:	69fb      	ldr	r3, [r7, #28]
 800645a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	69fa      	ldr	r2, [r7, #28]
 8006462:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006466:	f023 0301 	bic.w	r3, r3, #1
 800646a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006472:	2b01      	cmp	r3, #1
 8006474:	d108      	bne.n	8006488 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2200      	movs	r2, #0
 800647a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800647e:	2100      	movs	r1, #0
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f000 fea3 	bl	80071cc <HAL_PCDEx_LPM_Callback>
 8006486:	e002      	b.n	800648e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f005 f9d9 	bl	800b840 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	695a      	ldr	r2, [r3, #20]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800649c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4618      	mov	r0, r3
 80064a4:	f002 ff0e 	bl	80092c4 <USB_ReadInterrupts>
 80064a8:	4603      	mov	r3, r0
 80064aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064b2:	d112      	bne.n	80064da <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80064b4:	69fb      	ldr	r3, [r7, #28]
 80064b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	f003 0301 	and.w	r3, r3, #1
 80064c0:	2b01      	cmp	r3, #1
 80064c2:	d102      	bne.n	80064ca <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f005 f995 	bl	800b7f4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	695a      	ldr	r2, [r3, #20]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80064d8:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4618      	mov	r0, r3
 80064e0:	f002 fef0 	bl	80092c4 <USB_ReadInterrupts>
 80064e4:	4603      	mov	r3, r0
 80064e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064ee:	f040 80b7 	bne.w	8006660 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80064f2:	69fb      	ldr	r3, [r7, #28]
 80064f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	69fa      	ldr	r2, [r7, #28]
 80064fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006500:	f023 0301 	bic.w	r3, r3, #1
 8006504:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	2110      	movs	r1, #16
 800650c:	4618      	mov	r0, r3
 800650e:	f001 ffbd 	bl	800848c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006512:	2300      	movs	r3, #0
 8006514:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006516:	e046      	b.n	80065a6 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800651a:	015a      	lsls	r2, r3, #5
 800651c:	69fb      	ldr	r3, [r7, #28]
 800651e:	4413      	add	r3, r2
 8006520:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006524:	461a      	mov	r2, r3
 8006526:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800652a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800652c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800652e:	015a      	lsls	r2, r3, #5
 8006530:	69fb      	ldr	r3, [r7, #28]
 8006532:	4413      	add	r3, r2
 8006534:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800653c:	0151      	lsls	r1, r2, #5
 800653e:	69fa      	ldr	r2, [r7, #28]
 8006540:	440a      	add	r2, r1
 8006542:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006546:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800654a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800654c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800654e:	015a      	lsls	r2, r3, #5
 8006550:	69fb      	ldr	r3, [r7, #28]
 8006552:	4413      	add	r3, r2
 8006554:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006558:	461a      	mov	r2, r3
 800655a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800655e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006562:	015a      	lsls	r2, r3, #5
 8006564:	69fb      	ldr	r3, [r7, #28]
 8006566:	4413      	add	r3, r2
 8006568:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006570:	0151      	lsls	r1, r2, #5
 8006572:	69fa      	ldr	r2, [r7, #28]
 8006574:	440a      	add	r2, r1
 8006576:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800657a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800657e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006582:	015a      	lsls	r2, r3, #5
 8006584:	69fb      	ldr	r3, [r7, #28]
 8006586:	4413      	add	r3, r2
 8006588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006590:	0151      	lsls	r1, r2, #5
 8006592:	69fa      	ldr	r2, [r7, #28]
 8006594:	440a      	add	r2, r1
 8006596:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800659a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800659e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80065a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065a2:	3301      	adds	r3, #1
 80065a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	791b      	ldrb	r3, [r3, #4]
 80065aa:	461a      	mov	r2, r3
 80065ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d3b2      	bcc.n	8006518 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80065b2:	69fb      	ldr	r3, [r7, #28]
 80065b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065b8:	69db      	ldr	r3, [r3, #28]
 80065ba:	69fa      	ldr	r2, [r7, #28]
 80065bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80065c0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80065c4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	7bdb      	ldrb	r3, [r3, #15]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d016      	beq.n	80065fc <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80065ce:	69fb      	ldr	r3, [r7, #28]
 80065d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065d8:	69fa      	ldr	r2, [r7, #28]
 80065da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80065de:	f043 030b 	orr.w	r3, r3, #11
 80065e2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80065e6:	69fb      	ldr	r3, [r7, #28]
 80065e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065ee:	69fa      	ldr	r2, [r7, #28]
 80065f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80065f4:	f043 030b 	orr.w	r3, r3, #11
 80065f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80065fa:	e015      	b.n	8006628 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006602:	695b      	ldr	r3, [r3, #20]
 8006604:	69fa      	ldr	r2, [r7, #28]
 8006606:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800660a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800660e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8006612:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006614:	69fb      	ldr	r3, [r7, #28]
 8006616:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800661a:	691b      	ldr	r3, [r3, #16]
 800661c:	69fa      	ldr	r2, [r7, #28]
 800661e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006622:	f043 030b 	orr.w	r3, r3, #11
 8006626:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	69fa      	ldr	r2, [r7, #28]
 8006632:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006636:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800663a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6818      	ldr	r0, [r3, #0]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800664a:	461a      	mov	r2, r3
 800664c:	f002 fefe 	bl	800944c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	695a      	ldr	r2, [r3, #20]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800665e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4618      	mov	r0, r3
 8006666:	f002 fe2d 	bl	80092c4 <USB_ReadInterrupts>
 800666a:	4603      	mov	r3, r0
 800666c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006670:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006674:	d123      	bne.n	80066be <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4618      	mov	r0, r3
 800667c:	f002 fec3 	bl	8009406 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4618      	mov	r0, r3
 8006686:	f001 ff7a 	bl	800857e <USB_GetDevSpeed>
 800668a:	4603      	mov	r3, r0
 800668c:	461a      	mov	r2, r3
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681c      	ldr	r4, [r3, #0]
 8006696:	f001 fa09 	bl	8007aac <HAL_RCC_GetHCLKFreq>
 800669a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80066a0:	461a      	mov	r2, r3
 80066a2:	4620      	mov	r0, r4
 80066a4:	f001 fc7e 	bl	8007fa4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f005 f87a 	bl	800b7a2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	695a      	ldr	r2, [r3, #20]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80066bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4618      	mov	r0, r3
 80066c4:	f002 fdfe 	bl	80092c4 <USB_ReadInterrupts>
 80066c8:	4603      	mov	r3, r0
 80066ca:	f003 0308 	and.w	r3, r3, #8
 80066ce:	2b08      	cmp	r3, #8
 80066d0:	d10a      	bne.n	80066e8 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f005 f857 	bl	800b786 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	695a      	ldr	r2, [r3, #20]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f002 0208 	and.w	r2, r2, #8
 80066e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4618      	mov	r0, r3
 80066ee:	f002 fde9 	bl	80092c4 <USB_ReadInterrupts>
 80066f2:	4603      	mov	r3, r0
 80066f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066f8:	2b80      	cmp	r3, #128	@ 0x80
 80066fa:	d123      	bne.n	8006744 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80066fc:	6a3b      	ldr	r3, [r7, #32]
 80066fe:	699b      	ldr	r3, [r3, #24]
 8006700:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006704:	6a3b      	ldr	r3, [r7, #32]
 8006706:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006708:	2301      	movs	r3, #1
 800670a:	627b      	str	r3, [r7, #36]	@ 0x24
 800670c:	e014      	b.n	8006738 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800670e:	6879      	ldr	r1, [r7, #4]
 8006710:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006712:	4613      	mov	r3, r2
 8006714:	00db      	lsls	r3, r3, #3
 8006716:	4413      	add	r3, r2
 8006718:	009b      	lsls	r3, r3, #2
 800671a:	440b      	add	r3, r1
 800671c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	2b01      	cmp	r3, #1
 8006724:	d105      	bne.n	8006732 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006728:	b2db      	uxtb	r3, r3
 800672a:	4619      	mov	r1, r3
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f000 fb0a 	bl	8006d46 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006734:	3301      	adds	r3, #1
 8006736:	627b      	str	r3, [r7, #36]	@ 0x24
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	791b      	ldrb	r3, [r3, #4]
 800673c:	461a      	mov	r2, r3
 800673e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006740:	4293      	cmp	r3, r2
 8006742:	d3e4      	bcc.n	800670e <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4618      	mov	r0, r3
 800674a:	f002 fdbb 	bl	80092c4 <USB_ReadInterrupts>
 800674e:	4603      	mov	r3, r0
 8006750:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006754:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006758:	d13c      	bne.n	80067d4 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800675a:	2301      	movs	r3, #1
 800675c:	627b      	str	r3, [r7, #36]	@ 0x24
 800675e:	e02b      	b.n	80067b8 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8006760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006762:	015a      	lsls	r2, r3, #5
 8006764:	69fb      	ldr	r3, [r7, #28]
 8006766:	4413      	add	r3, r2
 8006768:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006770:	6879      	ldr	r1, [r7, #4]
 8006772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006774:	4613      	mov	r3, r2
 8006776:	00db      	lsls	r3, r3, #3
 8006778:	4413      	add	r3, r2
 800677a:	009b      	lsls	r3, r3, #2
 800677c:	440b      	add	r3, r1
 800677e:	3318      	adds	r3, #24
 8006780:	781b      	ldrb	r3, [r3, #0]
 8006782:	2b01      	cmp	r3, #1
 8006784:	d115      	bne.n	80067b2 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006786:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006788:	2b00      	cmp	r3, #0
 800678a:	da12      	bge.n	80067b2 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800678c:	6879      	ldr	r1, [r7, #4]
 800678e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006790:	4613      	mov	r3, r2
 8006792:	00db      	lsls	r3, r3, #3
 8006794:	4413      	add	r3, r2
 8006796:	009b      	lsls	r3, r3, #2
 8006798:	440b      	add	r3, r1
 800679a:	3317      	adds	r3, #23
 800679c:	2201      	movs	r2, #1
 800679e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80067a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a2:	b2db      	uxtb	r3, r3
 80067a4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	4619      	mov	r1, r3
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f000 faca 	bl	8006d46 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80067b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b4:	3301      	adds	r3, #1
 80067b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	791b      	ldrb	r3, [r3, #4]
 80067bc:	461a      	mov	r2, r3
 80067be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d3cd      	bcc.n	8006760 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	695a      	ldr	r2, [r3, #20]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80067d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4618      	mov	r0, r3
 80067da:	f002 fd73 	bl	80092c4 <USB_ReadInterrupts>
 80067de:	4603      	mov	r3, r0
 80067e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80067e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80067e8:	d156      	bne.n	8006898 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80067ea:	2301      	movs	r3, #1
 80067ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80067ee:	e045      	b.n	800687c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80067f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f2:	015a      	lsls	r2, r3, #5
 80067f4:	69fb      	ldr	r3, [r7, #28]
 80067f6:	4413      	add	r3, r2
 80067f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006800:	6879      	ldr	r1, [r7, #4]
 8006802:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006804:	4613      	mov	r3, r2
 8006806:	00db      	lsls	r3, r3, #3
 8006808:	4413      	add	r3, r2
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	440b      	add	r3, r1
 800680e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006812:	781b      	ldrb	r3, [r3, #0]
 8006814:	2b01      	cmp	r3, #1
 8006816:	d12e      	bne.n	8006876 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006818:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800681a:	2b00      	cmp	r3, #0
 800681c:	da2b      	bge.n	8006876 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800681e:	69bb      	ldr	r3, [r7, #24]
 8006820:	0c1a      	lsrs	r2, r3, #16
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8006828:	4053      	eors	r3, r2
 800682a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800682e:	2b00      	cmp	r3, #0
 8006830:	d121      	bne.n	8006876 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8006832:	6879      	ldr	r1, [r7, #4]
 8006834:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006836:	4613      	mov	r3, r2
 8006838:	00db      	lsls	r3, r3, #3
 800683a:	4413      	add	r3, r2
 800683c:	009b      	lsls	r3, r3, #2
 800683e:	440b      	add	r3, r1
 8006840:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006844:	2201      	movs	r2, #1
 8006846:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006848:	6a3b      	ldr	r3, [r7, #32]
 800684a:	699b      	ldr	r3, [r3, #24]
 800684c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006850:	6a3b      	ldr	r3, [r7, #32]
 8006852:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006854:	6a3b      	ldr	r3, [r7, #32]
 8006856:	695b      	ldr	r3, [r3, #20]
 8006858:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800685c:	2b00      	cmp	r3, #0
 800685e:	d10a      	bne.n	8006876 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8006860:	69fb      	ldr	r3, [r7, #28]
 8006862:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	69fa      	ldr	r2, [r7, #28]
 800686a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800686e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006872:	6053      	str	r3, [r2, #4]
            break;
 8006874:	e008      	b.n	8006888 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006878:	3301      	adds	r3, #1
 800687a:	627b      	str	r3, [r7, #36]	@ 0x24
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	791b      	ldrb	r3, [r3, #4]
 8006880:	461a      	mov	r2, r3
 8006882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006884:	4293      	cmp	r3, r2
 8006886:	d3b3      	bcc.n	80067f0 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	695a      	ldr	r2, [r3, #20]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8006896:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4618      	mov	r0, r3
 800689e:	f002 fd11 	bl	80092c4 <USB_ReadInterrupts>
 80068a2:	4603      	mov	r3, r0
 80068a4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80068a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068ac:	d10a      	bne.n	80068c4 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f004 fff8 	bl	800b8a4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	695a      	ldr	r2, [r3, #20]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80068c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4618      	mov	r0, r3
 80068ca:	f002 fcfb 	bl	80092c4 <USB_ReadInterrupts>
 80068ce:	4603      	mov	r3, r0
 80068d0:	f003 0304 	and.w	r3, r3, #4
 80068d4:	2b04      	cmp	r3, #4
 80068d6:	d115      	bne.n	8006904 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80068e0:	69bb      	ldr	r3, [r7, #24]
 80068e2:	f003 0304 	and.w	r3, r3, #4
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d002      	beq.n	80068f0 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f004 ffe8 	bl	800b8c0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	6859      	ldr	r1, [r3, #4]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	69ba      	ldr	r2, [r7, #24]
 80068fc:	430a      	orrs	r2, r1
 80068fe:	605a      	str	r2, [r3, #4]
 8006900:	e000      	b.n	8006904 <HAL_PCD_IRQHandler+0x93c>
      return;
 8006902:	bf00      	nop
    }
  }
}
 8006904:	3734      	adds	r7, #52	@ 0x34
 8006906:	46bd      	mov	sp, r7
 8006908:	bd90      	pop	{r4, r7, pc}

0800690a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800690a:	b580      	push	{r7, lr}
 800690c:	b082      	sub	sp, #8
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
 8006912:	460b      	mov	r3, r1
 8006914:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800691c:	2b01      	cmp	r3, #1
 800691e:	d101      	bne.n	8006924 <HAL_PCD_SetAddress+0x1a>
 8006920:	2302      	movs	r3, #2
 8006922:	e012      	b.n	800694a <HAL_PCD_SetAddress+0x40>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	78fa      	ldrb	r2, [r7, #3]
 8006930:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	78fa      	ldrb	r2, [r7, #3]
 8006938:	4611      	mov	r1, r2
 800693a:	4618      	mov	r0, r3
 800693c:	f002 fc5a 	bl	80091f4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2200      	movs	r2, #0
 8006944:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006948:	2300      	movs	r3, #0
}
 800694a:	4618      	mov	r0, r3
 800694c:	3708      	adds	r7, #8
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}

08006952 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006952:	b580      	push	{r7, lr}
 8006954:	b084      	sub	sp, #16
 8006956:	af00      	add	r7, sp, #0
 8006958:	6078      	str	r0, [r7, #4]
 800695a:	4608      	mov	r0, r1
 800695c:	4611      	mov	r1, r2
 800695e:	461a      	mov	r2, r3
 8006960:	4603      	mov	r3, r0
 8006962:	70fb      	strb	r3, [r7, #3]
 8006964:	460b      	mov	r3, r1
 8006966:	803b      	strh	r3, [r7, #0]
 8006968:	4613      	mov	r3, r2
 800696a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800696c:	2300      	movs	r3, #0
 800696e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006970:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006974:	2b00      	cmp	r3, #0
 8006976:	da0f      	bge.n	8006998 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006978:	78fb      	ldrb	r3, [r7, #3]
 800697a:	f003 020f 	and.w	r2, r3, #15
 800697e:	4613      	mov	r3, r2
 8006980:	00db      	lsls	r3, r3, #3
 8006982:	4413      	add	r3, r2
 8006984:	009b      	lsls	r3, r3, #2
 8006986:	3310      	adds	r3, #16
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	4413      	add	r3, r2
 800698c:	3304      	adds	r3, #4
 800698e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2201      	movs	r2, #1
 8006994:	705a      	strb	r2, [r3, #1]
 8006996:	e00f      	b.n	80069b8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006998:	78fb      	ldrb	r3, [r7, #3]
 800699a:	f003 020f 	and.w	r2, r3, #15
 800699e:	4613      	mov	r3, r2
 80069a0:	00db      	lsls	r3, r3, #3
 80069a2:	4413      	add	r3, r2
 80069a4:	009b      	lsls	r3, r3, #2
 80069a6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80069aa:	687a      	ldr	r2, [r7, #4]
 80069ac:	4413      	add	r3, r2
 80069ae:	3304      	adds	r3, #4
 80069b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2200      	movs	r2, #0
 80069b6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80069b8:	78fb      	ldrb	r3, [r7, #3]
 80069ba:	f003 030f 	and.w	r3, r3, #15
 80069be:	b2da      	uxtb	r2, r3
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80069c4:	883b      	ldrh	r3, [r7, #0]
 80069c6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	78ba      	ldrb	r2, [r7, #2]
 80069d2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	785b      	ldrb	r3, [r3, #1]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d004      	beq.n	80069e6 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	461a      	mov	r2, r3
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80069e6:	78bb      	ldrb	r3, [r7, #2]
 80069e8:	2b02      	cmp	r3, #2
 80069ea:	d102      	bne.n	80069f2 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2200      	movs	r2, #0
 80069f0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80069f8:	2b01      	cmp	r3, #1
 80069fa:	d101      	bne.n	8006a00 <HAL_PCD_EP_Open+0xae>
 80069fc:	2302      	movs	r3, #2
 80069fe:	e00e      	b.n	8006a1e <HAL_PCD_EP_Open+0xcc>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2201      	movs	r2, #1
 8006a04:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	68f9      	ldr	r1, [r7, #12]
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f001 fdda 	bl	80085c8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006a1c:	7afb      	ldrb	r3, [r7, #11]
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3710      	adds	r7, #16
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}

08006a26 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006a26:	b580      	push	{r7, lr}
 8006a28:	b084      	sub	sp, #16
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	6078      	str	r0, [r7, #4]
 8006a2e:	460b      	mov	r3, r1
 8006a30:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006a32:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	da0f      	bge.n	8006a5a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006a3a:	78fb      	ldrb	r3, [r7, #3]
 8006a3c:	f003 020f 	and.w	r2, r3, #15
 8006a40:	4613      	mov	r3, r2
 8006a42:	00db      	lsls	r3, r3, #3
 8006a44:	4413      	add	r3, r2
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	3310      	adds	r3, #16
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	4413      	add	r3, r2
 8006a4e:	3304      	adds	r3, #4
 8006a50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2201      	movs	r2, #1
 8006a56:	705a      	strb	r2, [r3, #1]
 8006a58:	e00f      	b.n	8006a7a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006a5a:	78fb      	ldrb	r3, [r7, #3]
 8006a5c:	f003 020f 	and.w	r2, r3, #15
 8006a60:	4613      	mov	r3, r2
 8006a62:	00db      	lsls	r3, r3, #3
 8006a64:	4413      	add	r3, r2
 8006a66:	009b      	lsls	r3, r3, #2
 8006a68:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	4413      	add	r3, r2
 8006a70:	3304      	adds	r3, #4
 8006a72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2200      	movs	r2, #0
 8006a78:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006a7a:	78fb      	ldrb	r3, [r7, #3]
 8006a7c:	f003 030f 	and.w	r3, r3, #15
 8006a80:	b2da      	uxtb	r2, r3
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d101      	bne.n	8006a94 <HAL_PCD_EP_Close+0x6e>
 8006a90:	2302      	movs	r3, #2
 8006a92:	e00e      	b.n	8006ab2 <HAL_PCD_EP_Close+0x8c>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2201      	movs	r2, #1
 8006a98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68f9      	ldr	r1, [r7, #12]
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f001 fe18 	bl	80086d8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3710      	adds	r7, #16
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}

08006aba <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006aba:	b580      	push	{r7, lr}
 8006abc:	b086      	sub	sp, #24
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	60f8      	str	r0, [r7, #12]
 8006ac2:	607a      	str	r2, [r7, #4]
 8006ac4:	603b      	str	r3, [r7, #0]
 8006ac6:	460b      	mov	r3, r1
 8006ac8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006aca:	7afb      	ldrb	r3, [r7, #11]
 8006acc:	f003 020f 	and.w	r2, r3, #15
 8006ad0:	4613      	mov	r3, r2
 8006ad2:	00db      	lsls	r3, r3, #3
 8006ad4:	4413      	add	r3, r2
 8006ad6:	009b      	lsls	r3, r3, #2
 8006ad8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006adc:	68fa      	ldr	r2, [r7, #12]
 8006ade:	4413      	add	r3, r2
 8006ae0:	3304      	adds	r3, #4
 8006ae2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	687a      	ldr	r2, [r7, #4]
 8006ae8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	683a      	ldr	r2, [r7, #0]
 8006aee:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	2200      	movs	r2, #0
 8006af4:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	2200      	movs	r2, #0
 8006afa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006afc:	7afb      	ldrb	r3, [r7, #11]
 8006afe:	f003 030f 	and.w	r3, r3, #15
 8006b02:	b2da      	uxtb	r2, r3
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	799b      	ldrb	r3, [r3, #6]
 8006b0c:	2b01      	cmp	r3, #1
 8006b0e:	d102      	bne.n	8006b16 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006b10:	687a      	ldr	r2, [r7, #4]
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6818      	ldr	r0, [r3, #0]
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	799b      	ldrb	r3, [r3, #6]
 8006b1e:	461a      	mov	r2, r3
 8006b20:	6979      	ldr	r1, [r7, #20]
 8006b22:	f001 feb5 	bl	8008890 <USB_EPStartXfer>

  return HAL_OK;
 8006b26:	2300      	movs	r3, #0
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3718      	adds	r7, #24
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}

08006b30 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b083      	sub	sp, #12
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
 8006b38:	460b      	mov	r3, r1
 8006b3a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006b3c:	78fb      	ldrb	r3, [r7, #3]
 8006b3e:	f003 020f 	and.w	r2, r3, #15
 8006b42:	6879      	ldr	r1, [r7, #4]
 8006b44:	4613      	mov	r3, r2
 8006b46:	00db      	lsls	r3, r3, #3
 8006b48:	4413      	add	r3, r2
 8006b4a:	009b      	lsls	r3, r3, #2
 8006b4c:	440b      	add	r3, r1
 8006b4e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8006b52:	681b      	ldr	r3, [r3, #0]
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	370c      	adds	r7, #12
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr

08006b60 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b086      	sub	sp, #24
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	607a      	str	r2, [r7, #4]
 8006b6a:	603b      	str	r3, [r7, #0]
 8006b6c:	460b      	mov	r3, r1
 8006b6e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006b70:	7afb      	ldrb	r3, [r7, #11]
 8006b72:	f003 020f 	and.w	r2, r3, #15
 8006b76:	4613      	mov	r3, r2
 8006b78:	00db      	lsls	r3, r3, #3
 8006b7a:	4413      	add	r3, r2
 8006b7c:	009b      	lsls	r3, r3, #2
 8006b7e:	3310      	adds	r3, #16
 8006b80:	68fa      	ldr	r2, [r7, #12]
 8006b82:	4413      	add	r3, r2
 8006b84:	3304      	adds	r3, #4
 8006b86:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	687a      	ldr	r2, [r7, #4]
 8006b8c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	683a      	ldr	r2, [r7, #0]
 8006b92:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	2200      	movs	r2, #0
 8006b98:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006ba0:	7afb      	ldrb	r3, [r7, #11]
 8006ba2:	f003 030f 	and.w	r3, r3, #15
 8006ba6:	b2da      	uxtb	r2, r3
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	799b      	ldrb	r3, [r3, #6]
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	d102      	bne.n	8006bba <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	6818      	ldr	r0, [r3, #0]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	799b      	ldrb	r3, [r3, #6]
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	6979      	ldr	r1, [r7, #20]
 8006bc6:	f001 fe63 	bl	8008890 <USB_EPStartXfer>

  return HAL_OK;
 8006bca:	2300      	movs	r3, #0
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3718      	adds	r7, #24
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}

08006bd4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b084      	sub	sp, #16
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
 8006bdc:	460b      	mov	r3, r1
 8006bde:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006be0:	78fb      	ldrb	r3, [r7, #3]
 8006be2:	f003 030f 	and.w	r3, r3, #15
 8006be6:	687a      	ldr	r2, [r7, #4]
 8006be8:	7912      	ldrb	r2, [r2, #4]
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d901      	bls.n	8006bf2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e04f      	b.n	8006c92 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006bf2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	da0f      	bge.n	8006c1a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006bfa:	78fb      	ldrb	r3, [r7, #3]
 8006bfc:	f003 020f 	and.w	r2, r3, #15
 8006c00:	4613      	mov	r3, r2
 8006c02:	00db      	lsls	r3, r3, #3
 8006c04:	4413      	add	r3, r2
 8006c06:	009b      	lsls	r3, r3, #2
 8006c08:	3310      	adds	r3, #16
 8006c0a:	687a      	ldr	r2, [r7, #4]
 8006c0c:	4413      	add	r3, r2
 8006c0e:	3304      	adds	r3, #4
 8006c10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2201      	movs	r2, #1
 8006c16:	705a      	strb	r2, [r3, #1]
 8006c18:	e00d      	b.n	8006c36 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006c1a:	78fa      	ldrb	r2, [r7, #3]
 8006c1c:	4613      	mov	r3, r2
 8006c1e:	00db      	lsls	r3, r3, #3
 8006c20:	4413      	add	r3, r2
 8006c22:	009b      	lsls	r3, r3, #2
 8006c24:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006c28:	687a      	ldr	r2, [r7, #4]
 8006c2a:	4413      	add	r3, r2
 8006c2c:	3304      	adds	r3, #4
 8006c2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2200      	movs	r2, #0
 8006c34:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2201      	movs	r2, #1
 8006c3a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006c3c:	78fb      	ldrb	r3, [r7, #3]
 8006c3e:	f003 030f 	and.w	r3, r3, #15
 8006c42:	b2da      	uxtb	r2, r3
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	d101      	bne.n	8006c56 <HAL_PCD_EP_SetStall+0x82>
 8006c52:	2302      	movs	r3, #2
 8006c54:	e01d      	b.n	8006c92 <HAL_PCD_EP_SetStall+0xbe>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2201      	movs	r2, #1
 8006c5a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	68f9      	ldr	r1, [r7, #12]
 8006c64:	4618      	mov	r0, r3
 8006c66:	f002 f9f1 	bl	800904c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006c6a:	78fb      	ldrb	r3, [r7, #3]
 8006c6c:	f003 030f 	and.w	r3, r3, #15
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d109      	bne.n	8006c88 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6818      	ldr	r0, [r3, #0]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	7999      	ldrb	r1, [r3, #6]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006c82:	461a      	mov	r2, r3
 8006c84:	f002 fbe2 	bl	800944c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006c90:	2300      	movs	r3, #0
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3710      	adds	r7, #16
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}

08006c9a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006c9a:	b580      	push	{r7, lr}
 8006c9c:	b084      	sub	sp, #16
 8006c9e:	af00      	add	r7, sp, #0
 8006ca0:	6078      	str	r0, [r7, #4]
 8006ca2:	460b      	mov	r3, r1
 8006ca4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006ca6:	78fb      	ldrb	r3, [r7, #3]
 8006ca8:	f003 030f 	and.w	r3, r3, #15
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	7912      	ldrb	r2, [r2, #4]
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d901      	bls.n	8006cb8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e042      	b.n	8006d3e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006cb8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	da0f      	bge.n	8006ce0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006cc0:	78fb      	ldrb	r3, [r7, #3]
 8006cc2:	f003 020f 	and.w	r2, r3, #15
 8006cc6:	4613      	mov	r3, r2
 8006cc8:	00db      	lsls	r3, r3, #3
 8006cca:	4413      	add	r3, r2
 8006ccc:	009b      	lsls	r3, r3, #2
 8006cce:	3310      	adds	r3, #16
 8006cd0:	687a      	ldr	r2, [r7, #4]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	3304      	adds	r3, #4
 8006cd6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	705a      	strb	r2, [r3, #1]
 8006cde:	e00f      	b.n	8006d00 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006ce0:	78fb      	ldrb	r3, [r7, #3]
 8006ce2:	f003 020f 	and.w	r2, r3, #15
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	00db      	lsls	r3, r3, #3
 8006cea:	4413      	add	r3, r2
 8006cec:	009b      	lsls	r3, r3, #2
 8006cee:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006cf2:	687a      	ldr	r2, [r7, #4]
 8006cf4:	4413      	add	r3, r2
 8006cf6:	3304      	adds	r3, #4
 8006cf8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2200      	movs	r2, #0
 8006d04:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d06:	78fb      	ldrb	r3, [r7, #3]
 8006d08:	f003 030f 	and.w	r3, r3, #15
 8006d0c:	b2da      	uxtb	r2, r3
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	d101      	bne.n	8006d20 <HAL_PCD_EP_ClrStall+0x86>
 8006d1c:	2302      	movs	r3, #2
 8006d1e:	e00e      	b.n	8006d3e <HAL_PCD_EP_ClrStall+0xa4>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2201      	movs	r2, #1
 8006d24:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	68f9      	ldr	r1, [r7, #12]
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f002 f9fa 	bl	8009128 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006d3c:	2300      	movs	r3, #0
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	3710      	adds	r7, #16
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}

08006d46 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006d46:	b580      	push	{r7, lr}
 8006d48:	b084      	sub	sp, #16
 8006d4a:	af00      	add	r7, sp, #0
 8006d4c:	6078      	str	r0, [r7, #4]
 8006d4e:	460b      	mov	r3, r1
 8006d50:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006d52:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	da0c      	bge.n	8006d74 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d5a:	78fb      	ldrb	r3, [r7, #3]
 8006d5c:	f003 020f 	and.w	r2, r3, #15
 8006d60:	4613      	mov	r3, r2
 8006d62:	00db      	lsls	r3, r3, #3
 8006d64:	4413      	add	r3, r2
 8006d66:	009b      	lsls	r3, r3, #2
 8006d68:	3310      	adds	r3, #16
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	4413      	add	r3, r2
 8006d6e:	3304      	adds	r3, #4
 8006d70:	60fb      	str	r3, [r7, #12]
 8006d72:	e00c      	b.n	8006d8e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006d74:	78fb      	ldrb	r3, [r7, #3]
 8006d76:	f003 020f 	and.w	r2, r3, #15
 8006d7a:	4613      	mov	r3, r2
 8006d7c:	00db      	lsls	r3, r3, #3
 8006d7e:	4413      	add	r3, r2
 8006d80:	009b      	lsls	r3, r3, #2
 8006d82:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	4413      	add	r3, r2
 8006d8a:	3304      	adds	r3, #4
 8006d8c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	68f9      	ldr	r1, [r7, #12]
 8006d94:	4618      	mov	r0, r3
 8006d96:	f002 f819 	bl	8008dcc <USB_EPStopXfer>
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006d9e:	7afb      	ldrb	r3, [r7, #11]
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3710      	adds	r7, #16
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}

08006da8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b08a      	sub	sp, #40	@ 0x28
 8006dac:	af02      	add	r7, sp, #8
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006dbc:	683a      	ldr	r2, [r7, #0]
 8006dbe:	4613      	mov	r3, r2
 8006dc0:	00db      	lsls	r3, r3, #3
 8006dc2:	4413      	add	r3, r2
 8006dc4:	009b      	lsls	r3, r3, #2
 8006dc6:	3310      	adds	r3, #16
 8006dc8:	687a      	ldr	r2, [r7, #4]
 8006dca:	4413      	add	r3, r2
 8006dcc:	3304      	adds	r3, #4
 8006dce:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	695a      	ldr	r2, [r3, #20]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	691b      	ldr	r3, [r3, #16]
 8006dd8:	429a      	cmp	r2, r3
 8006dda:	d901      	bls.n	8006de0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006ddc:	2301      	movs	r3, #1
 8006dde:	e06b      	b.n	8006eb8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	691a      	ldr	r2, [r3, #16]
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	695b      	ldr	r3, [r3, #20]
 8006de8:	1ad3      	subs	r3, r2, r3
 8006dea:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	69fa      	ldr	r2, [r7, #28]
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d902      	bls.n	8006dfc <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006dfc:	69fb      	ldr	r3, [r7, #28]
 8006dfe:	3303      	adds	r3, #3
 8006e00:	089b      	lsrs	r3, r3, #2
 8006e02:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006e04:	e02a      	b.n	8006e5c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	691a      	ldr	r2, [r3, #16]
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	695b      	ldr	r3, [r3, #20]
 8006e0e:	1ad3      	subs	r3, r2, r3
 8006e10:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	69fa      	ldr	r2, [r7, #28]
 8006e18:	429a      	cmp	r2, r3
 8006e1a:	d902      	bls.n	8006e22 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	689b      	ldr	r3, [r3, #8]
 8006e20:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	3303      	adds	r3, #3
 8006e26:	089b      	lsrs	r3, r3, #2
 8006e28:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	68d9      	ldr	r1, [r3, #12]
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	b2da      	uxtb	r2, r3
 8006e32:	69fb      	ldr	r3, [r7, #28]
 8006e34:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006e3a:	9300      	str	r3, [sp, #0]
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	6978      	ldr	r0, [r7, #20]
 8006e40:	f002 f86e 	bl	8008f20 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	68da      	ldr	r2, [r3, #12]
 8006e48:	69fb      	ldr	r3, [r7, #28]
 8006e4a:	441a      	add	r2, r3
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	695a      	ldr	r2, [r3, #20]
 8006e54:	69fb      	ldr	r3, [r7, #28]
 8006e56:	441a      	add	r2, r3
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	015a      	lsls	r2, r3, #5
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	4413      	add	r3, r2
 8006e64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e68:	699b      	ldr	r3, [r3, #24]
 8006e6a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006e6c:	69ba      	ldr	r2, [r7, #24]
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d809      	bhi.n	8006e86 <PCD_WriteEmptyTxFifo+0xde>
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	695a      	ldr	r2, [r3, #20]
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006e7a:	429a      	cmp	r2, r3
 8006e7c:	d203      	bcs.n	8006e86 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	691b      	ldr	r3, [r3, #16]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d1bf      	bne.n	8006e06 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	691a      	ldr	r2, [r3, #16]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	695b      	ldr	r3, [r3, #20]
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	d811      	bhi.n	8006eb6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	f003 030f 	and.w	r3, r3, #15
 8006e98:	2201      	movs	r2, #1
 8006e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e9e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006ea0:	693b      	ldr	r3, [r7, #16]
 8006ea2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ea6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	43db      	mvns	r3, r3
 8006eac:	6939      	ldr	r1, [r7, #16]
 8006eae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006eb2:	4013      	ands	r3, r2
 8006eb4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8006eb6:	2300      	movs	r3, #0
}
 8006eb8:	4618      	mov	r0, r3
 8006eba:	3720      	adds	r7, #32
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}

08006ec0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b088      	sub	sp, #32
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
 8006ec8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ed0:	69fb      	ldr	r3, [r7, #28]
 8006ed2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006ed4:	69fb      	ldr	r3, [r7, #28]
 8006ed6:	333c      	adds	r3, #60	@ 0x3c
 8006ed8:	3304      	adds	r3, #4
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	015a      	lsls	r2, r3, #5
 8006ee2:	69bb      	ldr	r3, [r7, #24]
 8006ee4:	4413      	add	r3, r2
 8006ee6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	799b      	ldrb	r3, [r3, #6]
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d17b      	bne.n	8006fee <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	f003 0308 	and.w	r3, r3, #8
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d015      	beq.n	8006f2c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	4a61      	ldr	r2, [pc, #388]	@ (8007088 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	f240 80b9 	bls.w	800707c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006f0a:	693b      	ldr	r3, [r7, #16]
 8006f0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	f000 80b3 	beq.w	800707c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	015a      	lsls	r2, r3, #5
 8006f1a:	69bb      	ldr	r3, [r7, #24]
 8006f1c:	4413      	add	r3, r2
 8006f1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f22:	461a      	mov	r2, r3
 8006f24:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f28:	6093      	str	r3, [r2, #8]
 8006f2a:	e0a7      	b.n	800707c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	f003 0320 	and.w	r3, r3, #32
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d009      	beq.n	8006f4a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	015a      	lsls	r2, r3, #5
 8006f3a:	69bb      	ldr	r3, [r7, #24]
 8006f3c:	4413      	add	r3, r2
 8006f3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f42:	461a      	mov	r2, r3
 8006f44:	2320      	movs	r3, #32
 8006f46:	6093      	str	r3, [r2, #8]
 8006f48:	e098      	b.n	800707c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	f040 8093 	bne.w	800707c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	4a4b      	ldr	r2, [pc, #300]	@ (8007088 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d90f      	bls.n	8006f7e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d00a      	beq.n	8006f7e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	015a      	lsls	r2, r3, #5
 8006f6c:	69bb      	ldr	r3, [r7, #24]
 8006f6e:	4413      	add	r3, r2
 8006f70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f74:	461a      	mov	r2, r3
 8006f76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f7a:	6093      	str	r3, [r2, #8]
 8006f7c:	e07e      	b.n	800707c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006f7e:	683a      	ldr	r2, [r7, #0]
 8006f80:	4613      	mov	r3, r2
 8006f82:	00db      	lsls	r3, r3, #3
 8006f84:	4413      	add	r3, r2
 8006f86:	009b      	lsls	r3, r3, #2
 8006f88:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	4413      	add	r3, r2
 8006f90:	3304      	adds	r3, #4
 8006f92:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	6a1a      	ldr	r2, [r3, #32]
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	0159      	lsls	r1, r3, #5
 8006f9c:	69bb      	ldr	r3, [r7, #24]
 8006f9e:	440b      	add	r3, r1
 8006fa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fa4:	691b      	ldr	r3, [r3, #16]
 8006fa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006faa:	1ad2      	subs	r2, r2, r3
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d114      	bne.n	8006fe0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	691b      	ldr	r3, [r3, #16]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d109      	bne.n	8006fd2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6818      	ldr	r0, [r3, #0]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006fc8:	461a      	mov	r2, r3
 8006fca:	2101      	movs	r1, #1
 8006fcc:	f002 fa3e 	bl	800944c <USB_EP0_OutStart>
 8006fd0:	e006      	b.n	8006fe0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	68da      	ldr	r2, [r3, #12]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	695b      	ldr	r3, [r3, #20]
 8006fda:	441a      	add	r2, r3
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	4619      	mov	r1, r3
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f004 fb98 	bl	800b71c <HAL_PCD_DataOutStageCallback>
 8006fec:	e046      	b.n	800707c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	4a26      	ldr	r2, [pc, #152]	@ (800708c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d124      	bne.n	8007040 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d00a      	beq.n	8007016 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	015a      	lsls	r2, r3, #5
 8007004:	69bb      	ldr	r3, [r7, #24]
 8007006:	4413      	add	r3, r2
 8007008:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800700c:	461a      	mov	r2, r3
 800700e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007012:	6093      	str	r3, [r2, #8]
 8007014:	e032      	b.n	800707c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	f003 0320 	and.w	r3, r3, #32
 800701c:	2b00      	cmp	r3, #0
 800701e:	d008      	beq.n	8007032 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	015a      	lsls	r2, r3, #5
 8007024:	69bb      	ldr	r3, [r7, #24]
 8007026:	4413      	add	r3, r2
 8007028:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800702c:	461a      	mov	r2, r3
 800702e:	2320      	movs	r3, #32
 8007030:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	b2db      	uxtb	r3, r3
 8007036:	4619      	mov	r1, r3
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f004 fb6f 	bl	800b71c <HAL_PCD_DataOutStageCallback>
 800703e:	e01d      	b.n	800707c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d114      	bne.n	8007070 <PCD_EP_OutXfrComplete_int+0x1b0>
 8007046:	6879      	ldr	r1, [r7, #4]
 8007048:	683a      	ldr	r2, [r7, #0]
 800704a:	4613      	mov	r3, r2
 800704c:	00db      	lsls	r3, r3, #3
 800704e:	4413      	add	r3, r2
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	440b      	add	r3, r1
 8007054:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d108      	bne.n	8007070 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6818      	ldr	r0, [r3, #0]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007068:	461a      	mov	r2, r3
 800706a:	2100      	movs	r1, #0
 800706c:	f002 f9ee 	bl	800944c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	b2db      	uxtb	r3, r3
 8007074:	4619      	mov	r1, r3
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f004 fb50 	bl	800b71c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800707c:	2300      	movs	r3, #0
}
 800707e:	4618      	mov	r0, r3
 8007080:	3720      	adds	r7, #32
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
 8007086:	bf00      	nop
 8007088:	4f54300a 	.word	0x4f54300a
 800708c:	4f54310a 	.word	0x4f54310a

08007090 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b086      	sub	sp, #24
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
 8007098:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	333c      	adds	r3, #60	@ 0x3c
 80070a8:	3304      	adds	r3, #4
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	015a      	lsls	r2, r3, #5
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	4413      	add	r3, r2
 80070b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	4a15      	ldr	r2, [pc, #84]	@ (8007118 <PCD_EP_OutSetupPacket_int+0x88>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d90e      	bls.n	80070e4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d009      	beq.n	80070e4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	015a      	lsls	r2, r3, #5
 80070d4:	693b      	ldr	r3, [r7, #16]
 80070d6:	4413      	add	r3, r2
 80070d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070dc:	461a      	mov	r2, r3
 80070de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070e2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f004 fb07 	bl	800b6f8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	4a0a      	ldr	r2, [pc, #40]	@ (8007118 <PCD_EP_OutSetupPacket_int+0x88>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d90c      	bls.n	800710c <PCD_EP_OutSetupPacket_int+0x7c>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	799b      	ldrb	r3, [r3, #6]
 80070f6:	2b01      	cmp	r3, #1
 80070f8:	d108      	bne.n	800710c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6818      	ldr	r0, [r3, #0]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007104:	461a      	mov	r2, r3
 8007106:	2101      	movs	r1, #1
 8007108:	f002 f9a0 	bl	800944c <USB_EP0_OutStart>
  }

  return HAL_OK;
 800710c:	2300      	movs	r3, #0
}
 800710e:	4618      	mov	r0, r3
 8007110:	3718      	adds	r7, #24
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}
 8007116:	bf00      	nop
 8007118:	4f54300a 	.word	0x4f54300a

0800711c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800711c:	b480      	push	{r7}
 800711e:	b085      	sub	sp, #20
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
 8007124:	460b      	mov	r3, r1
 8007126:	70fb      	strb	r3, [r7, #3]
 8007128:	4613      	mov	r3, r2
 800712a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007132:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007134:	78fb      	ldrb	r3, [r7, #3]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d107      	bne.n	800714a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800713a:	883b      	ldrh	r3, [r7, #0]
 800713c:	0419      	lsls	r1, r3, #16
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	68ba      	ldr	r2, [r7, #8]
 8007144:	430a      	orrs	r2, r1
 8007146:	629a      	str	r2, [r3, #40]	@ 0x28
 8007148:	e028      	b.n	800719c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007150:	0c1b      	lsrs	r3, r3, #16
 8007152:	68ba      	ldr	r2, [r7, #8]
 8007154:	4413      	add	r3, r2
 8007156:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007158:	2300      	movs	r3, #0
 800715a:	73fb      	strb	r3, [r7, #15]
 800715c:	e00d      	b.n	800717a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681a      	ldr	r2, [r3, #0]
 8007162:	7bfb      	ldrb	r3, [r7, #15]
 8007164:	3340      	adds	r3, #64	@ 0x40
 8007166:	009b      	lsls	r3, r3, #2
 8007168:	4413      	add	r3, r2
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	0c1b      	lsrs	r3, r3, #16
 800716e:	68ba      	ldr	r2, [r7, #8]
 8007170:	4413      	add	r3, r2
 8007172:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007174:	7bfb      	ldrb	r3, [r7, #15]
 8007176:	3301      	adds	r3, #1
 8007178:	73fb      	strb	r3, [r7, #15]
 800717a:	7bfa      	ldrb	r2, [r7, #15]
 800717c:	78fb      	ldrb	r3, [r7, #3]
 800717e:	3b01      	subs	r3, #1
 8007180:	429a      	cmp	r2, r3
 8007182:	d3ec      	bcc.n	800715e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007184:	883b      	ldrh	r3, [r7, #0]
 8007186:	0418      	lsls	r0, r3, #16
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6819      	ldr	r1, [r3, #0]
 800718c:	78fb      	ldrb	r3, [r7, #3]
 800718e:	3b01      	subs	r3, #1
 8007190:	68ba      	ldr	r2, [r7, #8]
 8007192:	4302      	orrs	r2, r0
 8007194:	3340      	adds	r3, #64	@ 0x40
 8007196:	009b      	lsls	r3, r3, #2
 8007198:	440b      	add	r3, r1
 800719a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800719c:	2300      	movs	r3, #0
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3714      	adds	r7, #20
 80071a2:	46bd      	mov	sp, r7
 80071a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a8:	4770      	bx	lr

080071aa <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80071aa:	b480      	push	{r7}
 80071ac:	b083      	sub	sp, #12
 80071ae:	af00      	add	r7, sp, #0
 80071b0:	6078      	str	r0, [r7, #4]
 80071b2:	460b      	mov	r3, r1
 80071b4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	887a      	ldrh	r2, [r7, #2]
 80071bc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80071be:	2300      	movs	r3, #0
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	370c      	adds	r7, #12
 80071c4:	46bd      	mov	sp, r7
 80071c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ca:	4770      	bx	lr

080071cc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b083      	sub	sp, #12
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	460b      	mov	r3, r1
 80071d6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80071d8:	bf00      	nop
 80071da:	370c      	adds	r7, #12
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr

080071e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b086      	sub	sp, #24
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d101      	bne.n	80071f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80071f2:	2301      	movs	r3, #1
 80071f4:	e267      	b.n	80076c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f003 0301 	and.w	r3, r3, #1
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d075      	beq.n	80072ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007202:	4b88      	ldr	r3, [pc, #544]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	f003 030c 	and.w	r3, r3, #12
 800720a:	2b04      	cmp	r3, #4
 800720c:	d00c      	beq.n	8007228 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800720e:	4b85      	ldr	r3, [pc, #532]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 8007210:	689b      	ldr	r3, [r3, #8]
 8007212:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007216:	2b08      	cmp	r3, #8
 8007218:	d112      	bne.n	8007240 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800721a:	4b82      	ldr	r3, [pc, #520]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007222:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007226:	d10b      	bne.n	8007240 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007228:	4b7e      	ldr	r3, [pc, #504]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d05b      	beq.n	80072ec <HAL_RCC_OscConfig+0x108>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d157      	bne.n	80072ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800723c:	2301      	movs	r3, #1
 800723e:	e242      	b.n	80076c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007248:	d106      	bne.n	8007258 <HAL_RCC_OscConfig+0x74>
 800724a:	4b76      	ldr	r3, [pc, #472]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a75      	ldr	r2, [pc, #468]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 8007250:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007254:	6013      	str	r3, [r2, #0]
 8007256:	e01d      	b.n	8007294 <HAL_RCC_OscConfig+0xb0>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007260:	d10c      	bne.n	800727c <HAL_RCC_OscConfig+0x98>
 8007262:	4b70      	ldr	r3, [pc, #448]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a6f      	ldr	r2, [pc, #444]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 8007268:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800726c:	6013      	str	r3, [r2, #0]
 800726e:	4b6d      	ldr	r3, [pc, #436]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a6c      	ldr	r2, [pc, #432]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 8007274:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007278:	6013      	str	r3, [r2, #0]
 800727a:	e00b      	b.n	8007294 <HAL_RCC_OscConfig+0xb0>
 800727c:	4b69      	ldr	r3, [pc, #420]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a68      	ldr	r2, [pc, #416]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 8007282:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007286:	6013      	str	r3, [r2, #0]
 8007288:	4b66      	ldr	r3, [pc, #408]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a65      	ldr	r2, [pc, #404]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 800728e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007292:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d013      	beq.n	80072c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800729c:	f7fb fb98 	bl	80029d0 <HAL_GetTick>
 80072a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072a2:	e008      	b.n	80072b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80072a4:	f7fb fb94 	bl	80029d0 <HAL_GetTick>
 80072a8:	4602      	mov	r2, r0
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	2b64      	cmp	r3, #100	@ 0x64
 80072b0:	d901      	bls.n	80072b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80072b2:	2303      	movs	r3, #3
 80072b4:	e207      	b.n	80076c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072b6:	4b5b      	ldr	r3, [pc, #364]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d0f0      	beq.n	80072a4 <HAL_RCC_OscConfig+0xc0>
 80072c2:	e014      	b.n	80072ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072c4:	f7fb fb84 	bl	80029d0 <HAL_GetTick>
 80072c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072ca:	e008      	b.n	80072de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80072cc:	f7fb fb80 	bl	80029d0 <HAL_GetTick>
 80072d0:	4602      	mov	r2, r0
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	2b64      	cmp	r3, #100	@ 0x64
 80072d8:	d901      	bls.n	80072de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80072da:	2303      	movs	r3, #3
 80072dc:	e1f3      	b.n	80076c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072de:	4b51      	ldr	r3, [pc, #324]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d1f0      	bne.n	80072cc <HAL_RCC_OscConfig+0xe8>
 80072ea:	e000      	b.n	80072ee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f003 0302 	and.w	r3, r3, #2
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d063      	beq.n	80073c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80072fa:	4b4a      	ldr	r3, [pc, #296]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	f003 030c 	and.w	r3, r3, #12
 8007302:	2b00      	cmp	r3, #0
 8007304:	d00b      	beq.n	800731e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007306:	4b47      	ldr	r3, [pc, #284]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 8007308:	689b      	ldr	r3, [r3, #8]
 800730a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800730e:	2b08      	cmp	r3, #8
 8007310:	d11c      	bne.n	800734c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007312:	4b44      	ldr	r3, [pc, #272]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800731a:	2b00      	cmp	r3, #0
 800731c:	d116      	bne.n	800734c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800731e:	4b41      	ldr	r3, [pc, #260]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f003 0302 	and.w	r3, r3, #2
 8007326:	2b00      	cmp	r3, #0
 8007328:	d005      	beq.n	8007336 <HAL_RCC_OscConfig+0x152>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	68db      	ldr	r3, [r3, #12]
 800732e:	2b01      	cmp	r3, #1
 8007330:	d001      	beq.n	8007336 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e1c7      	b.n	80076c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007336:	4b3b      	ldr	r3, [pc, #236]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	691b      	ldr	r3, [r3, #16]
 8007342:	00db      	lsls	r3, r3, #3
 8007344:	4937      	ldr	r1, [pc, #220]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 8007346:	4313      	orrs	r3, r2
 8007348:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800734a:	e03a      	b.n	80073c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	68db      	ldr	r3, [r3, #12]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d020      	beq.n	8007396 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007354:	4b34      	ldr	r3, [pc, #208]	@ (8007428 <HAL_RCC_OscConfig+0x244>)
 8007356:	2201      	movs	r2, #1
 8007358:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800735a:	f7fb fb39 	bl	80029d0 <HAL_GetTick>
 800735e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007360:	e008      	b.n	8007374 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007362:	f7fb fb35 	bl	80029d0 <HAL_GetTick>
 8007366:	4602      	mov	r2, r0
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	1ad3      	subs	r3, r2, r3
 800736c:	2b02      	cmp	r3, #2
 800736e:	d901      	bls.n	8007374 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007370:	2303      	movs	r3, #3
 8007372:	e1a8      	b.n	80076c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007374:	4b2b      	ldr	r3, [pc, #172]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f003 0302 	and.w	r3, r3, #2
 800737c:	2b00      	cmp	r3, #0
 800737e:	d0f0      	beq.n	8007362 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007380:	4b28      	ldr	r3, [pc, #160]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	691b      	ldr	r3, [r3, #16]
 800738c:	00db      	lsls	r3, r3, #3
 800738e:	4925      	ldr	r1, [pc, #148]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 8007390:	4313      	orrs	r3, r2
 8007392:	600b      	str	r3, [r1, #0]
 8007394:	e015      	b.n	80073c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007396:	4b24      	ldr	r3, [pc, #144]	@ (8007428 <HAL_RCC_OscConfig+0x244>)
 8007398:	2200      	movs	r2, #0
 800739a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800739c:	f7fb fb18 	bl	80029d0 <HAL_GetTick>
 80073a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80073a2:	e008      	b.n	80073b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073a4:	f7fb fb14 	bl	80029d0 <HAL_GetTick>
 80073a8:	4602      	mov	r2, r0
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	1ad3      	subs	r3, r2, r3
 80073ae:	2b02      	cmp	r3, #2
 80073b0:	d901      	bls.n	80073b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80073b2:	2303      	movs	r3, #3
 80073b4:	e187      	b.n	80076c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80073b6:	4b1b      	ldr	r3, [pc, #108]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f003 0302 	and.w	r3, r3, #2
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d1f0      	bne.n	80073a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f003 0308 	and.w	r3, r3, #8
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d036      	beq.n	800743c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	695b      	ldr	r3, [r3, #20]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d016      	beq.n	8007404 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80073d6:	4b15      	ldr	r3, [pc, #84]	@ (800742c <HAL_RCC_OscConfig+0x248>)
 80073d8:	2201      	movs	r2, #1
 80073da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073dc:	f7fb faf8 	bl	80029d0 <HAL_GetTick>
 80073e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80073e2:	e008      	b.n	80073f6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80073e4:	f7fb faf4 	bl	80029d0 <HAL_GetTick>
 80073e8:	4602      	mov	r2, r0
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	1ad3      	subs	r3, r2, r3
 80073ee:	2b02      	cmp	r3, #2
 80073f0:	d901      	bls.n	80073f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80073f2:	2303      	movs	r3, #3
 80073f4:	e167      	b.n	80076c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80073f6:	4b0b      	ldr	r3, [pc, #44]	@ (8007424 <HAL_RCC_OscConfig+0x240>)
 80073f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073fa:	f003 0302 	and.w	r3, r3, #2
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d0f0      	beq.n	80073e4 <HAL_RCC_OscConfig+0x200>
 8007402:	e01b      	b.n	800743c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007404:	4b09      	ldr	r3, [pc, #36]	@ (800742c <HAL_RCC_OscConfig+0x248>)
 8007406:	2200      	movs	r2, #0
 8007408:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800740a:	f7fb fae1 	bl	80029d0 <HAL_GetTick>
 800740e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007410:	e00e      	b.n	8007430 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007412:	f7fb fadd 	bl	80029d0 <HAL_GetTick>
 8007416:	4602      	mov	r2, r0
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	1ad3      	subs	r3, r2, r3
 800741c:	2b02      	cmp	r3, #2
 800741e:	d907      	bls.n	8007430 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007420:	2303      	movs	r3, #3
 8007422:	e150      	b.n	80076c6 <HAL_RCC_OscConfig+0x4e2>
 8007424:	40023800 	.word	0x40023800
 8007428:	42470000 	.word	0x42470000
 800742c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007430:	4b88      	ldr	r3, [pc, #544]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 8007432:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007434:	f003 0302 	and.w	r3, r3, #2
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1ea      	bne.n	8007412 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f003 0304 	and.w	r3, r3, #4
 8007444:	2b00      	cmp	r3, #0
 8007446:	f000 8097 	beq.w	8007578 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800744a:	2300      	movs	r3, #0
 800744c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800744e:	4b81      	ldr	r3, [pc, #516]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 8007450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007452:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007456:	2b00      	cmp	r3, #0
 8007458:	d10f      	bne.n	800747a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800745a:	2300      	movs	r3, #0
 800745c:	60bb      	str	r3, [r7, #8]
 800745e:	4b7d      	ldr	r3, [pc, #500]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 8007460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007462:	4a7c      	ldr	r2, [pc, #496]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 8007464:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007468:	6413      	str	r3, [r2, #64]	@ 0x40
 800746a:	4b7a      	ldr	r3, [pc, #488]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 800746c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800746e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007472:	60bb      	str	r3, [r7, #8]
 8007474:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007476:	2301      	movs	r3, #1
 8007478:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800747a:	4b77      	ldr	r3, [pc, #476]	@ (8007658 <HAL_RCC_OscConfig+0x474>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007482:	2b00      	cmp	r3, #0
 8007484:	d118      	bne.n	80074b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007486:	4b74      	ldr	r3, [pc, #464]	@ (8007658 <HAL_RCC_OscConfig+0x474>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	4a73      	ldr	r2, [pc, #460]	@ (8007658 <HAL_RCC_OscConfig+0x474>)
 800748c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007490:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007492:	f7fb fa9d 	bl	80029d0 <HAL_GetTick>
 8007496:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007498:	e008      	b.n	80074ac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800749a:	f7fb fa99 	bl	80029d0 <HAL_GetTick>
 800749e:	4602      	mov	r2, r0
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	1ad3      	subs	r3, r2, r3
 80074a4:	2b02      	cmp	r3, #2
 80074a6:	d901      	bls.n	80074ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80074a8:	2303      	movs	r3, #3
 80074aa:	e10c      	b.n	80076c6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074ac:	4b6a      	ldr	r3, [pc, #424]	@ (8007658 <HAL_RCC_OscConfig+0x474>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d0f0      	beq.n	800749a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	689b      	ldr	r3, [r3, #8]
 80074bc:	2b01      	cmp	r3, #1
 80074be:	d106      	bne.n	80074ce <HAL_RCC_OscConfig+0x2ea>
 80074c0:	4b64      	ldr	r3, [pc, #400]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 80074c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074c4:	4a63      	ldr	r2, [pc, #396]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 80074c6:	f043 0301 	orr.w	r3, r3, #1
 80074ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80074cc:	e01c      	b.n	8007508 <HAL_RCC_OscConfig+0x324>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	689b      	ldr	r3, [r3, #8]
 80074d2:	2b05      	cmp	r3, #5
 80074d4:	d10c      	bne.n	80074f0 <HAL_RCC_OscConfig+0x30c>
 80074d6:	4b5f      	ldr	r3, [pc, #380]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 80074d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074da:	4a5e      	ldr	r2, [pc, #376]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 80074dc:	f043 0304 	orr.w	r3, r3, #4
 80074e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80074e2:	4b5c      	ldr	r3, [pc, #368]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 80074e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074e6:	4a5b      	ldr	r2, [pc, #364]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 80074e8:	f043 0301 	orr.w	r3, r3, #1
 80074ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80074ee:	e00b      	b.n	8007508 <HAL_RCC_OscConfig+0x324>
 80074f0:	4b58      	ldr	r3, [pc, #352]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 80074f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074f4:	4a57      	ldr	r2, [pc, #348]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 80074f6:	f023 0301 	bic.w	r3, r3, #1
 80074fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80074fc:	4b55      	ldr	r3, [pc, #340]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 80074fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007500:	4a54      	ldr	r2, [pc, #336]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 8007502:	f023 0304 	bic.w	r3, r3, #4
 8007506:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	689b      	ldr	r3, [r3, #8]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d015      	beq.n	800753c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007510:	f7fb fa5e 	bl	80029d0 <HAL_GetTick>
 8007514:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007516:	e00a      	b.n	800752e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007518:	f7fb fa5a 	bl	80029d0 <HAL_GetTick>
 800751c:	4602      	mov	r2, r0
 800751e:	693b      	ldr	r3, [r7, #16]
 8007520:	1ad3      	subs	r3, r2, r3
 8007522:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007526:	4293      	cmp	r3, r2
 8007528:	d901      	bls.n	800752e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800752a:	2303      	movs	r3, #3
 800752c:	e0cb      	b.n	80076c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800752e:	4b49      	ldr	r3, [pc, #292]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 8007530:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007532:	f003 0302 	and.w	r3, r3, #2
 8007536:	2b00      	cmp	r3, #0
 8007538:	d0ee      	beq.n	8007518 <HAL_RCC_OscConfig+0x334>
 800753a:	e014      	b.n	8007566 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800753c:	f7fb fa48 	bl	80029d0 <HAL_GetTick>
 8007540:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007542:	e00a      	b.n	800755a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007544:	f7fb fa44 	bl	80029d0 <HAL_GetTick>
 8007548:	4602      	mov	r2, r0
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	1ad3      	subs	r3, r2, r3
 800754e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007552:	4293      	cmp	r3, r2
 8007554:	d901      	bls.n	800755a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007556:	2303      	movs	r3, #3
 8007558:	e0b5      	b.n	80076c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800755a:	4b3e      	ldr	r3, [pc, #248]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 800755c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800755e:	f003 0302 	and.w	r3, r3, #2
 8007562:	2b00      	cmp	r3, #0
 8007564:	d1ee      	bne.n	8007544 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007566:	7dfb      	ldrb	r3, [r7, #23]
 8007568:	2b01      	cmp	r3, #1
 800756a:	d105      	bne.n	8007578 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800756c:	4b39      	ldr	r3, [pc, #228]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 800756e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007570:	4a38      	ldr	r2, [pc, #224]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 8007572:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007576:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	699b      	ldr	r3, [r3, #24]
 800757c:	2b00      	cmp	r3, #0
 800757e:	f000 80a1 	beq.w	80076c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007582:	4b34      	ldr	r3, [pc, #208]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 8007584:	689b      	ldr	r3, [r3, #8]
 8007586:	f003 030c 	and.w	r3, r3, #12
 800758a:	2b08      	cmp	r3, #8
 800758c:	d05c      	beq.n	8007648 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	699b      	ldr	r3, [r3, #24]
 8007592:	2b02      	cmp	r3, #2
 8007594:	d141      	bne.n	800761a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007596:	4b31      	ldr	r3, [pc, #196]	@ (800765c <HAL_RCC_OscConfig+0x478>)
 8007598:	2200      	movs	r2, #0
 800759a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800759c:	f7fb fa18 	bl	80029d0 <HAL_GetTick>
 80075a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80075a2:	e008      	b.n	80075b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075a4:	f7fb fa14 	bl	80029d0 <HAL_GetTick>
 80075a8:	4602      	mov	r2, r0
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	1ad3      	subs	r3, r2, r3
 80075ae:	2b02      	cmp	r3, #2
 80075b0:	d901      	bls.n	80075b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80075b2:	2303      	movs	r3, #3
 80075b4:	e087      	b.n	80076c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80075b6:	4b27      	ldr	r3, [pc, #156]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d1f0      	bne.n	80075a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	69da      	ldr	r2, [r3, #28]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6a1b      	ldr	r3, [r3, #32]
 80075ca:	431a      	orrs	r2, r3
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075d0:	019b      	lsls	r3, r3, #6
 80075d2:	431a      	orrs	r2, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075d8:	085b      	lsrs	r3, r3, #1
 80075da:	3b01      	subs	r3, #1
 80075dc:	041b      	lsls	r3, r3, #16
 80075de:	431a      	orrs	r2, r3
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075e4:	061b      	lsls	r3, r3, #24
 80075e6:	491b      	ldr	r1, [pc, #108]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 80075e8:	4313      	orrs	r3, r2
 80075ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80075ec:	4b1b      	ldr	r3, [pc, #108]	@ (800765c <HAL_RCC_OscConfig+0x478>)
 80075ee:	2201      	movs	r2, #1
 80075f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075f2:	f7fb f9ed 	bl	80029d0 <HAL_GetTick>
 80075f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075f8:	e008      	b.n	800760c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075fa:	f7fb f9e9 	bl	80029d0 <HAL_GetTick>
 80075fe:	4602      	mov	r2, r0
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	1ad3      	subs	r3, r2, r3
 8007604:	2b02      	cmp	r3, #2
 8007606:	d901      	bls.n	800760c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007608:	2303      	movs	r3, #3
 800760a:	e05c      	b.n	80076c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800760c:	4b11      	ldr	r3, [pc, #68]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007614:	2b00      	cmp	r3, #0
 8007616:	d0f0      	beq.n	80075fa <HAL_RCC_OscConfig+0x416>
 8007618:	e054      	b.n	80076c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800761a:	4b10      	ldr	r3, [pc, #64]	@ (800765c <HAL_RCC_OscConfig+0x478>)
 800761c:	2200      	movs	r2, #0
 800761e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007620:	f7fb f9d6 	bl	80029d0 <HAL_GetTick>
 8007624:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007626:	e008      	b.n	800763a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007628:	f7fb f9d2 	bl	80029d0 <HAL_GetTick>
 800762c:	4602      	mov	r2, r0
 800762e:	693b      	ldr	r3, [r7, #16]
 8007630:	1ad3      	subs	r3, r2, r3
 8007632:	2b02      	cmp	r3, #2
 8007634:	d901      	bls.n	800763a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007636:	2303      	movs	r3, #3
 8007638:	e045      	b.n	80076c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800763a:	4b06      	ldr	r3, [pc, #24]	@ (8007654 <HAL_RCC_OscConfig+0x470>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007642:	2b00      	cmp	r3, #0
 8007644:	d1f0      	bne.n	8007628 <HAL_RCC_OscConfig+0x444>
 8007646:	e03d      	b.n	80076c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	699b      	ldr	r3, [r3, #24]
 800764c:	2b01      	cmp	r3, #1
 800764e:	d107      	bne.n	8007660 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007650:	2301      	movs	r3, #1
 8007652:	e038      	b.n	80076c6 <HAL_RCC_OscConfig+0x4e2>
 8007654:	40023800 	.word	0x40023800
 8007658:	40007000 	.word	0x40007000
 800765c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007660:	4b1b      	ldr	r3, [pc, #108]	@ (80076d0 <HAL_RCC_OscConfig+0x4ec>)
 8007662:	685b      	ldr	r3, [r3, #4]
 8007664:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	699b      	ldr	r3, [r3, #24]
 800766a:	2b01      	cmp	r3, #1
 800766c:	d028      	beq.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007678:	429a      	cmp	r2, r3
 800767a:	d121      	bne.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007686:	429a      	cmp	r2, r3
 8007688:	d11a      	bne.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800768a:	68fa      	ldr	r2, [r7, #12]
 800768c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007690:	4013      	ands	r3, r2
 8007692:	687a      	ldr	r2, [r7, #4]
 8007694:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007696:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007698:	4293      	cmp	r3, r2
 800769a:	d111      	bne.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076a6:	085b      	lsrs	r3, r3, #1
 80076a8:	3b01      	subs	r3, #1
 80076aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d107      	bne.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80076bc:	429a      	cmp	r2, r3
 80076be:	d001      	beq.n	80076c4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80076c0:	2301      	movs	r3, #1
 80076c2:	e000      	b.n	80076c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80076c4:	2300      	movs	r3, #0
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3718      	adds	r7, #24
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}
 80076ce:	bf00      	nop
 80076d0:	40023800 	.word	0x40023800

080076d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b084      	sub	sp, #16
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
 80076dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d101      	bne.n	80076e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e0cc      	b.n	8007882 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80076e8:	4b68      	ldr	r3, [pc, #416]	@ (800788c <HAL_RCC_ClockConfig+0x1b8>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 0307 	and.w	r3, r3, #7
 80076f0:	683a      	ldr	r2, [r7, #0]
 80076f2:	429a      	cmp	r2, r3
 80076f4:	d90c      	bls.n	8007710 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076f6:	4b65      	ldr	r3, [pc, #404]	@ (800788c <HAL_RCC_ClockConfig+0x1b8>)
 80076f8:	683a      	ldr	r2, [r7, #0]
 80076fa:	b2d2      	uxtb	r2, r2
 80076fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80076fe:	4b63      	ldr	r3, [pc, #396]	@ (800788c <HAL_RCC_ClockConfig+0x1b8>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f003 0307 	and.w	r3, r3, #7
 8007706:	683a      	ldr	r2, [r7, #0]
 8007708:	429a      	cmp	r2, r3
 800770a:	d001      	beq.n	8007710 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800770c:	2301      	movs	r3, #1
 800770e:	e0b8      	b.n	8007882 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f003 0302 	and.w	r3, r3, #2
 8007718:	2b00      	cmp	r3, #0
 800771a:	d020      	beq.n	800775e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f003 0304 	and.w	r3, r3, #4
 8007724:	2b00      	cmp	r3, #0
 8007726:	d005      	beq.n	8007734 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007728:	4b59      	ldr	r3, [pc, #356]	@ (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 800772a:	689b      	ldr	r3, [r3, #8]
 800772c:	4a58      	ldr	r2, [pc, #352]	@ (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 800772e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007732:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f003 0308 	and.w	r3, r3, #8
 800773c:	2b00      	cmp	r3, #0
 800773e:	d005      	beq.n	800774c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007740:	4b53      	ldr	r3, [pc, #332]	@ (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 8007742:	689b      	ldr	r3, [r3, #8]
 8007744:	4a52      	ldr	r2, [pc, #328]	@ (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 8007746:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800774a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800774c:	4b50      	ldr	r3, [pc, #320]	@ (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 800774e:	689b      	ldr	r3, [r3, #8]
 8007750:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	494d      	ldr	r1, [pc, #308]	@ (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 800775a:	4313      	orrs	r3, r2
 800775c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f003 0301 	and.w	r3, r3, #1
 8007766:	2b00      	cmp	r3, #0
 8007768:	d044      	beq.n	80077f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	685b      	ldr	r3, [r3, #4]
 800776e:	2b01      	cmp	r3, #1
 8007770:	d107      	bne.n	8007782 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007772:	4b47      	ldr	r3, [pc, #284]	@ (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800777a:	2b00      	cmp	r3, #0
 800777c:	d119      	bne.n	80077b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800777e:	2301      	movs	r3, #1
 8007780:	e07f      	b.n	8007882 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	2b02      	cmp	r3, #2
 8007788:	d003      	beq.n	8007792 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800778e:	2b03      	cmp	r3, #3
 8007790:	d107      	bne.n	80077a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007792:	4b3f      	ldr	r3, [pc, #252]	@ (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800779a:	2b00      	cmp	r3, #0
 800779c:	d109      	bne.n	80077b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800779e:	2301      	movs	r3, #1
 80077a0:	e06f      	b.n	8007882 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077a2:	4b3b      	ldr	r3, [pc, #236]	@ (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f003 0302 	and.w	r3, r3, #2
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d101      	bne.n	80077b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80077ae:	2301      	movs	r3, #1
 80077b0:	e067      	b.n	8007882 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80077b2:	4b37      	ldr	r3, [pc, #220]	@ (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 80077b4:	689b      	ldr	r3, [r3, #8]
 80077b6:	f023 0203 	bic.w	r2, r3, #3
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	4934      	ldr	r1, [pc, #208]	@ (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 80077c0:	4313      	orrs	r3, r2
 80077c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80077c4:	f7fb f904 	bl	80029d0 <HAL_GetTick>
 80077c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077ca:	e00a      	b.n	80077e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80077cc:	f7fb f900 	bl	80029d0 <HAL_GetTick>
 80077d0:	4602      	mov	r2, r0
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	1ad3      	subs	r3, r2, r3
 80077d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077da:	4293      	cmp	r3, r2
 80077dc:	d901      	bls.n	80077e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80077de:	2303      	movs	r3, #3
 80077e0:	e04f      	b.n	8007882 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077e2:	4b2b      	ldr	r3, [pc, #172]	@ (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	f003 020c 	and.w	r2, r3, #12
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	009b      	lsls	r3, r3, #2
 80077f0:	429a      	cmp	r2, r3
 80077f2:	d1eb      	bne.n	80077cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80077f4:	4b25      	ldr	r3, [pc, #148]	@ (800788c <HAL_RCC_ClockConfig+0x1b8>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 0307 	and.w	r3, r3, #7
 80077fc:	683a      	ldr	r2, [r7, #0]
 80077fe:	429a      	cmp	r2, r3
 8007800:	d20c      	bcs.n	800781c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007802:	4b22      	ldr	r3, [pc, #136]	@ (800788c <HAL_RCC_ClockConfig+0x1b8>)
 8007804:	683a      	ldr	r2, [r7, #0]
 8007806:	b2d2      	uxtb	r2, r2
 8007808:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800780a:	4b20      	ldr	r3, [pc, #128]	@ (800788c <HAL_RCC_ClockConfig+0x1b8>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f003 0307 	and.w	r3, r3, #7
 8007812:	683a      	ldr	r2, [r7, #0]
 8007814:	429a      	cmp	r2, r3
 8007816:	d001      	beq.n	800781c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007818:	2301      	movs	r3, #1
 800781a:	e032      	b.n	8007882 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f003 0304 	and.w	r3, r3, #4
 8007824:	2b00      	cmp	r3, #0
 8007826:	d008      	beq.n	800783a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007828:	4b19      	ldr	r3, [pc, #100]	@ (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	68db      	ldr	r3, [r3, #12]
 8007834:	4916      	ldr	r1, [pc, #88]	@ (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 8007836:	4313      	orrs	r3, r2
 8007838:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f003 0308 	and.w	r3, r3, #8
 8007842:	2b00      	cmp	r3, #0
 8007844:	d009      	beq.n	800785a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007846:	4b12      	ldr	r3, [pc, #72]	@ (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	691b      	ldr	r3, [r3, #16]
 8007852:	00db      	lsls	r3, r3, #3
 8007854:	490e      	ldr	r1, [pc, #56]	@ (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 8007856:	4313      	orrs	r3, r2
 8007858:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800785a:	f000 f821 	bl	80078a0 <HAL_RCC_GetSysClockFreq>
 800785e:	4602      	mov	r2, r0
 8007860:	4b0b      	ldr	r3, [pc, #44]	@ (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 8007862:	689b      	ldr	r3, [r3, #8]
 8007864:	091b      	lsrs	r3, r3, #4
 8007866:	f003 030f 	and.w	r3, r3, #15
 800786a:	490a      	ldr	r1, [pc, #40]	@ (8007894 <HAL_RCC_ClockConfig+0x1c0>)
 800786c:	5ccb      	ldrb	r3, [r1, r3]
 800786e:	fa22 f303 	lsr.w	r3, r2, r3
 8007872:	4a09      	ldr	r2, [pc, #36]	@ (8007898 <HAL_RCC_ClockConfig+0x1c4>)
 8007874:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007876:	4b09      	ldr	r3, [pc, #36]	@ (800789c <HAL_RCC_ClockConfig+0x1c8>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	4618      	mov	r0, r3
 800787c:	f7fb f864 	bl	8002948 <HAL_InitTick>

  return HAL_OK;
 8007880:	2300      	movs	r3, #0
}
 8007882:	4618      	mov	r0, r3
 8007884:	3710      	adds	r7, #16
 8007886:	46bd      	mov	sp, r7
 8007888:	bd80      	pop	{r7, pc}
 800788a:	bf00      	nop
 800788c:	40023c00 	.word	0x40023c00
 8007890:	40023800 	.word	0x40023800
 8007894:	0800c828 	.word	0x0800c828
 8007898:	2000003c 	.word	0x2000003c
 800789c:	20000040 	.word	0x20000040

080078a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80078a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078a4:	b094      	sub	sp, #80	@ 0x50
 80078a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80078a8:	2300      	movs	r3, #0
 80078aa:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80078ac:	2300      	movs	r3, #0
 80078ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80078b0:	2300      	movs	r3, #0
 80078b2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80078b4:	2300      	movs	r3, #0
 80078b6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80078b8:	4b79      	ldr	r3, [pc, #484]	@ (8007aa0 <HAL_RCC_GetSysClockFreq+0x200>)
 80078ba:	689b      	ldr	r3, [r3, #8]
 80078bc:	f003 030c 	and.w	r3, r3, #12
 80078c0:	2b08      	cmp	r3, #8
 80078c2:	d00d      	beq.n	80078e0 <HAL_RCC_GetSysClockFreq+0x40>
 80078c4:	2b08      	cmp	r3, #8
 80078c6:	f200 80e1 	bhi.w	8007a8c <HAL_RCC_GetSysClockFreq+0x1ec>
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d002      	beq.n	80078d4 <HAL_RCC_GetSysClockFreq+0x34>
 80078ce:	2b04      	cmp	r3, #4
 80078d0:	d003      	beq.n	80078da <HAL_RCC_GetSysClockFreq+0x3a>
 80078d2:	e0db      	b.n	8007a8c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80078d4:	4b73      	ldr	r3, [pc, #460]	@ (8007aa4 <HAL_RCC_GetSysClockFreq+0x204>)
 80078d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80078d8:	e0db      	b.n	8007a92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80078da:	4b73      	ldr	r3, [pc, #460]	@ (8007aa8 <HAL_RCC_GetSysClockFreq+0x208>)
 80078dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80078de:	e0d8      	b.n	8007a92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80078e0:	4b6f      	ldr	r3, [pc, #444]	@ (8007aa0 <HAL_RCC_GetSysClockFreq+0x200>)
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80078e8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80078ea:	4b6d      	ldr	r3, [pc, #436]	@ (8007aa0 <HAL_RCC_GetSysClockFreq+0x200>)
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d063      	beq.n	80079be <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80078f6:	4b6a      	ldr	r3, [pc, #424]	@ (8007aa0 <HAL_RCC_GetSysClockFreq+0x200>)
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	099b      	lsrs	r3, r3, #6
 80078fc:	2200      	movs	r2, #0
 80078fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007900:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007904:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007908:	633b      	str	r3, [r7, #48]	@ 0x30
 800790a:	2300      	movs	r3, #0
 800790c:	637b      	str	r3, [r7, #52]	@ 0x34
 800790e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007912:	4622      	mov	r2, r4
 8007914:	462b      	mov	r3, r5
 8007916:	f04f 0000 	mov.w	r0, #0
 800791a:	f04f 0100 	mov.w	r1, #0
 800791e:	0159      	lsls	r1, r3, #5
 8007920:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007924:	0150      	lsls	r0, r2, #5
 8007926:	4602      	mov	r2, r0
 8007928:	460b      	mov	r3, r1
 800792a:	4621      	mov	r1, r4
 800792c:	1a51      	subs	r1, r2, r1
 800792e:	6139      	str	r1, [r7, #16]
 8007930:	4629      	mov	r1, r5
 8007932:	eb63 0301 	sbc.w	r3, r3, r1
 8007936:	617b      	str	r3, [r7, #20]
 8007938:	f04f 0200 	mov.w	r2, #0
 800793c:	f04f 0300 	mov.w	r3, #0
 8007940:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007944:	4659      	mov	r1, fp
 8007946:	018b      	lsls	r3, r1, #6
 8007948:	4651      	mov	r1, sl
 800794a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800794e:	4651      	mov	r1, sl
 8007950:	018a      	lsls	r2, r1, #6
 8007952:	4651      	mov	r1, sl
 8007954:	ebb2 0801 	subs.w	r8, r2, r1
 8007958:	4659      	mov	r1, fp
 800795a:	eb63 0901 	sbc.w	r9, r3, r1
 800795e:	f04f 0200 	mov.w	r2, #0
 8007962:	f04f 0300 	mov.w	r3, #0
 8007966:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800796a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800796e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007972:	4690      	mov	r8, r2
 8007974:	4699      	mov	r9, r3
 8007976:	4623      	mov	r3, r4
 8007978:	eb18 0303 	adds.w	r3, r8, r3
 800797c:	60bb      	str	r3, [r7, #8]
 800797e:	462b      	mov	r3, r5
 8007980:	eb49 0303 	adc.w	r3, r9, r3
 8007984:	60fb      	str	r3, [r7, #12]
 8007986:	f04f 0200 	mov.w	r2, #0
 800798a:	f04f 0300 	mov.w	r3, #0
 800798e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007992:	4629      	mov	r1, r5
 8007994:	024b      	lsls	r3, r1, #9
 8007996:	4621      	mov	r1, r4
 8007998:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800799c:	4621      	mov	r1, r4
 800799e:	024a      	lsls	r2, r1, #9
 80079a0:	4610      	mov	r0, r2
 80079a2:	4619      	mov	r1, r3
 80079a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079a6:	2200      	movs	r2, #0
 80079a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80079ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80079b0:	f7f9 f8b0 	bl	8000b14 <__aeabi_uldivmod>
 80079b4:	4602      	mov	r2, r0
 80079b6:	460b      	mov	r3, r1
 80079b8:	4613      	mov	r3, r2
 80079ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079bc:	e058      	b.n	8007a70 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079be:	4b38      	ldr	r3, [pc, #224]	@ (8007aa0 <HAL_RCC_GetSysClockFreq+0x200>)
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	099b      	lsrs	r3, r3, #6
 80079c4:	2200      	movs	r2, #0
 80079c6:	4618      	mov	r0, r3
 80079c8:	4611      	mov	r1, r2
 80079ca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80079ce:	623b      	str	r3, [r7, #32]
 80079d0:	2300      	movs	r3, #0
 80079d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80079d4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80079d8:	4642      	mov	r2, r8
 80079da:	464b      	mov	r3, r9
 80079dc:	f04f 0000 	mov.w	r0, #0
 80079e0:	f04f 0100 	mov.w	r1, #0
 80079e4:	0159      	lsls	r1, r3, #5
 80079e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80079ea:	0150      	lsls	r0, r2, #5
 80079ec:	4602      	mov	r2, r0
 80079ee:	460b      	mov	r3, r1
 80079f0:	4641      	mov	r1, r8
 80079f2:	ebb2 0a01 	subs.w	sl, r2, r1
 80079f6:	4649      	mov	r1, r9
 80079f8:	eb63 0b01 	sbc.w	fp, r3, r1
 80079fc:	f04f 0200 	mov.w	r2, #0
 8007a00:	f04f 0300 	mov.w	r3, #0
 8007a04:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007a08:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007a0c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007a10:	ebb2 040a 	subs.w	r4, r2, sl
 8007a14:	eb63 050b 	sbc.w	r5, r3, fp
 8007a18:	f04f 0200 	mov.w	r2, #0
 8007a1c:	f04f 0300 	mov.w	r3, #0
 8007a20:	00eb      	lsls	r3, r5, #3
 8007a22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a26:	00e2      	lsls	r2, r4, #3
 8007a28:	4614      	mov	r4, r2
 8007a2a:	461d      	mov	r5, r3
 8007a2c:	4643      	mov	r3, r8
 8007a2e:	18e3      	adds	r3, r4, r3
 8007a30:	603b      	str	r3, [r7, #0]
 8007a32:	464b      	mov	r3, r9
 8007a34:	eb45 0303 	adc.w	r3, r5, r3
 8007a38:	607b      	str	r3, [r7, #4]
 8007a3a:	f04f 0200 	mov.w	r2, #0
 8007a3e:	f04f 0300 	mov.w	r3, #0
 8007a42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007a46:	4629      	mov	r1, r5
 8007a48:	028b      	lsls	r3, r1, #10
 8007a4a:	4621      	mov	r1, r4
 8007a4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007a50:	4621      	mov	r1, r4
 8007a52:	028a      	lsls	r2, r1, #10
 8007a54:	4610      	mov	r0, r2
 8007a56:	4619      	mov	r1, r3
 8007a58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	61bb      	str	r3, [r7, #24]
 8007a5e:	61fa      	str	r2, [r7, #28]
 8007a60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007a64:	f7f9 f856 	bl	8000b14 <__aeabi_uldivmod>
 8007a68:	4602      	mov	r2, r0
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	4613      	mov	r3, r2
 8007a6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007a70:	4b0b      	ldr	r3, [pc, #44]	@ (8007aa0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	0c1b      	lsrs	r3, r3, #16
 8007a76:	f003 0303 	and.w	r3, r3, #3
 8007a7a:	3301      	adds	r3, #1
 8007a7c:	005b      	lsls	r3, r3, #1
 8007a7e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007a80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007a82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a88:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007a8a:	e002      	b.n	8007a92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007a8c:	4b05      	ldr	r3, [pc, #20]	@ (8007aa4 <HAL_RCC_GetSysClockFreq+0x204>)
 8007a8e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007a90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007a92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3750      	adds	r7, #80	@ 0x50
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a9e:	bf00      	nop
 8007aa0:	40023800 	.word	0x40023800
 8007aa4:	00f42400 	.word	0x00f42400
 8007aa8:	007a1200 	.word	0x007a1200

08007aac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007aac:	b480      	push	{r7}
 8007aae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007ab0:	4b03      	ldr	r3, [pc, #12]	@ (8007ac0 <HAL_RCC_GetHCLKFreq+0x14>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	2000003c 	.word	0x2000003c

08007ac4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007ac8:	f7ff fff0 	bl	8007aac <HAL_RCC_GetHCLKFreq>
 8007acc:	4602      	mov	r2, r0
 8007ace:	4b05      	ldr	r3, [pc, #20]	@ (8007ae4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007ad0:	689b      	ldr	r3, [r3, #8]
 8007ad2:	0a9b      	lsrs	r3, r3, #10
 8007ad4:	f003 0307 	and.w	r3, r3, #7
 8007ad8:	4903      	ldr	r1, [pc, #12]	@ (8007ae8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ada:	5ccb      	ldrb	r3, [r1, r3]
 8007adc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	bd80      	pop	{r7, pc}
 8007ae4:	40023800 	.word	0x40023800
 8007ae8:	0800c838 	.word	0x0800c838

08007aec <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b086      	sub	sp, #24
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007af4:	2300      	movs	r3, #0
 8007af6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007af8:	2300      	movs	r3, #0
 8007afa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f003 0301 	and.w	r3, r3, #1
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d105      	bne.n	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d035      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007b14:	4b62      	ldr	r3, [pc, #392]	@ (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007b16:	2200      	movs	r2, #0
 8007b18:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007b1a:	f7fa ff59 	bl	80029d0 <HAL_GetTick>
 8007b1e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007b20:	e008      	b.n	8007b34 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007b22:	f7fa ff55 	bl	80029d0 <HAL_GetTick>
 8007b26:	4602      	mov	r2, r0
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	1ad3      	subs	r3, r2, r3
 8007b2c:	2b02      	cmp	r3, #2
 8007b2e:	d901      	bls.n	8007b34 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b30:	2303      	movs	r3, #3
 8007b32:	e0b0      	b.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007b34:	4b5b      	ldr	r3, [pc, #364]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d1f0      	bne.n	8007b22 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	019a      	lsls	r2, r3, #6
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	689b      	ldr	r3, [r3, #8]
 8007b4a:	071b      	lsls	r3, r3, #28
 8007b4c:	4955      	ldr	r1, [pc, #340]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007b54:	4b52      	ldr	r3, [pc, #328]	@ (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007b56:	2201      	movs	r2, #1
 8007b58:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007b5a:	f7fa ff39 	bl	80029d0 <HAL_GetTick>
 8007b5e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007b60:	e008      	b.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007b62:	f7fa ff35 	bl	80029d0 <HAL_GetTick>
 8007b66:	4602      	mov	r2, r0
 8007b68:	697b      	ldr	r3, [r7, #20]
 8007b6a:	1ad3      	subs	r3, r2, r3
 8007b6c:	2b02      	cmp	r3, #2
 8007b6e:	d901      	bls.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b70:	2303      	movs	r3, #3
 8007b72:	e090      	b.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007b74:	4b4b      	ldr	r3, [pc, #300]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d0f0      	beq.n	8007b62 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f003 0302 	and.w	r3, r3, #2
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	f000 8083 	beq.w	8007c94 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007b8e:	2300      	movs	r3, #0
 8007b90:	60fb      	str	r3, [r7, #12]
 8007b92:	4b44      	ldr	r3, [pc, #272]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b96:	4a43      	ldr	r2, [pc, #268]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8007b9e:	4b41      	ldr	r3, [pc, #260]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ba2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ba6:	60fb      	str	r3, [r7, #12]
 8007ba8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007baa:	4b3f      	ldr	r3, [pc, #252]	@ (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a3e      	ldr	r2, [pc, #248]	@ (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007bb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007bb4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007bb6:	f7fa ff0b 	bl	80029d0 <HAL_GetTick>
 8007bba:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007bbc:	e008      	b.n	8007bd0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007bbe:	f7fa ff07 	bl	80029d0 <HAL_GetTick>
 8007bc2:	4602      	mov	r2, r0
 8007bc4:	697b      	ldr	r3, [r7, #20]
 8007bc6:	1ad3      	subs	r3, r2, r3
 8007bc8:	2b02      	cmp	r3, #2
 8007bca:	d901      	bls.n	8007bd0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007bcc:	2303      	movs	r3, #3
 8007bce:	e062      	b.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007bd0:	4b35      	ldr	r3, [pc, #212]	@ (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d0f0      	beq.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007bdc:	4b31      	ldr	r3, [pc, #196]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007bde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007be0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007be4:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d02f      	beq.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	68db      	ldr	r3, [r3, #12]
 8007bf0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bf4:	693a      	ldr	r2, [r7, #16]
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	d028      	beq.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007bfa:	4b2a      	ldr	r3, [pc, #168]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c02:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007c04:	4b29      	ldr	r3, [pc, #164]	@ (8007cac <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007c06:	2201      	movs	r2, #1
 8007c08:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007c0a:	4b28      	ldr	r3, [pc, #160]	@ (8007cac <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007c10:	4a24      	ldr	r2, [pc, #144]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c12:	693b      	ldr	r3, [r7, #16]
 8007c14:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007c16:	4b23      	ldr	r3, [pc, #140]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c1a:	f003 0301 	and.w	r3, r3, #1
 8007c1e:	2b01      	cmp	r3, #1
 8007c20:	d114      	bne.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007c22:	f7fa fed5 	bl	80029d0 <HAL_GetTick>
 8007c26:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c28:	e00a      	b.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c2a:	f7fa fed1 	bl	80029d0 <HAL_GetTick>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	1ad3      	subs	r3, r2, r3
 8007c34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d901      	bls.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007c3c:	2303      	movs	r3, #3
 8007c3e:	e02a      	b.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c40:	4b18      	ldr	r3, [pc, #96]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c44:	f003 0302 	and.w	r3, r3, #2
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d0ee      	beq.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	68db      	ldr	r3, [r3, #12]
 8007c50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c54:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c58:	d10d      	bne.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007c5a:	4b12      	ldr	r3, [pc, #72]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	68db      	ldr	r3, [r3, #12]
 8007c66:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007c6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c6e:	490d      	ldr	r1, [pc, #52]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c70:	4313      	orrs	r3, r2
 8007c72:	608b      	str	r3, [r1, #8]
 8007c74:	e005      	b.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007c76:	4b0b      	ldr	r3, [pc, #44]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c78:	689b      	ldr	r3, [r3, #8]
 8007c7a:	4a0a      	ldr	r2, [pc, #40]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c7c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007c80:	6093      	str	r3, [r2, #8]
 8007c82:	4b08      	ldr	r3, [pc, #32]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c84:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	68db      	ldr	r3, [r3, #12]
 8007c8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c8e:	4905      	ldr	r1, [pc, #20]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c90:	4313      	orrs	r3, r2
 8007c92:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007c94:	2300      	movs	r3, #0
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3718      	adds	r7, #24
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
 8007c9e:	bf00      	nop
 8007ca0:	42470068 	.word	0x42470068
 8007ca4:	40023800 	.word	0x40023800
 8007ca8:	40007000 	.word	0x40007000
 8007cac:	42470e40 	.word	0x42470e40

08007cb0 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b085      	sub	sp, #20
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2203      	movs	r2, #3
 8007cbc:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8007cbe:	4b11      	ldr	r3, [pc, #68]	@ (8007d04 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8007cc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007cc4:	099b      	lsrs	r3, r3, #6
 8007cc6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007cce:	4b0d      	ldr	r3, [pc, #52]	@ (8007d04 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8007cd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007cd4:	0f1b      	lsrs	r3, r3, #28
 8007cd6:	f003 0207 	and.w	r2, r3, #7
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8007cde:	4b09      	ldr	r3, [pc, #36]	@ (8007d04 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8007ce0:	689b      	ldr	r3, [r3, #8]
 8007ce2:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8007ce6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8007ce8:	4b06      	ldr	r3, [pc, #24]	@ (8007d04 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8007cea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cec:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	431a      	orrs	r2, r3
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8007cf8:	bf00      	nop
 8007cfa:	3714      	adds	r7, #20
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr
 8007d04:	40023800 	.word	0x40023800

08007d08 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007d08:	b480      	push	{r7}
 8007d0a:	b087      	sub	sp, #28
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007d10:	2300      	movs	r3, #0
 8007d12:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007d14:	2300      	movs	r3, #0
 8007d16:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007d18:	2300      	movs	r3, #0
 8007d1a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2b01      	cmp	r3, #1
 8007d24:	d13f      	bne.n	8007da6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007d26:	4b24      	ldr	r3, [pc, #144]	@ (8007db8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d28:	689b      	ldr	r3, [r3, #8]
 8007d2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d2e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d006      	beq.n	8007d44 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007d3c:	d12f      	bne.n	8007d9e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007d3e:	4b1f      	ldr	r3, [pc, #124]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007d40:	617b      	str	r3, [r7, #20]
          break;
 8007d42:	e02f      	b.n	8007da4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007d44:	4b1c      	ldr	r3, [pc, #112]	@ (8007db8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d4c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d50:	d108      	bne.n	8007d64 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007d52:	4b19      	ldr	r3, [pc, #100]	@ (8007db8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d5a:	4a19      	ldr	r2, [pc, #100]	@ (8007dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d60:	613b      	str	r3, [r7, #16]
 8007d62:	e007      	b.n	8007d74 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007d64:	4b14      	ldr	r3, [pc, #80]	@ (8007db8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d66:	685b      	ldr	r3, [r3, #4]
 8007d68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d6c:	4a15      	ldr	r2, [pc, #84]	@ (8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8007d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d72:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007d74:	4b10      	ldr	r3, [pc, #64]	@ (8007db8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d7a:	099b      	lsrs	r3, r3, #6
 8007d7c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	fb02 f303 	mul.w	r3, r2, r3
 8007d86:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007d88:	4b0b      	ldr	r3, [pc, #44]	@ (8007db8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d8e:	0f1b      	lsrs	r3, r3, #28
 8007d90:	f003 0307 	and.w	r3, r3, #7
 8007d94:	68ba      	ldr	r2, [r7, #8]
 8007d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d9a:	617b      	str	r3, [r7, #20]
          break;
 8007d9c:	e002      	b.n	8007da4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8007d9e:	2300      	movs	r3, #0
 8007da0:	617b      	str	r3, [r7, #20]
          break;
 8007da2:	bf00      	nop
        }
      }
      break;
 8007da4:	e000      	b.n	8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8007da6:	bf00      	nop
    }
  }
  return frequency;
 8007da8:	697b      	ldr	r3, [r7, #20]
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	371c      	adds	r7, #28
 8007dae:	46bd      	mov	sp, r7
 8007db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db4:	4770      	bx	lr
 8007db6:	bf00      	nop
 8007db8:	40023800 	.word	0x40023800
 8007dbc:	00bb8000 	.word	0x00bb8000
 8007dc0:	007a1200 	.word	0x007a1200
 8007dc4:	00f42400 	.word	0x00f42400

08007dc8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b082      	sub	sp, #8
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d101      	bne.n	8007dda <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	e07b      	b.n	8007ed2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d108      	bne.n	8007df4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007dea:	d009      	beq.n	8007e00 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2200      	movs	r2, #0
 8007df0:	61da      	str	r2, [r3, #28]
 8007df2:	e005      	b.n	8007e00 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2200      	movs	r2, #0
 8007e04:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007e0c:	b2db      	uxtb	r3, r3
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d106      	bne.n	8007e20 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2200      	movs	r2, #0
 8007e16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f7fa fca0 	bl	8002760 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2202      	movs	r2, #2
 8007e24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e36:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007e48:	431a      	orrs	r2, r3
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	68db      	ldr	r3, [r3, #12]
 8007e4e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e52:	431a      	orrs	r2, r3
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	691b      	ldr	r3, [r3, #16]
 8007e58:	f003 0302 	and.w	r3, r3, #2
 8007e5c:	431a      	orrs	r2, r3
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	695b      	ldr	r3, [r3, #20]
 8007e62:	f003 0301 	and.w	r3, r3, #1
 8007e66:	431a      	orrs	r2, r3
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	699b      	ldr	r3, [r3, #24]
 8007e6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e70:	431a      	orrs	r2, r3
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	69db      	ldr	r3, [r3, #28]
 8007e76:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e7a:	431a      	orrs	r2, r3
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6a1b      	ldr	r3, [r3, #32]
 8007e80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e84:	ea42 0103 	orr.w	r1, r2, r3
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e8c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	430a      	orrs	r2, r1
 8007e96:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	699b      	ldr	r3, [r3, #24]
 8007e9c:	0c1b      	lsrs	r3, r3, #16
 8007e9e:	f003 0104 	and.w	r1, r3, #4
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ea6:	f003 0210 	and.w	r2, r3, #16
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	430a      	orrs	r2, r1
 8007eb0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	69da      	ldr	r2, [r3, #28]
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007ec0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2201      	movs	r2, #1
 8007ecc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007ed0:	2300      	movs	r3, #0
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3708      	adds	r7, #8
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}

08007eda <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007eda:	b084      	sub	sp, #16
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b084      	sub	sp, #16
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
 8007ee4:	f107 001c 	add.w	r0, r7, #28
 8007ee8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007eec:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d123      	bne.n	8007f3c <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ef8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	68db      	ldr	r3, [r3, #12]
 8007f04:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007f08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f0c:	687a      	ldr	r2, [r7, #4]
 8007f0e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	68db      	ldr	r3, [r3, #12]
 8007f14:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007f1c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	d105      	bne.n	8007f30 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	68db      	ldr	r3, [r3, #12]
 8007f28:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f001 fae9 	bl	8009508 <USB_CoreReset>
 8007f36:	4603      	mov	r3, r0
 8007f38:	73fb      	strb	r3, [r7, #15]
 8007f3a:	e01b      	b.n	8007f74 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	68db      	ldr	r3, [r3, #12]
 8007f40:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	f001 fadd 	bl	8009508 <USB_CoreReset>
 8007f4e:	4603      	mov	r3, r0
 8007f50:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007f52:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d106      	bne.n	8007f68 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f5e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	639a      	str	r2, [r3, #56]	@ 0x38
 8007f66:	e005      	b.n	8007f74 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f6c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007f74:	7fbb      	ldrb	r3, [r7, #30]
 8007f76:	2b01      	cmp	r3, #1
 8007f78:	d10b      	bne.n	8007f92 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	689b      	ldr	r3, [r3, #8]
 8007f7e:	f043 0206 	orr.w	r2, r3, #6
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	689b      	ldr	r3, [r3, #8]
 8007f8a:	f043 0220 	orr.w	r2, r3, #32
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007f92:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3710      	adds	r7, #16
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007f9e:	b004      	add	sp, #16
 8007fa0:	4770      	bx	lr
	...

08007fa4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b087      	sub	sp, #28
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	60f8      	str	r0, [r7, #12]
 8007fac:	60b9      	str	r1, [r7, #8]
 8007fae:	4613      	mov	r3, r2
 8007fb0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007fb2:	79fb      	ldrb	r3, [r7, #7]
 8007fb4:	2b02      	cmp	r3, #2
 8007fb6:	d165      	bne.n	8008084 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	4a41      	ldr	r2, [pc, #260]	@ (80080c0 <USB_SetTurnaroundTime+0x11c>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d906      	bls.n	8007fce <USB_SetTurnaroundTime+0x2a>
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	4a40      	ldr	r2, [pc, #256]	@ (80080c4 <USB_SetTurnaroundTime+0x120>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d202      	bcs.n	8007fce <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007fc8:	230f      	movs	r3, #15
 8007fca:	617b      	str	r3, [r7, #20]
 8007fcc:	e062      	b.n	8008094 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	4a3c      	ldr	r2, [pc, #240]	@ (80080c4 <USB_SetTurnaroundTime+0x120>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d306      	bcc.n	8007fe4 <USB_SetTurnaroundTime+0x40>
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	4a3b      	ldr	r2, [pc, #236]	@ (80080c8 <USB_SetTurnaroundTime+0x124>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d202      	bcs.n	8007fe4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007fde:	230e      	movs	r3, #14
 8007fe0:	617b      	str	r3, [r7, #20]
 8007fe2:	e057      	b.n	8008094 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	4a38      	ldr	r2, [pc, #224]	@ (80080c8 <USB_SetTurnaroundTime+0x124>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d306      	bcc.n	8007ffa <USB_SetTurnaroundTime+0x56>
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	4a37      	ldr	r2, [pc, #220]	@ (80080cc <USB_SetTurnaroundTime+0x128>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d202      	bcs.n	8007ffa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007ff4:	230d      	movs	r3, #13
 8007ff6:	617b      	str	r3, [r7, #20]
 8007ff8:	e04c      	b.n	8008094 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	4a33      	ldr	r2, [pc, #204]	@ (80080cc <USB_SetTurnaroundTime+0x128>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d306      	bcc.n	8008010 <USB_SetTurnaroundTime+0x6c>
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	4a32      	ldr	r2, [pc, #200]	@ (80080d0 <USB_SetTurnaroundTime+0x12c>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d802      	bhi.n	8008010 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800800a:	230c      	movs	r3, #12
 800800c:	617b      	str	r3, [r7, #20]
 800800e:	e041      	b.n	8008094 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	4a2f      	ldr	r2, [pc, #188]	@ (80080d0 <USB_SetTurnaroundTime+0x12c>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d906      	bls.n	8008026 <USB_SetTurnaroundTime+0x82>
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	4a2e      	ldr	r2, [pc, #184]	@ (80080d4 <USB_SetTurnaroundTime+0x130>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d802      	bhi.n	8008026 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008020:	230b      	movs	r3, #11
 8008022:	617b      	str	r3, [r7, #20]
 8008024:	e036      	b.n	8008094 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	4a2a      	ldr	r2, [pc, #168]	@ (80080d4 <USB_SetTurnaroundTime+0x130>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d906      	bls.n	800803c <USB_SetTurnaroundTime+0x98>
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	4a29      	ldr	r2, [pc, #164]	@ (80080d8 <USB_SetTurnaroundTime+0x134>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d802      	bhi.n	800803c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008036:	230a      	movs	r3, #10
 8008038:	617b      	str	r3, [r7, #20]
 800803a:	e02b      	b.n	8008094 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	4a26      	ldr	r2, [pc, #152]	@ (80080d8 <USB_SetTurnaroundTime+0x134>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d906      	bls.n	8008052 <USB_SetTurnaroundTime+0xae>
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	4a25      	ldr	r2, [pc, #148]	@ (80080dc <USB_SetTurnaroundTime+0x138>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d202      	bcs.n	8008052 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800804c:	2309      	movs	r3, #9
 800804e:	617b      	str	r3, [r7, #20]
 8008050:	e020      	b.n	8008094 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	4a21      	ldr	r2, [pc, #132]	@ (80080dc <USB_SetTurnaroundTime+0x138>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d306      	bcc.n	8008068 <USB_SetTurnaroundTime+0xc4>
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	4a20      	ldr	r2, [pc, #128]	@ (80080e0 <USB_SetTurnaroundTime+0x13c>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d802      	bhi.n	8008068 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008062:	2308      	movs	r3, #8
 8008064:	617b      	str	r3, [r7, #20]
 8008066:	e015      	b.n	8008094 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	4a1d      	ldr	r2, [pc, #116]	@ (80080e0 <USB_SetTurnaroundTime+0x13c>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d906      	bls.n	800807e <USB_SetTurnaroundTime+0xda>
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	4a1c      	ldr	r2, [pc, #112]	@ (80080e4 <USB_SetTurnaroundTime+0x140>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d202      	bcs.n	800807e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008078:	2307      	movs	r3, #7
 800807a:	617b      	str	r3, [r7, #20]
 800807c:	e00a      	b.n	8008094 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800807e:	2306      	movs	r3, #6
 8008080:	617b      	str	r3, [r7, #20]
 8008082:	e007      	b.n	8008094 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008084:	79fb      	ldrb	r3, [r7, #7]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d102      	bne.n	8008090 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800808a:	2309      	movs	r3, #9
 800808c:	617b      	str	r3, [r7, #20]
 800808e:	e001      	b.n	8008094 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008090:	2309      	movs	r3, #9
 8008092:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	68db      	ldr	r3, [r3, #12]
 8008098:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	68da      	ldr	r2, [r3, #12]
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	029b      	lsls	r3, r3, #10
 80080a8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80080ac:	431a      	orrs	r2, r3
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80080b2:	2300      	movs	r3, #0
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	371c      	adds	r7, #28
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr
 80080c0:	00d8acbf 	.word	0x00d8acbf
 80080c4:	00e4e1c0 	.word	0x00e4e1c0
 80080c8:	00f42400 	.word	0x00f42400
 80080cc:	01067380 	.word	0x01067380
 80080d0:	011a499f 	.word	0x011a499f
 80080d4:	01312cff 	.word	0x01312cff
 80080d8:	014ca43f 	.word	0x014ca43f
 80080dc:	016e3600 	.word	0x016e3600
 80080e0:	01a6ab1f 	.word	0x01a6ab1f
 80080e4:	01e84800 	.word	0x01e84800

080080e8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	689b      	ldr	r3, [r3, #8]
 80080f4:	f043 0201 	orr.w	r2, r3, #1
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80080fc:	2300      	movs	r3, #0
}
 80080fe:	4618      	mov	r0, r3
 8008100:	370c      	adds	r7, #12
 8008102:	46bd      	mov	sp, r7
 8008104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008108:	4770      	bx	lr

0800810a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800810a:	b480      	push	{r7}
 800810c:	b083      	sub	sp, #12
 800810e:	af00      	add	r7, sp, #0
 8008110:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	689b      	ldr	r3, [r3, #8]
 8008116:	f023 0201 	bic.w	r2, r3, #1
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800811e:	2300      	movs	r3, #0
}
 8008120:	4618      	mov	r0, r3
 8008122:	370c      	adds	r7, #12
 8008124:	46bd      	mov	sp, r7
 8008126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812a:	4770      	bx	lr

0800812c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b084      	sub	sp, #16
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
 8008134:	460b      	mov	r3, r1
 8008136:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008138:	2300      	movs	r3, #0
 800813a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	68db      	ldr	r3, [r3, #12]
 8008140:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008148:	78fb      	ldrb	r3, [r7, #3]
 800814a:	2b01      	cmp	r3, #1
 800814c:	d115      	bne.n	800817a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	68db      	ldr	r3, [r3, #12]
 8008152:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800815a:	200a      	movs	r0, #10
 800815c:	f7fa fc44 	bl	80029e8 <HAL_Delay>
      ms += 10U;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	330a      	adds	r3, #10
 8008164:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f001 f93f 	bl	80093ea <USB_GetMode>
 800816c:	4603      	mov	r3, r0
 800816e:	2b01      	cmp	r3, #1
 8008170:	d01e      	beq.n	80081b0 <USB_SetCurrentMode+0x84>
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2bc7      	cmp	r3, #199	@ 0xc7
 8008176:	d9f0      	bls.n	800815a <USB_SetCurrentMode+0x2e>
 8008178:	e01a      	b.n	80081b0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800817a:	78fb      	ldrb	r3, [r7, #3]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d115      	bne.n	80081ac <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	68db      	ldr	r3, [r3, #12]
 8008184:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800818c:	200a      	movs	r0, #10
 800818e:	f7fa fc2b 	bl	80029e8 <HAL_Delay>
      ms += 10U;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	330a      	adds	r3, #10
 8008196:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f001 f926 	bl	80093ea <USB_GetMode>
 800819e:	4603      	mov	r3, r0
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d005      	beq.n	80081b0 <USB_SetCurrentMode+0x84>
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2bc7      	cmp	r3, #199	@ 0xc7
 80081a8:	d9f0      	bls.n	800818c <USB_SetCurrentMode+0x60>
 80081aa:	e001      	b.n	80081b0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80081ac:	2301      	movs	r3, #1
 80081ae:	e005      	b.n	80081bc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2bc8      	cmp	r3, #200	@ 0xc8
 80081b4:	d101      	bne.n	80081ba <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80081b6:	2301      	movs	r3, #1
 80081b8:	e000      	b.n	80081bc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80081ba:	2300      	movs	r3, #0
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3710      	adds	r7, #16
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}

080081c4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80081c4:	b084      	sub	sp, #16
 80081c6:	b580      	push	{r7, lr}
 80081c8:	b086      	sub	sp, #24
 80081ca:	af00      	add	r7, sp, #0
 80081cc:	6078      	str	r0, [r7, #4]
 80081ce:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80081d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80081d6:	2300      	movs	r3, #0
 80081d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80081de:	2300      	movs	r3, #0
 80081e0:	613b      	str	r3, [r7, #16]
 80081e2:	e009      	b.n	80081f8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	693b      	ldr	r3, [r7, #16]
 80081e8:	3340      	adds	r3, #64	@ 0x40
 80081ea:	009b      	lsls	r3, r3, #2
 80081ec:	4413      	add	r3, r2
 80081ee:	2200      	movs	r2, #0
 80081f0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80081f2:	693b      	ldr	r3, [r7, #16]
 80081f4:	3301      	adds	r3, #1
 80081f6:	613b      	str	r3, [r7, #16]
 80081f8:	693b      	ldr	r3, [r7, #16]
 80081fa:	2b0e      	cmp	r3, #14
 80081fc:	d9f2      	bls.n	80081e4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80081fe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008202:	2b00      	cmp	r3, #0
 8008204:	d11c      	bne.n	8008240 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800820c:	685b      	ldr	r3, [r3, #4]
 800820e:	68fa      	ldr	r2, [r7, #12]
 8008210:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008214:	f043 0302 	orr.w	r3, r3, #2
 8008218:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800821e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800822a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008236:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	639a      	str	r2, [r3, #56]	@ 0x38
 800823e:	e00b      	b.n	8008258 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008244:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008250:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800825e:	461a      	mov	r2, r3
 8008260:	2300      	movs	r3, #0
 8008262:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008264:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008268:	2b01      	cmp	r3, #1
 800826a:	d10d      	bne.n	8008288 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800826c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008270:	2b00      	cmp	r3, #0
 8008272:	d104      	bne.n	800827e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008274:	2100      	movs	r1, #0
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f000 f968 	bl	800854c <USB_SetDevSpeed>
 800827c:	e008      	b.n	8008290 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800827e:	2101      	movs	r1, #1
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f000 f963 	bl	800854c <USB_SetDevSpeed>
 8008286:	e003      	b.n	8008290 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008288:	2103      	movs	r1, #3
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f000 f95e 	bl	800854c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008290:	2110      	movs	r1, #16
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f000 f8fa 	bl	800848c <USB_FlushTxFifo>
 8008298:	4603      	mov	r3, r0
 800829a:	2b00      	cmp	r3, #0
 800829c:	d001      	beq.n	80082a2 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800829e:	2301      	movs	r3, #1
 80082a0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f000 f924 	bl	80084f0 <USB_FlushRxFifo>
 80082a8:	4603      	mov	r3, r0
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d001      	beq.n	80082b2 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80082ae:	2301      	movs	r3, #1
 80082b0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082b8:	461a      	mov	r2, r3
 80082ba:	2300      	movs	r3, #0
 80082bc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082c4:	461a      	mov	r2, r3
 80082c6:	2300      	movs	r3, #0
 80082c8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082d0:	461a      	mov	r2, r3
 80082d2:	2300      	movs	r3, #0
 80082d4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80082d6:	2300      	movs	r3, #0
 80082d8:	613b      	str	r3, [r7, #16]
 80082da:	e043      	b.n	8008364 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	015a      	lsls	r2, r3, #5
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	4413      	add	r3, r2
 80082e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80082ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80082f2:	d118      	bne.n	8008326 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d10a      	bne.n	8008310 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80082fa:	693b      	ldr	r3, [r7, #16]
 80082fc:	015a      	lsls	r2, r3, #5
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	4413      	add	r3, r2
 8008302:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008306:	461a      	mov	r2, r3
 8008308:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800830c:	6013      	str	r3, [r2, #0]
 800830e:	e013      	b.n	8008338 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008310:	693b      	ldr	r3, [r7, #16]
 8008312:	015a      	lsls	r2, r3, #5
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	4413      	add	r3, r2
 8008318:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800831c:	461a      	mov	r2, r3
 800831e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008322:	6013      	str	r3, [r2, #0]
 8008324:	e008      	b.n	8008338 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	015a      	lsls	r2, r3, #5
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	4413      	add	r3, r2
 800832e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008332:	461a      	mov	r2, r3
 8008334:	2300      	movs	r3, #0
 8008336:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	015a      	lsls	r2, r3, #5
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	4413      	add	r3, r2
 8008340:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008344:	461a      	mov	r2, r3
 8008346:	2300      	movs	r3, #0
 8008348:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800834a:	693b      	ldr	r3, [r7, #16]
 800834c:	015a      	lsls	r2, r3, #5
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	4413      	add	r3, r2
 8008352:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008356:	461a      	mov	r2, r3
 8008358:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800835c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	3301      	adds	r3, #1
 8008362:	613b      	str	r3, [r7, #16]
 8008364:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008368:	461a      	mov	r2, r3
 800836a:	693b      	ldr	r3, [r7, #16]
 800836c:	4293      	cmp	r3, r2
 800836e:	d3b5      	bcc.n	80082dc <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008370:	2300      	movs	r3, #0
 8008372:	613b      	str	r3, [r7, #16]
 8008374:	e043      	b.n	80083fe <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	015a      	lsls	r2, r3, #5
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	4413      	add	r3, r2
 800837e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008388:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800838c:	d118      	bne.n	80083c0 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d10a      	bne.n	80083aa <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008394:	693b      	ldr	r3, [r7, #16]
 8008396:	015a      	lsls	r2, r3, #5
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	4413      	add	r3, r2
 800839c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083a0:	461a      	mov	r2, r3
 80083a2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80083a6:	6013      	str	r3, [r2, #0]
 80083a8:	e013      	b.n	80083d2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	015a      	lsls	r2, r3, #5
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	4413      	add	r3, r2
 80083b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083b6:	461a      	mov	r2, r3
 80083b8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80083bc:	6013      	str	r3, [r2, #0]
 80083be:	e008      	b.n	80083d2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	015a      	lsls	r2, r3, #5
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	4413      	add	r3, r2
 80083c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083cc:	461a      	mov	r2, r3
 80083ce:	2300      	movs	r3, #0
 80083d0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	015a      	lsls	r2, r3, #5
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	4413      	add	r3, r2
 80083da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083de:	461a      	mov	r2, r3
 80083e0:	2300      	movs	r3, #0
 80083e2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	015a      	lsls	r2, r3, #5
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	4413      	add	r3, r2
 80083ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083f0:	461a      	mov	r2, r3
 80083f2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80083f6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80083f8:	693b      	ldr	r3, [r7, #16]
 80083fa:	3301      	adds	r3, #1
 80083fc:	613b      	str	r3, [r7, #16]
 80083fe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008402:	461a      	mov	r2, r3
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	4293      	cmp	r3, r2
 8008408:	d3b5      	bcc.n	8008376 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008410:	691b      	ldr	r3, [r3, #16]
 8008412:	68fa      	ldr	r2, [r7, #12]
 8008414:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008418:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800841c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2200      	movs	r2, #0
 8008422:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800842a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800842c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008430:	2b00      	cmp	r3, #0
 8008432:	d105      	bne.n	8008440 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	699b      	ldr	r3, [r3, #24]
 8008438:	f043 0210 	orr.w	r2, r3, #16
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	699a      	ldr	r2, [r3, #24]
 8008444:	4b10      	ldr	r3, [pc, #64]	@ (8008488 <USB_DevInit+0x2c4>)
 8008446:	4313      	orrs	r3, r2
 8008448:	687a      	ldr	r2, [r7, #4]
 800844a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800844c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008450:	2b00      	cmp	r3, #0
 8008452:	d005      	beq.n	8008460 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	699b      	ldr	r3, [r3, #24]
 8008458:	f043 0208 	orr.w	r2, r3, #8
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008460:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008464:	2b01      	cmp	r3, #1
 8008466:	d107      	bne.n	8008478 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	699b      	ldr	r3, [r3, #24]
 800846c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008470:	f043 0304 	orr.w	r3, r3, #4
 8008474:	687a      	ldr	r2, [r7, #4]
 8008476:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008478:	7dfb      	ldrb	r3, [r7, #23]
}
 800847a:	4618      	mov	r0, r3
 800847c:	3718      	adds	r7, #24
 800847e:	46bd      	mov	sp, r7
 8008480:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008484:	b004      	add	sp, #16
 8008486:	4770      	bx	lr
 8008488:	803c3800 	.word	0x803c3800

0800848c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800848c:	b480      	push	{r7}
 800848e:	b085      	sub	sp, #20
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008496:	2300      	movs	r3, #0
 8008498:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	3301      	adds	r3, #1
 800849e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084a6:	d901      	bls.n	80084ac <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80084a8:	2303      	movs	r3, #3
 80084aa:	e01b      	b.n	80084e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	691b      	ldr	r3, [r3, #16]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	daf2      	bge.n	800849a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80084b4:	2300      	movs	r3, #0
 80084b6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	019b      	lsls	r3, r3, #6
 80084bc:	f043 0220 	orr.w	r2, r3, #32
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	3301      	adds	r3, #1
 80084c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084d0:	d901      	bls.n	80084d6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80084d2:	2303      	movs	r3, #3
 80084d4:	e006      	b.n	80084e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	691b      	ldr	r3, [r3, #16]
 80084da:	f003 0320 	and.w	r3, r3, #32
 80084de:	2b20      	cmp	r3, #32
 80084e0:	d0f0      	beq.n	80084c4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80084e2:	2300      	movs	r3, #0
}
 80084e4:	4618      	mov	r0, r3
 80084e6:	3714      	adds	r7, #20
 80084e8:	46bd      	mov	sp, r7
 80084ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ee:	4770      	bx	lr

080084f0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80084f0:	b480      	push	{r7}
 80084f2:	b085      	sub	sp, #20
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80084f8:	2300      	movs	r3, #0
 80084fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	3301      	adds	r3, #1
 8008500:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008508:	d901      	bls.n	800850e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800850a:	2303      	movs	r3, #3
 800850c:	e018      	b.n	8008540 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	691b      	ldr	r3, [r3, #16]
 8008512:	2b00      	cmp	r3, #0
 8008514:	daf2      	bge.n	80084fc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008516:	2300      	movs	r3, #0
 8008518:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2210      	movs	r2, #16
 800851e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	3301      	adds	r3, #1
 8008524:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800852c:	d901      	bls.n	8008532 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800852e:	2303      	movs	r3, #3
 8008530:	e006      	b.n	8008540 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	691b      	ldr	r3, [r3, #16]
 8008536:	f003 0310 	and.w	r3, r3, #16
 800853a:	2b10      	cmp	r3, #16
 800853c:	d0f0      	beq.n	8008520 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800853e:	2300      	movs	r3, #0
}
 8008540:	4618      	mov	r0, r3
 8008542:	3714      	adds	r7, #20
 8008544:	46bd      	mov	sp, r7
 8008546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854a:	4770      	bx	lr

0800854c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800854c:	b480      	push	{r7}
 800854e:	b085      	sub	sp, #20
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
 8008554:	460b      	mov	r3, r1
 8008556:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008562:	681a      	ldr	r2, [r3, #0]
 8008564:	78fb      	ldrb	r3, [r7, #3]
 8008566:	68f9      	ldr	r1, [r7, #12]
 8008568:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800856c:	4313      	orrs	r3, r2
 800856e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008570:	2300      	movs	r3, #0
}
 8008572:	4618      	mov	r0, r3
 8008574:	3714      	adds	r7, #20
 8008576:	46bd      	mov	sp, r7
 8008578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857c:	4770      	bx	lr

0800857e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800857e:	b480      	push	{r7}
 8008580:	b087      	sub	sp, #28
 8008582:	af00      	add	r7, sp, #0
 8008584:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800858a:	693b      	ldr	r3, [r7, #16]
 800858c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008590:	689b      	ldr	r3, [r3, #8]
 8008592:	f003 0306 	and.w	r3, r3, #6
 8008596:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d102      	bne.n	80085a4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800859e:	2300      	movs	r3, #0
 80085a0:	75fb      	strb	r3, [r7, #23]
 80085a2:	e00a      	b.n	80085ba <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2b02      	cmp	r3, #2
 80085a8:	d002      	beq.n	80085b0 <USB_GetDevSpeed+0x32>
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2b06      	cmp	r3, #6
 80085ae:	d102      	bne.n	80085b6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80085b0:	2302      	movs	r3, #2
 80085b2:	75fb      	strb	r3, [r7, #23]
 80085b4:	e001      	b.n	80085ba <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80085b6:	230f      	movs	r3, #15
 80085b8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80085ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80085bc:	4618      	mov	r0, r3
 80085be:	371c      	adds	r7, #28
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr

080085c8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80085c8:	b480      	push	{r7}
 80085ca:	b085      	sub	sp, #20
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
 80085d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	781b      	ldrb	r3, [r3, #0]
 80085da:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	785b      	ldrb	r3, [r3, #1]
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	d13a      	bne.n	800865a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085ea:	69da      	ldr	r2, [r3, #28]
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	781b      	ldrb	r3, [r3, #0]
 80085f0:	f003 030f 	and.w	r3, r3, #15
 80085f4:	2101      	movs	r1, #1
 80085f6:	fa01 f303 	lsl.w	r3, r1, r3
 80085fa:	b29b      	uxth	r3, r3
 80085fc:	68f9      	ldr	r1, [r7, #12]
 80085fe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008602:	4313      	orrs	r3, r2
 8008604:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	015a      	lsls	r2, r3, #5
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	4413      	add	r3, r2
 800860e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008618:	2b00      	cmp	r3, #0
 800861a:	d155      	bne.n	80086c8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	015a      	lsls	r2, r3, #5
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	4413      	add	r3, r2
 8008624:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008628:	681a      	ldr	r2, [r3, #0]
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	689b      	ldr	r3, [r3, #8]
 800862e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	791b      	ldrb	r3, [r3, #4]
 8008636:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008638:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	059b      	lsls	r3, r3, #22
 800863e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008640:	4313      	orrs	r3, r2
 8008642:	68ba      	ldr	r2, [r7, #8]
 8008644:	0151      	lsls	r1, r2, #5
 8008646:	68fa      	ldr	r2, [r7, #12]
 8008648:	440a      	add	r2, r1
 800864a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800864e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008652:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008656:	6013      	str	r3, [r2, #0]
 8008658:	e036      	b.n	80086c8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008660:	69da      	ldr	r2, [r3, #28]
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	781b      	ldrb	r3, [r3, #0]
 8008666:	f003 030f 	and.w	r3, r3, #15
 800866a:	2101      	movs	r1, #1
 800866c:	fa01 f303 	lsl.w	r3, r1, r3
 8008670:	041b      	lsls	r3, r3, #16
 8008672:	68f9      	ldr	r1, [r7, #12]
 8008674:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008678:	4313      	orrs	r3, r2
 800867a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	015a      	lsls	r2, r3, #5
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	4413      	add	r3, r2
 8008684:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800868e:	2b00      	cmp	r3, #0
 8008690:	d11a      	bne.n	80086c8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	015a      	lsls	r2, r3, #5
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	4413      	add	r3, r2
 800869a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800869e:	681a      	ldr	r2, [r3, #0]
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	689b      	ldr	r3, [r3, #8]
 80086a4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	791b      	ldrb	r3, [r3, #4]
 80086ac:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80086ae:	430b      	orrs	r3, r1
 80086b0:	4313      	orrs	r3, r2
 80086b2:	68ba      	ldr	r2, [r7, #8]
 80086b4:	0151      	lsls	r1, r2, #5
 80086b6:	68fa      	ldr	r2, [r7, #12]
 80086b8:	440a      	add	r2, r1
 80086ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086c6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80086c8:	2300      	movs	r3, #0
}
 80086ca:	4618      	mov	r0, r3
 80086cc:	3714      	adds	r7, #20
 80086ce:	46bd      	mov	sp, r7
 80086d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d4:	4770      	bx	lr
	...

080086d8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80086d8:	b480      	push	{r7}
 80086da:	b085      	sub	sp, #20
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
 80086e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	781b      	ldrb	r3, [r3, #0]
 80086ea:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	785b      	ldrb	r3, [r3, #1]
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d161      	bne.n	80087b8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	015a      	lsls	r2, r3, #5
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	4413      	add	r3, r2
 80086fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008706:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800870a:	d11f      	bne.n	800874c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	015a      	lsls	r2, r3, #5
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	4413      	add	r3, r2
 8008714:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	68ba      	ldr	r2, [r7, #8]
 800871c:	0151      	lsls	r1, r2, #5
 800871e:	68fa      	ldr	r2, [r7, #12]
 8008720:	440a      	add	r2, r1
 8008722:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008726:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800872a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	015a      	lsls	r2, r3, #5
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	4413      	add	r3, r2
 8008734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	68ba      	ldr	r2, [r7, #8]
 800873c:	0151      	lsls	r1, r2, #5
 800873e:	68fa      	ldr	r2, [r7, #12]
 8008740:	440a      	add	r2, r1
 8008742:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008746:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800874a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008752:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	781b      	ldrb	r3, [r3, #0]
 8008758:	f003 030f 	and.w	r3, r3, #15
 800875c:	2101      	movs	r1, #1
 800875e:	fa01 f303 	lsl.w	r3, r1, r3
 8008762:	b29b      	uxth	r3, r3
 8008764:	43db      	mvns	r3, r3
 8008766:	68f9      	ldr	r1, [r7, #12]
 8008768:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800876c:	4013      	ands	r3, r2
 800876e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008776:	69da      	ldr	r2, [r3, #28]
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	781b      	ldrb	r3, [r3, #0]
 800877c:	f003 030f 	and.w	r3, r3, #15
 8008780:	2101      	movs	r1, #1
 8008782:	fa01 f303 	lsl.w	r3, r1, r3
 8008786:	b29b      	uxth	r3, r3
 8008788:	43db      	mvns	r3, r3
 800878a:	68f9      	ldr	r1, [r7, #12]
 800878c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008790:	4013      	ands	r3, r2
 8008792:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	015a      	lsls	r2, r3, #5
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	4413      	add	r3, r2
 800879c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087a0:	681a      	ldr	r2, [r3, #0]
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	0159      	lsls	r1, r3, #5
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	440b      	add	r3, r1
 80087aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087ae:	4619      	mov	r1, r3
 80087b0:	4b35      	ldr	r3, [pc, #212]	@ (8008888 <USB_DeactivateEndpoint+0x1b0>)
 80087b2:	4013      	ands	r3, r2
 80087b4:	600b      	str	r3, [r1, #0]
 80087b6:	e060      	b.n	800887a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	015a      	lsls	r2, r3, #5
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	4413      	add	r3, r2
 80087c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80087ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80087ce:	d11f      	bne.n	8008810 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	015a      	lsls	r2, r3, #5
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	4413      	add	r3, r2
 80087d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	68ba      	ldr	r2, [r7, #8]
 80087e0:	0151      	lsls	r1, r2, #5
 80087e2:	68fa      	ldr	r2, [r7, #12]
 80087e4:	440a      	add	r2, r1
 80087e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087ea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80087ee:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	015a      	lsls	r2, r3, #5
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	4413      	add	r3, r2
 80087f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	68ba      	ldr	r2, [r7, #8]
 8008800:	0151      	lsls	r1, r2, #5
 8008802:	68fa      	ldr	r2, [r7, #12]
 8008804:	440a      	add	r2, r1
 8008806:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800880a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800880e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008816:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	781b      	ldrb	r3, [r3, #0]
 800881c:	f003 030f 	and.w	r3, r3, #15
 8008820:	2101      	movs	r1, #1
 8008822:	fa01 f303 	lsl.w	r3, r1, r3
 8008826:	041b      	lsls	r3, r3, #16
 8008828:	43db      	mvns	r3, r3
 800882a:	68f9      	ldr	r1, [r7, #12]
 800882c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008830:	4013      	ands	r3, r2
 8008832:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800883a:	69da      	ldr	r2, [r3, #28]
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	f003 030f 	and.w	r3, r3, #15
 8008844:	2101      	movs	r1, #1
 8008846:	fa01 f303 	lsl.w	r3, r1, r3
 800884a:	041b      	lsls	r3, r3, #16
 800884c:	43db      	mvns	r3, r3
 800884e:	68f9      	ldr	r1, [r7, #12]
 8008850:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008854:	4013      	ands	r3, r2
 8008856:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	015a      	lsls	r2, r3, #5
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	4413      	add	r3, r2
 8008860:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008864:	681a      	ldr	r2, [r3, #0]
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	0159      	lsls	r1, r3, #5
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	440b      	add	r3, r1
 800886e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008872:	4619      	mov	r1, r3
 8008874:	4b05      	ldr	r3, [pc, #20]	@ (800888c <USB_DeactivateEndpoint+0x1b4>)
 8008876:	4013      	ands	r3, r2
 8008878:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800887a:	2300      	movs	r3, #0
}
 800887c:	4618      	mov	r0, r3
 800887e:	3714      	adds	r7, #20
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr
 8008888:	ec337800 	.word	0xec337800
 800888c:	eff37800 	.word	0xeff37800

08008890 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b08a      	sub	sp, #40	@ 0x28
 8008894:	af02      	add	r7, sp, #8
 8008896:	60f8      	str	r0, [r7, #12]
 8008898:	60b9      	str	r1, [r7, #8]
 800889a:	4613      	mov	r3, r2
 800889c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80088a8:	68bb      	ldr	r3, [r7, #8]
 80088aa:	785b      	ldrb	r3, [r3, #1]
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	f040 817f 	bne.w	8008bb0 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	691b      	ldr	r3, [r3, #16]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d132      	bne.n	8008920 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80088ba:	69bb      	ldr	r3, [r7, #24]
 80088bc:	015a      	lsls	r2, r3, #5
 80088be:	69fb      	ldr	r3, [r7, #28]
 80088c0:	4413      	add	r3, r2
 80088c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088c6:	691b      	ldr	r3, [r3, #16]
 80088c8:	69ba      	ldr	r2, [r7, #24]
 80088ca:	0151      	lsls	r1, r2, #5
 80088cc:	69fa      	ldr	r2, [r7, #28]
 80088ce:	440a      	add	r2, r1
 80088d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088d4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80088d8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80088dc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80088de:	69bb      	ldr	r3, [r7, #24]
 80088e0:	015a      	lsls	r2, r3, #5
 80088e2:	69fb      	ldr	r3, [r7, #28]
 80088e4:	4413      	add	r3, r2
 80088e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088ea:	691b      	ldr	r3, [r3, #16]
 80088ec:	69ba      	ldr	r2, [r7, #24]
 80088ee:	0151      	lsls	r1, r2, #5
 80088f0:	69fa      	ldr	r2, [r7, #28]
 80088f2:	440a      	add	r2, r1
 80088f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088f8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80088fc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80088fe:	69bb      	ldr	r3, [r7, #24]
 8008900:	015a      	lsls	r2, r3, #5
 8008902:	69fb      	ldr	r3, [r7, #28]
 8008904:	4413      	add	r3, r2
 8008906:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800890a:	691b      	ldr	r3, [r3, #16]
 800890c:	69ba      	ldr	r2, [r7, #24]
 800890e:	0151      	lsls	r1, r2, #5
 8008910:	69fa      	ldr	r2, [r7, #28]
 8008912:	440a      	add	r2, r1
 8008914:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008918:	0cdb      	lsrs	r3, r3, #19
 800891a:	04db      	lsls	r3, r3, #19
 800891c:	6113      	str	r3, [r2, #16]
 800891e:	e097      	b.n	8008a50 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008920:	69bb      	ldr	r3, [r7, #24]
 8008922:	015a      	lsls	r2, r3, #5
 8008924:	69fb      	ldr	r3, [r7, #28]
 8008926:	4413      	add	r3, r2
 8008928:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800892c:	691b      	ldr	r3, [r3, #16]
 800892e:	69ba      	ldr	r2, [r7, #24]
 8008930:	0151      	lsls	r1, r2, #5
 8008932:	69fa      	ldr	r2, [r7, #28]
 8008934:	440a      	add	r2, r1
 8008936:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800893a:	0cdb      	lsrs	r3, r3, #19
 800893c:	04db      	lsls	r3, r3, #19
 800893e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008940:	69bb      	ldr	r3, [r7, #24]
 8008942:	015a      	lsls	r2, r3, #5
 8008944:	69fb      	ldr	r3, [r7, #28]
 8008946:	4413      	add	r3, r2
 8008948:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800894c:	691b      	ldr	r3, [r3, #16]
 800894e:	69ba      	ldr	r2, [r7, #24]
 8008950:	0151      	lsls	r1, r2, #5
 8008952:	69fa      	ldr	r2, [r7, #28]
 8008954:	440a      	add	r2, r1
 8008956:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800895a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800895e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008962:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008964:	69bb      	ldr	r3, [r7, #24]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d11a      	bne.n	80089a0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	691a      	ldr	r2, [r3, #16]
 800896e:	68bb      	ldr	r3, [r7, #8]
 8008970:	689b      	ldr	r3, [r3, #8]
 8008972:	429a      	cmp	r2, r3
 8008974:	d903      	bls.n	800897e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	689a      	ldr	r2, [r3, #8]
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800897e:	69bb      	ldr	r3, [r7, #24]
 8008980:	015a      	lsls	r2, r3, #5
 8008982:	69fb      	ldr	r3, [r7, #28]
 8008984:	4413      	add	r3, r2
 8008986:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800898a:	691b      	ldr	r3, [r3, #16]
 800898c:	69ba      	ldr	r2, [r7, #24]
 800898e:	0151      	lsls	r1, r2, #5
 8008990:	69fa      	ldr	r2, [r7, #28]
 8008992:	440a      	add	r2, r1
 8008994:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008998:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800899c:	6113      	str	r3, [r2, #16]
 800899e:	e044      	b.n	8008a2a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	691a      	ldr	r2, [r3, #16]
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	689b      	ldr	r3, [r3, #8]
 80089a8:	4413      	add	r3, r2
 80089aa:	1e5a      	subs	r2, r3, #1
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	689b      	ldr	r3, [r3, #8]
 80089b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80089b4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80089b6:	69bb      	ldr	r3, [r7, #24]
 80089b8:	015a      	lsls	r2, r3, #5
 80089ba:	69fb      	ldr	r3, [r7, #28]
 80089bc:	4413      	add	r3, r2
 80089be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089c2:	691a      	ldr	r2, [r3, #16]
 80089c4:	8afb      	ldrh	r3, [r7, #22]
 80089c6:	04d9      	lsls	r1, r3, #19
 80089c8:	4ba4      	ldr	r3, [pc, #656]	@ (8008c5c <USB_EPStartXfer+0x3cc>)
 80089ca:	400b      	ands	r3, r1
 80089cc:	69b9      	ldr	r1, [r7, #24]
 80089ce:	0148      	lsls	r0, r1, #5
 80089d0:	69f9      	ldr	r1, [r7, #28]
 80089d2:	4401      	add	r1, r0
 80089d4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80089d8:	4313      	orrs	r3, r2
 80089da:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	791b      	ldrb	r3, [r3, #4]
 80089e0:	2b01      	cmp	r3, #1
 80089e2:	d122      	bne.n	8008a2a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80089e4:	69bb      	ldr	r3, [r7, #24]
 80089e6:	015a      	lsls	r2, r3, #5
 80089e8:	69fb      	ldr	r3, [r7, #28]
 80089ea:	4413      	add	r3, r2
 80089ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089f0:	691b      	ldr	r3, [r3, #16]
 80089f2:	69ba      	ldr	r2, [r7, #24]
 80089f4:	0151      	lsls	r1, r2, #5
 80089f6:	69fa      	ldr	r2, [r7, #28]
 80089f8:	440a      	add	r2, r1
 80089fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089fe:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008a02:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008a04:	69bb      	ldr	r3, [r7, #24]
 8008a06:	015a      	lsls	r2, r3, #5
 8008a08:	69fb      	ldr	r3, [r7, #28]
 8008a0a:	4413      	add	r3, r2
 8008a0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a10:	691a      	ldr	r2, [r3, #16]
 8008a12:	8afb      	ldrh	r3, [r7, #22]
 8008a14:	075b      	lsls	r3, r3, #29
 8008a16:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8008a1a:	69b9      	ldr	r1, [r7, #24]
 8008a1c:	0148      	lsls	r0, r1, #5
 8008a1e:	69f9      	ldr	r1, [r7, #28]
 8008a20:	4401      	add	r1, r0
 8008a22:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008a26:	4313      	orrs	r3, r2
 8008a28:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008a2a:	69bb      	ldr	r3, [r7, #24]
 8008a2c:	015a      	lsls	r2, r3, #5
 8008a2e:	69fb      	ldr	r3, [r7, #28]
 8008a30:	4413      	add	r3, r2
 8008a32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a36:	691a      	ldr	r2, [r3, #16]
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	691b      	ldr	r3, [r3, #16]
 8008a3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a40:	69b9      	ldr	r1, [r7, #24]
 8008a42:	0148      	lsls	r0, r1, #5
 8008a44:	69f9      	ldr	r1, [r7, #28]
 8008a46:	4401      	add	r1, r0
 8008a48:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008a4c:	4313      	orrs	r3, r2
 8008a4e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008a50:	79fb      	ldrb	r3, [r7, #7]
 8008a52:	2b01      	cmp	r3, #1
 8008a54:	d14b      	bne.n	8008aee <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	69db      	ldr	r3, [r3, #28]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d009      	beq.n	8008a72 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008a5e:	69bb      	ldr	r3, [r7, #24]
 8008a60:	015a      	lsls	r2, r3, #5
 8008a62:	69fb      	ldr	r3, [r7, #28]
 8008a64:	4413      	add	r3, r2
 8008a66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a6a:	461a      	mov	r2, r3
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	69db      	ldr	r3, [r3, #28]
 8008a70:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	791b      	ldrb	r3, [r3, #4]
 8008a76:	2b01      	cmp	r3, #1
 8008a78:	d128      	bne.n	8008acc <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008a7a:	69fb      	ldr	r3, [r7, #28]
 8008a7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a80:	689b      	ldr	r3, [r3, #8]
 8008a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d110      	bne.n	8008aac <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008a8a:	69bb      	ldr	r3, [r7, #24]
 8008a8c:	015a      	lsls	r2, r3, #5
 8008a8e:	69fb      	ldr	r3, [r7, #28]
 8008a90:	4413      	add	r3, r2
 8008a92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	69ba      	ldr	r2, [r7, #24]
 8008a9a:	0151      	lsls	r1, r2, #5
 8008a9c:	69fa      	ldr	r2, [r7, #28]
 8008a9e:	440a      	add	r2, r1
 8008aa0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008aa4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008aa8:	6013      	str	r3, [r2, #0]
 8008aaa:	e00f      	b.n	8008acc <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008aac:	69bb      	ldr	r3, [r7, #24]
 8008aae:	015a      	lsls	r2, r3, #5
 8008ab0:	69fb      	ldr	r3, [r7, #28]
 8008ab2:	4413      	add	r3, r2
 8008ab4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	69ba      	ldr	r2, [r7, #24]
 8008abc:	0151      	lsls	r1, r2, #5
 8008abe:	69fa      	ldr	r2, [r7, #28]
 8008ac0:	440a      	add	r2, r1
 8008ac2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ac6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008aca:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008acc:	69bb      	ldr	r3, [r7, #24]
 8008ace:	015a      	lsls	r2, r3, #5
 8008ad0:	69fb      	ldr	r3, [r7, #28]
 8008ad2:	4413      	add	r3, r2
 8008ad4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	69ba      	ldr	r2, [r7, #24]
 8008adc:	0151      	lsls	r1, r2, #5
 8008ade:	69fa      	ldr	r2, [r7, #28]
 8008ae0:	440a      	add	r2, r1
 8008ae2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ae6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008aea:	6013      	str	r3, [r2, #0]
 8008aec:	e166      	b.n	8008dbc <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008aee:	69bb      	ldr	r3, [r7, #24]
 8008af0:	015a      	lsls	r2, r3, #5
 8008af2:	69fb      	ldr	r3, [r7, #28]
 8008af4:	4413      	add	r3, r2
 8008af6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	69ba      	ldr	r2, [r7, #24]
 8008afe:	0151      	lsls	r1, r2, #5
 8008b00:	69fa      	ldr	r2, [r7, #28]
 8008b02:	440a      	add	r2, r1
 8008b04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b08:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008b0c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	791b      	ldrb	r3, [r3, #4]
 8008b12:	2b01      	cmp	r3, #1
 8008b14:	d015      	beq.n	8008b42 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	691b      	ldr	r3, [r3, #16]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	f000 814e 	beq.w	8008dbc <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008b20:	69fb      	ldr	r3, [r7, #28]
 8008b22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	781b      	ldrb	r3, [r3, #0]
 8008b2c:	f003 030f 	and.w	r3, r3, #15
 8008b30:	2101      	movs	r1, #1
 8008b32:	fa01 f303 	lsl.w	r3, r1, r3
 8008b36:	69f9      	ldr	r1, [r7, #28]
 8008b38:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008b3c:	4313      	orrs	r3, r2
 8008b3e:	634b      	str	r3, [r1, #52]	@ 0x34
 8008b40:	e13c      	b.n	8008dbc <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008b42:	69fb      	ldr	r3, [r7, #28]
 8008b44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b48:	689b      	ldr	r3, [r3, #8]
 8008b4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d110      	bne.n	8008b74 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008b52:	69bb      	ldr	r3, [r7, #24]
 8008b54:	015a      	lsls	r2, r3, #5
 8008b56:	69fb      	ldr	r3, [r7, #28]
 8008b58:	4413      	add	r3, r2
 8008b5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	69ba      	ldr	r2, [r7, #24]
 8008b62:	0151      	lsls	r1, r2, #5
 8008b64:	69fa      	ldr	r2, [r7, #28]
 8008b66:	440a      	add	r2, r1
 8008b68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b6c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008b70:	6013      	str	r3, [r2, #0]
 8008b72:	e00f      	b.n	8008b94 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008b74:	69bb      	ldr	r3, [r7, #24]
 8008b76:	015a      	lsls	r2, r3, #5
 8008b78:	69fb      	ldr	r3, [r7, #28]
 8008b7a:	4413      	add	r3, r2
 8008b7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	69ba      	ldr	r2, [r7, #24]
 8008b84:	0151      	lsls	r1, r2, #5
 8008b86:	69fa      	ldr	r2, [r7, #28]
 8008b88:	440a      	add	r2, r1
 8008b8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b92:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	68d9      	ldr	r1, [r3, #12]
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	781a      	ldrb	r2, [r3, #0]
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	691b      	ldr	r3, [r3, #16]
 8008ba0:	b298      	uxth	r0, r3
 8008ba2:	79fb      	ldrb	r3, [r7, #7]
 8008ba4:	9300      	str	r3, [sp, #0]
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	68f8      	ldr	r0, [r7, #12]
 8008baa:	f000 f9b9 	bl	8008f20 <USB_WritePacket>
 8008bae:	e105      	b.n	8008dbc <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008bb0:	69bb      	ldr	r3, [r7, #24]
 8008bb2:	015a      	lsls	r2, r3, #5
 8008bb4:	69fb      	ldr	r3, [r7, #28]
 8008bb6:	4413      	add	r3, r2
 8008bb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bbc:	691b      	ldr	r3, [r3, #16]
 8008bbe:	69ba      	ldr	r2, [r7, #24]
 8008bc0:	0151      	lsls	r1, r2, #5
 8008bc2:	69fa      	ldr	r2, [r7, #28]
 8008bc4:	440a      	add	r2, r1
 8008bc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008bca:	0cdb      	lsrs	r3, r3, #19
 8008bcc:	04db      	lsls	r3, r3, #19
 8008bce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008bd0:	69bb      	ldr	r3, [r7, #24]
 8008bd2:	015a      	lsls	r2, r3, #5
 8008bd4:	69fb      	ldr	r3, [r7, #28]
 8008bd6:	4413      	add	r3, r2
 8008bd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bdc:	691b      	ldr	r3, [r3, #16]
 8008bde:	69ba      	ldr	r2, [r7, #24]
 8008be0:	0151      	lsls	r1, r2, #5
 8008be2:	69fa      	ldr	r2, [r7, #28]
 8008be4:	440a      	add	r2, r1
 8008be6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008bea:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008bee:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008bf2:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008bf4:	69bb      	ldr	r3, [r7, #24]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d132      	bne.n	8008c60 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	691b      	ldr	r3, [r3, #16]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d003      	beq.n	8008c0a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	689a      	ldr	r2, [r3, #8]
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	689a      	ldr	r2, [r3, #8]
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008c12:	69bb      	ldr	r3, [r7, #24]
 8008c14:	015a      	lsls	r2, r3, #5
 8008c16:	69fb      	ldr	r3, [r7, #28]
 8008c18:	4413      	add	r3, r2
 8008c1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c1e:	691a      	ldr	r2, [r3, #16]
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	6a1b      	ldr	r3, [r3, #32]
 8008c24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c28:	69b9      	ldr	r1, [r7, #24]
 8008c2a:	0148      	lsls	r0, r1, #5
 8008c2c:	69f9      	ldr	r1, [r7, #28]
 8008c2e:	4401      	add	r1, r0
 8008c30:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008c34:	4313      	orrs	r3, r2
 8008c36:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008c38:	69bb      	ldr	r3, [r7, #24]
 8008c3a:	015a      	lsls	r2, r3, #5
 8008c3c:	69fb      	ldr	r3, [r7, #28]
 8008c3e:	4413      	add	r3, r2
 8008c40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c44:	691b      	ldr	r3, [r3, #16]
 8008c46:	69ba      	ldr	r2, [r7, #24]
 8008c48:	0151      	lsls	r1, r2, #5
 8008c4a:	69fa      	ldr	r2, [r7, #28]
 8008c4c:	440a      	add	r2, r1
 8008c4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c52:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008c56:	6113      	str	r3, [r2, #16]
 8008c58:	e062      	b.n	8008d20 <USB_EPStartXfer+0x490>
 8008c5a:	bf00      	nop
 8008c5c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	691b      	ldr	r3, [r3, #16]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d123      	bne.n	8008cb0 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008c68:	69bb      	ldr	r3, [r7, #24]
 8008c6a:	015a      	lsls	r2, r3, #5
 8008c6c:	69fb      	ldr	r3, [r7, #28]
 8008c6e:	4413      	add	r3, r2
 8008c70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c74:	691a      	ldr	r2, [r3, #16]
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	689b      	ldr	r3, [r3, #8]
 8008c7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c7e:	69b9      	ldr	r1, [r7, #24]
 8008c80:	0148      	lsls	r0, r1, #5
 8008c82:	69f9      	ldr	r1, [r7, #28]
 8008c84:	4401      	add	r1, r0
 8008c86:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008c8a:	4313      	orrs	r3, r2
 8008c8c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008c8e:	69bb      	ldr	r3, [r7, #24]
 8008c90:	015a      	lsls	r2, r3, #5
 8008c92:	69fb      	ldr	r3, [r7, #28]
 8008c94:	4413      	add	r3, r2
 8008c96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c9a:	691b      	ldr	r3, [r3, #16]
 8008c9c:	69ba      	ldr	r2, [r7, #24]
 8008c9e:	0151      	lsls	r1, r2, #5
 8008ca0:	69fa      	ldr	r2, [r7, #28]
 8008ca2:	440a      	add	r2, r1
 8008ca4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ca8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008cac:	6113      	str	r3, [r2, #16]
 8008cae:	e037      	b.n	8008d20 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	691a      	ldr	r2, [r3, #16]
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	689b      	ldr	r3, [r3, #8]
 8008cb8:	4413      	add	r3, r2
 8008cba:	1e5a      	subs	r2, r3, #1
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	689b      	ldr	r3, [r3, #8]
 8008cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cc4:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	689b      	ldr	r3, [r3, #8]
 8008cca:	8afa      	ldrh	r2, [r7, #22]
 8008ccc:	fb03 f202 	mul.w	r2, r3, r2
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008cd4:	69bb      	ldr	r3, [r7, #24]
 8008cd6:	015a      	lsls	r2, r3, #5
 8008cd8:	69fb      	ldr	r3, [r7, #28]
 8008cda:	4413      	add	r3, r2
 8008cdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ce0:	691a      	ldr	r2, [r3, #16]
 8008ce2:	8afb      	ldrh	r3, [r7, #22]
 8008ce4:	04d9      	lsls	r1, r3, #19
 8008ce6:	4b38      	ldr	r3, [pc, #224]	@ (8008dc8 <USB_EPStartXfer+0x538>)
 8008ce8:	400b      	ands	r3, r1
 8008cea:	69b9      	ldr	r1, [r7, #24]
 8008cec:	0148      	lsls	r0, r1, #5
 8008cee:	69f9      	ldr	r1, [r7, #28]
 8008cf0:	4401      	add	r1, r0
 8008cf2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008cfa:	69bb      	ldr	r3, [r7, #24]
 8008cfc:	015a      	lsls	r2, r3, #5
 8008cfe:	69fb      	ldr	r3, [r7, #28]
 8008d00:	4413      	add	r3, r2
 8008d02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d06:	691a      	ldr	r2, [r3, #16]
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	6a1b      	ldr	r3, [r3, #32]
 8008d0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d10:	69b9      	ldr	r1, [r7, #24]
 8008d12:	0148      	lsls	r0, r1, #5
 8008d14:	69f9      	ldr	r1, [r7, #28]
 8008d16:	4401      	add	r1, r0
 8008d18:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008d1c:	4313      	orrs	r3, r2
 8008d1e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008d20:	79fb      	ldrb	r3, [r7, #7]
 8008d22:	2b01      	cmp	r3, #1
 8008d24:	d10d      	bne.n	8008d42 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	68db      	ldr	r3, [r3, #12]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d009      	beq.n	8008d42 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008d2e:	68bb      	ldr	r3, [r7, #8]
 8008d30:	68d9      	ldr	r1, [r3, #12]
 8008d32:	69bb      	ldr	r3, [r7, #24]
 8008d34:	015a      	lsls	r2, r3, #5
 8008d36:	69fb      	ldr	r3, [r7, #28]
 8008d38:	4413      	add	r3, r2
 8008d3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d3e:	460a      	mov	r2, r1
 8008d40:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008d42:	68bb      	ldr	r3, [r7, #8]
 8008d44:	791b      	ldrb	r3, [r3, #4]
 8008d46:	2b01      	cmp	r3, #1
 8008d48:	d128      	bne.n	8008d9c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008d4a:	69fb      	ldr	r3, [r7, #28]
 8008d4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d50:	689b      	ldr	r3, [r3, #8]
 8008d52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d110      	bne.n	8008d7c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008d5a:	69bb      	ldr	r3, [r7, #24]
 8008d5c:	015a      	lsls	r2, r3, #5
 8008d5e:	69fb      	ldr	r3, [r7, #28]
 8008d60:	4413      	add	r3, r2
 8008d62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	69ba      	ldr	r2, [r7, #24]
 8008d6a:	0151      	lsls	r1, r2, #5
 8008d6c:	69fa      	ldr	r2, [r7, #28]
 8008d6e:	440a      	add	r2, r1
 8008d70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d74:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008d78:	6013      	str	r3, [r2, #0]
 8008d7a:	e00f      	b.n	8008d9c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008d7c:	69bb      	ldr	r3, [r7, #24]
 8008d7e:	015a      	lsls	r2, r3, #5
 8008d80:	69fb      	ldr	r3, [r7, #28]
 8008d82:	4413      	add	r3, r2
 8008d84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	69ba      	ldr	r2, [r7, #24]
 8008d8c:	0151      	lsls	r1, r2, #5
 8008d8e:	69fa      	ldr	r2, [r7, #28]
 8008d90:	440a      	add	r2, r1
 8008d92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d9a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008d9c:	69bb      	ldr	r3, [r7, #24]
 8008d9e:	015a      	lsls	r2, r3, #5
 8008da0:	69fb      	ldr	r3, [r7, #28]
 8008da2:	4413      	add	r3, r2
 8008da4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	69ba      	ldr	r2, [r7, #24]
 8008dac:	0151      	lsls	r1, r2, #5
 8008dae:	69fa      	ldr	r2, [r7, #28]
 8008db0:	440a      	add	r2, r1
 8008db2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008db6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008dba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008dbc:	2300      	movs	r3, #0
}
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	3720      	adds	r7, #32
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	bd80      	pop	{r7, pc}
 8008dc6:	bf00      	nop
 8008dc8:	1ff80000 	.word	0x1ff80000

08008dcc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b087      	sub	sp, #28
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
 8008dd4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	785b      	ldrb	r3, [r3, #1]
 8008de6:	2b01      	cmp	r3, #1
 8008de8:	d14a      	bne.n	8008e80 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	781b      	ldrb	r3, [r3, #0]
 8008dee:	015a      	lsls	r2, r3, #5
 8008df0:	693b      	ldr	r3, [r7, #16]
 8008df2:	4413      	add	r3, r2
 8008df4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008dfe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e02:	f040 8086 	bne.w	8008f12 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	781b      	ldrb	r3, [r3, #0]
 8008e0a:	015a      	lsls	r2, r3, #5
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	4413      	add	r3, r2
 8008e10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	683a      	ldr	r2, [r7, #0]
 8008e18:	7812      	ldrb	r2, [r2, #0]
 8008e1a:	0151      	lsls	r1, r2, #5
 8008e1c:	693a      	ldr	r2, [r7, #16]
 8008e1e:	440a      	add	r2, r1
 8008e20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e24:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008e28:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	015a      	lsls	r2, r3, #5
 8008e30:	693b      	ldr	r3, [r7, #16]
 8008e32:	4413      	add	r3, r2
 8008e34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	683a      	ldr	r2, [r7, #0]
 8008e3c:	7812      	ldrb	r2, [r2, #0]
 8008e3e:	0151      	lsls	r1, r2, #5
 8008e40:	693a      	ldr	r2, [r7, #16]
 8008e42:	440a      	add	r2, r1
 8008e44:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e48:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008e4c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	3301      	adds	r3, #1
 8008e52:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d902      	bls.n	8008e64 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008e5e:	2301      	movs	r3, #1
 8008e60:	75fb      	strb	r3, [r7, #23]
          break;
 8008e62:	e056      	b.n	8008f12 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	781b      	ldrb	r3, [r3, #0]
 8008e68:	015a      	lsls	r2, r3, #5
 8008e6a:	693b      	ldr	r3, [r7, #16]
 8008e6c:	4413      	add	r3, r2
 8008e6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008e78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e7c:	d0e7      	beq.n	8008e4e <USB_EPStopXfer+0x82>
 8008e7e:	e048      	b.n	8008f12 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	781b      	ldrb	r3, [r3, #0]
 8008e84:	015a      	lsls	r2, r3, #5
 8008e86:	693b      	ldr	r3, [r7, #16]
 8008e88:	4413      	add	r3, r2
 8008e8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008e94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e98:	d13b      	bne.n	8008f12 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	781b      	ldrb	r3, [r3, #0]
 8008e9e:	015a      	lsls	r2, r3, #5
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	4413      	add	r3, r2
 8008ea4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	683a      	ldr	r2, [r7, #0]
 8008eac:	7812      	ldrb	r2, [r2, #0]
 8008eae:	0151      	lsls	r1, r2, #5
 8008eb0:	693a      	ldr	r2, [r7, #16]
 8008eb2:	440a      	add	r2, r1
 8008eb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008eb8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008ebc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	781b      	ldrb	r3, [r3, #0]
 8008ec2:	015a      	lsls	r2, r3, #5
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	4413      	add	r3, r2
 8008ec8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	683a      	ldr	r2, [r7, #0]
 8008ed0:	7812      	ldrb	r2, [r2, #0]
 8008ed2:	0151      	lsls	r1, r2, #5
 8008ed4:	693a      	ldr	r2, [r7, #16]
 8008ed6:	440a      	add	r2, r1
 8008ed8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008edc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008ee0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d902      	bls.n	8008ef8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	75fb      	strb	r3, [r7, #23]
          break;
 8008ef6:	e00c      	b.n	8008f12 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	781b      	ldrb	r3, [r3, #0]
 8008efc:	015a      	lsls	r2, r3, #5
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	4413      	add	r3, r2
 8008f02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008f0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f10:	d0e7      	beq.n	8008ee2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008f12:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	371c      	adds	r7, #28
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1e:	4770      	bx	lr

08008f20 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b089      	sub	sp, #36	@ 0x24
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	60f8      	str	r0, [r7, #12]
 8008f28:	60b9      	str	r1, [r7, #8]
 8008f2a:	4611      	mov	r1, r2
 8008f2c:	461a      	mov	r2, r3
 8008f2e:	460b      	mov	r3, r1
 8008f30:	71fb      	strb	r3, [r7, #7]
 8008f32:	4613      	mov	r3, r2
 8008f34:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008f3e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d123      	bne.n	8008f8e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008f46:	88bb      	ldrh	r3, [r7, #4]
 8008f48:	3303      	adds	r3, #3
 8008f4a:	089b      	lsrs	r3, r3, #2
 8008f4c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008f4e:	2300      	movs	r3, #0
 8008f50:	61bb      	str	r3, [r7, #24]
 8008f52:	e018      	b.n	8008f86 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008f54:	79fb      	ldrb	r3, [r7, #7]
 8008f56:	031a      	lsls	r2, r3, #12
 8008f58:	697b      	ldr	r3, [r7, #20]
 8008f5a:	4413      	add	r3, r2
 8008f5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008f60:	461a      	mov	r2, r3
 8008f62:	69fb      	ldr	r3, [r7, #28]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008f68:	69fb      	ldr	r3, [r7, #28]
 8008f6a:	3301      	adds	r3, #1
 8008f6c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008f6e:	69fb      	ldr	r3, [r7, #28]
 8008f70:	3301      	adds	r3, #1
 8008f72:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008f74:	69fb      	ldr	r3, [r7, #28]
 8008f76:	3301      	adds	r3, #1
 8008f78:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008f7a:	69fb      	ldr	r3, [r7, #28]
 8008f7c:	3301      	adds	r3, #1
 8008f7e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008f80:	69bb      	ldr	r3, [r7, #24]
 8008f82:	3301      	adds	r3, #1
 8008f84:	61bb      	str	r3, [r7, #24]
 8008f86:	69ba      	ldr	r2, [r7, #24]
 8008f88:	693b      	ldr	r3, [r7, #16]
 8008f8a:	429a      	cmp	r2, r3
 8008f8c:	d3e2      	bcc.n	8008f54 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008f8e:	2300      	movs	r3, #0
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3724      	adds	r7, #36	@ 0x24
 8008f94:	46bd      	mov	sp, r7
 8008f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9a:	4770      	bx	lr

08008f9c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b08b      	sub	sp, #44	@ 0x2c
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	60f8      	str	r0, [r7, #12]
 8008fa4:	60b9      	str	r1, [r7, #8]
 8008fa6:	4613      	mov	r3, r2
 8008fa8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008fb2:	88fb      	ldrh	r3, [r7, #6]
 8008fb4:	089b      	lsrs	r3, r3, #2
 8008fb6:	b29b      	uxth	r3, r3
 8008fb8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008fba:	88fb      	ldrh	r3, [r7, #6]
 8008fbc:	f003 0303 	and.w	r3, r3, #3
 8008fc0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	623b      	str	r3, [r7, #32]
 8008fc6:	e014      	b.n	8008ff2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008fc8:	69bb      	ldr	r3, [r7, #24]
 8008fca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008fce:	681a      	ldr	r2, [r3, #0]
 8008fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd2:	601a      	str	r2, [r3, #0]
    pDest++;
 8008fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd6:	3301      	adds	r3, #1
 8008fd8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fdc:	3301      	adds	r3, #1
 8008fde:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fe2:	3301      	adds	r3, #1
 8008fe4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fe8:	3301      	adds	r3, #1
 8008fea:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008fec:	6a3b      	ldr	r3, [r7, #32]
 8008fee:	3301      	adds	r3, #1
 8008ff0:	623b      	str	r3, [r7, #32]
 8008ff2:	6a3a      	ldr	r2, [r7, #32]
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d3e6      	bcc.n	8008fc8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008ffa:	8bfb      	ldrh	r3, [r7, #30]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d01e      	beq.n	800903e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009000:	2300      	movs	r3, #0
 8009002:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009004:	69bb      	ldr	r3, [r7, #24]
 8009006:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800900a:	461a      	mov	r2, r3
 800900c:	f107 0310 	add.w	r3, r7, #16
 8009010:	6812      	ldr	r2, [r2, #0]
 8009012:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009014:	693a      	ldr	r2, [r7, #16]
 8009016:	6a3b      	ldr	r3, [r7, #32]
 8009018:	b2db      	uxtb	r3, r3
 800901a:	00db      	lsls	r3, r3, #3
 800901c:	fa22 f303 	lsr.w	r3, r2, r3
 8009020:	b2da      	uxtb	r2, r3
 8009022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009024:	701a      	strb	r2, [r3, #0]
      i++;
 8009026:	6a3b      	ldr	r3, [r7, #32]
 8009028:	3301      	adds	r3, #1
 800902a:	623b      	str	r3, [r7, #32]
      pDest++;
 800902c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800902e:	3301      	adds	r3, #1
 8009030:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009032:	8bfb      	ldrh	r3, [r7, #30]
 8009034:	3b01      	subs	r3, #1
 8009036:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009038:	8bfb      	ldrh	r3, [r7, #30]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d1ea      	bne.n	8009014 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800903e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009040:	4618      	mov	r0, r3
 8009042:	372c      	adds	r7, #44	@ 0x2c
 8009044:	46bd      	mov	sp, r7
 8009046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904a:	4770      	bx	lr

0800904c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800904c:	b480      	push	{r7}
 800904e:	b085      	sub	sp, #20
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
 8009054:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	781b      	ldrb	r3, [r3, #0]
 800905e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	785b      	ldrb	r3, [r3, #1]
 8009064:	2b01      	cmp	r3, #1
 8009066:	d12c      	bne.n	80090c2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	015a      	lsls	r2, r3, #5
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	4413      	add	r3, r2
 8009070:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	2b00      	cmp	r3, #0
 8009078:	db12      	blt.n	80090a0 <USB_EPSetStall+0x54>
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d00f      	beq.n	80090a0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	015a      	lsls	r2, r3, #5
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	4413      	add	r3, r2
 8009088:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	68ba      	ldr	r2, [r7, #8]
 8009090:	0151      	lsls	r1, r2, #5
 8009092:	68fa      	ldr	r2, [r7, #12]
 8009094:	440a      	add	r2, r1
 8009096:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800909a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800909e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	015a      	lsls	r2, r3, #5
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	4413      	add	r3, r2
 80090a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	68ba      	ldr	r2, [r7, #8]
 80090b0:	0151      	lsls	r1, r2, #5
 80090b2:	68fa      	ldr	r2, [r7, #12]
 80090b4:	440a      	add	r2, r1
 80090b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80090be:	6013      	str	r3, [r2, #0]
 80090c0:	e02b      	b.n	800911a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	015a      	lsls	r2, r3, #5
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	4413      	add	r3, r2
 80090ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	db12      	blt.n	80090fa <USB_EPSetStall+0xae>
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d00f      	beq.n	80090fa <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80090da:	68bb      	ldr	r3, [r7, #8]
 80090dc:	015a      	lsls	r2, r3, #5
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	4413      	add	r3, r2
 80090e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	68ba      	ldr	r2, [r7, #8]
 80090ea:	0151      	lsls	r1, r2, #5
 80090ec:	68fa      	ldr	r2, [r7, #12]
 80090ee:	440a      	add	r2, r1
 80090f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090f4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80090f8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80090fa:	68bb      	ldr	r3, [r7, #8]
 80090fc:	015a      	lsls	r2, r3, #5
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	4413      	add	r3, r2
 8009102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	68ba      	ldr	r2, [r7, #8]
 800910a:	0151      	lsls	r1, r2, #5
 800910c:	68fa      	ldr	r2, [r7, #12]
 800910e:	440a      	add	r2, r1
 8009110:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009114:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009118:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800911a:	2300      	movs	r3, #0
}
 800911c:	4618      	mov	r0, r3
 800911e:	3714      	adds	r7, #20
 8009120:	46bd      	mov	sp, r7
 8009122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009126:	4770      	bx	lr

08009128 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009128:	b480      	push	{r7}
 800912a:	b085      	sub	sp, #20
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
 8009130:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	781b      	ldrb	r3, [r3, #0]
 800913a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	785b      	ldrb	r3, [r3, #1]
 8009140:	2b01      	cmp	r3, #1
 8009142:	d128      	bne.n	8009196 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	015a      	lsls	r2, r3, #5
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	4413      	add	r3, r2
 800914c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	68ba      	ldr	r2, [r7, #8]
 8009154:	0151      	lsls	r1, r2, #5
 8009156:	68fa      	ldr	r2, [r7, #12]
 8009158:	440a      	add	r2, r1
 800915a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800915e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009162:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	791b      	ldrb	r3, [r3, #4]
 8009168:	2b03      	cmp	r3, #3
 800916a:	d003      	beq.n	8009174 <USB_EPClearStall+0x4c>
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	791b      	ldrb	r3, [r3, #4]
 8009170:	2b02      	cmp	r3, #2
 8009172:	d138      	bne.n	80091e6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009174:	68bb      	ldr	r3, [r7, #8]
 8009176:	015a      	lsls	r2, r3, #5
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	4413      	add	r3, r2
 800917c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	68ba      	ldr	r2, [r7, #8]
 8009184:	0151      	lsls	r1, r2, #5
 8009186:	68fa      	ldr	r2, [r7, #12]
 8009188:	440a      	add	r2, r1
 800918a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800918e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009192:	6013      	str	r3, [r2, #0]
 8009194:	e027      	b.n	80091e6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	015a      	lsls	r2, r3, #5
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	4413      	add	r3, r2
 800919e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	68ba      	ldr	r2, [r7, #8]
 80091a6:	0151      	lsls	r1, r2, #5
 80091a8:	68fa      	ldr	r2, [r7, #12]
 80091aa:	440a      	add	r2, r1
 80091ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80091b0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80091b4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80091b6:	683b      	ldr	r3, [r7, #0]
 80091b8:	791b      	ldrb	r3, [r3, #4]
 80091ba:	2b03      	cmp	r3, #3
 80091bc:	d003      	beq.n	80091c6 <USB_EPClearStall+0x9e>
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	791b      	ldrb	r3, [r3, #4]
 80091c2:	2b02      	cmp	r3, #2
 80091c4:	d10f      	bne.n	80091e6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	015a      	lsls	r2, r3, #5
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	4413      	add	r3, r2
 80091ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	68ba      	ldr	r2, [r7, #8]
 80091d6:	0151      	lsls	r1, r2, #5
 80091d8:	68fa      	ldr	r2, [r7, #12]
 80091da:	440a      	add	r2, r1
 80091dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80091e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80091e4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80091e6:	2300      	movs	r3, #0
}
 80091e8:	4618      	mov	r0, r3
 80091ea:	3714      	adds	r7, #20
 80091ec:	46bd      	mov	sp, r7
 80091ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f2:	4770      	bx	lr

080091f4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80091f4:	b480      	push	{r7}
 80091f6:	b085      	sub	sp, #20
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
 80091fc:	460b      	mov	r3, r1
 80091fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	68fa      	ldr	r2, [r7, #12]
 800920e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009212:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009216:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800921e:	681a      	ldr	r2, [r3, #0]
 8009220:	78fb      	ldrb	r3, [r7, #3]
 8009222:	011b      	lsls	r3, r3, #4
 8009224:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009228:	68f9      	ldr	r1, [r7, #12]
 800922a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800922e:	4313      	orrs	r3, r2
 8009230:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009232:	2300      	movs	r3, #0
}
 8009234:	4618      	mov	r0, r3
 8009236:	3714      	adds	r7, #20
 8009238:	46bd      	mov	sp, r7
 800923a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923e:	4770      	bx	lr

08009240 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009240:	b480      	push	{r7}
 8009242:	b085      	sub	sp, #20
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	68fa      	ldr	r2, [r7, #12]
 8009256:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800925a:	f023 0303 	bic.w	r3, r3, #3
 800925e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009266:	685b      	ldr	r3, [r3, #4]
 8009268:	68fa      	ldr	r2, [r7, #12]
 800926a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800926e:	f023 0302 	bic.w	r3, r3, #2
 8009272:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009274:	2300      	movs	r3, #0
}
 8009276:	4618      	mov	r0, r3
 8009278:	3714      	adds	r7, #20
 800927a:	46bd      	mov	sp, r7
 800927c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009280:	4770      	bx	lr

08009282 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009282:	b480      	push	{r7}
 8009284:	b085      	sub	sp, #20
 8009286:	af00      	add	r7, sp, #0
 8009288:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	68fa      	ldr	r2, [r7, #12]
 8009298:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800929c:	f023 0303 	bic.w	r3, r3, #3
 80092a0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092a8:	685b      	ldr	r3, [r3, #4]
 80092aa:	68fa      	ldr	r2, [r7, #12]
 80092ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80092b0:	f043 0302 	orr.w	r3, r3, #2
 80092b4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80092b6:	2300      	movs	r3, #0
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	3714      	adds	r7, #20
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr

080092c4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b085      	sub	sp, #20
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	695b      	ldr	r3, [r3, #20]
 80092d0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	699b      	ldr	r3, [r3, #24]
 80092d6:	68fa      	ldr	r2, [r7, #12]
 80092d8:	4013      	ands	r3, r2
 80092da:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80092dc:	68fb      	ldr	r3, [r7, #12]
}
 80092de:	4618      	mov	r0, r3
 80092e0:	3714      	adds	r7, #20
 80092e2:	46bd      	mov	sp, r7
 80092e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e8:	4770      	bx	lr

080092ea <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80092ea:	b480      	push	{r7}
 80092ec:	b085      	sub	sp, #20
 80092ee:	af00      	add	r7, sp, #0
 80092f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092fc:	699b      	ldr	r3, [r3, #24]
 80092fe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009306:	69db      	ldr	r3, [r3, #28]
 8009308:	68ba      	ldr	r2, [r7, #8]
 800930a:	4013      	ands	r3, r2
 800930c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	0c1b      	lsrs	r3, r3, #16
}
 8009312:	4618      	mov	r0, r3
 8009314:	3714      	adds	r7, #20
 8009316:	46bd      	mov	sp, r7
 8009318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931c:	4770      	bx	lr

0800931e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800931e:	b480      	push	{r7}
 8009320:	b085      	sub	sp, #20
 8009322:	af00      	add	r7, sp, #0
 8009324:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009330:	699b      	ldr	r3, [r3, #24]
 8009332:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800933a:	69db      	ldr	r3, [r3, #28]
 800933c:	68ba      	ldr	r2, [r7, #8]
 800933e:	4013      	ands	r3, r2
 8009340:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	b29b      	uxth	r3, r3
}
 8009346:	4618      	mov	r0, r3
 8009348:	3714      	adds	r7, #20
 800934a:	46bd      	mov	sp, r7
 800934c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009350:	4770      	bx	lr

08009352 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009352:	b480      	push	{r7}
 8009354:	b085      	sub	sp, #20
 8009356:	af00      	add	r7, sp, #0
 8009358:	6078      	str	r0, [r7, #4]
 800935a:	460b      	mov	r3, r1
 800935c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009362:	78fb      	ldrb	r3, [r7, #3]
 8009364:	015a      	lsls	r2, r3, #5
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	4413      	add	r3, r2
 800936a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800936e:	689b      	ldr	r3, [r3, #8]
 8009370:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009378:	695b      	ldr	r3, [r3, #20]
 800937a:	68ba      	ldr	r2, [r7, #8]
 800937c:	4013      	ands	r3, r2
 800937e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009380:	68bb      	ldr	r3, [r7, #8]
}
 8009382:	4618      	mov	r0, r3
 8009384:	3714      	adds	r7, #20
 8009386:	46bd      	mov	sp, r7
 8009388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938c:	4770      	bx	lr

0800938e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800938e:	b480      	push	{r7}
 8009390:	b087      	sub	sp, #28
 8009392:	af00      	add	r7, sp, #0
 8009394:	6078      	str	r0, [r7, #4]
 8009396:	460b      	mov	r3, r1
 8009398:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800939e:	697b      	ldr	r3, [r7, #20]
 80093a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093a4:	691b      	ldr	r3, [r3, #16]
 80093a6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093b0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80093b2:	78fb      	ldrb	r3, [r7, #3]
 80093b4:	f003 030f 	and.w	r3, r3, #15
 80093b8:	68fa      	ldr	r2, [r7, #12]
 80093ba:	fa22 f303 	lsr.w	r3, r2, r3
 80093be:	01db      	lsls	r3, r3, #7
 80093c0:	b2db      	uxtb	r3, r3
 80093c2:	693a      	ldr	r2, [r7, #16]
 80093c4:	4313      	orrs	r3, r2
 80093c6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80093c8:	78fb      	ldrb	r3, [r7, #3]
 80093ca:	015a      	lsls	r2, r3, #5
 80093cc:	697b      	ldr	r3, [r7, #20]
 80093ce:	4413      	add	r3, r2
 80093d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093d4:	689b      	ldr	r3, [r3, #8]
 80093d6:	693a      	ldr	r2, [r7, #16]
 80093d8:	4013      	ands	r3, r2
 80093da:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80093dc:	68bb      	ldr	r3, [r7, #8]
}
 80093de:	4618      	mov	r0, r3
 80093e0:	371c      	adds	r7, #28
 80093e2:	46bd      	mov	sp, r7
 80093e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e8:	4770      	bx	lr

080093ea <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80093ea:	b480      	push	{r7}
 80093ec:	b083      	sub	sp, #12
 80093ee:	af00      	add	r7, sp, #0
 80093f0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	695b      	ldr	r3, [r3, #20]
 80093f6:	f003 0301 	and.w	r3, r3, #1
}
 80093fa:	4618      	mov	r0, r3
 80093fc:	370c      	adds	r7, #12
 80093fe:	46bd      	mov	sp, r7
 8009400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009404:	4770      	bx	lr

08009406 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009406:	b480      	push	{r7}
 8009408:	b085      	sub	sp, #20
 800940a:	af00      	add	r7, sp, #0
 800940c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	68fa      	ldr	r2, [r7, #12]
 800941c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009420:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009424:	f023 0307 	bic.w	r3, r3, #7
 8009428:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009430:	685b      	ldr	r3, [r3, #4]
 8009432:	68fa      	ldr	r2, [r7, #12]
 8009434:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009438:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800943c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800943e:	2300      	movs	r3, #0
}
 8009440:	4618      	mov	r0, r3
 8009442:	3714      	adds	r7, #20
 8009444:	46bd      	mov	sp, r7
 8009446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944a:	4770      	bx	lr

0800944c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800944c:	b480      	push	{r7}
 800944e:	b087      	sub	sp, #28
 8009450:	af00      	add	r7, sp, #0
 8009452:	60f8      	str	r0, [r7, #12]
 8009454:	460b      	mov	r3, r1
 8009456:	607a      	str	r2, [r7, #4]
 8009458:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	333c      	adds	r3, #60	@ 0x3c
 8009462:	3304      	adds	r3, #4
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	4a26      	ldr	r2, [pc, #152]	@ (8009504 <USB_EP0_OutStart+0xb8>)
 800946c:	4293      	cmp	r3, r2
 800946e:	d90a      	bls.n	8009486 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009470:	697b      	ldr	r3, [r7, #20]
 8009472:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800947c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009480:	d101      	bne.n	8009486 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009482:	2300      	movs	r3, #0
 8009484:	e037      	b.n	80094f6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800948c:	461a      	mov	r2, r3
 800948e:	2300      	movs	r3, #0
 8009490:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009492:	697b      	ldr	r3, [r7, #20]
 8009494:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009498:	691b      	ldr	r3, [r3, #16]
 800949a:	697a      	ldr	r2, [r7, #20]
 800949c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80094a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80094a6:	697b      	ldr	r3, [r7, #20]
 80094a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094ac:	691b      	ldr	r3, [r3, #16]
 80094ae:	697a      	ldr	r2, [r7, #20]
 80094b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094b4:	f043 0318 	orr.w	r3, r3, #24
 80094b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80094ba:	697b      	ldr	r3, [r7, #20]
 80094bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094c0:	691b      	ldr	r3, [r3, #16]
 80094c2:	697a      	ldr	r2, [r7, #20]
 80094c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094c8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80094cc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80094ce:	7afb      	ldrb	r3, [r7, #11]
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d10f      	bne.n	80094f4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80094d4:	697b      	ldr	r3, [r7, #20]
 80094d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094da:	461a      	mov	r2, r3
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80094e0:	697b      	ldr	r3, [r7, #20]
 80094e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	697a      	ldr	r2, [r7, #20]
 80094ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094ee:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80094f2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80094f4:	2300      	movs	r3, #0
}
 80094f6:	4618      	mov	r0, r3
 80094f8:	371c      	adds	r7, #28
 80094fa:	46bd      	mov	sp, r7
 80094fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009500:	4770      	bx	lr
 8009502:	bf00      	nop
 8009504:	4f54300a 	.word	0x4f54300a

08009508 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009508:	b480      	push	{r7}
 800950a:	b085      	sub	sp, #20
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009510:	2300      	movs	r3, #0
 8009512:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	3301      	adds	r3, #1
 8009518:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009520:	d901      	bls.n	8009526 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009522:	2303      	movs	r3, #3
 8009524:	e022      	b.n	800956c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	691b      	ldr	r3, [r3, #16]
 800952a:	2b00      	cmp	r3, #0
 800952c:	daf2      	bge.n	8009514 <USB_CoreReset+0xc>

  count = 10U;
 800952e:	230a      	movs	r3, #10
 8009530:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009532:	e002      	b.n	800953a <USB_CoreReset+0x32>
  {
    count--;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	3b01      	subs	r3, #1
 8009538:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d1f9      	bne.n	8009534 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	691b      	ldr	r3, [r3, #16]
 8009544:	f043 0201 	orr.w	r2, r3, #1
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	3301      	adds	r3, #1
 8009550:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009558:	d901      	bls.n	800955e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800955a:	2303      	movs	r3, #3
 800955c:	e006      	b.n	800956c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	691b      	ldr	r3, [r3, #16]
 8009562:	f003 0301 	and.w	r3, r3, #1
 8009566:	2b01      	cmp	r3, #1
 8009568:	d0f0      	beq.n	800954c <USB_CoreReset+0x44>

  return HAL_OK;
 800956a:	2300      	movs	r3, #0
}
 800956c:	4618      	mov	r0, r3
 800956e:	3714      	adds	r7, #20
 8009570:	46bd      	mov	sp, r7
 8009572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009576:	4770      	bx	lr

08009578 <USBD_AUDIO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b084      	sub	sp, #16
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
 8009580:	460b      	mov	r3, r1
 8009582:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_AUDIO_HandleTypeDef *haudio;

  /* Allocate Audio structure */
  haudio = (USBD_AUDIO_HandleTypeDef *)USBD_malloc(sizeof(USBD_AUDIO_HandleTypeDef));
 8009584:	f643 4050 	movw	r0, #15440	@ 0x3c50
 8009588:	f002 fb32 	bl	800bbf0 <USBD_static_malloc>
 800958c:	60f8      	str	r0, [r7, #12]

  if (haudio == NULL)
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d109      	bne.n	80095a8 <USBD_AUDIO_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	32b0      	adds	r2, #176	@ 0xb0
 800959e:	2100      	movs	r1, #0
 80095a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80095a4:	2302      	movs	r3, #2
 80095a6:	e07e      	b.n	80096a6 <USBD_AUDIO_Init+0x12e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)haudio;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	32b0      	adds	r2, #176	@ 0xb0
 80095b2:	68f9      	ldr	r1, [r7, #12]
 80095b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	32b0      	adds	r2, #176	@ 0xb0
 80095c2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	7c1b      	ldrb	r3, [r3, #16]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d10e      	bne.n	80095f2 <USBD_AUDIO_Init+0x7a>
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_HS_BINTERVAL;
 80095d4:	4b36      	ldr	r3, [pc, #216]	@ (80096b0 <USBD_AUDIO_Init+0x138>)
 80095d6:	781b      	ldrb	r3, [r3, #0]
 80095d8:	f003 020f 	and.w	r2, r3, #15
 80095dc:	6879      	ldr	r1, [r7, #4]
 80095de:	4613      	mov	r3, r2
 80095e0:	009b      	lsls	r3, r3, #2
 80095e2:	4413      	add	r3, r2
 80095e4:	009b      	lsls	r3, r3, #2
 80095e6:	440b      	add	r3, r1
 80095e8:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 80095ec:	2201      	movs	r2, #1
 80095ee:	601a      	str	r2, [r3, #0]
 80095f0:	e00d      	b.n	800960e <USBD_AUDIO_Init+0x96>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_FS_BINTERVAL;
 80095f2:	4b2f      	ldr	r3, [pc, #188]	@ (80096b0 <USBD_AUDIO_Init+0x138>)
 80095f4:	781b      	ldrb	r3, [r3, #0]
 80095f6:	f003 020f 	and.w	r2, r3, #15
 80095fa:	6879      	ldr	r1, [r7, #4]
 80095fc:	4613      	mov	r3, r2
 80095fe:	009b      	lsls	r3, r3, #2
 8009600:	4413      	add	r3, r2
 8009602:	009b      	lsls	r3, r3, #2
 8009604:	440b      	add	r3, r1
 8009606:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 800960a:	2201      	movs	r2, #1
 800960c:	601a      	str	r2, [r3, #0]
  }

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, AUDIOOutEpAdd, USBD_EP_TYPE_ISOC, AUDIO_OUT_PACKET);
 800960e:	4b28      	ldr	r3, [pc, #160]	@ (80096b0 <USBD_AUDIO_Init+0x138>)
 8009610:	7819      	ldrb	r1, [r3, #0]
 8009612:	23c0      	movs	r3, #192	@ 0xc0
 8009614:	2201      	movs	r2, #1
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f002 f9c7 	bl	800b9aa <USBD_LL_OpenEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 1U;
 800961c:	4b24      	ldr	r3, [pc, #144]	@ (80096b0 <USBD_AUDIO_Init+0x138>)
 800961e:	781b      	ldrb	r3, [r3, #0]
 8009620:	f003 020f 	and.w	r2, r3, #15
 8009624:	6879      	ldr	r1, [r7, #4]
 8009626:	4613      	mov	r3, r2
 8009628:	009b      	lsls	r3, r3, #2
 800962a:	4413      	add	r3, r2
 800962c:	009b      	lsls	r3, r3, #2
 800962e:	440b      	add	r3, r1
 8009630:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009634:	2201      	movs	r2, #1
 8009636:	701a      	strb	r2, [r3, #0]

  haudio->alt_setting = 0U;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	2200      	movs	r2, #0
 800963c:	601a      	str	r2, [r3, #0]
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009644:	2203      	movs	r2, #3
 8009646:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
  haudio->wr_ptr = 0U;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009650:	2200      	movs	r2, #0
 8009652:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08
  haudio->rd_ptr = 0U;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800965c:	2200      	movs	r2, #0
 800965e:	f8a3 2c06 	strh.w	r2, [r3, #3078]	@ 0xc06
  haudio->rd_enable = 0U;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009668:	2200      	movs	r2, #0
 800966a:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05

  /* Initialize the Audio output Hardware layer */
  if (((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init(USBD_AUDIO_FREQ,
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009674:	687a      	ldr	r2, [r7, #4]
 8009676:	33b0      	adds	r3, #176	@ 0xb0
 8009678:	009b      	lsls	r3, r3, #2
 800967a:	4413      	add	r3, r2
 800967c:	685b      	ldr	r3, [r3, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	2200      	movs	r2, #0
 8009682:	2146      	movs	r1, #70	@ 0x46
 8009684:	f64b 3080 	movw	r0, #48000	@ 0xbb80
 8009688:	4798      	blx	r3
 800968a:	4603      	mov	r3, r0
 800968c:	2b00      	cmp	r3, #0
 800968e:	d001      	beq.n	8009694 <USBD_AUDIO_Init+0x11c>
                                                                      AUDIO_DEFAULT_VOLUME,
                                                                      0U) != 0U)
  {
    return (uint8_t)USBD_FAIL;
 8009690:	2303      	movs	r3, #3
 8009692:	e008      	b.n	80096a6 <USBD_AUDIO_Init+0x12e>
  }

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd, haudio->buffer,
 8009694:	4b06      	ldr	r3, [pc, #24]	@ (80096b0 <USBD_AUDIO_Init+0x138>)
 8009696:	7819      	ldrb	r1, [r3, #0]
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	1d1a      	adds	r2, r3, #4
 800969c:	23c0      	movs	r3, #192	@ 0xc0
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f002 fa72 	bl	800bb88 <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 80096a4:	2300      	movs	r3, #0
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3710      	adds	r7, #16
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}
 80096ae:	bf00      	nop
 80096b0:	200000fa 	.word	0x200000fa

080096b4 <USBD_AUDIO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b082      	sub	sp, #8
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
 80096bc:	460b      	mov	r3, r1
 80096be:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Open EP OUT */
  (void)USBD_LL_CloseEP(pdev, AUDIOOutEpAdd);
 80096c0:	4b28      	ldr	r3, [pc, #160]	@ (8009764 <USBD_AUDIO_DeInit+0xb0>)
 80096c2:	781b      	ldrb	r3, [r3, #0]
 80096c4:	4619      	mov	r1, r3
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	f002 f995 	bl	800b9f6 <USBD_LL_CloseEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 0U;
 80096cc:	4b25      	ldr	r3, [pc, #148]	@ (8009764 <USBD_AUDIO_DeInit+0xb0>)
 80096ce:	781b      	ldrb	r3, [r3, #0]
 80096d0:	f003 020f 	and.w	r2, r3, #15
 80096d4:	6879      	ldr	r1, [r7, #4]
 80096d6:	4613      	mov	r3, r2
 80096d8:	009b      	lsls	r3, r3, #2
 80096da:	4413      	add	r3, r2
 80096dc:	009b      	lsls	r3, r3, #2
 80096de:	440b      	add	r3, r1
 80096e0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80096e4:	2200      	movs	r2, #0
 80096e6:	701a      	strb	r2, [r3, #0]
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = 0U;
 80096e8:	4b1e      	ldr	r3, [pc, #120]	@ (8009764 <USBD_AUDIO_DeInit+0xb0>)
 80096ea:	781b      	ldrb	r3, [r3, #0]
 80096ec:	f003 020f 	and.w	r2, r3, #15
 80096f0:	6879      	ldr	r1, [r7, #4]
 80096f2:	4613      	mov	r3, r2
 80096f4:	009b      	lsls	r3, r3, #2
 80096f6:	4413      	add	r3, r2
 80096f8:	009b      	lsls	r3, r3, #2
 80096fa:	440b      	add	r3, r1
 80096fc:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8009700:	2200      	movs	r2, #0
 8009702:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	32b0      	adds	r2, #176	@ 0xb0
 800970e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d020      	beq.n	8009758 <USBD_AUDIO_DeInit+0xa4>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit(0U);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800971c:	687a      	ldr	r2, [r7, #4]
 800971e:	33b0      	adds	r3, #176	@ 0xb0
 8009720:	009b      	lsls	r3, r3, #2
 8009722:	4413      	add	r3, r2
 8009724:	685b      	ldr	r3, [r3, #4]
 8009726:	685b      	ldr	r3, [r3, #4]
 8009728:	2000      	movs	r0, #0
 800972a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	32b0      	adds	r2, #176	@ 0xb0
 8009736:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800973a:	4618      	mov	r0, r3
 800973c:	f002 fa66 	bl	800bc0c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	32b0      	adds	r2, #176	@ 0xb0
 800974a:	2100      	movs	r1, #0
 800974c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2200      	movs	r2, #0
 8009754:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009758:	2300      	movs	r3, #0
}
 800975a:	4618      	mov	r0, r3
 800975c:	3708      	adds	r7, #8
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}
 8009762:	bf00      	nop
 8009764:	200000fa 	.word	0x200000fa

08009768 <USBD_AUDIO_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_AUDIO_Setup(USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b086      	sub	sp, #24
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
 8009770:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 8009772:	2300      	movs	r3, #0
 8009774:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 8009776:	2300      	movs	r3, #0
 8009778:	75fb      	strb	r3, [r7, #23]

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	32b0      	adds	r2, #176	@ 0xb0
 8009784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009788:	613b      	str	r3, [r7, #16]

  if (haudio == NULL)
 800978a:	693b      	ldr	r3, [r7, #16]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d101      	bne.n	8009794 <USBD_AUDIO_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8009790:	2303      	movs	r3, #3
 8009792:	e0c1      	b.n	8009918 <USBD_AUDIO_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	781b      	ldrb	r3, [r3, #0]
 8009798:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800979c:	2b00      	cmp	r3, #0
 800979e:	d01a      	beq.n	80097d6 <USBD_AUDIO_Setup+0x6e>
 80097a0:	2b20      	cmp	r3, #32
 80097a2:	f040 80b1 	bne.w	8009908 <USBD_AUDIO_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	785b      	ldrb	r3, [r3, #1]
 80097aa:	2b01      	cmp	r3, #1
 80097ac:	d006      	beq.n	80097bc <USBD_AUDIO_Setup+0x54>
 80097ae:	2b81      	cmp	r3, #129	@ 0x81
 80097b0:	d109      	bne.n	80097c6 <USBD_AUDIO_Setup+0x5e>
      {
        case AUDIO_REQ_GET_CUR:
          AUDIO_REQ_GetCurrent(pdev, req);
 80097b2:	6839      	ldr	r1, [r7, #0]
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f000 f9f5 	bl	8009ba4 <AUDIO_REQ_GetCurrent>
          break;
 80097ba:	e00b      	b.n	80097d4 <USBD_AUDIO_Setup+0x6c>

        case AUDIO_REQ_SET_CUR:
          AUDIO_REQ_SetCurrent(pdev, req);
 80097bc:	6839      	ldr	r1, [r7, #0]
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f000 fa1c 	bl	8009bfc <AUDIO_REQ_SetCurrent>
          break;
 80097c4:	e006      	b.n	80097d4 <USBD_AUDIO_Setup+0x6c>

        default:
          USBD_CtlError(pdev, req);
 80097c6:	6839      	ldr	r1, [r7, #0]
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f001 fc9a 	bl	800b102 <USBD_CtlError>
          ret = USBD_FAIL;
 80097ce:	2303      	movs	r3, #3
 80097d0:	75fb      	strb	r3, [r7, #23]
          break;
 80097d2:	bf00      	nop
      }
      break;
 80097d4:	e09f      	b.n	8009916 <USBD_AUDIO_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	785b      	ldrb	r3, [r3, #1]
 80097da:	2b0b      	cmp	r3, #11
 80097dc:	f200 8089 	bhi.w	80098f2 <USBD_AUDIO_Setup+0x18a>
 80097e0:	a201      	add	r2, pc, #4	@ (adr r2, 80097e8 <USBD_AUDIO_Setup+0x80>)
 80097e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097e6:	bf00      	nop
 80097e8:	08009819 	.word	0x08009819
 80097ec:	08009901 	.word	0x08009901
 80097f0:	080098f3 	.word	0x080098f3
 80097f4:	080098f3 	.word	0x080098f3
 80097f8:	080098f3 	.word	0x080098f3
 80097fc:	080098f3 	.word	0x080098f3
 8009800:	08009843 	.word	0x08009843
 8009804:	080098f3 	.word	0x080098f3
 8009808:	080098f3 	.word	0x080098f3
 800980c:	080098f3 	.word	0x080098f3
 8009810:	0800988b 	.word	0x0800988b
 8009814:	080098b3 	.word	0x080098b3
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800981e:	b2db      	uxtb	r3, r3
 8009820:	2b03      	cmp	r3, #3
 8009822:	d107      	bne.n	8009834 <USBD_AUDIO_Setup+0xcc>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009824:	f107 0308 	add.w	r3, r7, #8
 8009828:	2202      	movs	r2, #2
 800982a:	4619      	mov	r1, r3
 800982c:	6878      	ldr	r0, [r7, #4]
 800982e:	f001 fce5 	bl	800b1fc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009832:	e068      	b.n	8009906 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009834:	6839      	ldr	r1, [r7, #0]
 8009836:	6878      	ldr	r0, [r7, #4]
 8009838:	f001 fc63 	bl	800b102 <USBD_CtlError>
            ret = USBD_FAIL;
 800983c:	2303      	movs	r3, #3
 800983e:	75fb      	strb	r3, [r7, #23]
          break;
 8009840:	e061      	b.n	8009906 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	885b      	ldrh	r3, [r3, #2]
 8009846:	0a1b      	lsrs	r3, r3, #8
 8009848:	b29b      	uxth	r3, r3
 800984a:	2b21      	cmp	r3, #33	@ 0x21
 800984c:	d15a      	bne.n	8009904 <USBD_AUDIO_Setup+0x19c>
          {
            pbuf = (uint8_t *)USBD_AUDIO_GetAudioHeaderDesc(pdev->pConfDesc);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8009854:	4618      	mov	r0, r3
 8009856:	f000 fa3f 	bl	8009cd8 <USBD_AUDIO_GetAudioHeaderDesc>
 800985a:	60f8      	str	r0, [r7, #12]
            if (pbuf != NULL)
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d00c      	beq.n	800987c <USBD_AUDIO_Setup+0x114>
            {
              len = MIN(USB_AUDIO_DESC_SIZ, req->wLength);
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	88db      	ldrh	r3, [r3, #6]
 8009866:	2b09      	cmp	r3, #9
 8009868:	bf28      	it	cs
 800986a:	2309      	movcs	r3, #9
 800986c:	817b      	strh	r3, [r7, #10]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 800986e:	897b      	ldrh	r3, [r7, #10]
 8009870:	461a      	mov	r2, r3
 8009872:	68f9      	ldr	r1, [r7, #12]
 8009874:	6878      	ldr	r0, [r7, #4]
 8009876:	f001 fcc1 	bl	800b1fc <USBD_CtlSendData>
            {
              USBD_CtlError(pdev, req);
              ret = USBD_FAIL;
            }
          }
          break;
 800987a:	e043      	b.n	8009904 <USBD_AUDIO_Setup+0x19c>
              USBD_CtlError(pdev, req);
 800987c:	6839      	ldr	r1, [r7, #0]
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f001 fc3f 	bl	800b102 <USBD_CtlError>
              ret = USBD_FAIL;
 8009884:	2303      	movs	r3, #3
 8009886:	75fb      	strb	r3, [r7, #23]
          break;
 8009888:	e03c      	b.n	8009904 <USBD_AUDIO_Setup+0x19c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009890:	b2db      	uxtb	r3, r3
 8009892:	2b03      	cmp	r3, #3
 8009894:	d106      	bne.n	80098a4 <USBD_AUDIO_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&haudio->alt_setting, 1U);
 8009896:	693b      	ldr	r3, [r7, #16]
 8009898:	2201      	movs	r2, #1
 800989a:	4619      	mov	r1, r3
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f001 fcad 	bl	800b1fc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80098a2:	e030      	b.n	8009906 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80098a4:	6839      	ldr	r1, [r7, #0]
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f001 fc2b 	bl	800b102 <USBD_CtlError>
            ret = USBD_FAIL;
 80098ac:	2303      	movs	r3, #3
 80098ae:	75fb      	strb	r3, [r7, #23]
          break;
 80098b0:	e029      	b.n	8009906 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098b8:	b2db      	uxtb	r3, r3
 80098ba:	2b03      	cmp	r3, #3
 80098bc:	d112      	bne.n	80098e4 <USBD_AUDIO_Setup+0x17c>
          {
            if ((uint8_t)(req->wValue) <= USBD_MAX_NUM_INTERFACES)
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	885b      	ldrh	r3, [r3, #2]
 80098c2:	b2db      	uxtb	r3, r3
 80098c4:	2b01      	cmp	r3, #1
 80098c6:	d806      	bhi.n	80098d6 <USBD_AUDIO_Setup+0x16e>
            {
              haudio->alt_setting = (uint8_t)(req->wValue);
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	885b      	ldrh	r3, [r3, #2]
 80098cc:	b2db      	uxtb	r3, r3
 80098ce:	461a      	mov	r2, r3
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	601a      	str	r2, [r3, #0]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80098d4:	e017      	b.n	8009906 <USBD_AUDIO_Setup+0x19e>
              USBD_CtlError(pdev, req);
 80098d6:	6839      	ldr	r1, [r7, #0]
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	f001 fc12 	bl	800b102 <USBD_CtlError>
              ret = USBD_FAIL;
 80098de:	2303      	movs	r3, #3
 80098e0:	75fb      	strb	r3, [r7, #23]
          break;
 80098e2:	e010      	b.n	8009906 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80098e4:	6839      	ldr	r1, [r7, #0]
 80098e6:	6878      	ldr	r0, [r7, #4]
 80098e8:	f001 fc0b 	bl	800b102 <USBD_CtlError>
            ret = USBD_FAIL;
 80098ec:	2303      	movs	r3, #3
 80098ee:	75fb      	strb	r3, [r7, #23]
          break;
 80098f0:	e009      	b.n	8009906 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80098f2:	6839      	ldr	r1, [r7, #0]
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f001 fc04 	bl	800b102 <USBD_CtlError>
          ret = USBD_FAIL;
 80098fa:	2303      	movs	r3, #3
 80098fc:	75fb      	strb	r3, [r7, #23]
          break;
 80098fe:	e002      	b.n	8009906 <USBD_AUDIO_Setup+0x19e>
          break;
 8009900:	bf00      	nop
 8009902:	e008      	b.n	8009916 <USBD_AUDIO_Setup+0x1ae>
          break;
 8009904:	bf00      	nop
      }
      break;
 8009906:	e006      	b.n	8009916 <USBD_AUDIO_Setup+0x1ae>
    default:
      USBD_CtlError(pdev, req);
 8009908:	6839      	ldr	r1, [r7, #0]
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f001 fbf9 	bl	800b102 <USBD_CtlError>
      ret = USBD_FAIL;
 8009910:	2303      	movs	r3, #3
 8009912:	75fb      	strb	r3, [r7, #23]
      break;
 8009914:	bf00      	nop
  }

  return (uint8_t)ret;
 8009916:	7dfb      	ldrb	r3, [r7, #23]
}
 8009918:	4618      	mov	r0, r3
 800991a:	3718      	adds	r7, #24
 800991c:	46bd      	mov	sp, r7
 800991e:	bd80      	pop	{r7, pc}

08009920 <USBD_AUDIO_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetCfgDesc(uint16_t *length)
{
 8009920:	b480      	push	{r7}
 8009922:	b083      	sub	sp, #12
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_CfgDesc);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	226d      	movs	r2, #109	@ 0x6d
 800992c:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_CfgDesc;
 800992e:	4b03      	ldr	r3, [pc, #12]	@ (800993c <USBD_AUDIO_GetCfgDesc+0x1c>)
}
 8009930:	4618      	mov	r0, r3
 8009932:	370c      	adds	r7, #12
 8009934:	46bd      	mov	sp, r7
 8009936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993a:	4770      	bx	lr
 800993c:	20000080 	.word	0x20000080

08009940 <USBD_AUDIO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009940:	b480      	push	{r7}
 8009942:	b083      	sub	sp, #12
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
 8009948:	460b      	mov	r3, r1
 800994a:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  /* Only OUT data are processed */
  return (uint8_t)USBD_OK;
 800994c:	2300      	movs	r3, #0
}
 800994e:	4618      	mov	r0, r3
 8009950:	370c      	adds	r7, #12
 8009952:	46bd      	mov	sp, r7
 8009954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009958:	4770      	bx	lr

0800995a <USBD_AUDIO_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800995a:	b580      	push	{r7, lr}
 800995c:	b084      	sub	sp, #16
 800995e:	af00      	add	r7, sp, #0
 8009960:	6078      	str	r0, [r7, #4]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	32b0      	adds	r2, #176	@ 0xb0
 800996c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009970:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d101      	bne.n	800997c <USBD_AUDIO_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009978:	2303      	movs	r3, #3
 800997a:	e02a      	b.n	80099d2 <USBD_AUDIO_EP0_RxReady+0x78>
  }

  if (haudio->control.cmd == AUDIO_REQ_SET_CUR)
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009982:	f893 3c0a 	ldrb.w	r3, [r3, #3082]	@ 0xc0a
 8009986:	2b01      	cmp	r3, #1
 8009988:	d122      	bne.n	80099d0 <USBD_AUDIO_EP0_RxReady+0x76>
  {
    /* In this driver, to simplify code, only SET_CUR request is managed */

    if (haudio->control.unit == AUDIO_OUT_STREAMING_CTRL)
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009990:	f893 3c4c 	ldrb.w	r3, [r3, #3148]	@ 0xc4c
 8009994:	2b02      	cmp	r3, #2
 8009996:	d11b      	bne.n	80099d0 <USBD_AUDIO_EP0_RxReady+0x76>
    {
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->MuteCtl(haudio->control.data[0]);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800999e:	687a      	ldr	r2, [r7, #4]
 80099a0:	33b0      	adds	r3, #176	@ 0xb0
 80099a2:	009b      	lsls	r3, r3, #2
 80099a4:	4413      	add	r3, r2
 80099a6:	685b      	ldr	r3, [r3, #4]
 80099a8:	691b      	ldr	r3, [r3, #16]
 80099aa:	68fa      	ldr	r2, [r7, #12]
 80099ac:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 80099b0:	f892 2c0b 	ldrb.w	r2, [r2, #3083]	@ 0xc0b
 80099b4:	4610      	mov	r0, r2
 80099b6:	4798      	blx	r3
      haudio->control.cmd = 0U;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80099be:	2200      	movs	r2, #0
 80099c0:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
      haudio->control.len = 0U;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80099ca:	2200      	movs	r2, #0
 80099cc:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    }
  }

  return (uint8_t)USBD_OK;
 80099d0:	2300      	movs	r3, #0
}
 80099d2:	4618      	mov	r0, r3
 80099d4:	3710      	adds	r7, #16
 80099d6:	46bd      	mov	sp, r7
 80099d8:	bd80      	pop	{r7, pc}

080099da <USBD_AUDIO_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 80099da:	b480      	push	{r7}
 80099dc:	b083      	sub	sp, #12
 80099de:	af00      	add	r7, sp, #0
 80099e0:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  /* Only OUT control data are processed */
  return (uint8_t)USBD_OK;
 80099e2:	2300      	movs	r3, #0
}
 80099e4:	4618      	mov	r0, r3
 80099e6:	370c      	adds	r7, #12
 80099e8:	46bd      	mov	sp, r7
 80099ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ee:	4770      	bx	lr

080099f0 <USBD_AUDIO_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_SOF(USBD_HandleTypeDef *pdev)
{
 80099f0:	b480      	push	{r7}
 80099f2:	b083      	sub	sp, #12
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 80099f8:	2300      	movs	r3, #0
}
 80099fa:	4618      	mov	r0, r3
 80099fc:	370c      	adds	r7, #12
 80099fe:	46bd      	mov	sp, r7
 8009a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a04:	4770      	bx	lr

08009a06 <USBD_AUDIO_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009a06:	b480      	push	{r7}
 8009a08:	b083      	sub	sp, #12
 8009a0a:	af00      	add	r7, sp, #0
 8009a0c:	6078      	str	r0, [r7, #4]
 8009a0e:	460b      	mov	r3, r1
 8009a10:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  return (uint8_t)USBD_OK;
 8009a12:	2300      	movs	r3, #0
}
 8009a14:	4618      	mov	r0, r3
 8009a16:	370c      	adds	r7, #12
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1e:	4770      	bx	lr

08009a20 <USBD_AUDIO_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b084      	sub	sp, #16
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
 8009a28:	460b      	mov	r3, r1
 8009a2a:	70fb      	strb	r3, [r7, #3]
  USBD_AUDIO_HandleTypeDef *haudio;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	32b0      	adds	r2, #176	@ 0xb0
 8009a36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d101      	bne.n	8009a42 <USBD_AUDIO_IsoOutIncomplete+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009a3e:	2303      	movs	r3, #3
 8009a40:	e016      	b.n	8009a70 <USBD_AUDIO_IsoOutIncomplete+0x50>
  }

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	32b0      	adds	r2, #176	@ 0xb0
 8009a4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a50:	60fb      	str	r3, [r7, #12]

  /* Prepare Out endpoint to receive next audio packet */
  (void)USBD_LL_PrepareReceive(pdev, epnum,
                               &haudio->buffer[haudio->wr_ptr],
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009a58:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8009a5c:	461a      	mov	r2, r3
  (void)USBD_LL_PrepareReceive(pdev, epnum,
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	4413      	add	r3, r2
 8009a62:	1d1a      	adds	r2, r3, #4
 8009a64:	78f9      	ldrb	r1, [r7, #3]
 8009a66:	23c0      	movs	r3, #192	@ 0xc0
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f002 f88d 	bl	800bb88 <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 8009a6e:	2300      	movs	r3, #0
}
 8009a70:	4618      	mov	r0, r3
 8009a72:	3710      	adds	r7, #16
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bd80      	pop	{r7, pc}

08009a78 <USBD_AUDIO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b084      	sub	sp, #16
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
 8009a80:	460b      	mov	r3, r1
 8009a82:	70fb      	strb	r3, [r7, #3]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	32b0      	adds	r2, #176	@ 0xb0
 8009a8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a92:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d101      	bne.n	8009a9e <USBD_AUDIO_DataOut+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009a9a:	2303      	movs	r3, #3
 8009a9c:	e07c      	b.n	8009b98 <USBD_AUDIO_DataOut+0x120>
  }

  if (epnum == AUDIOOutEpAdd)
 8009a9e:	4b40      	ldr	r3, [pc, #256]	@ (8009ba0 <USBD_AUDIO_DataOut+0x128>)
 8009aa0:	781b      	ldrb	r3, [r3, #0]
 8009aa2:	78fa      	ldrb	r2, [r7, #3]
 8009aa4:	429a      	cmp	r2, r3
 8009aa6:	d176      	bne.n	8009b96 <USBD_AUDIO_DataOut+0x11e>
  {
    /* Get received data packet length */
    PacketSize = (uint16_t)USBD_LL_GetRxDataSize(pdev, epnum);
 8009aa8:	78fb      	ldrb	r3, [r7, #3]
 8009aaa:	4619      	mov	r1, r3
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	f002 f88c 	bl	800bbca <USBD_LL_GetRxDataSize>
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	817b      	strh	r3, [r7, #10]

    /* Packet received Callback */
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->PeriodicTC(&haudio->buffer[haudio->wr_ptr],
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009abc:	687a      	ldr	r2, [r7, #4]
 8009abe:	33b0      	adds	r3, #176	@ 0xb0
 8009ac0:	009b      	lsls	r3, r3, #2
 8009ac2:	4413      	add	r3, r2
 8009ac4:	685b      	ldr	r3, [r3, #4]
 8009ac6:	695b      	ldr	r3, [r3, #20]
 8009ac8:	68fa      	ldr	r2, [r7, #12]
 8009aca:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 8009ace:	f8b2 2c08 	ldrh.w	r2, [r2, #3080]	@ 0xc08
 8009ad2:	4611      	mov	r1, r2
 8009ad4:	68fa      	ldr	r2, [r7, #12]
 8009ad6:	440a      	add	r2, r1
 8009ad8:	1d10      	adds	r0, r2, #4
 8009ada:	8979      	ldrh	r1, [r7, #10]
 8009adc:	2201      	movs	r2, #1
 8009ade:	4798      	blx	r3
                                                                          PacketSize, AUDIO_OUT_TC);

    /* Increment the Buffer pointer or roll it back when all buffers are full */
    haudio->wr_ptr += PacketSize;
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009ae6:	f8b3 2c08 	ldrh.w	r2, [r3, #3080]	@ 0xc08
 8009aea:	897b      	ldrh	r3, [r7, #10]
 8009aec:	4413      	add	r3, r2
 8009aee:	b29a      	uxth	r2, r3
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009af6:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

    if (haudio->wr_ptr >= AUDIO_TOTAL_BUF_SIZE)
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b00:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8009b04:	f5b3 5f70 	cmp.w	r3, #15360	@ 0x3c00
 8009b08:	d321      	bcc.n	8009b4e <USBD_AUDIO_DataOut+0xd6>
    {
      /* All buffers are full: roll back */
      haudio->wr_ptr = 0U;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b10:	2200      	movs	r2, #0
 8009b12:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b1c:	f893 3c04 	ldrb.w	r3, [r3, #3076]	@ 0xc04
 8009b20:	2b03      	cmp	r3, #3
 8009b22:	d114      	bne.n	8009b4e <USBD_AUDIO_DataOut+0xd6>
      {
        ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009b2a:	687a      	ldr	r2, [r7, #4]
 8009b2c:	33b0      	adds	r3, #176	@ 0xb0
 8009b2e:	009b      	lsls	r3, r3, #2
 8009b30:	4413      	add	r3, r2
 8009b32:	685b      	ldr	r3, [r3, #4]
 8009b34:	689b      	ldr	r3, [r3, #8]
 8009b36:	68fa      	ldr	r2, [r7, #12]
 8009b38:	1d10      	adds	r0, r2, #4
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 8009b40:	4798      	blx	r3
                                                                            AUDIO_TOTAL_BUF_SIZE / 2U,
                                                                            AUDIO_CMD_START);
        haudio->offset = AUDIO_OFFSET_NONE;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b48:	2200      	movs	r2, #0
 8009b4a:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
      }
    }

    if (haudio->rd_enable == 0U)
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b54:	f893 3c05 	ldrb.w	r3, [r3, #3077]	@ 0xc05
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d10d      	bne.n	8009b78 <USBD_AUDIO_DataOut+0x100>
    {
      if (haudio->wr_ptr == (AUDIO_TOTAL_BUF_SIZE / 2U))
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b62:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8009b66:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 8009b6a:	d105      	bne.n	8009b78 <USBD_AUDIO_DataOut+0x100>
      {
        haudio->rd_enable = 1U;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b72:	2201      	movs	r2, #1
 8009b74:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05
      }
    }

    /* Prepare Out endpoint to receive next audio packet */
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 8009b78:	4b09      	ldr	r3, [pc, #36]	@ (8009ba0 <USBD_AUDIO_DataOut+0x128>)
 8009b7a:	7819      	ldrb	r1, [r3, #0]
                                 &haudio->buffer[haudio->wr_ptr],
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b82:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8009b86:	461a      	mov	r2, r3
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	4413      	add	r3, r2
 8009b8c:	1d1a      	adds	r2, r3, #4
 8009b8e:	23c0      	movs	r3, #192	@ 0xc0
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f001 fff9 	bl	800bb88 <USBD_LL_PrepareReceive>
                                 AUDIO_OUT_PACKET);
  }

  return (uint8_t)USBD_OK;
 8009b96:	2300      	movs	r3, #0
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	3710      	adds	r7, #16
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}
 8009ba0:	200000fa 	.word	0x200000fa

08009ba4 <AUDIO_REQ_GetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_GetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b084      	sub	sp, #16
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	32b0      	adds	r2, #176	@ 0xb0
 8009bb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bbc:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d017      	beq.n	8009bf4 <AUDIO_REQ_GetCurrent+0x50>
  {
    return;
  }

  (void)USBD_memset(haudio->control.data, 0, USB_MAX_EP0_SIZE);
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 8009bca:	330b      	adds	r3, #11
 8009bcc:	2240      	movs	r2, #64	@ 0x40
 8009bce:	2100      	movs	r1, #0
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	f002 f851 	bl	800bc78 <memset>

  /* Send the current mute state */
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 8009bdc:	330b      	adds	r3, #11
                         MIN(req->wLength, USB_MAX_EP0_SIZE));
 8009bde:	683a      	ldr	r2, [r7, #0]
 8009be0:	88d2      	ldrh	r2, [r2, #6]
 8009be2:	2a40      	cmp	r2, #64	@ 0x40
 8009be4:	bf28      	it	cs
 8009be6:	2240      	movcs	r2, #64	@ 0x40
 8009be8:	b292      	uxth	r2, r2
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 8009bea:	4619      	mov	r1, r3
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f001 fb05 	bl	800b1fc <USBD_CtlSendData>
 8009bf2:	e000      	b.n	8009bf6 <AUDIO_REQ_GetCurrent+0x52>
    return;
 8009bf4:	bf00      	nop
}
 8009bf6:	3710      	adds	r7, #16
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}

08009bfc <AUDIO_REQ_SetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_SetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b084      	sub	sp, #16
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
 8009c04:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	32b0      	adds	r2, #176	@ 0xb0
 8009c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c14:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d02f      	beq.n	8009c7c <AUDIO_REQ_SetCurrent+0x80>
  {
    return;
  }

  if (req->wLength != 0U)
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	88db      	ldrh	r3, [r3, #6]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d02c      	beq.n	8009c7e <AUDIO_REQ_SetCurrent+0x82>
  {
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009c2a:	2201      	movs	r2, #1
 8009c2c:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
    haudio->control.len = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);  /* Set the request data length */
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	88db      	ldrh	r3, [r3, #6]
 8009c34:	2b3f      	cmp	r3, #63	@ 0x3f
 8009c36:	d803      	bhi.n	8009c40 <AUDIO_REQ_SetCurrent+0x44>
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	88db      	ldrh	r3, [r3, #6]
 8009c3c:	b2da      	uxtb	r2, r3
 8009c3e:	e000      	b.n	8009c42 <AUDIO_REQ_SetCurrent+0x46>
 8009c40:	2240      	movs	r2, #64	@ 0x40
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009c48:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	889b      	ldrh	r3, [r3, #4]
 8009c50:	0a1b      	lsrs	r3, r3, #8
 8009c52:	b29b      	uxth	r3, r3
 8009c54:	b2da      	uxtb	r2, r3
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009c5c:	f883 2c4c 	strb.w	r2, [r3, #3148]	@ 0xc4c

    /* Prepare the reception of the buffer over EP0 */
    (void)USBD_CtlPrepareRx(pdev, haudio->control.data, haudio->control.len);
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 8009c66:	330b      	adds	r3, #11
 8009c68:	68fa      	ldr	r2, [r7, #12]
 8009c6a:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 8009c6e:	f892 2c4b 	ldrb.w	r2, [r2, #3147]	@ 0xc4b
 8009c72:	4619      	mov	r1, r3
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f001 faf0 	bl	800b25a <USBD_CtlPrepareRx>
 8009c7a:	e000      	b.n	8009c7e <AUDIO_REQ_SetCurrent+0x82>
    return;
 8009c7c:	bf00      	nop
  }
}
 8009c7e:	3710      	adds	r7, #16
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}

08009c84 <USBD_AUDIO_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetDeviceQualifierDesc(uint16_t *length)
{
 8009c84:	b480      	push	{r7}
 8009c86:	b083      	sub	sp, #12
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_DeviceQualifierDesc);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	220a      	movs	r2, #10
 8009c90:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_DeviceQualifierDesc;
 8009c92:	4b03      	ldr	r3, [pc, #12]	@ (8009ca0 <USBD_AUDIO_GetDeviceQualifierDesc+0x1c>)
}
 8009c94:	4618      	mov	r0, r3
 8009c96:	370c      	adds	r7, #12
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9e:	4770      	bx	lr
 8009ca0:	200000f0 	.word	0x200000f0

08009ca4 <USBD_AUDIO_RegisterInterface>:
  * @param  fops: Audio interface callback
  * @retval status
  */
uint8_t USBD_AUDIO_RegisterInterface(USBD_HandleTypeDef *pdev,
                                     USBD_AUDIO_ItfTypeDef *fops)
{
 8009ca4:	b480      	push	{r7}
 8009ca6:	b083      	sub	sp, #12
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
 8009cac:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d101      	bne.n	8009cb8 <USBD_AUDIO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009cb4:	2303      	movs	r3, #3
 8009cb6:	e009      	b.n	8009ccc <USBD_AUDIO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009cbe:	687a      	ldr	r2, [r7, #4]
 8009cc0:	33b0      	adds	r3, #176	@ 0xb0
 8009cc2:	009b      	lsls	r3, r3, #2
 8009cc4:	4413      	add	r3, r2
 8009cc6:	683a      	ldr	r2, [r7, #0]
 8009cc8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009cca:	2300      	movs	r3, #0
}
 8009ccc:	4618      	mov	r0, r3
 8009cce:	370c      	adds	r7, #12
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd6:	4770      	bx	lr

08009cd8 <USBD_AUDIO_GetAudioHeaderDesc>:
  * @param  pdev: device instance
  * @param  pConfDesc:  pointer to Bos descriptor
  * @retval pointer to the Audio AC Header descriptor
  */
static void *USBD_AUDIO_GetAudioHeaderDesc(uint8_t *pConfDesc)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b086      	sub	sp, #24
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	60fb      	str	r3, [r7, #12]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	617b      	str	r3, [r7, #20]
  uint8_t *pAudioDesc =  NULL;
 8009ce8:	2300      	movs	r3, #0
 8009cea:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	885b      	ldrh	r3, [r3, #2]
 8009cf0:	b29b      	uxth	r3, r3
 8009cf2:	68fa      	ldr	r2, [r7, #12]
 8009cf4:	7812      	ldrb	r2, [r2, #0]
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d91b      	bls.n	8009d32 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
  {
    ptr = desc->bLength;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	781b      	ldrb	r3, [r3, #0]
 8009cfe:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009d00:	e011      	b.n	8009d26 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009d02:	f107 030a 	add.w	r3, r7, #10
 8009d06:	4619      	mov	r1, r3
 8009d08:	6978      	ldr	r0, [r7, #20]
 8009d0a:	f000 fbf9 	bl	800a500 <USBD_GetNextDesc>
 8009d0e:	6178      	str	r0, [r7, #20]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	785b      	ldrb	r3, [r3, #1]
 8009d14:	2b24      	cmp	r3, #36	@ 0x24
 8009d16:	d106      	bne.n	8009d26 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
          (pdesc->bDescriptorSubType == AUDIO_CONTROL_HEADER))
 8009d18:	697b      	ldr	r3, [r7, #20]
 8009d1a:	789b      	ldrb	r3, [r3, #2]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 8009d1c:	2b01      	cmp	r3, #1
 8009d1e:	d102      	bne.n	8009d26 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
      {
        pAudioDesc = (uint8_t *)pdesc;
 8009d20:	697b      	ldr	r3, [r7, #20]
 8009d22:	613b      	str	r3, [r7, #16]
        break;
 8009d24:	e005      	b.n	8009d32 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
    while (ptr < desc->wTotalLength)
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	885b      	ldrh	r3, [r3, #2]
 8009d2a:	b29a      	uxth	r2, r3
 8009d2c:	897b      	ldrh	r3, [r7, #10]
 8009d2e:	429a      	cmp	r2, r3
 8009d30:	d8e7      	bhi.n	8009d02 <USBD_AUDIO_GetAudioHeaderDesc+0x2a>
      }
    }
  }
  return pAudioDesc;
 8009d32:	693b      	ldr	r3, [r7, #16]
}
 8009d34:	4618      	mov	r0, r3
 8009d36:	3718      	adds	r7, #24
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bd80      	pop	{r7, pc}

08009d3c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b086      	sub	sp, #24
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	60f8      	str	r0, [r7, #12]
 8009d44:	60b9      	str	r1, [r7, #8]
 8009d46:	4613      	mov	r3, r2
 8009d48:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d101      	bne.n	8009d54 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009d50:	2303      	movs	r3, #3
 8009d52:	e01f      	b.n	8009d94 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	2200      	movs	r2, #0
 8009d58:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	2200      	movs	r2, #0
 8009d60:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	2200      	movs	r2, #0
 8009d68:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d003      	beq.n	8009d7a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	68ba      	ldr	r2, [r7, #8]
 8009d76:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	2201      	movs	r2, #1
 8009d7e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	79fa      	ldrb	r2, [r7, #7]
 8009d86:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009d88:	68f8      	ldr	r0, [r7, #12]
 8009d8a:	f001 fda7 	bl	800b8dc <USBD_LL_Init>
 8009d8e:	4603      	mov	r3, r0
 8009d90:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009d92:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3718      	adds	r7, #24
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}

08009d9c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b084      	sub	sp, #16
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
 8009da4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009da6:	2300      	movs	r3, #0
 8009da8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d101      	bne.n	8009db4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009db0:	2303      	movs	r3, #3
 8009db2:	e025      	b.n	8009e00 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	683a      	ldr	r2, [r7, #0]
 8009db8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	32ae      	adds	r2, #174	@ 0xae
 8009dc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d00f      	beq.n	8009df0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	32ae      	adds	r2, #174	@ 0xae
 8009dda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009de0:	f107 020e 	add.w	r2, r7, #14
 8009de4:	4610      	mov	r0, r2
 8009de6:	4798      	blx	r3
 8009de8:	4602      	mov	r2, r0
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009df6:	1c5a      	adds	r2, r3, #1
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009dfe:	2300      	movs	r3, #0
}
 8009e00:	4618      	mov	r0, r3
 8009e02:	3710      	adds	r7, #16
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}

08009e08 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b082      	sub	sp, #8
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	f001 fdaf 	bl	800b974 <USBD_LL_Start>
 8009e16:	4603      	mov	r3, r0
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	3708      	adds	r7, #8
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	bd80      	pop	{r7, pc}

08009e20 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009e20:	b480      	push	{r7}
 8009e22:	b083      	sub	sp, #12
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009e28:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	370c      	adds	r7, #12
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e34:	4770      	bx	lr

08009e36 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009e36:	b580      	push	{r7, lr}
 8009e38:	b084      	sub	sp, #16
 8009e3a:	af00      	add	r7, sp, #0
 8009e3c:	6078      	str	r0, [r7, #4]
 8009e3e:	460b      	mov	r3, r1
 8009e40:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e42:	2300      	movs	r3, #0
 8009e44:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d009      	beq.n	8009e64 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	78fa      	ldrb	r2, [r7, #3]
 8009e5a:	4611      	mov	r1, r2
 8009e5c:	6878      	ldr	r0, [r7, #4]
 8009e5e:	4798      	blx	r3
 8009e60:	4603      	mov	r3, r0
 8009e62:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e66:	4618      	mov	r0, r3
 8009e68:	3710      	adds	r7, #16
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bd80      	pop	{r7, pc}

08009e6e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009e6e:	b580      	push	{r7, lr}
 8009e70:	b084      	sub	sp, #16
 8009e72:	af00      	add	r7, sp, #0
 8009e74:	6078      	str	r0, [r7, #4]
 8009e76:	460b      	mov	r3, r1
 8009e78:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e84:	685b      	ldr	r3, [r3, #4]
 8009e86:	78fa      	ldrb	r2, [r7, #3]
 8009e88:	4611      	mov	r1, r2
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	4798      	blx	r3
 8009e8e:	4603      	mov	r3, r0
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d001      	beq.n	8009e98 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009e94:	2303      	movs	r3, #3
 8009e96:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3710      	adds	r7, #16
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}

08009ea2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009ea2:	b580      	push	{r7, lr}
 8009ea4:	b084      	sub	sp, #16
 8009ea6:	af00      	add	r7, sp, #0
 8009ea8:	6078      	str	r0, [r7, #4]
 8009eaa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009eb2:	6839      	ldr	r1, [r7, #0]
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	f001 f8ea 	bl	800b08e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	2201      	movs	r2, #1
 8009ebe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009ec8:	461a      	mov	r2, r3
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009ed6:	f003 031f 	and.w	r3, r3, #31
 8009eda:	2b02      	cmp	r3, #2
 8009edc:	d01a      	beq.n	8009f14 <USBD_LL_SetupStage+0x72>
 8009ede:	2b02      	cmp	r3, #2
 8009ee0:	d822      	bhi.n	8009f28 <USBD_LL_SetupStage+0x86>
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d002      	beq.n	8009eec <USBD_LL_SetupStage+0x4a>
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	d00a      	beq.n	8009f00 <USBD_LL_SetupStage+0x5e>
 8009eea:	e01d      	b.n	8009f28 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009ef2:	4619      	mov	r1, r3
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	f000 fb3f 	bl	800a578 <USBD_StdDevReq>
 8009efa:	4603      	mov	r3, r0
 8009efc:	73fb      	strb	r3, [r7, #15]
      break;
 8009efe:	e020      	b.n	8009f42 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009f06:	4619      	mov	r1, r3
 8009f08:	6878      	ldr	r0, [r7, #4]
 8009f0a:	f000 fba7 	bl	800a65c <USBD_StdItfReq>
 8009f0e:	4603      	mov	r3, r0
 8009f10:	73fb      	strb	r3, [r7, #15]
      break;
 8009f12:	e016      	b.n	8009f42 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009f1a:	4619      	mov	r1, r3
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f000 fc09 	bl	800a734 <USBD_StdEPReq>
 8009f22:	4603      	mov	r3, r0
 8009f24:	73fb      	strb	r3, [r7, #15]
      break;
 8009f26:	e00c      	b.n	8009f42 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009f2e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009f32:	b2db      	uxtb	r3, r3
 8009f34:	4619      	mov	r1, r3
 8009f36:	6878      	ldr	r0, [r7, #4]
 8009f38:	f001 fd7c 	bl	800ba34 <USBD_LL_StallEP>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	73fb      	strb	r3, [r7, #15]
      break;
 8009f40:	bf00      	nop
  }

  return ret;
 8009f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f44:	4618      	mov	r0, r3
 8009f46:	3710      	adds	r7, #16
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	bd80      	pop	{r7, pc}

08009f4c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b086      	sub	sp, #24
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	60f8      	str	r0, [r7, #12]
 8009f54:	460b      	mov	r3, r1
 8009f56:	607a      	str	r2, [r7, #4]
 8009f58:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8009f5e:	7afb      	ldrb	r3, [r7, #11]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d177      	bne.n	800a054 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009f6a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009f72:	2b03      	cmp	r3, #3
 8009f74:	f040 80a1 	bne.w	800a0ba <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8009f78:	693b      	ldr	r3, [r7, #16]
 8009f7a:	685b      	ldr	r3, [r3, #4]
 8009f7c:	693a      	ldr	r2, [r7, #16]
 8009f7e:	8992      	ldrh	r2, [r2, #12]
 8009f80:	4293      	cmp	r3, r2
 8009f82:	d91c      	bls.n	8009fbe <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8009f84:	693b      	ldr	r3, [r7, #16]
 8009f86:	685b      	ldr	r3, [r3, #4]
 8009f88:	693a      	ldr	r2, [r7, #16]
 8009f8a:	8992      	ldrh	r2, [r2, #12]
 8009f8c:	1a9a      	subs	r2, r3, r2
 8009f8e:	693b      	ldr	r3, [r7, #16]
 8009f90:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009f92:	693b      	ldr	r3, [r7, #16]
 8009f94:	691b      	ldr	r3, [r3, #16]
 8009f96:	693a      	ldr	r2, [r7, #16]
 8009f98:	8992      	ldrh	r2, [r2, #12]
 8009f9a:	441a      	add	r2, r3
 8009f9c:	693b      	ldr	r3, [r7, #16]
 8009f9e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8009fa0:	693b      	ldr	r3, [r7, #16]
 8009fa2:	6919      	ldr	r1, [r3, #16]
 8009fa4:	693b      	ldr	r3, [r7, #16]
 8009fa6:	899b      	ldrh	r3, [r3, #12]
 8009fa8:	461a      	mov	r2, r3
 8009faa:	693b      	ldr	r3, [r7, #16]
 8009fac:	685b      	ldr	r3, [r3, #4]
 8009fae:	4293      	cmp	r3, r2
 8009fb0:	bf38      	it	cc
 8009fb2:	4613      	movcc	r3, r2
 8009fb4:	461a      	mov	r2, r3
 8009fb6:	68f8      	ldr	r0, [r7, #12]
 8009fb8:	f001 f970 	bl	800b29c <USBD_CtlContinueRx>
 8009fbc:	e07d      	b.n	800a0ba <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009fc4:	f003 031f 	and.w	r3, r3, #31
 8009fc8:	2b02      	cmp	r3, #2
 8009fca:	d014      	beq.n	8009ff6 <USBD_LL_DataOutStage+0xaa>
 8009fcc:	2b02      	cmp	r3, #2
 8009fce:	d81d      	bhi.n	800a00c <USBD_LL_DataOutStage+0xc0>
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d002      	beq.n	8009fda <USBD_LL_DataOutStage+0x8e>
 8009fd4:	2b01      	cmp	r3, #1
 8009fd6:	d003      	beq.n	8009fe0 <USBD_LL_DataOutStage+0x94>
 8009fd8:	e018      	b.n	800a00c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009fda:	2300      	movs	r3, #0
 8009fdc:	75bb      	strb	r3, [r7, #22]
            break;
 8009fde:	e018      	b.n	800a012 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009fe6:	b2db      	uxtb	r3, r3
 8009fe8:	4619      	mov	r1, r3
 8009fea:	68f8      	ldr	r0, [r7, #12]
 8009fec:	f000 fa6e 	bl	800a4cc <USBD_CoreFindIF>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	75bb      	strb	r3, [r7, #22]
            break;
 8009ff4:	e00d      	b.n	800a012 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009ffc:	b2db      	uxtb	r3, r3
 8009ffe:	4619      	mov	r1, r3
 800a000:	68f8      	ldr	r0, [r7, #12]
 800a002:	f000 fa70 	bl	800a4e6 <USBD_CoreFindEP>
 800a006:	4603      	mov	r3, r0
 800a008:	75bb      	strb	r3, [r7, #22]
            break;
 800a00a:	e002      	b.n	800a012 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a00c:	2300      	movs	r3, #0
 800a00e:	75bb      	strb	r3, [r7, #22]
            break;
 800a010:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a012:	7dbb      	ldrb	r3, [r7, #22]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d119      	bne.n	800a04c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a01e:	b2db      	uxtb	r3, r3
 800a020:	2b03      	cmp	r3, #3
 800a022:	d113      	bne.n	800a04c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a024:	7dba      	ldrb	r2, [r7, #22]
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	32ae      	adds	r2, #174	@ 0xae
 800a02a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a02e:	691b      	ldr	r3, [r3, #16]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d00b      	beq.n	800a04c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800a034:	7dba      	ldrb	r2, [r7, #22]
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a03c:	7dba      	ldrb	r2, [r7, #22]
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	32ae      	adds	r2, #174	@ 0xae
 800a042:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a046:	691b      	ldr	r3, [r3, #16]
 800a048:	68f8      	ldr	r0, [r7, #12]
 800a04a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a04c:	68f8      	ldr	r0, [r7, #12]
 800a04e:	f001 f936 	bl	800b2be <USBD_CtlSendStatus>
 800a052:	e032      	b.n	800a0ba <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a054:	7afb      	ldrb	r3, [r7, #11]
 800a056:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a05a:	b2db      	uxtb	r3, r3
 800a05c:	4619      	mov	r1, r3
 800a05e:	68f8      	ldr	r0, [r7, #12]
 800a060:	f000 fa41 	bl	800a4e6 <USBD_CoreFindEP>
 800a064:	4603      	mov	r3, r0
 800a066:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a068:	7dbb      	ldrb	r3, [r7, #22]
 800a06a:	2bff      	cmp	r3, #255	@ 0xff
 800a06c:	d025      	beq.n	800a0ba <USBD_LL_DataOutStage+0x16e>
 800a06e:	7dbb      	ldrb	r3, [r7, #22]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d122      	bne.n	800a0ba <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a07a:	b2db      	uxtb	r3, r3
 800a07c:	2b03      	cmp	r3, #3
 800a07e:	d117      	bne.n	800a0b0 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a080:	7dba      	ldrb	r2, [r7, #22]
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	32ae      	adds	r2, #174	@ 0xae
 800a086:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a08a:	699b      	ldr	r3, [r3, #24]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d00f      	beq.n	800a0b0 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800a090:	7dba      	ldrb	r2, [r7, #22]
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a098:	7dba      	ldrb	r2, [r7, #22]
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	32ae      	adds	r2, #174	@ 0xae
 800a09e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0a2:	699b      	ldr	r3, [r3, #24]
 800a0a4:	7afa      	ldrb	r2, [r7, #11]
 800a0a6:	4611      	mov	r1, r2
 800a0a8:	68f8      	ldr	r0, [r7, #12]
 800a0aa:	4798      	blx	r3
 800a0ac:	4603      	mov	r3, r0
 800a0ae:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a0b0:	7dfb      	ldrb	r3, [r7, #23]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d001      	beq.n	800a0ba <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800a0b6:	7dfb      	ldrb	r3, [r7, #23]
 800a0b8:	e000      	b.n	800a0bc <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800a0ba:	2300      	movs	r3, #0
}
 800a0bc:	4618      	mov	r0, r3
 800a0be:	3718      	adds	r7, #24
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	bd80      	pop	{r7, pc}

0800a0c4 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b086      	sub	sp, #24
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	60f8      	str	r0, [r7, #12]
 800a0cc:	460b      	mov	r3, r1
 800a0ce:	607a      	str	r2, [r7, #4]
 800a0d0:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a0d2:	7afb      	ldrb	r3, [r7, #11]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d178      	bne.n	800a1ca <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	3314      	adds	r3, #20
 800a0dc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a0e4:	2b02      	cmp	r3, #2
 800a0e6:	d163      	bne.n	800a1b0 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800a0e8:	693b      	ldr	r3, [r7, #16]
 800a0ea:	685b      	ldr	r3, [r3, #4]
 800a0ec:	693a      	ldr	r2, [r7, #16]
 800a0ee:	8992      	ldrh	r2, [r2, #12]
 800a0f0:	4293      	cmp	r3, r2
 800a0f2:	d91c      	bls.n	800a12e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800a0f4:	693b      	ldr	r3, [r7, #16]
 800a0f6:	685b      	ldr	r3, [r3, #4]
 800a0f8:	693a      	ldr	r2, [r7, #16]
 800a0fa:	8992      	ldrh	r2, [r2, #12]
 800a0fc:	1a9a      	subs	r2, r3, r2
 800a0fe:	693b      	ldr	r3, [r7, #16]
 800a100:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a102:	693b      	ldr	r3, [r7, #16]
 800a104:	691b      	ldr	r3, [r3, #16]
 800a106:	693a      	ldr	r2, [r7, #16]
 800a108:	8992      	ldrh	r2, [r2, #12]
 800a10a:	441a      	add	r2, r3
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800a110:	693b      	ldr	r3, [r7, #16]
 800a112:	6919      	ldr	r1, [r3, #16]
 800a114:	693b      	ldr	r3, [r7, #16]
 800a116:	685b      	ldr	r3, [r3, #4]
 800a118:	461a      	mov	r2, r3
 800a11a:	68f8      	ldr	r0, [r7, #12]
 800a11c:	f001 f88c 	bl	800b238 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a120:	2300      	movs	r3, #0
 800a122:	2200      	movs	r2, #0
 800a124:	2100      	movs	r1, #0
 800a126:	68f8      	ldr	r0, [r7, #12]
 800a128:	f001 fd2e 	bl	800bb88 <USBD_LL_PrepareReceive>
 800a12c:	e040      	b.n	800a1b0 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a12e:	693b      	ldr	r3, [r7, #16]
 800a130:	899b      	ldrh	r3, [r3, #12]
 800a132:	461a      	mov	r2, r3
 800a134:	693b      	ldr	r3, [r7, #16]
 800a136:	685b      	ldr	r3, [r3, #4]
 800a138:	429a      	cmp	r2, r3
 800a13a:	d11c      	bne.n	800a176 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800a13c:	693b      	ldr	r3, [r7, #16]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	693a      	ldr	r2, [r7, #16]
 800a142:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a144:	4293      	cmp	r3, r2
 800a146:	d316      	bcc.n	800a176 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	681a      	ldr	r2, [r3, #0]
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a152:	429a      	cmp	r2, r3
 800a154:	d20f      	bcs.n	800a176 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a156:	2200      	movs	r2, #0
 800a158:	2100      	movs	r1, #0
 800a15a:	68f8      	ldr	r0, [r7, #12]
 800a15c:	f001 f86c 	bl	800b238 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	2200      	movs	r2, #0
 800a164:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a168:	2300      	movs	r3, #0
 800a16a:	2200      	movs	r2, #0
 800a16c:	2100      	movs	r1, #0
 800a16e:	68f8      	ldr	r0, [r7, #12]
 800a170:	f001 fd0a 	bl	800bb88 <USBD_LL_PrepareReceive>
 800a174:	e01c      	b.n	800a1b0 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a17c:	b2db      	uxtb	r3, r3
 800a17e:	2b03      	cmp	r3, #3
 800a180:	d10f      	bne.n	800a1a2 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a188:	68db      	ldr	r3, [r3, #12]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d009      	beq.n	800a1a2 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	2200      	movs	r2, #0
 800a192:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a19c:	68db      	ldr	r3, [r3, #12]
 800a19e:	68f8      	ldr	r0, [r7, #12]
 800a1a0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a1a2:	2180      	movs	r1, #128	@ 0x80
 800a1a4:	68f8      	ldr	r0, [r7, #12]
 800a1a6:	f001 fc45 	bl	800ba34 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a1aa:	68f8      	ldr	r0, [r7, #12]
 800a1ac:	f001 f89a 	bl	800b2e4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d03a      	beq.n	800a230 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800a1ba:	68f8      	ldr	r0, [r7, #12]
 800a1bc:	f7ff fe30 	bl	8009e20 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a1c8:	e032      	b.n	800a230 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a1ca:	7afb      	ldrb	r3, [r7, #11]
 800a1cc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a1d0:	b2db      	uxtb	r3, r3
 800a1d2:	4619      	mov	r1, r3
 800a1d4:	68f8      	ldr	r0, [r7, #12]
 800a1d6:	f000 f986 	bl	800a4e6 <USBD_CoreFindEP>
 800a1da:	4603      	mov	r3, r0
 800a1dc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a1de:	7dfb      	ldrb	r3, [r7, #23]
 800a1e0:	2bff      	cmp	r3, #255	@ 0xff
 800a1e2:	d025      	beq.n	800a230 <USBD_LL_DataInStage+0x16c>
 800a1e4:	7dfb      	ldrb	r3, [r7, #23]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d122      	bne.n	800a230 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1f0:	b2db      	uxtb	r3, r3
 800a1f2:	2b03      	cmp	r3, #3
 800a1f4:	d11c      	bne.n	800a230 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a1f6:	7dfa      	ldrb	r2, [r7, #23]
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	32ae      	adds	r2, #174	@ 0xae
 800a1fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a200:	695b      	ldr	r3, [r3, #20]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d014      	beq.n	800a230 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800a206:	7dfa      	ldrb	r2, [r7, #23]
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a20e:	7dfa      	ldrb	r2, [r7, #23]
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	32ae      	adds	r2, #174	@ 0xae
 800a214:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a218:	695b      	ldr	r3, [r3, #20]
 800a21a:	7afa      	ldrb	r2, [r7, #11]
 800a21c:	4611      	mov	r1, r2
 800a21e:	68f8      	ldr	r0, [r7, #12]
 800a220:	4798      	blx	r3
 800a222:	4603      	mov	r3, r0
 800a224:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a226:	7dbb      	ldrb	r3, [r7, #22]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d001      	beq.n	800a230 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800a22c:	7dbb      	ldrb	r3, [r7, #22]
 800a22e:	e000      	b.n	800a232 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800a230:	2300      	movs	r3, #0
}
 800a232:	4618      	mov	r0, r3
 800a234:	3718      	adds	r7, #24
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}

0800a23a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a23a:	b580      	push	{r7, lr}
 800a23c:	b084      	sub	sp, #16
 800a23e:	af00      	add	r7, sp, #0
 800a240:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a242:	2300      	movs	r3, #0
 800a244:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	2201      	movs	r2, #1
 800a24a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	2200      	movs	r2, #0
 800a252:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2200      	movs	r2, #0
 800a25a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2200      	movs	r2, #0
 800a260:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2200      	movs	r2, #0
 800a268:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a272:	2b00      	cmp	r3, #0
 800a274:	d014      	beq.n	800a2a0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d00e      	beq.n	800a2a0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a288:	685b      	ldr	r3, [r3, #4]
 800a28a:	687a      	ldr	r2, [r7, #4]
 800a28c:	6852      	ldr	r2, [r2, #4]
 800a28e:	b2d2      	uxtb	r2, r2
 800a290:	4611      	mov	r1, r2
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	4798      	blx	r3
 800a296:	4603      	mov	r3, r0
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d001      	beq.n	800a2a0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a29c:	2303      	movs	r3, #3
 800a29e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a2a0:	2340      	movs	r3, #64	@ 0x40
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	2100      	movs	r1, #0
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f001 fb7f 	bl	800b9aa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2201      	movs	r2, #1
 800a2b0:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2240      	movs	r2, #64	@ 0x40
 800a2b8:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a2bc:	2340      	movs	r3, #64	@ 0x40
 800a2be:	2200      	movs	r2, #0
 800a2c0:	2180      	movs	r1, #128	@ 0x80
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f001 fb71 	bl	800b9aa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2240      	movs	r2, #64	@ 0x40
 800a2d4:	841a      	strh	r2, [r3, #32]

  return ret;
 800a2d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2d8:	4618      	mov	r0, r3
 800a2da:	3710      	adds	r7, #16
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	bd80      	pop	{r7, pc}

0800a2e0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b083      	sub	sp, #12
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
 800a2e8:	460b      	mov	r3, r1
 800a2ea:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	78fa      	ldrb	r2, [r7, #3]
 800a2f0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a2f2:	2300      	movs	r3, #0
}
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	370c      	adds	r7, #12
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fe:	4770      	bx	lr

0800a300 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a300:	b480      	push	{r7}
 800a302:	b083      	sub	sp, #12
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a30e:	b2db      	uxtb	r3, r3
 800a310:	2b04      	cmp	r3, #4
 800a312:	d006      	beq.n	800a322 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a31a:	b2da      	uxtb	r2, r3
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2204      	movs	r2, #4
 800a326:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a32a:	2300      	movs	r3, #0
}
 800a32c:	4618      	mov	r0, r3
 800a32e:	370c      	adds	r7, #12
 800a330:	46bd      	mov	sp, r7
 800a332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a336:	4770      	bx	lr

0800a338 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a338:	b480      	push	{r7}
 800a33a:	b083      	sub	sp, #12
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a346:	b2db      	uxtb	r3, r3
 800a348:	2b04      	cmp	r3, #4
 800a34a:	d106      	bne.n	800a35a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a352:	b2da      	uxtb	r2, r3
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a35a:	2300      	movs	r3, #0
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	370c      	adds	r7, #12
 800a360:	46bd      	mov	sp, r7
 800a362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a366:	4770      	bx	lr

0800a368 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b082      	sub	sp, #8
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a376:	b2db      	uxtb	r3, r3
 800a378:	2b03      	cmp	r3, #3
 800a37a:	d110      	bne.n	800a39e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a382:	2b00      	cmp	r3, #0
 800a384:	d00b      	beq.n	800a39e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a38c:	69db      	ldr	r3, [r3, #28]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d005      	beq.n	800a39e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a398:	69db      	ldr	r3, [r3, #28]
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a39e:	2300      	movs	r3, #0
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	3708      	adds	r7, #8
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd80      	pop	{r7, pc}

0800a3a8 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b082      	sub	sp, #8
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
 800a3b0:	460b      	mov	r3, r1
 800a3b2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	32ae      	adds	r2, #174	@ 0xae
 800a3be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d101      	bne.n	800a3ca <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a3c6:	2303      	movs	r3, #3
 800a3c8:	e01c      	b.n	800a404 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3d0:	b2db      	uxtb	r3, r3
 800a3d2:	2b03      	cmp	r3, #3
 800a3d4:	d115      	bne.n	800a402 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	32ae      	adds	r2, #174	@ 0xae
 800a3e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3e4:	6a1b      	ldr	r3, [r3, #32]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d00b      	beq.n	800a402 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	32ae      	adds	r2, #174	@ 0xae
 800a3f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3f8:	6a1b      	ldr	r3, [r3, #32]
 800a3fa:	78fa      	ldrb	r2, [r7, #3]
 800a3fc:	4611      	mov	r1, r2
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a402:	2300      	movs	r3, #0
}
 800a404:	4618      	mov	r0, r3
 800a406:	3708      	adds	r7, #8
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}

0800a40c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b082      	sub	sp, #8
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
 800a414:	460b      	mov	r3, r1
 800a416:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	32ae      	adds	r2, #174	@ 0xae
 800a422:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d101      	bne.n	800a42e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a42a:	2303      	movs	r3, #3
 800a42c:	e01c      	b.n	800a468 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a434:	b2db      	uxtb	r3, r3
 800a436:	2b03      	cmp	r3, #3
 800a438:	d115      	bne.n	800a466 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	32ae      	adds	r2, #174	@ 0xae
 800a444:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d00b      	beq.n	800a466 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	32ae      	adds	r2, #174	@ 0xae
 800a458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a45c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a45e:	78fa      	ldrb	r2, [r7, #3]
 800a460:	4611      	mov	r1, r2
 800a462:	6878      	ldr	r0, [r7, #4]
 800a464:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a466:	2300      	movs	r3, #0
}
 800a468:	4618      	mov	r0, r3
 800a46a:	3708      	adds	r7, #8
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bd80      	pop	{r7, pc}

0800a470 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a470:	b480      	push	{r7}
 800a472:	b083      	sub	sp, #12
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a478:	2300      	movs	r3, #0
}
 800a47a:	4618      	mov	r0, r3
 800a47c:	370c      	adds	r7, #12
 800a47e:	46bd      	mov	sp, r7
 800a480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a484:	4770      	bx	lr

0800a486 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a486:	b580      	push	{r7, lr}
 800a488:	b084      	sub	sp, #16
 800a48a:	af00      	add	r7, sp, #0
 800a48c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a48e:	2300      	movs	r3, #0
 800a490:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2201      	movs	r2, #1
 800a496:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d00e      	beq.n	800a4c2 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	687a      	ldr	r2, [r7, #4]
 800a4ae:	6852      	ldr	r2, [r2, #4]
 800a4b0:	b2d2      	uxtb	r2, r2
 800a4b2:	4611      	mov	r1, r2
 800a4b4:	6878      	ldr	r0, [r7, #4]
 800a4b6:	4798      	blx	r3
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d001      	beq.n	800a4c2 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a4be:	2303      	movs	r3, #3
 800a4c0:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a4c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	3710      	adds	r7, #16
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bd80      	pop	{r7, pc}

0800a4cc <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b083      	sub	sp, #12
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
 800a4d4:	460b      	mov	r3, r1
 800a4d6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a4d8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	370c      	adds	r7, #12
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e4:	4770      	bx	lr

0800a4e6 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a4e6:	b480      	push	{r7}
 800a4e8:	b083      	sub	sp, #12
 800a4ea:	af00      	add	r7, sp, #0
 800a4ec:	6078      	str	r0, [r7, #4]
 800a4ee:	460b      	mov	r3, r1
 800a4f0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a4f2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	370c      	adds	r7, #12
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fe:	4770      	bx	lr

0800a500 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a500:	b480      	push	{r7}
 800a502:	b085      	sub	sp, #20
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
 800a508:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a50e:	683b      	ldr	r3, [r7, #0]
 800a510:	881b      	ldrh	r3, [r3, #0]
 800a512:	68fa      	ldr	r2, [r7, #12]
 800a514:	7812      	ldrb	r2, [r2, #0]
 800a516:	4413      	add	r3, r2
 800a518:	b29a      	uxth	r2, r3
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	781b      	ldrb	r3, [r3, #0]
 800a522:	461a      	mov	r2, r3
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	4413      	add	r3, r2
 800a528:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a52a:	68fb      	ldr	r3, [r7, #12]
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3714      	adds	r7, #20
 800a530:	46bd      	mov	sp, r7
 800a532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a536:	4770      	bx	lr

0800a538 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a538:	b480      	push	{r7}
 800a53a:	b087      	sub	sp, #28
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a544:	697b      	ldr	r3, [r7, #20]
 800a546:	781b      	ldrb	r3, [r3, #0]
 800a548:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a54a:	697b      	ldr	r3, [r7, #20]
 800a54c:	3301      	adds	r3, #1
 800a54e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a550:	697b      	ldr	r3, [r7, #20]
 800a552:	781b      	ldrb	r3, [r3, #0]
 800a554:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a556:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a55a:	021b      	lsls	r3, r3, #8
 800a55c:	b21a      	sxth	r2, r3
 800a55e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a562:	4313      	orrs	r3, r2
 800a564:	b21b      	sxth	r3, r3
 800a566:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a568:	89fb      	ldrh	r3, [r7, #14]
}
 800a56a:	4618      	mov	r0, r3
 800a56c:	371c      	adds	r7, #28
 800a56e:	46bd      	mov	sp, r7
 800a570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a574:	4770      	bx	lr
	...

0800a578 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b084      	sub	sp, #16
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
 800a580:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a582:	2300      	movs	r3, #0
 800a584:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	781b      	ldrb	r3, [r3, #0]
 800a58a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a58e:	2b40      	cmp	r3, #64	@ 0x40
 800a590:	d005      	beq.n	800a59e <USBD_StdDevReq+0x26>
 800a592:	2b40      	cmp	r3, #64	@ 0x40
 800a594:	d857      	bhi.n	800a646 <USBD_StdDevReq+0xce>
 800a596:	2b00      	cmp	r3, #0
 800a598:	d00f      	beq.n	800a5ba <USBD_StdDevReq+0x42>
 800a59a:	2b20      	cmp	r3, #32
 800a59c:	d153      	bne.n	800a646 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	32ae      	adds	r2, #174	@ 0xae
 800a5a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5ac:	689b      	ldr	r3, [r3, #8]
 800a5ae:	6839      	ldr	r1, [r7, #0]
 800a5b0:	6878      	ldr	r0, [r7, #4]
 800a5b2:	4798      	blx	r3
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	73fb      	strb	r3, [r7, #15]
      break;
 800a5b8:	e04a      	b.n	800a650 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	785b      	ldrb	r3, [r3, #1]
 800a5be:	2b09      	cmp	r3, #9
 800a5c0:	d83b      	bhi.n	800a63a <USBD_StdDevReq+0xc2>
 800a5c2:	a201      	add	r2, pc, #4	@ (adr r2, 800a5c8 <USBD_StdDevReq+0x50>)
 800a5c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5c8:	0800a61d 	.word	0x0800a61d
 800a5cc:	0800a631 	.word	0x0800a631
 800a5d0:	0800a63b 	.word	0x0800a63b
 800a5d4:	0800a627 	.word	0x0800a627
 800a5d8:	0800a63b 	.word	0x0800a63b
 800a5dc:	0800a5fb 	.word	0x0800a5fb
 800a5e0:	0800a5f1 	.word	0x0800a5f1
 800a5e4:	0800a63b 	.word	0x0800a63b
 800a5e8:	0800a613 	.word	0x0800a613
 800a5ec:	0800a605 	.word	0x0800a605
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a5f0:	6839      	ldr	r1, [r7, #0]
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f000 fa3e 	bl	800aa74 <USBD_GetDescriptor>
          break;
 800a5f8:	e024      	b.n	800a644 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a5fa:	6839      	ldr	r1, [r7, #0]
 800a5fc:	6878      	ldr	r0, [r7, #4]
 800a5fe:	f000 fba3 	bl	800ad48 <USBD_SetAddress>
          break;
 800a602:	e01f      	b.n	800a644 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a604:	6839      	ldr	r1, [r7, #0]
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	f000 fbe2 	bl	800add0 <USBD_SetConfig>
 800a60c:	4603      	mov	r3, r0
 800a60e:	73fb      	strb	r3, [r7, #15]
          break;
 800a610:	e018      	b.n	800a644 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a612:	6839      	ldr	r1, [r7, #0]
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f000 fc85 	bl	800af24 <USBD_GetConfig>
          break;
 800a61a:	e013      	b.n	800a644 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a61c:	6839      	ldr	r1, [r7, #0]
 800a61e:	6878      	ldr	r0, [r7, #4]
 800a620:	f000 fcb6 	bl	800af90 <USBD_GetStatus>
          break;
 800a624:	e00e      	b.n	800a644 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a626:	6839      	ldr	r1, [r7, #0]
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	f000 fce5 	bl	800aff8 <USBD_SetFeature>
          break;
 800a62e:	e009      	b.n	800a644 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a630:	6839      	ldr	r1, [r7, #0]
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f000 fd09 	bl	800b04a <USBD_ClrFeature>
          break;
 800a638:	e004      	b.n	800a644 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a63a:	6839      	ldr	r1, [r7, #0]
 800a63c:	6878      	ldr	r0, [r7, #4]
 800a63e:	f000 fd60 	bl	800b102 <USBD_CtlError>
          break;
 800a642:	bf00      	nop
      }
      break;
 800a644:	e004      	b.n	800a650 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a646:	6839      	ldr	r1, [r7, #0]
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f000 fd5a 	bl	800b102 <USBD_CtlError>
      break;
 800a64e:	bf00      	nop
  }

  return ret;
 800a650:	7bfb      	ldrb	r3, [r7, #15]
}
 800a652:	4618      	mov	r0, r3
 800a654:	3710      	adds	r7, #16
 800a656:	46bd      	mov	sp, r7
 800a658:	bd80      	pop	{r7, pc}
 800a65a:	bf00      	nop

0800a65c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b084      	sub	sp, #16
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
 800a664:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a666:	2300      	movs	r3, #0
 800a668:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	781b      	ldrb	r3, [r3, #0]
 800a66e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a672:	2b40      	cmp	r3, #64	@ 0x40
 800a674:	d005      	beq.n	800a682 <USBD_StdItfReq+0x26>
 800a676:	2b40      	cmp	r3, #64	@ 0x40
 800a678:	d852      	bhi.n	800a720 <USBD_StdItfReq+0xc4>
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d001      	beq.n	800a682 <USBD_StdItfReq+0x26>
 800a67e:	2b20      	cmp	r3, #32
 800a680:	d14e      	bne.n	800a720 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a688:	b2db      	uxtb	r3, r3
 800a68a:	3b01      	subs	r3, #1
 800a68c:	2b02      	cmp	r3, #2
 800a68e:	d840      	bhi.n	800a712 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a690:	683b      	ldr	r3, [r7, #0]
 800a692:	889b      	ldrh	r3, [r3, #4]
 800a694:	b2db      	uxtb	r3, r3
 800a696:	2b01      	cmp	r3, #1
 800a698:	d836      	bhi.n	800a708 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	889b      	ldrh	r3, [r3, #4]
 800a69e:	b2db      	uxtb	r3, r3
 800a6a0:	4619      	mov	r1, r3
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f7ff ff12 	bl	800a4cc <USBD_CoreFindIF>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a6ac:	7bbb      	ldrb	r3, [r7, #14]
 800a6ae:	2bff      	cmp	r3, #255	@ 0xff
 800a6b0:	d01d      	beq.n	800a6ee <USBD_StdItfReq+0x92>
 800a6b2:	7bbb      	ldrb	r3, [r7, #14]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d11a      	bne.n	800a6ee <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a6b8:	7bba      	ldrb	r2, [r7, #14]
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	32ae      	adds	r2, #174	@ 0xae
 800a6be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6c2:	689b      	ldr	r3, [r3, #8]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d00f      	beq.n	800a6e8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a6c8:	7bba      	ldrb	r2, [r7, #14]
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a6d0:	7bba      	ldrb	r2, [r7, #14]
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	32ae      	adds	r2, #174	@ 0xae
 800a6d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6da:	689b      	ldr	r3, [r3, #8]
 800a6dc:	6839      	ldr	r1, [r7, #0]
 800a6de:	6878      	ldr	r0, [r7, #4]
 800a6e0:	4798      	blx	r3
 800a6e2:	4603      	mov	r3, r0
 800a6e4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a6e6:	e004      	b.n	800a6f2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a6e8:	2303      	movs	r3, #3
 800a6ea:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a6ec:	e001      	b.n	800a6f2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a6ee:	2303      	movs	r3, #3
 800a6f0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	88db      	ldrh	r3, [r3, #6]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d110      	bne.n	800a71c <USBD_StdItfReq+0xc0>
 800a6fa:	7bfb      	ldrb	r3, [r7, #15]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d10d      	bne.n	800a71c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a700:	6878      	ldr	r0, [r7, #4]
 800a702:	f000 fddc 	bl	800b2be <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a706:	e009      	b.n	800a71c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a708:	6839      	ldr	r1, [r7, #0]
 800a70a:	6878      	ldr	r0, [r7, #4]
 800a70c:	f000 fcf9 	bl	800b102 <USBD_CtlError>
          break;
 800a710:	e004      	b.n	800a71c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a712:	6839      	ldr	r1, [r7, #0]
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f000 fcf4 	bl	800b102 <USBD_CtlError>
          break;
 800a71a:	e000      	b.n	800a71e <USBD_StdItfReq+0xc2>
          break;
 800a71c:	bf00      	nop
      }
      break;
 800a71e:	e004      	b.n	800a72a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a720:	6839      	ldr	r1, [r7, #0]
 800a722:	6878      	ldr	r0, [r7, #4]
 800a724:	f000 fced 	bl	800b102 <USBD_CtlError>
      break;
 800a728:	bf00      	nop
  }

  return ret;
 800a72a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a72c:	4618      	mov	r0, r3
 800a72e:	3710      	adds	r7, #16
 800a730:	46bd      	mov	sp, r7
 800a732:	bd80      	pop	{r7, pc}

0800a734 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a734:	b580      	push	{r7, lr}
 800a736:	b084      	sub	sp, #16
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
 800a73c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a73e:	2300      	movs	r3, #0
 800a740:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	889b      	ldrh	r3, [r3, #4]
 800a746:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	781b      	ldrb	r3, [r3, #0]
 800a74c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a750:	2b40      	cmp	r3, #64	@ 0x40
 800a752:	d007      	beq.n	800a764 <USBD_StdEPReq+0x30>
 800a754:	2b40      	cmp	r3, #64	@ 0x40
 800a756:	f200 8181 	bhi.w	800aa5c <USBD_StdEPReq+0x328>
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d02a      	beq.n	800a7b4 <USBD_StdEPReq+0x80>
 800a75e:	2b20      	cmp	r3, #32
 800a760:	f040 817c 	bne.w	800aa5c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a764:	7bbb      	ldrb	r3, [r7, #14]
 800a766:	4619      	mov	r1, r3
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	f7ff febc 	bl	800a4e6 <USBD_CoreFindEP>
 800a76e:	4603      	mov	r3, r0
 800a770:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a772:	7b7b      	ldrb	r3, [r7, #13]
 800a774:	2bff      	cmp	r3, #255	@ 0xff
 800a776:	f000 8176 	beq.w	800aa66 <USBD_StdEPReq+0x332>
 800a77a:	7b7b      	ldrb	r3, [r7, #13]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	f040 8172 	bne.w	800aa66 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800a782:	7b7a      	ldrb	r2, [r7, #13]
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a78a:	7b7a      	ldrb	r2, [r7, #13]
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	32ae      	adds	r2, #174	@ 0xae
 800a790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a794:	689b      	ldr	r3, [r3, #8]
 800a796:	2b00      	cmp	r3, #0
 800a798:	f000 8165 	beq.w	800aa66 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a79c:	7b7a      	ldrb	r2, [r7, #13]
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	32ae      	adds	r2, #174	@ 0xae
 800a7a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7a6:	689b      	ldr	r3, [r3, #8]
 800a7a8:	6839      	ldr	r1, [r7, #0]
 800a7aa:	6878      	ldr	r0, [r7, #4]
 800a7ac:	4798      	blx	r3
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a7b2:	e158      	b.n	800aa66 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	785b      	ldrb	r3, [r3, #1]
 800a7b8:	2b03      	cmp	r3, #3
 800a7ba:	d008      	beq.n	800a7ce <USBD_StdEPReq+0x9a>
 800a7bc:	2b03      	cmp	r3, #3
 800a7be:	f300 8147 	bgt.w	800aa50 <USBD_StdEPReq+0x31c>
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	f000 809b 	beq.w	800a8fe <USBD_StdEPReq+0x1ca>
 800a7c8:	2b01      	cmp	r3, #1
 800a7ca:	d03c      	beq.n	800a846 <USBD_StdEPReq+0x112>
 800a7cc:	e140      	b.n	800aa50 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7d4:	b2db      	uxtb	r3, r3
 800a7d6:	2b02      	cmp	r3, #2
 800a7d8:	d002      	beq.n	800a7e0 <USBD_StdEPReq+0xac>
 800a7da:	2b03      	cmp	r3, #3
 800a7dc:	d016      	beq.n	800a80c <USBD_StdEPReq+0xd8>
 800a7de:	e02c      	b.n	800a83a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a7e0:	7bbb      	ldrb	r3, [r7, #14]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d00d      	beq.n	800a802 <USBD_StdEPReq+0xce>
 800a7e6:	7bbb      	ldrb	r3, [r7, #14]
 800a7e8:	2b80      	cmp	r3, #128	@ 0x80
 800a7ea:	d00a      	beq.n	800a802 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a7ec:	7bbb      	ldrb	r3, [r7, #14]
 800a7ee:	4619      	mov	r1, r3
 800a7f0:	6878      	ldr	r0, [r7, #4]
 800a7f2:	f001 f91f 	bl	800ba34 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a7f6:	2180      	movs	r1, #128	@ 0x80
 800a7f8:	6878      	ldr	r0, [r7, #4]
 800a7fa:	f001 f91b 	bl	800ba34 <USBD_LL_StallEP>
 800a7fe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a800:	e020      	b.n	800a844 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a802:	6839      	ldr	r1, [r7, #0]
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f000 fc7c 	bl	800b102 <USBD_CtlError>
              break;
 800a80a:	e01b      	b.n	800a844 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	885b      	ldrh	r3, [r3, #2]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d10e      	bne.n	800a832 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a814:	7bbb      	ldrb	r3, [r7, #14]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d00b      	beq.n	800a832 <USBD_StdEPReq+0xfe>
 800a81a:	7bbb      	ldrb	r3, [r7, #14]
 800a81c:	2b80      	cmp	r3, #128	@ 0x80
 800a81e:	d008      	beq.n	800a832 <USBD_StdEPReq+0xfe>
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	88db      	ldrh	r3, [r3, #6]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d104      	bne.n	800a832 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a828:	7bbb      	ldrb	r3, [r7, #14]
 800a82a:	4619      	mov	r1, r3
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f001 f901 	bl	800ba34 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f000 fd43 	bl	800b2be <USBD_CtlSendStatus>

              break;
 800a838:	e004      	b.n	800a844 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a83a:	6839      	ldr	r1, [r7, #0]
 800a83c:	6878      	ldr	r0, [r7, #4]
 800a83e:	f000 fc60 	bl	800b102 <USBD_CtlError>
              break;
 800a842:	bf00      	nop
          }
          break;
 800a844:	e109      	b.n	800aa5a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a84c:	b2db      	uxtb	r3, r3
 800a84e:	2b02      	cmp	r3, #2
 800a850:	d002      	beq.n	800a858 <USBD_StdEPReq+0x124>
 800a852:	2b03      	cmp	r3, #3
 800a854:	d016      	beq.n	800a884 <USBD_StdEPReq+0x150>
 800a856:	e04b      	b.n	800a8f0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a858:	7bbb      	ldrb	r3, [r7, #14]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d00d      	beq.n	800a87a <USBD_StdEPReq+0x146>
 800a85e:	7bbb      	ldrb	r3, [r7, #14]
 800a860:	2b80      	cmp	r3, #128	@ 0x80
 800a862:	d00a      	beq.n	800a87a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a864:	7bbb      	ldrb	r3, [r7, #14]
 800a866:	4619      	mov	r1, r3
 800a868:	6878      	ldr	r0, [r7, #4]
 800a86a:	f001 f8e3 	bl	800ba34 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a86e:	2180      	movs	r1, #128	@ 0x80
 800a870:	6878      	ldr	r0, [r7, #4]
 800a872:	f001 f8df 	bl	800ba34 <USBD_LL_StallEP>
 800a876:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a878:	e040      	b.n	800a8fc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a87a:	6839      	ldr	r1, [r7, #0]
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f000 fc40 	bl	800b102 <USBD_CtlError>
              break;
 800a882:	e03b      	b.n	800a8fc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a884:	683b      	ldr	r3, [r7, #0]
 800a886:	885b      	ldrh	r3, [r3, #2]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d136      	bne.n	800a8fa <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a88c:	7bbb      	ldrb	r3, [r7, #14]
 800a88e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a892:	2b00      	cmp	r3, #0
 800a894:	d004      	beq.n	800a8a0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a896:	7bbb      	ldrb	r3, [r7, #14]
 800a898:	4619      	mov	r1, r3
 800a89a:	6878      	ldr	r0, [r7, #4]
 800a89c:	f001 f8e9 	bl	800ba72 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f000 fd0c 	bl	800b2be <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a8a6:	7bbb      	ldrb	r3, [r7, #14]
 800a8a8:	4619      	mov	r1, r3
 800a8aa:	6878      	ldr	r0, [r7, #4]
 800a8ac:	f7ff fe1b 	bl	800a4e6 <USBD_CoreFindEP>
 800a8b0:	4603      	mov	r3, r0
 800a8b2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a8b4:	7b7b      	ldrb	r3, [r7, #13]
 800a8b6:	2bff      	cmp	r3, #255	@ 0xff
 800a8b8:	d01f      	beq.n	800a8fa <USBD_StdEPReq+0x1c6>
 800a8ba:	7b7b      	ldrb	r3, [r7, #13]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d11c      	bne.n	800a8fa <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a8c0:	7b7a      	ldrb	r2, [r7, #13]
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a8c8:	7b7a      	ldrb	r2, [r7, #13]
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	32ae      	adds	r2, #174	@ 0xae
 800a8ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8d2:	689b      	ldr	r3, [r3, #8]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d010      	beq.n	800a8fa <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a8d8:	7b7a      	ldrb	r2, [r7, #13]
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	32ae      	adds	r2, #174	@ 0xae
 800a8de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8e2:	689b      	ldr	r3, [r3, #8]
 800a8e4:	6839      	ldr	r1, [r7, #0]
 800a8e6:	6878      	ldr	r0, [r7, #4]
 800a8e8:	4798      	blx	r3
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a8ee:	e004      	b.n	800a8fa <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a8f0:	6839      	ldr	r1, [r7, #0]
 800a8f2:	6878      	ldr	r0, [r7, #4]
 800a8f4:	f000 fc05 	bl	800b102 <USBD_CtlError>
              break;
 800a8f8:	e000      	b.n	800a8fc <USBD_StdEPReq+0x1c8>
              break;
 800a8fa:	bf00      	nop
          }
          break;
 800a8fc:	e0ad      	b.n	800aa5a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a904:	b2db      	uxtb	r3, r3
 800a906:	2b02      	cmp	r3, #2
 800a908:	d002      	beq.n	800a910 <USBD_StdEPReq+0x1dc>
 800a90a:	2b03      	cmp	r3, #3
 800a90c:	d033      	beq.n	800a976 <USBD_StdEPReq+0x242>
 800a90e:	e099      	b.n	800aa44 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a910:	7bbb      	ldrb	r3, [r7, #14]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d007      	beq.n	800a926 <USBD_StdEPReq+0x1f2>
 800a916:	7bbb      	ldrb	r3, [r7, #14]
 800a918:	2b80      	cmp	r3, #128	@ 0x80
 800a91a:	d004      	beq.n	800a926 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a91c:	6839      	ldr	r1, [r7, #0]
 800a91e:	6878      	ldr	r0, [r7, #4]
 800a920:	f000 fbef 	bl	800b102 <USBD_CtlError>
                break;
 800a924:	e093      	b.n	800aa4e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a926:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	da0b      	bge.n	800a946 <USBD_StdEPReq+0x212>
 800a92e:	7bbb      	ldrb	r3, [r7, #14]
 800a930:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a934:	4613      	mov	r3, r2
 800a936:	009b      	lsls	r3, r3, #2
 800a938:	4413      	add	r3, r2
 800a93a:	009b      	lsls	r3, r3, #2
 800a93c:	3310      	adds	r3, #16
 800a93e:	687a      	ldr	r2, [r7, #4]
 800a940:	4413      	add	r3, r2
 800a942:	3304      	adds	r3, #4
 800a944:	e00b      	b.n	800a95e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a946:	7bbb      	ldrb	r3, [r7, #14]
 800a948:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a94c:	4613      	mov	r3, r2
 800a94e:	009b      	lsls	r3, r3, #2
 800a950:	4413      	add	r3, r2
 800a952:	009b      	lsls	r3, r3, #2
 800a954:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a958:	687a      	ldr	r2, [r7, #4]
 800a95a:	4413      	add	r3, r2
 800a95c:	3304      	adds	r3, #4
 800a95e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a960:	68bb      	ldr	r3, [r7, #8]
 800a962:	2200      	movs	r2, #0
 800a964:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a966:	68bb      	ldr	r3, [r7, #8]
 800a968:	330e      	adds	r3, #14
 800a96a:	2202      	movs	r2, #2
 800a96c:	4619      	mov	r1, r3
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f000 fc44 	bl	800b1fc <USBD_CtlSendData>
              break;
 800a974:	e06b      	b.n	800aa4e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a976:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	da11      	bge.n	800a9a2 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a97e:	7bbb      	ldrb	r3, [r7, #14]
 800a980:	f003 020f 	and.w	r2, r3, #15
 800a984:	6879      	ldr	r1, [r7, #4]
 800a986:	4613      	mov	r3, r2
 800a988:	009b      	lsls	r3, r3, #2
 800a98a:	4413      	add	r3, r2
 800a98c:	009b      	lsls	r3, r3, #2
 800a98e:	440b      	add	r3, r1
 800a990:	3323      	adds	r3, #35	@ 0x23
 800a992:	781b      	ldrb	r3, [r3, #0]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d117      	bne.n	800a9c8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a998:	6839      	ldr	r1, [r7, #0]
 800a99a:	6878      	ldr	r0, [r7, #4]
 800a99c:	f000 fbb1 	bl	800b102 <USBD_CtlError>
                  break;
 800a9a0:	e055      	b.n	800aa4e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a9a2:	7bbb      	ldrb	r3, [r7, #14]
 800a9a4:	f003 020f 	and.w	r2, r3, #15
 800a9a8:	6879      	ldr	r1, [r7, #4]
 800a9aa:	4613      	mov	r3, r2
 800a9ac:	009b      	lsls	r3, r3, #2
 800a9ae:	4413      	add	r3, r2
 800a9b0:	009b      	lsls	r3, r3, #2
 800a9b2:	440b      	add	r3, r1
 800a9b4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a9b8:	781b      	ldrb	r3, [r3, #0]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d104      	bne.n	800a9c8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a9be:	6839      	ldr	r1, [r7, #0]
 800a9c0:	6878      	ldr	r0, [r7, #4]
 800a9c2:	f000 fb9e 	bl	800b102 <USBD_CtlError>
                  break;
 800a9c6:	e042      	b.n	800aa4e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a9c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	da0b      	bge.n	800a9e8 <USBD_StdEPReq+0x2b4>
 800a9d0:	7bbb      	ldrb	r3, [r7, #14]
 800a9d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a9d6:	4613      	mov	r3, r2
 800a9d8:	009b      	lsls	r3, r3, #2
 800a9da:	4413      	add	r3, r2
 800a9dc:	009b      	lsls	r3, r3, #2
 800a9de:	3310      	adds	r3, #16
 800a9e0:	687a      	ldr	r2, [r7, #4]
 800a9e2:	4413      	add	r3, r2
 800a9e4:	3304      	adds	r3, #4
 800a9e6:	e00b      	b.n	800aa00 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a9e8:	7bbb      	ldrb	r3, [r7, #14]
 800a9ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a9ee:	4613      	mov	r3, r2
 800a9f0:	009b      	lsls	r3, r3, #2
 800a9f2:	4413      	add	r3, r2
 800a9f4:	009b      	lsls	r3, r3, #2
 800a9f6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a9fa:	687a      	ldr	r2, [r7, #4]
 800a9fc:	4413      	add	r3, r2
 800a9fe:	3304      	adds	r3, #4
 800aa00:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800aa02:	7bbb      	ldrb	r3, [r7, #14]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d002      	beq.n	800aa0e <USBD_StdEPReq+0x2da>
 800aa08:	7bbb      	ldrb	r3, [r7, #14]
 800aa0a:	2b80      	cmp	r3, #128	@ 0x80
 800aa0c:	d103      	bne.n	800aa16 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	2200      	movs	r2, #0
 800aa12:	739a      	strb	r2, [r3, #14]
 800aa14:	e00e      	b.n	800aa34 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800aa16:	7bbb      	ldrb	r3, [r7, #14]
 800aa18:	4619      	mov	r1, r3
 800aa1a:	6878      	ldr	r0, [r7, #4]
 800aa1c:	f001 f848 	bl	800bab0 <USBD_LL_IsStallEP>
 800aa20:	4603      	mov	r3, r0
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d003      	beq.n	800aa2e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800aa26:	68bb      	ldr	r3, [r7, #8]
 800aa28:	2201      	movs	r2, #1
 800aa2a:	739a      	strb	r2, [r3, #14]
 800aa2c:	e002      	b.n	800aa34 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	2200      	movs	r2, #0
 800aa32:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	330e      	adds	r3, #14
 800aa38:	2202      	movs	r2, #2
 800aa3a:	4619      	mov	r1, r3
 800aa3c:	6878      	ldr	r0, [r7, #4]
 800aa3e:	f000 fbdd 	bl	800b1fc <USBD_CtlSendData>
              break;
 800aa42:	e004      	b.n	800aa4e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800aa44:	6839      	ldr	r1, [r7, #0]
 800aa46:	6878      	ldr	r0, [r7, #4]
 800aa48:	f000 fb5b 	bl	800b102 <USBD_CtlError>
              break;
 800aa4c:	bf00      	nop
          }
          break;
 800aa4e:	e004      	b.n	800aa5a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800aa50:	6839      	ldr	r1, [r7, #0]
 800aa52:	6878      	ldr	r0, [r7, #4]
 800aa54:	f000 fb55 	bl	800b102 <USBD_CtlError>
          break;
 800aa58:	bf00      	nop
      }
      break;
 800aa5a:	e005      	b.n	800aa68 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800aa5c:	6839      	ldr	r1, [r7, #0]
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f000 fb4f 	bl	800b102 <USBD_CtlError>
      break;
 800aa64:	e000      	b.n	800aa68 <USBD_StdEPReq+0x334>
      break;
 800aa66:	bf00      	nop
  }

  return ret;
 800aa68:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	3710      	adds	r7, #16
 800aa6e:	46bd      	mov	sp, r7
 800aa70:	bd80      	pop	{r7, pc}
	...

0800aa74 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b084      	sub	sp, #16
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
 800aa7c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800aa7e:	2300      	movs	r3, #0
 800aa80:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800aa82:	2300      	movs	r3, #0
 800aa84:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800aa86:	2300      	movs	r3, #0
 800aa88:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	885b      	ldrh	r3, [r3, #2]
 800aa8e:	0a1b      	lsrs	r3, r3, #8
 800aa90:	b29b      	uxth	r3, r3
 800aa92:	3b01      	subs	r3, #1
 800aa94:	2b06      	cmp	r3, #6
 800aa96:	f200 8128 	bhi.w	800acea <USBD_GetDescriptor+0x276>
 800aa9a:	a201      	add	r2, pc, #4	@ (adr r2, 800aaa0 <USBD_GetDescriptor+0x2c>)
 800aa9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaa0:	0800aabd 	.word	0x0800aabd
 800aaa4:	0800aad5 	.word	0x0800aad5
 800aaa8:	0800ab15 	.word	0x0800ab15
 800aaac:	0800aceb 	.word	0x0800aceb
 800aab0:	0800aceb 	.word	0x0800aceb
 800aab4:	0800ac8b 	.word	0x0800ac8b
 800aab8:	0800acb7 	.word	0x0800acb7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	687a      	ldr	r2, [r7, #4]
 800aac6:	7c12      	ldrb	r2, [r2, #16]
 800aac8:	f107 0108 	add.w	r1, r7, #8
 800aacc:	4610      	mov	r0, r2
 800aace:	4798      	blx	r3
 800aad0:	60f8      	str	r0, [r7, #12]
      break;
 800aad2:	e112      	b.n	800acfa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	7c1b      	ldrb	r3, [r3, #16]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d10d      	bne.n	800aaf8 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aae4:	f107 0208 	add.w	r2, r7, #8
 800aae8:	4610      	mov	r0, r2
 800aaea:	4798      	blx	r3
 800aaec:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	3301      	adds	r3, #1
 800aaf2:	2202      	movs	r2, #2
 800aaf4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800aaf6:	e100      	b.n	800acfa <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aafe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab00:	f107 0208 	add.w	r2, r7, #8
 800ab04:	4610      	mov	r0, r2
 800ab06:	4798      	blx	r3
 800ab08:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	3301      	adds	r3, #1
 800ab0e:	2202      	movs	r2, #2
 800ab10:	701a      	strb	r2, [r3, #0]
      break;
 800ab12:	e0f2      	b.n	800acfa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	885b      	ldrh	r3, [r3, #2]
 800ab18:	b2db      	uxtb	r3, r3
 800ab1a:	2b05      	cmp	r3, #5
 800ab1c:	f200 80ac 	bhi.w	800ac78 <USBD_GetDescriptor+0x204>
 800ab20:	a201      	add	r2, pc, #4	@ (adr r2, 800ab28 <USBD_GetDescriptor+0xb4>)
 800ab22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab26:	bf00      	nop
 800ab28:	0800ab41 	.word	0x0800ab41
 800ab2c:	0800ab75 	.word	0x0800ab75
 800ab30:	0800aba9 	.word	0x0800aba9
 800ab34:	0800abdd 	.word	0x0800abdd
 800ab38:	0800ac11 	.word	0x0800ac11
 800ab3c:	0800ac45 	.word	0x0800ac45
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab46:	685b      	ldr	r3, [r3, #4]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d00b      	beq.n	800ab64 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab52:	685b      	ldr	r3, [r3, #4]
 800ab54:	687a      	ldr	r2, [r7, #4]
 800ab56:	7c12      	ldrb	r2, [r2, #16]
 800ab58:	f107 0108 	add.w	r1, r7, #8
 800ab5c:	4610      	mov	r0, r2
 800ab5e:	4798      	blx	r3
 800ab60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab62:	e091      	b.n	800ac88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ab64:	6839      	ldr	r1, [r7, #0]
 800ab66:	6878      	ldr	r0, [r7, #4]
 800ab68:	f000 facb 	bl	800b102 <USBD_CtlError>
            err++;
 800ab6c:	7afb      	ldrb	r3, [r7, #11]
 800ab6e:	3301      	adds	r3, #1
 800ab70:	72fb      	strb	r3, [r7, #11]
          break;
 800ab72:	e089      	b.n	800ac88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab7a:	689b      	ldr	r3, [r3, #8]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d00b      	beq.n	800ab98 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab86:	689b      	ldr	r3, [r3, #8]
 800ab88:	687a      	ldr	r2, [r7, #4]
 800ab8a:	7c12      	ldrb	r2, [r2, #16]
 800ab8c:	f107 0108 	add.w	r1, r7, #8
 800ab90:	4610      	mov	r0, r2
 800ab92:	4798      	blx	r3
 800ab94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab96:	e077      	b.n	800ac88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ab98:	6839      	ldr	r1, [r7, #0]
 800ab9a:	6878      	ldr	r0, [r7, #4]
 800ab9c:	f000 fab1 	bl	800b102 <USBD_CtlError>
            err++;
 800aba0:	7afb      	ldrb	r3, [r7, #11]
 800aba2:	3301      	adds	r3, #1
 800aba4:	72fb      	strb	r3, [r7, #11]
          break;
 800aba6:	e06f      	b.n	800ac88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abae:	68db      	ldr	r3, [r3, #12]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d00b      	beq.n	800abcc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abba:	68db      	ldr	r3, [r3, #12]
 800abbc:	687a      	ldr	r2, [r7, #4]
 800abbe:	7c12      	ldrb	r2, [r2, #16]
 800abc0:	f107 0108 	add.w	r1, r7, #8
 800abc4:	4610      	mov	r0, r2
 800abc6:	4798      	blx	r3
 800abc8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800abca:	e05d      	b.n	800ac88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800abcc:	6839      	ldr	r1, [r7, #0]
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f000 fa97 	bl	800b102 <USBD_CtlError>
            err++;
 800abd4:	7afb      	ldrb	r3, [r7, #11]
 800abd6:	3301      	adds	r3, #1
 800abd8:	72fb      	strb	r3, [r7, #11]
          break;
 800abda:	e055      	b.n	800ac88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abe2:	691b      	ldr	r3, [r3, #16]
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d00b      	beq.n	800ac00 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abee:	691b      	ldr	r3, [r3, #16]
 800abf0:	687a      	ldr	r2, [r7, #4]
 800abf2:	7c12      	ldrb	r2, [r2, #16]
 800abf4:	f107 0108 	add.w	r1, r7, #8
 800abf8:	4610      	mov	r0, r2
 800abfa:	4798      	blx	r3
 800abfc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800abfe:	e043      	b.n	800ac88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac00:	6839      	ldr	r1, [r7, #0]
 800ac02:	6878      	ldr	r0, [r7, #4]
 800ac04:	f000 fa7d 	bl	800b102 <USBD_CtlError>
            err++;
 800ac08:	7afb      	ldrb	r3, [r7, #11]
 800ac0a:	3301      	adds	r3, #1
 800ac0c:	72fb      	strb	r3, [r7, #11]
          break;
 800ac0e:	e03b      	b.n	800ac88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac16:	695b      	ldr	r3, [r3, #20]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d00b      	beq.n	800ac34 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac22:	695b      	ldr	r3, [r3, #20]
 800ac24:	687a      	ldr	r2, [r7, #4]
 800ac26:	7c12      	ldrb	r2, [r2, #16]
 800ac28:	f107 0108 	add.w	r1, r7, #8
 800ac2c:	4610      	mov	r0, r2
 800ac2e:	4798      	blx	r3
 800ac30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac32:	e029      	b.n	800ac88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac34:	6839      	ldr	r1, [r7, #0]
 800ac36:	6878      	ldr	r0, [r7, #4]
 800ac38:	f000 fa63 	bl	800b102 <USBD_CtlError>
            err++;
 800ac3c:	7afb      	ldrb	r3, [r7, #11]
 800ac3e:	3301      	adds	r3, #1
 800ac40:	72fb      	strb	r3, [r7, #11]
          break;
 800ac42:	e021      	b.n	800ac88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac4a:	699b      	ldr	r3, [r3, #24]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d00b      	beq.n	800ac68 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac56:	699b      	ldr	r3, [r3, #24]
 800ac58:	687a      	ldr	r2, [r7, #4]
 800ac5a:	7c12      	ldrb	r2, [r2, #16]
 800ac5c:	f107 0108 	add.w	r1, r7, #8
 800ac60:	4610      	mov	r0, r2
 800ac62:	4798      	blx	r3
 800ac64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac66:	e00f      	b.n	800ac88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac68:	6839      	ldr	r1, [r7, #0]
 800ac6a:	6878      	ldr	r0, [r7, #4]
 800ac6c:	f000 fa49 	bl	800b102 <USBD_CtlError>
            err++;
 800ac70:	7afb      	ldrb	r3, [r7, #11]
 800ac72:	3301      	adds	r3, #1
 800ac74:	72fb      	strb	r3, [r7, #11]
          break;
 800ac76:	e007      	b.n	800ac88 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ac78:	6839      	ldr	r1, [r7, #0]
 800ac7a:	6878      	ldr	r0, [r7, #4]
 800ac7c:	f000 fa41 	bl	800b102 <USBD_CtlError>
          err++;
 800ac80:	7afb      	ldrb	r3, [r7, #11]
 800ac82:	3301      	adds	r3, #1
 800ac84:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800ac86:	bf00      	nop
      }
      break;
 800ac88:	e037      	b.n	800acfa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	7c1b      	ldrb	r3, [r3, #16]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d109      	bne.n	800aca6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac9a:	f107 0208 	add.w	r2, r7, #8
 800ac9e:	4610      	mov	r0, r2
 800aca0:	4798      	blx	r3
 800aca2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aca4:	e029      	b.n	800acfa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800aca6:	6839      	ldr	r1, [r7, #0]
 800aca8:	6878      	ldr	r0, [r7, #4]
 800acaa:	f000 fa2a 	bl	800b102 <USBD_CtlError>
        err++;
 800acae:	7afb      	ldrb	r3, [r7, #11]
 800acb0:	3301      	adds	r3, #1
 800acb2:	72fb      	strb	r3, [r7, #11]
      break;
 800acb4:	e021      	b.n	800acfa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	7c1b      	ldrb	r3, [r3, #16]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d10d      	bne.n	800acda <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800acc6:	f107 0208 	add.w	r2, r7, #8
 800acca:	4610      	mov	r0, r2
 800accc:	4798      	blx	r3
 800acce:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	3301      	adds	r3, #1
 800acd4:	2207      	movs	r2, #7
 800acd6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800acd8:	e00f      	b.n	800acfa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800acda:	6839      	ldr	r1, [r7, #0]
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f000 fa10 	bl	800b102 <USBD_CtlError>
        err++;
 800ace2:	7afb      	ldrb	r3, [r7, #11]
 800ace4:	3301      	adds	r3, #1
 800ace6:	72fb      	strb	r3, [r7, #11]
      break;
 800ace8:	e007      	b.n	800acfa <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800acea:	6839      	ldr	r1, [r7, #0]
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f000 fa08 	bl	800b102 <USBD_CtlError>
      err++;
 800acf2:	7afb      	ldrb	r3, [r7, #11]
 800acf4:	3301      	adds	r3, #1
 800acf6:	72fb      	strb	r3, [r7, #11]
      break;
 800acf8:	bf00      	nop
  }

  if (err != 0U)
 800acfa:	7afb      	ldrb	r3, [r7, #11]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d11e      	bne.n	800ad3e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800ad00:	683b      	ldr	r3, [r7, #0]
 800ad02:	88db      	ldrh	r3, [r3, #6]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d016      	beq.n	800ad36 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800ad08:	893b      	ldrh	r3, [r7, #8]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d00e      	beq.n	800ad2c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	88da      	ldrh	r2, [r3, #6]
 800ad12:	893b      	ldrh	r3, [r7, #8]
 800ad14:	4293      	cmp	r3, r2
 800ad16:	bf28      	it	cs
 800ad18:	4613      	movcs	r3, r2
 800ad1a:	b29b      	uxth	r3, r3
 800ad1c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ad1e:	893b      	ldrh	r3, [r7, #8]
 800ad20:	461a      	mov	r2, r3
 800ad22:	68f9      	ldr	r1, [r7, #12]
 800ad24:	6878      	ldr	r0, [r7, #4]
 800ad26:	f000 fa69 	bl	800b1fc <USBD_CtlSendData>
 800ad2a:	e009      	b.n	800ad40 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ad2c:	6839      	ldr	r1, [r7, #0]
 800ad2e:	6878      	ldr	r0, [r7, #4]
 800ad30:	f000 f9e7 	bl	800b102 <USBD_CtlError>
 800ad34:	e004      	b.n	800ad40 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f000 fac1 	bl	800b2be <USBD_CtlSendStatus>
 800ad3c:	e000      	b.n	800ad40 <USBD_GetDescriptor+0x2cc>
    return;
 800ad3e:	bf00      	nop
  }
}
 800ad40:	3710      	adds	r7, #16
 800ad42:	46bd      	mov	sp, r7
 800ad44:	bd80      	pop	{r7, pc}
 800ad46:	bf00      	nop

0800ad48 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b084      	sub	sp, #16
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
 800ad50:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ad52:	683b      	ldr	r3, [r7, #0]
 800ad54:	889b      	ldrh	r3, [r3, #4]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d131      	bne.n	800adbe <USBD_SetAddress+0x76>
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	88db      	ldrh	r3, [r3, #6]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d12d      	bne.n	800adbe <USBD_SetAddress+0x76>
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	885b      	ldrh	r3, [r3, #2]
 800ad66:	2b7f      	cmp	r3, #127	@ 0x7f
 800ad68:	d829      	bhi.n	800adbe <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ad6a:	683b      	ldr	r3, [r7, #0]
 800ad6c:	885b      	ldrh	r3, [r3, #2]
 800ad6e:	b2db      	uxtb	r3, r3
 800ad70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ad74:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad7c:	b2db      	uxtb	r3, r3
 800ad7e:	2b03      	cmp	r3, #3
 800ad80:	d104      	bne.n	800ad8c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ad82:	6839      	ldr	r1, [r7, #0]
 800ad84:	6878      	ldr	r0, [r7, #4]
 800ad86:	f000 f9bc 	bl	800b102 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad8a:	e01d      	b.n	800adc8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	7bfa      	ldrb	r2, [r7, #15]
 800ad90:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ad94:	7bfb      	ldrb	r3, [r7, #15]
 800ad96:	4619      	mov	r1, r3
 800ad98:	6878      	ldr	r0, [r7, #4]
 800ad9a:	f000 feb5 	bl	800bb08 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ad9e:	6878      	ldr	r0, [r7, #4]
 800ada0:	f000 fa8d 	bl	800b2be <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ada4:	7bfb      	ldrb	r3, [r7, #15]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d004      	beq.n	800adb4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	2202      	movs	r2, #2
 800adae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adb2:	e009      	b.n	800adc8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	2201      	movs	r2, #1
 800adb8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adbc:	e004      	b.n	800adc8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800adbe:	6839      	ldr	r1, [r7, #0]
 800adc0:	6878      	ldr	r0, [r7, #4]
 800adc2:	f000 f99e 	bl	800b102 <USBD_CtlError>
  }
}
 800adc6:	bf00      	nop
 800adc8:	bf00      	nop
 800adca:	3710      	adds	r7, #16
 800adcc:	46bd      	mov	sp, r7
 800adce:	bd80      	pop	{r7, pc}

0800add0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800add0:	b580      	push	{r7, lr}
 800add2:	b084      	sub	sp, #16
 800add4:	af00      	add	r7, sp, #0
 800add6:	6078      	str	r0, [r7, #4]
 800add8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800adda:	2300      	movs	r3, #0
 800addc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800adde:	683b      	ldr	r3, [r7, #0]
 800ade0:	885b      	ldrh	r3, [r3, #2]
 800ade2:	b2da      	uxtb	r2, r3
 800ade4:	4b4e      	ldr	r3, [pc, #312]	@ (800af20 <USBD_SetConfig+0x150>)
 800ade6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ade8:	4b4d      	ldr	r3, [pc, #308]	@ (800af20 <USBD_SetConfig+0x150>)
 800adea:	781b      	ldrb	r3, [r3, #0]
 800adec:	2b01      	cmp	r3, #1
 800adee:	d905      	bls.n	800adfc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800adf0:	6839      	ldr	r1, [r7, #0]
 800adf2:	6878      	ldr	r0, [r7, #4]
 800adf4:	f000 f985 	bl	800b102 <USBD_CtlError>
    return USBD_FAIL;
 800adf8:	2303      	movs	r3, #3
 800adfa:	e08c      	b.n	800af16 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae02:	b2db      	uxtb	r3, r3
 800ae04:	2b02      	cmp	r3, #2
 800ae06:	d002      	beq.n	800ae0e <USBD_SetConfig+0x3e>
 800ae08:	2b03      	cmp	r3, #3
 800ae0a:	d029      	beq.n	800ae60 <USBD_SetConfig+0x90>
 800ae0c:	e075      	b.n	800aefa <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ae0e:	4b44      	ldr	r3, [pc, #272]	@ (800af20 <USBD_SetConfig+0x150>)
 800ae10:	781b      	ldrb	r3, [r3, #0]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d020      	beq.n	800ae58 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800ae16:	4b42      	ldr	r3, [pc, #264]	@ (800af20 <USBD_SetConfig+0x150>)
 800ae18:	781b      	ldrb	r3, [r3, #0]
 800ae1a:	461a      	mov	r2, r3
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ae20:	4b3f      	ldr	r3, [pc, #252]	@ (800af20 <USBD_SetConfig+0x150>)
 800ae22:	781b      	ldrb	r3, [r3, #0]
 800ae24:	4619      	mov	r1, r3
 800ae26:	6878      	ldr	r0, [r7, #4]
 800ae28:	f7ff f805 	bl	8009e36 <USBD_SetClassConfig>
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ae30:	7bfb      	ldrb	r3, [r7, #15]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d008      	beq.n	800ae48 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ae36:	6839      	ldr	r1, [r7, #0]
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f000 f962 	bl	800b102 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2202      	movs	r2, #2
 800ae42:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ae46:	e065      	b.n	800af14 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ae48:	6878      	ldr	r0, [r7, #4]
 800ae4a:	f000 fa38 	bl	800b2be <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	2203      	movs	r2, #3
 800ae52:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ae56:	e05d      	b.n	800af14 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ae58:	6878      	ldr	r0, [r7, #4]
 800ae5a:	f000 fa30 	bl	800b2be <USBD_CtlSendStatus>
      break;
 800ae5e:	e059      	b.n	800af14 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ae60:	4b2f      	ldr	r3, [pc, #188]	@ (800af20 <USBD_SetConfig+0x150>)
 800ae62:	781b      	ldrb	r3, [r3, #0]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d112      	bne.n	800ae8e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2202      	movs	r2, #2
 800ae6c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ae70:	4b2b      	ldr	r3, [pc, #172]	@ (800af20 <USBD_SetConfig+0x150>)
 800ae72:	781b      	ldrb	r3, [r3, #0]
 800ae74:	461a      	mov	r2, r3
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ae7a:	4b29      	ldr	r3, [pc, #164]	@ (800af20 <USBD_SetConfig+0x150>)
 800ae7c:	781b      	ldrb	r3, [r3, #0]
 800ae7e:	4619      	mov	r1, r3
 800ae80:	6878      	ldr	r0, [r7, #4]
 800ae82:	f7fe fff4 	bl	8009e6e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ae86:	6878      	ldr	r0, [r7, #4]
 800ae88:	f000 fa19 	bl	800b2be <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ae8c:	e042      	b.n	800af14 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800ae8e:	4b24      	ldr	r3, [pc, #144]	@ (800af20 <USBD_SetConfig+0x150>)
 800ae90:	781b      	ldrb	r3, [r3, #0]
 800ae92:	461a      	mov	r2, r3
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	685b      	ldr	r3, [r3, #4]
 800ae98:	429a      	cmp	r2, r3
 800ae9a:	d02a      	beq.n	800aef2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	685b      	ldr	r3, [r3, #4]
 800aea0:	b2db      	uxtb	r3, r3
 800aea2:	4619      	mov	r1, r3
 800aea4:	6878      	ldr	r0, [r7, #4]
 800aea6:	f7fe ffe2 	bl	8009e6e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800aeaa:	4b1d      	ldr	r3, [pc, #116]	@ (800af20 <USBD_SetConfig+0x150>)
 800aeac:	781b      	ldrb	r3, [r3, #0]
 800aeae:	461a      	mov	r2, r3
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800aeb4:	4b1a      	ldr	r3, [pc, #104]	@ (800af20 <USBD_SetConfig+0x150>)
 800aeb6:	781b      	ldrb	r3, [r3, #0]
 800aeb8:	4619      	mov	r1, r3
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f7fe ffbb 	bl	8009e36 <USBD_SetClassConfig>
 800aec0:	4603      	mov	r3, r0
 800aec2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800aec4:	7bfb      	ldrb	r3, [r7, #15]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d00f      	beq.n	800aeea <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800aeca:	6839      	ldr	r1, [r7, #0]
 800aecc:	6878      	ldr	r0, [r7, #4]
 800aece:	f000 f918 	bl	800b102 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	685b      	ldr	r3, [r3, #4]
 800aed6:	b2db      	uxtb	r3, r3
 800aed8:	4619      	mov	r1, r3
 800aeda:	6878      	ldr	r0, [r7, #4]
 800aedc:	f7fe ffc7 	bl	8009e6e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	2202      	movs	r2, #2
 800aee4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800aee8:	e014      	b.n	800af14 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f000 f9e7 	bl	800b2be <USBD_CtlSendStatus>
      break;
 800aef0:	e010      	b.n	800af14 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800aef2:	6878      	ldr	r0, [r7, #4]
 800aef4:	f000 f9e3 	bl	800b2be <USBD_CtlSendStatus>
      break;
 800aef8:	e00c      	b.n	800af14 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800aefa:	6839      	ldr	r1, [r7, #0]
 800aefc:	6878      	ldr	r0, [r7, #4]
 800aefe:	f000 f900 	bl	800b102 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800af02:	4b07      	ldr	r3, [pc, #28]	@ (800af20 <USBD_SetConfig+0x150>)
 800af04:	781b      	ldrb	r3, [r3, #0]
 800af06:	4619      	mov	r1, r3
 800af08:	6878      	ldr	r0, [r7, #4]
 800af0a:	f7fe ffb0 	bl	8009e6e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800af0e:	2303      	movs	r3, #3
 800af10:	73fb      	strb	r3, [r7, #15]
      break;
 800af12:	bf00      	nop
  }

  return ret;
 800af14:	7bfb      	ldrb	r3, [r7, #15]
}
 800af16:	4618      	mov	r0, r3
 800af18:	3710      	adds	r7, #16
 800af1a:	46bd      	mov	sp, r7
 800af1c:	bd80      	pop	{r7, pc}
 800af1e:	bf00      	nop
 800af20:	20002434 	.word	0x20002434

0800af24 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b082      	sub	sp, #8
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
 800af2c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800af2e:	683b      	ldr	r3, [r7, #0]
 800af30:	88db      	ldrh	r3, [r3, #6]
 800af32:	2b01      	cmp	r3, #1
 800af34:	d004      	beq.n	800af40 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800af36:	6839      	ldr	r1, [r7, #0]
 800af38:	6878      	ldr	r0, [r7, #4]
 800af3a:	f000 f8e2 	bl	800b102 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800af3e:	e023      	b.n	800af88 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af46:	b2db      	uxtb	r3, r3
 800af48:	2b02      	cmp	r3, #2
 800af4a:	dc02      	bgt.n	800af52 <USBD_GetConfig+0x2e>
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	dc03      	bgt.n	800af58 <USBD_GetConfig+0x34>
 800af50:	e015      	b.n	800af7e <USBD_GetConfig+0x5a>
 800af52:	2b03      	cmp	r3, #3
 800af54:	d00b      	beq.n	800af6e <USBD_GetConfig+0x4a>
 800af56:	e012      	b.n	800af7e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2200      	movs	r2, #0
 800af5c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	3308      	adds	r3, #8
 800af62:	2201      	movs	r2, #1
 800af64:	4619      	mov	r1, r3
 800af66:	6878      	ldr	r0, [r7, #4]
 800af68:	f000 f948 	bl	800b1fc <USBD_CtlSendData>
        break;
 800af6c:	e00c      	b.n	800af88 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	3304      	adds	r3, #4
 800af72:	2201      	movs	r2, #1
 800af74:	4619      	mov	r1, r3
 800af76:	6878      	ldr	r0, [r7, #4]
 800af78:	f000 f940 	bl	800b1fc <USBD_CtlSendData>
        break;
 800af7c:	e004      	b.n	800af88 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800af7e:	6839      	ldr	r1, [r7, #0]
 800af80:	6878      	ldr	r0, [r7, #4]
 800af82:	f000 f8be 	bl	800b102 <USBD_CtlError>
        break;
 800af86:	bf00      	nop
}
 800af88:	bf00      	nop
 800af8a:	3708      	adds	r7, #8
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}

0800af90 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b082      	sub	sp, #8
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
 800af98:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800afa0:	b2db      	uxtb	r3, r3
 800afa2:	3b01      	subs	r3, #1
 800afa4:	2b02      	cmp	r3, #2
 800afa6:	d81e      	bhi.n	800afe6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800afa8:	683b      	ldr	r3, [r7, #0]
 800afaa:	88db      	ldrh	r3, [r3, #6]
 800afac:	2b02      	cmp	r3, #2
 800afae:	d004      	beq.n	800afba <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800afb0:	6839      	ldr	r1, [r7, #0]
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	f000 f8a5 	bl	800b102 <USBD_CtlError>
        break;
 800afb8:	e01a      	b.n	800aff0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	2201      	movs	r2, #1
 800afbe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d005      	beq.n	800afd6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	68db      	ldr	r3, [r3, #12]
 800afce:	f043 0202 	orr.w	r2, r3, #2
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	330c      	adds	r3, #12
 800afda:	2202      	movs	r2, #2
 800afdc:	4619      	mov	r1, r3
 800afde:	6878      	ldr	r0, [r7, #4]
 800afe0:	f000 f90c 	bl	800b1fc <USBD_CtlSendData>
      break;
 800afe4:	e004      	b.n	800aff0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800afe6:	6839      	ldr	r1, [r7, #0]
 800afe8:	6878      	ldr	r0, [r7, #4]
 800afea:	f000 f88a 	bl	800b102 <USBD_CtlError>
      break;
 800afee:	bf00      	nop
  }
}
 800aff0:	bf00      	nop
 800aff2:	3708      	adds	r7, #8
 800aff4:	46bd      	mov	sp, r7
 800aff6:	bd80      	pop	{r7, pc}

0800aff8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	b082      	sub	sp, #8
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
 800b000:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b002:	683b      	ldr	r3, [r7, #0]
 800b004:	885b      	ldrh	r3, [r3, #2]
 800b006:	2b01      	cmp	r3, #1
 800b008:	d107      	bne.n	800b01a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	2201      	movs	r2, #1
 800b00e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b012:	6878      	ldr	r0, [r7, #4]
 800b014:	f000 f953 	bl	800b2be <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b018:	e013      	b.n	800b042 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	885b      	ldrh	r3, [r3, #2]
 800b01e:	2b02      	cmp	r3, #2
 800b020:	d10b      	bne.n	800b03a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	889b      	ldrh	r3, [r3, #4]
 800b026:	0a1b      	lsrs	r3, r3, #8
 800b028:	b29b      	uxth	r3, r3
 800b02a:	b2da      	uxtb	r2, r3
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	f000 f943 	bl	800b2be <USBD_CtlSendStatus>
}
 800b038:	e003      	b.n	800b042 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b03a:	6839      	ldr	r1, [r7, #0]
 800b03c:	6878      	ldr	r0, [r7, #4]
 800b03e:	f000 f860 	bl	800b102 <USBD_CtlError>
}
 800b042:	bf00      	nop
 800b044:	3708      	adds	r7, #8
 800b046:	46bd      	mov	sp, r7
 800b048:	bd80      	pop	{r7, pc}

0800b04a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b04a:	b580      	push	{r7, lr}
 800b04c:	b082      	sub	sp, #8
 800b04e:	af00      	add	r7, sp, #0
 800b050:	6078      	str	r0, [r7, #4]
 800b052:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b05a:	b2db      	uxtb	r3, r3
 800b05c:	3b01      	subs	r3, #1
 800b05e:	2b02      	cmp	r3, #2
 800b060:	d80b      	bhi.n	800b07a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	885b      	ldrh	r3, [r3, #2]
 800b066:	2b01      	cmp	r3, #1
 800b068:	d10c      	bne.n	800b084 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	2200      	movs	r2, #0
 800b06e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b072:	6878      	ldr	r0, [r7, #4]
 800b074:	f000 f923 	bl	800b2be <USBD_CtlSendStatus>
      }
      break;
 800b078:	e004      	b.n	800b084 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b07a:	6839      	ldr	r1, [r7, #0]
 800b07c:	6878      	ldr	r0, [r7, #4]
 800b07e:	f000 f840 	bl	800b102 <USBD_CtlError>
      break;
 800b082:	e000      	b.n	800b086 <USBD_ClrFeature+0x3c>
      break;
 800b084:	bf00      	nop
  }
}
 800b086:	bf00      	nop
 800b088:	3708      	adds	r7, #8
 800b08a:	46bd      	mov	sp, r7
 800b08c:	bd80      	pop	{r7, pc}

0800b08e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b08e:	b580      	push	{r7, lr}
 800b090:	b084      	sub	sp, #16
 800b092:	af00      	add	r7, sp, #0
 800b094:	6078      	str	r0, [r7, #4]
 800b096:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	781a      	ldrb	r2, [r3, #0]
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	3301      	adds	r3, #1
 800b0a8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	781a      	ldrb	r2, [r3, #0]
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	3301      	adds	r3, #1
 800b0b6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b0b8:	68f8      	ldr	r0, [r7, #12]
 800b0ba:	f7ff fa3d 	bl	800a538 <SWAPBYTE>
 800b0be:	4603      	mov	r3, r0
 800b0c0:	461a      	mov	r2, r3
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	3301      	adds	r3, #1
 800b0ca:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	3301      	adds	r3, #1
 800b0d0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b0d2:	68f8      	ldr	r0, [r7, #12]
 800b0d4:	f7ff fa30 	bl	800a538 <SWAPBYTE>
 800b0d8:	4603      	mov	r3, r0
 800b0da:	461a      	mov	r2, r3
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	3301      	adds	r3, #1
 800b0e4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	3301      	adds	r3, #1
 800b0ea:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b0ec:	68f8      	ldr	r0, [r7, #12]
 800b0ee:	f7ff fa23 	bl	800a538 <SWAPBYTE>
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	461a      	mov	r2, r3
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	80da      	strh	r2, [r3, #6]
}
 800b0fa:	bf00      	nop
 800b0fc:	3710      	adds	r7, #16
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}

0800b102 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b102:	b580      	push	{r7, lr}
 800b104:	b082      	sub	sp, #8
 800b106:	af00      	add	r7, sp, #0
 800b108:	6078      	str	r0, [r7, #4]
 800b10a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b10c:	2180      	movs	r1, #128	@ 0x80
 800b10e:	6878      	ldr	r0, [r7, #4]
 800b110:	f000 fc90 	bl	800ba34 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b114:	2100      	movs	r1, #0
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	f000 fc8c 	bl	800ba34 <USBD_LL_StallEP>
}
 800b11c:	bf00      	nop
 800b11e:	3708      	adds	r7, #8
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}

0800b124 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b086      	sub	sp, #24
 800b128:	af00      	add	r7, sp, #0
 800b12a:	60f8      	str	r0, [r7, #12]
 800b12c:	60b9      	str	r1, [r7, #8]
 800b12e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b130:	2300      	movs	r3, #0
 800b132:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d042      	beq.n	800b1c0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b13e:	6938      	ldr	r0, [r7, #16]
 800b140:	f000 f842 	bl	800b1c8 <USBD_GetLen>
 800b144:	4603      	mov	r3, r0
 800b146:	3301      	adds	r3, #1
 800b148:	005b      	lsls	r3, r3, #1
 800b14a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b14e:	d808      	bhi.n	800b162 <USBD_GetString+0x3e>
 800b150:	6938      	ldr	r0, [r7, #16]
 800b152:	f000 f839 	bl	800b1c8 <USBD_GetLen>
 800b156:	4603      	mov	r3, r0
 800b158:	3301      	adds	r3, #1
 800b15a:	b29b      	uxth	r3, r3
 800b15c:	005b      	lsls	r3, r3, #1
 800b15e:	b29a      	uxth	r2, r3
 800b160:	e001      	b.n	800b166 <USBD_GetString+0x42>
 800b162:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b16a:	7dfb      	ldrb	r3, [r7, #23]
 800b16c:	68ba      	ldr	r2, [r7, #8]
 800b16e:	4413      	add	r3, r2
 800b170:	687a      	ldr	r2, [r7, #4]
 800b172:	7812      	ldrb	r2, [r2, #0]
 800b174:	701a      	strb	r2, [r3, #0]
  idx++;
 800b176:	7dfb      	ldrb	r3, [r7, #23]
 800b178:	3301      	adds	r3, #1
 800b17a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b17c:	7dfb      	ldrb	r3, [r7, #23]
 800b17e:	68ba      	ldr	r2, [r7, #8]
 800b180:	4413      	add	r3, r2
 800b182:	2203      	movs	r2, #3
 800b184:	701a      	strb	r2, [r3, #0]
  idx++;
 800b186:	7dfb      	ldrb	r3, [r7, #23]
 800b188:	3301      	adds	r3, #1
 800b18a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b18c:	e013      	b.n	800b1b6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800b18e:	7dfb      	ldrb	r3, [r7, #23]
 800b190:	68ba      	ldr	r2, [r7, #8]
 800b192:	4413      	add	r3, r2
 800b194:	693a      	ldr	r2, [r7, #16]
 800b196:	7812      	ldrb	r2, [r2, #0]
 800b198:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b19a:	693b      	ldr	r3, [r7, #16]
 800b19c:	3301      	adds	r3, #1
 800b19e:	613b      	str	r3, [r7, #16]
    idx++;
 800b1a0:	7dfb      	ldrb	r3, [r7, #23]
 800b1a2:	3301      	adds	r3, #1
 800b1a4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b1a6:	7dfb      	ldrb	r3, [r7, #23]
 800b1a8:	68ba      	ldr	r2, [r7, #8]
 800b1aa:	4413      	add	r3, r2
 800b1ac:	2200      	movs	r2, #0
 800b1ae:	701a      	strb	r2, [r3, #0]
    idx++;
 800b1b0:	7dfb      	ldrb	r3, [r7, #23]
 800b1b2:	3301      	adds	r3, #1
 800b1b4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b1b6:	693b      	ldr	r3, [r7, #16]
 800b1b8:	781b      	ldrb	r3, [r3, #0]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d1e7      	bne.n	800b18e <USBD_GetString+0x6a>
 800b1be:	e000      	b.n	800b1c2 <USBD_GetString+0x9e>
    return;
 800b1c0:	bf00      	nop
  }
}
 800b1c2:	3718      	adds	r7, #24
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	bd80      	pop	{r7, pc}

0800b1c8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b1c8:	b480      	push	{r7}
 800b1ca:	b085      	sub	sp, #20
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b1d8:	e005      	b.n	800b1e6 <USBD_GetLen+0x1e>
  {
    len++;
 800b1da:	7bfb      	ldrb	r3, [r7, #15]
 800b1dc:	3301      	adds	r3, #1
 800b1de:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	3301      	adds	r3, #1
 800b1e4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b1e6:	68bb      	ldr	r3, [r7, #8]
 800b1e8:	781b      	ldrb	r3, [r3, #0]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d1f5      	bne.n	800b1da <USBD_GetLen+0x12>
  }

  return len;
 800b1ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1f0:	4618      	mov	r0, r3
 800b1f2:	3714      	adds	r7, #20
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fa:	4770      	bx	lr

0800b1fc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b084      	sub	sp, #16
 800b200:	af00      	add	r7, sp, #0
 800b202:	60f8      	str	r0, [r7, #12]
 800b204:	60b9      	str	r1, [r7, #8]
 800b206:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	2202      	movs	r2, #2
 800b20c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	687a      	ldr	r2, [r7, #4]
 800b214:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	68ba      	ldr	r2, [r7, #8]
 800b21a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	687a      	ldr	r2, [r7, #4]
 800b220:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	68ba      	ldr	r2, [r7, #8]
 800b226:	2100      	movs	r1, #0
 800b228:	68f8      	ldr	r0, [r7, #12]
 800b22a:	f000 fc8c 	bl	800bb46 <USBD_LL_Transmit>

  return USBD_OK;
 800b22e:	2300      	movs	r3, #0
}
 800b230:	4618      	mov	r0, r3
 800b232:	3710      	adds	r7, #16
 800b234:	46bd      	mov	sp, r7
 800b236:	bd80      	pop	{r7, pc}

0800b238 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b238:	b580      	push	{r7, lr}
 800b23a:	b084      	sub	sp, #16
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	60f8      	str	r0, [r7, #12]
 800b240:	60b9      	str	r1, [r7, #8]
 800b242:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	68ba      	ldr	r2, [r7, #8]
 800b248:	2100      	movs	r1, #0
 800b24a:	68f8      	ldr	r0, [r7, #12]
 800b24c:	f000 fc7b 	bl	800bb46 <USBD_LL_Transmit>

  return USBD_OK;
 800b250:	2300      	movs	r3, #0
}
 800b252:	4618      	mov	r0, r3
 800b254:	3710      	adds	r7, #16
 800b256:	46bd      	mov	sp, r7
 800b258:	bd80      	pop	{r7, pc}

0800b25a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b25a:	b580      	push	{r7, lr}
 800b25c:	b084      	sub	sp, #16
 800b25e:	af00      	add	r7, sp, #0
 800b260:	60f8      	str	r0, [r7, #12]
 800b262:	60b9      	str	r1, [r7, #8]
 800b264:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	2203      	movs	r2, #3
 800b26a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	687a      	ldr	r2, [r7, #4]
 800b272:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	68ba      	ldr	r2, [r7, #8]
 800b27a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	687a      	ldr	r2, [r7, #4]
 800b282:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	68ba      	ldr	r2, [r7, #8]
 800b28a:	2100      	movs	r1, #0
 800b28c:	68f8      	ldr	r0, [r7, #12]
 800b28e:	f000 fc7b 	bl	800bb88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b292:	2300      	movs	r3, #0
}
 800b294:	4618      	mov	r0, r3
 800b296:	3710      	adds	r7, #16
 800b298:	46bd      	mov	sp, r7
 800b29a:	bd80      	pop	{r7, pc}

0800b29c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b29c:	b580      	push	{r7, lr}
 800b29e:	b084      	sub	sp, #16
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	60f8      	str	r0, [r7, #12]
 800b2a4:	60b9      	str	r1, [r7, #8]
 800b2a6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	68ba      	ldr	r2, [r7, #8]
 800b2ac:	2100      	movs	r1, #0
 800b2ae:	68f8      	ldr	r0, [r7, #12]
 800b2b0:	f000 fc6a 	bl	800bb88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b2b4:	2300      	movs	r3, #0
}
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	3710      	adds	r7, #16
 800b2ba:	46bd      	mov	sp, r7
 800b2bc:	bd80      	pop	{r7, pc}

0800b2be <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b2be:	b580      	push	{r7, lr}
 800b2c0:	b082      	sub	sp, #8
 800b2c2:	af00      	add	r7, sp, #0
 800b2c4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	2204      	movs	r2, #4
 800b2ca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	2100      	movs	r1, #0
 800b2d4:	6878      	ldr	r0, [r7, #4]
 800b2d6:	f000 fc36 	bl	800bb46 <USBD_LL_Transmit>

  return USBD_OK;
 800b2da:	2300      	movs	r3, #0
}
 800b2dc:	4618      	mov	r0, r3
 800b2de:	3708      	adds	r7, #8
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	bd80      	pop	{r7, pc}

0800b2e4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	b082      	sub	sp, #8
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	2205      	movs	r2, #5
 800b2f0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	2100      	movs	r1, #0
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f000 fc44 	bl	800bb88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b300:	2300      	movs	r3, #0
}
 800b302:	4618      	mov	r0, r3
 800b304:	3708      	adds	r7, #8
 800b306:	46bd      	mov	sp, r7
 800b308:	bd80      	pop	{r7, pc}
	...

0800b30c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b310:	2200      	movs	r2, #0
 800b312:	4912      	ldr	r1, [pc, #72]	@ (800b35c <MX_USB_DEVICE_Init+0x50>)
 800b314:	4812      	ldr	r0, [pc, #72]	@ (800b360 <MX_USB_DEVICE_Init+0x54>)
 800b316:	f7fe fd11 	bl	8009d3c <USBD_Init>
 800b31a:	4603      	mov	r3, r0
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d001      	beq.n	800b324 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b320:	f7f6 fd08 	bl	8001d34 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK)
 800b324:	490f      	ldr	r1, [pc, #60]	@ (800b364 <MX_USB_DEVICE_Init+0x58>)
 800b326:	480e      	ldr	r0, [pc, #56]	@ (800b360 <MX_USB_DEVICE_Init+0x54>)
 800b328:	f7fe fd38 	bl	8009d9c <USBD_RegisterClass>
 800b32c:	4603      	mov	r3, r0
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d001      	beq.n	800b336 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b332:	f7f6 fcff 	bl	8001d34 <Error_Handler>
  }
  if (USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops_FS) != USBD_OK)
 800b336:	490c      	ldr	r1, [pc, #48]	@ (800b368 <MX_USB_DEVICE_Init+0x5c>)
 800b338:	4809      	ldr	r0, [pc, #36]	@ (800b360 <MX_USB_DEVICE_Init+0x54>)
 800b33a:	f7fe fcb3 	bl	8009ca4 <USBD_AUDIO_RegisterInterface>
 800b33e:	4603      	mov	r3, r0
 800b340:	2b00      	cmp	r3, #0
 800b342:	d001      	beq.n	800b348 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b344:	f7f6 fcf6 	bl	8001d34 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b348:	4805      	ldr	r0, [pc, #20]	@ (800b360 <MX_USB_DEVICE_Init+0x54>)
 800b34a:	f7fe fd5d 	bl	8009e08 <USBD_Start>
 800b34e:	4603      	mov	r3, r0
 800b350:	2b00      	cmp	r3, #0
 800b352:	d001      	beq.n	800b358 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b354:	f7f6 fcee 	bl	8001d34 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b358:	bf00      	nop
 800b35a:	bd80      	pop	{r7, pc}
 800b35c:	20000118 	.word	0x20000118
 800b360:	20002438 	.word	0x20002438
 800b364:	20000048 	.word	0x20000048
 800b368:	200000fc 	.word	0x200000fc

0800b36c <AUDIO_Init_FS>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_Init_FS(uint32_t AudioFreq, uint32_t Volume, uint32_t options)
{
 800b36c:	b480      	push	{r7}
 800b36e:	b085      	sub	sp, #20
 800b370:	af00      	add	r7, sp, #0
 800b372:	60f8      	str	r0, [r7, #12]
 800b374:	60b9      	str	r1, [r7, #8]
 800b376:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 0 */
  /* USER CODE END 0 */
}
 800b378:	bf00      	nop
 800b37a:	4618      	mov	r0, r3
 800b37c:	3714      	adds	r7, #20
 800b37e:	46bd      	mov	sp, r7
 800b380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b384:	4770      	bx	lr

0800b386 <AUDIO_DeInit_FS>:
  * @brief  De-Initializes the AUDIO media low layer
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_DeInit_FS(uint32_t options)
{
 800b386:	b480      	push	{r7}
 800b388:	b083      	sub	sp, #12
 800b38a:	af00      	add	r7, sp, #0
 800b38c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */
}
 800b38e:	bf00      	nop
 800b390:	4618      	mov	r0, r3
 800b392:	370c      	adds	r7, #12
 800b394:	46bd      	mov	sp, r7
 800b396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39a:	4770      	bx	lr

0800b39c <AUDIO_AudioCmd_FS>:
  * @param  size: Number of data to be sent (in bytes)
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_AudioCmd_FS(uint8_t* pbuf, uint32_t size, uint8_t cmd)
{
 800b39c:	b480      	push	{r7}
 800b39e:	b085      	sub	sp, #20
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	60f8      	str	r0, [r7, #12]
 800b3a4:	60b9      	str	r1, [r7, #8]
 800b3a6:	4613      	mov	r3, r2
 800b3a8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
}
 800b3aa:	bf00      	nop
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	3714      	adds	r7, #20
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b6:	4770      	bx	lr

0800b3b8 <AUDIO_VolumeCtl_FS>:
  * @brief  Controls AUDIO Volume.
  * @param  vol: volume level (0..100)
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_VolumeCtl_FS(uint8_t vol)
{
 800b3b8:	b480      	push	{r7}
 800b3ba:	b083      	sub	sp, #12
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	4603      	mov	r3, r0
 800b3c0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 800b3c2:	bf00      	nop
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	370c      	adds	r7, #12
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ce:	4770      	bx	lr

0800b3d0 <AUDIO_MuteCtl_FS>:
  * @brief  Controls AUDIO Mute.
  * @param  cmd: command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_MuteCtl_FS(uint8_t cmd)
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b083      	sub	sp, #12
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  /* USER CODE END 4 */
}
 800b3da:	bf00      	nop
 800b3dc:	4618      	mov	r0, r3
 800b3de:	370c      	adds	r7, #12
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e6:	4770      	bx	lr

0800b3e8 <AUDIO_PeriodicTC_FS>:
  * @brief  AUDIO_PeriodicT_FS
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_PeriodicTC_FS(uint8_t *pbuf, uint32_t size, uint8_t cmd)
{
 800b3e8:	b480      	push	{r7}
 800b3ea:	b085      	sub	sp, #20
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	60f8      	str	r0, [r7, #12]
 800b3f0:	60b9      	str	r1, [r7, #8]
 800b3f2:	4613      	mov	r3, r2
 800b3f4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  /* USER CODE END 5 */
}
 800b3f6:	bf00      	nop
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	3714      	adds	r7, #20
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b402:	4770      	bx	lr

0800b404 <AUDIO_GetState_FS>:
/**
  * @brief  Gets AUDIO State.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_GetState_FS(void)
{
 800b404:	b480      	push	{r7}
 800b406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 6 */
  /* USER CODE END 6 */
}
 800b408:	bf00      	nop
 800b40a:	4618      	mov	r0, r3
 800b40c:	46bd      	mov	sp, r7
 800b40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b412:	4770      	bx	lr

0800b414 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b414:	b480      	push	{r7}
 800b416:	b083      	sub	sp, #12
 800b418:	af00      	add	r7, sp, #0
 800b41a:	4603      	mov	r3, r0
 800b41c:	6039      	str	r1, [r7, #0]
 800b41e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b420:	683b      	ldr	r3, [r7, #0]
 800b422:	2212      	movs	r2, #18
 800b424:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b426:	4b03      	ldr	r3, [pc, #12]	@ (800b434 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b428:	4618      	mov	r0, r3
 800b42a:	370c      	adds	r7, #12
 800b42c:	46bd      	mov	sp, r7
 800b42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b432:	4770      	bx	lr
 800b434:	20000134 	.word	0x20000134

0800b438 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b438:	b480      	push	{r7}
 800b43a:	b083      	sub	sp, #12
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	4603      	mov	r3, r0
 800b440:	6039      	str	r1, [r7, #0]
 800b442:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	2204      	movs	r2, #4
 800b448:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b44a:	4b03      	ldr	r3, [pc, #12]	@ (800b458 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b44c:	4618      	mov	r0, r3
 800b44e:	370c      	adds	r7, #12
 800b450:	46bd      	mov	sp, r7
 800b452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b456:	4770      	bx	lr
 800b458:	20000148 	.word	0x20000148

0800b45c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b082      	sub	sp, #8
 800b460:	af00      	add	r7, sp, #0
 800b462:	4603      	mov	r3, r0
 800b464:	6039      	str	r1, [r7, #0]
 800b466:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b468:	79fb      	ldrb	r3, [r7, #7]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d105      	bne.n	800b47a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b46e:	683a      	ldr	r2, [r7, #0]
 800b470:	4907      	ldr	r1, [pc, #28]	@ (800b490 <USBD_FS_ProductStrDescriptor+0x34>)
 800b472:	4808      	ldr	r0, [pc, #32]	@ (800b494 <USBD_FS_ProductStrDescriptor+0x38>)
 800b474:	f7ff fe56 	bl	800b124 <USBD_GetString>
 800b478:	e004      	b.n	800b484 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b47a:	683a      	ldr	r2, [r7, #0]
 800b47c:	4904      	ldr	r1, [pc, #16]	@ (800b490 <USBD_FS_ProductStrDescriptor+0x34>)
 800b47e:	4805      	ldr	r0, [pc, #20]	@ (800b494 <USBD_FS_ProductStrDescriptor+0x38>)
 800b480:	f7ff fe50 	bl	800b124 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b484:	4b02      	ldr	r3, [pc, #8]	@ (800b490 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b486:	4618      	mov	r0, r3
 800b488:	3708      	adds	r7, #8
 800b48a:	46bd      	mov	sp, r7
 800b48c:	bd80      	pop	{r7, pc}
 800b48e:	bf00      	nop
 800b490:	20002714 	.word	0x20002714
 800b494:	0800c780 	.word	0x0800c780

0800b498 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b082      	sub	sp, #8
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	4603      	mov	r3, r0
 800b4a0:	6039      	str	r1, [r7, #0]
 800b4a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b4a4:	683a      	ldr	r2, [r7, #0]
 800b4a6:	4904      	ldr	r1, [pc, #16]	@ (800b4b8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b4a8:	4804      	ldr	r0, [pc, #16]	@ (800b4bc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b4aa:	f7ff fe3b 	bl	800b124 <USBD_GetString>
  return USBD_StrDesc;
 800b4ae:	4b02      	ldr	r3, [pc, #8]	@ (800b4b8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	3708      	adds	r7, #8
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	bd80      	pop	{r7, pc}
 800b4b8:	20002714 	.word	0x20002714
 800b4bc:	0800c794 	.word	0x0800c794

0800b4c0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b082      	sub	sp, #8
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	4603      	mov	r3, r0
 800b4c8:	6039      	str	r1, [r7, #0]
 800b4ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	221a      	movs	r2, #26
 800b4d0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b4d2:	f000 f843 	bl	800b55c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b4d6:	4b02      	ldr	r3, [pc, #8]	@ (800b4e0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b4d8:	4618      	mov	r0, r3
 800b4da:	3708      	adds	r7, #8
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	bd80      	pop	{r7, pc}
 800b4e0:	2000014c 	.word	0x2000014c

0800b4e4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b082      	sub	sp, #8
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	4603      	mov	r3, r0
 800b4ec:	6039      	str	r1, [r7, #0]
 800b4ee:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b4f0:	79fb      	ldrb	r3, [r7, #7]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d105      	bne.n	800b502 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b4f6:	683a      	ldr	r2, [r7, #0]
 800b4f8:	4907      	ldr	r1, [pc, #28]	@ (800b518 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b4fa:	4808      	ldr	r0, [pc, #32]	@ (800b51c <USBD_FS_ConfigStrDescriptor+0x38>)
 800b4fc:	f7ff fe12 	bl	800b124 <USBD_GetString>
 800b500:	e004      	b.n	800b50c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b502:	683a      	ldr	r2, [r7, #0]
 800b504:	4904      	ldr	r1, [pc, #16]	@ (800b518 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b506:	4805      	ldr	r0, [pc, #20]	@ (800b51c <USBD_FS_ConfigStrDescriptor+0x38>)
 800b508:	f7ff fe0c 	bl	800b124 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b50c:	4b02      	ldr	r3, [pc, #8]	@ (800b518 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b50e:	4618      	mov	r0, r3
 800b510:	3708      	adds	r7, #8
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}
 800b516:	bf00      	nop
 800b518:	20002714 	.word	0x20002714
 800b51c:	0800c7a8 	.word	0x0800c7a8

0800b520 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b082      	sub	sp, #8
 800b524:	af00      	add	r7, sp, #0
 800b526:	4603      	mov	r3, r0
 800b528:	6039      	str	r1, [r7, #0]
 800b52a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b52c:	79fb      	ldrb	r3, [r7, #7]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d105      	bne.n	800b53e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b532:	683a      	ldr	r2, [r7, #0]
 800b534:	4907      	ldr	r1, [pc, #28]	@ (800b554 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b536:	4808      	ldr	r0, [pc, #32]	@ (800b558 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b538:	f7ff fdf4 	bl	800b124 <USBD_GetString>
 800b53c:	e004      	b.n	800b548 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b53e:	683a      	ldr	r2, [r7, #0]
 800b540:	4904      	ldr	r1, [pc, #16]	@ (800b554 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b542:	4805      	ldr	r0, [pc, #20]	@ (800b558 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b544:	f7ff fdee 	bl	800b124 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b548:	4b02      	ldr	r3, [pc, #8]	@ (800b554 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b54a:	4618      	mov	r0, r3
 800b54c:	3708      	adds	r7, #8
 800b54e:	46bd      	mov	sp, r7
 800b550:	bd80      	pop	{r7, pc}
 800b552:	bf00      	nop
 800b554:	20002714 	.word	0x20002714
 800b558:	0800c7b8 	.word	0x0800c7b8

0800b55c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b084      	sub	sp, #16
 800b560:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b562:	4b0f      	ldr	r3, [pc, #60]	@ (800b5a0 <Get_SerialNum+0x44>)
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b568:	4b0e      	ldr	r3, [pc, #56]	@ (800b5a4 <Get_SerialNum+0x48>)
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b56e:	4b0e      	ldr	r3, [pc, #56]	@ (800b5a8 <Get_SerialNum+0x4c>)
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b574:	68fa      	ldr	r2, [r7, #12]
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	4413      	add	r3, r2
 800b57a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d009      	beq.n	800b596 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b582:	2208      	movs	r2, #8
 800b584:	4909      	ldr	r1, [pc, #36]	@ (800b5ac <Get_SerialNum+0x50>)
 800b586:	68f8      	ldr	r0, [r7, #12]
 800b588:	f000 f814 	bl	800b5b4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b58c:	2204      	movs	r2, #4
 800b58e:	4908      	ldr	r1, [pc, #32]	@ (800b5b0 <Get_SerialNum+0x54>)
 800b590:	68b8      	ldr	r0, [r7, #8]
 800b592:	f000 f80f 	bl	800b5b4 <IntToUnicode>
  }
}
 800b596:	bf00      	nop
 800b598:	3710      	adds	r7, #16
 800b59a:	46bd      	mov	sp, r7
 800b59c:	bd80      	pop	{r7, pc}
 800b59e:	bf00      	nop
 800b5a0:	1fff7a10 	.word	0x1fff7a10
 800b5a4:	1fff7a14 	.word	0x1fff7a14
 800b5a8:	1fff7a18 	.word	0x1fff7a18
 800b5ac:	2000014e 	.word	0x2000014e
 800b5b0:	2000015e 	.word	0x2000015e

0800b5b4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b5b4:	b480      	push	{r7}
 800b5b6:	b087      	sub	sp, #28
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	60f8      	str	r0, [r7, #12]
 800b5bc:	60b9      	str	r1, [r7, #8]
 800b5be:	4613      	mov	r3, r2
 800b5c0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	75fb      	strb	r3, [r7, #23]
 800b5ca:	e027      	b.n	800b61c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	0f1b      	lsrs	r3, r3, #28
 800b5d0:	2b09      	cmp	r3, #9
 800b5d2:	d80b      	bhi.n	800b5ec <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	0f1b      	lsrs	r3, r3, #28
 800b5d8:	b2da      	uxtb	r2, r3
 800b5da:	7dfb      	ldrb	r3, [r7, #23]
 800b5dc:	005b      	lsls	r3, r3, #1
 800b5de:	4619      	mov	r1, r3
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	440b      	add	r3, r1
 800b5e4:	3230      	adds	r2, #48	@ 0x30
 800b5e6:	b2d2      	uxtb	r2, r2
 800b5e8:	701a      	strb	r2, [r3, #0]
 800b5ea:	e00a      	b.n	800b602 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	0f1b      	lsrs	r3, r3, #28
 800b5f0:	b2da      	uxtb	r2, r3
 800b5f2:	7dfb      	ldrb	r3, [r7, #23]
 800b5f4:	005b      	lsls	r3, r3, #1
 800b5f6:	4619      	mov	r1, r3
 800b5f8:	68bb      	ldr	r3, [r7, #8]
 800b5fa:	440b      	add	r3, r1
 800b5fc:	3237      	adds	r2, #55	@ 0x37
 800b5fe:	b2d2      	uxtb	r2, r2
 800b600:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	011b      	lsls	r3, r3, #4
 800b606:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b608:	7dfb      	ldrb	r3, [r7, #23]
 800b60a:	005b      	lsls	r3, r3, #1
 800b60c:	3301      	adds	r3, #1
 800b60e:	68ba      	ldr	r2, [r7, #8]
 800b610:	4413      	add	r3, r2
 800b612:	2200      	movs	r2, #0
 800b614:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b616:	7dfb      	ldrb	r3, [r7, #23]
 800b618:	3301      	adds	r3, #1
 800b61a:	75fb      	strb	r3, [r7, #23]
 800b61c:	7dfa      	ldrb	r2, [r7, #23]
 800b61e:	79fb      	ldrb	r3, [r7, #7]
 800b620:	429a      	cmp	r2, r3
 800b622:	d3d3      	bcc.n	800b5cc <IntToUnicode+0x18>
  }
}
 800b624:	bf00      	nop
 800b626:	bf00      	nop
 800b628:	371c      	adds	r7, #28
 800b62a:	46bd      	mov	sp, r7
 800b62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b630:	4770      	bx	lr
	...

0800b634 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b08a      	sub	sp, #40	@ 0x28
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b63c:	f107 0314 	add.w	r3, r7, #20
 800b640:	2200      	movs	r2, #0
 800b642:	601a      	str	r2, [r3, #0]
 800b644:	605a      	str	r2, [r3, #4]
 800b646:	609a      	str	r2, [r3, #8]
 800b648:	60da      	str	r2, [r3, #12]
 800b64a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b654:	d147      	bne.n	800b6e6 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b656:	2300      	movs	r3, #0
 800b658:	613b      	str	r3, [r7, #16]
 800b65a:	4b25      	ldr	r3, [pc, #148]	@ (800b6f0 <HAL_PCD_MspInit+0xbc>)
 800b65c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b65e:	4a24      	ldr	r2, [pc, #144]	@ (800b6f0 <HAL_PCD_MspInit+0xbc>)
 800b660:	f043 0301 	orr.w	r3, r3, #1
 800b664:	6313      	str	r3, [r2, #48]	@ 0x30
 800b666:	4b22      	ldr	r3, [pc, #136]	@ (800b6f0 <HAL_PCD_MspInit+0xbc>)
 800b668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b66a:	f003 0301 	and.w	r3, r3, #1
 800b66e:	613b      	str	r3, [r7, #16]
 800b670:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800b672:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b676:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b678:	2300      	movs	r3, #0
 800b67a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b67c:	2300      	movs	r3, #0
 800b67e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800b680:	f107 0314 	add.w	r3, r7, #20
 800b684:	4619      	mov	r1, r3
 800b686:	481b      	ldr	r0, [pc, #108]	@ (800b6f4 <HAL_PCD_MspInit+0xc0>)
 800b688:	f7f8 fab2 	bl	8003bf0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800b68c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800b690:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b692:	2302      	movs	r3, #2
 800b694:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b696:	2300      	movs	r3, #0
 800b698:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b69a:	2300      	movs	r3, #0
 800b69c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b69e:	230a      	movs	r3, #10
 800b6a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b6a2:	f107 0314 	add.w	r3, r7, #20
 800b6a6:	4619      	mov	r1, r3
 800b6a8:	4812      	ldr	r0, [pc, #72]	@ (800b6f4 <HAL_PCD_MspInit+0xc0>)
 800b6aa:	f7f8 faa1 	bl	8003bf0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b6ae:	4b10      	ldr	r3, [pc, #64]	@ (800b6f0 <HAL_PCD_MspInit+0xbc>)
 800b6b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6b2:	4a0f      	ldr	r2, [pc, #60]	@ (800b6f0 <HAL_PCD_MspInit+0xbc>)
 800b6b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b6b8:	6353      	str	r3, [r2, #52]	@ 0x34
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	60fb      	str	r3, [r7, #12]
 800b6be:	4b0c      	ldr	r3, [pc, #48]	@ (800b6f0 <HAL_PCD_MspInit+0xbc>)
 800b6c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6c2:	4a0b      	ldr	r2, [pc, #44]	@ (800b6f0 <HAL_PCD_MspInit+0xbc>)
 800b6c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b6c8:	6453      	str	r3, [r2, #68]	@ 0x44
 800b6ca:	4b09      	ldr	r3, [pc, #36]	@ (800b6f0 <HAL_PCD_MspInit+0xbc>)
 800b6cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b6d2:	60fb      	str	r3, [r7, #12]
 800b6d4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	2100      	movs	r1, #0
 800b6da:	2043      	movs	r0, #67	@ 0x43
 800b6dc:	f7f7 fe83 	bl	80033e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b6e0:	2043      	movs	r0, #67	@ 0x43
 800b6e2:	f7f7 fe9c 	bl	800341e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b6e6:	bf00      	nop
 800b6e8:	3728      	adds	r7, #40	@ 0x28
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	bd80      	pop	{r7, pc}
 800b6ee:	bf00      	nop
 800b6f0:	40023800 	.word	0x40023800
 800b6f4:	40020000 	.word	0x40020000

0800b6f8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b082      	sub	sp, #8
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b70c:	4619      	mov	r1, r3
 800b70e:	4610      	mov	r0, r2
 800b710:	f7fe fbc7 	bl	8009ea2 <USBD_LL_SetupStage>
}
 800b714:	bf00      	nop
 800b716:	3708      	adds	r7, #8
 800b718:	46bd      	mov	sp, r7
 800b71a:	bd80      	pop	{r7, pc}

0800b71c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b082      	sub	sp, #8
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
 800b724:	460b      	mov	r3, r1
 800b726:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b72e:	78fa      	ldrb	r2, [r7, #3]
 800b730:	6879      	ldr	r1, [r7, #4]
 800b732:	4613      	mov	r3, r2
 800b734:	00db      	lsls	r3, r3, #3
 800b736:	4413      	add	r3, r2
 800b738:	009b      	lsls	r3, r3, #2
 800b73a:	440b      	add	r3, r1
 800b73c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b740:	681a      	ldr	r2, [r3, #0]
 800b742:	78fb      	ldrb	r3, [r7, #3]
 800b744:	4619      	mov	r1, r3
 800b746:	f7fe fc01 	bl	8009f4c <USBD_LL_DataOutStage>
}
 800b74a:	bf00      	nop
 800b74c:	3708      	adds	r7, #8
 800b74e:	46bd      	mov	sp, r7
 800b750:	bd80      	pop	{r7, pc}

0800b752 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b752:	b580      	push	{r7, lr}
 800b754:	b082      	sub	sp, #8
 800b756:	af00      	add	r7, sp, #0
 800b758:	6078      	str	r0, [r7, #4]
 800b75a:	460b      	mov	r3, r1
 800b75c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b764:	78fa      	ldrb	r2, [r7, #3]
 800b766:	6879      	ldr	r1, [r7, #4]
 800b768:	4613      	mov	r3, r2
 800b76a:	00db      	lsls	r3, r3, #3
 800b76c:	4413      	add	r3, r2
 800b76e:	009b      	lsls	r3, r3, #2
 800b770:	440b      	add	r3, r1
 800b772:	3320      	adds	r3, #32
 800b774:	681a      	ldr	r2, [r3, #0]
 800b776:	78fb      	ldrb	r3, [r7, #3]
 800b778:	4619      	mov	r1, r3
 800b77a:	f7fe fca3 	bl	800a0c4 <USBD_LL_DataInStage>
}
 800b77e:	bf00      	nop
 800b780:	3708      	adds	r7, #8
 800b782:	46bd      	mov	sp, r7
 800b784:	bd80      	pop	{r7, pc}

0800b786 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b786:	b580      	push	{r7, lr}
 800b788:	b082      	sub	sp, #8
 800b78a:	af00      	add	r7, sp, #0
 800b78c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b794:	4618      	mov	r0, r3
 800b796:	f7fe fde7 	bl	800a368 <USBD_LL_SOF>
}
 800b79a:	bf00      	nop
 800b79c:	3708      	adds	r7, #8
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}

0800b7a2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7a2:	b580      	push	{r7, lr}
 800b7a4:	b084      	sub	sp, #16
 800b7a6:	af00      	add	r7, sp, #0
 800b7a8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b7aa:	2301      	movs	r3, #1
 800b7ac:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	79db      	ldrb	r3, [r3, #7]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d102      	bne.n	800b7bc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	73fb      	strb	r3, [r7, #15]
 800b7ba:	e008      	b.n	800b7ce <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	79db      	ldrb	r3, [r3, #7]
 800b7c0:	2b02      	cmp	r3, #2
 800b7c2:	d102      	bne.n	800b7ca <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b7c4:	2301      	movs	r3, #1
 800b7c6:	73fb      	strb	r3, [r7, #15]
 800b7c8:	e001      	b.n	800b7ce <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b7ca:	f7f6 fab3 	bl	8001d34 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b7d4:	7bfa      	ldrb	r2, [r7, #15]
 800b7d6:	4611      	mov	r1, r2
 800b7d8:	4618      	mov	r0, r3
 800b7da:	f7fe fd81 	bl	800a2e0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	f7fe fd28 	bl	800a23a <USBD_LL_Reset>
}
 800b7ea:	bf00      	nop
 800b7ec:	3710      	adds	r7, #16
 800b7ee:	46bd      	mov	sp, r7
 800b7f0:	bd80      	pop	{r7, pc}
	...

0800b7f4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b082      	sub	sp, #8
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b802:	4618      	mov	r0, r3
 800b804:	f7fe fd7c 	bl	800a300 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	687a      	ldr	r2, [r7, #4]
 800b814:	6812      	ldr	r2, [r2, #0]
 800b816:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b81a:	f043 0301 	orr.w	r3, r3, #1
 800b81e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	7adb      	ldrb	r3, [r3, #11]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d005      	beq.n	800b834 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b828:	4b04      	ldr	r3, [pc, #16]	@ (800b83c <HAL_PCD_SuspendCallback+0x48>)
 800b82a:	691b      	ldr	r3, [r3, #16]
 800b82c:	4a03      	ldr	r2, [pc, #12]	@ (800b83c <HAL_PCD_SuspendCallback+0x48>)
 800b82e:	f043 0306 	orr.w	r3, r3, #6
 800b832:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b834:	bf00      	nop
 800b836:	3708      	adds	r7, #8
 800b838:	46bd      	mov	sp, r7
 800b83a:	bd80      	pop	{r7, pc}
 800b83c:	e000ed00 	.word	0xe000ed00

0800b840 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b082      	sub	sp, #8
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b84e:	4618      	mov	r0, r3
 800b850:	f7fe fd72 	bl	800a338 <USBD_LL_Resume>
}
 800b854:	bf00      	nop
 800b856:	3708      	adds	r7, #8
 800b858:	46bd      	mov	sp, r7
 800b85a:	bd80      	pop	{r7, pc}

0800b85c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b85c:	b580      	push	{r7, lr}
 800b85e:	b082      	sub	sp, #8
 800b860:	af00      	add	r7, sp, #0
 800b862:	6078      	str	r0, [r7, #4]
 800b864:	460b      	mov	r3, r1
 800b866:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b86e:	78fa      	ldrb	r2, [r7, #3]
 800b870:	4611      	mov	r1, r2
 800b872:	4618      	mov	r0, r3
 800b874:	f7fe fdca 	bl	800a40c <USBD_LL_IsoOUTIncomplete>
}
 800b878:	bf00      	nop
 800b87a:	3708      	adds	r7, #8
 800b87c:	46bd      	mov	sp, r7
 800b87e:	bd80      	pop	{r7, pc}

0800b880 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b880:	b580      	push	{r7, lr}
 800b882:	b082      	sub	sp, #8
 800b884:	af00      	add	r7, sp, #0
 800b886:	6078      	str	r0, [r7, #4]
 800b888:	460b      	mov	r3, r1
 800b88a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b892:	78fa      	ldrb	r2, [r7, #3]
 800b894:	4611      	mov	r1, r2
 800b896:	4618      	mov	r0, r3
 800b898:	f7fe fd86 	bl	800a3a8 <USBD_LL_IsoINIncomplete>
}
 800b89c:	bf00      	nop
 800b89e:	3708      	adds	r7, #8
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	bd80      	pop	{r7, pc}

0800b8a4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b082      	sub	sp, #8
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	f7fe fddc 	bl	800a470 <USBD_LL_DevConnected>
}
 800b8b8:	bf00      	nop
 800b8ba:	3708      	adds	r7, #8
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	bd80      	pop	{r7, pc}

0800b8c0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b082      	sub	sp, #8
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f7fe fdd9 	bl	800a486 <USBD_LL_DevDisconnected>
}
 800b8d4:	bf00      	nop
 800b8d6:	3708      	adds	r7, #8
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	bd80      	pop	{r7, pc}

0800b8dc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b082      	sub	sp, #8
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	781b      	ldrb	r3, [r3, #0]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d13c      	bne.n	800b966 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b8ec:	4a20      	ldr	r2, [pc, #128]	@ (800b970 <USBD_LL_Init+0x94>)
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	4a1e      	ldr	r2, [pc, #120]	@ (800b970 <USBD_LL_Init+0x94>)
 800b8f8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b8fc:	4b1c      	ldr	r3, [pc, #112]	@ (800b970 <USBD_LL_Init+0x94>)
 800b8fe:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b902:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b904:	4b1a      	ldr	r3, [pc, #104]	@ (800b970 <USBD_LL_Init+0x94>)
 800b906:	2204      	movs	r2, #4
 800b908:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b90a:	4b19      	ldr	r3, [pc, #100]	@ (800b970 <USBD_LL_Init+0x94>)
 800b90c:	2202      	movs	r2, #2
 800b90e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b910:	4b17      	ldr	r3, [pc, #92]	@ (800b970 <USBD_LL_Init+0x94>)
 800b912:	2200      	movs	r2, #0
 800b914:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b916:	4b16      	ldr	r3, [pc, #88]	@ (800b970 <USBD_LL_Init+0x94>)
 800b918:	2202      	movs	r2, #2
 800b91a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b91c:	4b14      	ldr	r3, [pc, #80]	@ (800b970 <USBD_LL_Init+0x94>)
 800b91e:	2200      	movs	r2, #0
 800b920:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b922:	4b13      	ldr	r3, [pc, #76]	@ (800b970 <USBD_LL_Init+0x94>)
 800b924:	2200      	movs	r2, #0
 800b926:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b928:	4b11      	ldr	r3, [pc, #68]	@ (800b970 <USBD_LL_Init+0x94>)
 800b92a:	2200      	movs	r2, #0
 800b92c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800b92e:	4b10      	ldr	r3, [pc, #64]	@ (800b970 <USBD_LL_Init+0x94>)
 800b930:	2201      	movs	r2, #1
 800b932:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b934:	4b0e      	ldr	r3, [pc, #56]	@ (800b970 <USBD_LL_Init+0x94>)
 800b936:	2200      	movs	r2, #0
 800b938:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b93a:	480d      	ldr	r0, [pc, #52]	@ (800b970 <USBD_LL_Init+0x94>)
 800b93c:	f7fa fa00 	bl	8005d40 <HAL_PCD_Init>
 800b940:	4603      	mov	r3, r0
 800b942:	2b00      	cmp	r3, #0
 800b944:	d001      	beq.n	800b94a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b946:	f7f6 f9f5 	bl	8001d34 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b94a:	2180      	movs	r1, #128	@ 0x80
 800b94c:	4808      	ldr	r0, [pc, #32]	@ (800b970 <USBD_LL_Init+0x94>)
 800b94e:	f7fb fc2c 	bl	80071aa <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b952:	2240      	movs	r2, #64	@ 0x40
 800b954:	2100      	movs	r1, #0
 800b956:	4806      	ldr	r0, [pc, #24]	@ (800b970 <USBD_LL_Init+0x94>)
 800b958:	f7fb fbe0 	bl	800711c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b95c:	2280      	movs	r2, #128	@ 0x80
 800b95e:	2101      	movs	r1, #1
 800b960:	4803      	ldr	r0, [pc, #12]	@ (800b970 <USBD_LL_Init+0x94>)
 800b962:	f7fb fbdb 	bl	800711c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b966:	2300      	movs	r3, #0
}
 800b968:	4618      	mov	r0, r3
 800b96a:	3708      	adds	r7, #8
 800b96c:	46bd      	mov	sp, r7
 800b96e:	bd80      	pop	{r7, pc}
 800b970:	20002914 	.word	0x20002914

0800b974 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b974:	b580      	push	{r7, lr}
 800b976:	b084      	sub	sp, #16
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b97c:	2300      	movs	r3, #0
 800b97e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b980:	2300      	movs	r3, #0
 800b982:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b98a:	4618      	mov	r0, r3
 800b98c:	f7fa fae7 	bl	8005f5e <HAL_PCD_Start>
 800b990:	4603      	mov	r3, r0
 800b992:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b994:	7bfb      	ldrb	r3, [r7, #15]
 800b996:	4618      	mov	r0, r3
 800b998:	f000 f942 	bl	800bc20 <USBD_Get_USB_Status>
 800b99c:	4603      	mov	r3, r0
 800b99e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b9a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	3710      	adds	r7, #16
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	bd80      	pop	{r7, pc}

0800b9aa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b9aa:	b580      	push	{r7, lr}
 800b9ac:	b084      	sub	sp, #16
 800b9ae:	af00      	add	r7, sp, #0
 800b9b0:	6078      	str	r0, [r7, #4]
 800b9b2:	4608      	mov	r0, r1
 800b9b4:	4611      	mov	r1, r2
 800b9b6:	461a      	mov	r2, r3
 800b9b8:	4603      	mov	r3, r0
 800b9ba:	70fb      	strb	r3, [r7, #3]
 800b9bc:	460b      	mov	r3, r1
 800b9be:	70bb      	strb	r3, [r7, #2]
 800b9c0:	4613      	mov	r3, r2
 800b9c2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b9d2:	78bb      	ldrb	r3, [r7, #2]
 800b9d4:	883a      	ldrh	r2, [r7, #0]
 800b9d6:	78f9      	ldrb	r1, [r7, #3]
 800b9d8:	f7fa ffbb 	bl	8006952 <HAL_PCD_EP_Open>
 800b9dc:	4603      	mov	r3, r0
 800b9de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9e0:	7bfb      	ldrb	r3, [r7, #15]
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	f000 f91c 	bl	800bc20 <USBD_Get_USB_Status>
 800b9e8:	4603      	mov	r3, r0
 800b9ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b9ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	3710      	adds	r7, #16
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	bd80      	pop	{r7, pc}

0800b9f6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b9f6:	b580      	push	{r7, lr}
 800b9f8:	b084      	sub	sp, #16
 800b9fa:	af00      	add	r7, sp, #0
 800b9fc:	6078      	str	r0, [r7, #4]
 800b9fe:	460b      	mov	r3, r1
 800ba00:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba02:	2300      	movs	r3, #0
 800ba04:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba06:	2300      	movs	r3, #0
 800ba08:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ba10:	78fa      	ldrb	r2, [r7, #3]
 800ba12:	4611      	mov	r1, r2
 800ba14:	4618      	mov	r0, r3
 800ba16:	f7fb f806 	bl	8006a26 <HAL_PCD_EP_Close>
 800ba1a:	4603      	mov	r3, r0
 800ba1c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ba1e:	7bfb      	ldrb	r3, [r7, #15]
 800ba20:	4618      	mov	r0, r3
 800ba22:	f000 f8fd 	bl	800bc20 <USBD_Get_USB_Status>
 800ba26:	4603      	mov	r3, r0
 800ba28:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba2a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	3710      	adds	r7, #16
 800ba30:	46bd      	mov	sp, r7
 800ba32:	bd80      	pop	{r7, pc}

0800ba34 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b084      	sub	sp, #16
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	6078      	str	r0, [r7, #4]
 800ba3c:	460b      	mov	r3, r1
 800ba3e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba40:	2300      	movs	r3, #0
 800ba42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba44:	2300      	movs	r3, #0
 800ba46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ba4e:	78fa      	ldrb	r2, [r7, #3]
 800ba50:	4611      	mov	r1, r2
 800ba52:	4618      	mov	r0, r3
 800ba54:	f7fb f8be 	bl	8006bd4 <HAL_PCD_EP_SetStall>
 800ba58:	4603      	mov	r3, r0
 800ba5a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ba5c:	7bfb      	ldrb	r3, [r7, #15]
 800ba5e:	4618      	mov	r0, r3
 800ba60:	f000 f8de 	bl	800bc20 <USBD_Get_USB_Status>
 800ba64:	4603      	mov	r3, r0
 800ba66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba68:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	3710      	adds	r7, #16
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bd80      	pop	{r7, pc}

0800ba72 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ba72:	b580      	push	{r7, lr}
 800ba74:	b084      	sub	sp, #16
 800ba76:	af00      	add	r7, sp, #0
 800ba78:	6078      	str	r0, [r7, #4]
 800ba7a:	460b      	mov	r3, r1
 800ba7c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba7e:	2300      	movs	r3, #0
 800ba80:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba82:	2300      	movs	r3, #0
 800ba84:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ba8c:	78fa      	ldrb	r2, [r7, #3]
 800ba8e:	4611      	mov	r1, r2
 800ba90:	4618      	mov	r0, r3
 800ba92:	f7fb f902 	bl	8006c9a <HAL_PCD_EP_ClrStall>
 800ba96:	4603      	mov	r3, r0
 800ba98:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ba9a:	7bfb      	ldrb	r3, [r7, #15]
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	f000 f8bf 	bl	800bc20 <USBD_Get_USB_Status>
 800baa2:	4603      	mov	r3, r0
 800baa4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800baa6:	7bbb      	ldrb	r3, [r7, #14]
}
 800baa8:	4618      	mov	r0, r3
 800baaa:	3710      	adds	r7, #16
 800baac:	46bd      	mov	sp, r7
 800baae:	bd80      	pop	{r7, pc}

0800bab0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bab0:	b480      	push	{r7}
 800bab2:	b085      	sub	sp, #20
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
 800bab8:	460b      	mov	r3, r1
 800baba:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bac2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bac4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	da0b      	bge.n	800bae4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bacc:	78fb      	ldrb	r3, [r7, #3]
 800bace:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bad2:	68f9      	ldr	r1, [r7, #12]
 800bad4:	4613      	mov	r3, r2
 800bad6:	00db      	lsls	r3, r3, #3
 800bad8:	4413      	add	r3, r2
 800bada:	009b      	lsls	r3, r3, #2
 800badc:	440b      	add	r3, r1
 800bade:	3316      	adds	r3, #22
 800bae0:	781b      	ldrb	r3, [r3, #0]
 800bae2:	e00b      	b.n	800bafc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bae4:	78fb      	ldrb	r3, [r7, #3]
 800bae6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800baea:	68f9      	ldr	r1, [r7, #12]
 800baec:	4613      	mov	r3, r2
 800baee:	00db      	lsls	r3, r3, #3
 800baf0:	4413      	add	r3, r2
 800baf2:	009b      	lsls	r3, r3, #2
 800baf4:	440b      	add	r3, r1
 800baf6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800bafa:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bafc:	4618      	mov	r0, r3
 800bafe:	3714      	adds	r7, #20
 800bb00:	46bd      	mov	sp, r7
 800bb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb06:	4770      	bx	lr

0800bb08 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b084      	sub	sp, #16
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
 800bb10:	460b      	mov	r3, r1
 800bb12:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb14:	2300      	movs	r3, #0
 800bb16:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb18:	2300      	movs	r3, #0
 800bb1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bb22:	78fa      	ldrb	r2, [r7, #3]
 800bb24:	4611      	mov	r1, r2
 800bb26:	4618      	mov	r0, r3
 800bb28:	f7fa feef 	bl	800690a <HAL_PCD_SetAddress>
 800bb2c:	4603      	mov	r3, r0
 800bb2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bb30:	7bfb      	ldrb	r3, [r7, #15]
 800bb32:	4618      	mov	r0, r3
 800bb34:	f000 f874 	bl	800bc20 <USBD_Get_USB_Status>
 800bb38:	4603      	mov	r3, r0
 800bb3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bb3c:	7bbb      	ldrb	r3, [r7, #14]
}
 800bb3e:	4618      	mov	r0, r3
 800bb40:	3710      	adds	r7, #16
 800bb42:	46bd      	mov	sp, r7
 800bb44:	bd80      	pop	{r7, pc}

0800bb46 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bb46:	b580      	push	{r7, lr}
 800bb48:	b086      	sub	sp, #24
 800bb4a:	af00      	add	r7, sp, #0
 800bb4c:	60f8      	str	r0, [r7, #12]
 800bb4e:	607a      	str	r2, [r7, #4]
 800bb50:	603b      	str	r3, [r7, #0]
 800bb52:	460b      	mov	r3, r1
 800bb54:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb56:	2300      	movs	r3, #0
 800bb58:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bb64:	7af9      	ldrb	r1, [r7, #11]
 800bb66:	683b      	ldr	r3, [r7, #0]
 800bb68:	687a      	ldr	r2, [r7, #4]
 800bb6a:	f7fa fff9 	bl	8006b60 <HAL_PCD_EP_Transmit>
 800bb6e:	4603      	mov	r3, r0
 800bb70:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bb72:	7dfb      	ldrb	r3, [r7, #23]
 800bb74:	4618      	mov	r0, r3
 800bb76:	f000 f853 	bl	800bc20 <USBD_Get_USB_Status>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bb7e:	7dbb      	ldrb	r3, [r7, #22]
}
 800bb80:	4618      	mov	r0, r3
 800bb82:	3718      	adds	r7, #24
 800bb84:	46bd      	mov	sp, r7
 800bb86:	bd80      	pop	{r7, pc}

0800bb88 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b086      	sub	sp, #24
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	60f8      	str	r0, [r7, #12]
 800bb90:	607a      	str	r2, [r7, #4]
 800bb92:	603b      	str	r3, [r7, #0]
 800bb94:	460b      	mov	r3, r1
 800bb96:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb98:	2300      	movs	r3, #0
 800bb9a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bba6:	7af9      	ldrb	r1, [r7, #11]
 800bba8:	683b      	ldr	r3, [r7, #0]
 800bbaa:	687a      	ldr	r2, [r7, #4]
 800bbac:	f7fa ff85 	bl	8006aba <HAL_PCD_EP_Receive>
 800bbb0:	4603      	mov	r3, r0
 800bbb2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bbb4:	7dfb      	ldrb	r3, [r7, #23]
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	f000 f832 	bl	800bc20 <USBD_Get_USB_Status>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bbc0:	7dbb      	ldrb	r3, [r7, #22]
}
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	3718      	adds	r7, #24
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}

0800bbca <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bbca:	b580      	push	{r7, lr}
 800bbcc:	b082      	sub	sp, #8
 800bbce:	af00      	add	r7, sp, #0
 800bbd0:	6078      	str	r0, [r7, #4]
 800bbd2:	460b      	mov	r3, r1
 800bbd4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bbdc:	78fa      	ldrb	r2, [r7, #3]
 800bbde:	4611      	mov	r1, r2
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	f7fa ffa5 	bl	8006b30 <HAL_PCD_EP_GetRxCount>
 800bbe6:	4603      	mov	r3, r0
}
 800bbe8:	4618      	mov	r0, r3
 800bbea:	3708      	adds	r7, #8
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}

0800bbf0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bbf0:	b480      	push	{r7}
 800bbf2:	b083      	sub	sp, #12
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bbf8:	4b03      	ldr	r3, [pc, #12]	@ (800bc08 <USBD_static_malloc+0x18>)
}
 800bbfa:	4618      	mov	r0, r3
 800bbfc:	370c      	adds	r7, #12
 800bbfe:	46bd      	mov	sp, r7
 800bc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc04:	4770      	bx	lr
 800bc06:	bf00      	nop
 800bc08:	20002df8 	.word	0x20002df8

0800bc0c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bc0c:	b480      	push	{r7}
 800bc0e:	b083      	sub	sp, #12
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]

}
 800bc14:	bf00      	nop
 800bc16:	370c      	adds	r7, #12
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1e:	4770      	bx	lr

0800bc20 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bc20:	b480      	push	{r7}
 800bc22:	b085      	sub	sp, #20
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	4603      	mov	r3, r0
 800bc28:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bc2e:	79fb      	ldrb	r3, [r7, #7]
 800bc30:	2b03      	cmp	r3, #3
 800bc32:	d817      	bhi.n	800bc64 <USBD_Get_USB_Status+0x44>
 800bc34:	a201      	add	r2, pc, #4	@ (adr r2, 800bc3c <USBD_Get_USB_Status+0x1c>)
 800bc36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc3a:	bf00      	nop
 800bc3c:	0800bc4d 	.word	0x0800bc4d
 800bc40:	0800bc53 	.word	0x0800bc53
 800bc44:	0800bc59 	.word	0x0800bc59
 800bc48:	0800bc5f 	.word	0x0800bc5f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	73fb      	strb	r3, [r7, #15]
    break;
 800bc50:	e00b      	b.n	800bc6a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bc52:	2303      	movs	r3, #3
 800bc54:	73fb      	strb	r3, [r7, #15]
    break;
 800bc56:	e008      	b.n	800bc6a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bc58:	2301      	movs	r3, #1
 800bc5a:	73fb      	strb	r3, [r7, #15]
    break;
 800bc5c:	e005      	b.n	800bc6a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bc5e:	2303      	movs	r3, #3
 800bc60:	73fb      	strb	r3, [r7, #15]
    break;
 800bc62:	e002      	b.n	800bc6a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bc64:	2303      	movs	r3, #3
 800bc66:	73fb      	strb	r3, [r7, #15]
    break;
 800bc68:	bf00      	nop
  }
  return usb_status;
 800bc6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc6c:	4618      	mov	r0, r3
 800bc6e:	3714      	adds	r7, #20
 800bc70:	46bd      	mov	sp, r7
 800bc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc76:	4770      	bx	lr

0800bc78 <memset>:
 800bc78:	4402      	add	r2, r0
 800bc7a:	4603      	mov	r3, r0
 800bc7c:	4293      	cmp	r3, r2
 800bc7e:	d100      	bne.n	800bc82 <memset+0xa>
 800bc80:	4770      	bx	lr
 800bc82:	f803 1b01 	strb.w	r1, [r3], #1
 800bc86:	e7f9      	b.n	800bc7c <memset+0x4>

0800bc88 <__libc_init_array>:
 800bc88:	b570      	push	{r4, r5, r6, lr}
 800bc8a:	4d0d      	ldr	r5, [pc, #52]	@ (800bcc0 <__libc_init_array+0x38>)
 800bc8c:	4c0d      	ldr	r4, [pc, #52]	@ (800bcc4 <__libc_init_array+0x3c>)
 800bc8e:	1b64      	subs	r4, r4, r5
 800bc90:	10a4      	asrs	r4, r4, #2
 800bc92:	2600      	movs	r6, #0
 800bc94:	42a6      	cmp	r6, r4
 800bc96:	d109      	bne.n	800bcac <__libc_init_array+0x24>
 800bc98:	4d0b      	ldr	r5, [pc, #44]	@ (800bcc8 <__libc_init_array+0x40>)
 800bc9a:	4c0c      	ldr	r4, [pc, #48]	@ (800bccc <__libc_init_array+0x44>)
 800bc9c:	f000 fd48 	bl	800c730 <_init>
 800bca0:	1b64      	subs	r4, r4, r5
 800bca2:	10a4      	asrs	r4, r4, #2
 800bca4:	2600      	movs	r6, #0
 800bca6:	42a6      	cmp	r6, r4
 800bca8:	d105      	bne.n	800bcb6 <__libc_init_array+0x2e>
 800bcaa:	bd70      	pop	{r4, r5, r6, pc}
 800bcac:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcb0:	4798      	blx	r3
 800bcb2:	3601      	adds	r6, #1
 800bcb4:	e7ee      	b.n	800bc94 <__libc_init_array+0xc>
 800bcb6:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcba:	4798      	blx	r3
 800bcbc:	3601      	adds	r6, #1
 800bcbe:	e7f2      	b.n	800bca6 <__libc_init_array+0x1e>
 800bcc0:	0800cc20 	.word	0x0800cc20
 800bcc4:	0800cc20 	.word	0x0800cc20
 800bcc8:	0800cc20 	.word	0x0800cc20
 800bccc:	0800cc24 	.word	0x0800cc24

0800bcd0 <sinf>:
 800bcd0:	ee10 3a10 	vmov	r3, s0
 800bcd4:	b507      	push	{r0, r1, r2, lr}
 800bcd6:	4a1f      	ldr	r2, [pc, #124]	@ (800bd54 <sinf+0x84>)
 800bcd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bcdc:	4293      	cmp	r3, r2
 800bcde:	d807      	bhi.n	800bcf0 <sinf+0x20>
 800bce0:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800bd58 <sinf+0x88>
 800bce4:	2000      	movs	r0, #0
 800bce6:	b003      	add	sp, #12
 800bce8:	f85d eb04 	ldr.w	lr, [sp], #4
 800bcec:	f000 b88e 	b.w	800be0c <__kernel_sinf>
 800bcf0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800bcf4:	d304      	bcc.n	800bd00 <sinf+0x30>
 800bcf6:	ee30 0a40 	vsub.f32	s0, s0, s0
 800bcfa:	b003      	add	sp, #12
 800bcfc:	f85d fb04 	ldr.w	pc, [sp], #4
 800bd00:	4668      	mov	r0, sp
 800bd02:	f000 f8cb 	bl	800be9c <__ieee754_rem_pio2f>
 800bd06:	f000 0003 	and.w	r0, r0, #3
 800bd0a:	2801      	cmp	r0, #1
 800bd0c:	d00a      	beq.n	800bd24 <sinf+0x54>
 800bd0e:	2802      	cmp	r0, #2
 800bd10:	d00f      	beq.n	800bd32 <sinf+0x62>
 800bd12:	b9c0      	cbnz	r0, 800bd46 <sinf+0x76>
 800bd14:	eddd 0a01 	vldr	s1, [sp, #4]
 800bd18:	ed9d 0a00 	vldr	s0, [sp]
 800bd1c:	2001      	movs	r0, #1
 800bd1e:	f000 f875 	bl	800be0c <__kernel_sinf>
 800bd22:	e7ea      	b.n	800bcfa <sinf+0x2a>
 800bd24:	eddd 0a01 	vldr	s1, [sp, #4]
 800bd28:	ed9d 0a00 	vldr	s0, [sp]
 800bd2c:	f000 f816 	bl	800bd5c <__kernel_cosf>
 800bd30:	e7e3      	b.n	800bcfa <sinf+0x2a>
 800bd32:	eddd 0a01 	vldr	s1, [sp, #4]
 800bd36:	ed9d 0a00 	vldr	s0, [sp]
 800bd3a:	2001      	movs	r0, #1
 800bd3c:	f000 f866 	bl	800be0c <__kernel_sinf>
 800bd40:	eeb1 0a40 	vneg.f32	s0, s0
 800bd44:	e7d9      	b.n	800bcfa <sinf+0x2a>
 800bd46:	eddd 0a01 	vldr	s1, [sp, #4]
 800bd4a:	ed9d 0a00 	vldr	s0, [sp]
 800bd4e:	f000 f805 	bl	800bd5c <__kernel_cosf>
 800bd52:	e7f5      	b.n	800bd40 <sinf+0x70>
 800bd54:	3f490fd8 	.word	0x3f490fd8
 800bd58:	00000000 	.word	0x00000000

0800bd5c <__kernel_cosf>:
 800bd5c:	ee10 3a10 	vmov	r3, s0
 800bd60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bd64:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800bd68:	eef0 6a40 	vmov.f32	s13, s0
 800bd6c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800bd70:	d204      	bcs.n	800bd7c <__kernel_cosf+0x20>
 800bd72:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800bd76:	ee17 2a90 	vmov	r2, s15
 800bd7a:	b342      	cbz	r2, 800bdce <__kernel_cosf+0x72>
 800bd7c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800bd80:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800bdec <__kernel_cosf+0x90>
 800bd84:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800bdf0 <__kernel_cosf+0x94>
 800bd88:	4a1a      	ldr	r2, [pc, #104]	@ (800bdf4 <__kernel_cosf+0x98>)
 800bd8a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bd8e:	4293      	cmp	r3, r2
 800bd90:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800bdf8 <__kernel_cosf+0x9c>
 800bd94:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bd98:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800bdfc <__kernel_cosf+0xa0>
 800bd9c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800bda0:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800be00 <__kernel_cosf+0xa4>
 800bda4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bda8:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800be04 <__kernel_cosf+0xa8>
 800bdac:	eea7 6a87 	vfma.f32	s12, s15, s14
 800bdb0:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800bdb4:	ee26 6a07 	vmul.f32	s12, s12, s14
 800bdb8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800bdbc:	eee7 0a06 	vfma.f32	s1, s14, s12
 800bdc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bdc4:	d804      	bhi.n	800bdd0 <__kernel_cosf+0x74>
 800bdc6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800bdca:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bdce:	4770      	bx	lr
 800bdd0:	4a0d      	ldr	r2, [pc, #52]	@ (800be08 <__kernel_cosf+0xac>)
 800bdd2:	4293      	cmp	r3, r2
 800bdd4:	bf9a      	itte	ls
 800bdd6:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800bdda:	ee07 3a10 	vmovls	s14, r3
 800bdde:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800bde2:	ee30 0a47 	vsub.f32	s0, s0, s14
 800bde6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bdea:	e7ec      	b.n	800bdc6 <__kernel_cosf+0x6a>
 800bdec:	ad47d74e 	.word	0xad47d74e
 800bdf0:	310f74f6 	.word	0x310f74f6
 800bdf4:	3e999999 	.word	0x3e999999
 800bdf8:	b493f27c 	.word	0xb493f27c
 800bdfc:	37d00d01 	.word	0x37d00d01
 800be00:	bab60b61 	.word	0xbab60b61
 800be04:	3d2aaaab 	.word	0x3d2aaaab
 800be08:	3f480000 	.word	0x3f480000

0800be0c <__kernel_sinf>:
 800be0c:	ee10 3a10 	vmov	r3, s0
 800be10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800be14:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800be18:	d204      	bcs.n	800be24 <__kernel_sinf+0x18>
 800be1a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800be1e:	ee17 3a90 	vmov	r3, s15
 800be22:	b35b      	cbz	r3, 800be7c <__kernel_sinf+0x70>
 800be24:	ee20 7a00 	vmul.f32	s14, s0, s0
 800be28:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800be80 <__kernel_sinf+0x74>
 800be2c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800be84 <__kernel_sinf+0x78>
 800be30:	eea7 6a27 	vfma.f32	s12, s14, s15
 800be34:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800be88 <__kernel_sinf+0x7c>
 800be38:	eee6 7a07 	vfma.f32	s15, s12, s14
 800be3c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800be8c <__kernel_sinf+0x80>
 800be40:	eea7 6a87 	vfma.f32	s12, s15, s14
 800be44:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800be90 <__kernel_sinf+0x84>
 800be48:	ee60 6a07 	vmul.f32	s13, s0, s14
 800be4c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800be50:	b930      	cbnz	r0, 800be60 <__kernel_sinf+0x54>
 800be52:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800be94 <__kernel_sinf+0x88>
 800be56:	eea7 6a27 	vfma.f32	s12, s14, s15
 800be5a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800be5e:	4770      	bx	lr
 800be60:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800be64:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800be68:	eee0 7a86 	vfma.f32	s15, s1, s12
 800be6c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800be70:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800be98 <__kernel_sinf+0x8c>
 800be74:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800be78:	ee30 0a60 	vsub.f32	s0, s0, s1
 800be7c:	4770      	bx	lr
 800be7e:	bf00      	nop
 800be80:	2f2ec9d3 	.word	0x2f2ec9d3
 800be84:	b2d72f34 	.word	0xb2d72f34
 800be88:	3638ef1b 	.word	0x3638ef1b
 800be8c:	b9500d01 	.word	0xb9500d01
 800be90:	3c088889 	.word	0x3c088889
 800be94:	be2aaaab 	.word	0xbe2aaaab
 800be98:	3e2aaaab 	.word	0x3e2aaaab

0800be9c <__ieee754_rem_pio2f>:
 800be9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be9e:	ee10 6a10 	vmov	r6, s0
 800bea2:	4b88      	ldr	r3, [pc, #544]	@ (800c0c4 <__ieee754_rem_pio2f+0x228>)
 800bea4:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800bea8:	429d      	cmp	r5, r3
 800beaa:	b087      	sub	sp, #28
 800beac:	4604      	mov	r4, r0
 800beae:	d805      	bhi.n	800bebc <__ieee754_rem_pio2f+0x20>
 800beb0:	2300      	movs	r3, #0
 800beb2:	ed80 0a00 	vstr	s0, [r0]
 800beb6:	6043      	str	r3, [r0, #4]
 800beb8:	2000      	movs	r0, #0
 800beba:	e022      	b.n	800bf02 <__ieee754_rem_pio2f+0x66>
 800bebc:	4b82      	ldr	r3, [pc, #520]	@ (800c0c8 <__ieee754_rem_pio2f+0x22c>)
 800bebe:	429d      	cmp	r5, r3
 800bec0:	d83a      	bhi.n	800bf38 <__ieee754_rem_pio2f+0x9c>
 800bec2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800bec6:	2e00      	cmp	r6, #0
 800bec8:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800c0cc <__ieee754_rem_pio2f+0x230>
 800becc:	4a80      	ldr	r2, [pc, #512]	@ (800c0d0 <__ieee754_rem_pio2f+0x234>)
 800bece:	f023 030f 	bic.w	r3, r3, #15
 800bed2:	dd18      	ble.n	800bf06 <__ieee754_rem_pio2f+0x6a>
 800bed4:	4293      	cmp	r3, r2
 800bed6:	ee70 7a47 	vsub.f32	s15, s0, s14
 800beda:	bf09      	itett	eq
 800bedc:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800c0d4 <__ieee754_rem_pio2f+0x238>
 800bee0:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800c0d8 <__ieee754_rem_pio2f+0x23c>
 800bee4:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800c0dc <__ieee754_rem_pio2f+0x240>
 800bee8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800beec:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800bef0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bef4:	ed80 7a00 	vstr	s14, [r0]
 800bef8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800befc:	edc0 7a01 	vstr	s15, [r0, #4]
 800bf00:	2001      	movs	r0, #1
 800bf02:	b007      	add	sp, #28
 800bf04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf06:	4293      	cmp	r3, r2
 800bf08:	ee70 7a07 	vadd.f32	s15, s0, s14
 800bf0c:	bf09      	itett	eq
 800bf0e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800c0d4 <__ieee754_rem_pio2f+0x238>
 800bf12:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800c0d8 <__ieee754_rem_pio2f+0x23c>
 800bf16:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800c0dc <__ieee754_rem_pio2f+0x240>
 800bf1a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800bf1e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800bf22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bf26:	ed80 7a00 	vstr	s14, [r0]
 800bf2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bf2e:	edc0 7a01 	vstr	s15, [r0, #4]
 800bf32:	f04f 30ff 	mov.w	r0, #4294967295
 800bf36:	e7e4      	b.n	800bf02 <__ieee754_rem_pio2f+0x66>
 800bf38:	4b69      	ldr	r3, [pc, #420]	@ (800c0e0 <__ieee754_rem_pio2f+0x244>)
 800bf3a:	429d      	cmp	r5, r3
 800bf3c:	d873      	bhi.n	800c026 <__ieee754_rem_pio2f+0x18a>
 800bf3e:	f000 f8dd 	bl	800c0fc <fabsf>
 800bf42:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800c0e4 <__ieee754_rem_pio2f+0x248>
 800bf46:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800bf4a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800bf4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bf52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bf56:	ee17 0a90 	vmov	r0, s15
 800bf5a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800c0cc <__ieee754_rem_pio2f+0x230>
 800bf5e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800bf62:	281f      	cmp	r0, #31
 800bf64:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800c0d8 <__ieee754_rem_pio2f+0x23c>
 800bf68:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bf6c:	eeb1 6a47 	vneg.f32	s12, s14
 800bf70:	ee70 6a67 	vsub.f32	s13, s0, s15
 800bf74:	ee16 1a90 	vmov	r1, s13
 800bf78:	dc09      	bgt.n	800bf8e <__ieee754_rem_pio2f+0xf2>
 800bf7a:	4a5b      	ldr	r2, [pc, #364]	@ (800c0e8 <__ieee754_rem_pio2f+0x24c>)
 800bf7c:	1e47      	subs	r7, r0, #1
 800bf7e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800bf82:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800bf86:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800bf8a:	4293      	cmp	r3, r2
 800bf8c:	d107      	bne.n	800bf9e <__ieee754_rem_pio2f+0x102>
 800bf8e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800bf92:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800bf96:	2a08      	cmp	r2, #8
 800bf98:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800bf9c:	dc14      	bgt.n	800bfc8 <__ieee754_rem_pio2f+0x12c>
 800bf9e:	6021      	str	r1, [r4, #0]
 800bfa0:	ed94 7a00 	vldr	s14, [r4]
 800bfa4:	ee30 0a47 	vsub.f32	s0, s0, s14
 800bfa8:	2e00      	cmp	r6, #0
 800bfaa:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bfae:	ed84 0a01 	vstr	s0, [r4, #4]
 800bfb2:	daa6      	bge.n	800bf02 <__ieee754_rem_pio2f+0x66>
 800bfb4:	eeb1 7a47 	vneg.f32	s14, s14
 800bfb8:	eeb1 0a40 	vneg.f32	s0, s0
 800bfbc:	ed84 7a00 	vstr	s14, [r4]
 800bfc0:	ed84 0a01 	vstr	s0, [r4, #4]
 800bfc4:	4240      	negs	r0, r0
 800bfc6:	e79c      	b.n	800bf02 <__ieee754_rem_pio2f+0x66>
 800bfc8:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800c0d4 <__ieee754_rem_pio2f+0x238>
 800bfcc:	eef0 6a40 	vmov.f32	s13, s0
 800bfd0:	eee6 6a25 	vfma.f32	s13, s12, s11
 800bfd4:	ee70 7a66 	vsub.f32	s15, s0, s13
 800bfd8:	eee6 7a25 	vfma.f32	s15, s12, s11
 800bfdc:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800c0dc <__ieee754_rem_pio2f+0x240>
 800bfe0:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800bfe4:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800bfe8:	ee15 2a90 	vmov	r2, s11
 800bfec:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800bff0:	1a5b      	subs	r3, r3, r1
 800bff2:	2b19      	cmp	r3, #25
 800bff4:	dc04      	bgt.n	800c000 <__ieee754_rem_pio2f+0x164>
 800bff6:	edc4 5a00 	vstr	s11, [r4]
 800bffa:	eeb0 0a66 	vmov.f32	s0, s13
 800bffe:	e7cf      	b.n	800bfa0 <__ieee754_rem_pio2f+0x104>
 800c000:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800c0ec <__ieee754_rem_pio2f+0x250>
 800c004:	eeb0 0a66 	vmov.f32	s0, s13
 800c008:	eea6 0a25 	vfma.f32	s0, s12, s11
 800c00c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800c010:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800c0f0 <__ieee754_rem_pio2f+0x254>
 800c014:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c018:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800c01c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800c020:	ed84 7a00 	vstr	s14, [r4]
 800c024:	e7bc      	b.n	800bfa0 <__ieee754_rem_pio2f+0x104>
 800c026:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800c02a:	d306      	bcc.n	800c03a <__ieee754_rem_pio2f+0x19e>
 800c02c:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c030:	edc0 7a01 	vstr	s15, [r0, #4]
 800c034:	edc0 7a00 	vstr	s15, [r0]
 800c038:	e73e      	b.n	800beb8 <__ieee754_rem_pio2f+0x1c>
 800c03a:	15ea      	asrs	r2, r5, #23
 800c03c:	3a86      	subs	r2, #134	@ 0x86
 800c03e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800c042:	ee07 3a90 	vmov	s15, r3
 800c046:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c04a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800c0f4 <__ieee754_rem_pio2f+0x258>
 800c04e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c052:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c056:	ed8d 7a03 	vstr	s14, [sp, #12]
 800c05a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c05e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c062:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c066:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c06a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800c06e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c072:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c07a:	edcd 7a05 	vstr	s15, [sp, #20]
 800c07e:	d11e      	bne.n	800c0be <__ieee754_rem_pio2f+0x222>
 800c080:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800c084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c088:	bf0c      	ite	eq
 800c08a:	2301      	moveq	r3, #1
 800c08c:	2302      	movne	r3, #2
 800c08e:	491a      	ldr	r1, [pc, #104]	@ (800c0f8 <__ieee754_rem_pio2f+0x25c>)
 800c090:	9101      	str	r1, [sp, #4]
 800c092:	2102      	movs	r1, #2
 800c094:	9100      	str	r1, [sp, #0]
 800c096:	a803      	add	r0, sp, #12
 800c098:	4621      	mov	r1, r4
 800c09a:	f000 f837 	bl	800c10c <__kernel_rem_pio2f>
 800c09e:	2e00      	cmp	r6, #0
 800c0a0:	f6bf af2f 	bge.w	800bf02 <__ieee754_rem_pio2f+0x66>
 800c0a4:	edd4 7a00 	vldr	s15, [r4]
 800c0a8:	eef1 7a67 	vneg.f32	s15, s15
 800c0ac:	edc4 7a00 	vstr	s15, [r4]
 800c0b0:	edd4 7a01 	vldr	s15, [r4, #4]
 800c0b4:	eef1 7a67 	vneg.f32	s15, s15
 800c0b8:	edc4 7a01 	vstr	s15, [r4, #4]
 800c0bc:	e782      	b.n	800bfc4 <__ieee754_rem_pio2f+0x128>
 800c0be:	2303      	movs	r3, #3
 800c0c0:	e7e5      	b.n	800c08e <__ieee754_rem_pio2f+0x1f2>
 800c0c2:	bf00      	nop
 800c0c4:	3f490fd8 	.word	0x3f490fd8
 800c0c8:	4016cbe3 	.word	0x4016cbe3
 800c0cc:	3fc90f80 	.word	0x3fc90f80
 800c0d0:	3fc90fd0 	.word	0x3fc90fd0
 800c0d4:	37354400 	.word	0x37354400
 800c0d8:	37354443 	.word	0x37354443
 800c0dc:	2e85a308 	.word	0x2e85a308
 800c0e0:	43490f80 	.word	0x43490f80
 800c0e4:	3f22f984 	.word	0x3f22f984
 800c0e8:	0800c848 	.word	0x0800c848
 800c0ec:	2e85a300 	.word	0x2e85a300
 800c0f0:	248d3132 	.word	0x248d3132
 800c0f4:	43800000 	.word	0x43800000
 800c0f8:	0800c8c8 	.word	0x0800c8c8

0800c0fc <fabsf>:
 800c0fc:	ee10 3a10 	vmov	r3, s0
 800c100:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c104:	ee00 3a10 	vmov	s0, r3
 800c108:	4770      	bx	lr
	...

0800c10c <__kernel_rem_pio2f>:
 800c10c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c110:	ed2d 8b04 	vpush	{d8-d9}
 800c114:	b0d9      	sub	sp, #356	@ 0x164
 800c116:	4690      	mov	r8, r2
 800c118:	9001      	str	r0, [sp, #4]
 800c11a:	4ab6      	ldr	r2, [pc, #728]	@ (800c3f4 <__kernel_rem_pio2f+0x2e8>)
 800c11c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800c11e:	f118 0f04 	cmn.w	r8, #4
 800c122:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800c126:	460f      	mov	r7, r1
 800c128:	f103 3bff 	add.w	fp, r3, #4294967295
 800c12c:	db26      	blt.n	800c17c <__kernel_rem_pio2f+0x70>
 800c12e:	f1b8 0203 	subs.w	r2, r8, #3
 800c132:	bf48      	it	mi
 800c134:	f108 0204 	addmi.w	r2, r8, #4
 800c138:	10d2      	asrs	r2, r2, #3
 800c13a:	1c55      	adds	r5, r2, #1
 800c13c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800c13e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800c404 <__kernel_rem_pio2f+0x2f8>
 800c142:	00e8      	lsls	r0, r5, #3
 800c144:	eba2 060b 	sub.w	r6, r2, fp
 800c148:	9002      	str	r0, [sp, #8]
 800c14a:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800c14e:	eb0a 0c0b 	add.w	ip, sl, fp
 800c152:	ac1c      	add	r4, sp, #112	@ 0x70
 800c154:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800c158:	2000      	movs	r0, #0
 800c15a:	4560      	cmp	r0, ip
 800c15c:	dd10      	ble.n	800c180 <__kernel_rem_pio2f+0x74>
 800c15e:	a91c      	add	r1, sp, #112	@ 0x70
 800c160:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800c164:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800c168:	2600      	movs	r6, #0
 800c16a:	4556      	cmp	r6, sl
 800c16c:	dc24      	bgt.n	800c1b8 <__kernel_rem_pio2f+0xac>
 800c16e:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c172:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800c404 <__kernel_rem_pio2f+0x2f8>
 800c176:	4684      	mov	ip, r0
 800c178:	2400      	movs	r4, #0
 800c17a:	e016      	b.n	800c1aa <__kernel_rem_pio2f+0x9e>
 800c17c:	2200      	movs	r2, #0
 800c17e:	e7dc      	b.n	800c13a <__kernel_rem_pio2f+0x2e>
 800c180:	42c6      	cmn	r6, r0
 800c182:	bf5d      	ittte	pl
 800c184:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800c188:	ee07 1a90 	vmovpl	s15, r1
 800c18c:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800c190:	eef0 7a47 	vmovmi.f32	s15, s14
 800c194:	ece4 7a01 	vstmia	r4!, {s15}
 800c198:	3001      	adds	r0, #1
 800c19a:	e7de      	b.n	800c15a <__kernel_rem_pio2f+0x4e>
 800c19c:	ecfe 6a01 	vldmia	lr!, {s13}
 800c1a0:	ed3c 7a01 	vldmdb	ip!, {s14}
 800c1a4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c1a8:	3401      	adds	r4, #1
 800c1aa:	455c      	cmp	r4, fp
 800c1ac:	ddf6      	ble.n	800c19c <__kernel_rem_pio2f+0x90>
 800c1ae:	ece9 7a01 	vstmia	r9!, {s15}
 800c1b2:	3601      	adds	r6, #1
 800c1b4:	3004      	adds	r0, #4
 800c1b6:	e7d8      	b.n	800c16a <__kernel_rem_pio2f+0x5e>
 800c1b8:	a908      	add	r1, sp, #32
 800c1ba:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c1be:	9104      	str	r1, [sp, #16]
 800c1c0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800c1c2:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800c400 <__kernel_rem_pio2f+0x2f4>
 800c1c6:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800c3fc <__kernel_rem_pio2f+0x2f0>
 800c1ca:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800c1ce:	9203      	str	r2, [sp, #12]
 800c1d0:	4654      	mov	r4, sl
 800c1d2:	00a2      	lsls	r2, r4, #2
 800c1d4:	9205      	str	r2, [sp, #20]
 800c1d6:	aa58      	add	r2, sp, #352	@ 0x160
 800c1d8:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800c1dc:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800c1e0:	a944      	add	r1, sp, #272	@ 0x110
 800c1e2:	aa08      	add	r2, sp, #32
 800c1e4:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800c1e8:	4694      	mov	ip, r2
 800c1ea:	4626      	mov	r6, r4
 800c1ec:	2e00      	cmp	r6, #0
 800c1ee:	dc4c      	bgt.n	800c28a <__kernel_rem_pio2f+0x17e>
 800c1f0:	4628      	mov	r0, r5
 800c1f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c1f6:	f000 f9f1 	bl	800c5dc <scalbnf>
 800c1fa:	eeb0 8a40 	vmov.f32	s16, s0
 800c1fe:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800c202:	ee28 0a00 	vmul.f32	s0, s16, s0
 800c206:	f000 fa4f 	bl	800c6a8 <floorf>
 800c20a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800c20e:	eea0 8a67 	vfms.f32	s16, s0, s15
 800c212:	2d00      	cmp	r5, #0
 800c214:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c218:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800c21c:	ee17 9a90 	vmov	r9, s15
 800c220:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c224:	ee38 8a67 	vsub.f32	s16, s16, s15
 800c228:	dd41      	ble.n	800c2ae <__kernel_rem_pio2f+0x1a2>
 800c22a:	f104 3cff 	add.w	ip, r4, #4294967295
 800c22e:	a908      	add	r1, sp, #32
 800c230:	f1c5 0e08 	rsb	lr, r5, #8
 800c234:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800c238:	fa46 f00e 	asr.w	r0, r6, lr
 800c23c:	4481      	add	r9, r0
 800c23e:	fa00 f00e 	lsl.w	r0, r0, lr
 800c242:	1a36      	subs	r6, r6, r0
 800c244:	f1c5 0007 	rsb	r0, r5, #7
 800c248:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800c24c:	4106      	asrs	r6, r0
 800c24e:	2e00      	cmp	r6, #0
 800c250:	dd3c      	ble.n	800c2cc <__kernel_rem_pio2f+0x1c0>
 800c252:	f04f 0e00 	mov.w	lr, #0
 800c256:	f109 0901 	add.w	r9, r9, #1
 800c25a:	4670      	mov	r0, lr
 800c25c:	4574      	cmp	r4, lr
 800c25e:	dc68      	bgt.n	800c332 <__kernel_rem_pio2f+0x226>
 800c260:	2d00      	cmp	r5, #0
 800c262:	dd03      	ble.n	800c26c <__kernel_rem_pio2f+0x160>
 800c264:	2d01      	cmp	r5, #1
 800c266:	d074      	beq.n	800c352 <__kernel_rem_pio2f+0x246>
 800c268:	2d02      	cmp	r5, #2
 800c26a:	d07d      	beq.n	800c368 <__kernel_rem_pio2f+0x25c>
 800c26c:	2e02      	cmp	r6, #2
 800c26e:	d12d      	bne.n	800c2cc <__kernel_rem_pio2f+0x1c0>
 800c270:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c274:	ee30 8a48 	vsub.f32	s16, s0, s16
 800c278:	b340      	cbz	r0, 800c2cc <__kernel_rem_pio2f+0x1c0>
 800c27a:	4628      	mov	r0, r5
 800c27c:	9306      	str	r3, [sp, #24]
 800c27e:	f000 f9ad 	bl	800c5dc <scalbnf>
 800c282:	9b06      	ldr	r3, [sp, #24]
 800c284:	ee38 8a40 	vsub.f32	s16, s16, s0
 800c288:	e020      	b.n	800c2cc <__kernel_rem_pio2f+0x1c0>
 800c28a:	ee60 7a28 	vmul.f32	s15, s0, s17
 800c28e:	3e01      	subs	r6, #1
 800c290:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c294:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c298:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800c29c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c2a0:	ecac 0a01 	vstmia	ip!, {s0}
 800c2a4:	ed30 0a01 	vldmdb	r0!, {s0}
 800c2a8:	ee37 0a80 	vadd.f32	s0, s15, s0
 800c2ac:	e79e      	b.n	800c1ec <__kernel_rem_pio2f+0xe0>
 800c2ae:	d105      	bne.n	800c2bc <__kernel_rem_pio2f+0x1b0>
 800c2b0:	1e60      	subs	r0, r4, #1
 800c2b2:	a908      	add	r1, sp, #32
 800c2b4:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800c2b8:	11f6      	asrs	r6, r6, #7
 800c2ba:	e7c8      	b.n	800c24e <__kernel_rem_pio2f+0x142>
 800c2bc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c2c0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800c2c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2c8:	da31      	bge.n	800c32e <__kernel_rem_pio2f+0x222>
 800c2ca:	2600      	movs	r6, #0
 800c2cc:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c2d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2d4:	f040 8098 	bne.w	800c408 <__kernel_rem_pio2f+0x2fc>
 800c2d8:	1e60      	subs	r0, r4, #1
 800c2da:	2200      	movs	r2, #0
 800c2dc:	4550      	cmp	r0, sl
 800c2de:	da4b      	bge.n	800c378 <__kernel_rem_pio2f+0x26c>
 800c2e0:	2a00      	cmp	r2, #0
 800c2e2:	d065      	beq.n	800c3b0 <__kernel_rem_pio2f+0x2a4>
 800c2e4:	3c01      	subs	r4, #1
 800c2e6:	ab08      	add	r3, sp, #32
 800c2e8:	3d08      	subs	r5, #8
 800c2ea:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d0f8      	beq.n	800c2e4 <__kernel_rem_pio2f+0x1d8>
 800c2f2:	4628      	mov	r0, r5
 800c2f4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c2f8:	f000 f970 	bl	800c5dc <scalbnf>
 800c2fc:	1c63      	adds	r3, r4, #1
 800c2fe:	aa44      	add	r2, sp, #272	@ 0x110
 800c300:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800c400 <__kernel_rem_pio2f+0x2f4>
 800c304:	0099      	lsls	r1, r3, #2
 800c306:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c30a:	4623      	mov	r3, r4
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	f280 80a9 	bge.w	800c464 <__kernel_rem_pio2f+0x358>
 800c312:	4623      	mov	r3, r4
 800c314:	2b00      	cmp	r3, #0
 800c316:	f2c0 80c7 	blt.w	800c4a8 <__kernel_rem_pio2f+0x39c>
 800c31a:	aa44      	add	r2, sp, #272	@ 0x110
 800c31c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800c320:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800c3f8 <__kernel_rem_pio2f+0x2ec>
 800c324:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800c404 <__kernel_rem_pio2f+0x2f8>
 800c328:	2000      	movs	r0, #0
 800c32a:	1ae2      	subs	r2, r4, r3
 800c32c:	e0b1      	b.n	800c492 <__kernel_rem_pio2f+0x386>
 800c32e:	2602      	movs	r6, #2
 800c330:	e78f      	b.n	800c252 <__kernel_rem_pio2f+0x146>
 800c332:	f852 1b04 	ldr.w	r1, [r2], #4
 800c336:	b948      	cbnz	r0, 800c34c <__kernel_rem_pio2f+0x240>
 800c338:	b121      	cbz	r1, 800c344 <__kernel_rem_pio2f+0x238>
 800c33a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800c33e:	f842 1c04 	str.w	r1, [r2, #-4]
 800c342:	2101      	movs	r1, #1
 800c344:	f10e 0e01 	add.w	lr, lr, #1
 800c348:	4608      	mov	r0, r1
 800c34a:	e787      	b.n	800c25c <__kernel_rem_pio2f+0x150>
 800c34c:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800c350:	e7f5      	b.n	800c33e <__kernel_rem_pio2f+0x232>
 800c352:	f104 3cff 	add.w	ip, r4, #4294967295
 800c356:	aa08      	add	r2, sp, #32
 800c358:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800c35c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c360:	a908      	add	r1, sp, #32
 800c362:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800c366:	e781      	b.n	800c26c <__kernel_rem_pio2f+0x160>
 800c368:	f104 3cff 	add.w	ip, r4, #4294967295
 800c36c:	aa08      	add	r2, sp, #32
 800c36e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800c372:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800c376:	e7f3      	b.n	800c360 <__kernel_rem_pio2f+0x254>
 800c378:	a908      	add	r1, sp, #32
 800c37a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800c37e:	3801      	subs	r0, #1
 800c380:	430a      	orrs	r2, r1
 800c382:	e7ab      	b.n	800c2dc <__kernel_rem_pio2f+0x1d0>
 800c384:	3201      	adds	r2, #1
 800c386:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800c38a:	2e00      	cmp	r6, #0
 800c38c:	d0fa      	beq.n	800c384 <__kernel_rem_pio2f+0x278>
 800c38e:	9905      	ldr	r1, [sp, #20]
 800c390:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800c394:	eb0d 0001 	add.w	r0, sp, r1
 800c398:	18e6      	adds	r6, r4, r3
 800c39a:	a91c      	add	r1, sp, #112	@ 0x70
 800c39c:	f104 0c01 	add.w	ip, r4, #1
 800c3a0:	384c      	subs	r0, #76	@ 0x4c
 800c3a2:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800c3a6:	4422      	add	r2, r4
 800c3a8:	4562      	cmp	r2, ip
 800c3aa:	da04      	bge.n	800c3b6 <__kernel_rem_pio2f+0x2aa>
 800c3ac:	4614      	mov	r4, r2
 800c3ae:	e710      	b.n	800c1d2 <__kernel_rem_pio2f+0xc6>
 800c3b0:	9804      	ldr	r0, [sp, #16]
 800c3b2:	2201      	movs	r2, #1
 800c3b4:	e7e7      	b.n	800c386 <__kernel_rem_pio2f+0x27a>
 800c3b6:	9903      	ldr	r1, [sp, #12]
 800c3b8:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c3bc:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800c3c0:	9105      	str	r1, [sp, #20]
 800c3c2:	ee07 1a90 	vmov	s15, r1
 800c3c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c3ca:	2400      	movs	r4, #0
 800c3cc:	ece6 7a01 	vstmia	r6!, {s15}
 800c3d0:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800c404 <__kernel_rem_pio2f+0x2f8>
 800c3d4:	46b1      	mov	r9, r6
 800c3d6:	455c      	cmp	r4, fp
 800c3d8:	dd04      	ble.n	800c3e4 <__kernel_rem_pio2f+0x2d8>
 800c3da:	ece0 7a01 	vstmia	r0!, {s15}
 800c3de:	f10c 0c01 	add.w	ip, ip, #1
 800c3e2:	e7e1      	b.n	800c3a8 <__kernel_rem_pio2f+0x29c>
 800c3e4:	ecfe 6a01 	vldmia	lr!, {s13}
 800c3e8:	ed39 7a01 	vldmdb	r9!, {s14}
 800c3ec:	3401      	adds	r4, #1
 800c3ee:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c3f2:	e7f0      	b.n	800c3d6 <__kernel_rem_pio2f+0x2ca>
 800c3f4:	0800cc0c 	.word	0x0800cc0c
 800c3f8:	0800cbe0 	.word	0x0800cbe0
 800c3fc:	43800000 	.word	0x43800000
 800c400:	3b800000 	.word	0x3b800000
 800c404:	00000000 	.word	0x00000000
 800c408:	9b02      	ldr	r3, [sp, #8]
 800c40a:	eeb0 0a48 	vmov.f32	s0, s16
 800c40e:	eba3 0008 	sub.w	r0, r3, r8
 800c412:	f000 f8e3 	bl	800c5dc <scalbnf>
 800c416:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800c3fc <__kernel_rem_pio2f+0x2f0>
 800c41a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800c41e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c422:	db19      	blt.n	800c458 <__kernel_rem_pio2f+0x34c>
 800c424:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800c400 <__kernel_rem_pio2f+0x2f4>
 800c428:	ee60 7a27 	vmul.f32	s15, s0, s15
 800c42c:	aa08      	add	r2, sp, #32
 800c42e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c432:	3508      	adds	r5, #8
 800c434:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c438:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800c43c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c440:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c444:	ee10 3a10 	vmov	r3, s0
 800c448:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800c44c:	ee17 3a90 	vmov	r3, s15
 800c450:	3401      	adds	r4, #1
 800c452:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800c456:	e74c      	b.n	800c2f2 <__kernel_rem_pio2f+0x1e6>
 800c458:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c45c:	aa08      	add	r2, sp, #32
 800c45e:	ee10 3a10 	vmov	r3, s0
 800c462:	e7f6      	b.n	800c452 <__kernel_rem_pio2f+0x346>
 800c464:	a808      	add	r0, sp, #32
 800c466:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800c46a:	9001      	str	r0, [sp, #4]
 800c46c:	ee07 0a90 	vmov	s15, r0
 800c470:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c474:	3b01      	subs	r3, #1
 800c476:	ee67 7a80 	vmul.f32	s15, s15, s0
 800c47a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800c47e:	ed62 7a01 	vstmdb	r2!, {s15}
 800c482:	e743      	b.n	800c30c <__kernel_rem_pio2f+0x200>
 800c484:	ecfc 6a01 	vldmia	ip!, {s13}
 800c488:	ecb5 7a01 	vldmia	r5!, {s14}
 800c48c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c490:	3001      	adds	r0, #1
 800c492:	4550      	cmp	r0, sl
 800c494:	dc01      	bgt.n	800c49a <__kernel_rem_pio2f+0x38e>
 800c496:	4290      	cmp	r0, r2
 800c498:	ddf4      	ble.n	800c484 <__kernel_rem_pio2f+0x378>
 800c49a:	a858      	add	r0, sp, #352	@ 0x160
 800c49c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800c4a0:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800c4a4:	3b01      	subs	r3, #1
 800c4a6:	e735      	b.n	800c314 <__kernel_rem_pio2f+0x208>
 800c4a8:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800c4aa:	2b02      	cmp	r3, #2
 800c4ac:	dc09      	bgt.n	800c4c2 <__kernel_rem_pio2f+0x3b6>
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	dc27      	bgt.n	800c502 <__kernel_rem_pio2f+0x3f6>
 800c4b2:	d040      	beq.n	800c536 <__kernel_rem_pio2f+0x42a>
 800c4b4:	f009 0007 	and.w	r0, r9, #7
 800c4b8:	b059      	add	sp, #356	@ 0x164
 800c4ba:	ecbd 8b04 	vpop	{d8-d9}
 800c4be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4c2:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800c4c4:	2b03      	cmp	r3, #3
 800c4c6:	d1f5      	bne.n	800c4b4 <__kernel_rem_pio2f+0x3a8>
 800c4c8:	aa30      	add	r2, sp, #192	@ 0xc0
 800c4ca:	1f0b      	subs	r3, r1, #4
 800c4cc:	4413      	add	r3, r2
 800c4ce:	461a      	mov	r2, r3
 800c4d0:	4620      	mov	r0, r4
 800c4d2:	2800      	cmp	r0, #0
 800c4d4:	dc50      	bgt.n	800c578 <__kernel_rem_pio2f+0x46c>
 800c4d6:	4622      	mov	r2, r4
 800c4d8:	2a01      	cmp	r2, #1
 800c4da:	dc5d      	bgt.n	800c598 <__kernel_rem_pio2f+0x48c>
 800c4dc:	ab30      	add	r3, sp, #192	@ 0xc0
 800c4de:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800c404 <__kernel_rem_pio2f+0x2f8>
 800c4e2:	440b      	add	r3, r1
 800c4e4:	2c01      	cmp	r4, #1
 800c4e6:	dc67      	bgt.n	800c5b8 <__kernel_rem_pio2f+0x4ac>
 800c4e8:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800c4ec:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800c4f0:	2e00      	cmp	r6, #0
 800c4f2:	d167      	bne.n	800c5c4 <__kernel_rem_pio2f+0x4b8>
 800c4f4:	edc7 6a00 	vstr	s13, [r7]
 800c4f8:	ed87 7a01 	vstr	s14, [r7, #4]
 800c4fc:	edc7 7a02 	vstr	s15, [r7, #8]
 800c500:	e7d8      	b.n	800c4b4 <__kernel_rem_pio2f+0x3a8>
 800c502:	ab30      	add	r3, sp, #192	@ 0xc0
 800c504:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800c404 <__kernel_rem_pio2f+0x2f8>
 800c508:	440b      	add	r3, r1
 800c50a:	4622      	mov	r2, r4
 800c50c:	2a00      	cmp	r2, #0
 800c50e:	da24      	bge.n	800c55a <__kernel_rem_pio2f+0x44e>
 800c510:	b34e      	cbz	r6, 800c566 <__kernel_rem_pio2f+0x45a>
 800c512:	eef1 7a47 	vneg.f32	s15, s14
 800c516:	edc7 7a00 	vstr	s15, [r7]
 800c51a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800c51e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c522:	aa31      	add	r2, sp, #196	@ 0xc4
 800c524:	2301      	movs	r3, #1
 800c526:	429c      	cmp	r4, r3
 800c528:	da20      	bge.n	800c56c <__kernel_rem_pio2f+0x460>
 800c52a:	b10e      	cbz	r6, 800c530 <__kernel_rem_pio2f+0x424>
 800c52c:	eef1 7a67 	vneg.f32	s15, s15
 800c530:	edc7 7a01 	vstr	s15, [r7, #4]
 800c534:	e7be      	b.n	800c4b4 <__kernel_rem_pio2f+0x3a8>
 800c536:	ab30      	add	r3, sp, #192	@ 0xc0
 800c538:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800c404 <__kernel_rem_pio2f+0x2f8>
 800c53c:	440b      	add	r3, r1
 800c53e:	2c00      	cmp	r4, #0
 800c540:	da05      	bge.n	800c54e <__kernel_rem_pio2f+0x442>
 800c542:	b10e      	cbz	r6, 800c548 <__kernel_rem_pio2f+0x43c>
 800c544:	eef1 7a67 	vneg.f32	s15, s15
 800c548:	edc7 7a00 	vstr	s15, [r7]
 800c54c:	e7b2      	b.n	800c4b4 <__kernel_rem_pio2f+0x3a8>
 800c54e:	ed33 7a01 	vldmdb	r3!, {s14}
 800c552:	3c01      	subs	r4, #1
 800c554:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c558:	e7f1      	b.n	800c53e <__kernel_rem_pio2f+0x432>
 800c55a:	ed73 7a01 	vldmdb	r3!, {s15}
 800c55e:	3a01      	subs	r2, #1
 800c560:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c564:	e7d2      	b.n	800c50c <__kernel_rem_pio2f+0x400>
 800c566:	eef0 7a47 	vmov.f32	s15, s14
 800c56a:	e7d4      	b.n	800c516 <__kernel_rem_pio2f+0x40a>
 800c56c:	ecb2 7a01 	vldmia	r2!, {s14}
 800c570:	3301      	adds	r3, #1
 800c572:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c576:	e7d6      	b.n	800c526 <__kernel_rem_pio2f+0x41a>
 800c578:	ed72 7a01 	vldmdb	r2!, {s15}
 800c57c:	edd2 6a01 	vldr	s13, [r2, #4]
 800c580:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c584:	3801      	subs	r0, #1
 800c586:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c58a:	ed82 7a00 	vstr	s14, [r2]
 800c58e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c592:	edc2 7a01 	vstr	s15, [r2, #4]
 800c596:	e79c      	b.n	800c4d2 <__kernel_rem_pio2f+0x3c6>
 800c598:	ed73 7a01 	vldmdb	r3!, {s15}
 800c59c:	edd3 6a01 	vldr	s13, [r3, #4]
 800c5a0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c5a4:	3a01      	subs	r2, #1
 800c5a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c5aa:	ed83 7a00 	vstr	s14, [r3]
 800c5ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c5b2:	edc3 7a01 	vstr	s15, [r3, #4]
 800c5b6:	e78f      	b.n	800c4d8 <__kernel_rem_pio2f+0x3cc>
 800c5b8:	ed33 7a01 	vldmdb	r3!, {s14}
 800c5bc:	3c01      	subs	r4, #1
 800c5be:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c5c2:	e78f      	b.n	800c4e4 <__kernel_rem_pio2f+0x3d8>
 800c5c4:	eef1 6a66 	vneg.f32	s13, s13
 800c5c8:	eeb1 7a47 	vneg.f32	s14, s14
 800c5cc:	edc7 6a00 	vstr	s13, [r7]
 800c5d0:	ed87 7a01 	vstr	s14, [r7, #4]
 800c5d4:	eef1 7a67 	vneg.f32	s15, s15
 800c5d8:	e790      	b.n	800c4fc <__kernel_rem_pio2f+0x3f0>
 800c5da:	bf00      	nop

0800c5dc <scalbnf>:
 800c5dc:	ee10 3a10 	vmov	r3, s0
 800c5e0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800c5e4:	d02b      	beq.n	800c63e <scalbnf+0x62>
 800c5e6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800c5ea:	d302      	bcc.n	800c5f2 <scalbnf+0x16>
 800c5ec:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c5f0:	4770      	bx	lr
 800c5f2:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800c5f6:	d123      	bne.n	800c640 <scalbnf+0x64>
 800c5f8:	4b24      	ldr	r3, [pc, #144]	@ (800c68c <scalbnf+0xb0>)
 800c5fa:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800c690 <scalbnf+0xb4>
 800c5fe:	4298      	cmp	r0, r3
 800c600:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c604:	db17      	blt.n	800c636 <scalbnf+0x5a>
 800c606:	ee10 3a10 	vmov	r3, s0
 800c60a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c60e:	3a19      	subs	r2, #25
 800c610:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800c614:	4288      	cmp	r0, r1
 800c616:	dd15      	ble.n	800c644 <scalbnf+0x68>
 800c618:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800c694 <scalbnf+0xb8>
 800c61c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800c698 <scalbnf+0xbc>
 800c620:	ee10 3a10 	vmov	r3, s0
 800c624:	eeb0 7a67 	vmov.f32	s14, s15
 800c628:	2b00      	cmp	r3, #0
 800c62a:	bfb8      	it	lt
 800c62c:	eef0 7a66 	vmovlt.f32	s15, s13
 800c630:	ee27 0a87 	vmul.f32	s0, s15, s14
 800c634:	4770      	bx	lr
 800c636:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c69c <scalbnf+0xc0>
 800c63a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c63e:	4770      	bx	lr
 800c640:	0dd2      	lsrs	r2, r2, #23
 800c642:	e7e5      	b.n	800c610 <scalbnf+0x34>
 800c644:	4410      	add	r0, r2
 800c646:	28fe      	cmp	r0, #254	@ 0xfe
 800c648:	dce6      	bgt.n	800c618 <scalbnf+0x3c>
 800c64a:	2800      	cmp	r0, #0
 800c64c:	dd06      	ble.n	800c65c <scalbnf+0x80>
 800c64e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c652:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c656:	ee00 3a10 	vmov	s0, r3
 800c65a:	4770      	bx	lr
 800c65c:	f110 0f16 	cmn.w	r0, #22
 800c660:	da09      	bge.n	800c676 <scalbnf+0x9a>
 800c662:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800c69c <scalbnf+0xc0>
 800c666:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800c6a0 <scalbnf+0xc4>
 800c66a:	ee10 3a10 	vmov	r3, s0
 800c66e:	eeb0 7a67 	vmov.f32	s14, s15
 800c672:	2b00      	cmp	r3, #0
 800c674:	e7d9      	b.n	800c62a <scalbnf+0x4e>
 800c676:	3019      	adds	r0, #25
 800c678:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c67c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c680:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800c6a4 <scalbnf+0xc8>
 800c684:	ee07 3a90 	vmov	s15, r3
 800c688:	e7d7      	b.n	800c63a <scalbnf+0x5e>
 800c68a:	bf00      	nop
 800c68c:	ffff3cb0 	.word	0xffff3cb0
 800c690:	4c000000 	.word	0x4c000000
 800c694:	7149f2ca 	.word	0x7149f2ca
 800c698:	f149f2ca 	.word	0xf149f2ca
 800c69c:	0da24260 	.word	0x0da24260
 800c6a0:	8da24260 	.word	0x8da24260
 800c6a4:	33000000 	.word	0x33000000

0800c6a8 <floorf>:
 800c6a8:	ee10 3a10 	vmov	r3, s0
 800c6ac:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c6b0:	3a7f      	subs	r2, #127	@ 0x7f
 800c6b2:	2a16      	cmp	r2, #22
 800c6b4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c6b8:	dc2b      	bgt.n	800c712 <floorf+0x6a>
 800c6ba:	2a00      	cmp	r2, #0
 800c6bc:	da12      	bge.n	800c6e4 <floorf+0x3c>
 800c6be:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c724 <floorf+0x7c>
 800c6c2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c6c6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c6ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6ce:	dd06      	ble.n	800c6de <floorf+0x36>
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	da24      	bge.n	800c71e <floorf+0x76>
 800c6d4:	2900      	cmp	r1, #0
 800c6d6:	4b14      	ldr	r3, [pc, #80]	@ (800c728 <floorf+0x80>)
 800c6d8:	bf08      	it	eq
 800c6da:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800c6de:	ee00 3a10 	vmov	s0, r3
 800c6e2:	4770      	bx	lr
 800c6e4:	4911      	ldr	r1, [pc, #68]	@ (800c72c <floorf+0x84>)
 800c6e6:	4111      	asrs	r1, r2
 800c6e8:	420b      	tst	r3, r1
 800c6ea:	d0fa      	beq.n	800c6e2 <floorf+0x3a>
 800c6ec:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800c724 <floorf+0x7c>
 800c6f0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c6f4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c6f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6fc:	ddef      	ble.n	800c6de <floorf+0x36>
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	bfbe      	ittt	lt
 800c702:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800c706:	fa40 f202 	asrlt.w	r2, r0, r2
 800c70a:	189b      	addlt	r3, r3, r2
 800c70c:	ea23 0301 	bic.w	r3, r3, r1
 800c710:	e7e5      	b.n	800c6de <floorf+0x36>
 800c712:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c716:	d3e4      	bcc.n	800c6e2 <floorf+0x3a>
 800c718:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c71c:	4770      	bx	lr
 800c71e:	2300      	movs	r3, #0
 800c720:	e7dd      	b.n	800c6de <floorf+0x36>
 800c722:	bf00      	nop
 800c724:	7149f2ca 	.word	0x7149f2ca
 800c728:	bf800000 	.word	0xbf800000
 800c72c:	007fffff 	.word	0x007fffff

0800c730 <_init>:
 800c730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c732:	bf00      	nop
 800c734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c736:	bc08      	pop	{r3}
 800c738:	469e      	mov	lr, r3
 800c73a:	4770      	bx	lr

0800c73c <_fini>:
 800c73c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c73e:	bf00      	nop
 800c740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c742:	bc08      	pop	{r3}
 800c744:	469e      	mov	lr, r3
 800c746:	4770      	bx	lr
