#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov 25 14:43:18 2024
# Process ID: 4716
# Current directory: D:/A_my_project/FPGA/Digital_IC_class/add_tc_16_16/rtl/syn/syn_vivado/add_tc_16_16.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/A_my_project/FPGA/Digital_IC_class/add_tc_16_16/rtl/syn/syn_vivado/add_tc_16_16.runs/synth_1/top.vds
# Journal file: D:/A_my_project/FPGA/Digital_IC_class/add_tc_16_16/rtl/syn/syn_vivado/add_tc_16_16.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
