/******************************************************************************

  Copyright (C), 2014-2016, Hisilicon Tech. Co., Ltd.

 ******************************************************************************
  File Name     : drv_hdmi_proc.c
  Version       : v2.0
  Author        : Hisilicon multimedia software group
  Created       : 2015/02/01
  Author        : sdk
  Description   :
  History       :
  UpDate        : 2016/04/19
  Author        : sdk
  Modification  :
*******************************************************************************/

#ifndef HDMI_BUILD_IN_BOOT
#include <linux/device.h>
#include <linux/module.h>
#include <linux/moduleparam.h>
#include <linux/fs.h>
#include <asm/uaccess.h>
#include <asm/io.h>
#include <asm/delay.h>
#include <asm/thread_info.h>
#include <linux/poll.h>
#include <linux/interrupt.h>
#include <linux/vmalloc.h>
#include <linux/slab.h>
#include <linux/string.h>
#include <linux/kernel.h>
#include <linux/errno.h>
#include <linux/kthread.h>
#include <linux/timer.h>
#include <linux/delay.h>
#include <linux/string.h>
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/errno.h>
#if defined(CONFIG_HDMI_STB_SDK)
#include "hi_drv_disp.h"
#endif
#include "si_drv_tpg_api.h"
#include "si_lib_seq_api.h"
#include "si_drv_vtg_api.h"
#include "si_drv_pll_vo_api.h"
#include "si_drv_cpi_api.h"
#include "si_lib_video_api.h"
#include "drv_hdmi_platform.h"
#include "drv_hdmi_intf.h"
#include "drv_hdmi_compatibility.h"
#endif
#include "si_datatypes.h"
#include "si_lib_time_api.h"
#include "si_drv_tx_api.h"
#include "si_drv_cra_api.h"
#include "si_lib_log_api.h"
#include "si_drv_tx_api.h"
#include "si_drv_tx_regs.h"
#include "si_drv_common.h"
#include "si_lib_malloc_api.h"
#include "hdmi_hal.h"
#include "hdmi_platform.h"
#if defined(CONFIG_HDMI_STB_SDK)
#include "hi_reg_common.h"
#endif

/***** local macro definitions ***********************************************/
#ifdef HDMI_BUILD_IN_BOOT
#ifdef HDMI_BUILD_IN_MINIBOOT
extern char *getenv (char *name);
#endif
#include "boot_hdmi_intf.h"
#endif

/******************************************************************************/
/* Macro define                                                               */
/******************************************************************************/
#ifdef HDMI_HDCP_SUPPORT
#define HDMI_HDCP2_CCHK_DONE  (0x1 << 25)
#define HDMI_HDCP2_CUPD_START (0x1 << 15)
#define HDMI_HDCP2_CUPD_DONE  (0x1 << 13)
#define C8051_PRAM_BASE_ADDR  0xf8cf0000

/* 2016.02.23 EC change */
#define HDMI_HDCP2_CUPD_HW    (0x1 << 7)
#define HDMI_HDCP2_PRAM_LOCK_EN (0x1 << 12) // pram write enable
#define HDMI_HDCP2_PRAM_RD_LOCK (0x1 << 13) // pram read enable
#define C8051_PRAM_LENGTH     (4 * 16 * 1024)
#endif

#define HDMI_DEBUG_DISABLE    (0x1 << 6 )   // hdmitx_debug_disable
#define HDMI_DEFAULT_N_VALUE         (6144)
#define HDMI_DEFAULT_AUDIO_SAMPLEFS  (48)

#define CHECK_POINTER(p) \
do{                      \
    if(p == HI_NULL){ \
        HDMI_ERR("Error In %s,Line %d\n",__FUNCTION__,__LINE__);       \
        return 1;\
    } \
}while(0)
#define HAL_NULL_CHK_NO_RET(p) \
do{                      \
    if(p == HI_NULL){ \
        HDMI_ERR("%s=null !\n",#p);       \
        return ;\
    } \
}while(0)

#define HDMI_UCONVSTD_2_KCONVSTD(uconvstd, kconvstd) \
do{\
    if (HDMI_CONV_STD_BT_709 == uconvstd)\
    {\
        kconvstd = SII_DRV_TX_CONV_STD__BT_709;\
    }\
    else if (HDMI_CONV_STD_BT_601 == uconvstd)\
    {\
        kconvstd = SII_DRV_TX_CONV_STD__BT_601;\
    }\
    else if (HDMI_CONV_STD_BT_2020_non_const_luminous == uconvstd) \
    {\
        kconvstd = SII_DRV_TX_CONV_STD__BT_2020_non_const_luminous;\
    }\
    else if (HDMI_CONV_STD_BT_2020_const_luminous == uconvstd) \
    {\
        kconvstd = SII_DRV_TX_CONV_STD__BT_2020_const_luminous;\
    }\
    else\
    {\
        kconvstd = SII_DRV_TX_CONV_STD__BUTT;\
    }\
}while(0)

#define HDMI_KCONVSTD_2_UCONVSTD(kconvstd, uconvstd) \
do{\
    if (SII_DRV_TX_CONV_STD__BT_709 == kconvstd)\
    {\
        uconvstd = HDMI_CONV_STD_BT_709;\
    }\
    else if (SII_DRV_TX_CONV_STD__BT_601 == kconvstd)\
    {\
        uconvstd = HDMI_CONV_STD_BT_601;\
    }\
    else if (SII_DRV_TX_CONV_STD__BT_2020_non_const_luminous == kconvstd) \
    {\
        uconvstd = HDMI_CONV_STD_BT_2020_non_const_luminous;\
    }\
    else if (SII_DRV_TX_CONV_STD__BT_2020_const_luminous == kconvstd) \
    {\
        uconvstd = HDMI_CONV_STD_BT_2020_const_luminous;\
    }\
    else\
    {\
        uconvstd = HDMI_CONV_STD_BUTT;\
    }\
}while(0)

#define HDMI_UINDEPTH_2_KINDEPTH(uindepth, kindepth) \
do{\
    if (HDMI_VIDEO_BITDEPTH_8 == uindepth)\
    {\
        kindepth = SII_DRV_BIT_DEPTH__8_BIT;\
    }\
    else if (HDMI_VIDEO_BITDEPTH_10 == uindepth)\
    {\
        kindepth = SII_DRV_BIT_DEPTH__10_BIT;\
    }\
    else if (HDMI_VIDEO_BITDEPTH_12 == uindepth) \
    {\
        kindepth = SII_DRV_BIT_DEPTH__12_BIT;\
    }\
    else if (HDMI_VIDEO_BITDEPTH_16 == uindepth) \
    {\
        kindepth = SII_DRV_BIT_DEPTH__16_BIT;\
    }\
    else\
    {\
        kindepth = SII_DRV_BIT_DEPTH__8_BIT;\
    }\
}while(0)


/******************************************************************************/
/* Enum and structure define                                                  */
/******************************************************************************/
typedef enum
{
    HDMI_CLK_FROM_CRG,
    HDMI_CLK_FROM_PHY
}HDMI_CLK_TYPE_E;

typedef struct
{
    HI_U32 u32TmdsClk;
    HI_U32 u32AudioFs;
    HI_U32 u32N;
    HI_U32 u32Cts;
}HDMI_AUDIO_N_CTS_S;


/******************************************************************************/
/* Global define                                                              */
/******************************************************************************/
static  SiiInst_t instCra = HI_NULL;

#ifndef HDMI_BUILD_IN_BOOT
static HDMI_AUDIO_N_CTS_S g_stAudioNCTSOthers[] =
{
/* tmdsclk, audiofs, N,      CTS   */
   {0,   32000,   4096,   0},
   {0,   64000,   8192,   0},
   {0,   128000,  16384,  0},
   {0,   256000,  32768,  0},
   {0,   44100,   6272,   0},
   {0,   88200,   12544,  0},
   {0,   176400,  25088,  0},
   {0,   352800,  50176,  0},
   {0,   48000,   6144,   0},
   {0,   96000,   12288,  0},
   {0,   192000,  24576,  0},
   {0,   384000,  49152,  0}
};

static HDMI_AUDIO_N_CTS_S g_stAudioNCTS[] =
{
 /* tmdsclk, audiofs, N,      CTS   */
    {25174,   32000,   4576,   28125},  // 25.2/1.001
    {25200,   32000,   4096,   25200},
    {27000,   32000,   4096,   27000},
    {27027,   32000,   4096,   27027},  // 27*1.001
    {54000,   32000,   4096,   54000},
    {54054,   32000,   4096,   54054},  // 54*1.001
    {74175,   32000,   11648,  210937}, // 74.25/1.001
    {74250,   32000,   4096,   74250},
    {148351,  32000,   11648,  421875}, // 148.5/1.001
    {148500,  32000,   4096,   148500},
    {296703,  32000,   5824,   421875}, // 297/1.001
    {297000,  32000,   3072,   222750},
    {593406,  32000,   5824,   843750}, // 594/1.001
    {594000,  32000,   3072,   445500},

    {25174,   64000,   9152,   28125},  // 25.2/1.001
    {25200,   64000,   8192,   25200},
    {27000,   64000,   8192,   27000},
    {27027,   64000,   8192,   27027},  // 27*1.001
    {54000,   64000,   8192,   54000},
    {54054,   64000,   8192,   54054},  // 54*1.001
    {74175,   64000,   23296,  210937}, // 74.25/1.001
    {74250,   64000,   8192,   74250},
    {148351,  64000,   23296,  421875}, // 148.5/1.001
    {148500,  64000,   8192,   148500},
    {296703,  64000,   11648,  421875}, // 297/1.001
    {297000,  64000,   8192,   297000},
    {593406,  64000,   11648,  843750}, // 594/1.001
    {594000,  64000,   8192,   594000},

    {25174,   128000,  18304,  28125},  // 25.2/1.001
    {25200,   128000,  16384,  25200},
    {27000,   128000,  16384,  27000},
    {27027,   128000,  16384,  27027},  // 27*1.001
    {54000,   128000,  16384,  54000},
    {54054,   128000,  16384,  54054},  // 54*1.001
    {74175,   128000,  46592,  210937}, // 74.25/1.001
    {74250,   128000,  16384,  74250},
    {148351,  128000,  46592,  421875}, // 148.5/1.001
    {148500,  128000,  16384,  148500},
    {296703,  128000,  23296,  421875}, // 297/1.001
    {297000,  128000,  16384,  297000},
    {593406,  128000,  23296,  843750}, // 594/1.001
    {594000,  128000,  16384,  594000},

    {25174,   256000,  36608,  28125},  // 25.2/1.001
    {25200,   256000,  32768,  25200},
    {27000,   256000,  32768,  27000},
    {27027,   256000,  32768,  27027},  // 27*1.001
    {54000,   256000,  32768,  54000},
    {54054,   256000,  32768,  54054},  // 54*1.001
    {74175,   256000,  93184,  210937}, // 74.25/1.001
    {74250,   256000,  32768,  74250},
    {148351,  256000,  93184,  421875}, // 148.5/1.001
    {148500,  256000,  32768,  148500},
    {296703,  256000,  46592,  421875}, // 297/1.001
    {297000,  256000,  32768,  297000},
    {593406,  256000,  46592,  843750}, // 594/1.001
    {594000,  256000,  32768,  594000},

    {25174,   44100,   7007,   31250},  // 25.2/1.001
    {25200,   44100,   6272,   28000},
    {27000,   44100,   6272,   30000},
    {27027,   44100,   6272,   30030},  // 27*1.001
    {54000,   44100,   6272,   60000},
    {54054,   44100,   6272,   60060},  // 54*1.001
    {74175,   44100,   17836,  234375}, // 74.25/1.001
    {74250,   44100,   6272,   82500},
    {148351,  44100,   8918,   234375}, // 148.5/1.001
    {148500,  44100,   6272,   165000},
    {296703,  44100,   4459,   234375}, // 297/1.001
    {297000,  44100,   4704,   247500},
    {593406,  44100,   8918,   937500}, // 594/1.001
    {594000,  44100,   9408,   990000},

    {25174,   88200,   14014,   31250},  // 25.2/1.001
    {25200,   88200,   12544,   28000},
    {27000,   88200,   12544,   30000},
    {27027,   88200,   12544,   30030},  // 27*1.001
    {54000,   88200,   12544,   60000},
    {54054,   88200,   12544,   60060},  // 54*1.001
    {74175,   88200,   35672,   234375}, // 74.25/1.001
    {74250,   88200,   12544,   82500},
    {148351,  88200,   17836,   234375}, // 148.5/1.001
    {148500,  88200,   12544,   165000},
    {296703,  88200,   8918,    234375}, // 297/1.001
    {297000,  88200,   9408,    247500},
    {593406,  88200,   17836,   937500}, // 594/1.001
    {594000,  88200,   18816,   990000},

    {25174,   176400,  28028,   31250},  // 25.2/1.001
    {25200,   176400,  25088,   28000},
    {27000,   176400,  25088,   30000},
    {27027,   176400,  25088,   30030},  // 27*1.001
    {54000,   176400,  25088,   60000},
    {54054,   176400,  25088,   60060},  // 54*1.001
    {74175,   176400,  71344,   234375}, // 74.25/1.001
    {74250,   176400,  25088,   82500},
    {148351,  176400,  35672,   234375}, // 148.5/1.001
    {148500,  176400,  25088,   165000},
    {296703,  176400,  17836,   234375}, // 297/1.001
    {297000,  176400,  18816,   247500},
    {593406,  176400,  35672,   937500}, // 594/1.001
    {594000,  176400,  35672,   990000},

    {25174,   352800,  56056,   31250},  // 25.2/1.001
    {25200,   352800,  50176,   28000},
    {27000,   352800,  50176,   30000},
    {27027,   352800,  50176,   30030},  // 27*1.001
    {54000,   352800,  50176,   60000},
    {54054,   352800,  50176,   60060},  // 54*1.001
    {74175,   352800,  142866,  234375}, // 74.25/1.001
    {74250,   352800,  50176,   82500},
    {148351,  352800,  71344,   234375}, // 148.5/1.001
    {148500,  352800,  50176,   165000},
    {296703,  352800,  35672,   234375}, // 297/1.001
    {297000,  352800,  37632,   247500},
    {593406,  352800,  71344,   937500}, // 594/1.001
    {594000,  352800,  75264,   990000},

    {25174,   48000,   6864,    28125},  // 25.2/1.001
    {25200,   48000,   6144,    25200},
    {27000,   48000,   6144,    27000},
    {27027,   48000,   6144,    27027},  // 27*1.001
    {54000,   48000,   6144,    54000},
    {54054,   48000,   6144,    54054},  // 54*1.001
    {74175,   48000,   11648,   140625}, // 74.25/1.001
    {74250,   48000,   6144,    74250},
    {148351,  48000,   5824,    140625}, // 148.5/1.001
    {148500,  48000,   6144,    148500},
    {296703,  48000,   5824,    281250}, // 297/1.001
    {297000,  48000,   6144,    297000}, // 5120 is recommended, but 6144 is more compatibility 20180211
    {593406,  48000,   5824,    562500}, // 594/1.001
    {594000,  48000,   6144,    594000},

    {25174,   96000,   13728,   28125},  // 25.2/1.001
    {25200,   96000,   12288,   25200},
    {27000,   96000,   12288,   27000},
    {27027,   96000,   12288,   27027},  // 27*1.001
    {54000,   96000,   12288,   54000},
    {54054,   96000,   12288,   54054},  // 54*1.001
    {74175,   96000,   23296,   140625}, // 74.25/1.001
    {74250,   96000,   12288,   74250},
    {148351,  96000,   11648,   140625}, // 148.5/1.001
    {148500,  96000,   12288,   148500},
    {296703,  96000,   11648,   281250}, // 297/1.001
    {297000,  96000,   10240,   247500},
    {593406,  96000,   11648,   562500}, // 594/1.001
    {594000,  96000,   12288,   594000},

    {25174,   192000,  27456,   28125},  // 25.2/1.001
    {25200,   192000,  24576,   25200},
    {27000,   192000,  24576,   27000},
    {27027,   192000,  24576,   27027},  // 27*1.001
    {54000,   192000,  24576,   54000},
    {54054,   192000,  24576,   54054},  // 54*1.001
    {74175,   192000,  46592,   140625}, // 74.25/1.001
    {74250,   192000,  24576,   74250},
    {148351,  192000,  23296,   140625}, // 148.5/1.001
    {148500,  192000,  24576,   148500},
    {296703,  192000,  23296,   281250}, // 297/1.001
    {297000,  192000,  20480,   247500},
    {593406,  192000,  23296,   562500}, // 594/1.001
    {594000,  192000,  24576,   594000},

    {25174,   384000,  54912,   28125},  // 25.2/1.001
    {25200,   384000,  49152,   25200},
    {27000,   384000,  49152,   27000},
    {27027,   384000,  49152,   27027},  // 27*1.001
    {54000,   384000,  49152,   54000},
    {54054,   384000,  49152,   54054},  // 54*1.001
    {74175,   384000,  93184,   140625}, // 74.25/1.001
    {74250,   384000,  49152,   74250},
    {148351,  384000,  46592,   140625}, // 148.5/1.001
    {148500,  384000,  49152,   148500},
    {296703,  384000,  46592,   281250}, // 297/1.001
    {297000,  384000,  40960,   247500},
    {593406,  384000,  46592,   562500}, // 594/1.001
    {594000,  384000,  49152,   594000}
};
#endif

#if defined(CONFIG_HDMI_STB_SDK)
SiiDrvPhyPara_t  s_stPhyParam[] =
{
    /*data-swing,CLK-swing,src_termination, driver_vnb, clk_src_fine,pll_band_witdth,pll_loop_filter,pll_vco_bias, pll_pi,brg&bias,fine_adj_data,data_drv_ctrl,pll_ldo,pll_zone,pll_charge,in_bgr_reg,reg_zone, rise_time, fall_time*/
    {0x19,      0x1f,     0xd5,          0x02,      0x01,      0x14,         0x32,        0x68,        0x40,0xc4,    0x01,       0x31,       0x06,  0x04,   0x68,     0x0f,     0x03,     0x00,    0x10},   // u32TmdsClk > 27000 && u32TmdsClk < 74250
    {0x19,      0x1f,     0xd5,          0x02,      0x01,      0x14,         0x32,        0x68,        0x40,0xc4,    0x01,       0x31,       0x06,  0x04,   0x68,     0x0f,     0x02,     0x00,    0x10},   // u32TmdsClk >= 74250 && u32TmdsClk < 165000
    {0x19,      0x1f,     0xd5,          0x02,      0x01,      0x14,         0x32,        0x68,        0x40,0xc4,    0x01,       0x31,       0x06,  0x04,   0x68,     0x0f,     0x01,     0x00,    0x10},   // u32TmdsClk >= 165000 && u32TmdsClk < 190000
    {0x20,      0x1f,     0xd5,          0x02,      0x01,      0x14,         0x32,        0x68,        0x40,0xc4,    0x01,       0x31,       0x06,  0x04,   0x68,     0x0f,     0x01,     0x00,    0x10},   // u32TmdsClk >= 190000 && u32TmdsClk < 297000
    {0x20,      0x1f,     0xd5,          0x02,      0x01,      0x14,         0x32,        0x68,        0x40,0xc4,    0x01,       0x31,       0x06,  0x04,   0x68,     0x0f,     0x01,     0x00,    0x90},   // u32TmdsClk >= 297000 && u32TmdsClk < 340000
    {0x36,      0x12,     0x7f,          0x02,      0x03,      0x14,         0x32,        0x68,        0x40,0xc4,    0x01,       0x31,       0x06,  0x04,   0x68,     0x0f,     0x00,     0x00,    0x00},   // u32TmdsClk >= 340000 && u32TmdsClk < 594000
    {0x3b,      0x12,     0x7f,          0x02,      0x03,      0x14,         0x32,        0x68,        0x40,0xc4,    0x01,       0x31,       0x06,  0x04,   0x68,     0x0f,     0x00,     0x00,    0x00},   // u32TmdsClk >= 340000 && u32TmdsClk < 594000 only for dongle
};
#elif defined(CONFIG_HDMI_BVT_SDK)
SiiDrvPhyPara_t  s_stPhyParam[] =
{
    /*data-swing,CLK-swing,src_termination, driver_vnb, clk_src_fine,pll_band_witdth,pll_loop_filter,pll_vco_bias, pll_pi,brg&bias,fine_adj_data,data_drv_ctrl,pll_ldo,pll_zone,pll_charge,in_bgr_reg,reg_zone, rise_time, fall_time*/
    {0x16,      0x15,     0x00,          0x02,      0x01,      0x14,         0x02,        0x68,        0x40,0xc4,    0x01,       0x31,       0x06,  0x04,   0x68,     0x0f,     0x03,     0x00,    0x01},  //u32TmdsClk > 13400 && u32TmdsClk <=74250
    {0x16,      0x15,     0x00,          0x02,      0x01,      0x14,         0x02,        0x68,        0x40,0xc4,    0x01,       0x31,       0x06,  0x04,   0x68,     0x0f,     0x02,     0x00,    0x01},  //u32TmdsClk > 74250 && u32TmdsClk <= 165000
    {0x20,      0x1f,     0x55,          0x02,      0x01,      0x14,         0x02,        0x68,        0x40,0xc4,    0x01,       0x31,       0x06,  0x04,   0x68,     0x0f,     0x01,     0xf0,    0xf0},  //u32TmdsClk > 165000 && u32TmdsClk <= 297000
    {0x20,      0x1f,     0x55,          0x02,      0x01,      0x14,         0x02,        0x68,        0x40,0xc4,    0x01,       0x31,       0x06,  0x04,   0x68,     0x0f,     0x01,     0xf0,    0xf0},  //u32TmdsClk > 297000 && u32TmdsClk <= 340000,same as  pre
    {0x36,      0x28,     0xff,          0x02,      0x03,      0x14,         0x02,        0x68,        0x40,0xc4,    0x01,       0x31,       0x06,  0x04,   0x68,     0x0f,     0x00,     0x00,    0x01},  //u32TmdsClk > 340000
};
#endif

/******************************************************************************/
/* Private interface                                                          */
/******************************************************************************/
#ifdef HDMI_HDCP_SUPPORT
static HI_BOOL bHdcp2CodeLoad = HI_FALSE;
static HI_S32 Hdcp22ProgramLoad(HDMI_HAL_S *pstHdmiHal, HI_U32 u32Length, HI_U8 u8BinaryCode[]);
#endif

#ifdef HDMI_CHIP_TYPE_HI3798CV200
/*****************************************************************************/
/* add dongle detect (from bootargs) to solve the problem of                 */
/* phy attenuation on dongle board when the fmt clk is more than 340MHz      */
/*****************************************************************************/
#ifndef HDMI_BUILD_IN_BOOT
extern HI_BOOL is_dongle(HI_VOID);
#endif

static HI_BOOL HalHdmiIsDongle(HI_VOID)
{
    HI_BOOL bIsDobgle   = HI_FALSE;

#ifndef HDMI_BUILD_IN_BOOT

    bIsDobgle = is_dongle();

#else
    HI_CHAR *pcBootargs = HI_NULL;
    HI_CHAR *p          = HI_NULL;

    pcBootargs = getenv("bootargs");
    if(HI_NULL == pcBootargs)
    {
        return HI_FALSE;
    }
    p = strstr(pcBootargs, "dongle");
    if(HI_NULL != p)
    {
       bIsDobgle = HI_TRUE;
    }
#endif

    HDMI_INFO("bIsDobgle:%d\n", bIsDobgle);

    return bIsDobgle;
}
#endif

#if defined(CONFIG_HDMI_STB_SDK)
typedef struct
{
    HI_DRV_DISP_FMT_E       enFmt;
    HDMI_VIDEO_TIMING_E     enTiming;
}HDMI_HAL_FMT_TO_TIMING_S;

static HDMI_HAL_FMT_TO_TIMING_S s_stHalFmtToTiming[] =
{
    {HI_DRV_DISP_FMT_1080P_60,              HDMI_VIDEO_TIMING_1920X1080P_60000     },
    {HI_DRV_DISP_FMT_1080P_59_94,           HDMI_VIDEO_TIMING_1920X1080P_60000     },
    {HI_DRV_DISP_FMT_1080P_50,              HDMI_VIDEO_TIMING_1920X1080P_50000     },
    {HI_DRV_DISP_FMT_1080P_30,              HDMI_VIDEO_TIMING_1920X1080P_30000     },
    {HI_DRV_DISP_FMT_1080P_29_97,           HDMI_VIDEO_TIMING_1920X1080P_30000     },
    {HI_DRV_DISP_FMT_1080P_25,              HDMI_VIDEO_TIMING_1920X1080P_25000     },
    {HI_DRV_DISP_FMT_1080P_24,              HDMI_VIDEO_TIMING_1920X1080P_24000     },
    {HI_DRV_DISP_FMT_1080P_23_976,          HDMI_VIDEO_TIMING_1920X1080P_24000     },
    {HI_DRV_DISP_FMT_1080P_24_FP,           HDMI_VIDEO_TIMING_1920X1080P_24000     },
    {HI_DRV_DISP_FMT_1080i_60,              HDMI_VIDEO_TIMING_1920X1080I_60000     },
    {HI_DRV_DISP_FMT_1080i_59_94,           HDMI_VIDEO_TIMING_1920X1080I_60000     },
    {HI_DRV_DISP_FMT_1080i_50,              HDMI_VIDEO_TIMING_1920X1080I_50000     },
    {HI_DRV_DISP_FMT_720P_60,               HDMI_VIDEO_TIMING_1280X720P_60000      },
    {HI_DRV_DISP_FMT_720P_59_94,            HDMI_VIDEO_TIMING_1280X720P_60000      },
    {HI_DRV_DISP_FMT_720P_60_FP,            HDMI_VIDEO_TIMING_1280X720P_60000      },
    {HI_DRV_DISP_FMT_720P_50,               HDMI_VIDEO_TIMING_1280X720P_50000      },
    {HI_DRV_DISP_FMT_720P_50_FP,            HDMI_VIDEO_TIMING_1280X720P_50000      },
    {HI_DRV_DISP_FMT_576P_50,               HDMI_VIDEO_TIMING_720X576P_50000       },
    {HI_DRV_DISP_FMT_480P_60,               HDMI_VIDEO_TIMING_720X480P_60000       },
    {HI_DRV_DISP_FMT_3840X2160_24,          HDMI_VIDEO_TIMING_3840X2160P_24000     },
    {HI_DRV_DISP_FMT_3840X2160_23_976,      HDMI_VIDEO_TIMING_3840X2160P_24000     },
    {HI_DRV_DISP_FMT_3840X2160_25,          HDMI_VIDEO_TIMING_3840X2160P_25000     },
    {HI_DRV_DISP_FMT_3840X2160_30,          HDMI_VIDEO_TIMING_3840X2160P_30000     },
    {HI_DRV_DISP_FMT_3840X2160_29_97,       HDMI_VIDEO_TIMING_3840X2160P_30000     },
    {HI_DRV_DISP_FMT_4096X2160_24,          HDMI_VIDEO_TIMING_4096X2160P_24000     },
    {HI_DRV_DISP_FMT_4096X2160_25,          HDMI_VIDEO_TIMING_4096X2160P_25000     },
    {HI_DRV_DISP_FMT_4096X2160_30,          HDMI_VIDEO_TIMING_4096X2160P_30000     },
    {HI_DRV_DISP_FMT_3840X2160_50,          HDMI_VIDEO_TIMING_3840X2160P_50000     },
    {HI_DRV_DISP_FMT_3840X2160_60,          HDMI_VIDEO_TIMING_3840X2160P_60000     },
    {HI_DRV_DISP_FMT_4096X2160_50,          HDMI_VIDEO_TIMING_4096X2160P_50000     },
    {HI_DRV_DISP_FMT_4096X2160_60,          HDMI_VIDEO_TIMING_4096X2160P_60000     },
    {HI_DRV_DISP_FMT_1440x576i_50,          HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_PAL,                   HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_PAL_B,                 HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_PAL_B1,                HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_PAL_D,                 HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_PAL_D1,                HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_PAL_G,                 HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_PAL_H,                 HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_PAL_K,                 HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_PAL_I,                 HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_PAL_M,                 HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_PAL_N,                 HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_PAL_Nc,                HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_PAL_60,                HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_SECAM_SIN,             HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_SECAM_COS,             HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_SECAM_L,               HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_SECAM_B,               HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_SECAM_G,               HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_SECAM_D,               HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_SECAM_K,               HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_SECAM_H,               HDMI_VIDEO_TIMING_1440X576I_50000      },
    {HI_DRV_DISP_FMT_1440x480i_60,          HDMI_VIDEO_TIMING_1440X480I_60000      },
    {HI_DRV_DISP_FMT_NTSC,                  HDMI_VIDEO_TIMING_1440X480I_60000      },
    {HI_DRV_DISP_FMT_NTSC_J,                HDMI_VIDEO_TIMING_1440X480I_60000      },
    {HI_DRV_DISP_FMT_NTSC_443,              HDMI_VIDEO_TIMING_1440X480I_60000      },
    {HI_DRV_DISP_FMT_861D_640X480_60,       HDMI_VIDEO_TIMING_640X480P_60000       },
    {HI_DRV_DISP_FMT_VESA_800X600_60,       HDMI_VIDEO_TIMING_VESA_800X600_60      },
    {HI_DRV_DISP_FMT_VESA_1024X768_60,      HDMI_VIDEO_TIMING_VESA_1024X768_60     },
    {HI_DRV_DISP_FMT_VESA_1280X720_60,      HDMI_VIDEO_TIMING_VESA_1280X720_60     },
    {HI_DRV_DISP_FMT_VESA_1280X800_60,      HDMI_VIDEO_TIMING_VESA_1280X800_60     },
    {HI_DRV_DISP_FMT_VESA_1280X1024_60,     HDMI_VIDEO_TIMING_VESA_1280X1024_60    },
    {HI_DRV_DISP_FMT_VESA_1360X768_60,      HDMI_VIDEO_TIMING_VESA_1360X768_60     },
    {HI_DRV_DISP_FMT_VESA_1366X768_60,      HDMI_VIDEO_TIMING_VESA_1366X768_60     },
    {HI_DRV_DISP_FMT_VESA_1400X1050_60,     HDMI_VIDEO_TIMING_VESA_1400X1050_60    },
    {HI_DRV_DISP_FMT_VESA_1440X900_60,      HDMI_VIDEO_TIMING_VESA_1440X900_60     },
    {HI_DRV_DISP_FMT_VESA_1440X900_60_RB,   HDMI_VIDEO_TIMING_VESA_1440X900_60_RB  },
    {HI_DRV_DISP_FMT_VESA_1600X900_60_RB,   HDMI_VIDEO_TIMING_VESA_1600X900_60_RB  },
    {HI_DRV_DISP_FMT_VESA_1600X1200_60,     HDMI_VIDEO_TIMING_VESA_1600X1200_60    },
    {HI_DRV_DISP_FMT_VESA_1680X1050_60,     HDMI_VIDEO_TIMING_VESA_1680X1050_60    },
    {HI_DRV_DISP_FMT_VESA_1680X1050_60_RB,  HDMI_VIDEO_TIMING_VESA_1680X1050_60_RB },
    {HI_DRV_DISP_FMT_VESA_1920X1080_60,     HDMI_VIDEO_TIMING_VESA_1920X1080_60    },
    {HI_DRV_DISP_FMT_VESA_1920X1200_60,     HDMI_VIDEO_TIMING_VESA_1920X1200_60    },
    {HI_DRV_DISP_FMT_VESA_1920X1440_60,     HDMI_VIDEO_TIMING_VESA_1920X1440_60    },
    {HI_DRV_DISP_FMT_VESA_2048X1152_60,     HDMI_VIDEO_TIMING_VESA_2048x1152_60    },
    {HI_DRV_DISP_FMT_VESA_2560X1440_60_RB,  HDMI_VIDEO_TIMING_VESA_2560x1440_60_RB },
    {HI_DRV_DISP_FMT_VESA_2560X1600_60_RB,  HDMI_VIDEO_TIMING_VESA_2560x1600_60_RB },
    {HI_DRV_DISP_FMT_CUSTOM,                HDMI_VIDEO_TIMING_UNKNOWN              },
    {HI_DRV_DISP_FMT_BUTT,                  HDMI_VIDEO_TIMING_UNKNOWN              },
};

static HI_S32 HalHdmiPhyParamGet(HI_U32 u32PixClk,SiiDrvPhyPara_t **ppstParam)
{
    CHECK_POINTER(ppstParam);

    if (u32PixClk >= FMT_PIX_CLK_13400 && u32PixClk < FMT_PIX_CLK_74250)
    {
        *ppstParam = &s_stPhyParam[0];
    }
    else if (u32PixClk >= FMT_PIX_CLK_74250 && u32PixClk < FMT_PIX_CLK_165000)
    {
        *ppstParam = &s_stPhyParam[1];
    }
    else if(u32PixClk >= FMT_PIX_CLK_165000 && u32PixClk < FMT_PIX_CLK_190000)
    {
        *ppstParam = &s_stPhyParam[2];
    }
    else if(u32PixClk >= FMT_PIX_CLK_190000 && u32PixClk < FMT_PIX_CLK_297000)
    {
        *ppstParam = &s_stPhyParam[3];
    }
    else if(u32PixClk >= FMT_PIX_CLK_297000 && u32PixClk < FMT_PIX_CLK_340000)
    {
        *ppstParam = &s_stPhyParam[4];
    }
    else if (u32PixClk >= FMT_PIX_CLK_340000)
    {
#ifdef HDMI_CHIP_TYPE_HI3798CV200
        if(HI_TRUE != HalHdmiIsDongle())
        {
            *ppstParam = &s_stPhyParam[5];
        }
        else
        {
            /* only for dongle on Hi3798CV200. */
            *ppstParam = &s_stPhyParam[6];
        }
#else
        *ppstParam = &s_stPhyParam[5];
#endif
    }
    else
    {
        *ppstParam = &s_stPhyParam[0];
    }
    return HI_SUCCESS;
}

#elif defined(CONFIG_HDMI_BVT_SDK)
static HI_S32 HalHdmiPhyParamGet(HI_U32 u32PixClk,SiiDrvPhyPara_t **ppstParam)
{
    CHECK_POINTER(ppstParam);

    if (u32PixClk > FMT_PIX_CLK_13400 && u32PixClk <= FMT_PIX_CLK_74250)
    {
        *ppstParam = &s_stPhyParam[0];
    }
    else if (u32PixClk > FMT_PIX_CLK_74250 && u32PixClk <= FMT_PIX_CLK_165000)
    {
        *ppstParam = &s_stPhyParam[1];
    }
    else if(u32PixClk > FMT_PIX_CLK_165000 && u32PixClk <= FMT_PIX_CLK_297000)
    {
        *ppstParam = &s_stPhyParam[2];
    }
    else if(u32PixClk > FMT_PIX_CLK_297000 && u32PixClk <= FMT_PIX_CLK_340000)
    {
        *ppstParam = &s_stPhyParam[3];
    }
    else if (u32PixClk > FMT_PIX_CLK_340000)
    {
        *ppstParam = &s_stPhyParam[4];
    }
    else
    {
        *ppstParam = &s_stPhyParam[0];
    }

    return HI_SUCCESS;
}
#endif

#ifdef HDMI_CEC_SUPPORT
static HI_S32 HAL_HDMI_CecStatusResume(HDMI_HAL_S *pstHdmiHal)
{
    HDMI_HAL_CEC_S* pstCec = HI_NULL;

    CHECK_POINTER(pstHdmiHal);
    pstCec = pstHdmiHal->stHalCtx.pstCec;

    CHECK_POINTER(pstCec);
    CecStatusResume(pstCec);

    return HI_SUCCESS;
}
#endif

#ifdef HDMI_HDCP_SUPPORT
static HI_U8 s_u8C8051Hdcp22Program[] =
{
    #include "c8051_hdcp22_program.bin"
};
#endif

#ifndef HDMI_BUILD_IN_BOOT
#if defined(CONFIG_HDMI_STB_SDK)
static HI_S32 CipherHdmiClkSet(HI_DRV_HDCPKEY_TYPE_E enKeyType)
{
#ifndef HDMI_FPGA_SUPPORT
    HI_S32 s32Ret = HI_FAILURE;
    CIPHER_EXPORT_FUNC_S* pstCipherExportFuncs = HI_NULL;
    s32Ret = HI_DRV_MODULE_GetFunction(HI_ID_CIPHER, (HI_VOID**)&pstCipherExportFuncs);
    if (s32Ret == HI_FAILURE || pstCipherExportFuncs == HI_NULL || pstCipherExportFuncs->pfnCipherSetHdmiReadClk == HI_NULL)
    {
        HDMI_ERR("Get cipher funcs fail\n");
        return HI_FAILURE;
    }
    pstCipherExportFuncs->pfnCipherSetHdmiReadClk(enKeyType);
    HDMI_INFO("CipherHdmiClkSet HDMI\n");
#endif
    return HI_SUCCESS;
}
#endif

#ifdef HDMI_HDCP_SUPPORT
static HI_VOID Hal_HdcpEvent(SiiDrvHdcpStatus_t hdcpStatus, HDMI_EVENT_E* penEvent)
{
    HAL_NULL_CHK_NO_RET(penEvent);

    switch(hdcpStatus)
    {
        case SII_DRV_HDCP_STATUS__SUCCESS_1X:
        case SII_DRV_HDCP_STATUS__SUCCESS_22:
            *penEvent = HDMI_EVENT_HDCP_SUCCESS;
            break;
        case SII_DRV_HDCP_STATUS__FAILED:
            *penEvent = HDMI_EVENT_HDCP_FAIL;
            break;
        case SII_DRV_HDCP_STATUS__OFF:
            *penEvent = HDMI_EVENT_HDCP_OFF;
            break;
        default:
            break;
    }

    return;
}
#endif

static HI_VOID HalEventCallback(HI_VOID* data, SiiDrvTxEvent_t event)
{
    HDMI_HAL_S *pstHdmiHal = (HDMI_HAL_S *)data;
    HI_BOOL bHotPlug = HI_FALSE;
    HI_BOOL bRsen = HI_FALSE;
    HDMI_EVENT_E enEvent = 0;

    if (pstHdmiHal)
    {
        switch (event)
        {
            case SII_DRV_TX_EVENT__HOT_PLUG_CHNG:
                bHotPlug = SiiDrvTxHotPlugStatusGet(pstHdmiHal->stHalCtx.hHdmiHw);
                enEvent = (HI_TRUE == bHotPlug) ? HDMI_EVENT_HOTPLUG : HDMI_EVENT_HOTUNPLUG;
                break;
            case SII_DRV_TX_EVENT__RSEN_CHNG:
                bRsen = SiiDrvTxRsenStatusGet(pstHdmiHal->stHalCtx.hHdmiHw);
                enEvent = (HI_TRUE == bRsen)? HDMI_EVENT_RSEN_CONNECT : HDMI_EVENT_RSEN_DISCONNECT;
                break;
            case SII_DRV_TX_EVENT__HDMI_STATE_CHNG:
                break;
            case SII_DRV_TX_EVENT__HDCP_STATE_CHNG:
            {
#ifdef HDMI_HDCP_SUPPORT
                SiiDrvHdcpStatus_t hdcpStatus;
                SiiDrvTxHdcpStateStatusGet(pstHdmiHal->stHalCtx.hHdmiHw, &hdcpStatus);
                Hal_HdcpEvent(hdcpStatus, &enEvent);
#endif
            }
                break;
            case SII_DRV_CEC_EVENT:
                break;
            case SII_DRV_TX_EVENT_SCRAMBLE_SUCCESS:
                enEvent = HDMI_EVENT_SCRAMBLE_SUCCESS;
                break;
            case SII_DRV_TX_EVENT_SCRAMBLE_FAIL:
                enEvent = HDMI_EVENT_SCRAMBLE_FAIL;
                break;
#ifdef HDMI_HDR_SUPPORT
            case SII_DRV_TX_EVENT_ZERO_DRMIF_TIMEOUT:
                enEvent = HDMI_EVENT_ZERO_DRMIF_TIMEOUT;
                break;
            case SII_DRV_TX_EVENT_HDRMODE_CHANGE_TIMEOUT:
                enEvent = HDMI_EVENT_SWITCH_TO_HDRMODE_TIMEOUT;
                break;
#endif
            default:
                break;
        }

        if (pstHdmiHal->stHalCtx.pCallback && enEvent != 0)
        {
            pstHdmiHal->stHalCtx.pCallback(pstHdmiHal->stHalCtx.hHdmiDev, enEvent);
        }
    }
}
#endif

HI_VOID HAL_HDMI_BaseAddrGet(HDMI_HAL_S *pstHdmiHal, HI_U32 **pu32Addr)
{
    HDMI_INFO(">>> in... \n");
    HAL_NULL_CHK_NO_RET(pu32Addr);
#ifndef HDMI_BUILD_IN_BOOT

    if (HI_NULL == instCra)
    {
        *pu32Addr = HI_NULL;
        return ;
    }
    *pu32Addr = SiiDrvVirtualAddrGet(instCra);

#else
    *pu32Addr = (HI_U32 *)HDMI_CTRL_BASE_ADDR;
#endif

    HDMI_INFO("<<< out... 0x%p\n", pu32Addr);
    return ;
}

HI_VOID HAL_HDMI_HWInitSet(HDMI_HAL_S *pstHdmiHal, HI_BOOL bEnable)
{
    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    //nothing
    return;
}

static HI_VOID HalHdmiSwReset(HDMI_HAL_S *pstHdmiHal, HI_BOOL bReset)
{
    HDMI_INFO(">>> in... \n");
#if defined(CONFIG_HDMI_STB_SDK)
    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);
    SiiDrvTxPwdSrst(pstHdmiHal->stHalCtx.hHdmiHw);
#else
    HI_U32 u32RegValue = 0;
    HI_U32 *pu32BaseAddr = HI_NULL;

    pu32BaseAddr = (uint32_t *)HDMI_IO_MAP(HDMI_CRG_BASE_ADDR, 4);
    HAL_NULL_CHK_NO_RET(pu32BaseAddr);

    u32RegValue = *(volatile HI_U32 *)( pu32BaseAddr );
    *(volatile HI_U32 *)( pu32BaseAddr ) = u32RegValue | HDMITX_CTRL_SRST_REQ | HDMITX_CTRL_BUS_SRST_REQ;
    msleep(10);
    *(volatile HI_U32 *)( pu32BaseAddr ) = u32RegValue &(~( HDMITX_CTRL_SRST_REQ | HDMITX_CTRL_BUS_SRST_REQ));
    HDMI_IO_UNMAP(pu32BaseAddr);
#endif
#ifndef HDMI_BUILD_IN_BOOT
    msleep(10);
#endif
    HDMI_INFO("<<< out...\n");
}

static HI_VOID HalHdmiHwReset(HI_BOOL bReset)
{
#ifndef HDMI_FPGA_SUPPORT
    HI_U32 u32NewValue = 0;
    volatile HI_VOID* pRegAddr = HI_NULL;
    HI_U32 u32OldValue = 0;

    #if defined(CONFIG_HDMI_STB_SDK)
    pRegAddr = (volatile HI_VOID*)&(g_pstRegCrg->PERI_CRG67.u32);
    #elif defined(CONFIG_HDMI_BVT_SDK)

    pRegAddr = (volatile HI_VOID*)HDMI_IO_MAP(HDMI_CRG_BASE_ADDR, 4);
    #endif
    HAL_NULL_CHK_NO_RET(pRegAddr);

    u32OldValue = HdmiRegRead(pRegAddr);
    u32NewValue = u32OldValue;
    if (bReset)
    {
        u32NewValue |= HDMITX_CTRL_SRST_REQ | HDMITX_CTRL_BUS_SRST_REQ;
        HdmiRegWrite(pRegAddr, u32NewValue);
    }
    else
    {
        u32NewValue &= ~(HDMITX_CTRL_SRST_REQ | HDMITX_CTRL_BUS_SRST_REQ);
        HdmiRegWrite(pRegAddr, u32NewValue);
    }
#ifdef CONFIG_HDMI_BVT_SDK
    HDMI_IO_UNMAP(pRegAddr);
#endif

#endif

    return;
}

static HI_VOID HalHdmiClkSet(HDMI_CLK_TYPE_E enClkType)
{
#ifndef HDMI_FPGA_SUPPORT
    HI_U32 u32NewValue1 = 0, u32OldValue1 = 0;
    volatile HI_VOID *pRegAddr = HI_NULL;

#if defined(CONFIG_HDMI_STB_SDK)
    HI_U32 u32NewValue2 = 0, u32OldValue2 = 0;

    pRegAddr = (volatile HI_VOID*)&(g_pstRegCrg->PERI_CRG67.u32);

    u32OldValue1 = HdmiRegRead(pRegAddr);
    u32NewValue1 = u32OldValue1;
    u32NewValue1 |= 0x3f;
    if (enClkType == HDMI_CLK_FROM_CRG)
    {
        u32NewValue1 &= ~HDMITX_CTRL_ASCLK_SEL;
        u32NewValue2 |= HDMITX_CTRL_OSCLK_SEL;
    }
    else if (enClkType == HDMI_CLK_FROM_PHY)
    {
        u32NewValue1 |= HDMITX_CTRL_ASCLK_SEL;
        u32NewValue2 &= ~HDMITX_CTRL_OSCLK_SEL;
    }

    HdmiRegWrite(pRegAddr, u32NewValue1);

    pRegAddr = (volatile HI_VOID*)&(g_pstRegCrg->PERI_CRG158.u32);
    u32OldValue2 = HdmiRegRead(pRegAddr);
    u32NewValue2 |= u32OldValue2;
    u32NewValue2 |= 0x7;
    HdmiRegWrite(pRegAddr, u32NewValue2);

#elif defined(CONFIG_HDMI_BVT_SDK)
    pRegAddr = (volatile HI_VOID *)HDMI_IO_MAP(HDMI_CRG_BASE_ADDR, 4);
    HAL_NULL_CHK_NO_RET(pRegAddr);

    u32OldValue1 = HdmiRegRead(pRegAddr);
    u32NewValue1 = u32OldValue1;

    u32NewValue1 |= ( HDMITX_CTRL_AS_CKEN
                    | HDMITX_CTRL_OS_CKEN
                    | HDMITX_CTRL_MHL_CKEN
                    | HDMITX_CTRL_ID_CKEN
                    | HDMITX_CTRL_CEC_CKEN
                    | HDMITX_CTRL_BUS_CKEN );

    if (enClkType == HDMI_CLK_FROM_CRG)
    {
        u32NewValue1 &= ~HDMITX_CTRL_ASCLK_SEL;
        u32NewValue1 |= HDMITX_CTRL_OSCLK_SEL;

    }
    else if (enClkType == HDMI_CLK_FROM_PHY)
    {
        u32NewValue1 |= HDMITX_CTRL_ASCLK_SEL;
        u32NewValue1 &= ~HDMITX_CTRL_OSCLK_SEL;
    }

    u32NewValue1 |=  ( HDMITX_CTRL_PIXEL_CKEN
                     | HDMITX_CTRL_PIXELNX_CKEN
                     | HDMITX_CTRL_XCLK_CKEN );
    HdmiRegWrite(pRegAddr, u32NewValue1);
    HDMI_IO_UNMAP(pRegAddr);
#endif
#endif
    return;
}

//when input is YUV420,idclk need div2. when output is YUV420,pixelnx clk need div2
static HI_VOID HalHdmiClkDivSet(HI_BOOL bIdClkDiv, HI_BOOL bPixelnxClkDiv)
{
#ifndef HDMI_FPGA_SUPPORT
    HI_U32 u32NewValue = 0, u32OldValue = 0;
    volatile HI_VOID* pRegAddr = HI_NULL;

#if defined(CONFIG_HDMI_STB_SDK)
    pRegAddr = (volatile HI_VOID*)&(g_pstRegCrg->PERI_CRG158.u32);
#elif defined(CONFIG_HDMI_BVT_SDK)
    pRegAddr = (volatile HI_VOID*)HDMI_IO_MAP(HDMI_CRG_BASE_ADDR, 4);
#endif
    HAL_NULL_CHK_NO_RET(pRegAddr);

    u32NewValue = u32OldValue = HdmiRegRead(pRegAddr);
    if (bIdClkDiv)
    {
        u32NewValue |= HDMITX_CTRL_ID_CKSEL;
    }
    else
    {
        u32NewValue &= ~HDMITX_CTRL_ID_CKSEL;
    }

    if (bPixelnxClkDiv)
    {
        u32NewValue |= HDMITX_CTRL_PIXELNX_CKSEL;
    }
    else
    {
        u32NewValue &= ~HDMITX_CTRL_PIXELNX_CKSEL;
    }
    HdmiRegWrite(pRegAddr, u32NewValue);
#ifdef CONFIG_HDMI_BVT_SDK
    HDMI_IO_UNMAP(pRegAddr);
#endif
#endif
}

#ifndef HDMI_BUILD_IN_BOOT
static HI_VOID HalHdmiColorBarEnable(HI_BOOL bEnable)
{
    HI_U32               *pu32RegAddr = HI_NULL;
    HI_U32               u32RegValue = 0;


    pu32RegAddr = (HI_U32 *)HDMI_IO_MAP(HDMI_COLOR_BAR_BASE, 4);
    HAL_NULL_CHK_NO_RET(pu32RegAddr);

    u32RegValue = HdmiRegRead(pu32RegAddr);

    if (bEnable)
    {
        u32RegValue |= HDMI_COLOR_BAR_MASK;
        u32RegValue |=HDMI_COLOR_BAR_UPDATE_MASK;
    }
    else
    {
        u32RegValue &= ~HDMI_COLOR_BAR_MASK;
        u32RegValue |=HDMI_COLOR_BAR_UPDATE_MASK;
    }
    HdmiRegWrite(pu32RegAddr, u32RegValue);
    HDMI_IO_UNMAP(pu32RegAddr);
}

static HI_VOID HalHdmiAudioNCTSValueGet(HDMI_AUDIO_CONFIG_S* pstAudioCfg, HI_U32 *pNValue, HI_U32 *pCTSValue)
{
    HI_U32 i = 0;
    HI_U32 u23NValue = 0;
    HI_U32 u23CTSValue = 0;
    HI_U32 u23Temp = 0;
    HDMI_AUDIO_N_CTS_S *pAudioNCTS = HI_NULL;

    if (HI_NULL == pstAudioCfg || HI_NULL == pNValue || HI_NULL == pCTSValue)
    {
        HDMI_ERR("Input the param is invalid!\n");
        return;
    }

    /* Get default N value with enAudioFs */
    for (i = 0; i < ARRAY_SIZE(g_stAudioNCTSOthers); i++)
    {
        pAudioNCTS = &g_stAudioNCTSOthers[i];
        if (pstAudioCfg->enSampleFs == pAudioNCTS->u32AudioFs)
        {
            u23NValue   = pAudioNCTS->u32N;
        }
    }
    HDMI_INFO("Get from g_stAudioNCTSOthers, N: %d, CTS:%d\n", u23NValue, u23CTSValue);

    /* Get N value with u32TmdsClk & enAudioFs */
    for (i = 0; i < ARRAY_SIZE(g_stAudioNCTS); i++)
    {
        pAudioNCTS = &g_stAudioNCTS[i];
        if ((pstAudioCfg->enSampleFs == pAudioNCTS->u32AudioFs) &&
            (pstAudioCfg->u32TmdsClk == pAudioNCTS->u32TmdsClk))
        {
            u23NValue   = pAudioNCTS->u32N;
            u23CTSValue = pAudioNCTS->u32Cts;
        }
    }

    HDMI_INFO("Get from g_stAudioNCTS, N: %d, CTS:%d\n", u23NValue, u23CTSValue);

    /* If can not find the N value, need to give the default value
       HDMI_SAMPLE_RATE_48K -> 6144
    */
    *pNValue = (0 != u23NValue)? u23NValue: HDMI_DEFAULT_N_VALUE;

    /*  u32CTSvalue = (Nvalue  * u32TmdsClk) / (128 * u32SampRate) */
    u23Temp = pstAudioCfg->enSampleFs/1000;
    u23Temp = (0 != u23Temp)? u23Temp: HDMI_DEFAULT_AUDIO_SAMPLEFS;
    u23Temp = ( (*pNValue) * pstAudioCfg->u32TmdsClk * pstAudioCfg->u32PixelRepeat) / (128*u23Temp);

    *pCTSValue = (0 != u23CTSValue)? u23CTSValue: u23Temp;

    HDMI_INFO("Result, N: %d, CTS:%d\n", *pNValue, *pCTSValue);

    return;
}
#endif

/******************************************************************************/
/* Public interface                                                           */
/******************************************************************************/
HI_VOID HAL_HDMI_HardwareInit(HDMI_HAL_S *pstHdmiHal)
{
    volatile HI_VOID *u32PeriHdmiTxCtrl = HI_NULL;
    volatile HI_VOID *u32HdmiTxCLKPWD   = HI_NULL;
    volatile HI_VOID *pTxPhy_pll_ctl2   = HI_NULL;
    HI_U32 u32Value = 0;

    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);

    #define HDMI_CTRL_CLK_PWD_OFFSET 0x34
    #define CLKPWD_PDIDCK (1<<2)
    #define CLKPWD_MHL_CLK (1<<1)
    #define TXPHY_PLL_CTL  (0x30)

    u32PeriHdmiTxCtrl = (volatile HI_VOID *)HDMI_IO_MAP(PERI_HDMITX_CTRL_ADDR, 4);
    u32HdmiTxCLKPWD   = (volatile HI_VOID *)HDMI_IO_MAP(HDMI_CTRL_BASE_ADDR + HDMI_CTRL_CLK_PWD_OFFSET, 4);
    pTxPhy_pll_ctl2   = (volatile HI_VOID *)HDMI_IO_MAP(HDMI_CTRL_BASE_ADDR + (TXPHY_PLL_CTL2*4), 4);

#if defined(CONFIG_HDMI_STB_SDK)
    /*Prevent duplicate initialization*/
    u32Value = HdmiRegRead(u32HdmiTxCLKPWD);
    if ( (u32Value & (CLKPWD_PDIDCK|CLKPWD_MHL_CLK)) == (CLKPWD_PDIDCK|CLKPWD_MHL_CLK) )
    {
        u32Value = HdmiRegRead(pTxPhy_pll_ctl2);
        /*insuer TXPHY_PLL_CTL hava necessary initialization.
          only if it is true,then it will be return,otherwise must execute continue*/
        if ((u32Value & TXPHY_PLL_CTL) == TXPHY_PLL_CTL)
        {
            HDMI_IO_UNMAP(u32PeriHdmiTxCtrl);
            HDMI_IO_UNMAP(u32HdmiTxCLKPWD);
            HDMI_IO_UNMAP(pTxPhy_pll_ctl2);

            HDMI_INFO("Hardware inited, return!\n");
            return ;
        }
    }

    u32Value = HdmiRegRead(u32PeriHdmiTxCtrl) & (~0x1f); //clear bit0~bit4
#elif defined(CONFIG_HDMI_BVT_SDK)
    u32Value = HdmiRegRead(u32PeriHdmiTxCtrl) & (~0x7c0);//0xfffff83f
#endif

#ifndef HDMI_BUILD_IN_BOOT
#if defined(CONFIG_HDMI_STB_SDK)
    CipherHdmiClkSet(HI_DRV_HDCPKEY_TX0);
#endif
#endif
    SiiDrvTxSoftwareInit(pstHdmiHal->stHalCtx.hHdmiHw);

    HalHdmiHwReset(HI_TRUE);
    HalHdmiClkSet(HDMI_CLK_FROM_PHY);
    HalHdmiClkDivSet(HI_FALSE, HI_FALSE);
    SiiLibTimeMilliDelay(1);
    HalHdmiHwReset(HI_FALSE);
    SiiLibTimeMilliDelay(1);

    HalHdmiSwReset(pstHdmiHal, HI_TRUE);
    SiiLibTimeMilliDelay(1);
    HalHdmiSwReset(pstHdmiHal, HI_FALSE);
    SiiLibTimeMilliDelay(1);

    SiiDrvTxHardwareInit(pstHdmiHal->stHalCtx.hHdmiHw);

    u32Value |= HDMI_AUDIO_SOURCE_I2S;
    HdmiRegWrite(u32PeriHdmiTxCtrl, u32Value);

    HDMI_IO_UNMAP(u32PeriHdmiTxCtrl);
    HDMI_IO_UNMAP(u32HdmiTxCLKPWD);
    HDMI_IO_UNMAP(pTxPhy_pll_ctl2);
    HDMI_INFO("Hardware init success!\n");
};

HI_VOID HAL_HDMI_IrqEnableSet(HDMI_HAL_S *pstHdmiHal, HDMI_INT_TYPE_E enIntType, HI_BOOL bEnable)
{
    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);

    SiiDrvTxInterruptEnableSet(pstHdmiHal->stHalCtx.hHdmiHw, enIntType, bEnable);
}



#ifndef HDMI_BUILD_IN_BOOT
HI_VOID HAL_HDMI_SequencerHandlerProcess(HDMI_HAL_S *pstHdmiHal)
{
    SiiSequencerHandler();
}

static HI_VOID Hal_AudioStatusChk(SiiHdmiStatus_t *phdmiStatus, HDMI_AUDIO_STATUS_S *pstAudioStatus)
{
    HAL_NULL_CHK_NO_RET(phdmiStatus);
    HAL_NULL_CHK_NO_RET(pstAudioStatus);

    if (phdmiStatus->audioFmt.i2s)
    {
        pstAudioStatus->enSoundIntf = HDMI_AUDIO_INTERFACE__I2S;
    }
    else if (phdmiStatus->audioFmt.spdif)
    {
        pstAudioStatus->enSoundIntf = HDMI_AUDIO_INTERFACE__SPDIF;
    }
    else if (phdmiStatus->audioFmt.hbrA)
    {
        pstAudioStatus->enSoundIntf = HDMI_AUDIO_INTERFACE__HBRA;
    }

    return;
}

static HI_VOID Hal_SampleFsChk(SiiHdmiStatus_t *phdmiStatus, HDMI_AUDIO_STATUS_S *pstAudioStatus)
{
    HAL_NULL_CHK_NO_RET(phdmiStatus);
    HAL_NULL_CHK_NO_RET(pstAudioStatus);

    switch (phdmiStatus->audioFmt.audioFs)
    {
        case SII_AUDIO_FS__22_05KHZ:
            pstAudioStatus->enSampleFs = HDMI_SAMPLE_RATE_22K;
            break;
        case SII_AUDIO_FS__24KHZ:
            pstAudioStatus->enSampleFs = HDMI_SAMPLE_RATE_24K;
            break;
        case SII_AUDIO_FS__32KHZ:
            pstAudioStatus->enSampleFs = HDMI_SAMPLE_RATE_32K;
            break;
        case SII_AUDIO_FS__44_1KHZ:
            pstAudioStatus->enSampleFs = HDMI_SAMPLE_RATE_44K;
            break;
        case SII_AUDIO_FS__48KHZ:
            pstAudioStatus->enSampleFs = HDMI_SAMPLE_RATE_48K;
            break;
        case SII_AUDIO_FS__88_2KHZ:
            pstAudioStatus->enSampleFs = HDMI_SAMPLE_RATE_88K;
            break;
        case SII_AUDIO_FS__96KHZ:
            pstAudioStatus->enSampleFs = HDMI_SAMPLE_RATE_96K;
            break;
        case SII_AUDIO_FS__176_4KHZ:
            pstAudioStatus->enSampleFs = HDMI_SAMPLE_RATE_176K;
            break;
        case SII_AUDIO_FS__192KHZ:
            pstAudioStatus->enSampleFs = HDMI_SAMPLE_RATE_192K;
            break;
        case SII_AUDIO_FS__768KHZ:
            pstAudioStatus->enSampleFs = HDMI_SAMPLE_RATE_768K;
            break;
         default:
            break;
    }

    return;
}

HI_VOID Hal_SampleDepthChk(SiiHdmiStatus_t *phdmiStatus, HDMI_AUDIO_STATUS_S *pstAudioStatus)
{
    HAL_NULL_CHK_NO_RET(phdmiStatus);
    HAL_NULL_CHK_NO_RET(pstAudioStatus);

    switch (phdmiStatus->channelStatus.i2s_chst4 & 0xf)
    {
        case 0x2:
            pstAudioStatus->enSampleDepth = HDMI_AUDIO_BIT_DEPTH_16;
            break;

        case 0x4:
            pstAudioStatus->enSampleDepth = HDMI_AUDIO_BIT_DEPTH_18;
            break;

        case 0xb:
            pstAudioStatus->enSampleDepth = HDMI_AUDIO_BIT_DEPTH_24;
            break;

        case 0xa:
            pstAudioStatus->enSampleDepth = HDMI_AUDIO_BIT_DEPTH_20;
            break;
         default:
            pstAudioStatus->enSampleDepth = HDMI_AUDIO_BIT_DEPTH_16;
            break;
    }

    return;
}

HI_VOID HAL_HDMI_HardwareStatusGet(HDMI_HAL_S  *pstHdmiHal, HDMI_HARDWARE_STATUS_S* pstHwStatus)
{
    SiiHardwareStatus_t hwStatus;
    SiiHdmiStatus_t *phdmiStatus = HI_NULL;
    SiiVideoStatus_t *pvideoStatus = HI_NULL;
    HDMI_COMMON_STATUS_S *pstCommonStatus = HI_NULL;
    HDMI_PHY_STATUS_S *pstPhyStatus = HI_NULL;
    HDMI_VIDEO_STATUS_S *pstVideoStatus = HI_NULL;
    HDMI_AUDIO_STATUS_S *pstAudioStatus = HI_NULL;
    HDMI_INFOFRAME_STATUS_S *pstInfoFrameStatus = HI_NULL;
    HDMI_AUDIO_CONFIG_S *pAudioCfg = HI_NULL;

    if (HI_NULL == pstHwStatus || HI_NULL == pstHdmiHal)
    {
        HDMI_ERR("pstHwStatus=%p pstHdmiHal=%p is invald!!!\n", pstHwStatus, pstHdmiHal);
        return;
    }
    HDMI_MEMSET(&hwStatus, 0x0, sizeof(SiiHardwareStatus_t));

    pAudioCfg = &(pstHdmiHal->stHalCtx.stAudioCfg);
    pstCommonStatus = &(pstHwStatus->stCommonStatus);
    pstAudioStatus  = &(pstHwStatus->stAudioStatus);
    pstVideoStatus  = &(pstHwStatus->stVideoStatus);
    pstPhyStatus    = &(pstHwStatus->stPhyStatus);
    pstInfoFrameStatus = &(pstHwStatus->stInfoFrameStatus);

    SiiDrvTxHardwareStatusGet(pstHdmiHal->stHalCtx.hHdmiHw, &hwStatus);
    phdmiStatus = &(hwStatus.hdmiStatus);
    pvideoStatus = &(hwStatus.videoStatus);

    pstCommonStatus->bHotPlug    = phdmiStatus->hotPlug;
    pstCommonStatus->bRsen       = phdmiStatus->rsen;
    pstCommonStatus->enTmdsMode  = phdmiStatus->tmdsMode;
    pstCommonStatus->bAvMute     = phdmiStatus->avMute;

    pstAudioStatus->bAudioEnable = phdmiStatus->audioEnable;
    pstAudioStatus->bAudioMute   = phdmiStatus->audioMute;
    pstAudioStatus->enLayout     = phdmiStatus->audioFmt.layout1;
    pstAudioStatus->bDownSample  = phdmiStatus->audioFmt.downSample;
    pstAudioStatus->u32RegNvalue   = phdmiStatus->audioFmt.n;
    pstAudioStatus->u32RegCtsvalue = phdmiStatus->audioFmt.cts;
    HalHdmiAudioNCTSValueGet(pAudioCfg, &(pstAudioStatus->u32RefNvalue), &(pstAudioStatus->u32RefCtsvalue));

    Hal_AudioStatusChk(phdmiStatus, pstAudioStatus);
    Hal_SampleFsChk(phdmiStatus, pstAudioStatus);
    Hal_SampleDepthChk(phdmiStatus, pstAudioStatus);

    pstPhyStatus->bPhyPowerOn     = phdmiStatus->phyPower;
    pstPhyStatus->bPhyOe          = phdmiStatus->phyOutput;
    pstPhyStatus->enDeepColor     = phdmiStatus->phyBitDepth;

    memcpy(&(pstPhyStatus->stPhyConfig), &(phdmiStatus->PhyConfig), sizeof(HDMI_PHY_CONFIG_S));

    pstVideoStatus->bVideoMute    = pvideoStatus->bVideoMute;
    pstVideoStatus->bIn420Ydemux  = pvideoStatus->in420Ydemux;
    pstVideoStatus->bOut420Ydemux = pvideoStatus->out420Ydemux;
    pstVideoStatus->bRGB2YCbCr    = pvideoStatus->RGB2YUV;
    pstVideoStatus->bYCbCr2RGB    = pvideoStatus->YUV2RGB;
    pstVideoStatus->bYCbCr420_422 = pvideoStatus->YUV420_422;
    pstVideoStatus->bYCbCr422_444 = pvideoStatus->YUV422_444;
    pstVideoStatus->bYCbCr444_422 = pvideoStatus->YUV444_422;
    pstVideoStatus->bYCbCr422_420 = pvideoStatus->YUV422_420;
    pstVideoStatus->enHvSyncPol   = pvideoStatus->hvSyncPol;
    pstVideoStatus->enOutBitDepth = (phdmiStatus->outBitDepth  == HDMI_DEEP_COLOR_OFF) ? HDMI_VIDEO_BITDEPTH_OFF : phdmiStatus->outBitDepth;
    pstVideoStatus->enDither      = pvideoStatus->OutDitherMode;
    pstVideoStatus->bVSyncPol     = pvideoStatus->bVSyncPol;
    pstVideoStatus->bHSyncPol     = pvideoStatus->bHSyncPol;
    pstVideoStatus->bCSyncPol     = pvideoStatus->bCSyncPol;
    pstVideoStatus->bDEPol        = pvideoStatus->bDEPol;
    pstVideoStatus->bSwapHsCs     = pvideoStatus->bSwapHsCs;

    pstVideoStatus->bCscSaturate  = pvideoStatus->bCscQuan;
    pstVideoStatus->enInQuantization = (QUANTIZATION_VIDEO_LEVELS == pvideoStatus->eCscInQuan) ? \
            HDMI_QUANTIZATION_RANGE_LIMITED : HDMI_QUANTIZATION_RANGE_FULL;
    pstVideoStatus->enOutQuantization = (QUANTIZATION_VIDEO_LEVELS == pvideoStatus->eCscOutQuan) ? \
            HDMI_QUANTIZATION_RANGE_LIMITED : HDMI_QUANTIZATION_RANGE_FULL;

    pstInfoFrameStatus->bVSIFEnable  = phdmiStatus->bIfOn[SII_INFO_FRAME_ID__VS];
    pstInfoFrameStatus->bAVIEnable   = phdmiStatus->bIfOn[SII_INFO_FRAME_ID__AVI];
    pstInfoFrameStatus->bSPDEnable   = phdmiStatus->bIfOn[SII_INFO_FRAME_ID__SPD];
    pstInfoFrameStatus->bAUDIOEnable = phdmiStatus->bIfOn[SII_INFO_FRAME_ID__AUDIO];
    pstInfoFrameStatus->bMPEGEnable  = phdmiStatus->bIfOn[SII_INFO_FRAME_ID__MPEG];
    pstInfoFrameStatus->bGBDEnable   = phdmiStatus->bIfOn[SII_INFO_FRAME_ID__GBD];
#ifdef HDMI_HDR_SUPPORT
    pstInfoFrameStatus->bDRMEnable   = phdmiStatus->bIfOn[SII_INFO_FRAME_ID__DRM];
    memcpy(pstInfoFrameStatus->u8DRM, phdmiStatus->infoframe[SII_INFO_FRAME_ID__DRM].b, HDMI_INFO_FRAME_MAX_SIZE);
#endif

    memcpy(pstInfoFrameStatus->u8AVI,   phdmiStatus->infoframe[SII_INFO_FRAME_ID__AVI].b, HDMI_INFO_FRAME_MAX_SIZE);
    memcpy(pstInfoFrameStatus->u8AUDIO, phdmiStatus->infoframe[SII_INFO_FRAME_ID__AUDIO].b, HDMI_INFO_FRAME_MAX_SIZE);
    memcpy(pstInfoFrameStatus->u8VSIF,  phdmiStatus->infoframe[SII_INFO_FRAME_ID__VS].b, HDMI_INFO_FRAME_MAX_SIZE);
    memcpy(pstInfoFrameStatus->u8SPD,   phdmiStatus->infoframe[SII_INFO_FRAME_ID__SPD].b, HDMI_INFO_FRAME_MAX_SIZE);
    memcpy(pstInfoFrameStatus->u8MPEG,  phdmiStatus->infoframe[SII_INFO_FRAME_ID__MPEG].b, HDMI_INFO_FRAME_MAX_SIZE);
    memcpy(pstInfoFrameStatus->u8GDB,   phdmiStatus->infoframe[SII_INFO_FRAME_ID__GBD].b, HDMI_INFO_FRAME_MAX_SIZE);

    if (pstInfoFrameStatus->bAVIEnable)
    {
        if (!pstVideoStatus->bOut420Ydemux)
        {
            pstVideoStatus->enOutColorSpace = (pstInfoFrameStatus->u8AVI[4] >> 5) & 0x3;
        }
        else
        {
            pstVideoStatus->enOutColorSpace = HDMI_COLORSPACE_YCbCr420;
        }
    }
    else
    {
        pstVideoStatus->enOutColorSpace = HDMI_COLORSPACE_BUTT;
    }

    pstVideoStatus->enInColorSpace = (HDMI_COLORSPACE_E)pvideoStatus->enInClrSpc;
   // if (pstCommonStatus->enTmdsMode == HDMI_TMDS_MODE_DVI)
    //{
     //   pstVideoStatus->enOutColorSpace = HDMI_COLORSPACE_RGB;
    //}

}

HI_VOID HAL_HDMI_HotPlugStatusGet(HDMI_HAL_S *pstHdmiHal, HI_BOOL* bHotPlug)
{
    SiiHardwareStatus_t hwStatus;

    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);
    HAL_NULL_CHK_NO_RET(bHotPlug);

    SiiDrvTxHardwareStatusGet(pstHdmiHal->stHalCtx.hHdmiHw, &hwStatus);
    /* Some TV sometimes has no hotPlug but has rsen*/
    *bHotPlug = hwStatus.hdmiStatus.hotPlug;
}
#endif


HI_VOID HAL_HDMI_TxCapabilityGet(HDMI_HAL_S *pstHdmiHal,  HDMI_TX_CAPABILITY_S *pstTxCapability)
{
    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstTxCapability);

    *pstTxCapability = pstHdmiHal->stHalCtx.stTxCapability;
}


HI_VOID HAL_HDMI_TmdsModeSet(HDMI_HAL_S *pstHdmiHal, HDMI_TMDS_MODE_E enTmdsMode)
{
    SiiTmdsMode_t enTmds = SII_TMDS_MODE__NONE;

    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);

    switch(enTmdsMode)
    {
        case HDMI_TMDS_MODE_DVI:
            enTmds = SII_TMDS_MODE__DVI;
            break;
        case HDMI_TMDS_MODE_HDMI_1_4:
            enTmds = SII_TMDS_MODE__HDMI1;
            break;
        case HDMI_TMDS_MODE_HDMI_2_0:
            enTmds = SII_TMDS_MODE__HDMI2;
            break;
        default:
            enTmds = SII_TMDS_MODE__NONE;
            break;
    }

    SiiDrvTxTmdsModeSet(pstHdmiHal->stHalCtx.hHdmiHw, enTmds);
}

HI_VOID HAL_HDMI_AvMuteSet(HDMI_HAL_S *pstHdmiHal, HI_BOOL bAvMute)
{
    HDMI_AVMUTE_CFG_S stAvmuteCfg = {0};

    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);

    HDMI_MEMSET(&stAvmuteCfg, 0, sizeof(HDMI_AVMUTE_CFG_S));

#ifndef HDMI_BUILD_IN_BOOT
    DRV_HDMI_CompatAvmuteGet(pstHdmiHal->stHalCtx.u32HdmiID, bAvMute, &stAvmuteCfg);
#else
    //in boot,set the default value
    stAvmuteCfg.bMuteClr   = HI_TRUE;
    stAvmuteCfg.bMuteSet   = HI_FALSE;
    stAvmuteCfg.bMutePkgEn = HI_TRUE;
    stAvmuteCfg.bMuteRptEn = HI_TRUE;
#endif

    SiiDrvTxAvMuteSet(pstHdmiHal->stHalCtx.hHdmiHw, (SiiAvmuteCfg_s *)(&stAvmuteCfg));
}

HI_VOID HAL_HDMI_EmiSet(HDMI_HAL_S *pstHdmiHal, HDMI_EMI_CONFIG_S* pstEmiCfg)
{
    HDMI_EmiSet(pstEmiCfg);
}

HI_VOID HAL_HDMI_EmiStatusGet(HDMI_HAL_S *pstHdmiHal, HDMI_EMI_STATUS_S *pstEmiStatus)
{
    HDMI_EmiStatusGet(pstEmiStatus);
}
#ifndef HDMI_BUILD_IN_BOOT

HI_VOID HAL_HDMI_VideoMuteSet(HDMI_HAL_S *pstHdmiHal, HI_BOOL bVideoMute)
{
    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);

    SiiDrvTxVideoMuteSet(pstHdmiHal->stHalCtx.hHdmiHw, bVideoMute);
}

HI_VOID HAL_HDMI_BlackDataSet(HDMI_HAL_S *pstHdmiHal, HDMI_BLACK_FRAME_INFO_S *pstBlackPram)
{
    SiiBlackPramInfo_t stBlackPram;

    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);
    HAL_NULL_CHK_NO_RET(pstBlackPram);

    stBlackPram.bBlacEnable = pstBlackPram->bBlacEnable;
    stBlackPram.inBitDepth = pstBlackPram->inBitDepth;
    stBlackPram.inColorSpace = pstBlackPram->inColorSpace;
    stBlackPram.inQuantization = pstBlackPram->inQuantization;

    SiiDrvTxVideoInputPramSet(pstHdmiHal->stHalCtx.hHdmiHw, &stBlackPram);
    SiiDrvTxVideoBlackDataSet(pstHdmiHal->stHalCtx.hHdmiHw, pstBlackPram->bBlacEnable);

    return;
}

HI_VOID HAL_HDMI_Debug(HDMI_HAL_S *pstHdmiHal, HDMI_HAL_DEBUG_CMD_E enDebugCmd,HI_VOID *pData)
{

    SiiColorConvertion_t enConvertion ;
    uint32_t             u32DdcSpeed = 0;
    HDMI_HAL_REG_S       *pstReg = HI_NULL;
    SiiDrvPhyPara_t      *pstPhyParam = HI_NULL;
    HDMI_HAL_PHY_PARA_S  *pstHalPhyPara = HI_NULL;
    uint32_t             *pu32Addr = HI_NULL;
    uint32_t             u32value = 0;

    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);

    switch(enDebugCmd)
    {
        case HDMI_DEBUG_CMD_COLOR_BAR:
            HAL_NULL_CHK_NO_RET(pData);
            HalHdmiColorBarEnable(*(HI_BOOL *)pData);
            break;

        case HDMI_DEBUG_CMD_SW_RESET:
            HalHdmiSwReset(pstHdmiHal, HI_TRUE);
            break;

        case HDMI_DEBUG_CMD_RGB2YUV:
            HAL_NULL_CHK_NO_RET(pData);
            enConvertion = *(HI_BOOL *)pData ?  SII_COLORSAPCE_RGB2YUV : SII_COLORSPACE_NO_CONVERT;
            SiiDrvTxYuvRgbConvertion(pstHdmiHal->stHalCtx.hHdmiHw, &enConvertion);
            break;

        case HDMI_DEBUG_CMD_YUV2RGB:
            HAL_NULL_CHK_NO_RET(pData);
            enConvertion = *(HI_BOOL *)pData ?  SII_COLORSAPCE_YUV2RGB : SII_COLORSPACE_NO_CONVERT;
            SiiDrvTxYuvRgbConvertion(pstHdmiHal->stHalCtx.hHdmiHw, &enConvertion);
            break;

        case HDMI_DEBUG_CMD_DITHER:
            HAL_NULL_CHK_NO_RET(pData);
            SiiDrvTxDitherConfig(pstHdmiHal->stHalCtx.hHdmiHw, (SiiDitherCfg_t *)pData);
            break;

        case HDMI_DEBUG_CMD_BYPASS:
            HAL_NULL_CHK_NO_RET(pData);
            pu32Addr = (HI_U32 *)HDMI_IO_MAP(PERI_HDMITX_AVCTTPT, 4);
            HAL_NULL_CHK_NO_RET(pu32Addr);
            u32value  = HdmiRegRead(pu32Addr);
            u32value |= HDMI_DEBUG_DISABLE;
            HdmiRegWrite(pu32Addr, u32value);
            HDMI_IO_UNMAP(pu32Addr);
            SiiDrvTxTansCodeBypassConfig(pstHdmiHal->stHalCtx.hHdmiHw,*(bool_t *)pData);
            break;

        case HDMI_DEBUG_CMD_DDC_FREQ:
            HAL_NULL_CHK_NO_RET(pData);
            u32DdcSpeed = *(uint32_t *)pData;
            SiiDrvTxDdcSpeedConfig(pstHdmiHal->stHalCtx.hHdmiHw, u32DdcSpeed);
            break;

        case HDMI_DEBUG_CMD_PHY_DEFAULT_GET:
            HAL_NULL_CHK_NO_RET(pData);
            pstHalPhyPara = (HDMI_HAL_PHY_PARA_S *)pData;
            HalHdmiPhyParamGet(pstHdmiHal->stHalCtx.stVideoCfg.u32PixelClk,&pstPhyParam);
            HAL_NULL_CHK_NO_RET(pstPhyParam);
            pstHalPhyPara->u8DataSwing        = pstPhyParam->u8_data_swing;
            pstHalPhyPara->u8ClkSwing         = pstPhyParam->u8_clk_swing;
            pstHalPhyPara->u8SrcTermination   = pstPhyParam->u8_src_termination;
            pstHalPhyPara->u8DrvVnbValue      = pstPhyParam->u8_drv_vnb_value;
            pstHalPhyPara->u8ClkSrcFineAdjust = pstPhyParam->u8_clk_src_fine_djust;
            pstHalPhyPara->u8TxRegZone        = pstPhyParam->u8_tx_reg_zone;
            pstHalPhyPara->u8RiseTime         = pstPhyParam->u8_rise_time;
            pstHalPhyPara->u8FallTime         = pstPhyParam->u8_fall_time;
            break;

        case HDMI_DEBUG_CMD_PHY_PARA_SET:
            HAL_NULL_CHK_NO_RET(pData);
            pstHalPhyPara = (HDMI_HAL_PHY_PARA_S *)pData;
            HalHdmiPhyParamGet(pstHdmiHal->stHalCtx.stVideoCfg.u32PixelClk, &pstPhyParam);
            HAL_NULL_CHK_NO_RET(pstPhyParam);
            pstPhyParam->u8_data_swing         = pstHalPhyPara->u8DataSwing;
            pstPhyParam->u8_clk_swing          = pstHalPhyPara->u8ClkSwing;
            pstPhyParam->u8_src_termination    = pstHalPhyPara->u8SrcTermination;
            pstPhyParam->u8_drv_vnb_value      = pstHalPhyPara->u8DrvVnbValue;
            pstPhyParam->u8_clk_src_fine_djust = pstHalPhyPara->u8ClkSrcFineAdjust;
            pstPhyParam->u8_tx_reg_zone        = pstHalPhyPara->u8TxRegZone;
            pstPhyParam->u8_rise_time          = pstHalPhyPara->u8RiseTime;
            pstPhyParam->u8_fall_time          = pstHalPhyPara->u8FallTime;
            SiiDrvTxPhyConfig(pstHdmiHal->stHalCtx.hHdmiHw,pstPhyParam);
            break;

        case HDMI_DEBUG_CMD_DUMP:
            HAL_NULL_CHK_NO_RET(pData);
            pstReg  = (HDMI_HAL_REG_S *)pData;
            pu32Addr = (uint32_t *)HDMI_IO_MAP(pstReg->u32RegAddr, 4);
            pstReg->u32RegVaule = HdmiRegRead((HI_VOID *)pu32Addr);
            HDMI_IO_UNMAP(pu32Addr);

            break;
#ifdef HDMI_CEC_SUPPORT
        case HDMI_DEBUG_CMD_CEC_DEVICE_TYPE:
            HAL_NULL_CHK_NO_RET(pData);
            HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.pstCec);
            SiiCecDeviceTypeSet(pstHdmiHal->stHalCtx.pstCec,*(HI_BOOL *)pData);

            break;
#endif
#ifdef HDMI_HDCP_SUPPORT
        case HDMI_DEBUG_CMD_ENCRYPTION:
            HAL_NULL_CHK_NO_RET(pData);
            SiiDrvTxHdcpEncryption(pstHdmiHal->stHalCtx.hHdmiHw, *(HI_BOOL *)pData);
            break;
#endif
        default:
            HDMI_WARN("enDebugCmd = %d\n",enDebugCmd);
            break;
    }

    return;
}
#ifdef HDMI_HDR_SUPPORT
HI_VOID HAL_HDMI_HdrTimerSet(HDMI_HAL_S *pstHdmiHal, HDMI_TIMER_CONFIG_S *pstTimerCfg)
{
    SiiHdrTimerCfg_S stTimer;

    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);
    HAL_NULL_CHK_NO_RET(pstTimerCfg);

    stTimer.bTimerStart = pstTimerCfg->bTimerStart;
    stTimer.u32Time     = pstTimerCfg->u32Time;

    switch(pstTimerCfg->enTimerType)
    {
        case HDMI_TIMER_ZERO_DRMIF:
            SiiDrvTxZeroDrmIfTimerStart(pstHdmiHal->stHalCtx.hHdmiHw, &stTimer);
            break;
        case HDMI_TIMER_SDR_TO_HDR10:
            SiiDrvTxHdrModeChangeTimerStart(pstHdmiHal->stHalCtx.hHdmiHw, &stTimer);
            break;
        default:
            break;
    }

    return;
}
#endif
#endif

static SiiInfoFrameId_t s_ifId[HDMI_INFOFRAME_TYPE_BUTT - HDMI_INFOFRAME_TYPE_VENDOR] =
{
    SII_INFO_FRAME_ID__VS,
    SII_INFO_FRAME_ID__AVI,
    SII_INFO_FRAME_ID__SPD,
    SII_INFO_FRAME_ID__AUDIO,
    SII_INFO_FRAME_ID__MPEG,
    SII_INFO_FRAME_ID__GBD,

#ifdef HDMI_HDR_SUPPORT
    SII_INFO_FRAME_ID__DRM
#endif
};

HI_VOID HAL_HDMI_InfoframeSet(HDMI_HAL_S *pstHdmiHal, HDMI_INFOFRAME_ID_E enInfoFrameId, HI_U8 u8InBuffer[])
{
    SiiInfoFrame_t InfoFrame;
    SiiInfoFrameId_t ifId;

    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);
    HAL_NULL_CHK_NO_RET(u8InBuffer);

    if ( (enInfoFrameId >= HDMI_INFOFRAME_TYPE_BUTT)
         || (enInfoFrameId < HDMI_INFOFRAME_TYPE_VENDOR) )
    {
        HDMI_WARN("Invalid parameter: enInfoFrameId=%d \n",enInfoFrameId);
        return;
    }
    ifId = s_ifId[enInfoFrameId - HDMI_INFOFRAME_TYPE_VENDOR];

    SiiDrvClearInfoFrame(ifId, &InfoFrame);
    memcpy(InfoFrame.b, u8InBuffer, SII_INFOFRAME_MAX_LEN);

    SiiDrvTxInfoframeSet(pstHdmiHal->stHalCtx.hHdmiHw, ifId, &InfoFrame);
}

HI_VOID HAL_HDMI_InfoframeEnableSet(HDMI_HAL_S *pstHdmiHal, HDMI_INFOFRAME_ID_E enInfoFrameId, HI_BOOL bEnable)
{
    SiiInfoFrameId_t ifId;

    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);

    if (enInfoFrameId == HDMI_INFOFRAME_TYPE_NULL)
    {
        SiiDrvTxNullPacketOnOffSet(pstHdmiHal->stHalCtx.hHdmiHw, bEnable);
        return;
    }

    if ( (enInfoFrameId >= HDMI_INFOFRAME_TYPE_BUTT)
         || (enInfoFrameId < HDMI_INFOFRAME_TYPE_VENDOR) )
    {
        HDMI_WARN("Invalid parameter: enInfoFrameId=%d \n",enInfoFrameId);
        return;
    }
    ifId = s_ifId[enInfoFrameId - HDMI_INFOFRAME_TYPE_VENDOR];
    SiiDrvTxInfoframeOnOffSet(pstHdmiHal->stHalCtx.hHdmiHw, ifId, bEnable);
}

#ifndef HDMI_BUILD_IN_BOOT
static unsigned char s_chst3aTable[SII_AUDIO_FS__768KHZ + 1] = {0x4,0x6,0x3,0x0,0x2,0x8,0xa,0xc,0x9,0x9};

static HI_VOID Hal_AudioSampleFsConv(HDMI_AUDIO_CONFIG_S* pstAudioCfg, SiiAudioFormat_t *pstAudioFormat)
{
    HAL_NULL_CHK_NO_RET(pstAudioCfg);
    HAL_NULL_CHK_NO_RET(pstAudioFormat);

    switch (pstAudioCfg->enSampleFs)
    {
        case HDMI_SAMPLE_RATE_22K:
            pstAudioFormat->audioFs = SII_AUDIO_FS__22_05KHZ;
            break;
        case HDMI_SAMPLE_RATE_24K:
            pstAudioFormat->audioFs = SII_AUDIO_FS__24KHZ;
            break;
        case HDMI_SAMPLE_RATE_32K:
            pstAudioFormat->audioFs = SII_AUDIO_FS__32KHZ;
            break;
        case HDMI_SAMPLE_RATE_44K:
            pstAudioFormat->audioFs = SII_AUDIO_FS__44_1KHZ;
            break;
        case HDMI_SAMPLE_RATE_48K:
            pstAudioFormat->audioFs = SII_AUDIO_FS__48KHZ;
            break;
        case HDMI_SAMPLE_RATE_88K:
            pstAudioFormat->audioFs = SII_AUDIO_FS__88_2KHZ;
            break;
        case HDMI_SAMPLE_RATE_96K:
            pstAudioFormat->audioFs = SII_AUDIO_FS__96KHZ;
            break;
        case HDMI_SAMPLE_RATE_176K:
            pstAudioFormat->audioFs = SII_AUDIO_FS__176_4KHZ;
            break;
        case HDMI_SAMPLE_RATE_192K:
            pstAudioFormat->audioFs = SII_AUDIO_FS__192KHZ;
            break;
        case HDMI_SAMPLE_RATE_768K:
            pstAudioFormat->audioFs = SII_AUDIO_FS__768KHZ;
            break;
        default:
            pstAudioFormat->audioFs = SII_AUDIO_FS__48KHZ;
            break;
    }

    return;
}

static HI_VOID Hal_AudioSampleDepthConv(HDMI_AUDIO_CONFIG_S* pstAudioCfg, SiiChannelStatus_t *pstChannelStatus)
{
    HAL_NULL_CHK_NO_RET(pstAudioCfg);
    HAL_NULL_CHK_NO_RET(pstChannelStatus);

    switch (pstAudioCfg->enSampleDepth)
    {
        case HDMI_AUDIO_BIT_DEPTH_16:
            pstChannelStatus->i2s_chst4 = 0x2;
            break;
        case HDMI_AUDIO_BIT_DEPTH_18:
            pstChannelStatus->i2s_chst4 = 0x4;
            break;
        case HDMI_AUDIO_BIT_DEPTH_20:
            pstChannelStatus->i2s_chst4 = 0xa;
            break;
        case HDMI_AUDIO_BIT_DEPTH_24:
            pstChannelStatus->i2s_chst4 = 0xb;
            break;
        default :
            pstChannelStatus->i2s_chst4 = 0x2;
            break;
    }

    return;
}

HI_S32 HAL_HDMI_AudioPathSet(HDMI_HAL_S *pstHdmiHal, HDMI_AUDIO_CONFIG_S* pstAudioCfg)
{
    SiiAudioFormat_t AudioFormat = {0};
    SiiChannelStatus_t ChannelStatus = {0};
    HI_U32 u32Value = 0;
    volatile HI_VOID *u32PeriHdmiTxCtrl = HI_NULL;
    HDMI_AUDIO_CONFIG_S *pAudioCfg = HI_NULL;

    CHECK_POINTER(pstHdmiHal);
    CHECK_POINTER(pstAudioCfg);

    pAudioCfg = &(pstHdmiHal->stHalCtx.stAudioCfg);
    u32PeriHdmiTxCtrl = (volatile HI_VOID *)HDMI_IO_MAP(PERI_HDMITX_CTRL_ADDR, 4);
    CHECK_POINTER(u32PeriHdmiTxCtrl);

#if defined(CONFIG_HDMI_STB_SDK)
    u32Value = HdmiRegRead(u32PeriHdmiTxCtrl) & (~0x1f); //clear bit0~bit4
#elif defined(CONFIG_HDMI_BVT_SDK)
    u32Value = HdmiRegRead(u32PeriHdmiTxCtrl) & (~0x7c0);//0xfffff83f
#endif

    switch (pstAudioCfg->enSoundIntf)
    {
        case HDMI_AUDIO_INTERFACE__I2S:
            AudioFormat.i2s = HI_TRUE;
            u32Value |= HDMI_AUDIO_SOURCE_I2S;
            HdmiRegWrite(u32PeriHdmiTxCtrl, u32Value);
            break;
        case HDMI_AUDIO_INTERFACE__SPDIF:
            AudioFormat.spdif = HI_TRUE;
            u32Value |= HDMI_AUDIO_SOURCE_SPDIF;
            HdmiRegWrite(u32PeriHdmiTxCtrl, u32Value);
            break;
        case HDMI_AUDIO_INTERFACE__HBRA:
            AudioFormat.hbrA = HI_TRUE;
            u32Value |= HDMI_AUDIO_SOURCE_HBRA;
            HdmiRegWrite(u32PeriHdmiTxCtrl, u32Value);
            break;
        default :
            AudioFormat.i2s = HI_TRUE;
            break;
    }

    if (pstAudioCfg->bDownSample)
    {
        AudioFormat.downSample = HI_TRUE;
    }

    Hal_AudioSampleFsConv(pstAudioCfg, &AudioFormat);

    ChannelStatus.i2s_chst3 = s_chst3aTable[AudioFormat.audioFs];
    HalHdmiAudioNCTSValueGet(pstAudioCfg, &(AudioFormat.n), &(AudioFormat.cts));
    DRV_HDMI_CompatAudNCtsGet(pstHdmiHal->stHalCtx.u32HdmiID, &(AudioFormat.n), &(AudioFormat.cts));

    Hal_AudioSampleDepthConv(pstAudioCfg, &ChannelStatus);

    AudioFormat.layout1 = pstAudioCfg->enLayout;
    SiiDrvTxChannelStatusSet(pstHdmiHal->stHalCtx.hHdmiHw, &ChannelStatus);
    SiiDrvTxAudioFormatSet(pstHdmiHal->stHalCtx.hHdmiHw, &AudioFormat);
    memcpy(&pstHdmiHal->stHalCtx.stAudioCfg, pstAudioCfg, sizeof(HDMI_AUDIO_CONFIG_S));

    HDMI_IO_UNMAP(u32PeriHdmiTxCtrl);

    return HI_SUCCESS;
}

HI_S32 HAL_HDMI_AudioEnable(struct hiHDMI_HAL_S *pstHdmiHal,HI_BOOL bEnable)
{
    CHECK_POINTER(pstHdmiHal);
    CHECK_POINTER(pstHdmiHal->stHalCtx.hHdmiHw);

    SiiDrvTxAudioEnableSet(pstHdmiHal->stHalCtx.hHdmiHw, bEnable);
    SiiDrvTxAudioMuteSet(pstHdmiHal->stHalCtx.hHdmiHw, !bEnable);
    return HI_SUCCESS;
}

HI_S32 HAL_HDMI_AudioMute(struct hiHDMI_HAL_S *pstHdmiHal,HI_BOOL bEnable)
{
    CHECK_POINTER(pstHdmiHal);
    CHECK_POINTER(pstHdmiHal->stHalCtx.hHdmiHw);

    SiiDrvTxAudioEnableSet(pstHdmiHal->stHalCtx.hHdmiHw, !bEnable);
    SiiDrvTxAudioMuteSet(pstHdmiHal->stHalCtx.hHdmiHw, bEnable);
    return HI_SUCCESS;
}
#endif

static SiiDrvTxClrSpc_t s_clrSpc[HDMI_COLORSPACE_BUTT][HDMI_CONV_STD_BUTT] =
{
    {SII_DRV_TX_CLRSPC__RGB_FULL,SII_DRV_TX_CLRSPC__RGB_FULL,SII_DRV_TX_CLRSPC__RGB_FULL,SII_DRV_TX_CLRSPC__RGB_FULL},
    {SII_DRV_TX_CLRSPC__YC422_709,SII_DRV_TX_CLRSPC__YC422_601,SII_DRV_TX_CLRSPC__YC422_2020,SII_DRV_TX_CLRSPC__YC422_2020},
    {SII_DRV_TX_CLRSPC__YC444_709,SII_DRV_TX_CLRSPC__YC444_601,SII_DRV_TX_CLRSPC__YC444_2020,SII_DRV_TX_CLRSPC__YC444_2020},
    {SII_DRV_TX_CLRSPC__YC420_709,SII_DRV_TX_CLRSPC__YC420_601,SII_DRV_TX_CLRSPC__YC420_2020,SII_DRV_TX_CLRSPC__YC420_2020},
};

HI_VOID HAL_HDMI_CscParamSet(HDMI_HAL_S *pstHdmiHal, HDMI_VIDEO_CONFIG_S* pstVideoCfg)
{
    SiiDrvTxCscCfg_t stCscConfig;

    if(   (HI_NULL == pstHdmiHal)
       || (HI_NULL == pstHdmiHal->stHalCtx.hHdmiHw)
       || (HI_NULL == pstVideoCfg))
    {
        return;
    }

    memset(&stCscConfig, 0, sizeof(SiiDrvTxCscCfg_t));

    stCscConfig.enInClrSpc  = pstVideoCfg->enInColorSpace;
    stCscConfig.enOutClrSpc = pstVideoCfg->enOutColorSpace;
    stCscConfig.enInQuan    = pstVideoCfg->enInQuantization;
    stCscConfig.enOutQuan   = pstVideoCfg->enOutQuantization;
    stCscConfig.enClrConvStd = pstVideoCfg->enConvStd;

    SiiDrvTxCscConfig(pstHdmiHal->stHalCtx.hHdmiHw, &stCscConfig);

    pstHdmiHal->stHalCtx.stVideoCfg.enInColorSpace  = pstVideoCfg->enInColorSpace;
    pstHdmiHal->stHalCtx.stVideoCfg.enOutColorSpace = pstVideoCfg->enOutColorSpace;
    pstHdmiHal->stHalCtx.stVideoCfg.enOutQuantization = pstVideoCfg->enOutQuantization;
    pstHdmiHal->stHalCtx.stVideoCfg.enInQuantization = pstVideoCfg->enInQuantization;
    pstHdmiHal->stHalCtx.stVideoCfg.enConvStd = pstVideoCfg->enConvStd;

    return;
}


/* NOTE:in 98CV200,config Dither mode have enable/disable itself(no need to config other DITHER ENABLE).
confirm by sdk 20170422 */
HI_S32  HdmiDitherModeSet(HDMI_HAL_S *pstHdmiHal,HDMI_VIDEO_CONFIG_S *pstVideoPath)
{
    HDMI_VIDEO_DITHER_E enDitherMode = HDMI_VIDEO_DITHER_DISALBE;

    CHECK_POINTER(pstHdmiHal);
    CHECK_POINTER(pstHdmiHal->stHalCtx.hHdmiHw);
    CHECK_POINTER(pstVideoPath);

    /* dither */
    switch(pstVideoPath->enDeepColor)
    {
       case  HDMI_DEEP_COLOR_24BIT :
            switch(pstVideoPath->enInBitDepth)
            {
                case  HDMI_VIDEO_BITDEPTH_10:
                    enDitherMode    = HDMI_VIDEO_DITHER_10_8;
                    break;
                case  HDMI_VIDEO_BITDEPTH_12:
                    enDitherMode    = HDMI_VIDEO_DITHER_12_8;
                    break;
                case  HDMI_VIDEO_BITDEPTH_8:
                default:
                    enDitherMode    = HDMI_VIDEO_DITHER_DISALBE;
                    break;
            }
            break;

       case  HDMI_DEEP_COLOR_30BIT:
            if(pstVideoPath->enInBitDepth==HDMI_VIDEO_BITDEPTH_12)
            {
                enDitherMode    = HDMI_VIDEO_DITHER_12_10;
            }
            else
            {
                enDitherMode    = HDMI_VIDEO_DITHER_DISALBE;
            }
            break;

       case  HDMI_DEEP_COLOR_36BIT:
            enDitherMode    = HDMI_VIDEO_DITHER_DISALBE;
            break;

       //case  HDMI_DEEP_COLOR_48BIT:
       //     HDMI_WARN("ctrl  deepcolor un-support 48bit!force disable!\n");
       //case  HDMI_DEEP_COLOR_OFF:
       default:
            pstVideoPath->enDeepColor = HDMI_DEEP_COLOR_24BIT;
            enDitherMode    = HDMI_VIDEO_DITHER_DISALBE;
            break;
    }

    if( HDMI_VIDEO_TIMING_1440X480I_60000 == pstVideoPath->enTimming
    || HDMI_VIDEO_TIMING_1440X576I_50000 == pstVideoPath->enTimming
    || HDMI_COLORSPACE_YCbCr422 == pstVideoPath->enOutColorSpace
    || HDMI_HDR_MODE_DOLBY_NORMAL == pstVideoPath->enHdrMode
    || HDMI_HDR_MODE_DOLBY_TUNNELING == pstVideoPath->enHdrMode)
    {
        enDitherMode    = HDMI_VIDEO_DITHER_DISALBE;
    }
    SiiDrvTxDitherConfig(pstHdmiHal->stHalCtx.hHdmiHw, (SiiDitherCfg_t *)&enDitherMode);

    return HI_SUCCESS;
}

HI_S32 HAL_HDMI_VideoPathSet(HDMI_HAL_S *pstHdmiHal, HDMI_VIDEO_CONFIG_S* pstVideoCfg)
{
    HI_BOOL bIdClkDiv = HI_FALSE, bPixelnxClkDiv = HI_FALSE;
    SiiDrvTxColorInfoCfg_t clrInfo;
    SiiDrvTxClrSpc_t clrSpc;
    SiiOutPutSyncCfg_t stOutPutSyncCfg = {0};
    SiiDrvBitDepth_t stBitDepth;

#ifndef HDMI_FPGA_SUPPORT
    SiiDrvPhyPara_t *pstPhyParam = HI_NULL;
#endif
    CHECK_POINTER(pstHdmiHal);
    CHECK_POINTER(pstHdmiHal->stHalCtx.hHdmiHw);
    CHECK_POINTER(pstVideoCfg);

    if ( (pstVideoCfg->enOutColorSpace >= HDMI_COLORSPACE_BUTT)
         || (pstVideoCfg->enConvStd >= HDMI_CONV_STD_BUTT) )
    {
        HDMI_WARN("Invalid parameter: enOutColorSpace=%d,enConvStd=%d!\n", pstVideoCfg->enOutColorSpace, pstVideoCfg->enConvStd);
        return HI_FAILURE;
    }

    /* when input is YUV420,idclk need div2. when output is YUV420,pixelnx clk need div2*/
    bIdClkDiv = pstVideoCfg->enInColorSpace == HDMI_COLORSPACE_YCbCr420? HI_TRUE : HI_FALSE ;
    bPixelnxClkDiv = pstVideoCfg->enOutColorSpace == HDMI_COLORSPACE_YCbCr420 ? HI_TRUE : HI_FALSE;

#ifndef HDMI_FPGA_SUPPORT
    HalHdmiClkDivSet(bIdClkDiv, bPixelnxClkDiv);
#endif
    SiiLibTimeMilliDelay(1);

    stOutPutSyncCfg.bVSyncPol = pstVideoCfg->bVSyncPol;
    stOutPutSyncCfg.bHSyncPol = pstVideoCfg->bHSyncPol;
    stOutPutSyncCfg.bDEPol    = pstVideoCfg->bDEPol;
    SiiDrvTxHvSyncPolaritySet(pstHdmiHal->stHalCtx.hHdmiHw, &stOutPutSyncCfg);

#ifndef HDMI_FPGA_SUPPORT
    HalHdmiPhyParamGet(pstVideoCfg->u32TmdsClk,&pstPhyParam);
    if (pstPhyParam)
    {
        SiiDrvTxPhyConfig(pstHdmiHal->stHalCtx.hHdmiHw, pstPhyParam);
    }
    else
    {
        HDMI_ERR("get phy param error!\n");
    }
#endif
//    if (pstVideoCfg->enDeepColor != pstHdmiHal->stHalCtx.stVideoCfg.enDeepColor)
    {
        SiiDrvTxReset(pstHdmiHal->stHalCtx.hHdmiHw, SII_RESET_TYPE__SOFTWARE, HI_TRUE);
        SiiLibTimeMilliDelay(1);
#ifndef HDMI_FPGA_SUPPORT

        switch(pstVideoCfg->enDeepColor)
        {
            case HDMI_DEEP_COLOR_30BIT:
                stBitDepth = SII_DRV_BIT_DEPTH__10_BIT;
                break;
            case HDMI_DEEP_COLOR_36BIT:
                stBitDepth = SII_DRV_BIT_DEPTH__12_BIT;
                break;
            case HDMI_DEEP_COLOR_48BIT:
                stBitDepth = SII_DRV_BIT_DEPTH__16_BIT;
                break;
            default:
                stBitDepth = SII_DRV_BIT_DEPTH__8_BIT;
                break;
        }
        HdmiDitherModeSet(pstHdmiHal,pstVideoCfg);
        SiiDrvTxOutputBitDepthSet(pstHdmiHal->stHalCtx.hHdmiHw, stBitDepth);
#endif
        SiiLibTimeMilliDelay(1);
        SiiDrvTxReset(pstHdmiHal->stHalCtx.hHdmiHw, SII_RESET_TYPE__SOFTWARE, HI_FALSE);
#ifdef HDMI_CEC_SUPPORT
        HAL_HDMI_CecStatusResume(pstHdmiHal);   // resume CEC status
#endif
    }
    /* pattern tpg enbale reg should enable before SiiDrvTxReset to avoid no signal when the blackfame enable. */
    SiiDrvTxPatternTpgEnable(pstHdmiHal->stHalCtx.hHdmiHw, HI_TRUE);

    clrSpc = s_clrSpc[pstVideoCfg->enOutColorSpace][pstVideoCfg->enConvStd];
    if (    (SII_DRV_TX_CLRSPC__RGB_FULL == clrSpc)
         && (HDMI_QUANTIZATION_LIMITED == pstVideoCfg->enOutQuantization))
    {
        clrSpc = SII_DRV_TX_CLRSPC__RGB_LIMITED;
    }
    HDMI_UCONVSTD_2_KCONVSTD(pstVideoCfg->enConvStd, clrInfo.inputClrConvStd);
    HDMI_UINDEPTH_2_KINDEPTH(pstVideoCfg->enInBitDepth, clrInfo.inputVidDcDepth); // HDMI_VIDEO_BITDEPTH_OFF is not used
    clrInfo.inputClrSpc = s_clrSpc[pstVideoCfg->enInColorSpace][pstVideoCfg->enConvStd];
    SiiDrvTxColorInfoConfig(pstHdmiHal->stHalCtx.hHdmiHw, &clrInfo);
    SiiDrvTxOutputColorSpaceSet(pstHdmiHal->stHalCtx.hHdmiHw, &clrSpc);

    if (pstVideoCfg->enOutColorSpace != HDMI_COLORSPACE_YCbCr422)
    {
        SiiDrvTxOutputMappingSet(pstHdmiHal->stHalCtx.hHdmiHw,HI_FALSE);
    }
    else
    {
        SiiDrvTxOutputMappingSet(pstHdmiHal->stHalCtx.hHdmiHw,HI_TRUE);
    }

    memcpy(&pstHdmiHal->stHalCtx.stVideoCfg, pstVideoCfg, sizeof(HDMI_VIDEO_CONFIG_S));
    return HI_SUCCESS;
}

HI_S32 HAL_HDMI_HdrSet(HDMI_HAL_S *pstHdmiHal,HDMI_HDR_MODE_E enHdrMode)
{

    CHECK_POINTER(pstHdmiHal);

    pstHdmiHal->stHalCtx.stVideoCfg.enHdrMode = enHdrMode;

    HdmiDitherModeSet(pstHdmiHal,&pstHdmiHal->stHalCtx.stVideoCfg);

    return HI_SUCCESS;
}

#ifdef HDMI_HDCP_SUPPORT
HI_VOID HAL_HDMI_HdcpEnableSet(HDMI_HAL_S *pstHdmiHal, HI_BOOL bEnable)
{
    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);

    if (bEnable)
    {
        /* select clk of hdmi*/
        CipherHdmiClkSet(HI_DRV_HDCPKEY_TX0);
    }
    SiiDrvTxHdcpProtectionSet(pstHdmiHal->stHalCtx.hHdmiHw, bEnable);
}

HI_S32 HAL_HDMI_HdcpMcuCodeLoad(HDMI_HAL_S *pstHdmiHal, HDMI_HDCP_MODE_E enHdcpMode)
{
    CHECK_POINTER(pstHdmiHal);

    if (enHdcpMode == HDMI_HDCP_MODE_2_2)
    {
        if (HI_SUCCESS != Hdcp22ProgramLoad(pstHdmiHal, sizeof(s_u8C8051Hdcp22Program), s_u8C8051Hdcp22Program))
        {
            HDMI_ERR("Load c8051 Hdcp2.2 program fail!!!\n");
            return HI_FAILURE;
        }
    }
    return HI_SUCCESS;
}

HI_S32 HAL_HDMI_HdcpModeSet(HDMI_HAL_S *pstHdmiHal, HDMI_HDCP_MODE_E enHdcpMode)
{
    SiiModDsHdcpVersion_t   hdcpVer = SII_DRV_DS_HDCP_VER__1X;

    CHECK_POINTER(pstHdmiHal);
    CHECK_POINTER(pstHdmiHal->stHalCtx.hHdmiHw);

    if (enHdcpMode == HDMI_HDCP_MODE_2_2)
    {
        hdcpVer = SII_DRV_DS_HDCP_VER__22;
    }
    SiiDrvTxHdcpVersionSet(pstHdmiHal->stHalCtx.hHdmiHw, hdcpVer);

    return HI_SUCCESS;
}

HI_S32 HAL_HDMI_HdcpStatusGet(struct hiHDMI_HAL_S *pstHdmiHal, HDMI_HDCP_ERR_E *pstHdcpErrCode)
{
    CHECK_POINTER(pstHdmiHal);
    CHECK_POINTER(pstHdmiHal->stHalCtx.hHdmiHw);

    if(HI_NULL == pstHdcpErrCode)
    {
        HDMI_ERR("input ptr is null!\n");
        return HI_FAILURE;
    }
    SiiDrvTxHdcpErrCodeGet(pstHdmiHal->stHalCtx.hHdmiHw, (SiiDrvHdcpErrCode *)pstHdcpErrCode);
    return HI_SUCCESS;
}


HI_VOID HAL_HDMI_HdcpSinkCapabilityGet(HDMI_HAL_S *pstHdmiHal, HDMI_HDCP_CAPABILITY_S *pstHdcpCap)
{
    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);

    if(HI_NULL == pstHdcpCap)
    {
        HDMI_ERR("input ptr is null!\n");
        return;
    }

    SiiDrvTxHdcpCapabilityGet(pstHdmiHal->stHalCtx.hHdmiHw, (SiiHdcpCaps_t *)pstHdcpCap);

    return;
}

static HI_S32 Hdcp22ProgramLoad(HDMI_HAL_S *pstHdmiHal, HI_U32 u32Length, HI_U8 u8BinaryCode[])
{
    HI_S32 timeout = 3000;
    HI_U32 value = 0, u32Len = 0, u32TmpReg = 0, i = 0;
    HI_S32 ret = HI_SUCCESS;
    volatile HI_U32 *pu32VirAddr = HI_NULL;
    volatile HI_U32 *u32PeriHdmiTxCtrl = HI_NULL;
    volatile HI_U32 *u32HdmiHdcp2xCtrl = HI_NULL;

    CHECK_POINTER(pstHdmiHal);
    CHECK_POINTER(pstHdmiHal->stHalCtx.hHdmiHw);
    CHECK_POINTER(u8BinaryCode);

    if(HI_TRUE == bHdcp2CodeLoad)
    {
        HDMI_INFO("MCU code was load\n");
        return HI_SUCCESS;
    }

    u32PeriHdmiTxCtrl = (HI_U32 *)HDMI_IO_MAP(PERI_HDMITX_CTRL_ADDR, 4);
    u32HdmiHdcp2xCtrl = (HI_U32 *)HDMI_IO_MAP(PERI_HDMITX_AVCTTPT, 4);
    pu32VirAddr = (HI_U32 *)HDMI_IO_MAP(C8051_PRAM_BASE_ADDR, C8051_PRAM_LENGTH);
    CHECK_POINTER(u32PeriHdmiTxCtrl);
    CHECK_POINTER(u32HdmiHdcp2xCtrl);
    CHECK_POINTER(pu32VirAddr);

    /* enable pram readable and writeable */
    value = HdmiRegRead(u32HdmiHdcp2xCtrl);
    value &= ~(HDMI_HDCP2_PRAM_LOCK_EN | HDMI_HDCP2_PRAM_RD_LOCK);
    HdmiRegWrite(u32HdmiHdcp2xCtrl, value);

    /* reset hdcp2.2*/
    SiiDrvTxReset(pstHdmiHal->stHalCtx.hHdmiHw, SII_RESET_TYPE__HDCP2x, HI_TRUE);
    SiiLibTimeMilliDelay(5);
    SiiDrvTxReset(pstHdmiHal->stHalCtx.hHdmiHw, SII_RESET_TYPE__HDCP2x, HI_FALSE);

    /* hdcp2tx_cupd_start high*/
    value = HdmiRegRead(u32PeriHdmiTxCtrl);
    value |= HDMI_HDCP2_CUPD_START;
    HdmiRegWrite(u32PeriHdmiTxCtrl, value);
    SiiLibTimeMilliDelay(2);
    /* hdcp2tx_cupd_hw high*/
    value = HdmiRegRead(u32HdmiHdcp2xCtrl);
    value |= HDMI_HDCP2_CUPD_HW;
    HdmiRegWrite(u32HdmiHdcp2xCtrl, value);
    SiiLibTimeMilliDelay(2);

    /* write PRAM*/
    /********************************************************/
    while (u32Len < u32Length)
    {
        for (i = 0, u32TmpReg = u8BinaryCode[u32Len]+1;
             (i < 5) && (u32TmpReg != u8BinaryCode[u32Len]);
             i++ )
        {
            HdmiRegWrite(pu32VirAddr + u32Len, u8BinaryCode[u32Len]);
            u32TmpReg = HdmiRegRead(pu32VirAddr + u32Len);
        }

        if( i >= 5)
        {
            HDMI_ERR("i=%u,u32Len=%u,u32Length=%u,ErrData=0x%x,data=0x%x\n",i,u32Len,u32Length,u32TmpReg,u8BinaryCode[u32Len]);
            break;
        }
        else
        {
            u32Len++;
        }
    }
    /********************************************************/

    /* hdcp2tx_cupd_hw   low */
    value = HdmiRegRead(u32HdmiHdcp2xCtrl);
    value &= ~HDMI_HDCP2_CUPD_HW;
    HdmiRegWrite(u32HdmiHdcp2xCtrl, value);
    SiiLibTimeMilliDelay(2);
    /* hdcp2tx_cupd_done  high*/
    value = HdmiRegRead(u32PeriHdmiTxCtrl);
    value |= HDMI_HDCP2_CUPD_DONE;
    HdmiRegWrite(u32PeriHdmiTxCtrl, value);
    SiiLibTimeMilliDelay(2);

    /* hdcp2tx_cchk_done  high*/
    while (!(HDMI_HDCP2_CCHK_DONE & HdmiRegRead(u32PeriHdmiTxCtrl)) && --timeout > 0)
    {
        SiiLibTimeMilliDelay(5);
    }

    if (!timeout && !(HDMI_HDCP2_CCHK_DONE & HdmiRegRead(u32PeriHdmiTxCtrl)))
    {
       ret = HI_FAILURE;
       HDMI_ERR("Hdcp2.2 check done error\n");
    }
    else
    {
        SiiDrvHdcp2xCupdChkStat_t hdcp2xCupdStat;
        HDMI_MEMSET(&hdcp2xCupdStat, 0, sizeof(SiiDrvHdcp2xCupdChkStat_t));
        SiiDrvTxHdcp2xCupdStatusGet(pstHdmiHal->stHalCtx.hHdmiHw, &hdcp2xCupdStat);
        if (SII_DRV_HDCP2X_CUPD_CHK__FAIL == hdcp2xCupdStat)
        {
            HDMI_ERR("Hdcp2.2 cupd check fail\n");
            ret = HI_FAILURE;
        }
        bHdcp2CodeLoad = HI_TRUE;
    }

    /* hdcp2tx_cupd_done low*/
    value = HdmiRegRead(u32PeriHdmiTxCtrl);
    value &= ~HDMI_HDCP2_CUPD_DONE;
    HdmiRegWrite(u32PeriHdmiTxCtrl, value);
    SiiLibTimeMilliDelay(2);
    /* hdcp2tx_cupd_start low*/
    value = HdmiRegRead(u32PeriHdmiTxCtrl);
    value &= ~HDMI_HDCP2_CUPD_START;
    HdmiRegWrite(u32PeriHdmiTxCtrl, value);

    HDMI_IO_UNMAP(pu32VirAddr);
    HDMI_IO_UNMAP(u32HdmiHdcp2xCtrl);
    HDMI_IO_UNMAP(u32PeriHdmiTxCtrl);

    return ret;
}
#endif

//HI_S32 (*HAL_HDMI_HdcpKsvListGet)(HDMI_HAL_S *pstHdmiHal, HDMI_HDCP_KSVLIST_S* pstKsvList);
HI_VOID HAL_HDMI_PhyOutputEnableSet(HDMI_HAL_S *pstHdmiHal, HI_BOOL bEnable)
{
#ifndef HDMI_FPGA_SUPPORT
    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);
    SiiDrvTxPhyOutputEnableSet(pstHdmiHal->stHalCtx.hHdmiHw, bEnable);
#endif
}


HI_VOID HAL_HDMI_PhyPowerEnableSet(HDMI_HAL_S *pstHdmiHal, HI_BOOL bEnable)
{
#ifndef HDMI_FPGA_SUPPORT
    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);
    SiiDrvTxPhyPowerOnOffSet(pstHdmiHal->stHalCtx.hHdmiHw, bEnable);
#endif
}

HI_S32 HAL_HDMI_DataReset(HDMI_DEVICE_ID_E enHdmi,HI_BOOL bDebugMode,HI_U32 u32DelayMs)
{
    return HI_SUCCESS;
}

#ifndef HDMI_BUILD_IN_BOOT
HI_VOID HAL_HDMI_PhyOutputEnableGet(struct hiHDMI_HAL_S *pstHdmiHal, HI_BOOL* bEnable)
{
#ifndef HDMI_FPGA_SUPPORT
   HAL_NULL_CHK_NO_RET(pstHdmiHal);
   HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);
   HAL_NULL_CHK_NO_RET(bEnable);

   *bEnable =  SiiDrvTxPhyOutputEnableGet(pstHdmiHal->stHalCtx.hHdmiHw);
#endif
}

HI_U32 HAL_HDMI_EdidRawDataRead(HDMI_HAL_S *pstHdmiHal, HI_U32 u32Size, HI_U8 u8OutBuffer[])
{
    SiiEdid_t Edid;

    CHECK_POINTER(pstHdmiHal);
    CHECK_POINTER(pstHdmiHal->stHalCtx.hHdmiHw);
    CHECK_POINTER(u8OutBuffer);

    memset(&Edid, 0, sizeof(SiiEdid_t));
    if (SiiDrvTxEdidGet(pstHdmiHal->stHalCtx.hHdmiHw, &Edid))
    {
        memcpy(u8OutBuffer, Edid.b, u32Size);
        return Edid.validLen;
    }
    return 0;
}
#endif

#ifdef HDMI_CEC_SUPPORT

HI_VOID CecAutoPingEnable(HDMI_HAL_S *pstHdmiHal, HI_U8 *pu8PhyAddr)
{
    HI_S16 u16PhyAddr       = 0;
    HDMI_HAL_CEC_S* pstCec = HI_NULL;

    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pu8PhyAddr);

    pstCec = pstHdmiHal->stHalCtx.pstCec;
    HAL_NULL_CHK_NO_RET(pstCec);

    u16PhyAddr = ((pu8PhyAddr[0] & 0xf) << 12) | ((pu8PhyAddr[1] & 0xf) << 8) \
                | ((pu8PhyAddr[2] & 0xf) << 4) | (pu8PhyAddr[3] & 0xf);
#if 0
    u16PhyAddr = ((pstCecInfo->au8PhysicalAddr[0] & 0xf) << 12) | ((pstCecInfo->au8PhysicalAddr[1] & 0xf) << 8) \
                | ((pstCecInfo->au8PhysicalAddr[2] & 0xf) << 4) | (pstCecInfo->au8PhysicalAddr[3] & 0xf);
#endif

    pstCec->physicalAddr = u16PhyAddr;

    HDMI_MEMSET(pstCec->enPingAddrSequence, 0x10, sizeof(pstCec->enPingAddrSequence));
    HDMI_MEMSET(pstCec->network, HI_FALSE, sizeof(pstCec->network));

    pstCec->u8PingIndex           = 0;
    pstCec->enPingAddrSequence[0] = CEC_LOGADDR_TV;
    pstCec->enPingAddrSequence[1] = CEC_LOGADDR_AUDSYS;

    if (pstCec->bIsTuner)
    {
        pstCec->enPingAddrSequence[2] = CEC_LOGADDR_TUNER1;
        pstCec->enPingAddrSequence[3] = CEC_LOGADDR_PURE_SWITCH;
        pstCec->enPingAddrSequence[4] = CEC_LOGADDR_VIDEO_PROCESSOR;
        pstCec->enPingAddrSequence[5] = CEC_LOGADDR_TUNER4;
        pstCec->u8PingTotalCnt        = 6;
    }
    else
    {
        pstCec->enPingAddrSequence[2] = CEC_LOGADDR_PLAYBACK1;
        pstCec->enPingAddrSequence[3] = CEC_LOGADDR_PLAYBACK2;
        pstCec->enPingAddrSequence[4] = CEC_LOGADDR_PLAYBACK3;
        pstCec->u8PingTotalCnt        = 5;
    }

    pstCec->bNetValid   = HI_FALSE;          /* u8LogicalAddr & au8Network valid flag  */
    pstCec->logicalAddr = CEC_LOGADDR_UNREGORBC;

    if ((pu8PhyAddr[0] == 0xf)
        &&(pu8PhyAddr[1] == 0xf)
        &&(pu8PhyAddr[2] == 0xf)
        &&(pu8PhyAddr[3] == 0xf))
    {
        pstCec->u8PingTotalCnt = 2;
    }

    SiiCecAutoPingEnable(pstCec);

    return ;
}


HI_S32 HAL_HDMI_CecEnableSet(HDMI_HAL_S *pstHdmiHal, HI_BOOL bEnable)
{
    HDMI_HAL_CEC_S* pstCec = HI_NULL;

    CHECK_POINTER(pstHdmiHal);
    pstCec = pstHdmiHal->stHalCtx.pstCec;
    CHECK_POINTER(pstCec);

    SiiCecEnable(pstCec, bEnable);

    return HI_SUCCESS;
}


HI_S32 HAL_HDMI_CecNetPing(HDMI_HAL_S *pstHdmiHal, HI_U8 *pu8PhyAddr)
{
    CHECK_POINTER(pstHdmiHal);
    if(HI_NULL == pu8PhyAddr)
    {
        HDMI_ERR("pu8PhyAddr is NULL!\n");
        return HI_FAILURE;
    }

    HDMI_INFO("auto ping enable\n");
    CecAutoPingEnable(pstHdmiHal, pu8PhyAddr);

    return HI_SUCCESS;
}


HI_S32 HAL_HDMI_CecStatusGet(HDMI_HAL_S *pstHdmiHal, HDMI_CEC_INFO_S *pstCecInfo)
{
    HI_S32 s32Ret = HI_SUCCESS;
    HDMI_HAL_CEC_S* pstCec = HI_NULL;

    CHECK_POINTER(pstHdmiHal);
    CHECK_POINTER(pstCecInfo);

    pstCec = pstHdmiHal->stHalCtx.pstCec;
    CHECK_POINTER(pstCec);

    // TODO: copy logicalAddr and network to user
    pstCecInfo->bNetValid = pstCec->bNetValid;
    pstCecInfo->u8LogicalAddr = pstCec->logicalAddr;
    memcpy(pstCecInfo->au8Network, pstCec->network, sizeof(pstCec->network));

    return s32Ret;
}

HI_S32 HAL_HDMI_CecMsgSend(HDMI_HAL_S *pstHdmiHal, HDMI_CEC_CMD_S* sptMsg)
{
    HDMI_HAL_CEC_S* pstCec = HI_NULL;
    SiiCpiData_t cecFrame;

    CHECK_POINTER(pstHdmiHal);
    CHECK_POINTER(sptMsg);

    pstCec = pstHdmiHal->stHalCtx.pstCec;
    CHECK_POINTER(pstCec);

    memset(&cecFrame, 0, sizeof(SiiCpiData_t));
    cecFrame.opcode      = sptMsg->u8Opcode;
    cecFrame.srcDestAddr = MAKE_SRCDEST(sptMsg->enSrcAdd, sptMsg->enDstAdd);
    cecFrame.argCount    = (sptMsg->stOperand.stRawData.u8Length > (SII_MAX_CMD_SIZE - 1)) ? \
        (SII_MAX_CMD_SIZE - 1) : sptMsg->stOperand.stRawData.u8Length;
    memcpy((cecFrame.args), sptMsg->stOperand.stRawData.u8Data, cecFrame.argCount);

    return SiiCecMsgSend(pstCec, &cecFrame);
}

HI_S32 HAL_HDMI_CecMsgReceive(HDMI_HAL_S *pstHdmiHal, HDMI_CEC_CMD_S* pstCecCmd)
{
    HI_S32 s32Ret = HI_FAILURE;
    HDMI_HAL_CEC_S* pstCec = HI_NULL;
    HDMI_CEC_MSG_S  msg;
    HI_U32 i = 0;

    CHECK_POINTER(pstHdmiHal);
    CHECK_POINTER(pstCecCmd);

    pstCec = pstHdmiHal->stHalCtx.pstCec;
    CHECK_POINTER(pstCec);

    memset(&msg, 0, sizeof(HDMI_CEC_MSG_S));
    s32Ret = SiiCecMsgRead(pstCec, &msg);
    if (s32Ret == HI_SUCCESS)
    {
        pstCecCmd->enSrcAdd = GET_CEC_SRC(msg.srcDestAddr);
        pstCecCmd->enDstAdd = GET_CEC_DEST(msg.srcDestAddr);
        pstCecCmd->u8Opcode = msg.opcode;
        pstCecCmd->stOperand.stRawData.u8Length = (msg.argCount > (SII_MAX_CMD_SIZE - 1)) ? \
            (SII_MAX_CMD_SIZE - 1) : msg.argCount;
        memcpy(pstCecCmd->stOperand.stRawData.u8Data, msg.args, pstCecCmd->stOperand.stRawData.u8Length);
        HDMI_INFO("enSrcAdd: 0x%x, enDstAdd: 0x%x, u8Opcode: 0x%x, msg length: %d\n",
            pstCecCmd->enSrcAdd, pstCecCmd->enDstAdd, pstCecCmd->u8Opcode, pstCecCmd->stOperand.stRawData.u8Length);

        for(i = 0; i < msg.argCount; i++)
        {
            HDMI_INFO("recv data %d: 0x%x\n", i, pstCecCmd->stOperand.stRawData.u8Data[i]);
        }

    }

    return s32Ret;
}
#endif

#ifndef HDMI_BUILD_IN_BOOT
#if defined(CONFIG_HDMI_STB_SDK)
static HI_DRV_DISP_FMT_E DISP_TVHDFmtU2V(HI_UNF_ENC_FMT_E U)
{
    if (U <= HI_UNF_ENC_FMT_480P_60)
    {
        return (HI_DRV_DISP_FMT_E)(HI_DRV_DISP_FMT_1080P_60 + (U - HI_UNF_ENC_FMT_1080P_60));
    }
    else
    {
        return HI_DRV_DISP_FMT_1080i_50;
    }
}

static HI_DRV_DISP_FMT_E DISP_TVSDFmtU2V(HI_UNF_ENC_FMT_E U)
{
    switch (U)
    {
        case HI_UNF_ENC_FMT_PAL:
            return HI_DRV_DISP_FMT_PAL;
        case HI_UNF_ENC_FMT_PAL_N:
            return HI_DRV_DISP_FMT_PAL_N;
        case HI_UNF_ENC_FMT_PAL_Nc:
            return HI_DRV_DISP_FMT_PAL_Nc;
        case HI_UNF_ENC_FMT_NTSC:
            return HI_DRV_DISP_FMT_NTSC;
        case HI_UNF_ENC_FMT_NTSC_J:
            return HI_DRV_DISP_FMT_NTSC_J;
        case HI_UNF_ENC_FMT_NTSC_PAL_M:
            return HI_DRV_DISP_FMT_PAL_M;
        case HI_UNF_ENC_FMT_SECAM_SIN:
            return HI_DRV_DISP_FMT_SECAM_SIN;
        case HI_UNF_ENC_FMT_SECAM_COS:
            return HI_DRV_DISP_FMT_SECAM_COS;
        default:
            return HI_DRV_DISP_FMT_PAL;
    }
}

static HI_DRV_DISP_FMT_E DISP_3DFmtU2V(HI_UNF_ENC_FMT_E U)
{
    if (U <= HI_UNF_ENC_FMT_720P_50_FRAME_PACKING)
    {
        return (HI_DRV_DISP_FMT_E)(HI_DRV_DISP_FMT_1080P_24_FP + (U - HI_UNF_ENC_FMT_1080P_24_FRAME_PACKING));
    }
    else
    {
        return HI_DRV_DISP_FMT_1080P_24_FP;
    }
}

static HI_DRV_DISP_FMT_E DISP_4KFmtU2V(HI_UNF_ENC_FMT_E U)
{
    if (U <= HI_UNF_ENC_FMT_4096X2160_60)
    {
        return (HI_DRV_DISP_FMT_E)(HI_DRV_DISP_FMT_3840X2160_24 + (U - HI_UNF_ENC_FMT_3840X2160_24));
    }
    else
    {
        return HI_DRV_DISP_FMT_3840X2160_24;
    }
}

static HI_DRV_DISP_FMT_E DISP_DecimalFmtU2V(HI_UNF_ENC_FMT_E U)
{
    if (U <= HI_UNF_ENC_FMT_1080i_59_94)
    {
        return (HI_DRV_DISP_FMT_E)(HI_DRV_DISP_FMT_3840X2160_23_976 + (U - HI_UNF_ENC_FMT_3840X2160_23_976));
    }
    else
    {
        return HI_DRV_DISP_FMT_3840X2160_23_976;
    }
}


static HI_DRV_DISP_FMT_E DISP_DVIFmtU2V(HI_UNF_ENC_FMT_E U)
{
    if (U <= HI_UNF_ENC_FMT_VESA_2560X1600_60_RB)
    {
        return (HI_DRV_DISP_FMT_E)(HI_DRV_DISP_FMT_861D_640X480_60 + (U - HI_UNF_ENC_FMT_861D_640X480_60));
    }
    else
    {
        return HI_DRV_DISP_FMT_861D_640X480_60;
    }
}

static HI_DRV_DISP_FMT_E DISP_GetEncFmt(HI_UNF_ENC_FMT_E enUnFmt)
{
    if (enUnFmt <= HI_UNF_ENC_FMT_480P_60)
    {
        return DISP_TVHDFmtU2V(enUnFmt);
    }
    else if (enUnFmt <= HI_UNF_ENC_FMT_SECAM_COS)
    {
        return DISP_TVSDFmtU2V(enUnFmt);
    }
    else if (enUnFmt <= HI_UNF_ENC_FMT_720P_50_FRAME_PACKING)
    {
        return DISP_3DFmtU2V(enUnFmt);
    }
    else if (enUnFmt <= HI_UNF_ENC_FMT_VESA_2560X1600_60_RB)
    {
        return DISP_DVIFmtU2V(enUnFmt);
    }
    else if (enUnFmt <= HI_UNF_ENC_FMT_4096X2160_24)
    {
        return DISP_4KFmtU2V(enUnFmt);
    }
    else if (enUnFmt <= HI_UNF_ENC_FMT_1080i_59_94)
    {
        return DISP_DecimalFmtU2V(enUnFmt);
    }
    else if (enUnFmt == HI_UNF_ENC_FMT_BUTT)
    {
        return HI_DRV_DISP_FMT_CUSTOM;
    }
    else
    {
        return HI_DRV_DISP_FMT_PAL;
    }
}

HI_S32 HAL_HDMI_DispFmtGet(HDMI_HAL_S *pstHdmiHal, HDMI_HAL_BASE_PARAM_S *pstBaseParam)
{
    HI_S32 s32Ret = HI_FAILURE;
    HI_DISP_PARAM_S   stDispParam;
    PDM_EXPORT_FUNC_S   *pstPdmFuncs  = HI_NULL;

    CHECK_POINTER(pstHdmiHal);
    CHECK_POINTER(pstBaseParam);

    pstBaseParam->u32DispFmt    = HI_UNF_ENC_FMT_720P_50;
    pstBaseParam->enDeepColor   = HDMI_DEEP_COLOR_24BIT;
    pstBaseParam->enColorSpace  = HDMI_COLORSPACE_YCbCr444;
    s32Ret = HI_DRV_MODULE_GetFunction(HI_ID_PDM, (HI_VOID**)&pstPdmFuncs);
    if (s32Ret == HI_FAILURE || NULL == pstPdmFuncs
        || NULL == pstPdmFuncs->pfnPDM_GetDispParam)
    {
        HDMI_ERR("get pdm module function failed\r\n");
        return HI_FAILURE;
    }

    s32Ret = pstPdmFuncs->pfnPDM_GetDispParam(HI_DRV_DISPLAY_1, &stDispParam);
    if (s32Ret == HI_FAILURE)
    {
        HDMI_ERR("PDM_GetDispParam failed\r\n");
        return HI_FAILURE;
    }
    pstBaseParam->u32DispFmt    = DISP_GetEncFmt(stDispParam.enFormat);
    HI_DRV_HDMI_PixClkGet(stDispParam.enFormat , &pstBaseParam->u32PixClk);

    switch(stDispParam.enDeepColorMode)
    {
        case HI_UNF_HDMI_DEEP_COLOR_30BIT:
            pstBaseParam->enDeepColor = HDMI_DEEP_COLOR_30BIT;
            break;
        case HI_UNF_HDMI_DEEP_COLOR_36BIT:
            pstBaseParam->enDeepColor = HDMI_DEEP_COLOR_36BIT;
            break;

        case HI_UNF_HDMI_DEEP_COLOR_OFF:
        case HI_UNF_HDMI_DEEP_COLOR_24BIT :
        default:
            pstBaseParam->enDeepColor = HDMI_DEEP_COLOR_24BIT;
            break;
    }

    switch(stDispParam.enVidOutMode)
    {
        case HI_UNF_HDMI_VIDEO_MODE_RGB444:
            pstBaseParam->enColorSpace = HDMI_COLORSPACE_RGB;
            break;
        case HI_UNF_HDMI_VIDEO_MODE_YCBCR422:
            pstBaseParam->enColorSpace = HDMI_COLORSPACE_YCbCr422;
            break;
        case HI_UNF_HDMI_VIDEO_MODE_YCBCR444:
            pstBaseParam->enColorSpace = HDMI_COLORSPACE_YCbCr444;
            break;
        case HI_UNF_HDMI_VIDEO_MODE_YCBCR420:
            pstBaseParam->enColorSpace = HDMI_COLORSPACE_YCbCr420;
            break;

        default:
            HDMI_ERR("stDispParam.enVidOutMode=%d\n",stDispParam.enVidOutMode);
            pstBaseParam->enColorSpace = HDMI_COLORSPACE_RGB;
            break;
    }

    return s32Ret;
}
#endif
#endif

#if defined(CONFIG_HDMI_STB_SDK)
HDMI_VIDEO_TIMING_E HAL_HDMI_DispFmt2HdmiTiming(HDMI_HAL_S *pstHdmiHal, HI_U32 u32DispFmt)
{
    HI_U32 i = 0;
    HDMI_VIDEO_TIMING_E VideoTimingMode = HDMI_VIDEO_TIMING_UNKNOWN;

    for(i = 0; i < (sizeof(s_stHalFmtToTiming) / sizeof(s_stHalFmtToTiming[0])); i++)
    {
        if(u32DispFmt == s_stHalFmtToTiming[i].enFmt)
        {
            VideoTimingMode = s_stHalFmtToTiming[i].enTiming;
        }
    }

    if(HDMI_VIDEO_TIMING_UNKNOWN == VideoTimingMode)
    {
        HDMI_INFO("Not CEA video timing:%d\n", u32DispFmt);
    }

    return VideoTimingMode;
}
#endif

#ifdef HDMI_SCDC_SUPPORT

HI_VOID HAL_HDMI_ScdcStatusGet(HDMI_HAL_S  *pstHdmiHal, HDMI_SCDC_STATUS_S *pstScdcStatus)
{
    SiiScdcStatus_t scdcStatus = {0};

    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);
    HAL_NULL_CHK_NO_RET(pstScdcStatus);

    SiiDrvTxHwScdcStatusGet(pstHdmiHal->stHalCtx.hHdmiHw, &scdcStatus);
    /* scdc status*/
    pstScdcStatus->bSinkScrambleOn   = scdcStatus.bSinkScrambleOn;
    pstScdcStatus->bSourceScrambleOn = scdcStatus.bSourceScrambleOn;
    pstScdcStatus->u8TmdsBitClkRatio = scdcStatus.tmdsBitClkRatio;
}


HI_VOID HAL_HDMI_ScdcStatusSet(HDMI_HAL_S  *pstHdmiHal, HDMI_SCDC_STATUS_S *pstScdcStatus)
{
    HAL_NULL_CHK_NO_RET(pstHdmiHal);
    HAL_NULL_CHK_NO_RET(pstHdmiHal->stHalCtx.hHdmiHw);
    HAL_NULL_CHK_NO_RET(pstScdcStatus);

    /* scdc status*/
    SiiDrvTxScdcConfig(pstHdmiHal->stHalCtx.hHdmiHw, pstScdcStatus);
    return ;
}

#endif

HI_S32 HAL_HDMI_Open(HDMI_HAL_INIT_S *pstHalInit, HDMI_HAL_S** pstHalHandle)
{
    SiiInst_t instTx = HI_NULL;
    SiiDrvCraConfig_t craConfig = {0};
    SiiDrvTxConfig_t  txConfig = {0};
    HDMI_HAL_S* pstHdmiHal = HI_NULL;

    CHECK_POINTER(pstHalHandle);

    memset(&craConfig,0,sizeof(craConfig));
    memset(&txConfig,0,sizeof(txConfig));

    pstHdmiHal = (HDMI_HAL_S *)SiiLibMallocCreate(sizeof(HDMI_HAL_S));
    if (pstHdmiHal == HI_NULL)
    {
        HDMI_ERR("Alloc HDMI_HAL_S struct memory fail\n");
        return HI_FAILURE;
    }

    if(pstHalInit != HI_NULL)
    {
        pstHdmiHal->stHalCtx.pCallback  = pstHalInit->pfnEventCallBack;
        pstHdmiHal->stHalCtx.hHdmiDev   = pstHalInit->pvEventData;
        pstHdmiHal->stHalCtx.u32HdmiID  = pstHalInit->u32HdmiDevId;
    }

    pstHdmiHal->HAL_HDMI_HardwareInit            = HAL_HDMI_HardwareInit;
    pstHdmiHal->HAL_HDMI_AvMuteSet               = HAL_HDMI_AvMuteSet;
    pstHdmiHal->HAL_HDMI_TmdsModeSet             = HAL_HDMI_TmdsModeSet;
    pstHdmiHal->HAL_HDMI_InfoframeSet            = HAL_HDMI_InfoframeSet;
    pstHdmiHal->HAL_HDMI_InfoframeEnableSet      = HAL_HDMI_InfoframeEnableSet;
    pstHdmiHal->HAL_HDMI_VideoPathSet            = HAL_HDMI_VideoPathSet;
    pstHdmiHal->HAL_HDMI_PhyPowerEnableSet       = HAL_HDMI_PhyPowerEnableSet;
    pstHdmiHal->HAL_HDMI_PhyOutputEnableSet      = HAL_HDMI_PhyOutputEnableSet;
    pstHdmiHal->HAL_HDMI_TxCapabilityGet         = HAL_HDMI_TxCapabilityGet;
    pstHdmiHal->HAL_HDMI_EmiSet                  = HAL_HDMI_EmiSet;
    pstHdmiHal->HAL_HDMI_EmiStatusGet            = HAL_HDMI_EmiStatusGet;
    pstHdmiHal->HAL_HDMI_CscParamSet             = HAL_HDMI_CscParamSet;

#if defined(CONFIG_HDMI_STB_SDK)
    pstHdmiHal->HAL_HDMI_DispFmt2HdmiTiming      = HAL_HDMI_DispFmt2HdmiTiming;
#endif
#ifndef HDMI_BUILD_IN_BOOT
    //pstHdmiHal->HAL_HDMI_ScdcStatusSet           = HAL_HDMI_ScdcStatusSet;
    pstHdmiHal->HAL_HDMI_HardwareStatusGet       = HAL_HDMI_HardwareStatusGet;
    pstHdmiHal->HAL_HDMI_SequencerHandlerProcess = HAL_HDMI_SequencerHandlerProcess;
    pstHdmiHal->HAL_HDMI_AudioPathSet            = HAL_HDMI_AudioPathSet;
    pstHdmiHal->HAL_HDMI_AudioEnable             = HAL_HDMI_AudioEnable;
    pstHdmiHal->HAL_HDMI_AudioMute               = HAL_HDMI_AudioMute;
    pstHdmiHal->HAL_HDMI_EdidRawDataRead         = HAL_HDMI_EdidRawDataRead;
    pstHdmiHal->HAL_HDMI_PhyOutputEnableGet      = HAL_HDMI_PhyOutputEnableGet;
    pstHdmiHal->HAL_HDMI_DataReset               = HAL_HDMI_DataReset;
    pstHdmiHal->HAL_HDMI_HotPlugStatusGet        = HAL_HDMI_HotPlugStatusGet;
    pstHdmiHal->HAL_HDMI_IrqEnableSet            = HAL_HDMI_IrqEnableSet;
    pstHdmiHal->HAL_HDMI_VideoMuteSet            = HAL_HDMI_VideoMuteSet;
    pstHdmiHal->HAL_HDMI_BlackDataSet            = HAL_HDMI_BlackDataSet;
    pstHdmiHal->HAL_HDMI_Debug                   = HAL_HDMI_Debug;
    pstHdmiHal->HAL_HDMI_BaseAddrGet             = HAL_HDMI_BaseAddrGet;
    pstHdmiHal->HAL_HDMI_HWInitSet               = HAL_HDMI_HWInitSet;
#ifdef HDMI_HDR_SUPPORT
    pstHdmiHal->HAL_HDMI_HdrTimerSet             = HAL_HDMI_HdrTimerSet;
    pstHdmiHal->HAL_HDMI_HdrSet                  = HAL_HDMI_HdrSet;
#endif
#if defined(CONFIG_HDMI_STB_SDK)
    pstHdmiHal->HAL_HDMI_DispFmtGet              = HAL_HDMI_DispFmtGet;
#endif
#endif
#ifdef HDMI_HDCP_SUPPORT
    pstHdmiHal->HAL_HDMI_HdcpEnableSet           = HAL_HDMI_HdcpEnableSet;
    pstHdmiHal->HAL_HDMI_HdcpModeSet             = HAL_HDMI_HdcpModeSet;
    pstHdmiHal->HAL_HDMI_HdcpStatusGet           = HAL_HDMI_HdcpStatusGet;
    pstHdmiHal->HAL_HDMI_HdcpMcuCodeLoad         = HAL_HDMI_HdcpMcuCodeLoad;
    pstHdmiHal->HAL_HDMI_HdcpSinkCapabilityGet   = HAL_HDMI_HdcpSinkCapabilityGet;
#endif
#ifdef HDMI_CEC_SUPPORT
    pstHdmiHal->HAL_HDMI_CecEnableSet            = HAL_HDMI_CecEnableSet;
    pstHdmiHal->HAL_HDMI_CecNetPing              = HAL_HDMI_CecNetPing;
    pstHdmiHal->HAL_HDMI_CecStatusGet            = HAL_HDMI_CecStatusGet;
    pstHdmiHal->HAL_HDMI_CecMsgSend              = HAL_HDMI_CecMsgSend;
    pstHdmiHal->HAL_HDMI_CecMsgReceive           = HAL_HDMI_CecMsgReceive;
#endif
#ifdef HDMI_SCDC_SUPPORT
    pstHdmiHal->HAL_HDMI_ScdcStatusSet           = HAL_HDMI_ScdcStatusSet;
    pstHdmiHal->HAL_HDMI_ScdcStatusGet           = HAL_HDMI_ScdcStatusGet;
#endif


    *pstHalHandle = pstHdmiHal;

    //Configure Cra
    craConfig.baseAddr  = BASE_ADDRESS;
    instCra = SiiDrvCraCreate(&craConfig);
    if (instCra == HI_NULL)
    {
        HDMI_ERR("SiiDrvCraCreate fail\n");
        return HI_FAILURE;
    }

    //Configure & Create Tx
    txConfig.instCra     = instCra;
    txConfig.baseAddr    = BASE_ADDRESS;
    HAL_HDMI_BaseAddrGet(pstHdmiHal, &txConfig.pu32CtrlVirBaseAddr);
    txConfig.bHdcp2xEn   = HI_FALSE;
    txConfig.bMhlen      = HI_FALSE;
    txConfig.bMhl3en     = HI_FALSE;
    txConfig.bEsmcEn     = HI_FALSE;
    txConfig.bMDTEn      = HI_FALSE;
    txConfig.bCpiEn      = HI_FALSE;
    txConfig.bProgramDino  = HI_FALSE;
    txConfig.bVidPathEn    = HI_TRUE;

    instTx = SiiDrvTxCreate("Hisilicon", &txConfig);
    if (instTx == HI_NULL)
    {
        SiiDrvCraDelete(instCra);
        HDMI_ERR("SiiDrvTxCreate fail!\n");
        return HI_FAILURE;
    }

    pstHdmiHal->stHalCtx.hHdmiHw = instTx;

    /* Tx Capability */
    pstHdmiHal->stHalCtx.stTxCapability.bTxHdmi_14      = HI_TRUE;
    pstHdmiHal->stHalCtx.stTxCapability.bTxHdmi_20      = HI_TRUE;

    pstHdmiHal->stHalCtx.stTxCapability.bTxHdcp_14      = HI_TRUE;
    pstHdmiHal->stHalCtx.stTxCapability.bTxHdcp_22      = HI_TRUE;

    pstHdmiHal->stHalCtx.stTxCapability.bTxRGB444       = HI_TRUE;
    pstHdmiHal->stHalCtx.stTxCapability.bTxYCBCR444     = HI_TRUE;
    pstHdmiHal->stHalCtx.stTxCapability.bTxYCBCR422     = HI_TRUE;
    pstHdmiHal->stHalCtx.stTxCapability.bTxYCBCR420     = HI_TRUE;

    pstHdmiHal->stHalCtx.stTxCapability.bTxDeepClr10Bit = HI_TRUE;
    pstHdmiHal->stHalCtx.stTxCapability.bTxDeepClr12Bit = HI_TRUE;
    pstHdmiHal->stHalCtx.stTxCapability.bTxDeepClr16Bit = HI_FALSE;

    pstHdmiHal->stHalCtx.stTxCapability.bTxRGB_YCbCR444 = HI_TRUE;
    pstHdmiHal->stHalCtx.stTxCapability.bTxYCBCR444_422 = HI_TRUE;
    pstHdmiHal->stHalCtx.stTxCapability.bTxYCBCR422_420 = HI_TRUE;

    pstHdmiHal->stHalCtx.stTxCapability.bTxYCBCR420_422 = HI_TRUE;
    pstHdmiHal->stHalCtx.stTxCapability.bTxYCBCR422_444 = HI_TRUE;
    pstHdmiHal->stHalCtx.stTxCapability.bTxYCBCR444_RGB = HI_TRUE;

    pstHdmiHal->stHalCtx.stTxCapability.bTxScdc         = HI_TRUE;
    pstHdmiHal->stHalCtx.stTxCapability.u32TxMaxTmdsClk = 600; /*in MHz*/


    pstHdmiHal->stHalCtx.stVideoCfg.enDeepColor = HDMI_DEEP_COLOR_BUTT;
    pstHdmiHal->stHalCtx.stVideoCfg.u32PixelClk = 74250;
#ifndef HDMI_BUILD_IN_BOOT
    SiiDrvTxRegisterCallBack(instTx, HalEventCallback, pstHdmiHal);
#endif

#ifdef HDMI_CEC_SUPPORT
    pstHdmiHal->stHalCtx.pstCec = SiiCecDeviceCreate(instCra, CEC_BASE_ADDRESS);
    if (pstHdmiHal->stHalCtx.pstCec == HI_NULL)
    {
        SiiDrvTxDelete(instTx);
        SiiDrvCraDelete(instCra);
        HDMI_ERR("SiiCecDeviceCreate fail!\n");
        return HI_FAILURE;
    }
#endif

    HDMI_INFO("Open hdmi hal device success\n");

    return HI_SUCCESS;
}

void HAL_HDMI_Close(HDMI_HAL_S* pstHdmiHal)
{
    if (pstHdmiHal != HI_NULL)
    {
        /* 20150818, sdk hdmi requred to lowpower, so need open the PLL
           in HdWareInit function and and close PLL in HAL_HDMI_Close */
        HAL_HDMI_PhyPowerEnableSet(pstHdmiHal, HI_FALSE);

    #ifdef HDMI_CEC_SUPPORT
        if (pstHdmiHal->stHalCtx.pstCec)
        {
            SiiCecDeviceDelete(pstHdmiHal->stHalCtx.pstCec);
            pstHdmiHal->stHalCtx.pstCec = HI_NULL;
        }
    #endif
        if (pstHdmiHal->stHalCtx.hHdmiHw)
        {
            SiiDrvTxDelete(pstHdmiHal->stHalCtx.hHdmiHw);
            pstHdmiHal->stHalCtx.hHdmiHw = HI_NULL;
        }
        if (instCra)
        {
            SiiDrvCraDelete(instCra);
            instCra = HI_NULL;
        }
        SiiLibMallocDelete(pstHdmiHal);
        HDMI_INFO("\nClose hdmi hal device success\n");
    }
}


