Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May  7 23:50:19 2024
| Host         : DESKTOP-JOSERAMOS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_fsm_timing_summary_routed.rpt -pb top_fsm_timing_summary_routed.pb -rpx top_fsm_timing_summary_routed.rpx -warn_on_violation
| Design       : top_fsm
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     3           
TIMING-18  Warning           Missing input or output delay   9           
TIMING-20  Warning           Non-clocked latch               9           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clock_input/myreg_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: smfr/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: smfr/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: smfr/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.204        0.000                      0                   27        0.324        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.204        0.000                      0                   27        0.324        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 clock_input/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 2.034ns (72.750%)  route 0.762ns (27.250%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.639     5.160    clock_input/clk
    SLICE_X0Y2           FDRE                                         r  clock_input/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  clock_input/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    clock_input/myreg_reg_n_0_[1]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  clock_input/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    clock_input/myreg_reg[0]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  clock_input/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_input/myreg_reg[4]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clock_input/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    clock_input/myreg_reg[8]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clock_input/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    clock_input/myreg_reg[12]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  clock_input/myreg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    clock_input/myreg_reg[16]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  clock_input/myreg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    clock_input/myreg_reg[20]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 r  clock_input/myreg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.956    clock_input/myreg_reg[24]_i_1_n_6
    SLICE_X0Y8           FDRE                                         r  clock_input/myreg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518    14.859    clock_input/clk
    SLICE_X0Y8           FDRE                                         r  clock_input/myreg_reg[25]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.062    15.160    clock_input/myreg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  7.204    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 clock_input/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 1.939ns (71.792%)  route 0.762ns (28.208%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.639     5.160    clock_input/clk
    SLICE_X0Y2           FDRE                                         r  clock_input/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  clock_input/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    clock_input/myreg_reg_n_0_[1]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  clock_input/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    clock_input/myreg_reg[0]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  clock_input/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_input/myreg_reg[4]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clock_input/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    clock_input/myreg_reg[8]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clock_input/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    clock_input/myreg_reg[12]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  clock_input/myreg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    clock_input/myreg_reg[16]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  clock_input/myreg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    clock_input/myreg_reg[20]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.861 r  clock_input/myreg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.861    clock_input/myreg_reg[24]_i_1_n_5
    SLICE_X0Y8           FDRE                                         r  clock_input/myreg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518    14.859    clock_input/clk
    SLICE_X0Y8           FDRE                                         r  clock_input/myreg_reg[26]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.062    15.160    clock_input/myreg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 clock_input/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.639     5.160    clock_input/clk
    SLICE_X0Y2           FDRE                                         r  clock_input/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  clock_input/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    clock_input/myreg_reg_n_0_[1]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  clock_input/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    clock_input/myreg_reg[0]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  clock_input/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_input/myreg_reg[4]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clock_input/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    clock_input/myreg_reg[8]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clock_input/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    clock_input/myreg_reg[12]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  clock_input/myreg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    clock_input/myreg_reg[16]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  clock_input/myreg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    clock_input/myreg_reg[20]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.845 r  clock_input/myreg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.845    clock_input/myreg_reg[24]_i_1_n_7
    SLICE_X0Y8           FDRE                                         r  clock_input/myreg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518    14.859    clock_input/clk
    SLICE_X0Y8           FDRE                                         r  clock_input/myreg_reg[24]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.062    15.160    clock_input/myreg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 clock_input/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.639     5.160    clock_input/clk
    SLICE_X0Y2           FDRE                                         r  clock_input/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  clock_input/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    clock_input/myreg_reg_n_0_[1]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  clock_input/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    clock_input/myreg_reg[0]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  clock_input/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_input/myreg_reg[4]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clock_input/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    clock_input/myreg_reg[8]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clock_input/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    clock_input/myreg_reg[12]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  clock_input/myreg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    clock_input/myreg_reg[16]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.842 r  clock_input/myreg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.842    clock_input/myreg_reg[20]_i_1_n_6
    SLICE_X0Y7           FDRE                                         r  clock_input/myreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518    14.859    clock_input/clk
    SLICE_X0Y7           FDRE                                         r  clock_input/myreg_reg[21]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.160    clock_input/myreg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 clock_input/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.639     5.160    clock_input/clk
    SLICE_X0Y2           FDRE                                         r  clock_input/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  clock_input/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    clock_input/myreg_reg_n_0_[1]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  clock_input/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    clock_input/myreg_reg[0]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  clock_input/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_input/myreg_reg[4]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clock_input/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    clock_input/myreg_reg[8]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clock_input/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    clock_input/myreg_reg[12]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  clock_input/myreg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    clock_input/myreg_reg[16]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.821 r  clock_input/myreg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.821    clock_input/myreg_reg[20]_i_1_n_4
    SLICE_X0Y7           FDRE                                         r  clock_input/myreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518    14.859    clock_input/clk
    SLICE_X0Y7           FDRE                                         r  clock_input/myreg_reg[23]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.160    clock_input/myreg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 clock_input/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.639     5.160    clock_input/clk
    SLICE_X0Y2           FDRE                                         r  clock_input/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  clock_input/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    clock_input/myreg_reg_n_0_[1]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  clock_input/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    clock_input/myreg_reg[0]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  clock_input/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_input/myreg_reg[4]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clock_input/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    clock_input/myreg_reg[8]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clock_input/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    clock_input/myreg_reg[12]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  clock_input/myreg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    clock_input/myreg_reg[16]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.747 r  clock_input/myreg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.747    clock_input/myreg_reg[20]_i_1_n_5
    SLICE_X0Y7           FDRE                                         r  clock_input/myreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518    14.859    clock_input/clk
    SLICE_X0Y7           FDRE                                         r  clock_input/myreg_reg[22]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.160    clock_input/myreg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 clock_input/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.639     5.160    clock_input/clk
    SLICE_X0Y2           FDRE                                         r  clock_input/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  clock_input/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    clock_input/myreg_reg_n_0_[1]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  clock_input/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    clock_input/myreg_reg[0]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  clock_input/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_input/myreg_reg[4]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clock_input/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    clock_input/myreg_reg[8]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clock_input/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    clock_input/myreg_reg[12]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  clock_input/myreg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    clock_input/myreg_reg[16]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.731 r  clock_input/myreg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.731    clock_input/myreg_reg[20]_i_1_n_7
    SLICE_X0Y7           FDRE                                         r  clock_input/myreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518    14.859    clock_input/clk
    SLICE_X0Y7           FDRE                                         r  clock_input/myreg_reg[20]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.160    clock_input/myreg_reg[20]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 clock_input/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.639     5.160    clock_input/clk
    SLICE_X0Y2           FDRE                                         r  clock_input/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  clock_input/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    clock_input/myreg_reg_n_0_[1]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  clock_input/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    clock_input/myreg_reg[0]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  clock_input/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_input/myreg_reg[4]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clock_input/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    clock_input/myreg_reg[8]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clock_input/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    clock_input/myreg_reg[12]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.728 r  clock_input/myreg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.728    clock_input/myreg_reg[16]_i_1_n_6
    SLICE_X0Y6           FDRE                                         r  clock_input/myreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.519    14.860    clock_input/clk
    SLICE_X0Y6           FDRE                                         r  clock_input/myreg_reg[17]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.161    clock_input/myreg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 clock_input/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.639     5.160    clock_input/clk
    SLICE_X0Y2           FDRE                                         r  clock_input/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  clock_input/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    clock_input/myreg_reg_n_0_[1]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  clock_input/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    clock_input/myreg_reg[0]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  clock_input/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_input/myreg_reg[4]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clock_input/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    clock_input/myreg_reg[8]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clock_input/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    clock_input/myreg_reg[12]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.707 r  clock_input/myreg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.707    clock_input/myreg_reg[16]_i_1_n_4
    SLICE_X0Y6           FDRE                                         r  clock_input/myreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.519    14.860    clock_input/clk
    SLICE_X0Y6           FDRE                                         r  clock_input/myreg_reg[19]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.161    clock_input/myreg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 clock_input/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.639     5.160    clock_input/clk
    SLICE_X0Y2           FDRE                                         r  clock_input/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  clock_input/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    clock_input/myreg_reg_n_0_[1]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  clock_input/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    clock_input/myreg_reg[0]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  clock_input/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_input/myreg_reg[4]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clock_input/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    clock_input/myreg_reg[8]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clock_input/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    clock_input/myreg_reg[12]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.633 r  clock_input/myreg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.633    clock_input/myreg_reg[16]_i_1_n_5
    SLICE_X0Y6           FDRE                                         r  clock_input/myreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.519    14.860    clock_input/clk
    SLICE_X0Y6           FDRE                                         r  clock_input/myreg_reg[18]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.161    clock_input/myreg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  7.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clock_input/myreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.596     1.479    clock_input/clk
    SLICE_X0Y2           FDRE                                         r  clock_input/myreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  clock_input/myreg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.793    clock_input/myreg_reg_n_0_[0]
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  clock_input/myreg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.838    clock_input/myreg[0]_i_2_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.908 r  clock_input/myreg_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    clock_input/myreg_reg[0]_i_1_n_7
    SLICE_X0Y2           FDRE                                         r  clock_input/myreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     1.994    clock_input/clk
    SLICE_X0Y2           FDRE                                         r  clock_input/myreg_reg[0]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.105     1.584    clock_input/myreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clock_input/myreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.478    clock_input/clk
    SLICE_X0Y5           FDRE                                         r  clock_input/myreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_input/myreg_reg[12]/Q
                         net (fo=1, routed)           0.176     1.796    clock_input/myreg_reg_n_0_[12]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  clock_input/myreg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    clock_input/myreg_reg[12]_i_1_n_7
    SLICE_X0Y5           FDRE                                         r  clock_input/myreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clock_input/clk
    SLICE_X0Y5           FDRE                                         r  clock_input/myreg_reg[12]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     1.583    clock_input/myreg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clock_input/myreg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.478    clock_input/clk
    SLICE_X0Y6           FDRE                                         r  clock_input/myreg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_input/myreg_reg[16]/Q
                         net (fo=1, routed)           0.176     1.796    clock_input/myreg_reg_n_0_[16]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  clock_input/myreg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    clock_input/myreg_reg[16]_i_1_n_7
    SLICE_X0Y6           FDRE                                         r  clock_input/myreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clock_input/clk
    SLICE_X0Y6           FDRE                                         r  clock_input/myreg_reg[16]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.583    clock_input/myreg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clock_input/myreg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.477    clock_input/clk
    SLICE_X0Y7           FDRE                                         r  clock_input/myreg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clock_input/myreg_reg[20]/Q
                         net (fo=1, routed)           0.176     1.795    clock_input/myreg_reg_n_0_[20]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.910 r  clock_input/myreg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    clock_input/myreg_reg[20]_i_1_n_7
    SLICE_X0Y7           FDRE                                         r  clock_input/myreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     1.992    clock_input/clk
    SLICE_X0Y7           FDRE                                         r  clock_input/myreg_reg[20]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    clock_input/myreg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clock_input/myreg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.477    clock_input/clk
    SLICE_X0Y8           FDRE                                         r  clock_input/myreg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clock_input/myreg_reg[24]/Q
                         net (fo=1, routed)           0.176     1.795    clock_input/myreg_reg_n_0_[24]
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.910 r  clock_input/myreg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    clock_input/myreg_reg[24]_i_1_n_7
    SLICE_X0Y8           FDRE                                         r  clock_input/myreg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     1.992    clock_input/clk
    SLICE_X0Y8           FDRE                                         r  clock_input/myreg_reg[24]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    clock_input/myreg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clock_input/myreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.478    clock_input/clk
    SLICE_X0Y4           FDRE                                         r  clock_input/myreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_input/myreg_reg[8]/Q
                         net (fo=1, routed)           0.176     1.796    clock_input/myreg_reg_n_0_[8]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  clock_input/myreg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    clock_input/myreg_reg[8]_i_1_n_7
    SLICE_X0Y4           FDRE                                         r  clock_input/myreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clock_input/clk
    SLICE_X0Y4           FDRE                                         r  clock_input/myreg_reg[8]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105     1.583    clock_input/myreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 clock_input/myreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.256ns (55.916%)  route 0.202ns (44.084%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.478    clock_input/clk
    SLICE_X0Y3           FDRE                                         r  clock_input/myreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_input/myreg_reg[4]/Q
                         net (fo=1, routed)           0.202     1.821    clock_input/myreg_reg_n_0_[4]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.936 r  clock_input/myreg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    clock_input/myreg_reg[4]_i_1_n_7
    SLICE_X0Y3           FDRE                                         r  clock_input/myreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clock_input/clk
    SLICE_X0Y3           FDRE                                         r  clock_input/myreg_reg[4]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105     1.583    clock_input/myreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 clock_input/myreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.596     1.479    clock_input/clk
    SLICE_X0Y2           FDRE                                         r  clock_input/myreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  clock_input/myreg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.793    clock_input/myreg_reg_n_0_[0]
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  clock_input/myreg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.838    clock_input/myreg[0]_i_2_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.944 r  clock_input/myreg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.944    clock_input/myreg_reg[0]_i_1_n_6
    SLICE_X0Y2           FDRE                                         r  clock_input/myreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     1.994    clock_input/clk
    SLICE_X0Y2           FDRE                                         r  clock_input/myreg_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.105     1.584    clock_input/myreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 clock_input/myreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.478    clock_input/clk
    SLICE_X0Y5           FDRE                                         r  clock_input/myreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_input/myreg_reg[12]/Q
                         net (fo=1, routed)           0.176     1.796    clock_input/myreg_reg_n_0_[12]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.947 r  clock_input/myreg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.947    clock_input/myreg_reg[12]_i_1_n_6
    SLICE_X0Y5           FDRE                                         r  clock_input/myreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clock_input/clk
    SLICE_X0Y5           FDRE                                         r  clock_input/myreg_reg[13]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     1.583    clock_input/myreg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 clock_input/myreg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_input/myreg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.478    clock_input/clk
    SLICE_X0Y6           FDRE                                         r  clock_input/myreg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_input/myreg_reg[16]/Q
                         net (fo=1, routed)           0.176     1.796    clock_input/myreg_reg_n_0_[16]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.947 r  clock_input/myreg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.947    clock_input/myreg_reg[16]_i_1_n_6
    SLICE_X0Y6           FDRE                                         r  clock_input/myreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clock_input/clk
    SLICE_X0Y6           FDRE                                         r  clock_input/myreg_reg[17]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.583    clock_input/myreg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     clock_input/myreg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     clock_input/myreg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     clock_input/myreg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     clock_input/myreg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     clock_input/myreg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     clock_input/myreg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     clock_input/myreg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     clock_input/myreg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     clock_input/myreg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     clock_input/myreg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     clock_input/myreg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     clock_input/myreg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     clock_input/myreg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     clock_input/myreg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     clock_input/myreg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     clock_input/myreg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     clock_input/myreg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     clock_input/myreg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     clock_input/myreg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     clock_input/myreg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     clock_input/myreg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     clock_input/myreg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     clock_input/myreg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     clock_input/myreg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     clock_input/myreg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     clock_input/myreg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     clock_input/myreg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     clock_input/myreg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     clock_input/myreg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 smfr/out4_reg/G
                            (positive level-sensitive latch)
  Destination:            JA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.599ns  (logic 4.337ns (65.711%)  route 2.263ns (34.289%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  smfr/out4_reg/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  smfr/out4_reg/Q
                         net (fo=1, routed)           2.263     3.095    JA_OBUF[4]
    H1                   OBUF (Prop_obuf_I_O)         3.505     6.599 r  JA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.599    JA[4]
    H1                                                                r  JA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smfr/out6_reg/G
                            (positive level-sensitive latch)
  Destination:            JA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.596ns  (logic 4.341ns (65.805%)  route 2.256ns (34.195%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         LDCE                         0.000     0.000 r  smfr/out6_reg/G
    SLICE_X64Y77         LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  smfr/out6_reg/Q
                         net (fo=1, routed)           2.256     3.088    JA_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         3.509     6.596 r  JA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.596    JA[6]
    H2                                                                r  JA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smfr/out3_reg/G
                            (positive level-sensitive latch)
  Destination:            JA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.593ns  (logic 4.340ns (65.829%)  route 2.253ns (34.171%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         LDCE                         0.000     0.000 r  smfr/out3_reg/G
    SLICE_X64Y77         LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  smfr/out3_reg/Q
                         net (fo=1, routed)           2.253     3.085    JA_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.508     6.593 r  JA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.593    JA[2]
    J2                                                                r  JA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smfr/out1_reg/G
                            (positive level-sensitive latch)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.585ns  (logic 4.337ns (65.858%)  route 2.248ns (34.142%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  smfr/out1_reg/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  smfr/out1_reg/Q
                         net (fo=1, routed)           2.248     3.080    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505     6.585 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.585    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smfr/out5_reg/G
                            (positive level-sensitive latch)
  Destination:            JA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.542ns  (logic 4.339ns (66.320%)  route 2.203ns (33.680%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  smfr/out5_reg/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  smfr/out5_reg/Q
                         net (fo=1, routed)           2.203     3.035    JA_OBUF[5]
    K2                   OBUF (Prop_obuf_I_O)         3.507     6.542 r  JA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.542    JA[5]
    K2                                                                r  JA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smfr/out2_reg/G
                            (positive level-sensitive latch)
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.408ns  (logic 4.348ns (67.856%)  route 2.060ns (32.144%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  smfr/out2_reg/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  smfr/out2_reg/Q
                         net (fo=1, routed)           2.060     2.892    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.516     6.408 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.408    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smfr/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            smfr/out5_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.632ns  (logic 0.606ns (10.760%)  route 5.026ns (89.240%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  smfr/FSM_sequential_state_reg[1]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  smfr/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          4.322     4.778    smfr/state[1]
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.150     4.928 r  smfr/out5_reg_i_1/O
                         net (fo=1, routed)           0.704     5.632    smfr/out5
    SLICE_X64Y76         LDCE                                         r  smfr/out5_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smfr/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            smfr/out2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.563ns  (logic 0.580ns (10.427%)  route 4.983ns (89.573%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  smfr/FSM_sequential_state_reg[1]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  smfr/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          4.324     4.780    smfr/state[1]
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.904 r  smfr/out2_reg_i_1/O
                         net (fo=1, routed)           0.658     5.563    smfr/out2
    SLICE_X64Y76         LDCE                                         r  smfr/out2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smfr/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            smfr/out4_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.470ns  (logic 0.580ns (10.602%)  route 4.890ns (89.398%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  smfr/FSM_sequential_state_reg[1]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  smfr/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          4.322     4.778    smfr/state[1]
    SLICE_X64Y76         LUT3 (Prop_lut3_I2_O)        0.124     4.902 r  smfr/out4_reg_i_1/O
                         net (fo=1, routed)           0.568     5.470    smfr/out4
    SLICE_X64Y76         LDCE                                         r  smfr/out4_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smfr/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            smfr/out3_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.406ns  (logic 0.604ns (11.173%)  route 4.802ns (88.827%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  smfr/FSM_sequential_state_reg[1]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  smfr/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          4.324     4.780    smfr/state[1]
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.148     4.928 r  smfr/out3_reg_i_1/O
                         net (fo=1, routed)           0.478     5.406    smfr/out3
    SLICE_X64Y77         LDCE                                         r  smfr/out3_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 smfr/FSM_sequential_nextstate_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            smfr/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.246ns (70.892%)  route 0.101ns (29.108%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          LDCE                         0.000     0.000 r  smfr/FSM_sequential_nextstate_reg[1]/G
    SLICE_X2Y12          LDCE (EnToQ_ldce_G_Q)        0.246     0.246 r  smfr/FSM_sequential_nextstate_reg[1]/Q
                         net (fo=1, routed)           0.101     0.347    smfr/nextstate__0[1]
    SLICE_X1Y12          FDCE                                         r  smfr/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smfr/FSM_sequential_nextstate_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            smfr/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.246ns (61.633%)  route 0.153ns (38.367%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          LDCE                         0.000     0.000 r  smfr/FSM_sequential_nextstate_reg[0]/G
    SLICE_X2Y12          LDCE (EnToQ_ldce_G_Q)        0.246     0.246 r  smfr/FSM_sequential_nextstate_reg[0]/Q
                         net (fo=1, routed)           0.153     0.399    smfr/nextstate__0[0]
    SLICE_X1Y12          FDCE                                         r  smfr/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smfr/FSM_sequential_nextstate_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            smfr/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.246ns (61.633%)  route 0.153ns (38.367%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          LDCE                         0.000     0.000 r  smfr/FSM_sequential_nextstate_reg[2]/G
    SLICE_X2Y12          LDCE (EnToQ_ldce_G_Q)        0.246     0.246 r  smfr/FSM_sequential_nextstate_reg[2]/Q
                         net (fo=1, routed)           0.153     0.399    smfr/nextstate__0[2]
    SLICE_X1Y12          FDCE                                         r  smfr/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smfr/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            smfr/FSM_sequential_nextstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.186ns (39.112%)  route 0.290ns (60.888%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  smfr/FSM_sequential_state_reg[0]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  smfr/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.137     0.278    smfr/state[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.323 r  smfr/FSM_sequential_nextstate_reg[1]_i_1/O
                         net (fo=1, routed)           0.153     0.476    smfr/nextstate__1[1]
    SLICE_X2Y12          LDCE                                         r  smfr/FSM_sequential_nextstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smfr/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            smfr/FSM_sequential_nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.186ns (37.257%)  route 0.313ns (62.743%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  smfr/FSM_sequential_state_reg[0]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  smfr/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.138     0.279    smfr/state[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.324 r  smfr/FSM_sequential_nextstate_reg[0]_i_1/O
                         net (fo=1, routed)           0.176     0.499    smfr/nextstate__1[0]
    SLICE_X2Y12          LDCE                                         r  smfr/FSM_sequential_nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smfr/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            smfr/FSM_sequential_nextstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.186ns (35.006%)  route 0.345ns (64.994%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  smfr/FSM_sequential_state_reg[0]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  smfr/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.169     0.310    smfr/state[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I4_O)        0.045     0.355 r  smfr/FSM_sequential_nextstate_reg[2]_i_1/O
                         net (fo=1, routed)           0.177     0.531    smfr/nextstate__1[2]
    SLICE_X2Y12          LDCE                                         r  smfr/FSM_sequential_nextstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            smfr/FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.234ns (31.942%)  route 0.499ns (68.058%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           0.499     0.733    smfr/sw_IBUF[4]
    SLICE_X1Y12          FDCE                                         f  smfr/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            smfr/FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.234ns (31.942%)  route 0.499ns (68.058%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           0.499     0.733    smfr/sw_IBUF[4]
    SLICE_X1Y12          FDCE                                         f  smfr/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            smfr/FSM_sequential_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.234ns (31.942%)  route 0.499ns (68.058%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           0.499     0.733    smfr/sw_IBUF[4]
    SLICE_X1Y12          FDCE                                         f  smfr/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smfr/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            smfr/out6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 0.186ns (11.643%)  route 1.412ns (88.357%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  smfr/FSM_sequential_state_reg[2]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  smfr/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.302     1.443    smfr/state[2]
    SLICE_X64Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.488 r  smfr/out6_reg_i_1/O
                         net (fo=1, routed)           0.110     1.598    smfr/out6
    SLICE_X64Y77         LDCE                                         r  smfr/out6_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_input/myreg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.660ns  (logic 3.960ns (59.465%)  route 2.699ns (40.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.637     5.158    clock_input/clk
    SLICE_X0Y8           FDRE                                         r  clock_input/myreg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  clock_input/myreg_reg[26]/Q
                         net (fo=5, routed)           2.699     8.314    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.818 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.818    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_input/myreg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.346ns (61.090%)  route 0.857ns (38.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.477    clock_input/clk
    SLICE_X0Y8           FDRE                                         r  clock_input/myreg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clock_input/myreg_reg[26]/Q
                         net (fo=5, routed)           0.857     2.476    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.681 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.681    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------





