

================================================================
== Vitis HLS Report for 'accelerator_1437_s'
================================================================
* Date:           Sat Apr 12 12:18:57 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.837 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  213826451|  262612601|  2.138 sec|  2.626 sec|  213826451|  262612601|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |                        |    Latency (cycles)   |     Iteration     |  Initiation Interval  | Trip |          |
        |        Loop Name       |    min    |    max    |      Latency      |  achieved |   target  | Count| Pipelined|
        +------------------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_61_1       |  213826450|  262612600|  4276529 ~ 5252252|          -|          -|    50|        no|
        | + VITIS_LOOP_64_2      |    4276512|    5252235|        2976 ~ 3655|          -|          -|  1437|        no|
        |  ++ VITIS_LOOP_64_2.1  |         81|         90|             9 ~ 10|          -|          -|     9|        no|
        +------------------------+-----------+-----------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 30 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 14 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 3 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 45 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%input_T_0_63_load_loc = alloca i64 1"   --->   Operation 46 'alloca' 'input_T_0_63_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%input_T_0_62_load_loc = alloca i64 1"   --->   Operation 47 'alloca' 'input_T_0_62_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input_T_0_61_load_loc = alloca i64 1"   --->   Operation 48 'alloca' 'input_T_0_61_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%input_T_0_60_load_loc = alloca i64 1"   --->   Operation 49 'alloca' 'input_T_0_60_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%input_T_0_59_load_loc = alloca i64 1"   --->   Operation 50 'alloca' 'input_T_0_59_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%input_T_0_58_load_loc = alloca i64 1"   --->   Operation 51 'alloca' 'input_T_0_58_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%input_T_0_57_load_loc = alloca i64 1"   --->   Operation 52 'alloca' 'input_T_0_57_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%input_T_0_56_load_loc = alloca i64 1"   --->   Operation 53 'alloca' 'input_T_0_56_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%input_T_0_55_load_loc = alloca i64 1"   --->   Operation 54 'alloca' 'input_T_0_55_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%input_T_0_54_load_loc = alloca i64 1"   --->   Operation 55 'alloca' 'input_T_0_54_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%input_T_0_53_load_loc = alloca i64 1"   --->   Operation 56 'alloca' 'input_T_0_53_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%input_T_0_52_load_loc = alloca i64 1"   --->   Operation 57 'alloca' 'input_T_0_52_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%input_T_0_51_load_loc = alloca i64 1"   --->   Operation 58 'alloca' 'input_T_0_51_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%input_T_0_50_load_loc = alloca i64 1"   --->   Operation 59 'alloca' 'input_T_0_50_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%input_T_0_49_load_loc = alloca i64 1"   --->   Operation 60 'alloca' 'input_T_0_49_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%input_T_0_48_load_loc = alloca i64 1"   --->   Operation 61 'alloca' 'input_T_0_48_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%input_T_0_47_load_loc = alloca i64 1"   --->   Operation 62 'alloca' 'input_T_0_47_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%input_T_0_46_load_loc = alloca i64 1"   --->   Operation 63 'alloca' 'input_T_0_46_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%input_T_0_45_load_loc = alloca i64 1"   --->   Operation 64 'alloca' 'input_T_0_45_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%input_T_0_44_load_loc = alloca i64 1"   --->   Operation 65 'alloca' 'input_T_0_44_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%input_T_0_43_load_loc = alloca i64 1"   --->   Operation 66 'alloca' 'input_T_0_43_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%input_T_0_42_load_loc = alloca i64 1"   --->   Operation 67 'alloca' 'input_T_0_42_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%input_T_0_41_load_loc = alloca i64 1"   --->   Operation 68 'alloca' 'input_T_0_41_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%input_T_0_40_load_loc = alloca i64 1"   --->   Operation 69 'alloca' 'input_T_0_40_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%input_T_0_39_load_loc = alloca i64 1"   --->   Operation 70 'alloca' 'input_T_0_39_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%input_T_0_38_load_loc = alloca i64 1"   --->   Operation 71 'alloca' 'input_T_0_38_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%input_T_0_37_load_loc = alloca i64 1"   --->   Operation 72 'alloca' 'input_T_0_37_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%input_T_0_36_load_loc = alloca i64 1"   --->   Operation 73 'alloca' 'input_T_0_36_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%input_T_0_35_load_loc = alloca i64 1"   --->   Operation 74 'alloca' 'input_T_0_35_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%input_T_0_34_load_loc = alloca i64 1"   --->   Operation 75 'alloca' 'input_T_0_34_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%input_T_0_33_load_loc = alloca i64 1"   --->   Operation 76 'alloca' 'input_T_0_33_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%input_T_0_32_load_loc = alloca i64 1"   --->   Operation 77 'alloca' 'input_T_0_32_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%input_T_0_31_load_loc = alloca i64 1"   --->   Operation 78 'alloca' 'input_T_0_31_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%input_T_0_30_load_loc = alloca i64 1"   --->   Operation 79 'alloca' 'input_T_0_30_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%input_T_0_29_load_loc = alloca i64 1"   --->   Operation 80 'alloca' 'input_T_0_29_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%input_T_0_28_load_loc = alloca i64 1"   --->   Operation 81 'alloca' 'input_T_0_28_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%input_T_0_27_load_loc = alloca i64 1"   --->   Operation 82 'alloca' 'input_T_0_27_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%input_T_0_26_load_loc = alloca i64 1"   --->   Operation 83 'alloca' 'input_T_0_26_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%input_T_0_25_load_loc = alloca i64 1"   --->   Operation 84 'alloca' 'input_T_0_25_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%input_T_0_24_load_loc = alloca i64 1"   --->   Operation 85 'alloca' 'input_T_0_24_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%input_T_0_23_load_loc = alloca i64 1"   --->   Operation 86 'alloca' 'input_T_0_23_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%input_T_0_22_load_loc = alloca i64 1"   --->   Operation 87 'alloca' 'input_T_0_22_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%input_T_0_21_load_loc = alloca i64 1"   --->   Operation 88 'alloca' 'input_T_0_21_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%input_T_0_20_load_loc = alloca i64 1"   --->   Operation 89 'alloca' 'input_T_0_20_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%input_T_0_19_load_loc = alloca i64 1"   --->   Operation 90 'alloca' 'input_T_0_19_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%input_T_0_18_load_loc = alloca i64 1"   --->   Operation 91 'alloca' 'input_T_0_18_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%input_T_0_17_load_loc = alloca i64 1"   --->   Operation 92 'alloca' 'input_T_0_17_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%input_T_0_16_load_loc = alloca i64 1"   --->   Operation 93 'alloca' 'input_T_0_16_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%input_T_0_15_load_loc = alloca i64 1"   --->   Operation 94 'alloca' 'input_T_0_15_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%input_T_0_14_load_loc = alloca i64 1"   --->   Operation 95 'alloca' 'input_T_0_14_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%input_T_0_13_load_loc = alloca i64 1"   --->   Operation 96 'alloca' 'input_T_0_13_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%input_T_0_12_load_loc = alloca i64 1"   --->   Operation 97 'alloca' 'input_T_0_12_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%input_T_0_11_load_loc = alloca i64 1"   --->   Operation 98 'alloca' 'input_T_0_11_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%input_T_0_10_load_loc = alloca i64 1"   --->   Operation 99 'alloca' 'input_T_0_10_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%input_T_0_9_load_loc = alloca i64 1"   --->   Operation 100 'alloca' 'input_T_0_9_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%input_T_0_8_load_loc = alloca i64 1"   --->   Operation 101 'alloca' 'input_T_0_8_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%input_T_0_7_load_loc = alloca i64 1"   --->   Operation 102 'alloca' 'input_T_0_7_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%input_T_0_6_load_loc = alloca i64 1"   --->   Operation 103 'alloca' 'input_T_0_6_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%input_T_0_5_load_loc = alloca i64 1"   --->   Operation 104 'alloca' 'input_T_0_5_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%input_T_0_4_load_loc = alloca i64 1"   --->   Operation 105 'alloca' 'input_T_0_4_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%input_T_0_3_load_loc = alloca i64 1"   --->   Operation 106 'alloca' 'input_T_0_3_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%input_T_0_2_load_loc = alloca i64 1"   --->   Operation 107 'alloca' 'input_T_0_2_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%input_T_0_1_load_loc = alloca i64 1"   --->   Operation 108 'alloca' 'input_T_0_1_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%input_T_0_load_loc = alloca i64 1"   --->   Operation 109 'alloca' 'input_T_0_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%input_T_12_load_loc = alloca i64 1"   --->   Operation 110 'alloca' 'input_T_12_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%input_T_9_load_1_loc = alloca i64 1"   --->   Operation 111 'alloca' 'input_T_9_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%input_T_6_load_loc = alloca i64 1"   --->   Operation 112 'alloca' 'input_T_6_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%input_T_load_loc = alloca i64 1"   --->   Operation 113 'alloca' 'input_T_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_result_6_loc = alloca i64 1"   --->   Operation 114 'alloca' 'p_result_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%add_ln871_loc = alloca i64 1"   --->   Operation 115 'alloca' 'add_ln871_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%result_l3 = alloca i64 1"   --->   Operation 116 'alloca' 'result_l3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%update_temp_mat = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 117 'alloca' 'update_temp_mat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%update_temp_mat_15 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 118 'alloca' 'update_temp_mat_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%update_temp_mat_16 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 119 'alloca' 'update_temp_mat_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%update_temp_mat_17 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 120 'alloca' 'update_temp_mat_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%update_temp_mat_18 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 121 'alloca' 'update_temp_mat_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%update_temp_mat_19 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 122 'alloca' 'update_temp_mat_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%update_temp_mat_20 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 123 'alloca' 'update_temp_mat_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%update_temp_mat_21 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 124 'alloca' 'update_temp_mat_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%update_temp_mat_22 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 125 'alloca' 'update_temp_mat_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%update_temp_mat_23 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 126 'alloca' 'update_temp_mat_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%update_temp_mat_24 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 127 'alloca' 'update_temp_mat_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%update_temp_mat_25 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 128 'alloca' 'update_temp_mat_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%update_temp_mat_26 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 129 'alloca' 'update_temp_mat_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%update_temp_mat_27 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 130 'alloca' 'update_temp_mat_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%update_temp_mat_28 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 131 'alloca' 'update_temp_mat_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%update_temp_mat_29 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 132 'alloca' 'update_temp_mat_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%update_temp_mat_30 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 133 'alloca' 'update_temp_mat_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%update_temp_mat_31 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 134 'alloca' 'update_temp_mat_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%update_temp_mat_32 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 135 'alloca' 'update_temp_mat_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%update_temp_mat_33 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 136 'alloca' 'update_temp_mat_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%update_temp_mat_34 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 137 'alloca' 'update_temp_mat_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%update_temp_mat_35 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 138 'alloca' 'update_temp_mat_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%update_temp_mat_36 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 139 'alloca' 'update_temp_mat_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%update_temp_mat_37 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 140 'alloca' 'update_temp_mat_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%update_temp_mat_38 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 141 'alloca' 'update_temp_mat_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%update_temp_mat_39 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 142 'alloca' 'update_temp_mat_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%update_temp_mat_40 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 143 'alloca' 'update_temp_mat_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%update_temp_mat_41 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 144 'alloca' 'update_temp_mat_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%update_temp_mat_42 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 145 'alloca' 'update_temp_mat_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%update_temp_mat_43 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 146 'alloca' 'update_temp_mat_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%update_temp_mat_44 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 147 'alloca' 'update_temp_mat_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%update_temp_mat_45 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 148 'alloca' 'update_temp_mat_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%update_temp_mat_46 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 149 'alloca' 'update_temp_mat_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%update_temp_mat_47 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 150 'alloca' 'update_temp_mat_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%update_temp_mat_48 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 151 'alloca' 'update_temp_mat_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%update_temp_mat_49 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 152 'alloca' 'update_temp_mat_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%update_temp_mat_50 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 153 'alloca' 'update_temp_mat_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%update_temp_mat_51 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 154 'alloca' 'update_temp_mat_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%update_temp_mat_52 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 155 'alloca' 'update_temp_mat_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%update_temp_mat_53 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 156 'alloca' 'update_temp_mat_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%update_temp_mat_54 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 157 'alloca' 'update_temp_mat_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%update_temp_mat_55 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 158 'alloca' 'update_temp_mat_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%update_temp_mat_56 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 159 'alloca' 'update_temp_mat_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%update_temp_mat_57 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 160 'alloca' 'update_temp_mat_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%update_temp_mat_58 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 161 'alloca' 'update_temp_mat_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%update_temp_mat_59 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 162 'alloca' 'update_temp_mat_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%update_temp_mat_60 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 163 'alloca' 'update_temp_mat_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%update_temp_mat_61 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 164 'alloca' 'update_temp_mat_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%update_temp_mat_62 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 165 'alloca' 'update_temp_mat_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%update_temp_mat_63 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 166 'alloca' 'update_temp_mat_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%update_temp_mat_64 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 167 'alloca' 'update_temp_mat_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%update_temp_mat_65 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 168 'alloca' 'update_temp_mat_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%update_temp_mat_66 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 169 'alloca' 'update_temp_mat_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%update_temp_mat_67 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 170 'alloca' 'update_temp_mat_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%update_temp_mat_68 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 171 'alloca' 'update_temp_mat_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%update_temp_mat_69 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 172 'alloca' 'update_temp_mat_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%update_temp_mat_70 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 173 'alloca' 'update_temp_mat_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%update_temp_mat_71 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 174 'alloca' 'update_temp_mat_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%update_temp_mat_72 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 175 'alloca' 'update_temp_mat_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%update_temp_mat_73 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 176 'alloca' 'update_temp_mat_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%update_temp_mat_74 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 177 'alloca' 'update_temp_mat_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%update_temp_mat_75 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 178 'alloca' 'update_temp_mat_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%update_temp_mat_76 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 179 'alloca' 'update_temp_mat_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%update_temp_mat_77 = alloca i64 1" [../layer.h:233->../accelerator.h:154]   --->   Operation 180 'alloca' 'update_temp_mat_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%update_temp_mat_78 = alloca i64 1" [../layer.h:233->../accelerator.h:152]   --->   Operation 181 'alloca' 'update_temp_mat_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%update_temp_mat_79 = alloca i64 1" [../layer.h:233->../accelerator.h:152]   --->   Operation 182 'alloca' 'update_temp_mat_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%update_temp_mat_80 = alloca i64 1" [../layer.h:233->../accelerator.h:152]   --->   Operation 183 'alloca' 'update_temp_mat_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%update_temp_mat_81 = alloca i64 1" [../layer.h:233->../accelerator.h:152]   --->   Operation 184 'alloca' 'update_temp_mat_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%input_ref_0 = alloca i64 1" [../accelerator.h:67]   --->   Operation 185 'alloca' 'input_ref_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%result_l1_0 = alloca i64 1" [../accelerator.h:73]   --->   Operation 186 'alloca' 'result_l1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%final_error_0 = alloca i64 1" [../accelerator.h:103]   --->   Operation 187 'alloca' 'final_error_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%d_l2 = alloca i64 1" [../accelerator.h:133]   --->   Operation 188 'alloca' 'd_l2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%d_l2_1 = alloca i64 1" [../accelerator.h:133]   --->   Operation 189 'alloca' 'd_l2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%d_l2_2 = alloca i64 1" [../accelerator.h:133]   --->   Operation 190 'alloca' 'd_l2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%d_l2_3 = alloca i64 1" [../accelerator.h:133]   --->   Operation 191 'alloca' 'd_l2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%d_l1_0 = alloca i64 1" [../accelerator.h:135]   --->   Operation 192 'alloca' 'd_l1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%final_error_0_addr = getelementptr i25 %final_error_0, i64 0, i64 0"   --->   Operation 193 'getelementptr' 'final_error_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%final_error_0_addr_1 = getelementptr i25 %final_error_0, i64 0, i64 1"   --->   Operation 194 'getelementptr' 'final_error_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%final_error_0_addr_2 = getelementptr i25 %final_error_0, i64 0, i64 2"   --->   Operation 195 'getelementptr' 'final_error_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%final_error_0_addr_3 = getelementptr i25 %final_error_0, i64 0, i64 3"   --->   Operation 196 'getelementptr' 'final_error_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%final_error_0_addr_4 = getelementptr i25 %final_error_0, i64 0, i64 4"   --->   Operation 197 'getelementptr' 'final_error_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%final_error_0_addr_5 = getelementptr i25 %final_error_0, i64 0, i64 5"   --->   Operation 198 'getelementptr' 'final_error_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%final_error_0_addr_6 = getelementptr i25 %final_error_0, i64 0, i64 6"   --->   Operation 199 'getelementptr' 'final_error_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%final_error_0_addr_7 = getelementptr i25 %final_error_0, i64 0, i64 7"   --->   Operation 200 'getelementptr' 'final_error_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%final_error_0_addr_8 = getelementptr i25 %final_error_0, i64 0, i64 8"   --->   Operation 201 'getelementptr' 'final_error_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%final_error_0_addr_9 = getelementptr i25 %final_error_0, i64 0, i64 9"   --->   Operation 202 'getelementptr' 'final_error_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.48ns)   --->   "%store_ln0 = store i6 0, i6 %empty"   --->   Operation 203 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.cond" [../accelerator.h:61]   --->   Operation 204 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%p_load = load i6 %empty" [../accelerator.h:61]   --->   Operation 205 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.88ns)   --->   "%icmp_ln61 = icmp_eq  i6 %p_load, i6 50" [../accelerator.h:61]   --->   Operation 206 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 207 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.88ns)   --->   "%epoch = add i6 %p_load, i6 1" [../accelerator.h:61]   --->   Operation 208 'add' 'epoch' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %VITIS_LOOP_64_2, void %for.cond.cleanup" [../accelerator.h:61]   --->   Operation 209 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_98" [../accelerator.h:61]   --->   Operation 210 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.48ns)   --->   "%br_ln64 = br void %VITIS_LOOP_68_3" [../accelerator.h:64]   --->   Operation 211 'br' 'br_ln64' <Predicate = (!icmp_ln61)> <Delay = 0.48>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%ret_ln197 = ret" [../accelerator.h:197]   --->   Operation 212 'ret' 'ret_ln197' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%iteration = phi i11 0, void %VITIS_LOOP_64_2, i11 %add_ln64, void %_ZSt11max_elementIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EEET_S7_S7_.exit" [../accelerator.h:64]   --->   Operation 213 'phi' 'iteration' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%correct = phi i32 0, void %VITIS_LOOP_64_2, i32 %correct_2, void %_ZSt11max_elementIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EEET_S7_S7_.exit"   --->   Operation 214 'phi' 'correct' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.94ns)   --->   "%icmp_ln64 = icmp_eq  i11 %iteration, i11 1437" [../accelerator.h:64]   --->   Operation 215 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.94ns)   --->   "%add_ln64 = add i11 %iteration, i11 1" [../accelerator.h:64]   --->   Operation 216 'add' 'add_ln64' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %VITIS_LOOP_68_3.split, void %if.end86_ifconv" [../accelerator.h:64]   --->   Operation 217 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i11 %iteration" [../accelerator.h:64]   --->   Operation 218 'zext' 'zext_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %iteration, i2 0" [../accelerator.h:69]   --->   Operation 219 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.97ns)   --->   "%add_ln64_1 = add i13 %tmp_14, i13 %zext_ln64" [../accelerator.h:64]   --->   Operation 220 'add' 'add_ln64_1' <Predicate = (!icmp_ln64)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [2/2] (2.32ns)   --->   "%call_ln64 = call void @accelerator<1437>_Pipeline_VITIS_LOOP_68_3, i13 %add_ln64_1, i5 %input_0_0, i5 %input_1_0, i5 %input_2_0, i5 %input_3_0, i5 %input_4_0, i5 %input_5_0, i5 %input_6_0, i5 %input_7_0, i5 %input_8_0, i5 %input_9_0, i5 %input_10_0, i5 %input_11_0, i5 %input_12_0, i22 %input_ref_0" [../accelerator.h:64]   --->   Operation 221 'call' 'call_ln64' <Predicate = (!icmp_ln64)> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 222 [4/4] (6.67ns)   --->   "%conv = sitofp i32 %correct" [../accelerator.h:169]   --->   Operation 222 'sitofp' 'conv' <Predicate = (icmp_ln64)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.48ns)   --->   "%store_ln61 = store i6 %epoch, i6 %empty" [../accelerator.h:61]   --->   Operation 223 'store' 'store_ln61' <Predicate = (icmp_ln64)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 224 [1/2] (1.87ns)   --->   "%call_ln64 = call void @accelerator<1437>_Pipeline_VITIS_LOOP_68_3, i13 %add_ln64_1, i5 %input_0_0, i5 %input_1_0, i5 %input_2_0, i5 %input_3_0, i5 %input_4_0, i5 %input_5_0, i5 %input_6_0, i5 %input_7_0, i5 %input_8_0, i5 %input_9_0, i5 %input_10_0, i5 %input_11_0, i5 %input_12_0, i22 %input_ref_0" [../accelerator.h:64]   --->   Operation 224 'call' 'call_ln64' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 225 [2/2] (0.00ns)   --->   "%call_ln73 = call void @forwardPropagation<64, 8>, i24 %result_l1_0, i22 %input_ref_0, i25 %weights_l1_0, i25 %weights_l1_1, i25 %weights_l1_2, i25 %weights_l1_3, i25 %weights_l1_4, i25 %weights_l1_5, i25 %weights_l1_6, i25 %weights_l1_7, i25 %weights_l1_8, i25 %weights_l1_9, i25 %weights_l1_10, i25 %weights_l1_11, i25 %weights_l1_12, i25 %weights_l1_13, i25 %weights_l1_14, i25 %weights_l1_15, i25 %weights_l1_16, i25 %weights_l1_17, i25 %weights_l1_18, i25 %weights_l1_19, i25 %weights_l1_20, i25 %weights_l1_21, i25 %weights_l1_22, i25 %weights_l1_23, i25 %weights_l1_24, i25 %weights_l1_25, i25 %weights_l1_26, i25 %weights_l1_27, i25 %weights_l1_28, i25 %weights_l1_29, i25 %weights_l1_30, i25 %weights_l1_31, i25 %weights_l1_32, i25 %weights_l1_33, i25 %weights_l1_34, i25 %weights_l1_35, i25 %weights_l1_36, i25 %weights_l1_37, i25 %weights_l1_38, i25 %weights_l1_39, i25 %weights_l1_40, i25 %weights_l1_41, i25 %weights_l1_42, i25 %weights_l1_43, i25 %weights_l1_44, i25 %weights_l1_45, i25 %weights_l1_46, i25 %weights_l1_47, i25 %weights_l1_48, i25 %weights_l1_49, i25 %weights_l1_50, i25 %weights_l1_51, i25 %weights_l1_52, i25 %weights_l1_53, i25 %weights_l1_54, i25 %weights_l1_55, i25 %weights_l1_56, i25 %weights_l1_57, i25 %weights_l1_58, i25 %weights_l1_59, i25 %weights_l1_60, i25 %weights_l1_61, i25 %weights_l1_62, i25 %weights_l1_63, i25 %biases_l1" [../accelerator.h:73]   --->   Operation 225 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 226 [1/2] (0.00ns)   --->   "%call_ln73 = call void @forwardPropagation<64, 8>, i24 %result_l1_0, i22 %input_ref_0, i25 %weights_l1_0, i25 %weights_l1_1, i25 %weights_l1_2, i25 %weights_l1_3, i25 %weights_l1_4, i25 %weights_l1_5, i25 %weights_l1_6, i25 %weights_l1_7, i25 %weights_l1_8, i25 %weights_l1_9, i25 %weights_l1_10, i25 %weights_l1_11, i25 %weights_l1_12, i25 %weights_l1_13, i25 %weights_l1_14, i25 %weights_l1_15, i25 %weights_l1_16, i25 %weights_l1_17, i25 %weights_l1_18, i25 %weights_l1_19, i25 %weights_l1_20, i25 %weights_l1_21, i25 %weights_l1_22, i25 %weights_l1_23, i25 %weights_l1_24, i25 %weights_l1_25, i25 %weights_l1_26, i25 %weights_l1_27, i25 %weights_l1_28, i25 %weights_l1_29, i25 %weights_l1_30, i25 %weights_l1_31, i25 %weights_l1_32, i25 %weights_l1_33, i25 %weights_l1_34, i25 %weights_l1_35, i25 %weights_l1_36, i25 %weights_l1_37, i25 %weights_l1_38, i25 %weights_l1_39, i25 %weights_l1_40, i25 %weights_l1_41, i25 %weights_l1_42, i25 %weights_l1_43, i25 %weights_l1_44, i25 %weights_l1_45, i25 %weights_l1_46, i25 %weights_l1_47, i25 %weights_l1_48, i25 %weights_l1_49, i25 %weights_l1_50, i25 %weights_l1_51, i25 %weights_l1_52, i25 %weights_l1_53, i25 %weights_l1_54, i25 %weights_l1_55, i25 %weights_l1_56, i25 %weights_l1_57, i25 %weights_l1_58, i25 %weights_l1_59, i25 %weights_l1_60, i25 %weights_l1_61, i25 %weights_l1_62, i25 %weights_l1_63, i25 %biases_l1" [../accelerator.h:73]   --->   Operation 226 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.21>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%biases_l2_0_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %biases_l2_0" [../accelerator.h:75]   --->   Operation 227 'read' 'biases_l2_0_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%biases_l2_1_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %biases_l2_1" [../accelerator.h:75]   --->   Operation 228 'read' 'biases_l2_1_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%biases_l2_2_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %biases_l2_2" [../accelerator.h:75]   --->   Operation 229 'read' 'biases_l2_2_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%biases_l2_3_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %biases_l2_3" [../accelerator.h:75]   --->   Operation 230 'read' 'biases_l2_3_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [2/2] (2.21ns)   --->   "%call_ret = call i100 @forwardPropagation<8, 4>, i24 %result_l1_0, i25 %weights_l2_0, i25 %weights_l2_1, i25 %weights_l2_2, i25 %weights_l2_3, i25 %weights_l2_4, i25 %weights_l2_5, i25 %weights_l2_6, i25 %weights_l2_7, i25 %biases_l2_0_read, i25 %biases_l2_1_read, i25 %biases_l2_2_read, i25 %biases_l2_3_read" [../accelerator.h:75]   --->   Operation 231 'call' 'call_ret' <Predicate = true> <Delay = 2.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.60>
ST_8 : Operation 232 [1/2] (0.00ns)   --->   "%call_ret = call i100 @forwardPropagation<8, 4>, i24 %result_l1_0, i25 %weights_l2_0, i25 %weights_l2_1, i25 %weights_l2_2, i25 %weights_l2_3, i25 %weights_l2_4, i25 %weights_l2_5, i25 %weights_l2_6, i25 %weights_l2_7, i25 %biases_l2_0_read, i25 %biases_l2_1_read, i25 %biases_l2_2_read, i25 %biases_l2_3_read" [../accelerator.h:75]   --->   Operation 232 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%result_l2 = extractvalue i100 %call_ret" [../accelerator.h:75]   --->   Operation 233 'extractvalue' 'result_l2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%result_l2_4 = extractvalue i100 %call_ret" [../accelerator.h:75]   --->   Operation 234 'extractvalue' 'result_l2_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%result_l2_5 = extractvalue i100 %call_ret" [../accelerator.h:75]   --->   Operation 235 'extractvalue' 'result_l2_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%result_l2_6 = extractvalue i100 %call_ret" [../accelerator.h:75]   --->   Operation 236 'extractvalue' 'result_l2_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [2/2] (0.60ns)   --->   "%call_ln77 = call void @forwardPropagation<4, 10>, i25 %result_l3, i25 %result_l2, i25 %result_l2_4, i25 %result_l2_5, i25 %result_l2_6, i25 %weights_l3_0, i25 %weights_l3_1, i25 %weights_l3_2, i25 %weights_l3_3, i25 %biases_l3" [../accelerator.h:77]   --->   Operation 237 'call' 'call_ln77' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.48>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1437, i64 1437, i64 1437" [../accelerator.h:67]   --->   Operation 238 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_81" [../accelerator.h:64]   --->   Operation 239 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/2] (0.00ns)   --->   "%call_ln77 = call void @forwardPropagation<4, 10>, i25 %result_l3, i25 %result_l2, i25 %result_l2_4, i25 %result_l2_5, i25 %result_l2_6, i25 %weights_l3_0, i25 %weights_l3_1, i25 %weights_l3_2, i25 %weights_l3_3, i25 %biases_l3" [../accelerator.h:77]   --->   Operation 240 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 241 [1/1] (0.48ns)   --->   "%br_ln5658 = br void %while.cond.i.i" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92]   --->   Operation 241 'br' 'br_ln5658' <Predicate = true> <Delay = 0.48>

State 10 <SV = 9> <Delay = 1.65>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%p_result = phi i64 0, void %VITIS_LOOP_68_3.split, i64 %p_result_4, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i"   --->   Operation 242 'phi' 'p_result' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%idx = phi i4 0, void %VITIS_LOOP_68_3.split, i4 %add_ln5658, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92]   --->   Operation 243 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.86ns)   --->   "%icmp_ln5658 = icmp_eq  i4 %idx, i4 9" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92]   --->   Operation 244 'icmp' 'icmp_ln5658' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 245 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.86ns)   --->   "%add_ln5658 = add i4 %idx, i4 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92]   --->   Operation 246 'add' 'add_ln5658' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln5658 = br i1 %icmp_ln5658, void %while.body.i.i, void %_ZSt11max_elementIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EEET_S7_S7_.exit" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92]   --->   Operation 247 'br' 'br_ln5658' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%p_first_assign_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %add_ln5658, i2 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92]   --->   Operation 248 'bitconcatenate' 'p_first_assign_6' <Predicate = (!icmp_ln5658)> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (1.47ns)   --->   "%add_ln139 = add i64 %p_result, i64 4" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:264->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92]   --->   Operation 249 'add' 'add_ln139' <Predicate = (!icmp_ln5658)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [2/2] (0.00ns)   --->   "%targetBlock = call i2 @accelerator<1437>_Pipeline_2, i64 %p_result, i64 %add_ln139, i6 %p_first_assign_6, i25 %result_l3, i6 %add_ln871_loc" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5653->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92]   --->   Operation 250 'call' 'targetBlock' <Predicate = (!icmp_ln5658)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %iteration, i3 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:60->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131->../accelerator.h:96]   --->   Operation 251 'bitconcatenate' 'tmp_15' <Predicate = (icmp_ln5658)> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i14 %tmp_15" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:60->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131->../accelerator.h:96]   --->   Operation 252 'zext' 'zext_ln60' <Predicate = (icmp_ln5658)> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %iteration, i1 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:60->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131->../accelerator.h:96]   --->   Operation 253 'bitconcatenate' 'tmp_16' <Predicate = (icmp_ln5658)> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i12 %tmp_16" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:60->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131->../accelerator.h:96]   --->   Operation 254 'zext' 'zext_ln60_2' <Predicate = (icmp_ln5658)> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.98ns)   --->   "%add_ln60 = add i15 %zext_ln60, i15 %zext_ln60_2" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:60->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131->../accelerator.h:96]   --->   Operation 255 'add' 'add_ln60' <Predicate = (icmp_ln5658)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln5674 = trunc i15 %add_ln60" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5674->../accelerator.h:96]   --->   Operation 256 'trunc' 'trunc_ln5674' <Predicate = (icmp_ln5658)> <Delay = 0.00>
ST_10 : Operation 257 [2/2] (0.48ns)   --->   "%call_ln5674 = call void @accelerator<1437>_Pipeline_3, i14 %trunc_ln5674, i14 %trunc_ln5674, i1 %y_train, i32 %p_result_6_loc" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5674->../accelerator.h:96]   --->   Operation 257 'call' 'call_ln5674' <Predicate = (icmp_ln5658)> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 258 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %final_error_0_addr"   --->   Operation 258 'store' 'store_ln0' <Predicate = (icmp_ln5658)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_10 : Operation 259 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %final_error_0_addr_1"   --->   Operation 259 'store' 'store_ln0' <Predicate = (icmp_ln5658)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_10 : Operation 260 [2/2] (0.60ns)   --->   "%call_ln75 = call void @accelerator<1437>_Pipeline_VITIS_LOOP_44_1, i25 %result_l2, i25 %result_l2_4, i25 %result_l2_5, i25 %result_l2_6, i25 %input_T_load_loc, i25 %input_T_6_load_loc, i25 %input_T_9_load_1_loc, i25 %input_T_12_load_loc" [../accelerator.h:75]   --->   Operation 260 'call' 'call_ln75' <Predicate = (icmp_ln5658)> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.03>
ST_11 : Operation 261 [1/2] (1.03ns)   --->   "%targetBlock = call i2 @accelerator<1437>_Pipeline_2, i64 %p_result, i64 %add_ln139, i6 %p_first_assign_6, i25 %result_l3, i6 %add_ln871_loc" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5653->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92]   --->   Operation 261 'call' 'targetBlock' <Predicate = true> <Delay = 1.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.26>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln5653 = zext i6 %p_first_assign_6" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5653->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92]   --->   Operation 262 'zext' 'zext_ln5653' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 263 [1/1] (0.88ns)   --->   "%add_ln139_2 = add i6 %p_first_assign_6, i6 4" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:265->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92]   --->   Operation 263 'add' 'add_ln139_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%add_ln871_loc_load = load i6 %add_ln871_loc"   --->   Operation 264 'load' 'add_ln871_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (1.03ns)   --->   "%switch_ln5653 = switch i2 %targetBlock, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i.thread, i2 0, void %for.end.i.i.i.i.i.i.i.i, i2 1, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5653->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92]   --->   Operation 265 'switch' 'switch_ln5653' <Predicate = true> <Delay = 1.03>
ST_12 : Operation 266 [1/1] (0.88ns)   --->   "%icmp_ln888 = icmp_eq  i6 %add_ln871_loc_load, i6 %add_ln139_2" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:888->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:904->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:940->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1236->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:264->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92]   --->   Operation 266 'icmp' 'icmp_ln888' <Predicate = (targetBlock == 0)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [1/1] (0.48ns)   --->   "%br_ln5659 = br i1 %icmp_ln888, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i.thread, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92]   --->   Operation 267 'br' 'br_ln5659' <Predicate = (targetBlock == 0)> <Delay = 0.48>
ST_12 : Operation 268 [1/1] (0.48ns)   --->   "%br_ln5659 = br void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92]   --->   Operation 268 'br' 'br_ln5659' <Predicate = (targetBlock != 0 & targetBlock != 1) | (targetBlock == 0 & !icmp_ln888)> <Delay = 0.48>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 269 [1/1] (0.00ns)   --->   "%p_result_4 = phi i64 %zext_ln5653, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i.thread, i64 %p_result, void %for.end.i.i.i.i.i.i.i.i, i64 %p_result, void %while.body.i.i"   --->   Operation 269 'phi' 'p_result_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln5658 = br void %while.cond.i.i" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92]   --->   Operation 270 'br' 'br_ln5658' <Predicate = true> <Delay = 0.00>

State 14 <SV = 10> <Delay = 1.72>
ST_14 : Operation 271 [1/2] (1.35ns)   --->   "%call_ln5674 = call void @accelerator<1437>_Pipeline_3, i14 %trunc_ln5674, i14 %trunc_ln5674, i1 %y_train, i32 %p_result_6_loc" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5674->../accelerator.h:96]   --->   Operation 271 'call' 'call_ln5674' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 272 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %final_error_0_addr_2"   --->   Operation 272 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_14 : Operation 273 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %final_error_0_addr_3"   --->   Operation 273 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_14 : Operation 274 [1/2] (1.72ns)   --->   "%call_ln75 = call void @accelerator<1437>_Pipeline_VITIS_LOOP_44_1, i25 %result_l2, i25 %result_l2_4, i25 %result_l2_5, i25 %result_l2_6, i25 %input_T_load_loc, i25 %input_T_6_load_loc, i25 %input_T_9_load_1_loc, i25 %input_T_12_load_loc" [../accelerator.h:75]   --->   Operation 274 'call' 'call_ln75' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 2.93>
ST_15 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln5674 = zext i15 %add_ln60" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5674->../accelerator.h:96]   --->   Operation 275 'zext' 'zext_ln5674' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%p_result_6_loc_load = load i32 %p_result_6_loc" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5657->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:96]   --->   Operation 276 'load' 'p_result_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 277 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %final_error_0_addr_4"   --->   Operation 277 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_15 : Operation 278 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %final_error_0_addr_5"   --->   Operation 278 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_15 : Operation 279 [1/1] (1.20ns)   --->   "%actual_digit = sub i32 %p_result_6_loc_load, i32 %zext_ln5674" [../accelerator.h:96]   --->   Operation 279 'sub' 'actual_digit' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%predicted_digit = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_result, i32 2, i32 33" [../accelerator.h:91]   --->   Operation 280 'partselect' 'predicted_digit' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (1.20ns)   --->   "%icmp_ln98 = icmp_eq  i32 %predicted_digit, i32 %actual_digit" [../accelerator.h:98]   --->   Operation 281 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 282 [1/1] (1.20ns)   --->   "%add_ln100 = add i32 %correct, i32 1" [../accelerator.h:100]   --->   Operation 282 'add' 'add_ln100' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 283 [1/1] (0.52ns)   --->   "%correct_2 = select i1 %icmp_ln98, i32 %add_ln100, i32 %correct" [../accelerator.h:98]   --->   Operation 283 'select' 'correct_2' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 12> <Delay = 0.79>
ST_16 : Operation 284 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %final_error_0_addr_6"   --->   Operation 284 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_16 : Operation 285 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %final_error_0_addr_7"   --->   Operation 285 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 17 <SV = 13> <Delay = 0.79>
ST_17 : Operation 286 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %final_error_0_addr_8"   --->   Operation 286 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_17 : Operation 287 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %final_error_0_addr_9"   --->   Operation 287 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 18 <SV = 14> <Delay = 2.34>
ST_18 : Operation 288 [2/2] (2.34ns)   --->   "%call_ln5674 = call void @accelerator<1437>_Pipeline_VITIS_LOOP_104_4, i14 %trunc_ln5674, i25 %result_l3, i1 %y_train, i25 %final_error_0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5674->../accelerator.h:96]   --->   Operation 288 'call' 'call_ln5674' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 15> <Delay = 1.84>
ST_19 : Operation 289 [1/2] (1.84ns)   --->   "%call_ln5674 = call void @accelerator<1437>_Pipeline_VITIS_LOOP_104_4, i14 %trunc_ln5674, i25 %result_l3, i1 %y_train, i25 %final_error_0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5674->../accelerator.h:96]   --->   Operation 289 'call' 'call_ln5674' <Predicate = true> <Delay = 1.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 2.21>
ST_20 : Operation 290 [2/2] (2.21ns)   --->   "%call_ln133 = call void @backProp<8, 4, 10>, i25 %d_l2, i25 %d_l2_1, i25 %d_l2_2, i25 %d_l2_3, i25 %weights_l3_0, i25 %weights_l3_1, i25 %weights_l3_2, i25 %weights_l3_3, i25 %final_error_0, i24 %result_l1_0, i25 %weights_l2_0, i25 %weights_l2_1, i25 %weights_l2_2, i25 %weights_l2_3, i25 %weights_l2_4, i25 %weights_l2_5, i25 %weights_l2_6, i25 %weights_l2_7, i25 %biases_l2_0_read, i25 %biases_l2_1_read, i25 %biases_l2_2_read, i25 %biases_l2_3_read" [../accelerator.h:133]   --->   Operation 290 'call' 'call_ln133' <Predicate = true> <Delay = 2.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 17> <Delay = 0.00>
ST_21 : Operation 291 [1/2] (0.00ns)   --->   "%call_ln133 = call void @backProp<8, 4, 10>, i25 %d_l2, i25 %d_l2_1, i25 %d_l2_2, i25 %d_l2_3, i25 %weights_l3_0, i25 %weights_l3_1, i25 %weights_l3_2, i25 %weights_l3_3, i25 %final_error_0, i24 %result_l1_0, i25 %weights_l2_0, i25 %weights_l2_1, i25 %weights_l2_2, i25 %weights_l2_3, i25 %weights_l2_4, i25 %weights_l2_5, i25 %weights_l2_6, i25 %weights_l2_7, i25 %biases_l2_0_read, i25 %biases_l2_1_read, i25 %biases_l2_2_read, i25 %biases_l2_3_read" [../accelerator.h:133]   --->   Operation 291 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 18> <Delay = 0.60>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%d_l2_load = load i25 %d_l2" [../accelerator.h:135]   --->   Operation 292 'load' 'd_l2_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%d_l2_1_load = load i25 %d_l2_1" [../accelerator.h:135]   --->   Operation 293 'load' 'd_l2_1_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%d_l2_2_load = load i25 %d_l2_2" [../accelerator.h:135]   --->   Operation 294 'load' 'd_l2_2_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 295 [1/1] (0.00ns)   --->   "%d_l2_3_load = load i25 %d_l2_3" [../accelerator.h:135]   --->   Operation 295 'load' 'd_l2_3_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 296 [2/2] (0.60ns)   --->   "%call_ln135 = call void @backProp<64, 8, 4>, i25 %d_l1_0, i25 %weights_l2_0, i25 %weights_l2_1, i25 %weights_l2_2, i25 %weights_l2_3, i25 %weights_l2_4, i25 %weights_l2_5, i25 %weights_l2_6, i25 %weights_l2_7, i25 %d_l2_load, i25 %d_l2_1_load, i25 %d_l2_2_load, i25 %d_l2_3_load, i22 %input_ref_0, i25 %weights_l1_0, i25 %weights_l1_1, i25 %weights_l1_2, i25 %weights_l1_3, i25 %weights_l1_4, i25 %weights_l1_5, i25 %weights_l1_6, i25 %weights_l1_7, i25 %weights_l1_8, i25 %weights_l1_9, i25 %weights_l1_10, i25 %weights_l1_11, i25 %weights_l1_12, i25 %weights_l1_13, i25 %weights_l1_14, i25 %weights_l1_15, i25 %weights_l1_16, i25 %weights_l1_17, i25 %weights_l1_18, i25 %weights_l1_19, i25 %weights_l1_20, i25 %weights_l1_21, i25 %weights_l1_22, i25 %weights_l1_23, i25 %weights_l1_24, i25 %weights_l1_25, i25 %weights_l1_26, i25 %weights_l1_27, i25 %weights_l1_28, i25 %weights_l1_29, i25 %weights_l1_30, i25 %weights_l1_31, i25 %weights_l1_32, i25 %weights_l1_33, i25 %weights_l1_34, i25 %weights_l1_35, i25 %weights_l1_36, i25 %weights_l1_37, i25 %weights_l1_38, i25 %weights_l1_39, i25 %weights_l1_40, i25 %weights_l1_41, i25 %weights_l1_42, i25 %weights_l1_43, i25 %weights_l1_44, i25 %weights_l1_45, i25 %weights_l1_46, i25 %weights_l1_47, i25 %weights_l1_48, i25 %weights_l1_49, i25 %weights_l1_50, i25 %weights_l1_51, i25 %weights_l1_52, i25 %weights_l1_53, i25 %weights_l1_54, i25 %weights_l1_55, i25 %weights_l1_56, i25 %weights_l1_57, i25 %weights_l1_58, i25 %weights_l1_59, i25 %weights_l1_60, i25 %weights_l1_61, i25 %weights_l1_62, i25 %weights_l1_63, i25 %biases_l1" [../accelerator.h:135]   --->   Operation 296 'call' 'call_ln135' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 297 [1/1] (0.00ns)   --->   "%input_T_load = load i25 %input_T_load_loc"   --->   Operation 297 'load' 'input_T_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 298 [1/1] (0.00ns)   --->   "%input_T_6_load = load i25 %input_T_6_load_loc"   --->   Operation 298 'load' 'input_T_6_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 299 [1/1] (0.00ns)   --->   "%input_T_9_load = load i25 %input_T_9_load_1_loc"   --->   Operation 299 'load' 'input_T_9_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "%input_T_12_load = load i25 %input_T_12_load_loc"   --->   Operation 300 'load' 'input_T_12_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 301 [2/2] (0.00ns)   --->   "%call_ln233 = call void @matmul<10ul, 1ul, 4ul>, i25 %update_temp_mat_78, i25 %update_temp_mat_79, i25 %update_temp_mat_80, i25 %update_temp_mat_81, i25 %final_error_0, i25 %input_T_load, i25 %input_T_6_load, i25 %input_T_9_load, i25 %input_T_12_load" [../layer.h:233->../accelerator.h:152]   --->   Operation 301 'call' 'call_ln233' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 19> <Delay = 0.00>
ST_23 : Operation 302 [1/2] (0.00ns)   --->   "%call_ln135 = call void @backProp<64, 8, 4>, i25 %d_l1_0, i25 %weights_l2_0, i25 %weights_l2_1, i25 %weights_l2_2, i25 %weights_l2_3, i25 %weights_l2_4, i25 %weights_l2_5, i25 %weights_l2_6, i25 %weights_l2_7, i25 %d_l2_load, i25 %d_l2_1_load, i25 %d_l2_2_load, i25 %d_l2_3_load, i22 %input_ref_0, i25 %weights_l1_0, i25 %weights_l1_1, i25 %weights_l1_2, i25 %weights_l1_3, i25 %weights_l1_4, i25 %weights_l1_5, i25 %weights_l1_6, i25 %weights_l1_7, i25 %weights_l1_8, i25 %weights_l1_9, i25 %weights_l1_10, i25 %weights_l1_11, i25 %weights_l1_12, i25 %weights_l1_13, i25 %weights_l1_14, i25 %weights_l1_15, i25 %weights_l1_16, i25 %weights_l1_17, i25 %weights_l1_18, i25 %weights_l1_19, i25 %weights_l1_20, i25 %weights_l1_21, i25 %weights_l1_22, i25 %weights_l1_23, i25 %weights_l1_24, i25 %weights_l1_25, i25 %weights_l1_26, i25 %weights_l1_27, i25 %weights_l1_28, i25 %weights_l1_29, i25 %weights_l1_30, i25 %weights_l1_31, i25 %weights_l1_32, i25 %weights_l1_33, i25 %weights_l1_34, i25 %weights_l1_35, i25 %weights_l1_36, i25 %weights_l1_37, i25 %weights_l1_38, i25 %weights_l1_39, i25 %weights_l1_40, i25 %weights_l1_41, i25 %weights_l1_42, i25 %weights_l1_43, i25 %weights_l1_44, i25 %weights_l1_45, i25 %weights_l1_46, i25 %weights_l1_47, i25 %weights_l1_48, i25 %weights_l1_49, i25 %weights_l1_50, i25 %weights_l1_51, i25 %weights_l1_52, i25 %weights_l1_53, i25 %weights_l1_54, i25 %weights_l1_55, i25 %weights_l1_56, i25 %weights_l1_57, i25 %weights_l1_58, i25 %weights_l1_59, i25 %weights_l1_60, i25 %weights_l1_61, i25 %weights_l1_62, i25 %weights_l1_63, i25 %biases_l1" [../accelerator.h:135]   --->   Operation 302 'call' 'call_ln135' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 303 [1/2] (0.00ns)   --->   "%call_ln233 = call void @matmul<10ul, 1ul, 4ul>, i25 %update_temp_mat_78, i25 %update_temp_mat_79, i25 %update_temp_mat_80, i25 %update_temp_mat_81, i25 %final_error_0, i25 %input_T_load, i25 %input_T_6_load, i25 %input_T_9_load, i25 %input_T_12_load" [../layer.h:233->../accelerator.h:152]   --->   Operation 303 'call' 'call_ln233' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 20> <Delay = 5.20>
ST_24 : Operation 304 [2/2] (0.00ns)   --->   "%call_ln0 = call void @accelerator<1437>_Pipeline_VITIS_LOOP_235_1, i25 %weights_l3_3, i25 %weights_l3_2, i25 %weights_l3_1, i25 %weights_l3_0, i25 %update_temp_mat_78, i25 %update_temp_mat_79, i25 %update_temp_mat_80, i25 %update_temp_mat_81, i25 %final_error_0, i25 %biases_l3"   --->   Operation 304 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 305 [2/2] (5.20ns)   --->   "%call_ln153 = call void @updateWeightBias<8, 4>, i25 %weights_l2_0, i25 %weights_l2_1, i25 %weights_l2_2, i25 %weights_l2_3, i25 %weights_l2_4, i25 %weights_l2_5, i25 %weights_l2_6, i25 %weights_l2_7, i25 %biases_l2_0, i25 %biases_l2_1, i25 %biases_l2_2, i25 %biases_l2_3, i24 %result_l1_0, i25 %d_l2_load, i25 %d_l2_1_load, i25 %d_l2_2_load, i25 %d_l2_3_load" [../accelerator.h:153]   --->   Operation 305 'call' 'call_ln153' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 306 [2/2] (0.00ns)   --->   "%call_ln0 = call void @accelerator<1437>_Pipeline_VITIS_LOOP_44_15, i22 %input_ref_0, i22 %input_T_0_load_loc, i22 %input_T_0_1_load_loc, i22 %input_T_0_2_load_loc, i22 %input_T_0_3_load_loc, i22 %input_T_0_4_load_loc, i22 %input_T_0_5_load_loc, i22 %input_T_0_6_load_loc, i22 %input_T_0_7_load_loc, i22 %input_T_0_8_load_loc, i22 %input_T_0_9_load_loc, i22 %input_T_0_10_load_loc, i22 %input_T_0_11_load_loc, i22 %input_T_0_12_load_loc, i22 %input_T_0_13_load_loc, i22 %input_T_0_14_load_loc, i22 %input_T_0_15_load_loc, i22 %input_T_0_16_load_loc, i22 %input_T_0_17_load_loc, i22 %input_T_0_18_load_loc, i22 %input_T_0_19_load_loc, i22 %input_T_0_20_load_loc, i22 %input_T_0_21_load_loc, i22 %input_T_0_22_load_loc, i22 %input_T_0_23_load_loc, i22 %input_T_0_24_load_loc, i22 %input_T_0_25_load_loc, i22 %input_T_0_26_load_loc, i22 %input_T_0_27_load_loc, i22 %input_T_0_28_load_loc, i22 %input_T_0_29_load_loc, i22 %input_T_0_30_load_loc, i22 %input_T_0_31_load_loc, i22 %input_T_0_32_load_loc, i22 %input_T_0_33_load_loc, i22 %input_T_0_34_load_loc, i22 %input_T_0_35_load_loc, i22 %input_T_0_36_load_loc, i22 %input_T_0_37_load_loc, i22 %input_T_0_38_load_loc, i22 %input_T_0_39_load_loc, i22 %input_T_0_40_load_loc, i22 %input_T_0_41_load_loc, i22 %input_T_0_42_load_loc, i22 %input_T_0_43_load_loc, i22 %input_T_0_44_load_loc, i22 %input_T_0_45_load_loc, i22 %input_T_0_46_load_loc, i22 %input_T_0_47_load_loc, i22 %input_T_0_48_load_loc, i22 %input_T_0_49_load_loc, i22 %input_T_0_50_load_loc, i22 %input_T_0_51_load_loc, i22 %input_T_0_52_load_loc, i22 %input_T_0_53_load_loc, i22 %input_T_0_54_load_loc, i22 %input_T_0_55_load_loc, i22 %input_T_0_56_load_loc, i22 %input_T_0_57_load_loc, i22 %input_T_0_58_load_loc, i22 %input_T_0_59_load_loc, i22 %input_T_0_60_load_loc, i22 %input_T_0_61_load_loc, i22 %input_T_0_62_load_loc, i22 %input_T_0_63_load_loc"   --->   Operation 306 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 21> <Delay = 1.87>
ST_25 : Operation 307 [1/2] (0.00ns)   --->   "%call_ln0 = call void @accelerator<1437>_Pipeline_VITIS_LOOP_235_1, i25 %weights_l3_3, i25 %weights_l3_2, i25 %weights_l3_1, i25 %weights_l3_0, i25 %update_temp_mat_78, i25 %update_temp_mat_79, i25 %update_temp_mat_80, i25 %update_temp_mat_81, i25 %final_error_0, i25 %biases_l3"   --->   Operation 307 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 308 [1/2] (0.00ns)   --->   "%call_ln153 = call void @updateWeightBias<8, 4>, i25 %weights_l2_0, i25 %weights_l2_1, i25 %weights_l2_2, i25 %weights_l2_3, i25 %weights_l2_4, i25 %weights_l2_5, i25 %weights_l2_6, i25 %weights_l2_7, i25 %biases_l2_0, i25 %biases_l2_1, i25 %biases_l2_2, i25 %biases_l2_3, i24 %result_l1_0, i25 %d_l2_load, i25 %d_l2_1_load, i25 %d_l2_2_load, i25 %d_l2_3_load" [../accelerator.h:153]   --->   Operation 308 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 309 [1/2] (1.87ns)   --->   "%call_ln0 = call void @accelerator<1437>_Pipeline_VITIS_LOOP_44_15, i22 %input_ref_0, i22 %input_T_0_load_loc, i22 %input_T_0_1_load_loc, i22 %input_T_0_2_load_loc, i22 %input_T_0_3_load_loc, i22 %input_T_0_4_load_loc, i22 %input_T_0_5_load_loc, i22 %input_T_0_6_load_loc, i22 %input_T_0_7_load_loc, i22 %input_T_0_8_load_loc, i22 %input_T_0_9_load_loc, i22 %input_T_0_10_load_loc, i22 %input_T_0_11_load_loc, i22 %input_T_0_12_load_loc, i22 %input_T_0_13_load_loc, i22 %input_T_0_14_load_loc, i22 %input_T_0_15_load_loc, i22 %input_T_0_16_load_loc, i22 %input_T_0_17_load_loc, i22 %input_T_0_18_load_loc, i22 %input_T_0_19_load_loc, i22 %input_T_0_20_load_loc, i22 %input_T_0_21_load_loc, i22 %input_T_0_22_load_loc, i22 %input_T_0_23_load_loc, i22 %input_T_0_24_load_loc, i22 %input_T_0_25_load_loc, i22 %input_T_0_26_load_loc, i22 %input_T_0_27_load_loc, i22 %input_T_0_28_load_loc, i22 %input_T_0_29_load_loc, i22 %input_T_0_30_load_loc, i22 %input_T_0_31_load_loc, i22 %input_T_0_32_load_loc, i22 %input_T_0_33_load_loc, i22 %input_T_0_34_load_loc, i22 %input_T_0_35_load_loc, i22 %input_T_0_36_load_loc, i22 %input_T_0_37_load_loc, i22 %input_T_0_38_load_loc, i22 %input_T_0_39_load_loc, i22 %input_T_0_40_load_loc, i22 %input_T_0_41_load_loc, i22 %input_T_0_42_load_loc, i22 %input_T_0_43_load_loc, i22 %input_T_0_44_load_loc, i22 %input_T_0_45_load_loc, i22 %input_T_0_46_load_loc, i22 %input_T_0_47_load_loc, i22 %input_T_0_48_load_loc, i22 %input_T_0_49_load_loc, i22 %input_T_0_50_load_loc, i22 %input_T_0_51_load_loc, i22 %input_T_0_52_load_loc, i22 %input_T_0_53_load_loc, i22 %input_T_0_54_load_loc, i22 %input_T_0_55_load_loc, i22 %input_T_0_56_load_loc, i22 %input_T_0_57_load_loc, i22 %input_T_0_58_load_loc, i22 %input_T_0_59_load_loc, i22 %input_T_0_60_load_loc, i22 %input_T_0_61_load_loc, i22 %input_T_0_62_load_loc, i22 %input_T_0_63_load_loc"   --->   Operation 309 'call' 'call_ln0' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 22> <Delay = 0.00>
ST_26 : Operation 310 [1/1] (0.00ns)   --->   "%input_T_0_load = load i22 %input_T_0_load_loc"   --->   Operation 310 'load' 'input_T_0_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 311 [1/1] (0.00ns)   --->   "%input_T_0_1_load = load i22 %input_T_0_1_load_loc"   --->   Operation 311 'load' 'input_T_0_1_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 312 [1/1] (0.00ns)   --->   "%input_T_0_2_load = load i22 %input_T_0_2_load_loc"   --->   Operation 312 'load' 'input_T_0_2_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 313 [1/1] (0.00ns)   --->   "%input_T_0_3_load = load i22 %input_T_0_3_load_loc"   --->   Operation 313 'load' 'input_T_0_3_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 314 [1/1] (0.00ns)   --->   "%input_T_0_4_load = load i22 %input_T_0_4_load_loc"   --->   Operation 314 'load' 'input_T_0_4_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 315 [1/1] (0.00ns)   --->   "%input_T_0_5_load = load i22 %input_T_0_5_load_loc"   --->   Operation 315 'load' 'input_T_0_5_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 316 [1/1] (0.00ns)   --->   "%input_T_0_6_load = load i22 %input_T_0_6_load_loc"   --->   Operation 316 'load' 'input_T_0_6_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 317 [1/1] (0.00ns)   --->   "%input_T_0_7_load = load i22 %input_T_0_7_load_loc"   --->   Operation 317 'load' 'input_T_0_7_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 318 [1/1] (0.00ns)   --->   "%input_T_0_8_load = load i22 %input_T_0_8_load_loc"   --->   Operation 318 'load' 'input_T_0_8_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 319 [1/1] (0.00ns)   --->   "%input_T_0_9_load = load i22 %input_T_0_9_load_loc"   --->   Operation 319 'load' 'input_T_0_9_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 320 [1/1] (0.00ns)   --->   "%input_T_0_10_load = load i22 %input_T_0_10_load_loc"   --->   Operation 320 'load' 'input_T_0_10_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 321 [1/1] (0.00ns)   --->   "%input_T_0_11_load = load i22 %input_T_0_11_load_loc"   --->   Operation 321 'load' 'input_T_0_11_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 322 [1/1] (0.00ns)   --->   "%input_T_0_12_load = load i22 %input_T_0_12_load_loc"   --->   Operation 322 'load' 'input_T_0_12_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 323 [1/1] (0.00ns)   --->   "%input_T_0_13_load = load i22 %input_T_0_13_load_loc"   --->   Operation 323 'load' 'input_T_0_13_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 324 [1/1] (0.00ns)   --->   "%input_T_0_14_load = load i22 %input_T_0_14_load_loc"   --->   Operation 324 'load' 'input_T_0_14_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 325 [1/1] (0.00ns)   --->   "%input_T_0_15_load = load i22 %input_T_0_15_load_loc"   --->   Operation 325 'load' 'input_T_0_15_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 326 [1/1] (0.00ns)   --->   "%input_T_0_16_load = load i22 %input_T_0_16_load_loc"   --->   Operation 326 'load' 'input_T_0_16_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 327 [1/1] (0.00ns)   --->   "%input_T_0_17_load = load i22 %input_T_0_17_load_loc"   --->   Operation 327 'load' 'input_T_0_17_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 328 [1/1] (0.00ns)   --->   "%input_T_0_18_load = load i22 %input_T_0_18_load_loc"   --->   Operation 328 'load' 'input_T_0_18_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 329 [1/1] (0.00ns)   --->   "%input_T_0_19_load = load i22 %input_T_0_19_load_loc"   --->   Operation 329 'load' 'input_T_0_19_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 330 [1/1] (0.00ns)   --->   "%input_T_0_20_load = load i22 %input_T_0_20_load_loc"   --->   Operation 330 'load' 'input_T_0_20_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 331 [1/1] (0.00ns)   --->   "%input_T_0_21_load = load i22 %input_T_0_21_load_loc"   --->   Operation 331 'load' 'input_T_0_21_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 332 [1/1] (0.00ns)   --->   "%input_T_0_22_load = load i22 %input_T_0_22_load_loc"   --->   Operation 332 'load' 'input_T_0_22_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 333 [1/1] (0.00ns)   --->   "%input_T_0_23_load = load i22 %input_T_0_23_load_loc"   --->   Operation 333 'load' 'input_T_0_23_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 334 [1/1] (0.00ns)   --->   "%input_T_0_24_load = load i22 %input_T_0_24_load_loc"   --->   Operation 334 'load' 'input_T_0_24_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 335 [1/1] (0.00ns)   --->   "%input_T_0_25_load = load i22 %input_T_0_25_load_loc"   --->   Operation 335 'load' 'input_T_0_25_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 336 [1/1] (0.00ns)   --->   "%input_T_0_26_load = load i22 %input_T_0_26_load_loc"   --->   Operation 336 'load' 'input_T_0_26_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 337 [1/1] (0.00ns)   --->   "%input_T_0_27_load = load i22 %input_T_0_27_load_loc"   --->   Operation 337 'load' 'input_T_0_27_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 338 [1/1] (0.00ns)   --->   "%input_T_0_28_load = load i22 %input_T_0_28_load_loc"   --->   Operation 338 'load' 'input_T_0_28_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 339 [1/1] (0.00ns)   --->   "%input_T_0_29_load = load i22 %input_T_0_29_load_loc"   --->   Operation 339 'load' 'input_T_0_29_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 340 [1/1] (0.00ns)   --->   "%input_T_0_30_load = load i22 %input_T_0_30_load_loc"   --->   Operation 340 'load' 'input_T_0_30_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 341 [1/1] (0.00ns)   --->   "%input_T_0_31_load = load i22 %input_T_0_31_load_loc"   --->   Operation 341 'load' 'input_T_0_31_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 342 [1/1] (0.00ns)   --->   "%input_T_0_32_load = load i22 %input_T_0_32_load_loc"   --->   Operation 342 'load' 'input_T_0_32_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 343 [1/1] (0.00ns)   --->   "%input_T_0_33_load = load i22 %input_T_0_33_load_loc"   --->   Operation 343 'load' 'input_T_0_33_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 344 [1/1] (0.00ns)   --->   "%input_T_0_34_load = load i22 %input_T_0_34_load_loc"   --->   Operation 344 'load' 'input_T_0_34_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 345 [1/1] (0.00ns)   --->   "%input_T_0_35_load = load i22 %input_T_0_35_load_loc"   --->   Operation 345 'load' 'input_T_0_35_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 346 [1/1] (0.00ns)   --->   "%input_T_0_36_load = load i22 %input_T_0_36_load_loc"   --->   Operation 346 'load' 'input_T_0_36_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 347 [1/1] (0.00ns)   --->   "%input_T_0_37_load = load i22 %input_T_0_37_load_loc"   --->   Operation 347 'load' 'input_T_0_37_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 348 [1/1] (0.00ns)   --->   "%input_T_0_38_load = load i22 %input_T_0_38_load_loc"   --->   Operation 348 'load' 'input_T_0_38_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 349 [1/1] (0.00ns)   --->   "%input_T_0_39_load = load i22 %input_T_0_39_load_loc"   --->   Operation 349 'load' 'input_T_0_39_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 350 [1/1] (0.00ns)   --->   "%input_T_0_40_load = load i22 %input_T_0_40_load_loc"   --->   Operation 350 'load' 'input_T_0_40_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 351 [1/1] (0.00ns)   --->   "%input_T_0_41_load = load i22 %input_T_0_41_load_loc"   --->   Operation 351 'load' 'input_T_0_41_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 352 [1/1] (0.00ns)   --->   "%input_T_0_42_load = load i22 %input_T_0_42_load_loc"   --->   Operation 352 'load' 'input_T_0_42_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 353 [1/1] (0.00ns)   --->   "%input_T_0_43_load = load i22 %input_T_0_43_load_loc"   --->   Operation 353 'load' 'input_T_0_43_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 354 [1/1] (0.00ns)   --->   "%input_T_0_44_load = load i22 %input_T_0_44_load_loc"   --->   Operation 354 'load' 'input_T_0_44_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 355 [1/1] (0.00ns)   --->   "%input_T_0_45_load = load i22 %input_T_0_45_load_loc"   --->   Operation 355 'load' 'input_T_0_45_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 356 [1/1] (0.00ns)   --->   "%input_T_0_46_load = load i22 %input_T_0_46_load_loc"   --->   Operation 356 'load' 'input_T_0_46_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 357 [1/1] (0.00ns)   --->   "%input_T_0_47_load = load i22 %input_T_0_47_load_loc"   --->   Operation 357 'load' 'input_T_0_47_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 358 [1/1] (0.00ns)   --->   "%input_T_0_48_load = load i22 %input_T_0_48_load_loc"   --->   Operation 358 'load' 'input_T_0_48_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 359 [1/1] (0.00ns)   --->   "%input_T_0_49_load = load i22 %input_T_0_49_load_loc"   --->   Operation 359 'load' 'input_T_0_49_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 360 [1/1] (0.00ns)   --->   "%input_T_0_50_load = load i22 %input_T_0_50_load_loc"   --->   Operation 360 'load' 'input_T_0_50_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 361 [1/1] (0.00ns)   --->   "%input_T_0_51_load = load i22 %input_T_0_51_load_loc"   --->   Operation 361 'load' 'input_T_0_51_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 362 [1/1] (0.00ns)   --->   "%input_T_0_52_load = load i22 %input_T_0_52_load_loc"   --->   Operation 362 'load' 'input_T_0_52_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 363 [1/1] (0.00ns)   --->   "%input_T_0_53_load = load i22 %input_T_0_53_load_loc"   --->   Operation 363 'load' 'input_T_0_53_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 364 [1/1] (0.00ns)   --->   "%input_T_0_54_load = load i22 %input_T_0_54_load_loc"   --->   Operation 364 'load' 'input_T_0_54_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 365 [1/1] (0.00ns)   --->   "%input_T_0_55_load = load i22 %input_T_0_55_load_loc"   --->   Operation 365 'load' 'input_T_0_55_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 366 [1/1] (0.00ns)   --->   "%input_T_0_56_load = load i22 %input_T_0_56_load_loc"   --->   Operation 366 'load' 'input_T_0_56_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 367 [1/1] (0.00ns)   --->   "%input_T_0_57_load = load i22 %input_T_0_57_load_loc"   --->   Operation 367 'load' 'input_T_0_57_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 368 [1/1] (0.00ns)   --->   "%input_T_0_58_load = load i22 %input_T_0_58_load_loc"   --->   Operation 368 'load' 'input_T_0_58_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 369 [1/1] (0.00ns)   --->   "%input_T_0_59_load = load i22 %input_T_0_59_load_loc"   --->   Operation 369 'load' 'input_T_0_59_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 370 [1/1] (0.00ns)   --->   "%input_T_0_60_load = load i22 %input_T_0_60_load_loc"   --->   Operation 370 'load' 'input_T_0_60_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 371 [1/1] (0.00ns)   --->   "%input_T_0_61_load = load i22 %input_T_0_61_load_loc"   --->   Operation 371 'load' 'input_T_0_61_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 372 [1/1] (0.00ns)   --->   "%input_T_0_62_load = load i22 %input_T_0_62_load_loc"   --->   Operation 372 'load' 'input_T_0_62_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 373 [1/1] (0.00ns)   --->   "%input_T_0_63_load = load i22 %input_T_0_63_load_loc"   --->   Operation 373 'load' 'input_T_0_63_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 374 [2/2] (0.00ns)   --->   "%call_ln233 = call void @matmul<8ul, 1ul, 64ul>, i25 %update_temp_mat, i25 %update_temp_mat_15, i25 %update_temp_mat_16, i25 %update_temp_mat_17, i25 %update_temp_mat_18, i25 %update_temp_mat_19, i25 %update_temp_mat_20, i25 %update_temp_mat_21, i25 %update_temp_mat_22, i25 %update_temp_mat_23, i25 %update_temp_mat_24, i25 %update_temp_mat_25, i25 %update_temp_mat_26, i25 %update_temp_mat_27, i25 %update_temp_mat_28, i25 %update_temp_mat_29, i25 %update_temp_mat_30, i25 %update_temp_mat_31, i25 %update_temp_mat_32, i25 %update_temp_mat_33, i25 %update_temp_mat_34, i25 %update_temp_mat_35, i25 %update_temp_mat_36, i25 %update_temp_mat_37, i25 %update_temp_mat_38, i25 %update_temp_mat_39, i25 %update_temp_mat_40, i25 %update_temp_mat_41, i25 %update_temp_mat_42, i25 %update_temp_mat_43, i25 %update_temp_mat_44, i25 %update_temp_mat_45, i25 %update_temp_mat_46, i25 %update_temp_mat_47, i25 %update_temp_mat_48, i25 %update_temp_mat_49, i25 %update_temp_mat_50, i25 %update_temp_mat_51, i25 %update_temp_mat_52, i25 %update_temp_mat_53, i25 %update_temp_mat_54, i25 %update_temp_mat_55, i25 %update_temp_mat_56, i25 %update_temp_mat_57, i25 %update_temp_mat_58, i25 %update_temp_mat_59, i25 %update_temp_mat_60, i25 %update_temp_mat_61, i25 %update_temp_mat_62, i25 %update_temp_mat_63, i25 %update_temp_mat_64, i25 %update_temp_mat_65, i25 %update_temp_mat_66, i25 %update_temp_mat_67, i25 %update_temp_mat_68, i25 %update_temp_mat_69, i25 %update_temp_mat_70, i25 %update_temp_mat_71, i25 %update_temp_mat_72, i25 %update_temp_mat_73, i25 %update_temp_mat_74, i25 %update_temp_mat_75, i25 %update_temp_mat_76, i25 %update_temp_mat_77, i25 %d_l1_0, i22 %input_T_0_load, i22 %input_T_0_1_load, i22 %input_T_0_2_load, i22 %input_T_0_3_load, i22 %input_T_0_4_load, i22 %input_T_0_5_load, i22 %input_T_0_6_load, i22 %input_T_0_7_load, i22 %input_T_0_8_load, i22 %input_T_0_9_load, i22 %input_T_0_10_load, i22 %input_T_0_11_load, i22 %input_T_0_12_load, i22 %input_T_0_13_load, i22 %input_T_0_14_load, i22 %input_T_0_15_load, i22 %input_T_0_16_load, i22 %input_T_0_17_load, i22 %input_T_0_18_load, i22 %input_T_0_19_load, i22 %input_T_0_20_load, i22 %input_T_0_21_load, i22 %input_T_0_22_load, i22 %input_T_0_23_load, i22 %input_T_0_24_load, i22 %input_T_0_25_load, i22 %input_T_0_26_load, i22 %input_T_0_27_load, i22 %input_T_0_28_load, i22 %input_T_0_29_load, i22 %input_T_0_30_load, i22 %input_T_0_31_load, i22 %input_T_0_32_load, i22 %input_T_0_33_load, i22 %input_T_0_34_load, i22 %input_T_0_35_load, i22 %input_T_0_36_load, i22 %input_T_0_37_load, i22 %input_T_0_38_load, i22 %input_T_0_39_load, i22 %input_T_0_40_load, i22 %input_T_0_41_load, i22 %input_T_0_42_load, i22 %input_T_0_43_load, i22 %input_T_0_44_load, i22 %input_T_0_45_load, i22 %input_T_0_46_load, i22 %input_T_0_47_load, i22 %input_T_0_48_load, i22 %input_T_0_49_load, i22 %input_T_0_50_load, i22 %input_T_0_51_load, i22 %input_T_0_52_load, i22 %input_T_0_53_load, i22 %input_T_0_54_load, i22 %input_T_0_55_load, i22 %input_T_0_56_load, i22 %input_T_0_57_load, i22 %input_T_0_58_load, i22 %input_T_0_59_load, i22 %input_T_0_60_load, i22 %input_T_0_61_load, i22 %input_T_0_62_load, i22 %input_T_0_63_load" [../layer.h:233->../accelerator.h:154]   --->   Operation 374 'call' 'call_ln233' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 23> <Delay = 0.00>
ST_27 : Operation 375 [1/2] (0.00ns)   --->   "%call_ln233 = call void @matmul<8ul, 1ul, 64ul>, i25 %update_temp_mat, i25 %update_temp_mat_15, i25 %update_temp_mat_16, i25 %update_temp_mat_17, i25 %update_temp_mat_18, i25 %update_temp_mat_19, i25 %update_temp_mat_20, i25 %update_temp_mat_21, i25 %update_temp_mat_22, i25 %update_temp_mat_23, i25 %update_temp_mat_24, i25 %update_temp_mat_25, i25 %update_temp_mat_26, i25 %update_temp_mat_27, i25 %update_temp_mat_28, i25 %update_temp_mat_29, i25 %update_temp_mat_30, i25 %update_temp_mat_31, i25 %update_temp_mat_32, i25 %update_temp_mat_33, i25 %update_temp_mat_34, i25 %update_temp_mat_35, i25 %update_temp_mat_36, i25 %update_temp_mat_37, i25 %update_temp_mat_38, i25 %update_temp_mat_39, i25 %update_temp_mat_40, i25 %update_temp_mat_41, i25 %update_temp_mat_42, i25 %update_temp_mat_43, i25 %update_temp_mat_44, i25 %update_temp_mat_45, i25 %update_temp_mat_46, i25 %update_temp_mat_47, i25 %update_temp_mat_48, i25 %update_temp_mat_49, i25 %update_temp_mat_50, i25 %update_temp_mat_51, i25 %update_temp_mat_52, i25 %update_temp_mat_53, i25 %update_temp_mat_54, i25 %update_temp_mat_55, i25 %update_temp_mat_56, i25 %update_temp_mat_57, i25 %update_temp_mat_58, i25 %update_temp_mat_59, i25 %update_temp_mat_60, i25 %update_temp_mat_61, i25 %update_temp_mat_62, i25 %update_temp_mat_63, i25 %update_temp_mat_64, i25 %update_temp_mat_65, i25 %update_temp_mat_66, i25 %update_temp_mat_67, i25 %update_temp_mat_68, i25 %update_temp_mat_69, i25 %update_temp_mat_70, i25 %update_temp_mat_71, i25 %update_temp_mat_72, i25 %update_temp_mat_73, i25 %update_temp_mat_74, i25 %update_temp_mat_75, i25 %update_temp_mat_76, i25 %update_temp_mat_77, i25 %d_l1_0, i22 %input_T_0_load, i22 %input_T_0_1_load, i22 %input_T_0_2_load, i22 %input_T_0_3_load, i22 %input_T_0_4_load, i22 %input_T_0_5_load, i22 %input_T_0_6_load, i22 %input_T_0_7_load, i22 %input_T_0_8_load, i22 %input_T_0_9_load, i22 %input_T_0_10_load, i22 %input_T_0_11_load, i22 %input_T_0_12_load, i22 %input_T_0_13_load, i22 %input_T_0_14_load, i22 %input_T_0_15_load, i22 %input_T_0_16_load, i22 %input_T_0_17_load, i22 %input_T_0_18_load, i22 %input_T_0_19_load, i22 %input_T_0_20_load, i22 %input_T_0_21_load, i22 %input_T_0_22_load, i22 %input_T_0_23_load, i22 %input_T_0_24_load, i22 %input_T_0_25_load, i22 %input_T_0_26_load, i22 %input_T_0_27_load, i22 %input_T_0_28_load, i22 %input_T_0_29_load, i22 %input_T_0_30_load, i22 %input_T_0_31_load, i22 %input_T_0_32_load, i22 %input_T_0_33_load, i22 %input_T_0_34_load, i22 %input_T_0_35_load, i22 %input_T_0_36_load, i22 %input_T_0_37_load, i22 %input_T_0_38_load, i22 %input_T_0_39_load, i22 %input_T_0_40_load, i22 %input_T_0_41_load, i22 %input_T_0_42_load, i22 %input_T_0_43_load, i22 %input_T_0_44_load, i22 %input_T_0_45_load, i22 %input_T_0_46_load, i22 %input_T_0_47_load, i22 %input_T_0_48_load, i22 %input_T_0_49_load, i22 %input_T_0_50_load, i22 %input_T_0_51_load, i22 %input_T_0_52_load, i22 %input_T_0_53_load, i22 %input_T_0_54_load, i22 %input_T_0_55_load, i22 %input_T_0_56_load, i22 %input_T_0_57_load, i22 %input_T_0_58_load, i22 %input_T_0_59_load, i22 %input_T_0_60_load, i22 %input_T_0_61_load, i22 %input_T_0_62_load, i22 %input_T_0_63_load" [../layer.h:233->../accelerator.h:154]   --->   Operation 375 'call' 'call_ln233' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 24> <Delay = 0.00>
ST_28 : Operation 376 [2/2] (0.00ns)   --->   "%call_ln0 = call void @accelerator<1437>_Pipeline_VITIS_LOOP_235_16, i25 %weights_l1_63, i25 %weights_l1_62, i25 %weights_l1_61, i25 %weights_l1_60, i25 %weights_l1_59, i25 %weights_l1_58, i25 %weights_l1_57, i25 %weights_l1_56, i25 %weights_l1_55, i25 %weights_l1_54, i25 %weights_l1_53, i25 %weights_l1_52, i25 %weights_l1_51, i25 %weights_l1_50, i25 %weights_l1_49, i25 %weights_l1_48, i25 %weights_l1_47, i25 %weights_l1_46, i25 %weights_l1_45, i25 %weights_l1_44, i25 %weights_l1_43, i25 %weights_l1_42, i25 %weights_l1_41, i25 %weights_l1_40, i25 %weights_l1_39, i25 %weights_l1_38, i25 %weights_l1_37, i25 %weights_l1_36, i25 %weights_l1_35, i25 %weights_l1_34, i25 %weights_l1_33, i25 %weights_l1_32, i25 %weights_l1_31, i25 %weights_l1_30, i25 %weights_l1_29, i25 %weights_l1_28, i25 %weights_l1_27, i25 %weights_l1_26, i25 %weights_l1_25, i25 %weights_l1_24, i25 %weights_l1_23, i25 %weights_l1_22, i25 %weights_l1_21, i25 %weights_l1_20, i25 %weights_l1_19, i25 %weights_l1_18, i25 %weights_l1_17, i25 %weights_l1_16, i25 %weights_l1_15, i25 %weights_l1_14, i25 %weights_l1_13, i25 %weights_l1_12, i25 %weights_l1_11, i25 %weights_l1_10, i25 %weights_l1_9, i25 %weights_l1_8, i25 %weights_l1_7, i25 %weights_l1_6, i25 %weights_l1_5, i25 %weights_l1_4, i25 %weights_l1_3, i25 %weights_l1_2, i25 %weights_l1_1, i25 %weights_l1_0, i25 %update_temp_mat, i25 %update_temp_mat_15, i25 %update_temp_mat_16, i25 %update_temp_mat_17, i25 %update_temp_mat_18, i25 %update_temp_mat_19, i25 %update_temp_mat_20, i25 %update_temp_mat_21, i25 %update_temp_mat_22, i25 %update_temp_mat_23, i25 %update_temp_mat_24, i25 %update_temp_mat_25, i25 %update_temp_mat_26, i25 %update_temp_mat_27, i25 %update_temp_mat_28, i25 %update_temp_mat_29, i25 %update_temp_mat_30, i25 %update_temp_mat_31, i25 %update_temp_mat_32, i25 %update_temp_mat_33, i25 %update_temp_mat_34, i25 %update_temp_mat_35, i25 %update_temp_mat_36, i25 %update_temp_mat_37, i25 %update_temp_mat_38, i25 %update_temp_mat_39, i25 %update_temp_mat_40, i25 %update_temp_mat_41, i25 %update_temp_mat_42, i25 %update_temp_mat_43, i25 %update_temp_mat_44, i25 %update_temp_mat_45, i25 %update_temp_mat_46, i25 %update_temp_mat_47, i25 %update_temp_mat_48, i25 %update_temp_mat_49, i25 %update_temp_mat_50, i25 %update_temp_mat_51, i25 %update_temp_mat_52, i25 %update_temp_mat_53, i25 %update_temp_mat_54, i25 %update_temp_mat_55, i25 %update_temp_mat_56, i25 %update_temp_mat_57, i25 %update_temp_mat_58, i25 %update_temp_mat_59, i25 %update_temp_mat_60, i25 %update_temp_mat_61, i25 %update_temp_mat_62, i25 %update_temp_mat_63, i25 %update_temp_mat_64, i25 %update_temp_mat_65, i25 %update_temp_mat_66, i25 %update_temp_mat_67, i25 %update_temp_mat_68, i25 %update_temp_mat_69, i25 %update_temp_mat_70, i25 %update_temp_mat_71, i25 %update_temp_mat_72, i25 %update_temp_mat_73, i25 %update_temp_mat_74, i25 %update_temp_mat_75, i25 %update_temp_mat_76, i25 %update_temp_mat_77, i25 %d_l1_0, i25 %biases_l1"   --->   Operation 376 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 25> <Delay = 0.00>
ST_29 : Operation 377 [1/2] (0.00ns)   --->   "%call_ln0 = call void @accelerator<1437>_Pipeline_VITIS_LOOP_235_16, i25 %weights_l1_63, i25 %weights_l1_62, i25 %weights_l1_61, i25 %weights_l1_60, i25 %weights_l1_59, i25 %weights_l1_58, i25 %weights_l1_57, i25 %weights_l1_56, i25 %weights_l1_55, i25 %weights_l1_54, i25 %weights_l1_53, i25 %weights_l1_52, i25 %weights_l1_51, i25 %weights_l1_50, i25 %weights_l1_49, i25 %weights_l1_48, i25 %weights_l1_47, i25 %weights_l1_46, i25 %weights_l1_45, i25 %weights_l1_44, i25 %weights_l1_43, i25 %weights_l1_42, i25 %weights_l1_41, i25 %weights_l1_40, i25 %weights_l1_39, i25 %weights_l1_38, i25 %weights_l1_37, i25 %weights_l1_36, i25 %weights_l1_35, i25 %weights_l1_34, i25 %weights_l1_33, i25 %weights_l1_32, i25 %weights_l1_31, i25 %weights_l1_30, i25 %weights_l1_29, i25 %weights_l1_28, i25 %weights_l1_27, i25 %weights_l1_26, i25 %weights_l1_25, i25 %weights_l1_24, i25 %weights_l1_23, i25 %weights_l1_22, i25 %weights_l1_21, i25 %weights_l1_20, i25 %weights_l1_19, i25 %weights_l1_18, i25 %weights_l1_17, i25 %weights_l1_16, i25 %weights_l1_15, i25 %weights_l1_14, i25 %weights_l1_13, i25 %weights_l1_12, i25 %weights_l1_11, i25 %weights_l1_10, i25 %weights_l1_9, i25 %weights_l1_8, i25 %weights_l1_7, i25 %weights_l1_6, i25 %weights_l1_5, i25 %weights_l1_4, i25 %weights_l1_3, i25 %weights_l1_2, i25 %weights_l1_1, i25 %weights_l1_0, i25 %update_temp_mat, i25 %update_temp_mat_15, i25 %update_temp_mat_16, i25 %update_temp_mat_17, i25 %update_temp_mat_18, i25 %update_temp_mat_19, i25 %update_temp_mat_20, i25 %update_temp_mat_21, i25 %update_temp_mat_22, i25 %update_temp_mat_23, i25 %update_temp_mat_24, i25 %update_temp_mat_25, i25 %update_temp_mat_26, i25 %update_temp_mat_27, i25 %update_temp_mat_28, i25 %update_temp_mat_29, i25 %update_temp_mat_30, i25 %update_temp_mat_31, i25 %update_temp_mat_32, i25 %update_temp_mat_33, i25 %update_temp_mat_34, i25 %update_temp_mat_35, i25 %update_temp_mat_36, i25 %update_temp_mat_37, i25 %update_temp_mat_38, i25 %update_temp_mat_39, i25 %update_temp_mat_40, i25 %update_temp_mat_41, i25 %update_temp_mat_42, i25 %update_temp_mat_43, i25 %update_temp_mat_44, i25 %update_temp_mat_45, i25 %update_temp_mat_46, i25 %update_temp_mat_47, i25 %update_temp_mat_48, i25 %update_temp_mat_49, i25 %update_temp_mat_50, i25 %update_temp_mat_51, i25 %update_temp_mat_52, i25 %update_temp_mat_53, i25 %update_temp_mat_54, i25 %update_temp_mat_55, i25 %update_temp_mat_56, i25 %update_temp_mat_57, i25 %update_temp_mat_58, i25 %update_temp_mat_59, i25 %update_temp_mat_60, i25 %update_temp_mat_61, i25 %update_temp_mat_62, i25 %update_temp_mat_63, i25 %update_temp_mat_64, i25 %update_temp_mat_65, i25 %update_temp_mat_66, i25 %update_temp_mat_67, i25 %update_temp_mat_68, i25 %update_temp_mat_69, i25 %update_temp_mat_70, i25 %update_temp_mat_71, i25 %update_temp_mat_72, i25 %update_temp_mat_73, i25 %update_temp_mat_74, i25 %update_temp_mat_75, i25 %update_temp_mat_76, i25 %update_temp_mat_77, i25 %d_l1_0, i25 %biases_l1"   --->   Operation 377 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln64 = br void %VITIS_LOOP_68_3" [../accelerator.h:64]   --->   Operation 378 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 30 <SV = 3> <Delay = 6.67>
ST_30 : Operation 379 [3/4] (6.67ns)   --->   "%conv = sitofp i32 %correct" [../accelerator.h:169]   --->   Operation 379 'sitofp' 'conv' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 4> <Delay = 6.67>
ST_31 : Operation 380 [2/4] (6.67ns)   --->   "%conv = sitofp i32 %correct" [../accelerator.h:169]   --->   Operation 380 'sitofp' 'conv' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 5> <Delay = 6.67>
ST_32 : Operation 381 [1/4] (6.67ns)   --->   "%conv = sitofp i32 %correct" [../accelerator.h:169]   --->   Operation 381 'sitofp' 'conv' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 6> <Delay = 6.70>
ST_33 : Operation 382 [10/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 1437" [../accelerator.h:169]   --->   Operation 382 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 7> <Delay = 6.70>
ST_34 : Operation 383 [9/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 1437" [../accelerator.h:169]   --->   Operation 383 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 8> <Delay = 6.70>
ST_35 : Operation 384 [8/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 1437" [../accelerator.h:169]   --->   Operation 384 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 9> <Delay = 6.70>
ST_36 : Operation 385 [7/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 1437" [../accelerator.h:169]   --->   Operation 385 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 10> <Delay = 6.70>
ST_37 : Operation 386 [6/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 1437" [../accelerator.h:169]   --->   Operation 386 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 11> <Delay = 6.70>
ST_38 : Operation 387 [5/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 1437" [../accelerator.h:169]   --->   Operation 387 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 12> <Delay = 6.70>
ST_39 : Operation 388 [4/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 1437" [../accelerator.h:169]   --->   Operation 388 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 13> <Delay = 6.70>
ST_40 : Operation 389 [3/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 1437" [../accelerator.h:169]   --->   Operation 389 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 14> <Delay = 6.70>
ST_41 : Operation 390 [2/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 1437" [../accelerator.h:169]   --->   Operation 390 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 15> <Delay = 6.70>
ST_42 : Operation 391 [1/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 1437" [../accelerator.h:169]   --->   Operation 391 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 16> <Delay = 2.78>
ST_43 : Operation 392 [2/2] (2.78ns)   --->   "%pf = fpext i32 %div" [../accelerator.h:169]   --->   Operation 392 'fpext' 'pf' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 17> <Delay = 7.83>
ST_44 : Operation 393 [1/2] (2.78ns)   --->   "%pf = fpext i32 %div" [../accelerator.h:169]   --->   Operation 393 'fpext' 'pf' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 394 [1/1] (0.00ns)   --->   "%bitcast_ln716 = bitcast i64 %pf" [../accelerator.h:169]   --->   Operation 394 'bitcast' 'bitcast_ln716' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i64 %bitcast_ln716" [../accelerator.h:169]   --->   Operation 395 'trunc' 'trunc_ln169' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 396 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716, i32 63" [../accelerator.h:169]   --->   Operation 396 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716, i32 52, i32 62" [../accelerator.h:169]   --->   Operation 397 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i11 %tmp_s" [../accelerator.h:169]   --->   Operation 398 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln169_1 = trunc i64 %bitcast_ln716" [../accelerator.h:169]   --->   Operation 399 'trunc' 'trunc_ln169_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln169_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln169_1" [../accelerator.h:169]   --->   Operation 400 'bitconcatenate' 'zext_ln169_1_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln169_1 = zext i53 %zext_ln169_1_cast" [../accelerator.h:169]   --->   Operation 401 'zext' 'zext_ln169_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 402 [1/1] (1.32ns)   --->   "%sub_ln169 = sub i54 0, i54 %zext_ln169_1" [../accelerator.h:169]   --->   Operation 402 'sub' 'sub_ln169' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 403 [1/1] (0.41ns)   --->   "%select_ln169 = select i1 %tmp, i54 %sub_ln169, i54 %zext_ln169_1" [../accelerator.h:169]   --->   Operation 403 'select' 'select_ln169' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 404 [1/1] (1.45ns)   --->   "%icmp_ln169 = icmp_eq  i63 %trunc_ln169, i63 0" [../accelerator.h:169]   --->   Operation 404 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 405 [1/1] (0.96ns)   --->   "%sub_ln169_1 = sub i12 1075, i12 %zext_ln169" [../accelerator.h:169]   --->   Operation 405 'sub' 'sub_ln169_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln169_2 = trunc i12 %sub_ln169_1" [../accelerator.h:169]   --->   Operation 406 'trunc' 'trunc_ln169_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 407 [1/1] (0.96ns)   --->   "%icmp_ln169_1 = icmp_sgt  i12 %sub_ln169_1, i12 17" [../accelerator.h:169]   --->   Operation 407 'icmp' 'icmp_ln169_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 408 [1/1] (0.94ns)   --->   "%add_ln169 = add i11 %trunc_ln169_2, i11 2031" [../accelerator.h:169]   --->   Operation 408 'add' 'add_ln169' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 409 [1/1] (0.94ns)   --->   "%sub_ln169_2 = sub i11 17, i11 %trunc_ln169_2" [../accelerator.h:169]   --->   Operation 409 'sub' 'sub_ln169_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 410 [1/1] (0.45ns)   --->   "%select_ln169_1 = select i1 %icmp_ln169_1, i11 %add_ln169, i11 %sub_ln169_2" [../accelerator.h:169]   --->   Operation 410 'select' 'select_ln169_1' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 411 [1/1] (0.96ns)   --->   "%icmp_ln169_2 = icmp_eq  i12 %sub_ln169_1, i12 17" [../accelerator.h:169]   --->   Operation 411 'icmp' 'icmp_ln169_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln169_3 = trunc i54 %select_ln169" [../accelerator.h:169]   --->   Operation 412 'trunc' 'trunc_ln169_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 413 [1/1] (0.94ns)   --->   "%icmp_ln169_3 = icmp_ult  i11 %select_ln169_1, i11 54" [../accelerator.h:169]   --->   Operation 413 'icmp' 'icmp_ln169_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln169_2 = zext i11 %select_ln169_1" [../accelerator.h:169]   --->   Operation 414 'zext' 'zext_ln169_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 415 [1/1] (1.69ns)   --->   "%ashr_ln169 = ashr i54 %select_ln169, i54 %zext_ln169_2" [../accelerator.h:169]   --->   Operation 415 'ashr' 'ashr_ln169' <Predicate = true> <Delay = 1.69> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln169_2)   --->   "%trunc_ln169_4 = trunc i54 %ashr_ln169" [../accelerator.h:169]   --->   Operation 416 'trunc' 'trunc_ln169_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node select_ln169_2)   --->   "%select_ln169_4 = select i1 %tmp, i25 33554431, i25 0" [../accelerator.h:169]   --->   Operation 417 'select' 'select_ln169_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 418 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln169_2 = select i1 %icmp_ln169_3, i25 %trunc_ln169_4, i25 %select_ln169_4" [../accelerator.h:169]   --->   Operation 418 'select' 'select_ln169_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 419 [1/1] (0.94ns)   --->   "%icmp_ln169_4 = icmp_ult  i11 %select_ln169_1, i11 25" [../accelerator.h:169]   --->   Operation 419 'icmp' 'icmp_ln169_4' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 420 [1/1] (0.00ns)   --->   "%select_ln169_1cast = zext i11 %select_ln169_1" [../accelerator.h:169]   --->   Operation 420 'zext' 'select_ln169_1cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 421 [1/1] (1.26ns)   --->   "%shl_ln169 = shl i25 %trunc_ln169_3, i25 %select_ln169_1cast" [../accelerator.h:169]   --->   Operation 421 'shl' 'shl_ln169' <Predicate = true> <Delay = 1.26> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 422 [1/1] (0.42ns)   --->   "%select_ln169_3 = select i1 %icmp_ln169_4, i25 %shl_ln169, i25 0" [../accelerator.h:169]   --->   Operation 422 'select' 'select_ln169_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln169)   --->   "%xor_ln169 = xor i1 %icmp_ln169, i1 1" [../accelerator.h:169]   --->   Operation 423 'xor' 'xor_ln169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 424 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln169 = and i1 %icmp_ln169_2, i1 %xor_ln169" [../accelerator.h:169]   --->   Operation 424 'and' 'and_ln169' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln169_1)   --->   "%or_ln169 = or i1 %icmp_ln169, i1 %icmp_ln169_2" [../accelerator.h:169]   --->   Operation 425 'or' 'or_ln169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node and_ln169_1)   --->   "%xor_ln169_1 = xor i1 %or_ln169, i1 1" [../accelerator.h:169]   --->   Operation 426 'xor' 'xor_ln169_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 427 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln169_1 = and i1 %icmp_ln169_1, i1 %xor_ln169_1" [../accelerator.h:169]   --->   Operation 427 'and' 'and_ln169_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 428 [1/1] (0.00ns)   --->   "%sel_tmp6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln169, i1 %and_ln169, i1 %and_ln169_1" [../accelerator.h:169]   --->   Operation 428 'bitconcatenate' 'sel_tmp6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 429 [1/1] (0.54ns)   --->   "%ref_tmp_i_i34_4 = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i3, i3 4, i25 0, i3 2, i25 %trunc_ln169_3, i3 1, i25 %select_ln169_2, i3 0, i25 %select_ln169_3, i25 0, i3 %sel_tmp6" [../accelerator.h:169]   --->   Operation 429 'sparsemux' 'ref_tmp_i_i34_4' <Predicate = true> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 430 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %train_accuracy, i25 %ref_tmp_i_i34_4" [../accelerator.h:169]   --->   Operation 430 'write' 'write_ln169' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.cond" [../accelerator.h:61]   --->   Operation 431 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 6 bit ('empty') [98]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'empty' [256]  (0.489 ns)

 <State 2>: 1.377ns
The critical path consists of the following:
	'load' operation 6 bit ('p_load', ../accelerator.h:61) on local variable 'empty' [259]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln61', ../accelerator.h:61) [260]  (0.887 ns)
	blocking operation 0.489 ns on control path)

 <State 3>: 6.675ns
The critical path consists of the following:
	'phi' operation 32 bit ('correct') with incoming values : ('correct', ../accelerator.h:98) [269]  (0.000 ns)
	'sitofp' operation 32 bit ('conv', ../accelerator.h:169) [424]  (6.675 ns)

 <State 4>: 1.875ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln64', ../accelerator.h:64) to 'accelerator<1437>_Pipeline_VITIS_LOOP_68_3' [279]  (1.875 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 2.215ns
The critical path consists of the following:
	wire read operation ('biases_l2_0_read', ../accelerator.h:75) on port 'biases_l2_0' (../accelerator.h:75) [281]  (0.000 ns)
	'call' operation 100 bit ('call_ret', ../accelerator.h:75) to 'forwardPropagation<8, 4>' [285]  (2.215 ns)

 <State 8>: 0.605ns
The critical path consists of the following:
	'call' operation 100 bit ('call_ret', ../accelerator.h:75) to 'forwardPropagation<8, 4>' [285]  (0.000 ns)
	'call' operation 0 bit ('call_ln77', ../accelerator.h:77) to 'forwardPropagation<4, 10>' [290]  (0.605 ns)

 <State 9>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 64 bit ('__result') with incoming values : ('zext_ln5653', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5653->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92) [293]  (0.489 ns)

 <State 10>: 1.658ns
The critical path consists of the following:
	'add' operation 15 bit ('__first', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:60->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131->../accelerator.h:96) [320]  (0.989 ns)
	'call' operation 0 bit ('call_ln5674', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5674->../accelerator.h:96) to 'accelerator<1437>_Pipeline_3' [323]  (0.489 ns)
	blocking operation 0.18025 ns on control path)

 <State 11>: 1.036ns
The critical path consists of the following:
	'call' operation 2 bit ('targetBlock', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5653->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92) to 'accelerator<1437>_Pipeline_2' [304]  (1.036 ns)

 <State 12>: 2.264ns
The critical path consists of the following:
	'add' operation 6 bit ('__last2', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:265->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92) [303]  (0.887 ns)
	'icmp' operation 1 bit ('icmp_ln888', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:888->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:904->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:940->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1236->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:264->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92) [308]  (0.887 ns)
	multiplexor before 'phi' operation 64 bit ('__result') with incoming values : ('zext_ln5653', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5653->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92) [313]  (0.489 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 1.724ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln75', ../accelerator.h:75) to 'accelerator<1437>_Pipeline_VITIS_LOOP_44_1' [342]  (1.724 ns)

 <State 15>: 2.931ns
The critical path consists of the following:
	'sub' operation 32 bit ('actual_digit', ../accelerator.h:96) [417]  (1.203 ns)
	'icmp' operation 1 bit ('icmp_ln98', ../accelerator.h:98) [419]  (1.203 ns)
	'select' operation 32 bit ('correct', ../accelerator.h:98) [421]  (0.525 ns)

 <State 16>: 0.790ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'final_error[0]', ../accelerator.h:103 [331]  (0.790 ns)

 <State 17>: 0.790ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'final_error[0]', ../accelerator.h:103 [333]  (0.790 ns)

 <State 18>: 2.341ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln5674', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5674->../accelerator.h:96) to 'accelerator<1437>_Pipeline_VITIS_LOOP_104_4' [335]  (2.341 ns)

 <State 19>: 1.846ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln5674', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5674->../accelerator.h:96) to 'accelerator<1437>_Pipeline_VITIS_LOOP_104_4' [335]  (1.846 ns)

 <State 20>: 2.215ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln133', ../accelerator.h:133) to 'backProp<8, 4, 10>' [336]  (2.215 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.605ns
The critical path consists of the following:
	'load' operation 25 bit ('d_l2_load', ../accelerator.h:135) on local variable 'd_l2', ../accelerator.h:133 [337]  (0.000 ns)
	'call' operation 0 bit ('call_ln135', ../accelerator.h:135) to 'backProp<64, 8, 4>' [341]  (0.605 ns)

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 5.209ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln153', ../accelerator.h:153) to 'updateWeightBias<8, 4>' [349]  (5.209 ns)

 <State 25>: 1.875ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'accelerator<1437>_Pipeline_VITIS_LOOP_44_15' [350]  (1.875 ns)

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 6.675ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv', ../accelerator.h:169) [424]  (6.675 ns)

 <State 31>: 6.675ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv', ../accelerator.h:169) [424]  (6.675 ns)

 <State 32>: 6.675ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv', ../accelerator.h:169) [424]  (6.675 ns)

 <State 33>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:169) [425]  (6.708 ns)

 <State 34>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:169) [425]  (6.708 ns)

 <State 35>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:169) [425]  (6.708 ns)

 <State 36>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:169) [425]  (6.708 ns)

 <State 37>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:169) [425]  (6.708 ns)

 <State 38>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:169) [425]  (6.708 ns)

 <State 39>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:169) [425]  (6.708 ns)

 <State 40>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:169) [425]  (6.708 ns)

 <State 41>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:169) [425]  (6.708 ns)

 <State 42>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:169) [425]  (6.708 ns)

 <State 43>: 2.789ns
The critical path consists of the following:
	'fpext' operation 64 bit ('pf', ../accelerator.h:169) [426]  (2.789 ns)

 <State 44>: 7.837ns
The critical path consists of the following:
	'fpext' operation 64 bit ('pf', ../accelerator.h:169) [426]  (2.789 ns)
	'sub' operation 12 bit ('sub_ln169_1', ../accelerator.h:169) [438]  (0.962 ns)
	'icmp' operation 1 bit ('icmp_ln169_1', ../accelerator.h:169) [440]  (0.962 ns)
	'select' operation 11 bit ('select_ln169_1', ../accelerator.h:169) [443]  (0.451 ns)
	'ashr' operation 54 bit ('ashr_ln169', ../accelerator.h:169) [448]  (1.700 ns)
	'select' operation 25 bit ('select_ln169_2', ../accelerator.h:169) [451]  (0.427 ns)
	'sparsemux' operation 25 bit ('ref_tmp_i_i34_4', ../accelerator.h:169) [462]  (0.547 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
