#!/usr/bin/env python3
"""
FPGAçŸ¥è¯†ç³»ç»Ÿå®Œæ•´æ¼”ç¤º
å±•ç¤ºçŸ¥è¯†åº“æ„å»ºã€æ™ºèƒ½è·¯ç”±å†³ç­–å’Œå¤šæºçŸ¥è¯†èåˆ

æ¼”ç¤ºå†…å®¹ï¼š
1. çŸ¥è¯†åº“æ„å»ºæµç¨‹
2. çŸ¥è¯†è·¯ç”±å†³ç­–æœºåˆ¶
3. ä¸åŒæŸ¥è¯¢ç±»å‹çš„å¤„ç†ç­–ç•¥
4. çŸ¥è¯†æ¥æºé€‰æ‹©çš„æ™ºèƒ½åŒ–
"""

import asyncio
import sys
from pathlib import Path

# æ·»åŠ é¡¹ç›®è·¯å¾„
sys.path.insert(0, str(Path(__file__).parent.parent))

from layers.intelligent_context.knowledge_builder import KnowledgeBuilder, KnowledgeSource
from layers.intelligent_context.knowledge_router import KnowledgeRouter, get_knowledge_router
from layers.intelligent_context.integrated_knowledge_service import IntegratedKnowledgeService


async def demo_knowledge_building():
    """æ¼”ç¤ºçŸ¥è¯†åº“æ„å»ºè¿‡ç¨‹"""
    print("ğŸ—ï¸ çŸ¥è¯†åº“æ„å»ºæ¼”ç¤º")
    print("=" * 50)
    
    try:
        # 1. åˆå§‹åŒ–çŸ¥è¯†æœåŠ¡
        knowledge_service = IntegratedKnowledgeService()
        await knowledge_service.initialize()
        
        # 2. åˆ›å»ºçŸ¥è¯†æ„å»ºå™¨
        builder = KnowledgeBuilder(knowledge_service)
        
        # 3. æ·»åŠ ä¸åŒç±»å‹çš„çŸ¥è¯†æº
        print("\nğŸ“‹ æ·»åŠ çŸ¥è¯†æº:")
        
        # Markdownæ–‡æ¡£
        md_source = KnowledgeSource(
            name="FPGAåŸºç¡€æ¦‚å¿µ",
            source_type="markdown",
            file_path="./workspace/agents/fpga_expert/knowledge/basic_concepts.md",
            tags=['fpga', 'concepts', 'tutorial'],
            priority=1
        )
        builder.add_source(md_source)
        print(f"   âœ… å·²æ·»åŠ : {md_source.name} ({md_source.source_type})")
        
        # YAMLç»“æ„åŒ–æ•°æ®
        yaml_source = KnowledgeSource(
            name="FPGAå™¨ä»¶æ•°æ®åº“",
            source_type="yaml",
            file_path="./workspace/agents/fpga_expert/knowledge/fpga_devices.yaml",
            tags=['fpga', 'devices', 'specifications'],
            priority=1
        )
        builder.add_source(yaml_source)
        print(f"   âœ… å·²æ·»åŠ : {yaml_source.name} ({yaml_source.source_type})")
        
        # Verilogä»£ç ç¤ºä¾‹
        verilog_source = KnowledgeSource(
            name="åŸºç¡€Verilogæ¨¡å—",
            source_type="verilog",
            file_path="./workspace/agents/fpga_expert/templates/basic_modules/counter.v",
            tags=['verilog', 'examples', 'modules'],
            priority=2
        )
        # åˆ›å»ºç¤ºä¾‹Verilogæ–‡ä»¶
        await create_sample_verilog()
        builder.add_source(verilog_source)
        print(f"   âœ… å·²æ·»åŠ : {verilog_source.name} ({verilog_source.source_type})")
        
        # 4. æ„å»ºçŸ¥è¯†åº“
        print(f"\nğŸ”¨ å¼€å§‹æ„å»ºçŸ¥è¯†åº“...")
        stats = await builder.build_knowledge_base()
        
        print(f"\nğŸ“Š æ„å»ºç»“æœ:")
        print(f"   å¤„ç†çŸ¥è¯†æº: {stats['sources_processed']} ä¸ª")
        print(f"   åˆ›å»ºçŸ¥è¯†å—: {stats['chunks_created']} ä¸ª")
        print(f"   å­˜å‚¨çŸ¥è¯†é¡¹: {stats['knowledge_items_stored']} ä¸ª")
        print(f"   å¤„ç†æ—¶é—´: {stats['processing_time']:.2f} ç§’")
        
        if stats['errors']:
            print(f"   âš ï¸ é”™è¯¯: {len(stats['errors'])} ä¸ª")
        
        # 5. è·å–ç»Ÿè®¡ä¿¡æ¯
        builder_stats = builder.get_statistics()
        print(f"\nğŸ“ˆ çŸ¥è¯†åº“ç»Ÿè®¡:")
        print(f"   æ€»çŸ¥è¯†å—: {builder_stats['total_chunks']}")
        print(f"   çŸ¥è¯†æº: {builder_stats['total_sources']}")
        print(f"   å—ç±»å‹åˆ†å¸ƒ: {builder_stats['chunk_types']}")
        print(f"   çƒ­é—¨æ ‡ç­¾: {dict(builder_stats['top_tags'][:5])}")
        
        return knowledge_service
        
    except Exception as e:
        print(f"âŒ çŸ¥è¯†åº“æ„å»ºå¤±è´¥: {e}")
        import traceback
        traceback.print_exc()
        return None


async def demo_knowledge_routing():
    """æ¼”ç¤ºçŸ¥è¯†è·¯ç”±å†³ç­–"""
    print("\nğŸ§­ çŸ¥è¯†è·¯ç”±å†³ç­–æ¼”ç¤º")
    print("=" * 50)
    
    # è·å–çŸ¥è¯†è·¯ç”±å™¨
    router = get_knowledge_router()
    
    # æµ‹è¯•ä¸åŒç±»å‹çš„æŸ¥è¯¢
    test_queries = [
        {
            "query": "ä»€ä¹ˆæ˜¯FPGAï¼Ÿè¯·è¯¦ç»†ä»‹ç»FPGAçš„åŸºæœ¬æ¦‚å¿µ",
            "expected": "æœ¬åœ°çŸ¥è¯†åº“ï¼ˆæ¦‚å¿µæŸ¥è¯¢ï¼‰"
        },
        {
            "query": "å¸®æˆ‘è®¾è®¡ä¸€ä¸ª8ä½è®¡æ•°å™¨çš„Verilogä»£ç ",
            "expected": "AIè®­ç»ƒæ•°æ®ï¼ˆåˆ›é€ æ€§ä»»åŠ¡ï¼‰"
        },
        {
            "query": "Xilinx Artix-7 FPGAçš„æŠ€æœ¯å‚æ•°æ˜¯ä»€ä¹ˆï¼Ÿ",
            "expected": "æœ¬åœ°çŸ¥è¯†åº“ï¼ˆä¸“ä¸šæ•°æ®æŸ¥è¯¢ï¼‰"
        },
        {
            "query": "2024å¹´æœ€æ–°å‘å¸ƒçš„FPGAèŠ¯ç‰‡æœ‰å“ªäº›ï¼Ÿ",
            "expected": "ç½‘ç»œæœç´¢ï¼ˆæœ€æ–°ä¿¡æ¯ï¼‰"
        },
        {
            "query": "å¦‚ä½•ä¼˜åŒ–FPGAè®¾è®¡çš„æ—¶åºæ€§èƒ½ï¼Ÿ",
            "expected": "æ··åˆæ¨¡å¼ï¼ˆå¤æ‚åˆ†æï¼‰"
        }
    ]
    
    print(f"\nğŸ§ª æµ‹è¯• {len(test_queries)} ä¸ªä¸åŒç±»å‹çš„æŸ¥è¯¢:")
    
    for i, test_case in enumerate(test_queries, 1):
        print(f"\n--- æµ‹è¯• {i}/{len(test_queries)} ---")
        print(f"æŸ¥è¯¢: {test_case['query']}")
        print(f"é¢„æœŸ: {test_case['expected']}")
        
        # æ‰§è¡Œè·¯ç”±å†³ç­–
        decision = await router.route_query(test_case['query'])
        
        print(f"å†³ç­–: {decision.primary_source.value}")
        print(f"ç½®ä¿¡åº¦: {decision.confidence:.2f}")
        print(f"æ¨ç†: {decision.reasoning}")
        print(f"é¢„ä¼°æˆæœ¬: {decision.estimated_cost:.2f}")
        print(f"é¢„ä¼°å»¶è¿Ÿ: {decision.expected_latency:.1f}s")
        
        if decision.secondary_sources:
            print(f"è¾…åŠ©æº: {[s.value for s in decision.secondary_sources]}")
    
    # æ˜¾ç¤ºçŸ¥è¯†æºä¿¡æ¯
    print(f"\nğŸ“‹ çŸ¥è¯†æºèƒ½åŠ›å¯¹æ¯”:")
    source_info = router.get_source_info()
    for source_name, info in source_info.items():
        print(f"\n{source_name}:")
        print(f"   ä¼˜åŠ¿: {', '.join(info['strengths'][:3])}...")
        print(f"   æˆæœ¬: {info['cost']:.1f}, å»¶è¿Ÿ: {info['latency']:.1f}s")
        print(f"   æ–°é²œåº¦: {info['freshness']:.1f}")


async def demo_integrated_knowledge_usage(knowledge_service):
    """æ¼”ç¤ºé›†æˆçŸ¥è¯†æœåŠ¡çš„ä½¿ç”¨"""
    print("\nğŸ” é›†æˆçŸ¥è¯†æœåŠ¡æ¼”ç¤º")
    print("=" * 50)
    
    if not knowledge_service:
        print("âŒ çŸ¥è¯†æœåŠ¡æœªåˆå§‹åŒ–ï¼Œè·³è¿‡æ¼”ç¤º")
        return
    
    # æµ‹è¯•çŸ¥è¯†æ£€ç´¢
    test_searches = [
        "FPGAåŸºæœ¬æ¦‚å¿µ",
        "VerilogçŠ¶æ€æœº",
        "Artix-7æŠ€æœ¯å‚æ•°",
        "æ—¶åºä¼˜åŒ–æ–¹æ³•"
    ]
    
    print(f"\nğŸ” æµ‹è¯•çŸ¥è¯†æ£€ç´¢:")
    
    for query in test_searches:
        print(f"\næŸ¥è¯¢: {query}")
        try:
            results = await knowledge_service.search(
                query=query,
                top_k=3,
                confidence_threshold=0.3
            )
            
            print(f"æ‰¾åˆ° {len(results)} ä¸ªç›¸å…³ç»“æœ:")
            for i, result in enumerate(results, 1):
                print(f"   {i}. ç›¸å…³åº¦: {result.score:.2f}")
                print(f"      å†…å®¹: {result.content[:100]}...")
                print(f"      æ¥æº: {result.metadata.get('source', 'Unknown')}")
                
        except Exception as e:
            print(f"   âŒ æœç´¢å¤±è´¥: {e}")


async def create_sample_verilog():
    """åˆ›å»ºç¤ºä¾‹Verilogæ–‡ä»¶"""
    verilog_dir = Path("./workspace/agents/fpga_expert/templates/basic_modules")
    verilog_dir.mkdir(parents=True, exist_ok=True)
    
    counter_code = '''// å‚æ•°åŒ–è®¡æ•°å™¨æ¨¡å—
// åŠŸèƒ½ï¼šå¯é…ç½®ä½å®½çš„åŒæ­¥è®¡æ•°å™¨
// ç‰¹æ€§ï¼šå¼‚æ­¥å¤ä½ï¼Œä½¿èƒ½æ§åˆ¶ï¼Œæº¢å‡ºæ ‡å¿—

module counter #(
    parameter WIDTH = 8
) (
    input  wire             clk,      // æ—¶é’Ÿä¿¡å·
    input  wire             rst_n,    // å¼‚æ­¥å¤ä½ï¼ˆä½æœ‰æ•ˆï¼‰
    input  wire             enable,   // è®¡æ•°ä½¿èƒ½
    input  wire             load,     // åŠ è½½ä½¿èƒ½
    input  wire [WIDTH-1:0] load_val, // åŠ è½½å€¼
    output reg  [WIDTH-1:0] count,    // è®¡æ•°è¾“å‡º
    output wire             overflow  // æº¢å‡ºæ ‡å¿—
);

    // æº¢å‡ºæ£€æµ‹
    assign overflow = (count == {WIDTH{1'b1}}) && enable;
    
    // è®¡æ•°å™¨ä¸»é€»è¾‘
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            count <= {WIDTH{1'b0}};
        end else if (load) begin
            count <= load_val;
        end else if (enable) begin
            count <= count + 1'b1;
        end
    end

endmodule

// ä½¿ç”¨ç¤ºä¾‹ï¼š
// counter #(.WIDTH(16)) my_counter (
//     .clk(system_clock),
//     .rst_n(reset_n),
//     .enable(count_enable),
//     .load(load_counter),
//     .load_val(initial_value),
//     .count(counter_output),
//     .overflow(counter_overflow)
// );'''
    
    counter_file = verilog_dir / "counter.v"
    with open(counter_file, 'w', encoding='utf-8') as f:
        f.write(counter_code)


async def main():
    """ä¸»æ¼”ç¤ºå‡½æ•°"""
    print("ğŸš€ FPGAçŸ¥è¯†ç³»ç»Ÿå®Œæ•´æ¼”ç¤º")
    print("å±•ç¤ºçŸ¥è¯†åº“æ„å»ºã€æ™ºèƒ½è·¯ç”±å’Œå¤šæºèåˆ")
    print("=" * 60)
    
    # 1. æ¼”ç¤ºçŸ¥è¯†åº“æ„å»º
    knowledge_service = await demo_knowledge_building()
    
    # 2. æ¼”ç¤ºçŸ¥è¯†è·¯ç”±å†³ç­–
    await demo_knowledge_routing()
    
    # 3. æ¼”ç¤ºé›†æˆçŸ¥è¯†æœåŠ¡
    await demo_integrated_knowledge_usage(knowledge_service)
    
    print("\nğŸ‰ æ¼”ç¤ºå®Œæˆ!")
    
    print("\nğŸ’¡ å…³é”®è¦ç‚¹æ€»ç»“:")
    print("   âœ… çŸ¥è¯†åº“æ”¯æŒå¤šç§æ ¼å¼ï¼šMarkdownã€YAMLã€Verilogç­‰")
    print("   âœ… æ™ºèƒ½è·¯ç”±æ ¹æ®æŸ¥è¯¢ç±»å‹é€‰æ‹©æœ€ä¼˜çŸ¥è¯†æº")
    print("   âœ… æœ¬åœ°çŸ¥è¯†åº“ï¼šä¸“ä¸šç²¾ç¡®ï¼Œæˆæœ¬ä½ï¼Œé€Ÿåº¦å¿«")
    print("   âœ… AIè®­ç»ƒæ•°æ®ï¼šåˆ›é€ æ€§å¼ºï¼Œè¦†ç›–é¢å¹¿")
    print("   âœ… ç½‘ç»œæœç´¢ï¼šä¿¡æ¯æœ€æ–°ï¼Œå®æ—¶æ›´æ–°")
    print("   âœ… æ··åˆç­–ç•¥ï¼šå‘æŒ¥å„æºä¼˜åŠ¿ï¼Œæä¾›æœ€ä½³ç­”æ¡ˆ")
    
    print("\nğŸ¯ çŸ¥è¯†åº“ä¼˜å…ˆæ¶æ„çš„ä¼˜åŠ¿:")
    print("   1. 80%æ—¶é—´æ„å»ºé«˜è´¨é‡çŸ¥è¯†åº“")
    print("   2. 20%æ—¶é—´ç¼–å†™æ™ºèƒ½è·¯ç”±é€»è¾‘")
    print("   3. è‡ªåŠ¨é€‰æ‹©æœ€é€‚åˆçš„çŸ¥è¯†æ¥æº")
    print("   4. æˆæœ¬å¯æ§ï¼Œæ€§èƒ½å¯é¢„æµ‹")
    print("   5. çŸ¥è¯†è´¨é‡å¯ç®¡æ§ï¼Œç»“æœå¯è§£é‡Š")


if __name__ == "__main__":
    asyncio.run(main()) 