INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/SDx/2017.1.op/Vivado/data/xsim/ip/xsim_ip.ini".
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/common/design/cl_common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/cl_uram_example/design/cl_uram_example_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ila_vio_counter/sim/ila_vio_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_vio_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/hdl/bd_a493.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a493
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/sim/bd_a493_xsdbm_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a493_xsdbm_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_icon2xsdb
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bscan
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bscan_switch_vec
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bscan_switch
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bscan_bufg_src
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_cmd_decode
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_icon
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_ctl_reg
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_ctl_out
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_rdreg
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_wrreg
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_drck
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_if
INFO: [VRFC 10-2458] undeclared symbol rddata_rst_i, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:2137]
INFO: [VRFC 10-2458] undeclared symbol datard_overflow, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:2184]
INFO: [VRFC 10-2458] undeclared symbol datard_underflow, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:2185]
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_if_sel_mask
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_if_static_status
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_stat_reg
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_stat
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_sync
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_xsdbm_id
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6268]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6270]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6300]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6302]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6334]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6336]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:29]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:31]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:67]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:106]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:108]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:146]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:148]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:187]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:189]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:229]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:231]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:272]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:274]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:316]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:318]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:361]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:363]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:407]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:409]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:454]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:456]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:502]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:504]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:551]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:553]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:601]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:603]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6416]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6418]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6450]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6452]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:29]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:31]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:67]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:106]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:108]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:146]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:148]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:187]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:189]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:229]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:231]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:272]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:274]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:316]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:318]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:361]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:363]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:407]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:409]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:454]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:456]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:502]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:504]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:551]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:553]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:601]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:603]
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_xsdbm_id_vec
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:10180]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:10182]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:10213]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:10215]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:10246]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:10248]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:240]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:242]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:275]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:277]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:310]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:312]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:345]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:347]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:380]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:382]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:415]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:417]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:450]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_xsdbm
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_addr_ctl
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_burst_wdlen_ctl
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bus_ctl
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bus_ctl_cnt
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bus_ctl_flg
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bus_mstr2sl_if
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_rdfifo
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_rdfifo_netlist
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_wrfifo
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_wrfifo_netlist
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/ltlib_v1_0_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_all_typeA
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_all_typeA_slice
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_allx_typeA
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_allx_typeA_nodelay
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_async_edge_xfer
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_bscan
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_buf
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_cfglut4
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_cfglut5
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_cfglut6
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_cfglut7
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_cfglut8
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_generic_memrd
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_generic_mux
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_match
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_match_nodelay
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_rising_edge_detection
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_startup
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_async_xfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_1/sim/bd_a493_lut_buffer_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a493_lut_buffer_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_1/hdl/lut_buffer_v2_0_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lut_buffer_v2_0_0_lut_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/hdl/bd_a493_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a493_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/sim/cl_debug_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_debug_bridge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/vio_0/sim/vio_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/axi_register_slice_light/sim/axi_register_slice_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice_light
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/axi_register_slice/sim/axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_12_srl_rtl
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_12_axic_register_slice
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_12_axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/axi_register_slice_light/hdl/axi_infrastructure_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axi2vector
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axic_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_vector2axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/axi_clock_converter_0/sim/axi_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/cl_uram_example/design/cl_uram_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_uram_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/SDx/2017.1.op/Vivado/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_core_phy_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/ip_1/rtl/ip_top/ddr4_core_phy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_wtr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_wtr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ref.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_ref
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_rd_wr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_rd_wr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_periodic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_periodic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_ecc_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_ecc_fi_xor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_ecc_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_ecc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_cmd_mux_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_cmd_mux_ap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_arb_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_arb_mux_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_arb_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_a.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_arb_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_act_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc_act_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_mc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_wr_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_ui_wr_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_rd_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_ui_rd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_ui_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_ui
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_ar_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_ar_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_aw_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_aw_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_b_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_b_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_cmd_translator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_incr_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_r_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_r_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_w_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_w_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_wrap_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_a_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_a_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_register_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axic_register_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axic_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_carry_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_latch_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_carry_latch_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_latch_or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_carry_latch_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_carry_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_command_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_command_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator_sel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_comparator_sel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator_sel_static.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_r_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_r_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_w_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_w_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/clocking/ddr4_v2_2_infrastructure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4_cal_riu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_rd_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_config_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cal_addr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cal_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_dp_AB9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_0_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/ip_top/ddr4_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4_mem_intfc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4_mem_intfc
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_0_ddr4_assert.vh:910]
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_0_ddr4_assert.vh:911]
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_0_ddr4_assert.vh:912]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/tb/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_microblaze_mcs
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/xilinx_axi_pc/axi_protocol_checker_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4litepc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4pc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_core
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_syn_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_reporter
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/axi_bfm_defines.svh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/tb/sv/tb_type_defines_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/axil_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/card.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/cl_uram_example/verif/tests/test_hello_world.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_hello_world
