0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/debug_queen.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,xilinx_vip,,,,,,
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/debug_queen.srcs/sim_1/new/up_counter_tb.vhd,1637677503,vhdl,,,,up_counter_tb,,,,,,,,
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/debug_queen.srcs/sources_1/new/up_counter.vhd,1637677208,vhdl,C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/debug_queen.srcs/sim_1/new/up_counter_tb.vhd,,,up_counter,,,,,,,,
