#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Sep 24 15:11:14 2017
# Process ID: 11812
# Current directory: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1
# Command line: vivado -log circuit1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source circuit1.tcl
# Log file: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/circuit1.vds
# Journal file: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source circuit1.tcl -notrace
Command: synth_design -top circuit1 -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12157 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1143.637 ; gain = 45.996 ; free physical = 5166 ; free virtual = 14558
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'circuit1' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit1.v:23]
WARNING: [Synth 8-85] always block has no event control specified [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit1.v:40]
INFO: [Synth 8-638] synthesizing module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/add.v:22]
	Parameter DATAWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADD' (1#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/add.v:22]
INFO: [Synth 8-638] synthesizing module 'COMP' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/comp.v:22]
	Parameter DATAWIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'COMP' (2#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/comp.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'a' does not match port width (16) of module 'COMP' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit1.v:45]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (16) of module 'COMP' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit1.v:45]
WARNING: [Synth 8-689] width (16) of port connection 'gt' does not match port width (1) of module 'COMP' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit1.v:45]
INFO: [Synth 8-638] synthesizing module 'REG' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:23]
	Parameter DATAWIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:42]
INFO: [Synth 8-256] done synthesizing module 'REG' (3#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:23]
INFO: [Synth 8-638] synthesizing module 'MUL' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/mul.v:22]
	Parameter DATAWIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL' (4#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/mul.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'a' does not match port width (16) of module 'MUL' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit1.v:47]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (16) of module 'MUL' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit1.v:47]
INFO: [Synth 8-638] synthesizing module 'SUB' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/sub.v:22]
	Parameter DATAWIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SUB' (5#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/sub.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (16) of module 'SUB' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit1.v:48]
INFO: [Synth 8-638] synthesizing module 'REG__parameterized0' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:23]
	Parameter DATAWIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:42]
INFO: [Synth 8-256] done synthesizing module 'REG__parameterized0' (5#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:23]
WARNING: [Synth 8-3848] Net Rst in module/entity circuit1 does not have driver. [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit1.v:30]
INFO: [Synth 8-256] done synthesizing module 'circuit1' (6#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit1.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1184.137 ; gain = 86.496 ; free physical = 5172 ; free virtual = 14565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1184.137 ; gain = 86.496 ; free physical = 5173 ; free virtual = 14566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1192.141 ; gain = 94.500 ; free physical = 5173 ; free virtual = 14566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1200.148 ; gain = 102.508 ; free physical = 5162 ; free virtual = 14555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module circuit1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ADD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module REG 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SUB 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module REG__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1323.961 ; gain = 226.320 ; free physical = 5005 ; free virtual = 14398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1323.961 ; gain = 226.320 ; free physical = 5005 ; free virtual = 14398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1331.969 ; gain = 234.328 ; free physical = 5005 ; free virtual = 14398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1331.969 ; gain = 234.328 ; free physical = 5002 ; free virtual = 14395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1331.969 ; gain = 234.328 ; free physical = 5002 ; free virtual = 14395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1331.969 ; gain = 234.328 ; free physical = 5002 ; free virtual = 14395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1331.969 ; gain = 234.328 ; free physical = 5002 ; free virtual = 14395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1331.969 ; gain = 234.328 ; free physical = 5002 ; free virtual = 14395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1331.969 ; gain = 234.328 ; free physical = 5002 ; free virtual = 14395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    20|
|2     |LUT1   |     9|
|3     |LUT2   |    49|
|4     |LUT3   |     4|
|5     |LUT4   |    45|
|6     |LUT5   |     3|
|7     |LUT6   |    37|
|8     |FDRE   |    24|
|9     |IBUF   |    24|
|10    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |   239|
|2     |  add_1  |ADD                 |    22|
|3     |  add_2  |ADD_0               |    14|
|4     |  comp_1 |COMP                |     2|
|5     |  mul_1  |MUL                 |   101|
|6     |  reg_1  |REG                 |    16|
|7     |  reg_2  |REG__parameterized0 |    16|
|8     |  sub_1  |SUB                 |    19|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1331.969 ; gain = 234.328 ; free physical = 5002 ; free virtual = 14395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1331.969 ; gain = 234.328 ; free physical = 5002 ; free virtual = 14395
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1331.977 ; gain = 234.328 ; free physical = 5005 ; free virtual = 14398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

22 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1422.715 ; gain = 337.660 ; free physical = 4933 ; free virtual = 14326
INFO: [Common 17-1381] The checkpoint '/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/circuit1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1422.715 ; gain = 0.000 ; free physical = 4934 ; free virtual = 14327
INFO: [Common 17-206] Exiting Vivado at Sun Sep 24 15:12:00 2017...
