{
  "comments": [
    {
      "key": {
        "uuid": "da84e929_83b2f39d",
        "filename": "src/cmd/asm/internal/arch/arm64.go",
        "patchSetId": 5
      },
      "lineNbr": 84,
      "author": {
        "id": 13315
      },
      "writtenOn": "2018-05-01T14:43:31Z",
      "side": 1,
      "message": "Taking another look, I think these (including SWP) should be combined with STLXR above. They all have in common: doing a store, and setting a register, and the assembly syntax are all R1, (Rbase), R2.",
      "revId": "c124c6ff1a2a7d5054a1a9280b389b8b54f2403f",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "cffeeefc_4dd4d615",
        "filename": "src/cmd/asm/internal/arch/arm64.go",
        "patchSetId": 5
      },
      "lineNbr": 86,
      "author": {
        "id": 13315
      },
      "writtenOn": "2018-05-01T14:43:31Z",
      "side": 1,
      "message": "Maybe change the SWPs to the same order: B, H, W, D.",
      "revId": "c124c6ff1a2a7d5054a1a9280b389b8b54f2403f",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "8317f00f_34722e30",
        "filename": "src/cmd/internal/obj/arm64/asm7.go",
        "patchSetId": 5
      },
      "lineNbr": 3354,
      "author": {
        "id": 13315
      },
      "writtenOn": "2018-05-01T14:43:31Z",
      "side": 1,
      "message": "No need to update the comment for each new instruction. What matters here is the addressing mode, which is common.",
      "revId": "c124c6ff1a2a7d5054a1a9280b389b8b54f2403f",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705",
      "unresolved": true
    }
  ]
}