<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001713A1-20030102-D00000.TIF SYSTEM "US20030001713A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001713A1-20030102-D00001.TIF SYSTEM "US20030001713A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001713A1-20030102-D00002.TIF SYSTEM "US20030001713A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001713A1-20030102-D00003.TIF SYSTEM "US20030001713A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001713A1-20030102-D00004.TIF SYSTEM "US20030001713A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001713A1-20030102-D00005.TIF SYSTEM "US20030001713A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001713A1-20030102-D00006.TIF SYSTEM "US20030001713A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030001713A1-20030102-D00007.TIF SYSTEM "US20030001713A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030001713A1-20030102-D00008.TIF SYSTEM "US20030001713A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030001713A1-20030102-D00009.TIF SYSTEM "US20030001713A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030001713A1-20030102-D00010.TIF SYSTEM "US20030001713A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030001713A1-20030102-D00011.TIF SYSTEM "US20030001713A1-20030102-D00011.TIF" NDATA TIF>
<!ENTITY US20030001713A1-20030102-D00012.TIF SYSTEM "US20030001713A1-20030102-D00012.TIF" NDATA TIF>
<!ENTITY US20030001713A1-20030102-D00013.TIF SYSTEM "US20030001713A1-20030102-D00013.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001713</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10230580</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020829</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01F005/00</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>336</class>
<subclass>200000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Integrated transformer</title-of-invention>
</technical-information>
<continuity-data>
<division-of>
<parent-child>
<child>
<document-id>
<doc-number>10230580</doc-number>
<kind-code>A1</kind-code>
<document-date>20020829</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09853370</doc-number>
<document-date>20010511</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>PENDING</parent-status>
</parent-child>
</division-of>
<continuations>
<continuation-in-part-of>
<parent-child>
<child>
<document-id>
<doc-number>09853370</doc-number>
<document-date>20010511</document-date>
<country-code>US</country-code>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09766162</doc-number>
<document-date>20010119</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>PENDING</parent-status>
</parent-child>
</continuation-in-part-of>
</continuations>
<continuations>
<continuation-in-part-of>
<parent-child>
<child>
<document-id>
<doc-number>09766162</doc-number>
<document-date>20010119</document-date>
<country-code>US</country-code>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09444608</doc-number>
<document-date>19991123</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>GRANTED</parent-status>
<parent-patent>
<document-id>
<doc-number>6452247</doc-number>
<country-code>US</country-code>
</document-id>
</parent-patent>
</parent-child>
</continuation-in-part-of>
</continuations>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>Donald</given-name>
<middle-name>S.</middle-name>
<family-name>Gardner</family-name>
</name>
<residence>
<residence-us>
<city>Mountain View</city>
<state>CA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<correspondence-address>
<name-1>BLAKELY SOKOLOFF TAYLOR &amp; ZAFMAN</name-1>
<name-2></name-2>
<address>
<address-1>12400 WILSHIRE BOULEVARD, SEVENTH FLOOR</address-1>
<city>LOS ANGELES</city>
<state>CA</state>
<postalcode>90025</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A transformer comprises a substrate comprising a semiconductor material, a first conductor over the substrate, a second conductor over the substrate, and a magnetic layer over the substrate. The first conductor defines a generally spiral-shaped signal path having at least one turn. The second conductor defines a generally spiral-shaped signal path having at least one turn. </paragraph>
</subdoc-abstract>
<subdoc-description>
<cross-reference-to-related-applications>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This patent application is a divisional patent application of U.S. patent application Ser. No. 09/853,370 filed on May 11, 2001, which is a continuation-in-part patent application of U.S. patent application Ser. No. 09/766,162, filed Jan. 19, 2001, which is a continuation-in-part patent application of U.S. patent application Ser. No. 09/444,608, filed Nov. 23, 1999.</paragraph>
</cross-reference-to-related-applications>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> The present invention relates generally to the field of electrical transformers. More particularly, the present invention relates to the field of electrical transformers for integrated circuits (ICs) and IC packages. </paragraph>
</section>
<section>
<heading lvl="1">DESCRIPTION OF RELATED ART </heading>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Electrical transformers are typically used in a variety of microelectronic circuit applications such as, for example, power converters, power delivery devices, power isolation devices, and radio frequency (RF) and microwave circuitry including matching networks, oscillators, amplifiers, and filters. Because discrete transformers result in losses, for example, due to parasitic capacitance and resistance in connecting them to an integrated circuit and because discrete transformers incur a relatively high cost for assembly, transformers are preferably fabricated on-chip, that is integrated on an integrated circuit, and/or in a package housing an integrated circuit.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> The present invention is illustrated by way of example and not limitation in the figures of the accompanying drawings, in which like references indicate similar elements and in which: </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> illustrates, for one embodiment, a plan view of an integrated inductor; </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> illustrates, for one embodiment, a flow diagram to form the integrated inductor of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> illustrates, for one embodiment, a cross-sectional view of a substrate over which a first dielectric layer and a magnetic layer are formed; </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> illustrates, for one embodiment, a cross-sectional view of the substrate of <cross-reference target="DRAWINGS">FIG. 3</cross-reference> after the first magnetic layer has been patterned and a second dielectric layer has been formed; </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> illustrates, for one embodiment, a cross-sectional view of the substrate of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> after the second dielectric layer has been patterned and a conductive layer has been formed; </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> illustrates, for one embodiment, a cross-sectional view of the substrate of <cross-reference target="DRAWINGS">FIG. 5</cross-reference> after the conductive layer has been patterned and a third dielectric layer has been formed; </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> illustrates, for one embodiment, a cross-sectional view of the substrate of <cross-reference target="DRAWINGS">FIG. 6</cross-reference> after the third dielectric layer has been patterned and a second magnetic layer has been formed and patterned; </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> illustrates, for one embodiment, a flow diagram to form a magnetic layer; </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> illustrates, for one embodiment, a cross-sectional view of a substrate over which a dielectric layer and a magnetic layer have been formed; </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> illustrates, for one embodiment, a cross-sectional view of the substrate of <cross-reference target="DRAWINGS">FIG. 9</cross-reference> after a patterned mask layer has been formed and the magnetic layer has been patterned; </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 11</cross-reference> illustrates, for one embodiment, a plan view of an integrated transformer; </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 12</cross-reference> illustrates, for one embodiment, a cross-sectional view of the integrated transformer of <cross-reference target="DRAWINGS">FIG. 11</cross-reference>; </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 13</cross-reference> illustrates, for one embodiment, a plan view of another integrated transformer; </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 14</cross-reference> illustrates, for one embodiment, a plan view of another integrated transformer; </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 15</cross-reference> illustrates, for one embodiment, a plan view of another integrated transformer; </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 16</cross-reference> illustrates, for one embodiment, a plan view of another integrated transformer; </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 17</cross-reference> illustrates, for one embodiment, a block diagram of an integrated circuit comprising one or more transformers; and </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 18</cross-reference> illustrates, for one embodiment, a block diagram of an integrated circuit package comprising one or more transformers.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION </heading>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> The following detailed description sets forth an embodiment or embodiments in accordance with the present invention for an integrated transformer. In the following description, details are set forth such as specific materials, parameters, etc. in order to provide a thorough understanding of the present invention. It will be evident, however, that the present invention may be practiced without these details. In other instances, well-known process steps, equipment, etc. have not been described in particular detail so as not to obscure the present invention. </paragraph>
<paragraph id="P-0025" lvl="7"><number>&lsqb;0025&rsqb;</number> Spiral Inductor Structure </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> illustrates, for one embodiment, an integrated inductor <highlight><bold>100</bold></highlight>. Integrated inductor <highlight><bold>100</bold></highlight> comprises a generally spiral-shaped conductor <highlight><bold>110</bold></highlight> defining a signal path along which current may flow to generate an electromagnetic field around conductor <highlight><bold>110</bold></highlight>. Current may flow through conductor <highlight><bold>110</bold></highlight> by applying a voltage potential across an innermost node <highlight><bold>112</bold></highlight> near the beginning of an innermost turn <highlight><bold>114</bold></highlight> of conductor <highlight><bold>110</bold></highlight> and an outermost node <highlight><bold>116</bold></highlight> near the end of an outermost turn <highlight><bold>118</bold></highlight> of conductor <highlight><bold>110</bold></highlight>. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> Although illustrated as defining approximately 2&frac34; generally octagonal-shaped turns, conductor <highlight><bold>110</bold></highlight> may define any suitable number of one or more turns and any suitable fraction of a turn of any suitable shape. Each turn may be rectangular, hexagonal, or circular in shape, for example. Conductor <highlight><bold>110</bold></highlight> may comprise any suitable conductive material and may have any suitable dimensions. The signal path defined by conductor <highlight><bold>110</bold></highlight> may have any suitable width, thickness, and length with any suitable spacing between turns to form a generally spiral-shaped conductor <highlight><bold>110</bold></highlight> covering an area of any suitable shape and size. As used in this description, a spiral or spiral-shaped conductor includes any conductor defining a signal path having at least one turn with each successive turn, if any, substantially surrounding the innermost turn and any preceding turn. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> Inductor <highlight><bold>100</bold></highlight> for one embodiment comprises a magnetic layer <highlight><bold>120</bold></highlight>. Conductor <highlight><bold>110</bold></highlight> is positioned over magnetic layer <highlight><bold>120</bold></highlight> and for one embodiment is separated from magnetic layer <highlight><bold>120</bold></highlight> by at least a dielectric layer. Such a dielectric layer may comprise any suitable dielectric material and have any suitable thickness. The dielectric material and thickness help determine the capacitance and therefore the resonance frequency &ohgr;<highlight><subscript>r </subscript></highlight>for inductor <highlight><bold>100</bold></highlight>. Magnetic layer <highlight><bold>120</bold></highlight> forms a voltage reference plane for inductor <highlight><bold>100</bold></highlight> to help contain electric and magnetic fields around conductor <highlight><bold>110</bold></highlight>. Magnetic layer <highlight><bold>120</bold></highlight> therefore helps increase the inductance L of inductor <highlight><bold>100</bold></highlight>, and therefore the quality factor Q for inductor <highlight><bold>100</bold></highlight>. Magnetic layer <highlight><bold>120</bold></highlight> may comprise any suitable magnetic material and have any suitable shape, such as the rectangular shape illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> for example, and any suitable dimensions. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> Inductor <highlight><bold>100</bold></highlight> may be designed to have any suitable frequency range and any desirable quality factor Q&prop;&ohgr;L/R, where &ohgr; is the operating frequency for inductor <highlight><bold>100</bold></highlight>, L is the inductance of inductor <highlight><bold>100</bold></highlight>, and R is the resistance of inductor <highlight><bold>100</bold></highlight>. As the quality factor Q of inductor <highlight><bold>100</bold></highlight> is proportional to the inductance L of inductor <highlight><bold>100</bold></highlight> and inversely proportional to the resistance R of inductor <highlight><bold>100</bold></highlight>, inductor <highlight><bold>100</bold></highlight> can be designed with a relatively higher inductance L, and therefore a relatively higher quality factor Q, for a given area or resistance R of inductor <highlight><bold>100</bold></highlight>. Alternatively, for a given inductance L, inductor <highlight><bold>100</bold></highlight> can be designed with a relatively smaller area and therefore a relatively lower resistance R and capacitance, resulting in a relatively higher resonance frequency &ohgr;<highlight><subscript>r </subscript></highlight>and a relatively higher quality factor Q. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> Inductor <highlight><bold>100</bold></highlight> for one embodiment is formed over a substrate comprising a semiconductor material with at least a dielectric layer separating magnetic layer <highlight><bold>120</bold></highlight> from the substrate. Such a dielectric layer may comprise any suitable dielectric material and have any suitable thickness. As conductor <highlight><bold>110</bold></highlight> generates a magnetic flux toward the substrate that would induce Eddy or mirror currents and therefore losses in inductor <highlight><bold>100</bold></highlight> and noise in the substrate, positioning magnetic layer <highlight><bold>120</bold></highlight> between the substrate and conductor <highlight><bold>110</bold></highlight> helps reduce such currents and minimizes concern for interference between inductor <highlight><bold>100</bold></highlight> and neighboring circuitry. Magnetic layer <highlight><bold>120</bold></highlight> also helps prevent substrate coupling and helps reduce substrate dependency. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> Magnetic layer <highlight><bold>120</bold></highlight> for one embodiment defines slots, such as slots <highlight><bold>122</bold></highlight> and <highlight><bold>124</bold></highlight> for example, to help further reduce any Eddy currents in the substrate. Magnetic layer <highlight><bold>120</bold></highlight> may define any suitable number of one or more slots with any suitable dimensions and orientation at any suitable one or more locations relative to conductor <highlight><bold>110</bold></highlight>. One or more slots may be perpendicular to or at any other suitable angle relative to the flow of current through conductor <highlight><bold>110</bold></highlight>. Defining slots in magnetic layer <highlight><bold>120</bold></highlight> also reduces Eddy currents that can form in magnetic layer <highlight><bold>120</bold></highlight> and helps to increase the resonance frequency (&ohgr;<highlight><subscript>r </subscript></highlight>for inductor <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> Magnetic layer <highlight><bold>120</bold></highlight> for one embodiment has a relatively high magnetic permeability, a relatively high saturation magnetization, and a relatively high magnetic resonance frequency to allow inductor <highlight><bold>110</bold></highlight> to operate at relatively high frequencies, such as in the GigaHertz (GHz) range for example. Permeability is a measure of the ability of a magnetic material to magnetize. A non-magnetic material has a relative permeability of one. A magnetic material having a relatively high saturation magnetization allows for relatively high currents to be used. The increase in inductance L due to magnetic layer <highlight><bold>120</bold></highlight> helps increase the quality factor Q for inductor <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> Magnetic layer <highlight><bold>120</bold></highlight> for one embodiment is compatible with available semiconductor processing and packaging technology that may be used to form a chip having inductor <highlight><bold>100</bold></highlight>. That is, magnetic layer <highlight><bold>120</bold></highlight> may be formed and optionally patterned using available semiconductor processing technology and may generally withstand relatively high temperatures encountered in processing and packaging a chip on which inductor <highlight><bold>100</bold></highlight> is formed without crystallizing or significantly changing the relevant properties of magnetic layer <highlight><bold>120</bold></highlight>. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Magnetic layer <highlight><bold>120</bold></highlight> for one embodiment comprises cobalt (Co). Magnetic layer <highlight><bold>120</bold></highlight> for one embodiment comprises an amorphous cobalt (Co) alloy comprising cobalt (Co) and any suitable one or more elements of any suitable atomic or weight percentage. The amorphous cobalt (Co) alloy may have any suitable atomic order. For one embodiment, the amorphous cobalt (Co) alloy has an atomic order in the range of approximately 1 angstrom (&angst;) to approximately 100 angstroms (&angst;). For one embodiment, the amorphous cobalt (Co) alloy has an atomic order in the range of approximately 1 angstrom (&angst;) to approximately 25 angstroms (&angst;). For one embodiment, the amorphous cobalt (Co) alloy has an atomic order in the range of approximately 1 angstrom (&angst;) to approximately 10 angstroms (&angst;). </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> Magnetic layer <highlight><bold>120</bold></highlight> for one embodiment comprises an amorphous cobalt (Co) alloy comprising cobalt (Co) and zirconium (Zr). Zirconium (Zr) helps make cobalt (Co) amorphous. Magnetic layer <highlight><bold>120</bold></highlight> for one embodiment comprises a cobalt-zirconium (CoZr) alloy having one or more additional elements, such as tantalum (Ta) and niobium (Nb) for example, that help make the cobalt-zirconium (CoZr) alloy magnetically softer. Magnetic layer <highlight><bold>120</bold></highlight> for one embodiment comprises a cobalt-zirconium (CoZr) alloy having one or more additional elements, such as a rare earth element for example, that help increase the ferromagnetic resonance of the cobalt-zirconium (CoZr) alloy. Rare earth elements include rhenium (Re), neodymium (Nd), praseodymium (Pr), and dysprosium (Dy) for example. Rhenium (Re) help reduce stress and magnetostriction for the cobalt-zirconium (CoZr) alloy. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> Where magnetic layer <highlight><bold>120</bold></highlight> comprises a cobalt-zirconium (CoZr) alloy, magnetic layer <highlight><bold>120</bold></highlight> may comprise, for example, approximately 3 atomic percent to approximately 10 atomic percent zirconium (Zr). </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> Where magnetic layer <highlight><bold>120</bold></highlight> comprises a cobalt-zirconium-tantalum (CoZrTa) alloy, magnetic layer <highlight><bold>120</bold></highlight> may comprise, for example, approximately 3 atomic percent to approximately 10 atomic percent zirconium (Zr) and may comprise up to and including approximately 10 atomic percent tantalum (Ta). Magnetic layer <highlight><bold>120</bold></highlight> for one embodiment comprises approximately 91.5 atomic percent cobalt (Co), approximately 4 atomic percent zirconium (Zr), and approximately 4.5 atomic percent tantalum (Ta). Such a CoZrTa alloy can operate in the GigaHertz (GHz) range and can withstand temperatures up to approximately 450&deg; Celsius without crystallizing or significantly changing its relevant properties. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> Where magnetic layer <highlight><bold>120</bold></highlight> comprises a cobalt-zirconium-rhenium (CoZrRe) alloy, magnetic layer <highlight><bold>120</bold></highlight> may comprise, for example, approximately 3 atomic percent to approximately 10 atomic percent zirconium (Zr) and may comprise up to and including approximately 3 atomic percent rhenium (Re). Magnetic layer <highlight><bold>120</bold></highlight> for one embodiment comprises approximately 89 atomic percent cobalt (Co), approximately 8 atomic percent zirconium (Zr), and approximately 3 atomic percent rhenium (Re). </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> Magnetic layer <highlight><bold>120</bold></highlight> may have any suitable thickness. Magnetic layer <highlight><bold>120</bold></highlight> for one embodiment has a thickness in the range of approximately 0.05 microns (&mgr;m) to approximately 2.0 microns (&mgr;m). Magnetic layer <highlight><bold>120</bold></highlight> for one embodiment has a thickness in the range of approximately 0.1 microns (&mgr;m) to approximately 1.0 micron (&mgr;m). Magnetic layer <highlight><bold>120</bold></highlight> for one embodiment has a thickness of approximately 0.4 microns (&mgr;m). </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> Inductor <highlight><bold>100</bold></highlight> for one embodiment comprises another magnetic layer positioned over conductor <highlight><bold>110</bold></highlight> and separated from conductor <highlight><bold>110</bold></highlight> by at least a dielectric layer. Such a dielectric layer may comprise any suitable dielectric material and have any suitable thickness. The dielectric material and thickness help determine the capacitance and therefore the resonance frequency &ohgr;<highlight><subscript>1 </subscript></highlight>of inductor <highlight><bold>100</bold></highlight>. The other magnetic layer may comprise any suitable magnetic material and have any suitable shape and dimensions similarly as for magnetic layer <highlight><bold>120</bold></highlight>. The other magnetic layer may or may not comprise the same magnetic material as magnetic layer <highlight><bold>120</bold></highlight>. The other magnetic layer helps further increase the inductance L of inductor <highlight><bold>100</bold></highlight>, and therefore the quality factor Q for inductor <highlight><bold>100</bold></highlight>, when used with magnetic layer <highlight><bold>120</bold></highlight>. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> The other magnetic layer for one embodiment defines slots to help reduce Eddy currents and increase the resonance frequency &ohgr;<highlight><subscript>r </subscript></highlight>for inductor <highlight><bold>100</bold></highlight>. The other magnetic layer may define any suitable number of one or more slots with any suitable dimensions and orientation at any suitable one or more locations relative to conductor <highlight><bold>110</bold></highlight>. One or more slots may be perpendicular to or at any other suitable angle relative to the flow of current through conductor <highlight><bold>110</bold></highlight>. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> Inductor <highlight><bold>100</bold></highlight> may optionally comprise both magnetic layer <highlight><bold>120</bold></highlight> and the other magnetic layer or only either one of the two magnetic layers. For one embodiment where inductor <highlight><bold>100</bold></highlight> comprises both magnetic layer <highlight><bold>120</bold></highlight> and the other magnetic layer, magnetic layer <highlight><bold>120</bold></highlight> and the other magnetic layer may be connected through a region <highlight><bold>132</bold></highlight> within innermost turn <highlight><bold>114</bold></highlight> of conductor <highlight><bold>110</bold></highlight> and/or at one or more regions, such as regions <highlight><bold>134</bold></highlight> and <highlight><bold>136</bold></highlight> for example, along a perimeter surrounding outermost turn <highlight><bold>118</bold></highlight> of conductor <highlight><bold>110</bold></highlight>. Connecting magnetic layer <highlight><bold>120</bold></highlight> and the other magnetic layer helps increase the inductance L of inductor <highlight><bold>100</bold></highlight> and therefore the quality factor Q for inductor <highlight><bold>100</bold></highlight>. Magnetic layer <highlight><bold>120</bold></highlight> and the other magnetic layer may be connected along a perimeter of any suitable shape, such as the rectangular shape illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> for example. Connecting magnetic layer <highlight><bold>120</bold></highlight> and the other magnetic layer at most or substantially all regions along a perimeter surrounding conductor <highlight><bold>110</bold></highlight> helps prevent straying of the magnetic flux generated by conductor <highlight><bold>110</bold></highlight>. </paragraph>
<paragraph id="P-0043" lvl="7"><number>&lsqb;0043&rsqb;</number> Spiral Inductor Fabrication </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> Inductor <highlight><bold>100</bold></highlight> may be fabricated in any suitable manner. For one embodiment, inductor <highlight><bold>100</bold></highlight> is fabricated in accordance with flow diagram <highlight><bold>200</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> For block <highlight><bold>202</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2, a</cross-reference> first dielectric layer <highlight><bold>302</bold></highlight> is formed over a substrate <highlight><bold>300</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. The cross-sectional view of <cross-reference target="DRAWINGS">FIG. 3</cross-reference> generally corresponds to a cross-section at line A-A of inductor <highlight><bold>100</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. Substrate <highlight><bold>300</bold></highlight> may comprise any suitable semiconductor material, such as silicon (Si), silicon germanium (SiGe), germanium (Ge), or gallium arsenide (GaAs) for example. Dielectric layer <highlight><bold>302</bold></highlight> may comprise any suitable dielectric material, such as an oxide of silicon, silicon nitride, or silicon oxynitride for example, and may be formed to any suitable thickness using any suitable technique. Dielectric layer <highlight><bold>302</bold></highlight> helps insulate inductor <highlight><bold>100</bold></highlight> from substrate <highlight><bold>300</bold></highlight>. For one embodiment, dielectric layer <highlight><bold>302</bold></highlight> is formed by depositing silicon dioxide (SiO<highlight><subscript>2</subscript></highlight>) over substrate <highlight><bold>300</bold></highlight> to a thickness of approximately 2 microns (&mgr;m) using a suitable chemical vapor deposition (CVD) technique. For another embodiment where substrate <highlight><bold>300</bold></highlight> comprises silicon (Si), dielectric layer <highlight><bold>302</bold></highlight> may be formed by growing approximately 2 microns (&mgr;m) of silicon dioxide (SiO<highlight><subscript>2</subscript></highlight>) on substrate <highlight><bold>300</bold></highlight>. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> Although illustrated in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> as forming dielectric layer <highlight><bold>302</bold></highlight> directly over substrate <highlight><bold>300</bold></highlight>, dielectric layer <highlight><bold>302</bold></highlight> may be formed over one or more suitable layers, such as one or more interconnect, via, dielectric, and/or device layers for example, formed over substrate <highlight><bold>300</bold></highlight>. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> For block <highlight><bold>204</bold></highlight>, a magnetic layer <highlight><bold>304</bold></highlight> is formed over dielectric layer <highlight><bold>302</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. Magnetic layer <highlight><bold>304</bold></highlight> corresponds to magnetic layer <highlight><bold>120</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. Magnetic layer <highlight><bold>304</bold></highlight> may comprise any suitable magnetic material and may be formed to any suitable thickness using any suitable technique. For one embodiment, magnetic layer <highlight><bold>304</bold></highlight> is formed by sputter depositing an amorphous cobalt (Co) alloy, such as a suitable cobalt-zirconium-tantalum (CoZrTa) alloy for example, to a thickness in the range of approximately 0.1 microns (&mgr;m) to approximately 1.0 micron (&mgr;m) over dielectric layer <highlight><bold>302</bold></highlight>. The magnetic material for one embodiment for magnetic layer <highlight><bold>304</bold></highlight> may be deposited in the presence of an applied magnetic field to induce desirable magnetic properties in magnetic layer <highlight><bold>304</bold></highlight>. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> For block <highlight><bold>206</bold></highlight>, magnetic layer <highlight><bold>304</bold></highlight> is patterned to define at least one slot, such as slot <highlight><bold>322</bold></highlight> for example, as illustrated in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. Magnetic layer <highlight><bold>304</bold></highlight> may be patterned to define any suitable number of one or more slots with any suitable dimensions and orientation at any suitable one or more locations. Magnetic layer <highlight><bold>304</bold></highlight> for one embodiment is patterned to define slots having a width in the range of approximately 0.05 microns (&mgr;m) to approximately 15 microns (&mgr;m). Magnetic layer <highlight><bold>304</bold></highlight> for one embodiment is patterned to define a conductive underpass <highlight><bold>126</bold></highlight> to innermost node <highlight><bold>112</bold></highlight> of inductor <highlight><bold>110</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> to allow a voltage potential to be applied to node <highlight><bold>112</bold></highlight>. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> Magnetic layer <highlight><bold>304</bold></highlight> may be patterned using any suitable patterning technique. Magnetic layer <highlight><bold>304</bold></highlight> for one embodiment is patterned by forming a patterned mask over magnetic layer <highlight><bold>304</bold></highlight>, etching magnetic layer <highlight><bold>304</bold></highlight> to pattern magnetic layer <highlight><bold>304</bold></highlight> in accordance with the patterned mask, and removing the patterned mask. The patterned mask may comprise any suitable material, such as photoresist for example, formed to any suitable thickness and may be patterned using any suitable technique. Magnetic layer <highlight><bold>304</bold></highlight> may be etched using any suitable etch technique, such as a suitable wet etching technique for example. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> Forming magnetic layer <highlight><bold>304</bold></highlight> and/or patterning magnetic layer <highlight><bold>304</bold></highlight> to define one or more slots is optional. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> For block <highlight><bold>208</bold></highlight>, a second dielectric layer <highlight><bold>306</bold></highlight> is formed over magnetic layer <highlight><bold>304</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. Dielectric layer <highlight><bold>306</bold></highlight> corresponds to the dielectric layer between magnetic layer <highlight><bold>120</bold></highlight> and conductor <highlight><bold>110</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> and helps insulate magnetic layer <highlight><bold>120</bold></highlight> from conductor <highlight><bold>110</bold></highlight>. For one embodiment where magnetic layer <highlight><bold>304</bold></highlight> defines one or more slots, dielectric layer <highlight><bold>306</bold></highlight> fills each such slot. For one embodiment where magnetic layer <highlight><bold>304</bold></highlight> is patterned to define conductive underpass <highlight><bold>126</bold></highlight>, dielectric layer <highlight><bold>306</bold></highlight> fills the slots surrounding conductive underpass <highlight><bold>126</bold></highlight>. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> Dielectric layer <highlight><bold>306</bold></highlight> may comprise any suitable dielectric material, such as an oxide of silicon, silicon nitride, or silicon oxynitride for example, and may be formed to any suitable thickness using any suitable technique. For one embodiment, dielectric layer <highlight><bold>306</bold></highlight> is formed by depositing silicon dioxide (SiO<highlight><subscript>2</subscript></highlight>) over magnetic layer <highlight><bold>304</bold></highlight> to a thickness of approximately 10,000 angstroms (&angst;) using a tetraethyl orthosilicate (TEOS) silicon dioxide (SiO<highlight><subscript>2</subscript></highlight>) plasma enhanced chemical vapor deposition (PECVD) system. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> For block <highlight><bold>210</bold></highlight>, dielectric layer <highlight><bold>306</bold></highlight> is patterned to define at least one via to magnetic layer <highlight><bold>304</bold></highlight>, such as vias <highlight><bold>332</bold></highlight> and <highlight><bold>334</bold></highlight> for example, as illustrated in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. Dielectric layer <highlight><bold>306</bold></highlight> for one embodiment is patterned to define at least one via in region <highlight><bold>132</bold></highlight> within innermost turn <highlight><bold>114</bold></highlight> of conductor <highlight><bold>110</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> to connect magnetic layer <highlight><bold>304</bold></highlight> with another magnetic layer. Dielectric layer <highlight><bold>306</bold></highlight> for one embodiment is patterned to define at least one via in one or more regions, such as regions <highlight><bold>134</bold></highlight> and <highlight><bold>136</bold></highlight> for example, along a perimeter surrounding outermost turn <highlight><bold>118</bold></highlight> of conductor <highlight><bold>110</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. For one embodiment where magnetic layer <highlight><bold>304</bold></highlight> defines conductive underpass <highlight><bold>126</bold></highlight> extending across the perimeter to node <highlight><bold>112</bold></highlight> and conductor <highlight><bold>110</bold></highlight> defines a conductive connection extending across the perimeter to node <highlight><bold>116</bold></highlight>, as illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, dielectric layer <highlight><bold>306</bold></highlight> is not patterned with any via along the perimeter in such regions. For one embodiment where magnetic layer <highlight><bold>304</bold></highlight> defines conductive underpass <highlight><bold>126</bold></highlight>, dielectric layer <highlight><bold>306</bold></highlight> is patterned to form a via to conductive underpass <highlight><bold>126</bold></highlight> to connect node <highlight><bold>112</bold></highlight> to conductive underpass <highlight><bold>126</bold></highlight>. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> Dielectric layer <highlight><bold>306</bold></highlight> may be patterned using any suitable patterning technique. Dielectric layer <highlight><bold>306</bold></highlight> for one embodiment is patterned by forming a patterned mask over dielectric layer <highlight><bold>306</bold></highlight>, etching dielectric layer <highlight><bold>306</bold></highlight> to pattern dielectric layer <highlight><bold>306</bold></highlight> in accordance with the patterned mask, and removing the patterned mask. The patterned mask may comprise any suitable material, such as photoresist for example, formed to any suitable thickness and may be patterned using any suitable technique. Dielectric layer <highlight><bold>306</bold></highlight> may be etched using any suitable etch technique, such as a suitable dry etch technique for example. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> Forming dielectric layer <highlight><bold>306</bold></highlight> is optional. Dielectric layer <highlight><bold>306</bold></highlight> may not be formed, for example, where magnetic layer <highlight><bold>304</bold></highlight> is not formed. Patterning dielectric layer <highlight><bold>306</bold></highlight> to define one or more vias to magnetic layer <highlight><bold>304</bold></highlight> is optional. Dielectric layer <highlight><bold>306</bold></highlight> may not be patterned, for example, where magnetic layer <highlight><bold>304</bold></highlight> does not define conductive underpass <highlight><bold>126</bold></highlight> and where magnetic layer <highlight><bold>304</bold></highlight> is not to be connected to another magnetic layer. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> For block <highlight><bold>212</bold></highlight>, a conductive layer <highlight><bold>308</bold></highlight> is formed over dielectric layer <highlight><bold>306</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. For one embodiment where dielectric layer <highlight><bold>306</bold></highlight> defines one or more vias to magnetic layer <highlight><bold>304</bold></highlight>, conductive layer <highlight><bold>308</bold></highlight> fills any such vias. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> Conductive layer <highlight><bold>308</bold></highlight> may comprise any suitable conductive material and may be formed to any suitable thickness using any suitable technique. Suitable conductive materials include, for example, copper (Cu), aluminum (Al), tungsten (W), molybdenum (Mo), titanium (Ti), gold (Au), silver (Ag), a metal silicide, a metal nitride, polysilicon, or an alloy containing one or more such conductive materials, such as an aluminum-copper (AlCu) alloy, an aluminum-silicon (AlSi) alloy, an aluminum-copper-silicon (AlCuSi) alloy, and a titanium nitride (TiN) alloy for example. For one embodiment, conductive layer <highlight><bold>308</bold></highlight> is formed by sputter depositing an aluminum-copper-silicon (AlCuSi) alloy over dielectric layer <highlight><bold>306</bold></highlight> to a thickness of approximately 1 micron (&mgr;m). </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> Conductive layer <highlight><bold>308</bold></highlight> for one embodiment may also be formed to comprise an underlying adhesion and/or diffusion barrier layer and/or an overlying adhesion and/or diffusion barrier layer. Conductive layer <highlight><bold>308</bold></highlight> for one embodiment may also be formed to comprise any overlying layer that serves as an anti-reflective coating for lithography and/or that helps prevent hillocking of the conductive material for conductive layer <highlight><bold>308</bold></highlight>. For one embodiment where conductive layer <highlight><bold>308</bold></highlight> comprises an aluminum-copper-silicon (AlCuSi) alloy, a titanium (Ti) layer may be deposited prior to depositing the aluminum-copper-silicon alloy and another titanium (Ti) layer may be deposited over the deposited aluminum-copper-silicon alloy. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> For block <highlight><bold>214</bold></highlight>, conductive layer <highlight><bold>308</bold></highlight> is patterned to form conductor <highlight><bold>110</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIGS. 1 and 6</cross-reference>. Conductive layer <highlight><bold>308</bold></highlight> may be patterned to define a signal path having any suitable width, thickness, and length and any suitable spacing between turns to form a generally spiral-shaped conductor <highlight><bold>110</bold></highlight> covering an area of any suitable shape and size. For one embodiment where dielectric layer <highlight><bold>306</bold></highlight> defines one or more vias to magnetic layer <highlight><bold>304</bold></highlight>, conductive layer <highlight><bold>308</bold></highlight> is also patterned to remove conductive layer <highlight><bold>308</bold></highlight> from any such vias. Where magnetic layer <highlight><bold>304</bold></highlight> defines conductive underpass <highlight><bold>126</bold></highlight>, however, conductive layer <highlight><bold>308</bold></highlight> for one embodiment is not removed from any via to conductive underpass <highlight><bold>126</bold></highlight>. In this manner, conductive layer <highlight><bold>308</bold></highlight> helps connect conductive underpass <highlight><bold>126</bold></highlight> to node <highlight><bold>112</bold></highlight> of conductor <highlight><bold>110</bold></highlight>. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> Conductive layer <highlight><bold>308</bold></highlight> may be patterned using any suitable patterning technique. Conductive layer <highlight><bold>308</bold></highlight> for one embodiment is patterned by forming a patterned mask over conductive layer <highlight><bold>308</bold></highlight>, etching conductive layer <highlight><bold>308</bold></highlight> to pattern conductive layer <highlight><bold>308</bold></highlight> in accordance with the patterned mask, and removing the patterned mask. The patterned mask may comprise any suitable material, such as a photoresist and a silicon dioxide (SiO<highlight><subscript>2</subscript></highlight>) hard mask for example, formed to any suitable thickness and may be patterned using any suitable technique. Conductive layer <highlight><bold>308</bold></highlight> may be etched using any suitable etch technique, such as a suitable plasma dry etching technique for example. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> For block <highlight><bold>216</bold></highlight>, a third dielectric layer <highlight><bold>310</bold></highlight> is formed over conductive layer <highlight><bold>308</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. Dielectric layer <highlight><bold>310</bold></highlight> for one embodiment helps insulate conductive layer <highlight><bold>308</bold></highlight> from another magnetic layer. Dielectric layer <highlight><bold>310</bold></highlight> fills the areas removed from conductive layer <highlight><bold>308</bold></highlight> in patterning conductive layer <highlight><bold>308</bold></highlight> to form conductor <highlight><bold>110</bold></highlight>. Dielectric layer <highlight><bold>310</bold></highlight> also fills any exposed vias in dielectric layer <highlight><bold>306</bold></highlight>. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> Dielectric layer <highlight><bold>310</bold></highlight> may comprise any suitable dielectric material, such as an oxide of silicon, silicon nitride, or silicon oxynitride for example, and may be formed to any suitable thickness using any suitable technique. For one embodiment, dielectric layer <highlight><bold>310</bold></highlight> is formed by depositing silicon dioxide (SiO<highlight><subscript>2</subscript></highlight>) over conductive layer <highlight><bold>308</bold></highlight> to a thickness of approximately 10,000 angstroms (&angst;) using a tetraethyl orthosilicate (TEOS) silicon dioxide (SiO<highlight><subscript>2</subscript></highlight>) plasma enhanced chemical vapor deposition (PECVD) system. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> For block <highlight><bold>218</bold></highlight>, dielectric layer <highlight><bold>310</bold></highlight> is patterned to define at least one via extending to magnetic layer <highlight><bold>304</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>. Dielectric layer <highlight><bold>310</bold></highlight> for one embodiment is patterned to define a via extending through each exposed via defined by dielectric layer <highlight><bold>306</bold></highlight>. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> Dielectric layer <highlight><bold>310</bold></highlight> may be patterned using any suitable patterning technique. Dielectric layer <highlight><bold>310</bold></highlight> for one embodiment is patterned by forming a patterned mask over dielectric layer <highlight><bold>310</bold></highlight>, etching dielectric layer <highlight><bold>310</bold></highlight> to pattern dielectric layer <highlight><bold>310</bold></highlight> in accordance with the patterned mask, and removing the patterned mask. The patterned mask may comprise any suitable material, such as photoresist for example, formed to any suitable thickness and may be patterned using any suitable technique. Dielectric layer <highlight><bold>310</bold></highlight> may be etched using any suitable etch technique, such as a suitable dry etch technique for example. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> Forming dielectric layer <highlight><bold>310</bold></highlight> is optional. Dielectric layer <highlight><bold>310</bold></highlight> may not be formed, for example, where another magnetic layer is not to be formed over conductive layer <highlight><bold>308</bold></highlight>. Patterning dielectric layer <highlight><bold>310</bold></highlight> to define one or more vias to magnetic layer <highlight><bold>304</bold></highlight> is optional. Dielectric layer <highlight><bold>310</bold></highlight> may not be patterned, for example, where magnetic layer <highlight><bold>304</bold></highlight> is not formed or where magnetic layer <highlight><bold>304</bold></highlight> is not to be connected to another magnetic layer formed over conductive layer <highlight><bold>308</bold></highlight>. </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> For block <highlight><bold>220</bold></highlight>, a second magnetic layer <highlight><bold>312</bold></highlight> is formed over dielectric layer <highlight><bold>302</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>. For one embodiment where dielectric layers <highlight><bold>306</bold></highlight> and <highlight><bold>310</bold></highlight> define one or more vias to magnetic layer <highlight><bold>304</bold></highlight>, magnetic layer <highlight><bold>312</bold></highlight> fills any such vias. In this manner, one or more connections between magnetic layer <highlight><bold>304</bold></highlight> and magnetic layer <highlight><bold>312</bold></highlight> may be formed. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> Magnetic layer <highlight><bold>312</bold></highlight> may comprise any suitable magnetic material and may be formed to any suitable thickness using any suitable technique. For one embodiment, magnetic layer <highlight><bold>312</bold></highlight> is formed by sputter depositing an amorphous cobalt (Co) alloy, such as a suitable cobalt-zirconium-tantalum (CoZrTa) alloy for example, to a thickness in the range of approximately 0.1 microns (&mgr;m) to approximately 1.0 micron (&mgr;m) over dielectric layer <highlight><bold>310</bold></highlight>. The magnetic material for one embodiment for magnetic layer <highlight><bold>312</bold></highlight> may be deposited in the presence of an applied magnetic field to induce desirable magnetic properties in magnetic layer <highlight><bold>312</bold></highlight>. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> For block <highlight><bold>222</bold></highlight>, magnetic layer <highlight><bold>312</bold></highlight> is patterned to define at least one slot, such as slot <highlight><bold>342</bold></highlight> for example, as illustrated in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>. Magnetic layer <highlight><bold>312</bold></highlight> may be patterned to define any suitable number of one or more slots with any suitable dimensions and orientation at any suitable one or more locations. Magnetic layer <highlight><bold>312</bold></highlight> for one embodiment is patterned to define slots having a width in the range of approximately 0.05 microns (&mgr;m) to approximately 15 microns (&mgr;m). </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> Magnetic layer <highlight><bold>312</bold></highlight> may be patterned using any suitable patterning technique. Magnetic layer <highlight><bold>312</bold></highlight> for one embodiment is patterned by forming a patterned mask over magnetic layer <highlight><bold>312</bold></highlight>, etching magnetic layer <highlight><bold>312</bold></highlight> to pattern magnetic layer <highlight><bold>312</bold></highlight> in accordance with the patterned mask, and removing the patterned mask. The patterned mask may comprise any suitable material, such as photoresist for example, formed to any suitable thickness and may be patterned using any suitable technique. Magnetic layer <highlight><bold>312</bold></highlight> may be etched using any suitable etch technique, such as a suitable wet etching technique for example. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> Forming magnetic layer <highlight><bold>312</bold></highlight> and/or patterning magnetic layer <highlight><bold>312</bold></highlight> to define one or more slots is optional. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> Although illustrated as using only magnetic material to connect magnetic layer <highlight><bold>312</bold></highlight> to magnetic layer <highlight><bold>304</bold></highlight>, any suitable conductive material may also be used. For one embodiment, any vias in dielectric layer <highlight><bold>306</bold></highlight> to magnetic layer <highlight><bold>304</bold></highlight> may be filled with conductive material in forming and patterning conductive layer <highlight><bold>308</bold></highlight> for blocks <highlight><bold>212</bold></highlight> and <highlight><bold>214</bold></highlight>. Dielectric layer <highlight><bold>310</bold></highlight> may then be patterned for block <highlight><bold>218</bold></highlight> to define at least one via to any such filled vias. As magnetic material fills any vias in dielectric layer <highlight><bold>310</bold></highlight> in forming magnetic layer <highlight><bold>312</bold></highlight> for block <highlight><bold>220</bold></highlight>, one or more connections between magnetic layer <highlight><bold>304</bold></highlight> and magnetic layer <highlight><bold>312</bold></highlight> is formed. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> Although illustrated as comprising conductive underpass <highlight><bold>126</bold></highlight> defined by magnetic layer <highlight><bold>304</bold></highlight>, inductor <highlight><bold>100</bold></highlight> for another embodiment may also or instead comprise a similar conductive overpass defined by magnetic layer <highlight><bold>312</bold></highlight> to allow a voltage potential to be applied to node <highlight><bold>112</bold></highlight>. </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> For another embodiment, inductor <highlight><bold>100</bold></highlight> may be fabricated such that a voltage potential may be applied to node <highlight><bold>112</bold></highlight> and/or node <highlight><bold>116</bold></highlight> from beneath magnetic layer <highlight><bold>304</bold></highlight>. Also, inductor <highlight><bold>100</bold></highlight> may be fabricated such that a voltage potential may be applied to node <highlight><bold>112</bold></highlight> and/or node <highlight><bold>116</bold></highlight> from above magnetic layer <highlight><bold>312</bold></highlight>. Nodes <highlight><bold>112</bold></highlight> and/or <highlight><bold>116</bold></highlight> may each be conductively coupled to circuitry from beneath and/or above inductor <highlight><bold>100</bold></highlight> by forming a respective via through magnetic layer <highlight><bold>304</bold></highlight> and/or magnetic layer <highlight><bold>312</bold></highlight> and filling the via with a suitable conductive material. For another embodiment, a portion of magnetic layer <highlight><bold>304</bold></highlight> and/or magnetic layer <highlight><bold>312</bold></highlight> may optionally be isolated to serve as a portion of a conductive contact to conductor <highlight><bold>110</bold></highlight>. By conductively coupling both nodes <highlight><bold>112</bold></highlight> and <highlight><bold>116</bold></highlight> through magnetic layer <highlight><bold>304</bold></highlight> and/or magnetic layer <highlight><bold>312</bold></highlight> in this manner, magnetic layers <highlight><bold>304</bold></highlight> and <highlight><bold>312</bold></highlight> may be connected continuously along the full perimeter surrounding outermost turn <highlight><bold>118</bold></highlight>. </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> For one embodiment where inductor <highlight><bold>100</bold></highlight> comprises only magnetic layer <highlight><bold>304</bold></highlight> or magnetic layer <highlight><bold>312</bold></highlight>, dielectric layer <highlight><bold>306</bold></highlight> and/or dielectric layer <highlight><bold>310</bold></highlight> may nevertheless be patterned with at least one via in region <highlight><bold>132</bold></highlight> and/or in one or more regions along a perimeter surrounding conductor <highlight><bold>110</bold></highlight>, as illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, for subsequent filling with a suitable magnetic or conductive material. </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> Inductor <highlight><bold>100</bold></highlight> for another embodiment is fabricated using a suitable damascene process to form conductor <highlight><bold>110</bold></highlight>. Rather than forming and patterning conductive layer <highlight><bold>308</bold></highlight>, dielectric layer <highlight><bold>306</bold></highlight> or another dielectric layer formed over dielectric layer <highlight><bold>306</bold></highlight> may be patterned to define suitable trenches and/or vias such that a conductive material, such as copper (Cu) for example, may be deposited over the dielectric layer and polished with a suitable chemical-mechanical polishing (CMP) technique, for example, to form conductor <highlight><bold>110</bold></highlight>. One or more vias to magnetic layer <highlight><bold>304</bold></highlight> may then be defined through the dielectric layer. </paragraph>
<paragraph id="P-0076" lvl="7"><number>&lsqb;0076&rsqb;</number> Magnetic Layer Processing </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> Magnetic layers <highlight><bold>304</bold></highlight> and <highlight><bold>312</bold></highlight> may each be formed and patterned in any suitable manner. For one embodiment, each magnetic layer <highlight><bold>304</bold></highlight> and <highlight><bold>312</bold></highlight> is formed and patterned in accordance with flow diagram <highlight><bold>800</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. Flow diagram <highlight><bold>800</bold></highlight> is described in the context of magnetic layer <highlight><bold>304</bold></highlight> for the sake of simplicity. </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> For block <highlight><bold>802</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, an underlying layer <highlight><bold>902</bold></highlight> is formed over dielectric layer <highlight><bold>302</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>. Layer <highlight><bold>902</bold></highlight> may serve as an adhesion layer and/or as a diffusion barrier layer for magnetic layer <highlight><bold>304</bold></highlight>. </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> Layer <highlight><bold>902</bold></highlight> may comprise any suitable material and may be formed to any suitable thickness using any suitable technique. For one embodiment where the magnetic material for magnetic layer <highlight><bold>304</bold></highlight> comprises an amorphous cobalt (Co) alloy, such as cobalt-zirconium-tantalum (CoZrTa) for example, titanium (Ti) may be sputter deposited over dielectric layer <highlight><bold>302</bold></highlight> to a suitable thickness, such as approximately 250 angstroms (&angst;) for example, using a physical vapor deposition (PVD) system, for example, to form layer <highlight><bold>902</bold></highlight>. Titanium (Ti) helps the cobalt (Co) alloy adhere to dielectric layer <highlight><bold>302</bold></highlight>. </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> Layer <highlight><bold>902</bold></highlight> is optional and may not be used, for example, where adhesion and/or diffusion are of minimized concern for the magnetic material of magnetic layer <highlight><bold>304</bold></highlight>. </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> For block <highlight><bold>804</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 8, a</cross-reference> magnetic material layer <highlight><bold>904</bold></highlight> is formed over underlying layer <highlight><bold>902</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>. Magnetic material layer <highlight><bold>904</bold></highlight> may comprise any suitable material and may be formed to any suitable thickness using any suitable technique. </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> Magnetic material layer <highlight><bold>904</bold></highlight> for one embodiment comprises cobalt (Co). Magnetic material layer <highlight><bold>904</bold></highlight> for one embodiment comprises an amorphous cobalt (Co) alloy comprising cobalt (Co) and any suitable one or more elements of any suitable atomic or weight percentage. The amorphous cobalt (Co) alloy may have any suitable atomic order. For one embodiment, the amorphous cobalt (Co) alloy has an atomic order in the range of approximately 1 angstrom (&angst;) to approximately 100 angstroms (&angst;). For one embodiment, the amorphous cobalt (Co) alloy has an atomic order in the range of approximately 1 angstrom (&angst;) to approximately 25 angstroms (&angst;). For one embodiment, the amorphous cobalt (Co) alloy has an atomic order in the range of approximately 1 angstrom (&angst;) to approximately 10 angstroms (&angst;). </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> Magnetic material layer <highlight><bold>904</bold></highlight> for one embodiment comprises an amorphous cobalt (Co) alloy comprising cobalt (Co) and zirconium (Zr). Zirconium (Zr) helps make cobalt (Co) amorphous. Magnetic material layer <highlight><bold>904</bold></highlight> for one embodiment comprises a cobalt-zirconium (CoZr) alloy having one or more additional elements, such as tantalum (Ta) and niobium (Nb) for example, that help make the cobalt-zirconium (CoZr) alloy magnetically softer. Magnetic material layer <highlight><bold>904</bold></highlight> for one embodiment comprises a cobalt-zirconium (CoZr) alloy having one or more additional elements, such as a rare earth element for example, that help increase the ferromagnetic resonance of the cobalt-zirconium (CoZr) alloy. Rare earth elements include rhenium (Re), neodymium (Nd), praseodymium (Pr), and dysprosium (Dy) for example. Rhenium (Re) helps reduce stress and magnetostriction for the cobalt-zirconium (CoZr) alloy. </paragraph>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> Where magnetic material layer <highlight><bold>904</bold></highlight> comprises a cobalt-zirconium (CoZr) alloy, magnetic material layer <highlight><bold>904</bold></highlight> may comprise, for example, approximately 3 atomic percent to approximately 10 atomic percent zirconium (Zr). </paragraph>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> Where magnetic material layer <highlight><bold>904</bold></highlight> comprises a cobalt-zirconium-tantalum (CoZrTa) alloy, magnetic material layer <highlight><bold>904</bold></highlight> may comprise, for example, approximately 3 atomic percent to approximately 10 atomic percent zirconium (Zr) and may comprise up to and including approximately 10 atomic percent tantalum (Ta). Magnetic material layer <highlight><bold>904</bold></highlight> for one embodiment comprises approximately 91.5 atomic percent cobalt (Co), approximately 4 atomic percent zirconium (Zr), and approximately 4.5 atomic percent tantalum (Ta). Such a CoZrTa alloy can operate in the GigaHertz (GHz) range and can withstand temperatures up to approximately 450&deg; Celsius without crystallizing or significantly changing its relevant properties. </paragraph>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> Where magnetic material layer <highlight><bold>904</bold></highlight> comprises a cobalt-zirconium-rhenium (CoZrRe) alloy, magnetic material layer <highlight><bold>904</bold></highlight> may comprise, for example, approximately 3 atomic percent to approximately 10 atomic percent zirconium (Zr) and may comprise up to and including approximately 3 atomic percent rhenium (Re). Magnetic material layer <highlight><bold>904</bold></highlight> for one embodiment comprises approximately 89 atomic percent cobalt (Co), approximately 8 atomic percent zirconium (Zr), and approximately 3 atomic percent rhenium (Re). </paragraph>
<paragraph id="P-0087" lvl="0"><number>&lsqb;0087&rsqb;</number> Magnetic material layer <highlight><bold>904</bold></highlight> may be formed to any suitable thickness. Magnetic material layer <highlight><bold>904</bold></highlight> for one embodiment has a thickness in the range of approximately 0.05 microns (&mgr;m) to approximately 2.0 microns (&mgr;m). Magnetic material layer <highlight><bold>904</bold></highlight> for one embodiment has a thickness in the range of approximately 0.1 microns (&mgr;m) to approximately 1.0 micron (&mgr;m). Magnetic material layer <highlight><bold>904</bold></highlight> for one embodiment has a thickness of approximately 0.4 microns (&mgr;m). </paragraph>
<paragraph id="P-0088" lvl="0"><number>&lsqb;0088&rsqb;</number> Magnetic material layer <highlight><bold>904</bold></highlight> for one embodiment is sputter deposited using a physical vapor deposition (PVD) system, for example. Magnetic material layer <highlight><bold>904</bold></highlight> for one embodiment is deposited in the presence of an applied magnetic field to induce desirable magnetic properties in magnetic material layer <highlight><bold>904</bold></highlight>. Magnetic material layer <highlight><bold>904</bold></highlight> may be deposited, for example, in the presence of a fixed magnetic field, an approximately 180&deg; switching magnetic field, or an orthogonal switching magnetic field. </paragraph>
<paragraph id="P-0089" lvl="0"><number>&lsqb;0089&rsqb;</number> Magnetic material layer <highlight><bold>904</bold></highlight> for one embodiment may be deposited in sublayers of any suitable thickness, such as approximately 0.2 microns (&mgr;m) for example, to help prevent overheating and crystal growth during deposition. Each sublayer for one embodiment may be deposited in the presence of a magnetic field in such a manner so as to induce a magnetic anisotrophy in the sublayer in a direction parallel to the plane of the sublayer and orthogonal to that of another sublayer. Each sublayer may, for example, be deposited in the presence of an orthogonal switching magnetic field. Substrate <highlight><bold>300</bold></highlight> may also be repositioned relative to a fixed magnetic field as each sublayer is deposited so as to induce the orthogonal magnetic fields. </paragraph>
<paragraph id="P-0090" lvl="0"><number>&lsqb;0090&rsqb;</number> For block <highlight><bold>806</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, an overlying layer <highlight><bold>906</bold></highlight> is formed over magnetic material layer <highlight><bold>904</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>. Layer <highlight><bold>906</bold></highlight> may serve as an adhesion layer, a diffusion barrier layer, and/or as an anti-reflective coating for lithography for magnetic layer <highlight><bold>304</bold></highlight>. Layer <highlight><bold>906</bold></highlight> may comprise any suitable material and may be formed to any suitable thickness using any suitable technique. </paragraph>
<paragraph id="P-0091" lvl="0"><number>&lsqb;0091&rsqb;</number> For one embodiment where magnetic material layer <highlight><bold>904</bold></highlight> comprises cobalt (Co), titanium (Ti) may be sputter deposited over magnetic material layer <highlight><bold>904</bold></highlight> to a suitable thickness, such as approximately 250 angstroms (&angst;) for example, using a physical vapor deposition (PVD) system, for example, to form layer <highlight><bold>906</bold></highlight>. Titanium (Ti) helps photoresist adhere to cobalt (Co) in patterning magnetic layer <highlight><bold>304</bold></highlight>, helps protect cobalt (Co) from relatively high temperature processes that could potentially oxidize the top surface of magnetic material layer <highlight><bold>904</bold></highlight> and possibly damage the relevant properties of cobalt (Co), and may help reduce any undercutting in etching magnetic material layer <highlight><bold>904</bold></highlight>. </paragraph>
<paragraph id="P-0092" lvl="0"><number>&lsqb;0092&rsqb;</number> For another embodiment where magnetic material layer <highlight><bold>904</bold></highlight> comprises cobalt (Co), magnetic material layer <highlight><bold>904</bold></highlight> is oxidized to form layer <highlight><bold>906</bold></highlight> comprising cobalt oxide (CoO<highlight><subscript>x</subscript></highlight>). Cobalt oxide (CoO<highlight><subscript>x</subscript></highlight>) may be formed to any suitable thickness, such as in the range of approximately 10 angstroms (&angst;) to approximately 100 angstroms (&angst;) for example. Magnetic material layer <highlight><bold>904</bold></highlight> for one embodiment is briefly ashed with a suitable relatively low lamp, low temperature recipe to oxidize cobalt (Co) while minimizing any damage to the relevant properties of cobalt (Co). Oxidizing cobalt (Co) in this manner helps photoresist adhere to cobalt (Co) in patterning magnetic layer <highlight><bold>304</bold></highlight>. </paragraph>
<paragraph id="P-0093" lvl="0"><number>&lsqb;0093&rsqb;</number> Layer <highlight><bold>906</bold></highlight> is optional and may not be used, for example, where adhesion is of minimized concern for the magnetic material of magnetic layer <highlight><bold>304</bold></highlight>. </paragraph>
<paragraph id="P-0094" lvl="0"><number>&lsqb;0094&rsqb;</number> For block <highlight><bold>808</bold></highlight>, a patterned mask layer <highlight><bold>908</bold></highlight> is formed over magnetic layer <highlight><bold>304</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>. Mask layer <highlight><bold>908</bold></highlight> may comprise any suitable material and may have any suitable thickness. Mask layer <highlight><bold>908</bold></highlight> may be patterned using any suitable technique. Mask layer <highlight><bold>908</bold></highlight> for one embodiment comprises photoresist that is spun on and then patterned by exposing mask layer <highlight><bold>908</bold></highlight> through a suitable mask and developing mask layer <highlight><bold>908</bold></highlight>. </paragraph>
<paragraph id="P-0095" lvl="0"><number>&lsqb;0095&rsqb;</number> For block <highlight><bold>810</bold></highlight>, underlying layer <highlight><bold>902</bold></highlight>, magnetic material layer <highlight><bold>904</bold></highlight>, and overlying layer <highlight><bold>906</bold></highlight> are etched as illustrated in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>. Magnetic layer <highlight><bold>304</bold></highlight> for one embodiment is etched using a suitable wet etching technique. For one embodiment where layer <highlight><bold>906</bold></highlight> comprises titanium (Ti) or cobalt oxide (CoO<highlight><subscript>x</subscript></highlight>), a suitable dilute hydrofluoric (HF) acid solution is used to etch layer <highlight><bold>906</bold></highlight> exposed by mask layer <highlight><bold>908</bold></highlight>. For one embodiment, an approximately 50:1 HF acid solution is used. For one embodiment where magnetic material layer <highlight><bold>904</bold></highlight> comprises cobalt (Co), a solution of nitric acid is used to wet etch magnetic material layer <highlight><bold>904</bold></highlight> exposed by mask layer <highlight><bold>908</bold></highlight>. For one embodiment, an approximately 10% solution of nitric (HNO<highlight><subscript>3</subscript></highlight>) acid is used. For one embodiment where layer <highlight><bold>906</bold></highlight> comprises titanium (Ti), layer <highlight><bold>906</bold></highlight> helps reduce any undercutting in wet etching magnetic material layer <highlight><bold>904</bold></highlight>. For one embodiment where layer <highlight><bold>902</bold></highlight> comprises titanium (Ti), a suitable dilute hydrofluoric (HF) acid solution is used to etch layer <highlight><bold>902</bold></highlight> exposed by mask layer <highlight><bold>908</bold></highlight>. For one embodiment, an approximately 50:1 HF acid solution is used. </paragraph>
<paragraph id="P-0096" lvl="0"><number>&lsqb;0096&rsqb;</number> As substrate <highlight><bold>300</bold></highlight> is further processed in accordance with flow diagram <highlight><bold>200</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, for example, each subsequent process technique is to account for the presence of magnetic layer <highlight><bold>304</bold></highlight>. As one example where magnetic layer <highlight><bold>304</bold></highlight> comprises cobalt (Co), exposing magnetic layer <highlight><bold>304</bold></highlight> to a plasma or atmosphere containing oxygen at relatively high temperatures may damage the relevant properties of magnetic layer <highlight><bold>304</bold></highlight>. The effects of subsequent process techniques on magnetic layer <highlight><bold>304</bold></highlight> may be monitored using a permeance meter, for example. </paragraph>
<paragraph id="P-0097" lvl="0"><number>&lsqb;0097&rsqb;</number> For one embodiment where magnetic layer <highlight><bold>304</bold></highlight> comprises cobalt (Co), silicon dioxide (SiO<highlight><subscript>2</subscript></highlight>) is deposited to form dielectric layer <highlight><bold>306</bold></highlight>, for example, using a suitable plasma enhanced chemical vapor deposition (PECVD) system with tetraethyl orthosilicate (TEOS) to help maintain a temperature below approximately 450&deg; Celsius and therefore help minimize any oxidation and crystallization of magnetic layer <highlight><bold>304</bold></highlight>. </paragraph>
<paragraph id="P-0098" lvl="0"><number>&lsqb;0098&rsqb;</number> For one embodiment where photoresist, for example, is to be removed from magnetic layer <highlight><bold>304</bold></highlight>, dielectric layer <highlight><bold>306</bold></highlight>, and/or from a silicon dioxide (SiO<highlight><subscript>2</subscript></highlight>) hard mask over conductive layer <highlight><bold>308</bold></highlight>, a suitable relatively low temperature resist strip technique and a suitable solvent may be used instead of a typical relatively high temperature ash technique to avoid exposing magnetic layer <highlight><bold>304</bold></highlight> to plasmas at relatively high temperatures for relatively long periods of time. For another embodiment where photoresist, for example, is used in etching silicon dioxide (SiO<highlight><subscript>2</subscript></highlight>), such as for dielectric layer <highlight><bold>306</bold></highlight> for example, the silicon dioxide (SiO<highlight><subscript>2</subscript></highlight>) may be etched using a suitable relatively low power and relatively low temperature dry etch technique to help minimize any hardening of the photoresist. The photoresist may then be removed using a suitable solvent. </paragraph>
<paragraph id="P-0099" lvl="0"><number>&lsqb;0099&rsqb;</number> Following fabrication of inductor <highlight><bold>100</bold></highlight> with magnetic layer <highlight><bold>304</bold></highlight> and/or magnetic layer <highlight><bold>312</bold></highlight>, magnetic layer <highlight><bold>304</bold></highlight> and/or magnetic layer <highlight><bold>312</bold></highlight> may be annealed by exposing inductor <highlight><bold>100</bold></highlight> to a suitable temperature in the presence of a magnetic field to help vitalize the magnetic properties of magnetic layer <highlight><bold>304</bold></highlight> and/or magnetic layer <highlight><bold>312</bold></highlight>. </paragraph>
<paragraph id="P-0100" lvl="0"><number>&lsqb;0100&rsqb;</number> Although described in the context of inductor <highlight><bold>100</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, one or more magnetic layers may be formed and possibly patterned in fabricating other suitable inductors having other suitable structures. As one example, inductor <highlight><bold>100</bold></highlight> may be fabricated with a multi-level conductor formed across multiple layers and/or with multiple conductors. Inductor <highlight><bold>100</bold></highlight> for one embodiment may be formed with multiple conductors coupled in series or in parallel. Also, one or more magnetic layers may be formed and possibly patterned in fabricating other suitable integrated circuit devices, such as an integrated transformer formed using one or more inductors similar to inductor <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0101" lvl="7"><number>&lsqb;0101&rsqb;</number> Integrated Transformer Structure And Fabrication </paragraph>
<paragraph id="P-0102" lvl="0"><number>&lsqb;0102&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 11</cross-reference> illustrates, for one embodiment, an integrated transformer <highlight><bold>1100</bold></highlight>. <cross-reference target="DRAWINGS">FIG. 12</cross-reference> illustrates, for one embodiment, a cross-sectional view of integrated transformer <highlight><bold>1100</bold></highlight>. The cross-sectional view of <cross-reference target="DRAWINGS">FIG. 12</cross-reference> generally corresponds to a cross-section at line <highlight><bold>12</bold></highlight>-<highlight><bold>12</bold></highlight> of transformer <highlight><bold>1100</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 11</cross-reference>. </paragraph>
<paragraph id="P-0103" lvl="0"><number>&lsqb;0103&rsqb;</number> As illustrated in <cross-reference target="DRAWINGS">FIG. 12</cross-reference>, integrated transformer <highlight><bold>1100</bold></highlight> comprises integrated inductor <highlight><bold>100</bold></highlight> and another integrated inductor <highlight><bold>1150</bold></highlight> formed over inductor <highlight><bold>100</bold></highlight>. Integrated inductor <highlight><bold>1150</bold></highlight> for one embodiment is similarly fabricated as inductor <highlight><bold>100</bold></highlight>. Inductor <highlight><bold>100</bold></highlight> corresponds to a primary coil of a conventional transformer, and inductor <highlight><bold>1150</bold></highlight> corresponds to a secondary coil. As inductors <highlight><bold>100</bold></highlight> and <highlight><bold>1150</bold></highlight> are electrically isolated from one another, transformer <highlight><bold>1100</bold></highlight> for one embodiment may be used to couple signals or power from one circuit to another while isolating direct current (dc) biases. Transformer <highlight><bold>1100</bold></highlight> may also be used to help reduce noise. </paragraph>
<paragraph id="P-0104" lvl="0"><number>&lsqb;0104&rsqb;</number> As illustrated in <cross-reference target="DRAWINGS">FIG. 12</cross-reference>, inductor <highlight><bold>1150</bold></highlight> comprises, similarly as inductor <highlight><bold>100</bold></highlight>, a generally spiral-shaped conductor <highlight><bold>1160</bold></highlight> defining a signal path along which current may flow. Inductor <highlight><bold>1150</bold></highlight> is positioned relative to inductor <highlight><bold>100</bold></highlight> such that an electromagnetic field generated by inductor <highlight><bold>100</bold></highlight> induces a voltage potential across an innermost node <highlight><bold>1162</bold></highlight> near the beginning of an innermost turn <highlight><bold>1164</bold></highlight> of conductor <highlight><bold>1160</bold></highlight> and an outermost node <highlight><bold>1166</bold></highlight> near the end of an outermost turn <highlight><bold>1168</bold></highlight> of conductor <highlight><bold>1160</bold></highlight>. Current then flows through conductor <highlight><bold>1160</bold></highlight>. The induced voltage potential across inductor <highlight><bold>1150</bold></highlight> may be stepped up or stepped down from the voltage potential applied across inductor <highlight><bold>100</bold></highlight> as desired in designing inductors <highlight><bold>100</bold></highlight> and <highlight><bold>1150</bold></highlight> and in positioning inductors <highlight><bold>100</bold></highlight> and <highlight><bold>1150</bold></highlight> relative to one another. </paragraph>
<paragraph id="P-0105" lvl="0"><number>&lsqb;0105&rsqb;</number> Although each conductor <highlight><bold>110</bold></highlight> and <highlight><bold>1160</bold></highlight> is illustrated as defining approximately 2&frac34; generally octagonal-shaped turns, each conductor <highlight><bold>110</bold></highlight> and <highlight><bold>1160</bold></highlight> may define any suitable number of one or more turns and any suitable fraction of a turn of any suitable shape. Each turn may be rectangular, hexagonal, or circular in shape, for example. The number of turns defined by each conductor <highlight><bold>110</bold></highlight> and <highlight><bold>1160</bold></highlight> helps determine the amount of the voltage potential induced across inductor <highlight><bold>1150</bold></highlight> for a given voltage potential applied across inductor <highlight><bold>100</bold></highlight>. The shape of each turn for each conductor <highlight><bold>110</bold></highlight> and <highlight><bold>1160</bold></highlight> may also help determine the amount of the voltage potential induced across inductor <highlight><bold>1150</bold></highlight> for a given voltage potential applied across inductor <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0106" lvl="0"><number>&lsqb;0106&rsqb;</number> Each conductor <highlight><bold>110</bold></highlight> and <highlight><bold>1160</bold></highlight> may comprise any suitable conductive material and may have any suitable dimensions. The signal path defined by each conductor <highlight><bold>110</bold></highlight> and <highlight><bold>1160</bold></highlight> may have any suitable width, thickness, and length with any suitable spacing between turns and may cover an area of any suitable shape and size. The material and dimensions of each conductor <highlight><bold>110</bold></highlight> and <highlight><bold>1160</bold></highlight> and the spacing between turns for each conductor <highlight><bold>110</bold></highlight> and <highlight><bold>1160</bold></highlight> may help determine the amount of the voltage potential induced across inductor <highlight><bold>1150</bold></highlight> based on a given voltage potential applied across inductor <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0107" lvl="0"><number>&lsqb;0107&rsqb;</number> Inductors <highlight><bold>100</bold></highlight> and <highlight><bold>1150</bold></highlight> may be positioned relative to one another in any suitable manner to induce any desirable voltage potential across inductor <highlight><bold>1150</bold></highlight> for a given voltage potential applied across inductor <highlight><bold>100</bold></highlight>. Inductor <highlight><bold>1150</bold></highlight> for one embodiment is positioned relative to inductor <highlight><bold>100</bold></highlight> such that the signal path defined by conductor <highlight><bold>1160</bold></highlight> lies over and is generally parallel to the signal path defined by conductor <highlight><bold>110</bold></highlight>. How inductors <highlight><bold>100</bold></highlight> and <highlight><bold>1150</bold></highlight> are positioned relative to one another and the proximity between inductors <highlight><bold>100</bold></highlight> and <highlight><bold>1150</bold></highlight> helps determine the amount of the voltage potential induced across inductor <highlight><bold>1150</bold></highlight> based on a given voltage potential applied across inductor <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0108" lvl="0"><number>&lsqb;0108&rsqb;</number> Although described in the context of inductor <highlight><bold>100</bold></highlight> corresponding to a primary coil and inductor <highlight><bold>1150</bold></highlight> corresponding to a secondary coil, inductor <highlight><bold>100</bold></highlight> may also correspond to a secondary coil and inductor <highlight><bold>1150</bold></highlight> may correspond to a primary coil. That is, a voltage potential may be applied across nodes <highlight><bold>1162</bold></highlight> and <highlight><bold>1166</bold></highlight> of inductor <highlight><bold>1150</bold></highlight> to generate an electromagnetic field around both inductors <highlight><bold>1150</bold></highlight> and <highlight><bold>100</bold></highlight> and induce a voltage potential across nodes <highlight><bold>112</bold></highlight> and <highlight><bold>116</bold></highlight> of inductor <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0109" lvl="0"><number>&lsqb;0109&rsqb;</number> Inductors <highlight><bold>100</bold></highlight> and <highlight><bold>1150</bold></highlight> for one embodiment are each fabricated to have an increased self-inductance to help increase the quality factor Q of each inductor <highlight><bold>100</bold></highlight> and <highlight><bold>1150</bold></highlight> and to help form transformer <highlight><bold>1100</bold></highlight> with a relatively high mutual inductance between inductors <highlight><bold>100</bold></highlight> and <highlight><bold>1150</bold></highlight>. </paragraph>
<paragraph id="P-0110" lvl="0"><number>&lsqb;0110&rsqb;</number> As illustrated in <cross-reference target="DRAWINGS">FIG. 12</cross-reference>, inductor <highlight><bold>1150</bold></highlight> for one embodiment is similarly fabricated as inductor <highlight><bold>100</bold></highlight>. Inductor <highlight><bold>1150</bold></highlight> comprises magnetic layer <highlight><bold>312</bold></highlight>, a first dielectric layer <highlight><bold>314</bold></highlight>, a conductive layer <highlight><bold>316</bold></highlight> to form conductor <highlight><bold>1160</bold></highlight>, a second dielectric layer <highlight><bold>318</bold></highlight>, and a magnetic layer <highlight><bold>320</bold></highlight>. Magnetic layer <highlight><bold>312</bold></highlight> serves as a second magnetic layer for inductor <highlight><bold>100</bold></highlight> and as a first magnetic layer for inductor <highlight><bold>1150</bold></highlight>. Dielectric layer <highlight><bold>314</bold></highlight> helps insulate conductive layer <highlight><bold>316</bold></highlight> from magnetic layer <highlight><bold>312</bold></highlight>. Dielectric layer <highlight><bold>318</bold></highlight> helps insulate magnetic layer <highlight><bold>320</bold></highlight> from conductive layer <highlight><bold>316</bold></highlight>. </paragraph>
<paragraph id="P-0111" lvl="0"><number>&lsqb;0111&rsqb;</number> Inductor <highlight><bold>1150</bold></highlight> for one embodiment is fabricated in accordance with flow diagram <highlight><bold>200</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. After inductor <highlight><bold>100</bold></highlight> has been formed, dielectric layer <highlight><bold>314</bold></highlight> may be formed over inductor <highlight><bold>100</bold></highlight> and patterned similarly as dielectric layer <highlight><bold>306</bold></highlight> for blocks <highlight><bold>208</bold></highlight> and <highlight><bold>210</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. Forming and/or patterning dielectric layer <highlight><bold>314</bold></highlight> is optional similarly as dielectric layer <highlight><bold>306</bold></highlight>. Dielectric layer <highlight><bold>314</bold></highlight> may not be formed, for example, where inductor <highlight><bold>100</bold></highlight> does not comprise magnetic layer <highlight><bold>312</bold></highlight> and does comprise dielectric layer <highlight><bold>310</bold></highlight>. </paragraph>
<paragraph id="P-0112" lvl="0"><number>&lsqb;0112&rsqb;</number> Conductive layer <highlight><bold>316</bold></highlight> may be formed and patterned to form conductor <highlight><bold>1160</bold></highlight> similarly as conductive layer <highlight><bold>308</bold></highlight> for blocks <highlight><bold>212</bold></highlight> and <highlight><bold>214</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. </paragraph>
<paragraph id="P-0113" lvl="0"><number>&lsqb;0113&rsqb;</number> Dielectric layer <highlight><bold>318</bold></highlight> may be formed and patterned similarly as dielectric layer <highlight><bold>310</bold></highlight> for blocks <highlight><bold>216</bold></highlight> and <highlight><bold>218</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. Forming and/or patterning dielectric layer <highlight><bold>318</bold></highlight> is optional similarly as dielectric layer <highlight><bold>310</bold></highlight>. </paragraph>
<paragraph id="P-0114" lvl="0"><number>&lsqb;0114&rsqb;</number> Magnetic layer <highlight><bold>320</bold></highlight> may be formed and patterned similarly as magnetic layer <highlight><bold>312</bold></highlight> for blocks <highlight><bold>220</bold></highlight> and <highlight><bold>222</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. Forming and/or patterning magnetic layer <highlight><bold>320</bold></highlight> is optional similarly as magnetic layer <highlight><bold>312</bold></highlight>. </paragraph>
<paragraph id="P-0115" lvl="0"><number>&lsqb;0115&rsqb;</number> Magnetic layers <highlight><bold>304</bold></highlight> and/or <highlight><bold>312</bold></highlight> help increase the self-inductance of inductor <highlight><bold>100</bold></highlight>, and magnetic layers <highlight><bold>312</bold></highlight> and/or <highlight><bold>320</bold></highlight> help increase the self-inductance of inductor <highlight><bold>1150</bold></highlight>. Magnetic layers <highlight><bold>304</bold></highlight>, <highlight><bold>312</bold></highlight>, and/or <highlight><bold>320</bold></highlight> help increase the mutual inductance between inductors <highlight><bold>100</bold></highlight> and <highlight><bold>1150</bold></highlight>. Each magnetic layer <highlight><bold>304</bold></highlight>, <highlight><bold>312</bold></highlight>, and <highlight><bold>320</bold></highlight> may comprise any suitable magnetic material and have any suitable shape, such as the rectangular shape illustrated in <cross-reference target="DRAWINGS">FIGS. 1 and 11</cross-reference> for example, and any suitable dimensions. Each magnetic layer <highlight><bold>304</bold></highlight>, <highlight><bold>312</bold></highlight>, and <highlight><bold>320</bold></highlight> may or may not comprise the same magnetic material as any other magnetic layer <highlight><bold>304</bold></highlight>, <highlight><bold>312</bold></highlight>, or <highlight><bold>320</bold></highlight>. Any one or more of magnetic layers <highlight><bold>304</bold></highlight>, <highlight><bold>312</bold></highlight>, and <highlight><bold>320</bold></highlight> may optionally define any suitable number of one or more slots. </paragraph>
<paragraph id="P-0116" lvl="0"><number>&lsqb;0116&rsqb;</number> Transformer <highlight><bold>1100</bold></highlight> for one embodiment may optionally comprise one of magnetic layers <highlight><bold>304</bold></highlight>, <highlight><bold>312</bold></highlight>, and <highlight><bold>320</bold></highlight> to help increase the inductance of inductor <highlight><bold>100</bold></highlight> and/or inductor <highlight><bold>1150</bold></highlight>. Transformer <highlight><bold>1100</bold></highlight> for another embodiment may optionally comprise two of magnetic layers <highlight><bold>304</bold></highlight>, <highlight><bold>312</bold></highlight>, and <highlight><bold>320</bold></highlight> to help further increase the inductance of inductor <highlight><bold>100</bold></highlight> and/or inductor <highlight><bold>1150</bold></highlight>. Transformer <highlight><bold>1100</bold></highlight> for another embodiment may comprise all three magnetic layers <highlight><bold>304</bold></highlight>, <highlight><bold>312</bold></highlight>, and <highlight><bold>320</bold></highlight> to help even further increase the inductance of inductor <highlight><bold>100</bold></highlight> and/or inductor <highlight><bold>1150</bold></highlight>. </paragraph>
<paragraph id="P-0117" lvl="0"><number>&lsqb;0117&rsqb;</number> For one embodiment where transformer <highlight><bold>1100</bold></highlight> comprises two or more of magnetic layers <highlight><bold>304</bold></highlight>, <highlight><bold>312</bold></highlight>, and <highlight><bold>320</bold></highlight>, each such magnetic layer <highlight><bold>304</bold></highlight>, <highlight><bold>312</bold></highlight>, or <highlight><bold>320</bold></highlight> may optionally be connected to another magnetic layer <highlight><bold>304</bold></highlight>, <highlight><bold>312</bold></highlight>, or <highlight><bold>320</bold></highlight> with any suitable magnetic and/or conductive material. Magnetic layers <highlight><bold>304</bold></highlight> and <highlight><bold>312</bold></highlight> may be connected, as illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, through a region <highlight><bold>132</bold></highlight> within innermost turn <highlight><bold>114</bold></highlight> of conductor <highlight><bold>110</bold></highlight> and/or at one or more regions, such as regions <highlight><bold>134</bold></highlight> and <highlight><bold>136</bold></highlight> for example, along a perimeter surrounding outermost turn <highlight><bold>118</bold></highlight> of conductor <highlight><bold>110</bold></highlight>. Magnetic layers <highlight><bold>312</bold></highlight> and <highlight><bold>320</bold></highlight> may be connected, as illustrated in <cross-reference target="DRAWINGS">FIG. 11</cross-reference>, through a region <highlight><bold>1182</bold></highlight> within innermost turn <highlight><bold>1164</bold></highlight> of conductor <highlight><bold>1160</bold></highlight> and/or at one or more regions, such as regions <highlight><bold>1184</bold></highlight> and <highlight><bold>1186</bold></highlight> for example, along a perimeter surrounding outermost turn <highlight><bold>1168</bold></highlight> of conductor <highlight><bold>1160</bold></highlight>. Magnetic layers <highlight><bold>304</bold></highlight> and <highlight><bold>320</bold></highlight> may be connected through regions <highlight><bold>132</bold></highlight> and <highlight><bold>1182</bold></highlight> and/or at one or more regions, such as regions <highlight><bold>134</bold></highlight> and <highlight><bold>1184</bold></highlight> and regions <highlight><bold>136</bold></highlight> and <highlight><bold>1186</bold></highlight> for example, along a perimeter surrounding conductors <highlight><bold>110</bold></highlight> and <highlight><bold>1160</bold></highlight>. Two or more of magnetic layers <highlight><bold>304</bold></highlight>, <highlight><bold>312</bold></highlight>, and <highlight><bold>320</bold></highlight> may be connected along a perimeter of any suitable shape, such as the rectangular shape illustrated in <cross-reference target="DRAWINGS">FIGS. 1 and 11</cross-reference> for example. </paragraph>
<paragraph id="P-0118" lvl="0"><number>&lsqb;0118&rsqb;</number> Connecting two or more of magnetic layers <highlight><bold>304</bold></highlight>, <highlight><bold>312</bold></highlight>, and <highlight><bold>320</bold></highlight> helps increase the self-inductance of inductor <highlight><bold>100</bold></highlight> and/or inductor <highlight><bold>1150</bold></highlight> and the mutual inductance between inductor <highlight><bold>100</bold></highlight> and <highlight><bold>1150</bold></highlight>. Connecting two or more of magnetic layers <highlight><bold>304</bold></highlight>, <highlight><bold>312</bold></highlight>, and <highlight><bold>320</bold></highlight> at most or substantially all regions along a perimeter surrounding conductor <highlight><bold>110</bold></highlight> and/or conductor <highlight><bold>1160</bold></highlight> helps prevent straying of the magnetic flux generated by conductor <highlight><bold>110</bold></highlight> and/or conductor <highlight><bold>1160</bold></highlight>. </paragraph>
<paragraph id="P-0119" lvl="0"><number>&lsqb;0119&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 13</cross-reference> illustrates, for one embodiment, another integrated transformer <highlight><bold>1300</bold></highlight>. Integrated transformer <highlight><bold>1300</bold></highlight> comprises integrated inductor <highlight><bold>1310</bold></highlight> and another integrated inductor <highlight><bold>1360</bold></highlight>. As illustrated in <cross-reference target="DRAWINGS">FIG. 13</cross-reference>, inductors <highlight><bold>1310</bold></highlight> and <highlight><bold>1360</bold></highlight> are positioned in a side-by-side relationship. As inductor <highlight><bold>1310</bold></highlight>, for example, generates an electromagnetic field due to the application of a voltage potential across inductor <highlight><bold>1310</bold></highlight>, a voltage potential is induced across inductor <highlight><bold>1360</bold></highlight>. The induced voltage potential across inductor <highlight><bold>1360</bold></highlight> may be stepped up or stepped down from the voltage potential applied across inductor <highlight><bold>1310</bold></highlight> as desired in designing inductors <highlight><bold>1310</bold></highlight> and <highlight><bold>1360</bold></highlight> and in positioning inductors <highlight><bold>1310</bold></highlight> and <highlight><bold>1360</bold></highlight> relative to one another. </paragraph>
<paragraph id="P-0120" lvl="0"><number>&lsqb;0120&rsqb;</number> Each inductor <highlight><bold>1310</bold></highlight> and <highlight><bold>1360</bold></highlight> for one embodiment is fabricated similarly as inductor <highlight><bold>100</bold></highlight>. For one embodiment, each inductor <highlight><bold>1310</bold></highlight> and <highlight><bold>1360</bold></highlight> is fabricated in accordance with flow diagram <highlight><bold>200</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2</cross-reference> over the same substrate to form transformer <highlight><bold>1300</bold></highlight>. </paragraph>
<paragraph id="P-0121" lvl="0"><number>&lsqb;0121&rsqb;</number> For one embodiment where each inductor <highlight><bold>1310</bold></highlight> and <highlight><bold>1360</bold></highlight> comprises a first magnetic layer corresponding to magnetic layer <highlight><bold>304</bold></highlight> of inductor <highlight><bold>100</bold></highlight>, each corresponding first magnetic layer of inductors <highlight><bold>1310</bold></highlight> and <highlight><bold>1360</bold></highlight> for one embodiment may be formed at the same time and remain connected to one another to help increase the mutual inductance between inductors <highlight><bold>1310</bold></highlight> and <highlight><bold>1360</bold></highlight>. For one embodiment where each inductor <highlight><bold>1310</bold></highlight> and <highlight><bold>1360</bold></highlight> comprises a second magnetic layer corresponding to magnetic layer <highlight><bold>312</bold></highlight> of inductor <highlight><bold>100</bold></highlight>, each corresponding second magnetic layer of inductors <highlight><bold>1310</bold></highlight> and <highlight><bold>1360</bold></highlight> for one embodiment maybe formed at the same time and remain connected to one another to help increase the mutual inductance between inductors <highlight><bold>1310</bold></highlight> and <highlight><bold>1360</bold></highlight>. For one embodiment where each inductor <highlight><bold>1310</bold></highlight> and <highlight><bold>1360</bold></highlight> comprises both magnetic layers corresponding to magnetic layers <highlight><bold>304</bold></highlight> and <highlight><bold>312</bold></highlight> of inductor <highlight><bold>100</bold></highlight>, the first magnetic layer of each inductor <highlight><bold>1310</bold></highlight> and <highlight><bold>1360</bold></highlight> may be connected to the second magnetic layer of each inductor <highlight><bold>1310</bold></highlight> and <highlight><bold>1360</bold></highlight> at one or more regions along a perimeter surrounding both inductors <highlight><bold>1310</bold></highlight> and <highlight><bold>1360</bold></highlight> to help further increase the mutual inductance between inductors <highlight><bold>1310</bold></highlight> and <highlight><bold>1360</bold></highlight>. </paragraph>
<paragraph id="P-0122" lvl="0"><number>&lsqb;0122&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 14</cross-reference> illustrates, for one embodiment, another integrated transformer <highlight><bold>1400</bold></highlight>. Integrated transformer <highlight><bold>1400</bold></highlight> comprises integrated inductor <highlight><bold>1410</bold></highlight> and another integrated inductor <highlight><bold>1460</bold></highlight>. Inductors <highlight><bold>1410</bold></highlight> and <highlight><bold>1460</bold></highlight> for one embodiment are positioned such that at least a portion of one or more turns of the conductor of inductor <highlight><bold>1460</bold></highlight> are each positioned adjacent to an inner side of at least a portion of one turn of the conductor of inductor <highlight><bold>1410</bold></highlight>. Inductors <highlight><bold>1410</bold></highlight> and <highlight><bold>1460</bold></highlight> for one embodiment are positioned such that at least a portion of one or more turns of inductor <highlight><bold>1410</bold></highlight> are each positioned between at least a portion of each of two turns of inductor <highlight><bold>1460</bold></highlight> and such that at least a portion of one or more turns of inductor <highlight><bold>1460</bold></highlight> are each positioned between at least a portion of each of two turns of inductor <highlight><bold>1410</bold></highlight>. For one embodiment, as illustrated in <cross-reference target="DRAWINGS">FIG. 14</cross-reference>, inductors <highlight><bold>1410</bold></highlight> and <highlight><bold>1460</bold></highlight> are positioned such that each turn of inductor <highlight><bold>1410</bold></highlight> is positioned on the same level as and adjacent to at least one turn of inductor <highlight><bold>1460</bold></highlight> and such that each turn of inductor <highlight><bold>1460</bold></highlight> is positioned on the same level as and adjacent to at least one turn of inductor <highlight><bold>1410</bold></highlight>. </paragraph>
<paragraph id="P-0123" lvl="0"><number>&lsqb;0123&rsqb;</number> As inductor <highlight><bold>1410</bold></highlight>, for example, generates an electromagnetic field due to the application of a voltage potential across inductor <highlight><bold>1410</bold></highlight>, a voltage potential is induced across inductor <highlight><bold>1460</bold></highlight>. The induced voltage potential across inductor <highlight><bold>1460</bold></highlight> may be stepped up or stepped down from the voltage potential applied across inductor <highlight><bold>1410</bold></highlight> as desired in designing inductors <highlight><bold>1410</bold></highlight> and <highlight><bold>1460</bold></highlight> and in positioning inductors <highlight><bold>1410</bold></highlight> and <highlight><bold>1460</bold></highlight> relative to one another. </paragraph>
<paragraph id="P-0124" lvl="0"><number>&lsqb;0124&rsqb;</number> Each inductor <highlight><bold>1410</bold></highlight> and <highlight><bold>1460</bold></highlight> for one embodiment is fabricated similarly as inductor <highlight><bold>100</bold></highlight>. For one embodiment, each inductor <highlight><bold>1410</bold></highlight> and <highlight><bold>1460</bold></highlight> is fabricated in accordance with flow diagram <highlight><bold>200</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. The conductor of each inductor <highlight><bold>1410</bold></highlight> and <highlight><bold>1460</bold></highlight>, for one embodiment, is formed simultaneously for blocks <highlight><bold>212</bold></highlight> and <highlight><bold>214</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. Transformer <highlight><bold>1400</bold></highlight> may be formed with a first magnetic layer corresponding to magnetic layer <highlight><bold>304</bold></highlight> of inductor <highlight><bold>100</bold></highlight> and/or a second magnetic layer corresponding to magnetic layer <highlight><bold>312</bold></highlight> of inductor <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0125" lvl="0"><number>&lsqb;0125&rsqb;</number> Although each inductor <highlight><bold>100</bold></highlight>, <highlight><bold>1150</bold></highlight>, <highlight><bold>1310</bold></highlight>, <highlight><bold>1360</bold></highlight>. <highlight><bold>1410</bold></highlight> and <highlight><bold>1460</bold></highlight> is described as comprising one single-level spiral-shaped conductor, other suitable primary and secondary inductors each having any suitable number of one or more spiral-shaped conductors each formed over one or more levels and coupled in series or in parallel may be similarly fabricated as inductor <highlight><bold>100</bold></highlight> and positioned relative to one another in any suitable manner to form an integrated transformer. </paragraph>
<paragraph id="P-0126" lvl="0"><number>&lsqb;0126&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 15</cross-reference> illustrates, for one embodiment, another integrated transformer <highlight><bold>1500</bold></highlight>. Integrated transformer <highlight><bold>1500</bold></highlight> comprises integrated inductor <highlight><bold>1510</bold></highlight> and another integrated inductor <highlight><bold>1560</bold></highlight>. Inductors <highlight><bold>1510</bold></highlight> and <highlight><bold>1560</bold></highlight> for one embodiment are positioned such that at least a portion of one or more turns of the conductor of inductor <highlight><bold>1560</bold></highlight> are each positioned adjacent to an inner side of at least a portion of one turn of the conductor of inductor <highlight><bold>1510</bold></highlight> and such that at least a portion of one or more turns of inductor <highlight><bold>1510</bold></highlight> are each positioned adjacent to an inner side of at least a portion of one turn of inductor <highlight><bold>1560</bold></highlight>. Inductors <highlight><bold>1510</bold></highlight> and <highlight><bold>1560</bold></highlight> for one embodiment are positioned such that at least a portion of one or more turns of inductor <highlight><bold>1510</bold></highlight> are each positioned between at least a portion of each of two turns of inductor <highlight><bold>1560</bold></highlight>, such that at least a portion of one or more turns of inductor <highlight><bold>1560</bold></highlight> are each positioned between at least a portion of each of two turns of inductor <highlight><bold>1510</bold></highlight>, and such that each of one or more turns of inductor <highlight><bold>1510</bold></highlight> or <highlight><bold>1560</bold></highlight> crosses over an adjacent turn of inductor <highlight><bold>1560</bold></highlight> or <highlight><bold>1510</bold></highlight> at least once. </paragraph>
<paragraph id="P-0127" lvl="0"><number>&lsqb;0127&rsqb;</number> As inductor <highlight><bold>1510</bold></highlight>, for example, generates an electromagnetic field due to the application of a voltage potential across inductor <highlight><bold>1510</bold></highlight>, a voltage potential is induced across inductor <highlight><bold>1560</bold></highlight>. The induced voltage potential across inductor <highlight><bold>1560</bold></highlight> may be stepped up or stepped down from the voltage potential applied across inductor <highlight><bold>1510</bold></highlight> as desired in designing inductors <highlight><bold>1510</bold></highlight> and <highlight><bold>1560</bold></highlight> and in positioning inductors <highlight><bold>1510</bold></highlight> and <highlight><bold>1560</bold></highlight> relative to one another. </paragraph>
<paragraph id="P-0128" lvl="0"><number>&lsqb;0128&rsqb;</number> Each inductor <highlight><bold>1510</bold></highlight> and <highlight><bold>1560</bold></highlight> for one embodiment is fabricated similarly as inductor <highlight><bold>100</bold></highlight>. For one embodiment, each inductor <highlight><bold>1510</bold></highlight> and <highlight><bold>1560</bold></highlight> is fabricated in accordance with flow diagram <highlight><bold>200</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. The conductor of each inductor <highlight><bold>1510</bold></highlight> and <highlight><bold>1560</bold></highlight>, for one embodiment, is formed simultaneously for blocks <highlight><bold>212</bold></highlight> and <highlight><bold>214</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2</cross-reference> and spans multiple levels to accommodate cross-overs for each conductor with a suitable dielectric material between each conductor at each cross-over. Transformer <highlight><bold>1500</bold></highlight> may be formed with a first magnetic layer corresponding to magnetic layer <highlight><bold>304</bold></highlight> of inductor <highlight><bold>100</bold></highlight> and/or a second magnetic layer corresponding to magnetic layer <highlight><bold>312</bold></highlight> of inductor <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0129" lvl="0"><number>&lsqb;0129&rsqb;</number> Although each transformer <highlight><bold>1100</bold></highlight>, <highlight><bold>1300</bold></highlight>, <highlight><bold>1400</bold></highlight>, and <highlight><bold>1500</bold></highlight> is illustrated as comprising one primary inductor and one secondary inductor, any suitable number of primary and secondary inductors each similarly fabricated as inductor <highlight><bold>100</bold></highlight> may be positioned relative to one another in any suitable manner to form an integrated transformer. As one example, two secondary inductors may be positioned relative to one primary inductor in any suitable manner to form an integrated transformer. </paragraph>
<paragraph id="P-0130" lvl="7"><number>&lsqb;0130&rsqb;</number> Integrated Autotransformer Structure </paragraph>
<paragraph id="P-0131" lvl="0"><number>&lsqb;0131&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 16</cross-reference> illustrates, for one embodiment, an integrated transformer <highlight><bold>1600</bold></highlight>. Integrated transformer <highlight><bold>1600</bold></highlight> is an autotransformer. Transformer <highlight><bold>1600</bold></highlight> for one embodiment may be similarly fabricated as inductor <highlight><bold>100</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, for example. As a voltage potential is applied across a node <highlight><bold>1612</bold></highlight> near one end of a spiral-shaped conductor <highlight><bold>1610</bold></highlight> of transformer <highlight><bold>1600</bold></highlight> and another node <highlight><bold>1616</bold></highlight> near the other end of conductor <highlight><bold>1610</bold></highlight>, a voltage potential between any two points along conductor <highlight><bold>1610</bold></highlight> may be tapped. Transformer <highlight><bold>1600</bold></highlight> may be used, for example, for circuits such as in a direct current (de) voltage converter. </paragraph>
<paragraph id="P-0132" lvl="0"><number>&lsqb;0132&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 16</cross-reference> illustrates, for one embodiment, voltage taps <highlight><bold>1642</bold></highlight> and <highlight><bold>1644</bold></highlight> each at a node between nodes <highlight><bold>1612</bold></highlight> and <highlight><bold>1616</bold></highlight>. A voltage potential tapped using voltage taps <highlight><bold>1642</bold></highlight> and/or <highlight><bold>1644</bold></highlight> may be stepped down from the voltage potential applied across transformer <highlight><bold>1600</bold></highlight> as desired in designing transformer <highlight><bold>1600</bold></highlight>. The resulting voltage potential, for example, across voltage tap <highlight><bold>1642</bold></highlight> and voltage tap <highlight><bold>1644</bold></highlight>, node <highlight><bold>1612</bold></highlight> and voltage tap <highlight><bold>1642</bold></highlight>, node <highlight><bold>1612</bold></highlight> and voltage tap <highlight><bold>1644</bold></highlight>, node <highlight><bold>1616</bold></highlight> and voltage tap <highlight><bold>1642</bold></highlight>, and/or node <highlight><bold>1616</bold></highlight> and voltage tap <highlight><bold>1644</bold></highlight> may be tapped. </paragraph>
<paragraph id="P-0133" lvl="0"><number>&lsqb;0133&rsqb;</number> For another embodiment, a predetermined voltage potential, such as ground for example, may be applied to voltage tap <highlight><bold>1642</bold></highlight> and/or voltage tap <highlight><bold>1644</bold></highlight>. As a voltage potential is applied across transformer <highlight><bold>1600</bold></highlight>, the resulting voltage potential across node <highlight><bold>1612</bold></highlight> and voltage tap <highlight><bold>1642</bold></highlight>, node <highlight><bold>1612</bold></highlight> and voltage tap <highlight><bold>1644</bold></highlight>, node <highlight><bold>1616</bold></highlight> and voltage tap <highlight><bold>1642</bold></highlight>, and/or node <highlight><bold>1616</bold></highlight> and voltage tap <highlight><bold>1644</bold></highlight> may be tapped. </paragraph>
<paragraph id="P-0134" lvl="0"><number>&lsqb;0134&rsqb;</number> Although conductor <highlight><bold>1610</bold></highlight> is illustrated as defining approximately 2&frac34; generally octagonal-shaped turns, conductor <highlight><bold>1610</bold></highlight> may define any suitable number of one or more turns and any suitable fraction of a turn of any suitable shape. Each turn may be rectangular, hexagonal, or circular in shape, for example. The number of turns defined by conductor <highlight><bold>1610</bold></highlight> helps determine the amount of the voltage potential tapped using voltage taps <highlight><bold>1642</bold></highlight> and/or <highlight><bold>1644</bold></highlight> for a given voltage potential applied across transformer <highlight><bold>1600</bold></highlight>. The shape of each turn for conductor <highlight><bold>1610</bold></highlight> may also help determine the amount of the voltage potential tapped using voltage taps <highlight><bold>1642</bold></highlight> and/or <highlight><bold>1644</bold></highlight> for a given voltage potential applied across transformer <highlight><bold>1600</bold></highlight>. </paragraph>
<paragraph id="P-0135" lvl="0"><number>&lsqb;0135&rsqb;</number> Conductor <highlight><bold>1610</bold></highlight> may comprise any suitable conductive material and may have any suitable dimensions. The signal path defined by conductor <highlight><bold>1610</bold></highlight> may have any suitable width, thickness, and length with any suitable spacing between turns and may cover an area of any suitable shape and size. The material and dimensions of conductor <highlight><bold>1610</bold></highlight> and the spacing between turns for conductor <highlight><bold>1610</bold></highlight> may help determine the amount of the voltage potential tapped using voltage taps <highlight><bold>1642</bold></highlight> and/or <highlight><bold>1644</bold></highlight> for a given voltage potential applied across transformer <highlight><bold>1600</bold></highlight>. </paragraph>
<paragraph id="P-0136" lvl="0"><number>&lsqb;0136&rsqb;</number> Transformer <highlight><bold>1600</bold></highlight> may be fabricated such that a voltage potential may be tapped from conductor <highlight><bold>1610</bold></highlight> in any suitable manner. Transformer <highlight><bold>1600</bold></highlight> may be fabricated, for example, such that a voltage potential may be tapped from beneath conductor <highlight><bold>1610</bold></highlight> and/or from above conductor <highlight><bold>1610</bold></highlight>. Voltage taps <highlight><bold>1642</bold></highlight> and <highlight><bold>1644</bold></highlight>, for example, may be conductively coupled to circuitry from beneath and/or above transformer <highlight><bold>1600</bold></highlight> by forming a respective via to conductor <highlight><bold>1610</bold></highlight> and filling the via with a suitable conductive material. Where transformer <highlight><bold>1600</bold></highlight> comprises a lower magnetic layer and/or an upper magnetic layer, a portion of the lower magnetic layer and/or the upper magnetic layer may optionally be isolated to serve as a portion of a conductive contact to conductor <highlight><bold>1610</bold></highlight>. </paragraph>
<paragraph id="P-0137" lvl="0"><number>&lsqb;0137&rsqb;</number> Although transformer <highlight><bold>1600</bold></highlight> is described as comprising one single-level spiral-shaped conductor, any other suitable transformer having any suitable number of one or more spiral-shaped conductors each formed over one or more levels and coupled in series or in parallel may be similarly fabricated and tapped at any suitable location along any conductor of the transformer. </paragraph>
<paragraph id="P-0138" lvl="0"><number>&lsqb;0138&rsqb;</number> Although transformer <highlight><bold>1600</bold></highlight> is illustrated in the context of a single inductor, any suitable primary or secondary inductor of any suitable transformer, such as transformer <highlight><bold>1100</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 11</cross-reference>, transformer <highlight><bold>1300</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 13</cross-reference>, transformer <highlight><bold>1400</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 14</cross-reference>, or transformer <highlight><bold>1500</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 15</cross-reference>, for example, may be tapped at any suitable location along any conductor of the transformer. </paragraph>
<paragraph id="P-0139" lvl="7"><number>&lsqb;0139&rsqb;</number> Integrated Circuit and Integrated Circuit Package </paragraph>
<paragraph id="P-0140" lvl="0"><number>&lsqb;0140&rsqb;</number> As illustrated in block diagram form in <cross-reference target="DRAWINGS">FIG. 17</cross-reference>, one or more integrated transformers <highlight><bold>1702</bold></highlight> may be integrated in an integrated circuit <highlight><bold>1700</bold></highlight> with any suitable one or more integrated circuit devices, such as integrated circuit devices <highlight><bold>1704</bold></highlight> and <highlight><bold>1706</bold></highlight> for example, or with any suitable circuits comprising one or more integrated circuit devices, such as integrated circuit devices <highlight><bold>1704</bold></highlight> and <highlight><bold>1706</bold></highlight> for example. Each transformer <highlight><bold>1702</bold></highlight> may be fabricated, for example, as transformer <highlight><bold>1100</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 11</cross-reference>, transformer <highlight><bold>1300</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 13</cross-reference>, transformer <highlight><bold>1400</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 14</cross-reference>, transformer <highlight><bold>1500</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 15</cross-reference>, or transformer <highlight><bold>1600</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 16</cross-reference>. Although illustrated as comprising two transformers <highlight><bold>1702</bold></highlight>, integrated circuit <highlight><bold>1700</bold></highlight> may be fabricated with any suitable number of one or more transformers <highlight><bold>1702</bold></highlight>. </paragraph>
<paragraph id="P-0141" lvl="0"><number>&lsqb;0141&rsqb;</number> As illustrated in block diagram form in <cross-reference target="DRAWINGS">FIG. 18</cross-reference>, one or more integrated transformers <highlight><bold>1802</bold></highlight> for one embodiment may be mounted in an integrated circuit package <highlight><bold>1800</bold></highlight> for conductive coupling to an integrated circuit <highlight><bold>1804</bold></highlight> housed by integrated circuit package <highlight><bold>1800</bold></highlight>. Each transformer <highlight><bold>1802</bold></highlight> may be integrated with or mounted in integrated circuit package <highlight><bold>1800</bold></highlight> and conductively coupled to integrated circuit <highlight><bold>1804</bold></highlight> in any suitable manner. Each transformer <highlight><bold>1802</bold></highlight> may be fabricated, for example, as transformer <highlight><bold>1100</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 11</cross-reference>, transformer <highlight><bold>1300</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 13</cross-reference>, transformer <highlight><bold>1400</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 14</cross-reference>, transformer <highlight><bold>1500</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 15</cross-reference>, or transformer <highlight><bold>1600</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 16</cross-reference>. Although illustrated as comprising two transformers <highlight><bold>1802</bold></highlight>, integrated circuit package <highlight><bold>1800</bold></highlight> may be fabricated with any suitable number of one or more transformers <highlight><bold>1802</bold></highlight>. Also, one or more transformers <highlight><bold>1802</bold></highlight> may be fabricated directly on an integrated circuit package. </paragraph>
<paragraph id="P-0142" lvl="0"><number>&lsqb;0142&rsqb;</number> In the foregoing description, the invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit or scope of the present invention as defined in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A transformer comprising: 
<claim-text>a substrate comprising a semiconductor material; </claim-text>
<claim-text>a conductor over the substrate, the conductor defining a generally spiral-shaped signal path having at least one turn; </claim-text>
<claim-text>a voltage tap conductively coupled to the conductor at a node between end nodes of the conductor; and </claim-text>
<claim-text>a magnetic layer over the substrate. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The transformer of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the magnetic layer comprises an amorphous cobalt alloy. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The transformer of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the conductor lies over the magnetic layer. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The transformer of <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, comprising another magnetic layer over the conductor. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The transformer of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the magnetic layer lies over the conductor. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. A method comprising: 
<claim-text>forming a conductor over a substrate comprising a semiconductor material, wherein the forming the conductor comprises forming the conductor such that the conductor defines a generally spiral-shaped signal path having at least one turn; </claim-text>
<claim-text>tapping a voltage potential from the conductor at a node between end nodes of the conductor; and </claim-text>
<claim-text>forming a magnetic layer over the substrate. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein the forming the magnetic layer comprises forming the magnetic layer with a magnetic material comprising an amorphous cobalt alloy. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein the forming the conductor comprises forming the conductor over the magnetic layer. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, comprising forming another magnetic layer over the conductor. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein the forming the magnetic layer comprises forming the magnetic layer over the conductor.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001713A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001713A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001713A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001713A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001713A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001713A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001713A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030001713A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030001713A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030001713A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030001713A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030001713A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00012">
<image id="EMI-D00012" file="US20030001713A1-20030102-D00012.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00013">
<image id="EMI-D00013" file="US20030001713A1-20030102-D00013.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
