Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot matrixAccelerator_tb_behav xil_defaultlib.matrixAccelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'AddressSelect' [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/matrixAccelerator_tb.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/matrixAccelerator_tb.v:43]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 26 for port 'out_data' [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XBar2(DATA_WIDTH=8,IP_COUNT=9,OP...
Compiling module xil_defaultlib.int_adder_tree(DATA_WIDTH=16)
Compiling module xil_defaultlib.multiplyComputePynq(DATA_WIDTH=8...
Compiling module xil_defaultlib.matrixAccelerator(DATA_WIDTH=8)
Compiling module xil_defaultlib.matrixAccelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matrixAccelerator_tb_behav
