{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@90:100@HdlIdDef", "reg [NUM_LINKS-1:0] sync_n = {NUM_LINKS{1'b1}};\nreg en_align = 1'b0;\nreg state_good = 1'b0;\n\nreg [2:0] good_counter = 'h00;\nreg [9:0] deglitch_counter = 'h3ff;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\nassign phy_en_char_align = en_align;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@87:97", "\nreg [NUM_LANES-1:0] cgs_rst = {NUM_LANES{1'b1}};\nreg [NUM_LANES-1:0] ifs_rst = {NUM_LANES{1'b1}};\nreg [NUM_LINKS-1:0] sync_n = {NUM_LINKS{1'b1}};\nreg en_align = 1'b0;\nreg state_good = 1'b0;\n\nreg [2:0] good_counter = 'h00;\nreg [9:0] deglitch_counter = 'h3ff;\n\nassign cgs_reset = cgs_rst;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@92:102", "reg state_good = 1'b0;\n\nreg [2:0] good_counter = 'h00;\nreg [9:0] deglitch_counter = 'h3ff;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\nassign phy_en_char_align = en_align;\n\nalways @(posedge clk) begin\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@89:99", "reg [NUM_LANES-1:0] ifs_rst = {NUM_LANES{1'b1}};\nreg [NUM_LINKS-1:0] sync_n = {NUM_LINKS{1'b1}};\nreg en_align = 1'b0;\nreg state_good = 1'b0;\n\nreg [2:0] good_counter = 'h00;\nreg [9:0] deglitch_counter = 'h3ff;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\n"]], "Diff Content": {"Delete": [[95, "reg [9:0] deglitch_counter = 'h3ff;\n"]], "Add": [[95, "reg [7:0] good_counter = 'h00;\n"], [95, "wire [7:0] good_cnt_limit_s;\n"], [95, "wire       good_cnt_limit_reached_s;\n"]]}}