
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Mar 31 09:09:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/utils_1/imports/synth_1/top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from /home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7s100fgga676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11202
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1740.949 ; gain = 331.859 ; free physical = 17545 ; free virtual = 50908
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/top.sv:41]
INFO: [Synth 8-6157] synthesizing module 'mem_test' [/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/mem_test.sv:22]
WARNING: [Synth 8-11581] system task call 'timeformat' not supported [/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/mem_test.sv:87]
INFO: [Synth 8-251] MEMORY TEST TIMEOUT [/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/mem_test.sv:88]
WARNING: [Synth 8-11581] system task call 'finish' not supported [/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/mem_test.sv:89]
INFO: [Synth 8-251] Write memory test [/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/mem_test.sv:96]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/mem_test.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'mem_test' (0#1) [/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/mem_test.sv:22]
INFO: [Synth 8-6157] synthesizing module 'mem' [/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/mem.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mem' (0#1) [/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/mem.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3848] Net read in module/entity mem_test does not have driver. [/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/mem_test.sv:25]
WARNING: [Synth 8-3848] Net write in module/entity mem_test does not have driver. [/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/mem_test.sv:26]
WARNING: [Synth 8-3848] Net addr in module/entity mem_test does not have driver. [/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/mem_test.sv:27]
WARNING: [Synth 8-3848] Net data_in in module/entity mem_test does not have driver. [/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/mem_test.sv:28]
WARNING: [Synth 8-3848] Net clk in module/entity top does not have driver. [/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/top.sv:27]
WARNING: [Synth 8-7129] Port read in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port write in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[7] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[6] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[5] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[4] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[3] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[2] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[1] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[0] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[7] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[6] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[5] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[4] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[3] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[2] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[1] in module mem_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[0] in module mem_test is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1839.887 ; gain = 430.797 ; free physical = 17428 ; free virtual = 50792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1839.887 ; gain = 430.797 ; free physical = 17432 ; free virtual = 50796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s100fgga676-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.891 ; gain = 438.801 ; free physical = 17432 ; free virtual = 50796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1855.898 ; gain = 446.809 ; free physical = 17432 ; free virtual = 50799
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              256 Bit	(32 X 8 bit)          RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element dut_memory/mem_storage_reg was removed. 
WARNING: [Synth 8-3330] design top has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1910.805 ; gain = 501.715 ; free physical = 17404 ; free virtual = 50791
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1934.617 ; gain = 525.527 ; free physical = 17401 ; free virtual = 50788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1934.617 ; gain = 525.527 ; free physical = 17394 ; free virtual = 50781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2087.430 ; gain = 678.340 ; free physical = 17309 ; free virtual = 50696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2087.430 ; gain = 678.340 ; free physical = 17309 ; free virtual = 50696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2087.430 ; gain = 678.340 ; free physical = 17309 ; free virtual = 50696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2087.430 ; gain = 678.340 ; free physical = 17309 ; free virtual = 50696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2087.430 ; gain = 678.340 ; free physical = 17309 ; free virtual = 50696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2087.430 ; gain = 678.340 ; free physical = 17309 ; free virtual = 50696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2087.430 ; gain = 678.340 ; free physical = 17309 ; free virtual = 50696
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2087.430 ; gain = 678.340 ; free physical = 17309 ; free virtual = 50696
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2087.438 ; gain = 678.340 ; free physical = 17309 ; free virtual = 50696
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2090.398 ; gain = 0.000 ; free physical = 17301 ; free virtual = 50688
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2190.898 ; gain = 0.000 ; free physical = 17360 ; free virtual = 50760
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 853b7606
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2190.898 ; gain = 781.812 ; free physical = 17360 ; free virtual = 50760
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1528.914; main = 1459.440; forked = 267.417
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2944.016; main = 2190.902; forked = 909.395
INFO: [Common 17-1381] The checkpoint '/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 31 09:09:52 2025...
