<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"Delay" | Genetic Logic Lab</title><link>/tag/delay/</link><atom:link href="/tag/delay/index.xml" rel="self" type="application/rss+xml"/><description>"Delay"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 01 Sep 2003 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"Delay"</title><link>/tag/delay/</link></image><item><title>Modular Verification of Timed Circuits Using Automatic Abstraction</title><link>/publication/modular-verification-timed-haozheng-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/modular-verification-timed-haozheng-2003/</guid><description/></item><item><title>A Standard-Cell Self-Timed Multiplier for Energy and Area Critical Synchronous Systems</title><link>/publication/standardcell-selftimed-multiplier-killpack-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/standardcell-selftimed-multiplier-killpack-2001/</guid><description/></item><item><title>Timed Circuit Verification Using TEL Structures</title><link>/publication/timed-circuit-verification-belluomini-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/timed-circuit-verification-belluomini-2001/</guid><description/></item><item><title>Interfacing Synchronous and Asynchronous Modules within a High-Speed Pipeline</title><link>/publication/interfacing-synchronous-asynchronous-sjogren-2000-a/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/interfacing-synchronous-asynchronous-sjogren-2000-a/</guid><description/></item><item><title>Interfacing Synchronous and Asynchronous Modules within a High-Speed Pipeline</title><link>/publication/interfacing-synchronous-asynchronous-sjogren-2000/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/interfacing-synchronous-asynchronous-sjogren-2000/</guid><description/></item><item><title>Stochastic Cycle Period Analysis in Timed Circuits</title><link>/publication/stochastic-cycle-period-mercer-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>/publication/stochastic-cycle-period-mercer-2000/</guid><description/></item><item><title>Architectural Synthesis of Timed Asynchronous Systems</title><link>/publication/architectural-synthesis-timed-bachman-1999-a/</link><pubDate>Fri, 01 Oct 1999 00:00:00 +0000</pubDate><guid>/publication/architectural-synthesis-timed-bachman-1999-a/</guid><description/></item><item><title>Architectural Synthesis of Timed Asynchronous Systems</title><link>/publication/architectural-synthesis-timed-bachman-1999/</link><pubDate>Fri, 01 Oct 1999 00:00:00 +0000</pubDate><guid>/publication/architectural-synthesis-timed-bachman-1999/</guid><description/></item><item><title>Stochastic Cycle Period Analysis in Timed Circuits</title><link>/publication/stochastic-cycle-period-mercer-1999-a/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>/publication/stochastic-cycle-period-mercer-1999-a/</guid><description/></item><item><title>POSET Timing and Its Application to the Synthesis and Verification of Gate-Level Timed Circuits</title><link>/publication/poset-timing-its-myers-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>/publication/poset-timing-its-myers-1999/</guid><description/></item><item><title>RAPPID: An Asynchronous Instruction Length Decoder</title><link>/publication/rappid-asynchronous-instruction-rotem-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/rappid-asynchronous-instruction-rotem-1999/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999-a/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999-a/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999-b/</link><pubDate>Mon, 01 Mar 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999-b/</guid><description/></item><item><title>Average-Case Optimized Technology Mapping of One-Hot Domino Circuits</title><link>/publication/averagecase-optimized-technology-wei-chunchou-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/averagecase-optimized-technology-wei-chunchou-1998/</guid><description/></item><item><title>Covering Conditions and Algorithms for the Synthesis of Speed-Independent Circuits</title><link>/publication/covering-conditions-algorithms-beerel-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/covering-conditions-algorithms-beerel-1998/</guid><description/></item><item><title>An Asynchronous Implementation of the Maxlist Algorithm</title><link>/publication/asynchronous-implementation-maxlist-myers-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>/publication/asynchronous-implementation-maxlist-myers-1997/</guid><description/></item><item><title>Technology Mapping of Timed Circuits</title><link>/publication/technology-mapping-timed-myers-1995/</link><pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate><guid>/publication/technology-mapping-timed-myers-1995/</guid><description/></item><item><title>Automatic Synthesis of Gate-Level Timed Circuits with Choice</title><link>/publication/automatic-synthesis-gatelevel-myers-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>/publication/automatic-synthesis-gatelevel-myers-1995/</guid><description/></item><item><title>Synthesis of Timed Asynchronous Circuits</title><link>/publication/synthesis-timed-asynchronous-myers-1992/</link><pubDate>Thu, 01 Oct 1992 00:00:00 +0000</pubDate><guid>/publication/synthesis-timed-asynchronous-myers-1992/</guid><description/></item></channel></rss>