!SESSION 2025-09-07 11:18:29.754 -----------------------------------------------
eclipse.buildId=2024.2
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -data /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw -os linux -ws gtk -arch x86_64

This is a continuation of log file /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/.metadata/.bak_0.log
Created Time: 2025-09-07 12:13:40.876

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:40.876
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:40.878
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, xiltimer lwip220]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:40.878
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:40.880
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"xiltimer": "2.1",
"lwip220": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:41.137
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:41.147
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:41.153
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:41.155
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_dma_0 axi_dma_1 axi_gpio_0 axi_gpio_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_i2c_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:48.865
!MESSAGE XSCT Command: [bsp config api_mode "SOCKET_API"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:48.873
!MESSAGE XSCT command with result: [bsp config api_mode "SOCKET_API"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:49.589
!MESSAGE XSCT Command: [bsp write], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:49.598
!MESSAGE XSCT command with result: [bsp write], Result: [null, Successfully saved  the platform at "/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/platform.spr"]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:49.607
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:49.620
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:49.620
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:49.624
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:49.624
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:49.637
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:49.685
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:49.687
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, xiltimer lwip220]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:49.687
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:49.688
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"xiltimer": "2.1",
"lwip220": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:49.706
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:49.756
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:49.825
!MESSAGE XSCT Command: [bsp regenerate], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:13:50.161
!MESSAGE XSCT command with result: [bsp regenerate], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:09.979
!MESSAGE XSCT Command: [::hsi::utils::closehw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:10.043
!MESSAGE XSCT command with result: [::hsi::utils::closehw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:10.044
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:11.403
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:11.404
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss ], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:11.406
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss ], Result: [null, ]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:11.407
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:11.408
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 12:19:11.408
!MESSAGE Generating MD5 hash for file: /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:11.412
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:11.413
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, xiltimer lwip220]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:11.413
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:11.414
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, {"xiltimer": "2.1",
"lwip220": "1.1",
}]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:11.415
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:11.415
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_dma_0 axi_dma_1 axi_gpio_0 axi_gpio_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_i2c_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:11.415
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:11.418
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:11.419
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:11.420
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, xiltimer lwip220]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:11.451
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:11.452
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, ]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:12.412
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:19:12.424
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_dma_1": {"hier_name": "axi_dma_1",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axis_data_fifo_0": {"hier_name": "axis_data_fifo_0",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"axis_data_fifo_1": {"hier_name": "axis_data_fifo_1",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"snow_0": {"hier_name": "snow_0",
"type": "snow",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"white_0": {"hier_name": "white_0",
"type": "white",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 12:19:19.174
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:03.786
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:03.795
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5 microblaze_riscv",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal and versal net.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze microblaze_riscv",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC / Versal. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53 psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze microblaze_riscv",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:03.797
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/hwspec_rtos_sys_wrapper14009766605130062780/rtos_sys_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:04.967
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/hwspec_rtos_sys_wrapper14009766605130062780/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:04.968
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /tmp/hwspec_rtos_sys_wrapper14009766605130062780/rtos_sys_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:04.975
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /tmp/hwspec_rtos_sys_wrapper14009766605130062780/rtos_sys_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_dma_1": {"hier_name": "axi_dma_1",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axis_data_fifo_0": {"hier_name": "axis_data_fifo_0",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"axis_data_fifo_1": {"hier_name": "axis_data_fifo_1",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"snow_0": {"hier_name": "snow_0",
"type": "snow",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"white_0": {"hier_name": "white_0",
"type": "white",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:04.990
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_rtos_sys_wrapper14009766605130062780/rtos_sys_wrapper.xsa -os freertos10_xilinx -processor ps7_cortexa9_0 -app freertos_hello_world -sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:04.994
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_rtos_sys_wrapper14009766605130062780/rtos_sys_wrapper.xsa -os freertos10_xilinx -processor ps7_cortexa9_0 -app freertos_hello_world -sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:04.995
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_rtos_sys_wrapper14009766605130062780/rtos_sys_wrapper.xsa -os freertos10_xilinx -processor ps7_cortexa9_0 -app freertos_hello_world -sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:04.998
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_rtos_sys_wrapper14009766605130062780/rtos_sys_wrapper.xsa -os freertos10_xilinx -processor ps7_cortexa9_0 -app freertos_hello_world -sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:06.409
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_rtos_sys_wrapper14009766605130062780/rtos_sys_wrapper.xsa -os freertos10_xilinx -processor ps7_cortexa9_0 -app freertos_lwip_echo_server -sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:06.419
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_rtos_sys_wrapper14009766605130062780/rtos_sys_wrapper.xsa -os freertos10_xilinx -processor ps7_cortexa9_0 -app freertos_lwip_echo_server -sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.366
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.370
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.370
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.372
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.872
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.874
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss], Result: [null, xiltimer lwip220]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.874
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.876
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss], Result: [null, {"xiltimer": "2.1",
"lwip220": "1.1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.876
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.883
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.884
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.885
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss], Result: [null, xiltimer lwip220]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.903
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.904
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.904
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.904
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.905
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa -sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss -app freertos_lwip_echo_server -processor ps7_cortexa9_0 -os freertos10_xilinx -dir /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.952
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa -sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss -app freertos_lwip_echo_server -processor ps7_cortexa9_0 -os freertos10_xilinx -dir /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.987
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.993
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.994
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.996
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"device": "7z007s",
"family": "zynq",
"timestamp": "Sat Sep  6 20:57:47 2025",
"vivado_version": "2024.2",
"part": "xc7z007sclg400-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:07.996
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:11.926
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:12.110
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:12.112
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 12:20:12.132
!MESSAGE Generating MD5 hash for file: /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:12.409
!MESSAGE XSCT Command: [::hsi::utils::closehw /tmp/hwspec_rtos_sys_wrapper14009766605130062780/rtos_sys_wrapper.xsa], Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2025-09-07 12:20:12.430
!MESSAGE Indexed 'rtos_lwip_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:12.438
!MESSAGE XSCT command with result: [::hsi::utils::closehw /tmp/hwspec_rtos_sys_wrapper14009766605130062780/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2025-09-07 12:20:12.665
!MESSAGE Indexed 'rtos_lwip' (3 sources, 114 headers) in 0.233 sec: 3,610 declarations; 6,216 references; 0 unresolved inclusions; 1 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:17.894
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss ], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:17.904
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss ], Result: [null, ]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:17.904
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:17.907
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 12:20:17.908
!MESSAGE Generating MD5 hash for file: /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:17.910
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:17.912
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, ]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 12:20:25.818
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '3'

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:52.030
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-511

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:52.048
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-511

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.050
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.066
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "10",
"PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.067
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.161
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936128,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936132,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936152,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936156,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936168,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936176,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936180,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936200,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936204,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936216,
},
},
"axi_dma_1": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001664,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001668,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001688,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001692,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001704,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001712,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001716,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001736,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001740,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001752,
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"CH1_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"CH1_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH2_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH2_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"INT_EN": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_S": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_S": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"CH1_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"CH1_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH2_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH2_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"INT_EN": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_S": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_S": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_i2c_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.172
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.185
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x40400000",
"high": "0x4040FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_1_S_AXI_LITE": {"name": "axi_dma_1",
"base": "0x40410000",
"high": "0x4041FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_0": {"name": "ps7_i2c_0",
"base": "0xE0004000",
"high": "0xE0004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.187
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.189
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.189
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.190
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.190
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.191
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.191
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.192
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.192
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.192
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.193
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.193
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.194
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.195
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
}]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.196
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa bit], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.196
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa bit], Result: [null, rtos_sys_wrapper.bit]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.197
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.200
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#18]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.201
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.416
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.417
!MESSAGE XSCT Command: [version -server], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.421
!MESSAGE XSCT command with result: [version -server], Result: [null, 2024.2]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.422
!MESSAGE XSCT Command: [version], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.422
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2024.2.0
SW Build 5239620 on Fri Nov 08 16:21:51 MST 2024
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.423
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.428
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.429
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.441
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.441
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.447
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.448
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.458
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.459
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.463
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.463
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.474
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.475
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.478
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.478
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.489
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.489
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.493
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.493
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.504
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.504
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.508
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.508
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.519
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.519
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level == 0}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.530
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level == 0}], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.530
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.530
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.531
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.535
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.535
!MESSAGE XSCT Command: [rst -system], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.557
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:53.558
!MESSAGE XSCT Command: [after 3000], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:56.560
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:56.606
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:56.626
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:56.626
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:56.674
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:56.675
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370BCADD2A-13723093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:56.744
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370BCADD2A-13723093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:56.744
!MESSAGE XSCT Command: [fpga -file /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/bitstream/rtos_sys_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:57.953
!MESSAGE XSCT command with result: [fpga -file /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/bitstream/rtos_sys_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:58.073
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:58.096
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:58.097
!MESSAGE XSCT Command: [loadhw -hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:58.219
!MESSAGE XSCT command with result: [loadhw -hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, rtos_sys_wrapper_6]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:58.220
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:58.223
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:58.223
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:58.242
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:58.243
!MESSAGE XSCT Command: [source /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/psinit/ps7_init.tcl], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:58.246
!MESSAGE XSCT command with result: [source /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:58.247
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:58.846
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:58.847
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:58.856
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:58.857
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:58.870
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:58.871
!MESSAGE XSCT Command: [dow /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/Debug/rtos_lwip.elf], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:59.375
!MESSAGE XSCT command with result: [dow /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/Debug/rtos_lwip.elf], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:59.376
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:59.412
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:59.428
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:59.438
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:59.438
!MESSAGE XSCT Command: [con], Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:20:59.482
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-33: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 12:20:59.484
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:08.854
!MESSAGE XSCT Command: [disconnect tcfchan#18], Thread: Thread-572

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:08.859
!MESSAGE XSCT command with result: [disconnect tcfchan#18], Result: [null, ]. Thread: Thread-572

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.862
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.875
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#19]. Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.876
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.885
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.885
!MESSAGE XSCT Command: [version -server], Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.887
!MESSAGE XSCT command with result: [version -server], Result: [null, 2024.2]. Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.887
!MESSAGE XSCT Command: [version], Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.888
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2024.2.0
SW Build 5239620 on Fri Nov 08 16:21:51 MST 2024
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.888
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.895
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.895
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.907
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.907
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.912
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.912
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.931
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.932
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.938
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.939
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.958
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.958
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.964
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.964
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.980
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.981
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.985
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A (closed)]. Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:09.986
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A (closed)" && level==1}], Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:13.000
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A (closed)" && level==1}], Result: [null, ]. Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:16.001
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A (closed)" && level==1}], Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:19.057
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A (closed)" && level==1}], Result: [null, ]. Thread: Worker-26: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.503
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.506
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#19]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.507
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.530
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.531
!MESSAGE XSCT Command: [version -server], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.533
!MESSAGE XSCT command with result: [version -server], Result: [null, 2024.2]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.533
!MESSAGE XSCT Command: [version], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.534
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2024.2.0
SW Build 5239620 on Fri Nov 08 16:21:51 MST 2024
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.535
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.539
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.540
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.551
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.551
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.555
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.556
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.566
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.567
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.570
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.570
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.581
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.582
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.585
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.585
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.596
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.596
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.600
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.600
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.610
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.610
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.614
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.614
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.625
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.625
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level == 0}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.635
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level == 0}], Result: [null, ]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.636
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.636
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.636
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.641
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.641
!MESSAGE XSCT Command: [rst -system], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.664
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:25.664
!MESSAGE XSCT Command: [after 3000], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:28.667
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:28.713
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:28.734
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:28.734
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:28.783
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:28.785
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370BCADD2A-13723093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:28.850
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370BCADD2A-13723093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:28.851
!MESSAGE XSCT Command: [fpga -file /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/bitstream/rtos_sys_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.058
!MESSAGE XSCT command with result: [fpga -file /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/bitstream/rtos_sys_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.125
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.149
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.151
!MESSAGE XSCT Command: [loadhw -hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.173
!MESSAGE XSCT command with result: [loadhw -hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, rtos_sys_wrapper_6]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.174
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.176
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.176
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.195
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.195
!MESSAGE XSCT Command: [source /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/psinit/ps7_init.tcl], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.197
!MESSAGE XSCT command with result: [source /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.198
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.770
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.771
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.787
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.788
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.808
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:30.809
!MESSAGE XSCT Command: [dow /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/Debug/rtos_lwip.elf], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:31.286
!MESSAGE XSCT command with result: [dow /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/Debug/rtos_lwip.elf], Result: [null, ]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:31.288
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:31.314
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:31.328
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:31.362
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:31.363
!MESSAGE XSCT Command: [con], Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:29:31.389
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-38: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 12:29:31.391
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '3'

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:31.413
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:31.414
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:31.415
!MESSAGE XSCT Command: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:31.415
!MESSAGE XSCT command with result: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:31.415
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:31.417
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:31.418
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:31.418
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, ps7_cortexa9_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:36.815
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:36.817
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:36.817
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:36.819
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:36.819
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:36.820
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:36.850
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:36.909
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "arm-none-eabi-as",
"default": "arm-none-eabi-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"freertos10_xilinx": {"PSU_TTC0_Select": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC0 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC0_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC0 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC1 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC1 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC2 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC2 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC3 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC3 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"SYSINTC_SPEC": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_DEV": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_SPEC": {"category": "",
"value": "true",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"check_for_stack_overflow": {"category": "kernel_features",
"value": "2",
"default": "2",
"type": "int",
"desc": "Set to 0 for no overflow checking.  Set to 1 to include basic run time task stack checking.  Set to 2 to include more comprehensive run time task stack checking.",
"permit": "",
"options": {},
"range": "",
},
"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_stm_event_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable event tracing through System Trace Macrocell available on Zynq MPSoC. This is supported only for Cortex A53 and R5 processors",
"permit": "user",
"options": {},
"range": "",
},
"enable_timer_tick_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable tracing of timer tick events",
"permit": "user",
"options": {},
"range": "",
},
"generate_runtime_stats": {"category": "kernel_features",
"value": "0",
"default": "0",
"type": "int",
"desc": "Set to 1 generate runtime stats for tasks.",
"permit": "",
"options": {},
"range": "",
},
"hook_functions": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude application defined hook (callback) functions.  Callback functions must be defined by the application that is using FreeRTOS",
"permit": "none",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"idle_yield": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true if the Idle task should yield if another idle priority task is able to run, or false if the idle task should always use its entire time slice unless it is preempted.",
"permit": "",
"options": {},
"range": "",
},
"kernel_behavior": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Parameters relating to the kernel behavior",
"permit": "none",
"options": {},
"range": "",
},
"kernel_features": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude kernel features",
"permit": "none",
"options": {},
"range": "",
},
"max_api_call_interrupt_priority": {"category": "kernel_behavior",
"value": "18",
"default": "18",
"type": "int",
"desc": "The maximum interrupt priority from which interrupt safe FreeRTOS API calls can be made.",
"permit": "",
"options": {},
"range": "",
},
"max_priorities": {"category": "kernel_behavior",
"value": "8",
"default": "8",
"type": "int",
"desc": "The number of task priorities that will be available.  Priorities can be assigned from zero to (max_priorities - 1)",
"permit": "",
"options": {},
"range": "",
},
"max_task_name_len": {"category": "kernel_behavior",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of characters that can be in the name of a task.",
"permit": "",
"options": {},
"range": "",
},
"message_buffer": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true to include message buffer functionality, or false to exclude message buffer functionality.",
"permit": "",
"options": {},
"range": "",
},
"minimal_stack_size": {"category": "kernel_behavior",
"value": "200",
"default": "200",
"type": "int",
"desc": "The size of the stack allocated to the Idle task. Also used by standard demo and test tasks found in the main FreeRTOS download.",
"permit": "",
"options": {},
"range": "",
},
"num_thread_local_storage_pointers": {"category": "kernel_features",
"value": "0",
"default": "0",
"type": "int",
"desc": "Sets the number of pointers each task has to store thread local values.",
"permit": "",
"options": {},
"range": "",
},
"queue_registry_size": {"category": "kernel_features",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of queues that can be registered at any one time. Only registered queues can be viewed in the Eclipse/GDB kernel aware debugger plug-in.",
"permit": "",
"options": {},
"range": "",
},
"software_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Options relating to the software timers functionality",
"permit": "user",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stm_channel": {"category": "enable_stm_event_trace",
"value": "0",
"default": "0",
"type": "int",
"desc": "STM channel to use for trace. Valid channels are 0-65535",
"permit": "",
"options": {},
"range": "",
},
"stream_buffer": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true to include stream buffer functionality, or false to exclude stream buffer functionality.",
"permit": "",
"options": {},
"range": "",
},
"support_static_allocation": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true to allocate memory statically, or false to allocate memory dynamically.",
"permit": "",
"options": {},
"range": "",
},
"tick_rate": {"category": "kernel_behavior",
"value": "100",
"default": "100",
"type": "int",
"desc": "Number of RTOS ticks per sec",
"permit": "",
"options": {},
"range": "",
},
"tick_setup": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Configuration for enabling tick timer",
"permit": "user",
"options": {},
"range": "",
},
"timer_command_queue_length": {"category": "software_timers",
"value": "10",
"default": "10",
"type": "int",
"desc": "The number of commands the timer command queue can hold at any one time.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_priority": {"category": "software_timers",
"value": "(configMAX_PRIORITIES - 1)",
"default": "(configMAX_PRIORITIES - 1)",
"type": "string",
"desc": "The priority at which the software timer service/daemon task will execute.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_stack_depth": {"category": "software_timers",
"value": "(configMINIMAL_STACK_SIZE)",
"default": "(configMINIMAL_STACK_SIZE)",
"type": "string",
"desc": "The size of the stack allocated to the timer service/daemon task.",
"permit": "",
"options": {},
"range": "",
},
"total_heap_size": {"category": "kernel_behavior",
"value": "65536",
"default": "65536",
"type": "int",
"desc": "Sets the amount of RAM reserved for use by FreeRTOS - used when tasks, queues, semaphores and event groups are created.",
"permit": "",
"options": {},
"range": "",
},
"use_counting_semaphores": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include counting semaphore functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_daemon_task_startup_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set true for kernel to call vApplicationDaemonTaskStartupHook on first iteration of RTOS daemon task. The application must provide an implementation of vApplicationDaemonTaskStartupHook().",
"permit": "",
"options": {},
"range": "",
},
"use_freertos_asserts": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Defines configASSERT() to assist development and debugging.  The application can override the default implementation of vApplicationAssert( char *pcFile, uint32_t ulLine )",
"permit": "",
"options": {},
"range": "",
},
"use_getmutex_holder": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use mutex xSemaphoreGetMutexHolder API, or false to exclude it.",
"permit": "",
"options": {},
"range": "",
},
"use_idle_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationIdleHook() on each iteration of the idle task.  The application must provide an implementation of vApplicationIdleHook().",
"permit": "",
"options": {},
"range": "",
},
"use_malloc_failed_hook": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Only used if a FreeRTOS memory manager (heap_n.c) is included in the project.  Set to true for the kernel to call vApplicationMallocFailedHookHook() if there is insufficient FreeRTOS heap available for a task, queue or semaphore to be created.  The application can override the default implementation of vApplicationMallocFailedHook().",
"permit": "",
"options": {},
"range": "",
},
"use_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include mutex functionality, or false to exclude mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_newlib_reent": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "When true each task will have its own Newlib reent structure.",
"permit": "",
"options": {},
"range": "",
},
"use_port_optimized_task_selection": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true task selection will be faster at the cost of limiting the maximum number of unique priorities to 32.",
"permit": "",
"options": {},
"range": "",
},
"use_preemption": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use the preemptive scheduler, or false to use the cooperative scheduler.",
"permit": "",
"options": {},
"range": "",
},
"use_queue_sets": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include queue set functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_recursive_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include recursive mutex functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_stats_formatting_functions": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to 1 to include the vTaskList() and vTaskGetRunTimeStats() functions, which format run-time data into human readable text.",
"permit": "",
"options": {},
"range": "",
},
"use_task_fpu_support": {"category": "kernel_features",
"value": "2",
"default": "2",
"type": "int",
"desc": "Set to 1 to create tasks without FPU context, set to 2 to have tasks with FPU context by default.",
"permit": "",
"options": {},
"range": "",
},
"use_task_notifications": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include direct to task notification functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_tick_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationTickHook() during each tick interrupt.  The application must provide an implementation of vApplicationTickHook().",
"permit": "",
"options": {},
"range": "",
},
"use_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include software timer functionality, or false to exclude software timer functionality",
"permit": "",
"options": {},
"range": "",
},
"use_timeslicing": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true equal priority ready tasks will share CPU time with a context switch on each tick interrupt.",
"permit": "",
"options": {},
"range": "",
},
"use_trace_facility": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include the legacy trace functionality, and a few other features.  traceMACROS are the preferred method of tracing now.",
"permit": "",
"options": {},
"range": "",
},
"xil_interrupt": {"category": "",
"value": "true",
"default": "false",
"type": "bool",
"desc": "Enable xilinx interrupt wrapper API support",
"permit": "user",
"options": {},
"range": "",
},
"xpm_support": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xpm support",
"permit": "user",
"options": {},
"range": "",
},
},
"xiltimer": {"en_interval_timer": {"category": "",
"value": "true",
"default": "false",
"type": "bool",
"desc": "Enable Interval Timer",
"permit": "",
"options": {},
"range": "",
},
"xiltimer_interval_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for interval timer functionality",
"permit": "user",
"options": {},
"range": "ps7_scutimer_0",
},
"xiltimer_sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_scutimer_0",
},
},
"lwip220": {"acd_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug acd",
"permit": "",
"options": {},
"range": "",
},
"api_mode": {"category": "",
"value": "SOCKET_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"default_tcp_recvmbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"default_udp_recvmbox_size": {"category": "mbox_options",
"value": "100",
"default": "100",
"type": "int",
"desc": "Size of UDP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"dhcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug dhcp layer",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"ipv6_enable": {"category": "lwip_ipv6_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IPv6 enable value",
"permit": "",
"options": {},
"range": "",
},
"ipv6_options": {"category": "lwip_ipv6_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IPv6 Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp_does_acd_check": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "ACD check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcpip_core_locking_input": {"category": "mbox_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "TCPIP input core locking",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mbox_options": {"category": "mbox_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Mbox Options",
"permit": "none",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED_AUTODETECT",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"sgmii_fixed_link": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable fixed link for GEM SGMII at 1Gbps",
"permit": "",
"options": {},
"range": "",
},
"socket_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug socket layer",
"permit": "",
"options": {},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcpip_mbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCPIP mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"udp_tx_blocking": {"category": "udp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Application sending a UDP packet blocks till the pkt is txed",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:37.128
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:37.145
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_dma_1": {"hier_name": "axi_dma_1",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axis_data_fifo_0": {"hier_name": "axis_data_fifo_0",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"axis_data_fifo_1": {"hier_name": "axis_data_fifo_1",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"snow_0": {"hier_name": "snow_0",
"type": "snow",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"white_0": {"hier_name": "white_0",
"type": "white",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:37.146
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:37.149
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, xiltimer lwip220]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:37.149
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:37.152
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"xiltimer": "2.1",
"lwip220": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:37.408
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:37.419
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:37.424
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:30:37.426
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_dma_0 axi_dma_1 axi_gpio_0 axi_gpio_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_i2c_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:41:55.105
!MESSAGE XSCT Command: [bsp config lwip_dhcp "false"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:41:55.109
!MESSAGE XSCT command with result: [bsp config lwip_dhcp "false"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:41:58.403
!MESSAGE XSCT Command: [bsp config lwip_dhcp_does_acd_check "false"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:41:58.411
!MESSAGE XSCT command with result: [bsp config lwip_dhcp_does_acd_check "false"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:42:48.211
!MESSAGE XSCT Command: [bsp config n_tx_descriptors "64"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:42:48.215
!MESSAGE XSCT command with result: [bsp config n_tx_descriptors "64"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:42:54.011
!MESSAGE XSCT Command: [bsp config phy_link_speed "CONFIG_LINKSPEED1000"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:42:54.019
!MESSAGE XSCT command with result: [bsp config phy_link_speed "CONFIG_LINKSPEED1000"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:02.939
!MESSAGE XSCT Command: [bsp write], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:02.953
!MESSAGE XSCT command with result: [bsp write], Result: [null, Successfully saved  the platform at "/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/platform.spr"]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:02.958
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:02.967
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:02.968
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:02.971
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:02.971
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:02.974
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:03.032
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:03.034
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, xiltimer lwip220]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:03.036
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:03.037
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"xiltimer": "2.1",
"lwip220": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:03.067
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:03.116
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:08.117
!MESSAGE XSCT Command: [bsp regenerate], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:08.458
!MESSAGE XSCT command with result: [bsp regenerate], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:43.796
!MESSAGE XSCT Command: [disconnect tcfchan#19], Thread: Thread-664

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:43:43.802
!MESSAGE XSCT command with result: [disconnect tcfchan#19], Result: [null, ]. Thread: Thread-664
!SESSION 2025-09-07 12:46:05.772 -----------------------------------------------
eclipse.buildId=2024.2
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64

!ENTRY org.eclipse.osgi 4 0 2025-09-07 12:46:06.268
!MESSAGE Bundle reference:file:org.apache.log4j_1.2.15.v201012070815.jar not found.

!ENTRY org.eclipse.osgi 4 0 2025-09-07 12:46:06.285
!MESSAGE Bundle reference:file:org.slf4j.impl.log4j12_1.7.2.v20131105-2200.jar not found.

!ENTRY org.eclipse.ui 4 4 2025-09-07 12:46:14.131
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:46:20.307
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:46:20.307
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:46:20.307
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:46:20.312
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:46:21.089
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:46:21.089
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:46:21.089
!MESSAGE XSCT Command: [setws /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw], Thread: Thread-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:46:21.090
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:46:21.091
!MESSAGE XSCT command with result: [setws /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw], Result: [null, ]. Thread: Thread-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:46:21.091
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, /media/ej3b/PROGRAMS/tool/Vitis/2024.2/data]. Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:46:21.103
!MESSAGE XSCT Command: [platform read {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/platform.spr}], Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:46:21.104
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: Worker-2: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:46:22.407
!MESSAGE XSCT command with result: [platform read {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/platform.spr}], Result: [null, ]. Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:46:22.407
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: Worker-2: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:46:22.410
!MESSAGE XSCT Command: [platform active {rtos_sys_wrapper}], Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:46:22.411
!MESSAGE XSCT command with result: [platform active {rtos_sys_wrapper}], Result: [null, ]. Thread: Worker-1: Initializing the platform to enable editing

!ENTRY org.eclipse.launchbar.core 2 0 2025-09-07 12:48:42.294
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2025-09-07 12:48:42.296
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2025-09-07 12:48:42.296
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:43.199
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.607
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.616
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss ], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.619
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss ], Result: [null, ]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.620
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.622
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 12:48:44.622
!MESSAGE Generating MD5 hash for file: /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.643
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.653
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_16": {"name": "freertos10_xilinx",
"version": "1.16",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.6.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_16",
},
"standalone_v9_2": {"name": "standalone",
"version": "9.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/bsp/standalone_v9_2",
},
},
}]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.654
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.656
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, xiltimer lwip220]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.656
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.658
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, {"xiltimer": "2.1",
"lwip220": "1.1",
}]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.659
!MESSAGE XSCT Command: [hsi::utils::get_all_libs -json], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.671
!MESSAGE XSCT command with result: [hsi::utils::get_all_libs -json], Result: [null, {"libmetal_v2_8": {"name": "libmetal",
"version": "2.8",
"desc": "Libmetal Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/ThirdParty/sw_services/libmetal_v2_8",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psx_cortexr52 cortexr52 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psx_cortexa78 cortexa78 psv_psm psv_pmc psx_psm psm psx_pmc pmc",
},
"lwip220_v1_1": {"name": "lwip220",
"version": "1.1",
"desc": "lwip220 library: lwIP (light weight IP) is an open source TCP/IP stack configured for Xilinx hard and soft Ethernet MACs",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/ThirdParty/sw_services/lwip220_v1_1",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psx_cortexr52 cortexr52 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psx_cortexa78 cortexa78 psv_psm psv_pmc psx_psm psm psx_pmc pmc",
},
"openamp_v1_11": {"name": "openamp",
"version": "1.11",
"desc": "OpenAmp Library",
"compilerflags": "-Os",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lopen_amp,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/ThirdParty/sw_services/openamp_v1_11",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexr5 psv_cortexr5 psx_cortexr52",
},
"xilcert_v1_3": {"name": "xilcert",
"version": "1.3",
"desc": "Xilinx X.509 certificate generation library. Supported only for Versal Net",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilcert,-lxilplmi,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilcert_v1_3",
"os": "standalone",
"proc": "psv_pmc psx_pmc",
},
"xilffs_v5_3": {"name": "xilffs",
"version": "5.3",
"desc": "Generic Fat File System Library R0.15",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilffs_v5_3",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psx_cortexr52 cortexr52 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psx_cortexa78 cortexa78 psv_psm psv_pmc psx_psm psm psx_pmc pmc",
},
"xilflash_v4_11": {"name": "xilflash",
"version": "4.11",
"desc": "Xilinx Flash library for Intel/AMD CFI compliant parallel flash",
"compilerflags": "",
"linkerflags": "-lxilflash",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilflash_v4_11",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psx_cortexr52 cortexr52 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psx_cortexa78 cortexa78 psv_psm psv_pmc psx_psm psm psx_pmc pmc",
},
"xilfpga_v6_7": {"name": "xilfpga",
"version": "6.7",
"desc": "XilFPGA library provides an interface to the Linux or bare-metal users for configuring the PL over PCAP from PS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilfpga_v6_7",
"os": "standalone freertos10_xilinx",
"proc": "psv_cortexa72 psx_cortexa78 psv_cortexr5 psu_cortexa53 psu_cortexr5 psx_cortexr52 psu_pmu",
},
"xilloader_v2_1": {"name": "xilloader",
"version": "2.1",
"desc": "Xilinx Versal Platform Loader Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilloader,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilloader_v2_1",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa72 psv_pmc psv_cortexa72 psv_cortexr5 microblaze psx_pmc psx_cortexa78 psx_cortexr52",
},
"xilmailbox_v1_10": {"name": "xilmailbox",
"version": "1.10",
"desc": "Xilinx IPI Mailbox Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilmailbox,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilmailbox_v1_10",
"os": "standalone freertos10_xilinx",
"proc": "psv_cortexa72 psx_cortexa78 psv_cortexr5 psu_cortexa72 psu_cortexa53 psu_cortexr5 psx_cortexr52 psu_pmu psv_pmc psx_pmc microblaze",
},
"xilnvm_v3_4": {"name": "xilnvm",
"version": "3.4",
"desc": "Xilinx NVM Library provides interface to accessing eFUSE and BBRAM of Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilnvm,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilnvm_v3_4",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa72 psv_pmc psv_cortexa72 psv_cortexr5 microblaze psx_pmc psx_cortexa78 psx_cortexr52",
},
"xilocp_v1_4": {"name": "xilocp",
"version": "1.4",
"desc": "Xilinx Open Compute Platform(OCP) support Library. Supported only for Versal Net",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilocp,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilocp_v1_4",
"os": "standalone freertos10_xilinx",
"proc": "psv_pmc psx_pmc psx_cortexa78 psx_cortexr52 microblaze",
},
"xilpdi_v1_10": {"name": "xilpdi",
"version": "1.10",
"desc": "Xilinx Programmable Device Image (PDI) Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilpdi_v1_10",
"os": "standalone freertos10_xilinx",
"proc": "psv_pmc psx_pmc",
},
"xilpki_v2_2": {"name": "xilpki",
"version": "2.2",
"desc": "XilPKI library provides an interface to the PKI engine to perform the secure operations",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpki,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilpki_v2_2",
"os": "standalone",
"proc": "psx_cortexa78",
},
"xilplmi_v2_1": {"name": "xilplmi",
"version": "2.1",
"desc": "Xilinx Versal Platform Loader and Manager Interface Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilplmi,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilplmi_v2_1",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa72 psv_pmc psv_cortexa72 psv_cortexr5 microblaze psx_pmc psx_cortexa78 psx_cortexr52",
},
"xilpm_v5_3": {"name": "xilpm",
"version": "5.3",
"desc": "Platform Management API Library for ZynqMP and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilpm_v5_3",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psx_cortexr52 cortexr52 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psx_cortexa78 cortexa78 psv_psm psv_pmc psx_psm psm psx_pmc pmc",
},
"xilpuf_v2_4": {"name": "xilpuf",
"version": "2.4",
"desc": "Xilinx PUF Library provides interface for registration and regeneration",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpuf,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilpuf_v2_4",
"os": "standalone freertos10_xilinx",
"proc": "psv_pmc psv_cortexa72 psv_cortexr5 microblaze psx_cortexa78 psx_cortexr52",
},
"xilrsa_v1_8": {"name": "xilrsa",
"version": "1.8",
"desc": "Xilinx RSA Library to access RSA and SHA software algorithms on Zynq",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilrsa_v1_8",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9",
},
"xilsecure_v5_4": {"name": "xilsecure",
"version": "5.4",
"desc": "Xilinx Secure Library provides interface to AES, RSA and SHA hardware engines on ZynqMP Soc and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilsecure_v5_4",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu psu_cortexa72 psv_pmc psv_cortexa72 psv_cortexr5 microblaze psx_pmc psx_cortexa78 psx_cortexr52",
},
"xilsem_v1_10": {"name": "xilsem",
"version": "1.10",
"desc": "Xilinx Versal Soft Error Mitigation Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsem,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilsem_v1_10",
"os": "standalone freertos10_xilinx",
"proc": "psv_pmc psx_pmc psv_cortexr5 psx_cortexr52 psu_cortexa72 psv_cortexa72 microblaze psx_cortexa78",
},
"xilsfl_v1_0": {"name": "xilsfl",
"version": "1.0",
"desc": "Serial NOR Flash Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsfl,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilsfl_v1_0",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psx_cortexr52 cortexr52 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psx_cortexa78 cortexa78 psv_psm psv_pmc psx_psm psm psx_pmc pmc",
},
"xilskey_v7_6": {"name": "xilskey",
"version": "7.6",
"desc": "Xilinx Secure Key Library supports programming efuse and bbram",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xilskey_v7_6",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_pmu psu_cortexa53 psu_cortexr5 microblaze",
},
"xiltimer_v2_1": {"name": "xiltimer",
"version": "2.1",
"desc": "Xiltimer library provides generic timer interface for the timer IP's",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxiltimer,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/sw_services/xiltimer_v2_1",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psx_cortexr52 cortexr52 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psx_cortexa78 cortexa78 psv_psm psv_pmc psx_psm psm psx_pmc pmc",
},
}]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.674
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.676
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_dma_0 axi_dma_1 axi_gpio_0 axi_gpio_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_i2c_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.676
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.681
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.683
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.906
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"axi_dma_0": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"axidma_v9_19": {"name": "axidma",
"version": "9.19",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_19",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_dma_1": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"axidma_v9_19": {"name": "axidma",
"version": "9.19",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_19",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_12": {"name": "gpio",
"version": "4.12",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_12": {"name": "gpio",
"version": "4.12",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_mem_intercon": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axi_smc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axis_data_fifo_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axis_data_fifo_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"rst_ps7_0_50M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"snow_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"white_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"xlconcat_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_uart_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartps_v3_15": {"name": "uartps",
"version": "3.15",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexa9_v2_12": {"name": "cpu_cortexa9",
"version": "2.12",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ddrps_v1_2": {"name": "ddrps",
"version": "1.2",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"emacps_v3_21": {"name": "emacps",
"version": "3.21",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_21",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"usbps_v2_9": {"name": "usbps",
"version": "2.9",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"sdps_v4_4": {"name": "sdps",
"version": "4.4",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_i2c_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"iicps_v3_20": {"name": "iicps",
"version": "3.20",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iicps_v3_20",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpiops_v3_13": {"name": "gpiops",
"version": "3.13",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"devcfg_v3_8": {"name": "devcfg",
"version": "3.8",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"xadcps_v2_7": {"name": "xadcps",
"version": "2.7",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"coresightps_dcc_v1_11": {"name": "coresightps_dcc",
"version": "1.11",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"dmaps_v2_11": {"name": "dmaps",
"version": "2.11",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scugic_v5_4": {"name": "scugic",
"version": "5.4",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v5_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scutimer_v2_6": {"name": "scutimer",
"version": "2.6",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scuwdt_v2_6": {"name": "scuwdt",
"version": "2.6",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"dmaps_v2_11": {"name": "dmaps",
"version": "2.11",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
}]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.910
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:44.912
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, xiltimer lwip220]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:45.002
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:48:45.003
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, ]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:01.640
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:01.645
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"device": "7z007s",
"family": "zynq",
"timestamp": "Sat Sep  6 20:57:47 2025",
"vivado_version": "2024.2",
"part": "xc7z007sclg400-1",
}]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:01.818
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:01.847
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_dma_1": {"hier_name": "axi_dma_1",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axis_data_fifo_0": {"hier_name": "axis_data_fifo_0",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"axis_data_fifo_1": {"hier_name": "axis_data_fifo_1",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"snow_0": {"hier_name": "snow_0",
"type": "snow",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"white_0": {"hier_name": "white_0",
"type": "white",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:01.859
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:01.873
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "10",
"PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:01.875
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:01.975
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936128,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936132,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936152,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936156,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936168,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936176,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936180,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936200,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936204,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936216,
},
},
"axi_dma_1": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001664,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001668,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001688,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001692,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001704,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001712,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001716,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001736,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001740,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001752,
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"CH1_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"CH1_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH2_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH2_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"INT_EN": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_S": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_S": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"CH1_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"CH1_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH2_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH2_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"INT_EN": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_S": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_S": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_i2c_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:01.988
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.009
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x40400000",
"high": "0x4040FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_1_S_AXI_LITE": {"name": "axi_dma_1",
"base": "0x40410000",
"high": "0x4041FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_0": {"name": "ps7_i2c_0",
"base": "0xE0004000",
"high": "0xE0004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.012
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.014
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.015
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.017
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.017
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.018
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.019
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.020
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.020
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.021
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.022
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.022
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.023
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.024
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
}]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.027
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa bit], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.028
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa bit], Result: [null, rtos_sys_wrapper.bit]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.030
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY org.eclipse.tcf 4 0 2025-09-07 12:49:02.339
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.343
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.344
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.639
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.643
!MESSAGE XSCT Command: [version -server], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.648
!MESSAGE XSCT command with result: [version -server], Result: [null, 2024.2]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.648
!MESSAGE XSCT Command: [version], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.649
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2024.2.0
SW Build 5239620 on Fri Nov 08 16:21:51 MST 2024
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.658
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.669
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.670
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.702
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.716
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.727
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.728
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.761
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.764
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.775
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.776
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.799
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.801
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.808
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.809
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.829
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.830
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.836
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.837
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.855
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.856
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.862
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.863
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.879
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.885
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level == 0}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.898
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level == 0}], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.899
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.900
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.901
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.908
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.909
!MESSAGE XSCT Command: [rst -system], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.934
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:02.935
!MESSAGE XSCT Command: [after 3000], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:05.937
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:06.004
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:06.020
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:06.020
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:06.065
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:06.074
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370BCADD2A-13723093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:06.176
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370BCADD2A-13723093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:06.177
!MESSAGE XSCT Command: [fpga -file /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/bitstream/rtos_sys_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:07.414
!MESSAGE XSCT command with result: [fpga -file /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/bitstream/rtos_sys_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:07.486
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:07.511
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:07.512
!MESSAGE XSCT Command: [loadhw -hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:07.641
!MESSAGE XSCT command with result: [loadhw -hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, rtos_sys_wrapper_0]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:07.642
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:07.645
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:07.645
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:07.666
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:07.667
!MESSAGE XSCT Command: [source /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/psinit/ps7_init.tcl], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:07.674
!MESSAGE XSCT command with result: [source /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:07.674
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:08.212
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:08.213
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:08.230
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:08.231
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:08.273
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:08.275
!MESSAGE XSCT Command: [dow /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/Debug/rtos_lwip.elf], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:08.789
!MESSAGE XSCT command with result: [dow /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/Debug/rtos_lwip.elf], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:08.790
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:08.831
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:08.891
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:08.920
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:08.920
!MESSAGE XSCT Command: [con], Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:08.949
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-9: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 12:49:08.954
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:23.209
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-122

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:23.225
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-122

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.233
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.246
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.248
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.272
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.273
!MESSAGE XSCT Command: [version -server], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.275
!MESSAGE XSCT command with result: [version -server], Result: [null, 2024.2]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.275
!MESSAGE XSCT Command: [version], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.276
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2024.2.0
SW Build 5239620 on Fri Nov 08 16:21:51 MST 2024
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.277
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.291
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.292
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.337
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.338
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.352
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.352
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.388
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.390
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.402
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.403
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.434
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.435
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.445
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.445
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.473
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.474
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.482
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.483
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.507
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.508
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.515
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.516
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.536
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.537
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level == 0}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.556
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level == 0}], Result: [null, ]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.557
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.558
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.559
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.578
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.579
!MESSAGE XSCT Command: [rst -system], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.601
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:24.602
!MESSAGE XSCT Command: [after 3000], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:27.604
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:27.657
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:27.673
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:27.674
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:27.725
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:27.726
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370BCADD2A-13723093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:27.799
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370BCADD2A-13723093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:27.801
!MESSAGE XSCT Command: [fpga -file /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/bitstream/rtos_sys_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.011
!MESSAGE XSCT command with result: [fpga -file /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/bitstream/rtos_sys_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.086
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.112
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.113
!MESSAGE XSCT Command: [loadhw -hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.137
!MESSAGE XSCT command with result: [loadhw -hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, rtos_sys_wrapper_0]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.138
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.140
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.141
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.148
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.149
!MESSAGE XSCT Command: [source /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/psinit/ps7_init.tcl], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.150
!MESSAGE XSCT command with result: [source /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.151
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.656
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.657
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.674
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.675
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.698
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:29.698
!MESSAGE XSCT Command: [dow /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/Debug/rtos_lwip.elf], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:30.169
!MESSAGE XSCT command with result: [dow /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/Debug/rtos_lwip.elf], Result: [null, ]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:30.171
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:30.197
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:30.212
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:30.239
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:30.240
!MESSAGE XSCT Command: [con], Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 12:49:30.280
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-6: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 12:49:30.283
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:03.700
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-176

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:03.706
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-176

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.708
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.715
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.716
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.735
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.736
!MESSAGE XSCT Command: [version -server], Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.737
!MESSAGE XSCT command with result: [version -server], Result: [null, 2024.2]. Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.738
!MESSAGE XSCT Command: [version], Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.738
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2024.2.0
SW Build 5239620 on Fri Nov 08 16:21:51 MST 2024
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.739
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.744
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.744
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.756
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.756
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.760
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.760
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.771
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.772
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.776
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.776
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.787
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.788
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.791
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.792
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.803
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.804
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.808
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.808
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.820
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.821
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.825
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A (closed)]. Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:04.825
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A (closed)" && level==1}], Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:07.838
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A (closed)" && level==1}], Result: [null, ]. Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:10.839
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A (closed)" && level==1}], Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:13.863
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A (closed)" && level==1}], Result: [null, ]. Thread: Worker-10: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.414
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.418
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.418
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.443
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.444
!MESSAGE XSCT Command: [version -server], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.446
!MESSAGE XSCT command with result: [version -server], Result: [null, 2024.2]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.447
!MESSAGE XSCT Command: [version], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.447
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2024.2.0
SW Build 5239620 on Fri Nov 08 16:21:51 MST 2024
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.448
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.452
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.452
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.466
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.467
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.473
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.473
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.494
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.495
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.501
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.501
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.521
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.522
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.528
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.529
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.547
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.548
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.554
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.554
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.572
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.573
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.577
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.578
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.593
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.594
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level == 0}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.605
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level == 0}], Result: [null, ]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.605
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.606
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.607
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.613
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.613
!MESSAGE XSCT Command: [rst -system], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.636
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:56.637
!MESSAGE XSCT Command: [after 3000], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:59.639
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:59.688
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:59.692
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:59.692
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:59.703
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:59.703
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370BCADD2A-13723093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:59.726
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370BCADD2A-13723093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:01:59.726
!MESSAGE XSCT Command: [fpga -file /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/bitstream/rtos_sys_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:00.931
!MESSAGE XSCT command with result: [fpga -file /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/bitstream/rtos_sys_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:00.982
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:01.007
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:01.009
!MESSAGE XSCT Command: [loadhw -hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:01.041
!MESSAGE XSCT command with result: [loadhw -hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, rtos_sys_wrapper_0]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:01.042
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:01.044
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:01.045
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:01.066
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:01.067
!MESSAGE XSCT Command: [source /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/psinit/ps7_init.tcl], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:01.070
!MESSAGE XSCT command with result: [source /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:01.071
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:01.629
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:01.630
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:01.644
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:01.645
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:01.668
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:01.669
!MESSAGE XSCT Command: [dow /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/Debug/rtos_lwip.elf], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:02.171
!MESSAGE XSCT command with result: [dow /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/Debug/rtos_lwip.elf], Result: [null, ]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:02.172
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:02.209
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:02.220
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:02.229
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:02.229
!MESSAGE XSCT Command: [con], Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:02:02.270
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-5: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 14:02:02.271
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '3'

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.441
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-8: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.442
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa]. Thread: Worker-8: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.443
!MESSAGE XSCT Command: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: Worker-8: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.444
!MESSAGE XSCT command with result: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: Worker-8: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.445
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-8: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.447
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss]. Thread: Worker-8: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.448
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Thread: Worker-8: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.450
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Result: [null, ]. Thread: Worker-8: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.450
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: Worker-8: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.451
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: Worker-8: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.592
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.620
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_16": {"name": "freertos10_xilinx",
"version": "1.16",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.6.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_16",
},
"standalone_v9_2": {"name": "standalone",
"version": "9.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/bsp/standalone_v9_2",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.679
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.681
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_dma_0 axi_dma_1 axi_gpio_0 axi_gpio_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_i2c_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.682
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.685
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.685
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.812
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"axi_dma_0": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"axidma_v9_19": {"name": "axidma",
"version": "9.19",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_19",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_dma_1": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"axidma_v9_19": {"name": "axidma",
"version": "9.19",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_19",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_12": {"name": "gpio",
"version": "4.12",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_12": {"name": "gpio",
"version": "4.12",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_mem_intercon": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axi_smc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axis_data_fifo_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axis_data_fifo_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"rst_ps7_0_50M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"snow_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"white_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"xlconcat_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_uart_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartps_v3_15": {"name": "uartps",
"version": "3.15",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexa9_v2_12": {"name": "cpu_cortexa9",
"version": "2.12",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ddrps_v1_2": {"name": "ddrps",
"version": "1.2",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"emacps_v3_21": {"name": "emacps",
"version": "3.21",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_21",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"usbps_v2_9": {"name": "usbps",
"version": "2.9",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"sdps_v4_4": {"name": "sdps",
"version": "4.4",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_i2c_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"iicps_v3_20": {"name": "iicps",
"version": "3.20",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iicps_v3_20",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpiops_v3_13": {"name": "gpiops",
"version": "3.13",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"devcfg_v3_8": {"name": "devcfg",
"version": "3.8",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"xadcps_v2_7": {"name": "xadcps",
"version": "2.7",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"coresightps_dcc_v1_11": {"name": "coresightps_dcc",
"version": "1.11",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"dmaps_v2_11": {"name": "dmaps",
"version": "2.11",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scugic_v5_4": {"name": "scugic",
"version": "5.4",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v5_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scutimer_v2_6": {"name": "scutimer",
"version": "2.6",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scuwdt_v2_6": {"name": "scuwdt",
"version": "2.6",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"dmaps_v2_11": {"name": "dmaps",
"version": "2.11",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.969
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.970
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, xiltimer lwip220]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.971
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:56.972
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"xiltimer": "2.1",
"lwip220": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:57.025
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:57.083
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:59.367
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:59.368
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:59.372
!MESSAGE XSCT Command: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:59.372
!MESSAGE XSCT command with result: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:59.372
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:59.412
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:59.412
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:59.413
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, ps7_cortexa9_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:59.481
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:59.483
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:59.483
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:59.485
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:59.485
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:59.489
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:59.583
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:08:59.683
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "arm-none-eabi-as",
"default": "arm-none-eabi-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"freertos10_xilinx": {"PSU_TTC0_Select": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC0 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC0_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC0 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC1 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC1 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC2 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC2 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC3 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC3 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"SYSINTC_SPEC": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_DEV": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_SPEC": {"category": "",
"value": "true",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"check_for_stack_overflow": {"category": "kernel_features",
"value": "2",
"default": "2",
"type": "int",
"desc": "Set to 0 for no overflow checking.  Set to 1 to include basic run time task stack checking.  Set to 2 to include more comprehensive run time task stack checking.",
"permit": "",
"options": {},
"range": "",
},
"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_stm_event_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable event tracing through System Trace Macrocell available on Zynq MPSoC. This is supported only for Cortex A53 and R5 processors",
"permit": "user",
"options": {},
"range": "",
},
"enable_timer_tick_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable tracing of timer tick events",
"permit": "user",
"options": {},
"range": "",
},
"generate_runtime_stats": {"category": "kernel_features",
"value": "0",
"default": "0",
"type": "int",
"desc": "Set to 1 generate runtime stats for tasks.",
"permit": "",
"options": {},
"range": "",
},
"hook_functions": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude application defined hook (callback) functions.  Callback functions must be defined by the application that is using FreeRTOS",
"permit": "none",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"idle_yield": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true if the Idle task should yield if another idle priority task is able to run, or false if the idle task should always use its entire time slice unless it is preempted.",
"permit": "",
"options": {},
"range": "",
},
"kernel_behavior": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Parameters relating to the kernel behavior",
"permit": "none",
"options": {},
"range": "",
},
"kernel_features": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude kernel features",
"permit": "none",
"options": {},
"range": "",
},
"max_api_call_interrupt_priority": {"category": "kernel_behavior",
"value": "18",
"default": "18",
"type": "int",
"desc": "The maximum interrupt priority from which interrupt safe FreeRTOS API calls can be made.",
"permit": "",
"options": {},
"range": "",
},
"max_priorities": {"category": "kernel_behavior",
"value": "8",
"default": "8",
"type": "int",
"desc": "The number of task priorities that will be available.  Priorities can be assigned from zero to (max_priorities - 1)",
"permit": "",
"options": {},
"range": "",
},
"max_task_name_len": {"category": "kernel_behavior",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of characters that can be in the name of a task.",
"permit": "",
"options": {},
"range": "",
},
"message_buffer": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true to include message buffer functionality, or false to exclude message buffer functionality.",
"permit": "",
"options": {},
"range": "",
},
"minimal_stack_size": {"category": "kernel_behavior",
"value": "200",
"default": "200",
"type": "int",
"desc": "The size of the stack allocated to the Idle task. Also used by standard demo and test tasks found in the main FreeRTOS download.",
"permit": "",
"options": {},
"range": "",
},
"num_thread_local_storage_pointers": {"category": "kernel_features",
"value": "0",
"default": "0",
"type": "int",
"desc": "Sets the number of pointers each task has to store thread local values.",
"permit": "",
"options": {},
"range": "",
},
"queue_registry_size": {"category": "kernel_features",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of queues that can be registered at any one time. Only registered queues can be viewed in the Eclipse/GDB kernel aware debugger plug-in.",
"permit": "",
"options": {},
"range": "",
},
"software_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Options relating to the software timers functionality",
"permit": "user",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stm_channel": {"category": "enable_stm_event_trace",
"value": "0",
"default": "0",
"type": "int",
"desc": "STM channel to use for trace. Valid channels are 0-65535",
"permit": "",
"options": {},
"range": "",
},
"stream_buffer": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true to include stream buffer functionality, or false to exclude stream buffer functionality.",
"permit": "",
"options": {},
"range": "",
},
"support_static_allocation": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true to allocate memory statically, or false to allocate memory dynamically.",
"permit": "",
"options": {},
"range": "",
},
"tick_rate": {"category": "kernel_behavior",
"value": "100",
"default": "100",
"type": "int",
"desc": "Number of RTOS ticks per sec",
"permit": "",
"options": {},
"range": "",
},
"tick_setup": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Configuration for enabling tick timer",
"permit": "user",
"options": {},
"range": "",
},
"timer_command_queue_length": {"category": "software_timers",
"value": "10",
"default": "10",
"type": "int",
"desc": "The number of commands the timer command queue can hold at any one time.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_priority": {"category": "software_timers",
"value": "(configMAX_PRIORITIES - 1)",
"default": "(configMAX_PRIORITIES - 1)",
"type": "string",
"desc": "The priority at which the software timer service/daemon task will execute.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_stack_depth": {"category": "software_timers",
"value": "(configMINIMAL_STACK_SIZE)",
"default": "(configMINIMAL_STACK_SIZE)",
"type": "string",
"desc": "The size of the stack allocated to the timer service/daemon task.",
"permit": "",
"options": {},
"range": "",
},
"total_heap_size": {"category": "kernel_behavior",
"value": "65536",
"default": "65536",
"type": "int",
"desc": "Sets the amount of RAM reserved for use by FreeRTOS - used when tasks, queues, semaphores and event groups are created.",
"permit": "",
"options": {},
"range": "",
},
"use_counting_semaphores": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include counting semaphore functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_daemon_task_startup_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set true for kernel to call vApplicationDaemonTaskStartupHook on first iteration of RTOS daemon task. The application must provide an implementation of vApplicationDaemonTaskStartupHook().",
"permit": "",
"options": {},
"range": "",
},
"use_freertos_asserts": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Defines configASSERT() to assist development and debugging.  The application can override the default implementation of vApplicationAssert( char *pcFile, uint32_t ulLine )",
"permit": "",
"options": {},
"range": "",
},
"use_getmutex_holder": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use mutex xSemaphoreGetMutexHolder API, or false to exclude it.",
"permit": "",
"options": {},
"range": "",
},
"use_idle_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationIdleHook() on each iteration of the idle task.  The application must provide an implementation of vApplicationIdleHook().",
"permit": "",
"options": {},
"range": "",
},
"use_malloc_failed_hook": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Only used if a FreeRTOS memory manager (heap_n.c) is included in the project.  Set to true for the kernel to call vApplicationMallocFailedHookHook() if there is insufficient FreeRTOS heap available for a task, queue or semaphore to be created.  The application can override the default implementation of vApplicationMallocFailedHook().",
"permit": "",
"options": {},
"range": "",
},
"use_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include mutex functionality, or false to exclude mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_newlib_reent": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "When true each task will have its own Newlib reent structure.",
"permit": "",
"options": {},
"range": "",
},
"use_port_optimized_task_selection": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true task selection will be faster at the cost of limiting the maximum number of unique priorities to 32.",
"permit": "",
"options": {},
"range": "",
},
"use_preemption": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use the preemptive scheduler, or false to use the cooperative scheduler.",
"permit": "",
"options": {},
"range": "",
},
"use_queue_sets": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include queue set functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_recursive_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include recursive mutex functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_stats_formatting_functions": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to 1 to include the vTaskList() and vTaskGetRunTimeStats() functions, which format run-time data into human readable text.",
"permit": "",
"options": {},
"range": "",
},
"use_task_fpu_support": {"category": "kernel_features",
"value": "2",
"default": "2",
"type": "int",
"desc": "Set to 1 to create tasks without FPU context, set to 2 to have tasks with FPU context by default.",
"permit": "",
"options": {},
"range": "",
},
"use_task_notifications": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include direct to task notification functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_tick_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationTickHook() during each tick interrupt.  The application must provide an implementation of vApplicationTickHook().",
"permit": "",
"options": {},
"range": "",
},
"use_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include software timer functionality, or false to exclude software timer functionality",
"permit": "",
"options": {},
"range": "",
},
"use_timeslicing": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true equal priority ready tasks will share CPU time with a context switch on each tick interrupt.",
"permit": "",
"options": {},
"range": "",
},
"use_trace_facility": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include the legacy trace functionality, and a few other features.  traceMACROS are the preferred method of tracing now.",
"permit": "",
"options": {},
"range": "",
},
"xil_interrupt": {"category": "",
"value": "true",
"default": "false",
"type": "bool",
"desc": "Enable xilinx interrupt wrapper API support",
"permit": "user",
"options": {},
"range": "",
},
"xpm_support": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xpm support",
"permit": "user",
"options": {},
"range": "",
},
},
"xiltimer": {"en_interval_timer": {"category": "",
"value": "true",
"default": "false",
"type": "bool",
"desc": "Enable Interval Timer",
"permit": "",
"options": {},
"range": "",
},
"xiltimer_interval_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for interval timer functionality",
"permit": "user",
"options": {},
"range": "ps7_scutimer_0",
},
"xiltimer_sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_scutimer_0",
},
},
"lwip220": {"acd_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug acd",
"permit": "",
"options": {},
"range": "",
},
"api_mode": {"category": "",
"value": "SOCKET_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"default_tcp_recvmbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"default_udp_recvmbox_size": {"category": "mbox_options",
"value": "100",
"default": "100",
"type": "int",
"desc": "Size of UDP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"dhcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug dhcp layer",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"ipv6_enable": {"category": "lwip_ipv6_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IPv6 enable value",
"permit": "",
"options": {},
"range": "",
},
"ipv6_options": {"category": "lwip_ipv6_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IPv6 Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp_does_acd_check": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "ACD check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcpip_core_locking_input": {"category": "mbox_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "TCPIP input core locking",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mbox_options": {"category": "mbox_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Mbox Options",
"permit": "none",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED1000",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"sgmii_fixed_link": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable fixed link for GEM SGMII at 1Gbps",
"permit": "",
"options": {},
"range": "",
},
"socket_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug socket layer",
"permit": "",
"options": {},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcpip_mbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCPIP mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"udp_tx_blocking": {"category": "udp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Application sending a UDP packet blocks till the pkt is txed",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:09:00.016
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:09:00.033
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_dma_1": {"hier_name": "axi_dma_1",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axis_data_fifo_0": {"hier_name": "axis_data_fifo_0",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"axis_data_fifo_1": {"hier_name": "axis_data_fifo_1",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"snow_0": {"hier_name": "snow_0",
"type": "snow",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"white_0": {"hier_name": "white_0",
"type": "white",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:09:00.034
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:09:00.036
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, xiltimer lwip220]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:09:00.036
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:09:00.040
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"xiltimer": "2.1",
"lwip220": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:09:00.303
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:09:00.307
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:09:00.313
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:09:00.315
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_dma_0 axi_dma_1 axi_gpio_0 axi_gpio_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_i2c_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:09:29.705
!MESSAGE XSCT Command: [bsp config socket_mode_thread_prio "2"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:09:29.710
!MESSAGE XSCT command with result: [bsp config socket_mode_thread_prio "2"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:09:30.543
!MESSAGE XSCT Command: [bsp config use_axieth_on_zynq "1"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:09:30.553
!MESSAGE XSCT command with result: [bsp config use_axieth_on_zynq "1"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:08.575
!MESSAGE XSCT Command: [bsp config phy_link_speed "CONFIG_LINKSPEED1000"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:08.583
!MESSAGE XSCT command with result: [bsp config phy_link_speed "CONFIG_LINKSPEED1000"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:54.839
!MESSAGE XSCT Command: [bsp write], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:54.846
!MESSAGE XSCT command with result: [bsp write], Result: [null, Successfully saved  the platform at "/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/platform.spr"]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.280
!MESSAGE XSCT Command: [domain active {zynq_fsbl}], Thread: Worker-4: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.281
!MESSAGE XSCT command with result: [domain active {zynq_fsbl}], Result: [null, ]. Thread: Worker-4: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.281
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-4: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.282
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa]. Thread: Worker-4: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.282
!MESSAGE XSCT Command: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: Worker-4: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.283
!MESSAGE XSCT command with result: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: Worker-4: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.283
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-4: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.284
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss]. Thread: Worker-4: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.284
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Thread: Worker-4: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.285
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Result: [null, ]. Thread: Worker-4: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.285
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: Worker-4: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.286
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "9.2",
}]. Thread: Worker-4: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.415
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.426
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.468
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.471
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, xilffs xilrsa lwip220]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.471
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.473
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"xilffs": "5.3",
"xilrsa": "1.8",
"lwip220": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.509
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:57.540
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.592
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.593
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.593
!MESSAGE XSCT Command: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.594
!MESSAGE XSCT command with result: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.594
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.616
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.617
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.617
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, ps7_cortexa9_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.698
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.700
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.700
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.702
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.702
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.706
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "9.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.732
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.792
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "arm-none-eabi-as",
"default": "arm-none-eabi-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_minimal_xlat_tbl": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Configures translation table only for initial 4 TB address space. Translation table size will be reduced by ~1 MB. It is applicable only for CortexA78 BSP. Enable it by deafult to fit executable in OCM memory. It needs to be disabled if you want access peripheral/Memory mapped beyond 4 TB.",
"permit": "user",
"options": {},
"range": "",
},
"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"pmu_sleep_timer": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Use PMU counters for sleep functionality applicable only for CortexR5 processor",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_globaltimer_0",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the respective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"xil_interrupt": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xilinx interrupt wrapper API support",
"permit": "user",
"options": {},
"range": "",
},
"xpm_support": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xpm support",
"permit": "user",
"options": {},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_exfat": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Disable exFAT, 1:Enable exFAT(Also Enables LFN)",
"permit": "",
"options": {},
"range": "",
},
"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_chmod": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables use of CHMOD functionality for changing attributes (valid only with read_only set to false)",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the Long File Name(LFN) support if non-zero. Disabled by default: 0, LFN with static working buffer: 1, Dynamic working buffer: 2 (on stack) or 3 (on heap)",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_trim": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable(0) or Enable(1) TRIM function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
"lwip220": {"acd_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug acd",
"permit": "",
"options": {},
"range": "",
},
"api_mode": {"category": "",
"value": "RAW_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"default_tcp_recvmbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"default_udp_recvmbox_size": {"category": "mbox_options",
"value": "100",
"default": "100",
"type": "int",
"desc": "Size of UDP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"dhcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug dhcp layer",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"ipv6_enable": {"category": "lwip_ipv6_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IPv6 enable value",
"permit": "",
"options": {},
"range": "",
},
"ipv6_options": {"category": "lwip_ipv6_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IPv6 Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp_does_acd_check": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "ACD check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcpip_core_locking_input": {"category": "mbox_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "TCPIP input core locking",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mbox_options": {"category": "mbox_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Mbox Options",
"permit": "none",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED_AUTODETECT",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"sgmii_fixed_link": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable fixed link for GEM SGMII at 1Gbps",
"permit": "",
"options": {},
"range": "",
},
"socket_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug socket layer",
"permit": "",
"options": {},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcpip_mbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCPIP mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"udp_tx_blocking": {"category": "udp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Application sending a UDP packet blocks till the pkt is txed",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.926
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.942
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_dma_1": {"hier_name": "axi_dma_1",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axis_data_fifo_0": {"hier_name": "axis_data_fifo_0",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"axis_data_fifo_1": {"hier_name": "axis_data_fifo_1",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"snow_0": {"hier_name": "snow_0",
"type": "snow",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"white_0": {"hier_name": "white_0",
"type": "white",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.945
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.946
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, xilffs xilrsa lwip220]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.947
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:58.948
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"xilffs": "5.3",
"xilrsa": "1.8",
"lwip220": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:59.249
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:59.252
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:59.258
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:10:59.259
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_dma_0 axi_dma_1 axi_gpio_0 axi_gpio_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_i2c_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:12.452
!MESSAGE XSCT Command: [bsp config api_mode "SOCKET_API"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:12.460
!MESSAGE XSCT command with result: [bsp config api_mode "SOCKET_API"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:22.123
!MESSAGE XSCT Command: [bsp write], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:22.129
!MESSAGE XSCT command with result: [bsp write], Result: [null, Successfully saved  the platform at "/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/platform.spr"]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:22.137
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:22.139
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:22.139
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:22.140
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "9.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:22.140
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:22.143
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:22.170
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:22.171
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, xilffs xilrsa lwip220]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:22.171
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:22.172
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"xilffs": "5.3",
"xilrsa": "1.8",
"lwip220": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:22.209
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:22.261
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:22.426
!MESSAGE XSCT Command: [bsp regenerate], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:22.598
!MESSAGE XSCT command with result: [bsp regenerate], Result: [{Format=Failed to generate the bsp sources for domain.zynq_fsbl

Details: ERROR: lwIP with Sockets requires "freertos" OS

ERROR: [Hsi 55-1545] Problem running tcl command ::sw_lwip220_v1_1::lwip_drc : ERROR: lwIP with Sockets requires "freertos" OS
    while executing
"error "ERROR: lwIP with Sockets requires \"freertos\" OS" "" "mdt_error""
    (procedure "lwip_sw_drc" line 9)
    invoked from within
"lwip_sw_drc $libhandle $emac_names_list"
    (procedure "::sw_lwip220_v1_1::lwip_drc" line 92)
    invoked from within
"::sw_lwip220_v1_1::lwip_drc lwip220"

ERROR: [Hsi 55-1440] Error(s) while running DRCs.
, Time=1757265082597, Code=1}, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.375
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.377
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.377
!MESSAGE XSCT Command: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.377
!MESSAGE XSCT command with result: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.377
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.412
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.413
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.413
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, ps7_cortexa9_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.438
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.439
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.440
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.441
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.441
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.442
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "9.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.470
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.506
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "arm-none-eabi-as",
"default": "arm-none-eabi-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_minimal_xlat_tbl": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Configures translation table only for initial 4 TB address space. Translation table size will be reduced by ~1 MB. It is applicable only for CortexA78 BSP. Enable it by deafult to fit executable in OCM memory. It needs to be disabled if you want access peripheral/Memory mapped beyond 4 TB.",
"permit": "user",
"options": {},
"range": "",
},
"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"pmu_sleep_timer": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Use PMU counters for sleep functionality applicable only for CortexR5 processor",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_globaltimer_0",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the respective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"xil_interrupt": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xilinx interrupt wrapper API support",
"permit": "user",
"options": {},
"range": "",
},
"xpm_support": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xpm support",
"permit": "user",
"options": {},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_exfat": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Disable exFAT, 1:Enable exFAT(Also Enables LFN)",
"permit": "",
"options": {},
"range": "",
},
"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_chmod": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables use of CHMOD functionality for changing attributes (valid only with read_only set to false)",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the Long File Name(LFN) support if non-zero. Disabled by default: 0, LFN with static working buffer: 1, Dynamic working buffer: 2 (on stack) or 3 (on heap)",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_trim": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable(0) or Enable(1) TRIM function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
"lwip220": {"acd_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug acd",
"permit": "",
"options": {},
"range": "",
},
"api_mode": {"category": "",
"value": "SOCKET_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"default_tcp_recvmbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"default_udp_recvmbox_size": {"category": "mbox_options",
"value": "100",
"default": "100",
"type": "int",
"desc": "Size of UDP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"dhcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug dhcp layer",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"ipv6_enable": {"category": "lwip_ipv6_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IPv6 enable value",
"permit": "",
"options": {},
"range": "",
},
"ipv6_options": {"category": "lwip_ipv6_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IPv6 Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp_does_acd_check": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "ACD check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcpip_core_locking_input": {"category": "mbox_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "TCPIP input core locking",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mbox_options": {"category": "mbox_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Mbox Options",
"permit": "none",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED_AUTODETECT",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"sgmii_fixed_link": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable fixed link for GEM SGMII at 1Gbps",
"permit": "",
"options": {},
"range": "",
},
"socket_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug socket layer",
"permit": "",
"options": {},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcpip_mbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCPIP mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"udp_tx_blocking": {"category": "udp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Application sending a UDP packet blocks till the pkt is txed",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.596
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.610
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_dma_1": {"hier_name": "axi_dma_1",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axis_data_fifo_0": {"hier_name": "axis_data_fifo_0",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"axis_data_fifo_1": {"hier_name": "axis_data_fifo_1",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"snow_0": {"hier_name": "snow_0",
"type": "snow",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"white_0": {"hier_name": "white_0",
"type": "white",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.612
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.613
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, xilffs xilrsa lwip220]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.613
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.616
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"xilffs": "5.3",
"xilrsa": "1.8",
"lwip220": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.884
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.895
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.900
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:26.902
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_dma_0 axi_dma_1 axi_gpio_0 axi_gpio_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_i2c_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:36.927
!MESSAGE XSCT Command: [bsp config api_mode "RAW_API"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:36.935
!MESSAGE XSCT command with result: [bsp config api_mode "RAW_API"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:37.467
!MESSAGE XSCT Command: [bsp write], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:37.474
!MESSAGE XSCT command with result: [bsp write], Result: [null, Successfully saved  the platform at "/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/platform.spr"]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:37.474
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:37.479
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:37.479
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:37.480
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "9.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:37.480
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:37.483
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:37.528
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:37.531
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, xilffs xilrsa lwip220]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:37.531
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:37.534
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"xilffs": "5.3",
"xilrsa": "1.8",
"lwip220": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:37.558
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:37.598
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:37.661
!MESSAGE XSCT Command: [bsp regenerate], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:11:41.647
!MESSAGE XSCT command with result: [bsp regenerate], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:12:22.681
!MESSAGE XSCT Command: [::hsi::utils::closehw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:12:22.740
!MESSAGE XSCT command with result: [::hsi::utils::closehw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:12:22.740
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:12:23.853
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:12:23.854
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:12:23.855
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"device": "7z007s",
"family": "zynq",
"timestamp": "Sat Sep  6 20:57:47 2025",
"vivado_version": "2024.2",
"part": "xc7z007sclg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:12:23.860
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:12:23.866
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_dma_1": {"hier_name": "axi_dma_1",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axis_data_fifo_0": {"hier_name": "axis_data_fifo_0",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"axis_data_fifo_1": {"hier_name": "axis_data_fifo_1",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"snow_0": {"hier_name": "snow_0",
"type": "snow",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"white_0": {"hier_name": "white_0",
"type": "white",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:12:30.861
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss ], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:12:30.864
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss ], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:12:30.865
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:12:30.866
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos_sys_wrapper.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 14:12:30.866
!MESSAGE Generating MD5 hash for file: /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:12:30.869
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:12:30.871
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 14:12:38.845
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY org.eclipse.tcf 4 0 2025-09-07 14:44:44.839
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2025-09-07 14:44:44.840
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2025-09-07 14:44:44.841
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 14:56:43.035
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: scw_hwspec_file_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 14:56:43.036
!MESSAGE Preference loaded using local preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 14:56:43.036
!MESSAGE Workspace path used is: /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:56:47.290
!MESSAGE XSCT Command: [platform config -updatehw {/home/ej3b/readoutsys/rtos_sys/rtos2.xsa}], Thread: Worker-8: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:56:49.755
!MESSAGE XSCT command with result: [platform config -updatehw {/home/ej3b/readoutsys/rtos_sys/rtos2.xsa}], Result: [null, ]. Thread: Worker-8: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:56:50.995
!MESSAGE XSCT Command: [platform read {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/platform.spr}], Thread: Worker-21: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:56:50.995
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Thread: Worker-23: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:56:52.445
!MESSAGE XSCT command with result: [platform read {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/platform.spr}], Result: [null, ]. Thread: Worker-21: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:56:52.445
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, ]. Thread: Worker-23: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:40.951
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:42.219
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, ]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:42.219
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss ], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:42.222
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss ], Result: [null, ]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:42.222
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:42.224
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 14:57:42.224
!MESSAGE Generating MD5 hash for file: /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:42.226
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:42.227
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/sw/rtos_sys_wrapper/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, ]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:43.348
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:43.350
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, ]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:43.354
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/bitstream}], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:43.383
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/bitstream}], Result: [null, ]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:43.386
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:43.389
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, {"device": "7z007s",
"family": "zynq",
"timestamp": "Sun Sep  7 14:53:22 2025",
"vivado_version": "2024.2",
"part": "xc7z007sclg400-1",
}]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:43.389
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/psinit} -quiet], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:46.788
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/psinit} -quiet], Result: [null, ]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:46.801
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:57:46.808
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_dma_1": {"hier_name": "axi_dma_1",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axis_data_fifo_0": {"hier_name": "axis_data_fifo_0",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"axis_data_fifo_1": {"hier_name": "axis_data_fifo_1",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"snow_0": {"hier_name": "snow_0",
"type": "snow",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"white_0": {"hier_name": "white_0",
"type": "white",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 14:57:53.510
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.561
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.565
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "10",
"PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.566
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.629
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936128,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936132,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936152,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936156,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936168,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936176,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936180,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936200,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936204,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936216,
},
},
"axi_dma_1": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001664,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001668,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001688,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001692,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001704,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001712,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001716,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001736,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001740,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001752,
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"CH1_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"CH1_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH2_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH2_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"INT_EN": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_S": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_S": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"CH1_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"CH1_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH2_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH2_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"INT_EN": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_S": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_S": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_i2c_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.639
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.656
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0], Result: [null, {"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x40400000",
"high": "0x4040FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_1_S_AXI_LITE": {"name": "axi_dma_1",
"base": "0x40410000",
"high": "0x4041FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_0": {"name": "ps7_i2c_0",
"base": "0xE0004000",
"high": "0xE0004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.658
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.660
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.660
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.662
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.662
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.663
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.663
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.665
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.665
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.666
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.666
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.667
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.667
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.672
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
}]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.672
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.673
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0], Result: [null, axi_dma_0 axi_dma_1 axi_gpio_0 axi_gpio_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_i2c_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.674
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa bit], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.675
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa bit], Result: [null, rtos2.bit]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.676
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.676
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.677
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.682
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.682
!MESSAGE XSCT Command: [version -server], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.683
!MESSAGE XSCT command with result: [version -server], Result: [null, 2024.2]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.683
!MESSAGE XSCT Command: [version], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.683
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2024.2.0
SW Build 5239620 on Fri Nov 08 16:21:51 MST 2024
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.684
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.688
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.688
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.699
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.700
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.703
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.704
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.714
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.715
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.718
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.719
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.729
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.730
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.734
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.734
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.746
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.746
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.751
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.751
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.762
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.763
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.767
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.767
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.778
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.778
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level == 0}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.789
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level == 0}], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.790
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.790
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.791
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.797
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.798
!MESSAGE XSCT Command: [rst -system], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.821
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:37.822
!MESSAGE XSCT Command: [after 3000], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:40.824
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:40.870
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:40.887
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cora Z7 - 7007S 210370BCADD2A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:40.887
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:40.935
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z007s (idcode 13723093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:40.937
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370BCADD2A-13723093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:41.005
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370BCADD2A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370BCADD2A-13723093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:41.006
!MESSAGE XSCT Command: [fpga -file /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/bitstream/rtos2.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.212
!MESSAGE XSCT command with result: [fpga -file /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/bitstream/rtos2.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.267
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.294
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.295
!MESSAGE XSCT Command: [loadhw -hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.395
!MESSAGE XSCT command with result: [loadhw -hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, rtos_sys_wrapper_5]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.395
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.397
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.398
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.418
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.419
!MESSAGE XSCT Command: [source /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/psinit/ps7_init.tcl], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.420
!MESSAGE XSCT command with result: [source /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.420
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.946
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.948
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.964
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.965
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.987
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:42.988
!MESSAGE XSCT Command: [dow /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/Debug/rtos_lwip.elf], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:43.464
!MESSAGE XSCT command with result: [dow /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_lwip/Debug/rtos_lwip.elf], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:43.466
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:43.470
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:43.478
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:43.488
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:43.488
!MESSAGE XSCT Command: [con], Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 14:58:43.500
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-19: Launching Debugger_rtos_lwip-Default

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 14:58:43.501
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '4'

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.262
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-23: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.263
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa]. Thread: Worker-23: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.264
!MESSAGE XSCT Command: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Thread: Worker-23: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.264
!MESSAGE XSCT command with result: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, ]. Thread: Worker-23: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.265
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-23: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.266
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss]. Thread: Worker-23: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.266
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Thread: Worker-23: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.267
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Result: [null, ]. Thread: Worker-23: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.267
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: Worker-23: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.268
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "9.2",
}]. Thread: Worker-23: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.373
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.395
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_16": {"name": "freertos10_xilinx",
"version": "1.16",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.6.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_16",
},
"standalone_v9_2": {"name": "standalone",
"version": "9.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/bsp/standalone_v9_2",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.416
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.419
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0], Result: [null, axi_dma_0 axi_dma_1 axi_gpio_0 axi_gpio_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_i2c_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.419
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.428
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.429
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.595
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, {"axi_dma_0": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"axidma_v9_19": {"name": "axidma",
"version": "9.19",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_19",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_dma_1": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"axidma_v9_19": {"name": "axidma",
"version": "9.19",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_19",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_12": {"name": "gpio",
"version": "4.12",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_12": {"name": "gpio",
"version": "4.12",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_mem_intercon": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axi_smc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axis_data_fifo_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axis_data_fifo_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"rst_ps7_0_50M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"snow_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"white_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"xlconcat_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_uart_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartps_v3_15": {"name": "uartps",
"version": "3.15",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexa9_v2_12": {"name": "cpu_cortexa9",
"version": "2.12",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ddrps_v1_2": {"name": "ddrps",
"version": "1.2",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"emacps_v3_21": {"name": "emacps",
"version": "3.21",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_21",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"usbps_v2_9": {"name": "usbps",
"version": "2.9",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"sdps_v4_4": {"name": "sdps",
"version": "4.4",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_i2c_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"iicps_v3_20": {"name": "iicps",
"version": "3.20",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iicps_v3_20",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpiops_v3_13": {"name": "gpiops",
"version": "3.13",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"devcfg_v3_8": {"name": "devcfg",
"version": "3.8",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"xadcps_v2_7": {"name": "xadcps",
"version": "2.7",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"coresightps_dcc_v1_11": {"name": "coresightps_dcc",
"version": "1.11",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"dmaps_v2_11": {"name": "dmaps",
"version": "2.11",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scugic_v5_4": {"name": "scugic",
"version": "5.4",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v5_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scutimer_v2_6": {"name": "scutimer",
"version": "2.6",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scuwdt_v2_6": {"name": "scuwdt",
"version": "2.6",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"dmaps_v2_11": {"name": "dmaps",
"version": "2.11",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.640
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.642
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, xilffs xilrsa lwip220]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.642
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.644
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"xilffs": "5.3",
"xilrsa": "1.8",
"lwip220": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.692
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:24.743
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.789
!MESSAGE XSCT Command: [domain active {freertos10_xilinx_ps7_cortexa9_0}], Thread: Worker-19: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.791
!MESSAGE XSCT command with result: [domain active {freertos10_xilinx_ps7_cortexa9_0}], Result: [null, ]. Thread: Worker-19: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.791
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-19: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.792
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa]. Thread: Worker-19: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.793
!MESSAGE XSCT Command: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Thread: Worker-19: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.793
!MESSAGE XSCT command with result: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, ]. Thread: Worker-19: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.793
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-19: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.796
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss]. Thread: Worker-19: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.796
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Thread: Worker-19: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.798
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Result: [null, ]. Thread: Worker-19: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.798
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: Worker-19: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.802
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: Worker-19: Initializing 'freertos10_xilinx_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.928
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.933
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.979
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.980
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, xiltimer lwip220]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.980
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.982
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"xiltimer": "2.1",
"lwip220": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:25.998
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:26.022
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:26.860
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:26.861
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:26.862
!MESSAGE XSCT Command: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:26.862
!MESSAGE XSCT command with result: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:26.862
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:26.925
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:26.925
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:26.926
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, ps7_cortexa9_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.070
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.072
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.072
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.073
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.073
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.075
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.126
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.190
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "arm-none-eabi-as",
"default": "arm-none-eabi-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"freertos10_xilinx": {"PSU_TTC0_Select": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC0 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC0_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC0 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC1 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC1 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC2 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC2 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC3 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC3 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"SYSINTC_SPEC": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_DEV": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_SPEC": {"category": "",
"value": "true",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"check_for_stack_overflow": {"category": "kernel_features",
"value": "2",
"default": "2",
"type": "int",
"desc": "Set to 0 for no overflow checking.  Set to 1 to include basic run time task stack checking.  Set to 2 to include more comprehensive run time task stack checking.",
"permit": "",
"options": {},
"range": "",
},
"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_stm_event_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable event tracing through System Trace Macrocell available on Zynq MPSoC. This is supported only for Cortex A53 and R5 processors",
"permit": "user",
"options": {},
"range": "",
},
"enable_timer_tick_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable tracing of timer tick events",
"permit": "user",
"options": {},
"range": "",
},
"generate_runtime_stats": {"category": "kernel_features",
"value": "0",
"default": "0",
"type": "int",
"desc": "Set to 1 generate runtime stats for tasks.",
"permit": "",
"options": {},
"range": "",
},
"hook_functions": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude application defined hook (callback) functions.  Callback functions must be defined by the application that is using FreeRTOS",
"permit": "none",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"idle_yield": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true if the Idle task should yield if another idle priority task is able to run, or false if the idle task should always use its entire time slice unless it is preempted.",
"permit": "",
"options": {},
"range": "",
},
"kernel_behavior": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Parameters relating to the kernel behavior",
"permit": "none",
"options": {},
"range": "",
},
"kernel_features": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude kernel features",
"permit": "none",
"options": {},
"range": "",
},
"max_api_call_interrupt_priority": {"category": "kernel_behavior",
"value": "18",
"default": "18",
"type": "int",
"desc": "The maximum interrupt priority from which interrupt safe FreeRTOS API calls can be made.",
"permit": "",
"options": {},
"range": "",
},
"max_priorities": {"category": "kernel_behavior",
"value": "8",
"default": "8",
"type": "int",
"desc": "The number of task priorities that will be available.  Priorities can be assigned from zero to (max_priorities - 1)",
"permit": "",
"options": {},
"range": "",
},
"max_task_name_len": {"category": "kernel_behavior",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of characters that can be in the name of a task.",
"permit": "",
"options": {},
"range": "",
},
"message_buffer": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true to include message buffer functionality, or false to exclude message buffer functionality.",
"permit": "",
"options": {},
"range": "",
},
"minimal_stack_size": {"category": "kernel_behavior",
"value": "200",
"default": "200",
"type": "int",
"desc": "The size of the stack allocated to the Idle task. Also used by standard demo and test tasks found in the main FreeRTOS download.",
"permit": "",
"options": {},
"range": "",
},
"num_thread_local_storage_pointers": {"category": "kernel_features",
"value": "0",
"default": "0",
"type": "int",
"desc": "Sets the number of pointers each task has to store thread local values.",
"permit": "",
"options": {},
"range": "",
},
"queue_registry_size": {"category": "kernel_features",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of queues that can be registered at any one time. Only registered queues can be viewed in the Eclipse/GDB kernel aware debugger plug-in.",
"permit": "",
"options": {},
"range": "",
},
"software_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Options relating to the software timers functionality",
"permit": "user",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stm_channel": {"category": "enable_stm_event_trace",
"value": "0",
"default": "0",
"type": "int",
"desc": "STM channel to use for trace. Valid channels are 0-65535",
"permit": "",
"options": {},
"range": "",
},
"stream_buffer": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true to include stream buffer functionality, or false to exclude stream buffer functionality.",
"permit": "",
"options": {},
"range": "",
},
"support_static_allocation": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true to allocate memory statically, or false to allocate memory dynamically.",
"permit": "",
"options": {},
"range": "",
},
"tick_rate": {"category": "kernel_behavior",
"value": "100",
"default": "100",
"type": "int",
"desc": "Number of RTOS ticks per sec",
"permit": "",
"options": {},
"range": "",
},
"tick_setup": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Configuration for enabling tick timer",
"permit": "user",
"options": {},
"range": "",
},
"timer_command_queue_length": {"category": "software_timers",
"value": "10",
"default": "10",
"type": "int",
"desc": "The number of commands the timer command queue can hold at any one time.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_priority": {"category": "software_timers",
"value": "(configMAX_PRIORITIES - 1)",
"default": "(configMAX_PRIORITIES - 1)",
"type": "string",
"desc": "The priority at which the software timer service/daemon task will execute.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_stack_depth": {"category": "software_timers",
"value": "(configMINIMAL_STACK_SIZE)",
"default": "(configMINIMAL_STACK_SIZE)",
"type": "string",
"desc": "The size of the stack allocated to the timer service/daemon task.",
"permit": "",
"options": {},
"range": "",
},
"total_heap_size": {"category": "kernel_behavior",
"value": "65536",
"default": "65536",
"type": "int",
"desc": "Sets the amount of RAM reserved for use by FreeRTOS - used when tasks, queues, semaphores and event groups are created.",
"permit": "",
"options": {},
"range": "",
},
"use_counting_semaphores": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include counting semaphore functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_daemon_task_startup_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set true for kernel to call vApplicationDaemonTaskStartupHook on first iteration of RTOS daemon task. The application must provide an implementation of vApplicationDaemonTaskStartupHook().",
"permit": "",
"options": {},
"range": "",
},
"use_freertos_asserts": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Defines configASSERT() to assist development and debugging.  The application can override the default implementation of vApplicationAssert( char *pcFile, uint32_t ulLine )",
"permit": "",
"options": {},
"range": "",
},
"use_getmutex_holder": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use mutex xSemaphoreGetMutexHolder API, or false to exclude it.",
"permit": "",
"options": {},
"range": "",
},
"use_idle_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationIdleHook() on each iteration of the idle task.  The application must provide an implementation of vApplicationIdleHook().",
"permit": "",
"options": {},
"range": "",
},
"use_malloc_failed_hook": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Only used if a FreeRTOS memory manager (heap_n.c) is included in the project.  Set to true for the kernel to call vApplicationMallocFailedHookHook() if there is insufficient FreeRTOS heap available for a task, queue or semaphore to be created.  The application can override the default implementation of vApplicationMallocFailedHook().",
"permit": "",
"options": {},
"range": "",
},
"use_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include mutex functionality, or false to exclude mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_newlib_reent": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "When true each task will have its own Newlib reent structure.",
"permit": "",
"options": {},
"range": "",
},
"use_port_optimized_task_selection": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true task selection will be faster at the cost of limiting the maximum number of unique priorities to 32.",
"permit": "",
"options": {},
"range": "",
},
"use_preemption": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use the preemptive scheduler, or false to use the cooperative scheduler.",
"permit": "",
"options": {},
"range": "",
},
"use_queue_sets": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include queue set functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_recursive_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include recursive mutex functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_stats_formatting_functions": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to 1 to include the vTaskList() and vTaskGetRunTimeStats() functions, which format run-time data into human readable text.",
"permit": "",
"options": {},
"range": "",
},
"use_task_fpu_support": {"category": "kernel_features",
"value": "2",
"default": "2",
"type": "int",
"desc": "Set to 1 to create tasks without FPU context, set to 2 to have tasks with FPU context by default.",
"permit": "",
"options": {},
"range": "",
},
"use_task_notifications": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include direct to task notification functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_tick_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationTickHook() during each tick interrupt.  The application must provide an implementation of vApplicationTickHook().",
"permit": "",
"options": {},
"range": "",
},
"use_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include software timer functionality, or false to exclude software timer functionality",
"permit": "",
"options": {},
"range": "",
},
"use_timeslicing": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true equal priority ready tasks will share CPU time with a context switch on each tick interrupt.",
"permit": "",
"options": {},
"range": "",
},
"use_trace_facility": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include the legacy trace functionality, and a few other features.  traceMACROS are the preferred method of tracing now.",
"permit": "",
"options": {},
"range": "",
},
"xil_interrupt": {"category": "",
"value": "true",
"default": "false",
"type": "bool",
"desc": "Enable xilinx interrupt wrapper API support",
"permit": "user",
"options": {},
"range": "",
},
"xpm_support": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xpm support",
"permit": "user",
"options": {},
"range": "",
},
},
"xiltimer": {"en_interval_timer": {"category": "",
"value": "true",
"default": "false",
"type": "bool",
"desc": "Enable Interval Timer",
"permit": "",
"options": {},
"range": "",
},
"xiltimer_interval_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for interval timer functionality",
"permit": "user",
"options": {},
"range": "ps7_scutimer_0",
},
"xiltimer_sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_scutimer_0",
},
},
"lwip220": {"acd_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug acd",
"permit": "",
"options": {},
"range": "",
},
"api_mode": {"category": "",
"value": "SOCKET_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"default_tcp_recvmbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"default_udp_recvmbox_size": {"category": "mbox_options",
"value": "100",
"default": "100",
"type": "int",
"desc": "Size of UDP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"dhcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug dhcp layer",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"ipv6_enable": {"category": "lwip_ipv6_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IPv6 enable value",
"permit": "",
"options": {},
"range": "",
},
"ipv6_options": {"category": "lwip_ipv6_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IPv6 Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp_does_acd_check": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "ACD check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcpip_core_locking_input": {"category": "mbox_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "TCPIP input core locking",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mbox_options": {"category": "mbox_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Mbox Options",
"permit": "none",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED1000",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"sgmii_fixed_link": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable fixed link for GEM SGMII at 1Gbps",
"permit": "",
"options": {},
"range": "",
},
"socket_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug socket layer",
"permit": "",
"options": {},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcpip_mbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCPIP mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"udp_tx_blocking": {"category": "udp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Application sending a UDP packet blocks till the pkt is txed",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.482
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.497
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_dma_1": {"hier_name": "axi_dma_1",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axis_data_fifo_0": {"hier_name": "axis_data_fifo_0",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"axis_data_fifo_1": {"hier_name": "axis_data_fifo_1",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"snow_0": {"hier_name": "snow_0",
"type": "snow",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"white_0": {"hier_name": "white_0",
"type": "white",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.498
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.500
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, xiltimer lwip220]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.500
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.502
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"xiltimer": "2.1",
"lwip220": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.751
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.761
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.767
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:27.768
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0], Result: [null, axi_dma_0 axi_dma_1 axi_gpio_0 axi_gpio_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_i2c_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:30.818
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:30.911
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:57.711
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:57.712
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:57.712
!MESSAGE XSCT Command: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:57.713
!MESSAGE XSCT command with result: [::scw::regenerate_psinit /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:57.713
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:57.753
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:57.754
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:57.754
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, ps7_cortexa9_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:57.915
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:57.916
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:57.917
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:57.918
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:57.919
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:57.920
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:57.981
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:58.084
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "arm-none-eabi-as",
"default": "arm-none-eabi-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"freertos10_xilinx": {"PSU_TTC0_Select": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC0 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC0_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC0 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC1 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC1 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC2 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC2 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC3 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC3 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"SYSINTC_SPEC": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_DEV": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_SPEC": {"category": "",
"value": "true",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"check_for_stack_overflow": {"category": "kernel_features",
"value": "2",
"default": "2",
"type": "int",
"desc": "Set to 0 for no overflow checking.  Set to 1 to include basic run time task stack checking.  Set to 2 to include more comprehensive run time task stack checking.",
"permit": "",
"options": {},
"range": "",
},
"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_stm_event_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable event tracing through System Trace Macrocell available on Zynq MPSoC. This is supported only for Cortex A53 and R5 processors",
"permit": "user",
"options": {},
"range": "",
},
"enable_timer_tick_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable tracing of timer tick events",
"permit": "user",
"options": {},
"range": "",
},
"generate_runtime_stats": {"category": "kernel_features",
"value": "0",
"default": "0",
"type": "int",
"desc": "Set to 1 generate runtime stats for tasks.",
"permit": "",
"options": {},
"range": "",
},
"hook_functions": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude application defined hook (callback) functions.  Callback functions must be defined by the application that is using FreeRTOS",
"permit": "none",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"idle_yield": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true if the Idle task should yield if another idle priority task is able to run, or false if the idle task should always use its entire time slice unless it is preempted.",
"permit": "",
"options": {},
"range": "",
},
"kernel_behavior": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Parameters relating to the kernel behavior",
"permit": "none",
"options": {},
"range": "",
},
"kernel_features": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude kernel features",
"permit": "none",
"options": {},
"range": "",
},
"max_api_call_interrupt_priority": {"category": "kernel_behavior",
"value": "18",
"default": "18",
"type": "int",
"desc": "The maximum interrupt priority from which interrupt safe FreeRTOS API calls can be made.",
"permit": "",
"options": {},
"range": "",
},
"max_priorities": {"category": "kernel_behavior",
"value": "8",
"default": "8",
"type": "int",
"desc": "The number of task priorities that will be available.  Priorities can be assigned from zero to (max_priorities - 1)",
"permit": "",
"options": {},
"range": "",
},
"max_task_name_len": {"category": "kernel_behavior",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of characters that can be in the name of a task.",
"permit": "",
"options": {},
"range": "",
},
"message_buffer": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true to include message buffer functionality, or false to exclude message buffer functionality.",
"permit": "",
"options": {},
"range": "",
},
"minimal_stack_size": {"category": "kernel_behavior",
"value": "200",
"default": "200",
"type": "int",
"desc": "The size of the stack allocated to the Idle task. Also used by standard demo and test tasks found in the main FreeRTOS download.",
"permit": "",
"options": {},
"range": "",
},
"num_thread_local_storage_pointers": {"category": "kernel_features",
"value": "0",
"default": "0",
"type": "int",
"desc": "Sets the number of pointers each task has to store thread local values.",
"permit": "",
"options": {},
"range": "",
},
"queue_registry_size": {"category": "kernel_features",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of queues that can be registered at any one time. Only registered queues can be viewed in the Eclipse/GDB kernel aware debugger plug-in.",
"permit": "",
"options": {},
"range": "",
},
"software_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Options relating to the software timers functionality",
"permit": "user",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stm_channel": {"category": "enable_stm_event_trace",
"value": "0",
"default": "0",
"type": "int",
"desc": "STM channel to use for trace. Valid channels are 0-65535",
"permit": "",
"options": {},
"range": "",
},
"stream_buffer": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true to include stream buffer functionality, or false to exclude stream buffer functionality.",
"permit": "",
"options": {},
"range": "",
},
"support_static_allocation": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true to allocate memory statically, or false to allocate memory dynamically.",
"permit": "",
"options": {},
"range": "",
},
"tick_rate": {"category": "kernel_behavior",
"value": "100",
"default": "100",
"type": "int",
"desc": "Number of RTOS ticks per sec",
"permit": "",
"options": {},
"range": "",
},
"tick_setup": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Configuration for enabling tick timer",
"permit": "user",
"options": {},
"range": "",
},
"timer_command_queue_length": {"category": "software_timers",
"value": "10",
"default": "10",
"type": "int",
"desc": "The number of commands the timer command queue can hold at any one time.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_priority": {"category": "software_timers",
"value": "(configMAX_PRIORITIES - 1)",
"default": "(configMAX_PRIORITIES - 1)",
"type": "string",
"desc": "The priority at which the software timer service/daemon task will execute.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_stack_depth": {"category": "software_timers",
"value": "(configMINIMAL_STACK_SIZE)",
"default": "(configMINIMAL_STACK_SIZE)",
"type": "string",
"desc": "The size of the stack allocated to the timer service/daemon task.",
"permit": "",
"options": {},
"range": "",
},
"total_heap_size": {"category": "kernel_behavior",
"value": "65536",
"default": "65536",
"type": "int",
"desc": "Sets the amount of RAM reserved for use by FreeRTOS - used when tasks, queues, semaphores and event groups are created.",
"permit": "",
"options": {},
"range": "",
},
"use_counting_semaphores": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include counting semaphore functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_daemon_task_startup_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set true for kernel to call vApplicationDaemonTaskStartupHook on first iteration of RTOS daemon task. The application must provide an implementation of vApplicationDaemonTaskStartupHook().",
"permit": "",
"options": {},
"range": "",
},
"use_freertos_asserts": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Defines configASSERT() to assist development and debugging.  The application can override the default implementation of vApplicationAssert( char *pcFile, uint32_t ulLine )",
"permit": "",
"options": {},
"range": "",
},
"use_getmutex_holder": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use mutex xSemaphoreGetMutexHolder API, or false to exclude it.",
"permit": "",
"options": {},
"range": "",
},
"use_idle_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationIdleHook() on each iteration of the idle task.  The application must provide an implementation of vApplicationIdleHook().",
"permit": "",
"options": {},
"range": "",
},
"use_malloc_failed_hook": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Only used if a FreeRTOS memory manager (heap_n.c) is included in the project.  Set to true for the kernel to call vApplicationMallocFailedHookHook() if there is insufficient FreeRTOS heap available for a task, queue or semaphore to be created.  The application can override the default implementation of vApplicationMallocFailedHook().",
"permit": "",
"options": {},
"range": "",
},
"use_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include mutex functionality, or false to exclude mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_newlib_reent": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "When true each task will have its own Newlib reent structure.",
"permit": "",
"options": {},
"range": "",
},
"use_port_optimized_task_selection": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true task selection will be faster at the cost of limiting the maximum number of unique priorities to 32.",
"permit": "",
"options": {},
"range": "",
},
"use_preemption": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use the preemptive scheduler, or false to use the cooperative scheduler.",
"permit": "",
"options": {},
"range": "",
},
"use_queue_sets": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include queue set functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_recursive_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include recursive mutex functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_stats_formatting_functions": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to 1 to include the vTaskList() and vTaskGetRunTimeStats() functions, which format run-time data into human readable text.",
"permit": "",
"options": {},
"range": "",
},
"use_task_fpu_support": {"category": "kernel_features",
"value": "2",
"default": "2",
"type": "int",
"desc": "Set to 1 to create tasks without FPU context, set to 2 to have tasks with FPU context by default.",
"permit": "",
"options": {},
"range": "",
},
"use_task_notifications": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include direct to task notification functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_tick_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationTickHook() during each tick interrupt.  The application must provide an implementation of vApplicationTickHook().",
"permit": "",
"options": {},
"range": "",
},
"use_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include software timer functionality, or false to exclude software timer functionality",
"permit": "",
"options": {},
"range": "",
},
"use_timeslicing": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true equal priority ready tasks will share CPU time with a context switch on each tick interrupt.",
"permit": "",
"options": {},
"range": "",
},
"use_trace_facility": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include the legacy trace functionality, and a few other features.  traceMACROS are the preferred method of tracing now.",
"permit": "",
"options": {},
"range": "",
},
"xil_interrupt": {"category": "",
"value": "true",
"default": "false",
"type": "bool",
"desc": "Enable xilinx interrupt wrapper API support",
"permit": "user",
"options": {},
"range": "",
},
"xpm_support": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xpm support",
"permit": "user",
"options": {},
"range": "",
},
},
"xiltimer": {"en_interval_timer": {"category": "",
"value": "true",
"default": "false",
"type": "bool",
"desc": "Enable Interval Timer",
"permit": "",
"options": {},
"range": "",
},
"xiltimer_interval_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for interval timer functionality",
"permit": "user",
"options": {},
"range": "ps7_scutimer_0",
},
"xiltimer_sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_scutimer_0",
},
},
"lwip220": {"acd_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug acd",
"permit": "",
"options": {},
"range": "",
},
"api_mode": {"category": "",
"value": "SOCKET_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"default_tcp_recvmbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"default_udp_recvmbox_size": {"category": "mbox_options",
"value": "100",
"default": "100",
"type": "int",
"desc": "Size of UDP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"dhcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug dhcp layer",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"ipv6_enable": {"category": "lwip_ipv6_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IPv6 enable value",
"permit": "",
"options": {},
"range": "",
},
"ipv6_options": {"category": "lwip_ipv6_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IPv6 Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp_does_acd_check": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "ACD check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcpip_core_locking_input": {"category": "mbox_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "TCPIP input core locking",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mbox_options": {"category": "mbox_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Mbox Options",
"permit": "none",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED1000",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"sgmii_fixed_link": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable fixed link for GEM SGMII at 1Gbps",
"permit": "",
"options": {},
"range": "",
},
"socket_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug socket layer",
"permit": "",
"options": {},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcpip_mbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCPIP mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"udp_tx_blocking": {"category": "udp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Application sending a UDP packet blocks till the pkt is txed",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:58.415
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:58.430
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_dma_1": {"hier_name": "axi_dma_1",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axis_data_fifo_0": {"hier_name": "axis_data_fifo_0",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"axis_data_fifo_1": {"hier_name": "axis_data_fifo_1",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"snow_0": {"hier_name": "snow_0",
"type": "snow",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"white_0": {"hier_name": "white_0",
"type": "white",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:58.431
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:58.433
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, xiltimer lwip220]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:58.433
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:58.436
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"xiltimer": "2.1",
"lwip220": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:58.676
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:58.681
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:58.687
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:01:58.688
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa ps7_cortexa9_0], Result: [null, axi_dma_0 axi_dma_1 axi_gpio_0 axi_gpio_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_i2c_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:02:07.406
!MESSAGE XSCT Command: [bsp config api_mode "SOCKET_API"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:02:07.408
!MESSAGE XSCT command with result: [bsp config api_mode "SOCKET_API"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:02:16.180
!MESSAGE XSCT Command: [bsp config lwip_tcp_keepalive "true"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:02:16.188
!MESSAGE XSCT command with result: [bsp config lwip_tcp_keepalive "true"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:04:31.881
!MESSAGE XSCT Command: [bsp write], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:04:31.894
!MESSAGE XSCT command with result: [bsp write], Result: [null, Successfully saved  the platform at "/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/platform.spr"]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:04:31.898
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:04:31.904
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:04:31.904
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:04:31.907
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:04:31.907
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:04:31.910
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:04:31.953
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:04:31.955
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, xiltimer lwip220]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:04:31.955
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:04:31.958
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"xiltimer": "2.1",
"lwip220": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:04:32.053
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:04:32.136
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:04:32.219
!MESSAGE XSCT Command: [bsp regenerate], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:04:32.557
!MESSAGE XSCT command with result: [bsp regenerate], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 15:05:08.622
!MESSAGE Opening file dialog using preferences. Current path: /media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:16.796
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/hwspec_rtos26737966435472402322/rtos2.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:17.911
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/hwspec_rtos26737966435472402322/rtos2.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:17.930
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /tmp/hwspec_rtos26737966435472402322/rtos2.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:17.932
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /tmp/hwspec_rtos26737966435472402322/rtos2.xsa], Result: [null, {"device": "7z007s",
"family": "zynq",
"timestamp": "Sun Sep  7 14:53:22 2025",
"vivado_version": "2024.2",
"part": "xc7z007sclg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:17.932
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /tmp/hwspec_rtos26737966435472402322/rtos2.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:17.940
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /tmp/hwspec_rtos26737966435472402322/rtos2.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_dma_1": {"hier_name": "axi_dma_1",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axis_data_fifo_0": {"hier_name": "axis_data_fifo_0",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"axis_data_fifo_1": {"hier_name": "axis_data_fifo_1",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"snow_0": {"hier_name": "snow_0",
"type": "snow",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"white_0": {"hier_name": "white_0",
"type": "white",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:24.762
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /tmp/hwspec_rtos26737966435472402322/rtos2.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:24.773
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /tmp/hwspec_rtos26737966435472402322/rtos2.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_16": {"name": "freertos10_xilinx",
"version": "1.16",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.6.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_16",
},
"standalone_v9_2": {"name": "standalone",
"version": "9.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/bsp/standalone_v9_2",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:28.107
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:28.115
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5 microblaze_riscv",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal and versal net.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze microblaze_riscv",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC / Versal. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53 psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze microblaze_riscv",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "/mnt/71b93e02-0f1d-4d32-9e5e-ba2734ee3f54/tool/Vitis/2024.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:28.166
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_rtos26737966435472402322/rtos2.xsa -os freertos10_xilinx -processor ps7_cortexa9_0 -app freertos_hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:28.239
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_rtos26737966435472402322/rtos2.xsa -os freertos10_xilinx -processor ps7_cortexa9_0 -app freertos_hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:28.240
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_rtos26737966435472402322/rtos2.xsa -os freertos10_xilinx -processor ps7_cortexa9_0 -app freertos_hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:28.294
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_rtos26737966435472402322/rtos2.xsa -os freertos10_xilinx -processor ps7_cortexa9_0 -app freertos_hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:30.022
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_rtos26737966435472402322/rtos2.xsa -os freertos10_xilinx -processor ps7_cortexa9_0 -app freertos_lwip_tcp_perf_client -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:30.088
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_rtos26737966435472402322/rtos2.xsa -os freertos10_xilinx -processor ps7_cortexa9_0 -app freertos_lwip_tcp_perf_client -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:32.173
!MESSAGE XSCT Command: [platform create -name {rtos2} -hw {/home/ej3b/readoutsys/rtos_sys/rtos2.xsa} -out {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw};platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:37.168
!MESSAGE XSCT command with result: [platform create -name {rtos2} -hw {/home/ej3b/readoutsys/rtos_sys/rtos2.xsa} -out {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw};platform write], Result: [null, Successfully saved  the platform at "/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:37.175
!MESSAGE XSCT Command: [domain create -name {freertos10_xilinx_ps7_cortexa9_0} -display-name {freertos10_xilinx_ps7_cortexa9_0} -os {freertos10_xilinx} -proc {ps7_cortexa9_0} -runtime {cpp} -arch {32-bit} -support-app {freertos_lwip_tcp_perf_client}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:37.480
!MESSAGE XSCT command with result: [domain create -name {freertos10_xilinx_ps7_cortexa9_0} -display-name {freertos10_xilinx_ps7_cortexa9_0} -os {freertos10_xilinx} -proc {ps7_cortexa9_0} -runtime {cpp} -arch {32-bit} -support-app {freertos_lwip_tcp_perf_client}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:37.480
!MESSAGE XSCT Command: [platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:37.482
!MESSAGE XSCT command with result: [platform write], Result: [null, Successfully saved  the platform at "/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:37.486
!MESSAGE XSCT Command: [platform active {rtos2}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:37.486
!MESSAGE XSCT command with result: [platform active {rtos2}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:37.487
!MESSAGE XSCT Command: [domain active {zynq_fsbl}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:37.488
!MESSAGE XSCT command with result: [domain active {zynq_fsbl}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:37.489
!MESSAGE XSCT Command: [domain active {freertos10_xilinx_ps7_cortexa9_0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:37.490
!MESSAGE XSCT command with result: [domain active {freertos10_xilinx_ps7_cortexa9_0}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:37.490
!MESSAGE XSCT Command: [platform generate -quick], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:37.493
!MESSAGE XSCT command with result: [platform generate -quick], Result: [null, Successfully generated platform at "/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:37.612
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:38.789
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:38.790
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:38.797
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_dma_1": {"hier_name": "axi_dma_1",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axis_data_fifo_0": {"hier_name": "axis_data_fifo_0",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"axis_data_fifo_1": {"hier_name": "axis_data_fifo_1",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"snow_0": {"hier_name": "snow_0",
"type": "snow",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"white_0": {"hier_name": "white_0",
"type": "white",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:38.815
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:38.818
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:38.819
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:38.820
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.408
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.414
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_16": {"name": "freertos10_xilinx",
"version": "1.16",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.6.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_16",
},
"standalone_v9_2": {"name": "standalone",
"version": "9.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/lib/bsp/standalone_v9_2",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.414
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.415
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss], Result: [null, lwip220]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.416
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.417
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss], Result: [null, {"lwip220": "1.1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.417
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa ps7_cortexa9_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.418
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa ps7_cortexa9_0], Result: [null, axi_dma_0 axi_dma_1 axi_gpio_0 axi_gpio_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_i2c_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.418
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.420
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.19",
},
"axi_dma_1": {"name": "axidma",
"ver": "9.19",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.12",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.12",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.21",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.20",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.420
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.554
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Result: [null, {"axi_dma_0": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"axidma_v9_19": {"name": "axidma",
"version": "9.19",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_19",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_dma_1": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"axidma_v9_19": {"name": "axidma",
"version": "9.19",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_19",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_12": {"name": "gpio",
"version": "4.12",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_12": {"name": "gpio",
"version": "4.12",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_mem_intercon": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axi_smc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axis_data_fifo_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axis_data_fifo_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"rst_ps7_0_50M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"snow_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"white_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"xlconcat_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_uart_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartps_v3_15": {"name": "uartps",
"version": "3.15",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexa9_v2_12": {"name": "cpu_cortexa9",
"version": "2.12",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ddrps_v1_2": {"name": "ddrps",
"version": "1.2",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"emacps_v3_21": {"name": "emacps",
"version": "3.21",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_21",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"usbps_v2_9": {"name": "usbps",
"version": "2.9",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"sdps_v4_4": {"name": "sdps",
"version": "4.4",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_i2c_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"iicps_v3_20": {"name": "iicps",
"version": "3.20",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iicps_v3_20",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpiops_v3_13": {"name": "gpiops",
"version": "3.13",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"devcfg_v3_8": {"name": "devcfg",
"version": "3.8",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"xadcps_v2_7": {"name": "xadcps",
"version": "2.7",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"coresightps_dcc_v1_11": {"name": "coresightps_dcc",
"version": "1.11",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"dmaps_v2_11": {"name": "dmaps",
"version": "2.11",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scugic_v5_4": {"name": "scugic",
"version": "5.4",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v5_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scutimer_v2_6": {"name": "scutimer",
"version": "2.6",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scuwdt_v2_6": {"name": "scuwdt",
"version": "2.6",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"dmaps_v2_11": {"name": "dmaps",
"version": "2.11",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/media/ej3b/PROGRAMS/tool/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.555
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.556
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss], Result: [null, lwip220]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.570
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.570
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.571
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.571
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.572
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa -sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss -app freertos_lwip_tcp_perf_client -processor ps7_cortexa9_0 -os freertos10_xilinx -dir /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.621
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa -sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss -app freertos_lwip_tcp_perf_client -processor ps7_cortexa9_0 -os freertos10_xilinx -dir /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.646
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/_ide/bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.652
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/_ide/bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.652
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.654
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Result: [null, {"device": "7z007s",
"family": "zynq",
"timestamp": "Sun Sep  7 14:53:22 2025",
"vivado_version": "2024.2",
"part": "xc7z007sclg400-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:39.654
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:43.058
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {/home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:43.181
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:43.182
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/lwip/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 15:05:43.195
!MESSAGE Generating MD5 hash for file: /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/sw/rtos2/freertos10_xilinx_ps7_cortexa9_0/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:43.491
!MESSAGE XSCT Command: [::hsi::utils::closehw /tmp/hwspec_rtos26737966435472402322/rtos2.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:05:43.513
!MESSAGE XSCT command with result: [::hsi::utils::closehw /tmp/hwspec_rtos26737966435472402322/rtos2.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2025-09-07 15:05:43.726
!MESSAGE Indexed 'lwip_system' (0 sources, 0 headers) in 0.001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2025-09-07 15:05:48.114
!MESSAGE Indexed 'rtos2' (742 sources, 760 headers) in 4.38 sec: 35,286 declarations; 197,717 references; 381 unresolved inclusions; 410 syntax errors; 3,796 unresolved names (1.6%)

!ENTRY org.eclipse.cdt.core 1 0 2025-09-07 15:05:48.386
!MESSAGE Indexed 'lwip' (3 sources, 141 headers) in 0.27 sec: 4,586 declarations; 7,422 references; 0 unresolved inclusions; 1 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.core.resources 4 372 2025-09-07 15:05:50.901
!MESSAGE Project 'rtos_lwip' is not open.
!STACK 0
java.lang.Exception: Project 'rtos_lwip' is not open.
	at org.eclipse.core.internal.resources.ResourceException.provideStackTrace(ResourceException.java:42)
	at org.eclipse.core.internal.resources.ResourceException.<init>(ResourceException.java:38)
	at org.eclipse.core.internal.resources.Project.checkAccessible(Project.java:148)
	at org.eclipse.core.internal.resources.Resource.checkAccessibleAndLocal(Resource.java:210)
	at org.eclipse.core.internal.resources.Resource.getPersistentProperty(Resource.java:1121)
	at org.eclipse.cdt.internal.core.settings.model.CProjectDescription$CfgIdPair.load(CProjectDescription.java:133)
	at org.eclipse.cdt.internal.core.settings.model.CProjectDescription$CfgIdPair.getId(CProjectDescription.java:78)
	at org.eclipse.cdt.internal.core.settings.model.CProjectDescription$CfgIdPair.getConfiguration(CProjectDescription.java:91)
	at org.eclipse.cdt.internal.core.settings.model.CProjectDescription.getActiveConfiguration(CProjectDescription.java:368)
	at org.eclipse.cdt.managedbuilder.internal.core.ManagedBuildInfo.findExistingDefaultConfiguration(ManagedBuildInfo.java:271)
	at org.eclipse.cdt.managedbuilder.internal.core.ManagedBuildInfo.getDefaultConfiguration(ManagedBuildInfo.java:254)
	at com.xilinx.sdx.assistant.core.util.BuildConfigurationUtils.getActiveConfigurationName(BuildConfigurationUtils.java:191)
	at com.xilinx.sdx.assistant.core.util.BuildConfigurationUtils.isActiveConfiguration(BuildConfigurationUtils.java:209)
	at com.xilinx.sdx.assistant.core.adapters.AbstractBuildConfigurationAdapter.isNameBold(AbstractBuildConfigurationAdapter.java:108)
	at com.xilinx.sdx.assistant.view.AssistantTreeLabelProvider.getStyledText(AssistantTreeLabelProvider.java:120)
	at com.xilinx.sdx.nebula.xviewer.XViewerStyledTextLabelProvider.getStyledText(XViewerStyledTextLabelProvider.java:171)
	at com.xilinx.sdx.nebula.xviewer.XViewerStyledTextLabelProvider.update(XViewerStyledTextLabelProvider.java:93)
	at org.eclipse.jface.viewers.ViewerColumn.refresh(ViewerColumn.java:144)
	at org.eclipse.jface.viewers.AbstractTreeViewer.doUpdateItem(AbstractTreeViewer.java:954)
	at org.eclipse.jface.viewers.AbstractTreeViewer$UpdateItemSafeRunnable.run(AbstractTreeViewer.java:121)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.ui.internal.JFaceUtil.lambda$0(JFaceUtil.java:47)
	at org.eclipse.jface.util.SafeRunnable.run(SafeRunnable.java:174)
	at org.eclipse.jface.viewers.AbstractTreeViewer.doUpdateItem(AbstractTreeViewer.java:1032)
	at org.eclipse.jface.viewers.StructuredViewer$UpdateItemSafeRunnable.run(StructuredViewer.java:427)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.ui.internal.JFaceUtil.lambda$0(JFaceUtil.java:47)
	at org.eclipse.jface.util.SafeRunnable.run(SafeRunnable.java:174)
	at org.eclipse.jface.viewers.StructuredViewer.updateItem(StructuredViewer.java:2108)
	at org.eclipse.jface.viewers.AbstractTreeViewer.updateChildren(AbstractTreeViewer.java:2773)
	at org.eclipse.jface.viewers.AbstractTreeViewer.internalRefreshStruct(AbstractTreeViewer.java:1954)
	at org.eclipse.jface.viewers.TreeViewer.internalRefreshStruct(TreeViewer.java:677)
	at org.eclipse.jface.viewers.AbstractTreeViewer.internalRefreshStruct(AbstractTreeViewer.java:1960)
	at org.eclipse.jface.viewers.TreeViewer.internalRefreshStruct(TreeViewer.java:677)
	at org.eclipse.jface.viewers.AbstractTreeViewer.internalRefreshStruct(AbstractTreeViewer.java:1960)
	at org.eclipse.jface.viewers.TreeViewer.internalRefreshStruct(TreeViewer.java:677)
	at org.eclipse.jface.viewers.AbstractTreeViewer.internalRefresh(AbstractTreeViewer.java:1930)
	at org.eclipse.jface.viewers.AbstractTreeViewer.internalRefresh(AbstractTreeViewer.java:1887)
	at org.eclipse.jface.viewers.AbstractTreeViewer.internalRefresh(AbstractTreeViewer.java:1873)
	at org.eclipse.jface.viewers.StructuredViewer.lambda$2(StructuredViewer.java:1458)
	at org.eclipse.jface.viewers.StructuredViewer.preservingSelection(StructuredViewer.java:1397)
	at org.eclipse.jface.viewers.TreeViewer.preservingSelection(TreeViewer.java:363)
	at org.eclipse.jface.viewers.StructuredViewer.preservingSelection(StructuredViewer.java:1358)
	at org.eclipse.jface.viewers.StructuredViewer.refresh(StructuredViewer.java:1458)
	at org.eclipse.jface.viewers.ColumnViewer.refresh(ColumnViewer.java:526)
	at com.xilinx.sdx.nebula.xviewer.SDXTreeViewer.refresh(SDXTreeViewer.java:616)
	at org.eclipse.jface.viewers.StructuredViewer.refresh(StructuredViewer.java:1417)
	at com.xilinx.sdx.nebula.xviewer.SDXTreeViewer.refresh(SDXTreeViewer.java:592)
	at com.xilinx.sdx.table.SDXTreeTable.refresh(SDXTreeTable.java:183)
	at com.xilinx.sdx.assistant.view.SDXAssistantView.refreshAndResetColumnWidths(SDXAssistantView.java:762)
	at com.xilinx.sdx.assistant.view.SDXAssistantView$8.run(SDXAssistantView.java:622)
	at org.eclipse.swt.widgets.Display.timerProc(Display.java:5590)
	at org.eclipse.swt.internal.gtk.OS.g_main_context_iteration(Native Method)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4446)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1160)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1049)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:155)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:658)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:557)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:154)
	at com.xilinx.ide.application.ui.Application.start(Application.java:80)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:137)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:107)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:594)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1447)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1420)

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:09.552
!MESSAGE XSCT Command: [::hsi::utils::closehw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:09.592
!MESSAGE XSCT command with result: [::hsi::utils::closehw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Result: [null, ]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:09.592
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:11.084
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Result: [null, ]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:11.085
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/sw/rtos2/freertos10_xilinx_ps7_cortexa9_0/system.mss ], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:11.088
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/sw/rtos2/freertos10_xilinx_ps7_cortexa9_0/system.mss ], Result: [null, ]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:11.088
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/sw/rtos2/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:11.089
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/sw/rtos2/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 15:06:11.089
!MESSAGE Generating MD5 hash for file: /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/sw/rtos2/freertos10_xilinx_ps7_cortexa9_0/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:11.090
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/sw/rtos2/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:11.091
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/sw/rtos2/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, ]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:35.843
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/sw/rtos2/freertos10_xilinx_ps7_cortexa9_0/system.mss ], Thread: Worker-33: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:35.848
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/sw/rtos2/freertos10_xilinx_ps7_cortexa9_0/system.mss ], Result: [null, ]. Thread: Worker-33: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:35.848
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/sw/rtos2/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-33: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:35.851
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/sw/rtos2/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "freertos10_xilinx",
"osver": "1.16",
}]. Thread: Worker-33: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-09-07 15:06:35.851
!MESSAGE Generating MD5 hash for file: /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/sw/rtos2/freertos10_xilinx_ps7_cortexa9_0/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:35.853
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/sw/rtos2/freertos10_xilinx_ps7_cortexa9_0/system.mss], Thread: Worker-33: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:35.854
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/sw/rtos2/freertos10_xilinx_ps7_cortexa9_0/system.mss], Result: [null, ]. Thread: Worker-33: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:48.489
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:48.519
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_dma_1": {"hier_name": "axi_dma_1",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axis_data_fifo_0": {"hier_name": "axis_data_fifo_0",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"axis_data_fifo_1": {"hier_name": "axis_data_fifo_1",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"snow_0": {"hier_name": "snow_0",
"type": "snow",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"white_0": {"hier_name": "white_0",
"type": "white",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:48.521
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:48.524
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Result: [null, {"device": "7z007s",
"family": "zynq",
"timestamp": "Sun Sep  7 14:53:22 2025",
"vivado_version": "2024.2",
"part": "xc7z007sclg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:50.190
!MESSAGE XSCT Command: [::hsi::utils::closehw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Thread: Worker-32: Launching Debugger_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:50.224
!MESSAGE XSCT command with result: [::hsi::utils::closehw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, ]. Thread: Worker-32: Launching Debugger_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:50.225
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Thread: Worker-32: Launching Debugger_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:51.479
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, ]. Thread: Worker-32: Launching Debugger_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:51.480
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Thread: Worker-32: Launching Debugger_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:51.482
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos_sys_wrapper/export/rtos_sys_wrapper/hw/rtos2.xsa], Result: [null, {"device": "7z007s",
"family": "zynq",
"timestamp": "Sun Sep  7 14:53:22 2025",
"vivado_version": "2024.2",
"part": "xc7z007sclg400-1",
}]. Thread: Worker-32: Launching Debugger_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:53.962
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-566

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:53.966
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-566

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:54.967
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Thread: Worker-32: Launching Debugger_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:54.975
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "10",
"PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-32: Launching Debugger_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:54.975
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa ps7_cortexa9_0], Thread: Worker-32: Launching Debugger_lwip-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-09-07 15:06:55.061
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ej3b/readoutsys/rtos_sys/rtos_sys.sw/rtos2/export/rtos2/hw/rtos2.xsa ps7_cortexa9_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936128,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936132,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936152,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936156,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936168,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936176,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936180,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936200,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936204,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936216,
},
},
"axi_dma_1": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001664,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001668,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001688,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001692,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001704,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001712,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001716,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001736,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001740,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1078001752,
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"CH1_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"CH1_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH2_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH2_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"INT_EN": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_S": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_S": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"CH1_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"CH1_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH2_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH2_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"INT_EN": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_S": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_S": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_i2c_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-32: Launching Debugger_lwip-Default
