// Seed: 232391812
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    input tri0 id_5,
    input id_6,
    input logic id_7,
    input logic id_8
);
  always @(*) id_2 = id_8;
  type_0 id_9 (
      .id_0(id_6),
      .id_1(1 + 1),
      .id_2(1),
      .id_3(id_5[1'h0]),
      .id_4(1)
  );
  assign id_0 = 1;
  logic id_10 = 1;
  type_18 id_11 (
      .id_0(id_5),
      .id_1(1),
      .id_2(id_0#(.id_3({id_2{1}}))),
      .id_4(id_8)
  );
  logic id_12 = 1'd0;
endmodule
