# digital-electronics-2
### Sample H3 header

# H1
## H2
### H3

### Table

|    X     |  1  |  2  |  3  |  4  | 
|----------|-----|-----|-----|-----|
|    A     | A1  | A2  | A3  | A4  |
|    B     | B1  | B2  | B3  | B4  |

### Code Sample

```vhdl
entity gates is -- Sample comment
    port (
        c_i      : in std_logic;
        b_i      : in std_logic;
        a_i      : in std_logic;
        f_orig_o : out std_logic;
        f_nand_o : out std_logic;
        f_nor_o  : out std_logic
    );
end entity gates;
```
