gpasm-2.0.0_beta2 (Nov  6 2017)_divschar.asm      2017-11-14  18:37:40         PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : SinoMCU ANSI-C Compiler
                      00003 ; Version 1.0.0 (Sep 28 2017) (MINGW32)
                      00004 ; This file was generated Tue Nov 14 18:37:40 2017
                      00005 ;--------------------------------------------------------
                      00006 ; MC30/MC32 port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_divschar.c"
                      00009         list    p=3221
                      00010         radix dec
                      00011         include "3221.inc"
                      00001 
                      00002 ;==========================================================================
                      00003 ;
                      00004 ;       Revision History
                      00005 ;
                      00006 ;==========================================================================
                      00007 
                      00008 ;Rev:   Date:    Reason:
                      00009 
                      00010 ;1.00   12/06/21 Initial Release
                      00011 
                      00012 ;==========================================================================
                      00013 ;
                      00014 ;       Register Definitions
                      00015 ;
                      00016 ;==========================================================================
                      00017 
                      00018 ;W                            EQU     H'0000'
                      00019 ;F                            EQU     H'0001'
                      00020 
                      00021 ;----- Register Files------------------------------------------------------
  00000180            00022 INDF0              EQU     0x180
  00000181            00023 INDF1                    EQU       0x181
  00000182            00024 INDF2                    EQU       0x182
  00000183            00025 HIBYTE           EQU       0x183        
  00000184            00026 FSR0                     EQU       0x184
  00000185            00027 FSR1                     EQU       0x185
  00000186            00028 PCL                        EQU     0x186
  00000187            00029 PFLAG                    EQU       0x187
                      00030 ;----0x188
  00000188            00031 MCR                        EQU     0x188
  00000189            00032 INDF3                    EQU       0x189
  0000018A            00033 INTE                     EQU       0x18a
  0000018B            00034 INTF                     EQU       0x18b                
                      00035 ;----0x190
  00000190            00036 IOP0                     EQU     0x190
  00000191            00037 OEP0       EQU     0x191
  00000192            00038 PUP0       EQU     0x192    
  00000193            00039 ANSEL      EQU     0x193
  00000194            00040 IOP1       EQU     0x194               
  00000195            00041 OEP1       EQU     0x195             
  00000196            00042 PUP1       EQU     0x196
  00000197            00043 KBCR       EQU     0x197              
                      00044 ;-----0x1a0
  000001A0            00045 T0CR                     EQU     0x1a0
  000001A1            00046 T0CNT      EQU     0x1a1             
  000001A2            00047 T0LOAD     EQU     0x1a2             
  000001A3            00048 T0DATA     EQU     0x1a3             
  000001A4            00049 T1CR       EQU     0x1a4             
  000001A5            00050 T1CNT      EQU     0x1a5             
  000001A6            00051 T1LOAD     EQU     0x1a6             
  000001A7            00052 T1DATA     EQU     0x1a7             
                      00053 ;-----0x1a8
  000001AE            00054 OSCM       EQU     0x1ae
  000001AF            00055 LVDCR      EQU     0x1af                           
                      00056 ;-----0x1b0
  000001B0            00057 ADCR0                    EQU     0x1b0
  000001B1            00058 ADCR1      EQU     0x1b1             
  000001B4            00059 ADRH       EQU     0x1b4                               
  000001B5            00060 ADRL       EQU     0x1b5          
                      00061 ;----0x1f8                 
  000001FB            00062 OSCCAL           EQU       0x1fb
                      00063 
                      00064 #define         STATUS          PFLAG
                      00065 #define         INDF              INDF0
                      00066 #define         FSR                 FSR0
                      00067 #define         P0HCON          PUP0
                      00068 #define         P1HCON          PUP1
                      00069 #define         INTECON         INTE
                      00070 #define         INTFLAG   INTF
                      00071 
                      00072 ;INDF0 
                      00073 #define         INDF07          INDF0,7
                      00074 #define         INDF06          INDF0,6
                      00075 #define         INDF05          INDF0,5
                      00076 #define         INDF04          INDF0,4
                      00077 #define         INDF03          INDF0,3
                      00078 #define         INDF02          INDF0,2
                      00079 #define         INDF01          INDF0,1
                      00080 #define         INDF00          INDF0,0 
                      00081 
                      00082 ;INDF1 
                      00083 #define         INDF17          INDF1,7
                      00084 #define         INDF16          INDF1,6
                      00085 #define         INDF15          INDF1,5
                      00086 #define         INDF14          INDF1,4
                      00087 #define         INDF13          INDF1,3
                      00088 #define         INDF12          INDF1,2
                      00089 #define         INDF11          INDF1,1
                      00090 #define         INDF10          INDF1,0
                      00091 
                      00092 ;INDF2 
                      00093 #define         INDF27          INDF2,7
                      00094 #define         INDF26          INDF2,6
                      00095 #define         INDF25          INDF2,5
                      00096 #define         INDF24          INDF2,4
                      00097 #define         INDF23          INDF2,3
                      00098 #define         INDF22          INDF2,2
                      00099 #define         INDF21          INDF2,1
                      00100 #define         INDF20          INDF2,0 
                      00101 
                      00102 ;HIBYTE
                      00103 #define         HIBYTE7         HIBYTE,7
                      00104 #define         HIBYTE6         HIBYTE,6
                      00105 #define         HIBYTE5         HIBYTE,5
                      00106 #define         HIBYTE4         HIBYTE,4
                      00107 #define         HIBYTE3         HIBYTE,3
                      00108 #define         HIBYTE2         HIBYTE,2
                      00109 #define         HIBYTE1         HIBYTE,1
                      00110 #define         HIBYTE0         HIBYTE,0
                      00111 
                      00112 ;FSR0 
                      00113 #define         FSR07           FSR0,7
                      00114 #define         FSR06           FSR0,6
                      00115 #define         FSR05           FSR0,5
                      00116 #define         FSR04           FSR0,4
                      00117 #define         FSR03           FSR0,3
                      00118 #define         FSR02           FSR0,2
                      00119 #define         FSR01           FSR0,1
                      00120 #define         FSR00           FSR0,0 
                      00121 
                      00122 ;FSR1
                      00123 #define         FSR17           FSR1,7
                      00124 #define         FSR16           FSR1,6
                      00125 #define         FSR15           FSR1,5
                      00126 #define         FSR14           FSR1,4
                      00127 #define         FSR13           FSR1,3
                      00128 #define         FSR12           FSR1,2
                      00129 #define         FSR11           FSR1,1
                      00130 #define         FSR10           FSR1,0
                      00131 
                      00132 ;PCL 
                      00133 #define         PC7             PCL,7
                      00134 #define         PC6             PCL,6
                      00135 #define         PC5             PCL,5
                      00136 #define         PC4             PCL,4
                      00137 #define         PC3             PCL,3
                      00138 #define         PC2             PCL,2
                      00139 #define         PC1             PCL,1
                      00140 #define         PC0             PCL,0   
                      00141 
                      00142 ;----- STATUS Bits --------------------------
                      00143 #define Z         STATUS,2
                      00144 #define DC      STATUS,1
                      00145 #define C         STATUS,0
                      00146 
                      00147 ;----- MCR Bits --------------------------
                      00148 #define GIE         MCR,7
                      00149 #define TO          MCR,5
                      00150 #define PD          MCR,4
                      00151 #define MINT11  MCR,3
                      00152 #define MINT10  MCR,2
                      00153 #define MINT01  MCR,1
                      00154 #define MINT00  MCR,0
                      00155 
                      00156 ;INDF3 
                      00157 #define         INDF37          INDF3,7
                      00158 #define         INDF36          INDF3,6
                      00159 #define         INDF35          INDF3,5
                      00160 #define         INDF34          INDF3,4
                      00161 #define         INDF33          INDF3,3
                      00162 #define         INDF32          INDF3,2
                      00163 #define         INDF31          INDF3,1
                      00164 #define         INDF30          INDF3,0 
                      00165 
                      00166 ;----- INTE Bits --------------------------
                      00167 #define ADIE      INTE,6
                      00168 #define KBIE      INTE,4
                      00169 #define INT1IE  INTE,3
                      00170 #define INT0IE  INTE,2
                      00171 #define T1IE      INTE,1
                      00172 #define T0IE      INTE,0
                      00173 
                      00174 ;----- INTF Bits --------------------------
                      00175 #define ADIF      INTF,6
                      00176 #define KBIF      INTF,4
                      00177 #define INT1IF  INTF,3
                      00178 #define INT0IF  INTF,2
                      00179 #define T1IF      INTF,1
                      00180 #define T0IF      INTF,0
                      00181 
                      00182 ;IOP0
                      00183 #define         P04D            IOP0,4
                      00184 #define         P03D            IOP0,3
                      00185 #define         P02D            IOP0,2
                      00186 #define         P01D            IOP0,1
                      00187 #define         P00D              IOP0,0
                      00188 
                      00189 ;OEP0
                      00190 #define         P04OE           OEP0,4
                      00191 #define         P03OE           OEP0,3
                      00192 #define         P02OE           OEP0,2
                      00193 #define         P01OE           OEP0,1
                      00194 #define         P00OE           OEP0,0
                      00195 
                      00196 ;PUP0
                      00197 #define         P04PU           PUP0,4
                      00198 #define         P03PU           PUP0,3
                      00199 #define         P02PU           PUP0,2
                      00200 #define         P01PU           PUP0,1
                      00201 #define         P00PU           PUP0,0
                      00202 
                      00203 ;ANSEL
                      00204 #define         P13ANS          ANSEL,6
                      00205 #define         P12ANS          ANSEL,5
                      00206 #define         P04ANS          ANSEL,4
                      00207 #define         P03ANS          ANSEL,3
                      00208 #define         P02ANS          ANSEL,2
                      00209 #define         P01ANS          ANSEL,1
                      00210 #define         P00ANS          ANSEL,0
                      00211 
                      00212 ;IOP1
                      00213 #define         P16D            IOP1,6
                      00214 #define         P15D            IOP1,5
                      00215 #define         P14D              IOP1,4
                      00216 #define         P13D            IOP1,3
                      00217 #define         P12D            IOP1,2
                      00218 #define         P11D            IOP1,1
                      00219 #define         P10D              IOP1,0
                      00220 
                      00221 ;OEP1
                      00222 #define         P16OE           OEP1,6
                      00223 #define         P15OE           OEP1,5
                      00224 #define         P14OE           OEP1,4
                      00225 #define         P13OE           OEP1,3
                      00226 #define         P12OE           OEP1,2
                      00227 #define         P11OE           OEP1,1
                      00228 #define         P10OE           OEP1,0
                      00229 
                      00230 ;PUP1
                      00231 #define         P16PU           PUP1,6
                      00232 #define         P15PU           PUP1,5
                      00233 #define         P14PU           PUP1,4
                      00234 #define         P13PU           PUP1,3
                      00235 #define         P12PU           PUP1,2
                      00236 #define         P11PU           PUP1,1
                      00237 #define         P10PU           PUP1,0
                      00238 
                      00239 ;KBCR
                      00240 #define         KBCR6           KBCR,6
                      00241 #define         KBCR5           KBCR,5
                      00242 #define         KBCR4           KBCR,4
                      00243 #define         KBCR3           KBCR,3
                      00244 #define         KBCR2           KBCR,2
                      00245 #define         KBCR1           KBCR,1
                      00246 #define         KBCR0           KBCR,0
                      00247 
                      00248 ;----- T0CR  Bits ----------------
                      00249 #define TC0EN     T0CR,7
                      00250 #define PWM0OE  T0CR,6
                      00251 #define BUZ0OE  T0CR,5
                      00252 #define T0PTS1  T0CR,4
                      00253 #define T0PTS0  T0CR,3
                      00254 #define T0PR2     T0CR,2
                      00255 #define T0PR1     T0CR,1
                      00256 #define T0PR0     T0CR,0
                      00257 
                      00258 ;T0CNT
                      00259 #define         T0C7            T0CNT,7
                      00260 #define         T0C6            T0CNT,6
                      00261 #define         T0C5            T0CNT,5
                      00262 #define         T0C4            T0CNT,4
                      00263 #define         T0C3            T0CNT,3
                      00264 #define         T0C2            T0CNT,2
                      00265 #define         T0C1            T0CNT,1
                      00266 #define         T0C0            T0CNT,0
                      00267 
                      00268 ;T0LOAD
                      00269 #define         T0LOAD7         T0LOAD,7
                      00270 #define         T0LOAD6         T0LOAD,6
                      00271 #define         T0LOAD5         T0LOAD,5
                      00272 #define         T0LOAD4         T0LOAD,4
                      00273 #define         T0LOAD3         T0LOAD,3
                      00274 #define         T0LOAD2         T0LOAD,2
                      00275 #define         T0LOAD1         T0LOAD,1
                      00276 #define         T0LOAD0         T0LOAD,0
                      00277 
                      00278 ;T0DATA
                      00279 #define         T0DATA7         T0DATA,7
                      00280 #define         T0DATA6         T0DATA,6
                      00281 #define         T0DATA5         T0DATA,5
                      00282 #define         T0DATA4         T0DATA,4
                      00283 #define         T0DATA3         T0DATA,3
                      00284 #define         T0DATA2         T0DATA,2
                      00285 #define         T0DATA1         T0DATA,1
                      00286 #define         T0DATA0         T0DATA,0
                      00287 
                      00288 ;----- T1CR  Bits ----------------
                      00289 #define TC1EN     T1CR,7
                      00290 #define PWM1OE  T1CR,6
                      00291 #define BUZ1OE  T1CR,5
                      00292 #define T1PTS1  T1CR,4
                      00293 #define T1PTS0  T1CR,3
                      00294 #define T1PR2   T1CR,2
                      00295 #define T1PR1   T1CR,1
                      00296 #define T1PR0   T1CR,0
                      00297 
                      00298 ;T1CNT
                      00299 #define         T1C7            T1CNT,7
                      00300 #define         T1C6            T1CNT,6
                      00301 #define         T1C5            T1CNT,5
                      00302 #define         T1C4            T1CNT,4
                      00303 #define         T1C3            T1CNT,3
                      00304 #define         T1C2            T1CNT,2
                      00305 #define         T1C1            T1CNT,1
                      00306 #define         T1C0            T1CNT,0
                      00307 
                      00308 ;T1LOAD
                      00309 #define         T1LOAD7         T1LOAD,7
                      00310 #define         T1LOAD6         T1LOAD,6
                      00311 #define         T1LOAD5         T1LOAD,5
                      00312 #define         T1LOAD4         T1LOAD,4
                      00313 #define         T1LOAD3         T1LOAD,3
                      00314 #define         T1LOAD2         T1LOAD,2
                      00315 #define         T1LOAD1         T1LOAD,1
                      00316 #define         T1LOAD0         T1LOAD,0
                      00317 
                      00318 ;T1DATA
                      00319 #define         T1DATA7         T1DATA,7
                      00320 #define         T1DATA6         T1DATA,6
                      00321 #define         T1DATA5         T1DATA,5
                      00322 #define         T1DATA4         T1DATA,4
                      00323 #define         T1DATA3         T1DATA,3
                      00324 #define         T1DATA2         T1DATA,2
                      00325 #define         T1DATA1         T1DATA,1
                      00326 #define         T1DATA0         T1DATA,0
                      00327 
                      00328 ;----- OSCM  Bits ----------------
                      00329 #define STBL    OSCM,5
                      00330 #define STBH    OSCM,4
                      00331 #define CLKS    OSCM,2
                      00332 #define LFEN    OSCM,1
                      00333 #define HFEN    OSCM,0
                      00334 
                      00335 ;-----  LVDCR Bits -------
                      00336 #define LVDEN   PLVDCR,7
                      00337 #define LVDS2   PLVDCR,6
                      00338 #define LVDS1   PLVDCR,5
                      00339 #define LVDS0   PLVDCR,4
                      00340 #define LVDF    PLVDCR,0
                      00341 
                      00342 ;---- ADCR0 Bits -----------------
                      00343 #define ADCHS3  ADCR0,7
                      00344 #define ADCHS2  ADCR0,6
                      00345 #define ADCHS1  ADCR0,5
                      00346 #define ADCHS0  ADCR0,4
                      00347 #define ADCKS1  ADCR0,3
                      00348 #define ADCKS0  ADCR0,2
                      00349 #define ADEOC     ADCR0,1
                      00350 #define ADON      ADCR0,0
                      00351 
                      00352 ;---- ADCR1 Bits -----------------
                      00353 #define VRS2    ADCR1,2
                      00354 #define VRS1      ADCR1,1
                      00355 #define VRS0      ADCR1,0
                      00356 
                      00357 ;ADRH
                      00358 #define         ADR11           ADRH,7
                      00359 #define         ADR10           ADRH,6
                      00360 #define         ADR9            ADRH,5
                      00361 #define         ADR8            ADRH,4
                      00362 #define         ADR7            ADRH,3
                      00363 #define         ADR6            ADRH,2
                      00364 #define         ADR5            ADRH,1
                      00365 #define         ADR4            ADRH,0
                      00366 
                      00367 ;ADRL
                      00368 #define         ADR3            ADRL,3
                      00369 #define         ADR2            ADRL,2
                      00370 #define         ADR1            ADRL,1
                      00371 #define         ADR0            ADRL,0
                      00372 
                      00373 ;OSCCAL
                      00374 #define         OSCCAL7         OSCCAL,7
                      00375 #define         OSCCAL6         OSCCAL,6
                      00376 #define         OSCCAL5         OSCCAL,5
                      00377 #define         OSCCAL4         OSCCAL,4
                      00378 #define         OSCCAL3         OSCCAL,3
                      00379 #define         OSCCAL2         OSCCAL,2
                      00380 #define         OSCCAL1         OSCCAL,1
                      00381 #define         OSCCAL0         OSCCAL,0
                      00382 
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015         extern  __divuchar
                      00016 
                      00017         extern STK06
                      00018         extern STK05
                      00019         extern STK04
                      00020         extern STK03
                      00021         extern STK02
                      00022         extern STK01
                      00023         extern STK00
                      00024 ;--------------------------------------------------------
                      00025 ; global declarations
                      00026 ;--------------------------------------------------------
                      00027         global  __divschar
                      00028 
                      00029 ;--------------------------------------------------------
                      00030 ; global definitions
                      00031 ;--------------------------------------------------------
                      00032 ;--------------------------------------------------------
                      00033 ; absolute symbol definitions
                      00034 ;--------------------------------------------------------
                      00035 ;--------------------------------------------------------
                      00036 ; compiler-defined variables
                      00037 ;--------------------------------------------------------
                      00038 UDL__divschar_0 udata
0000                  00039 r0x1000 res     1
0000                  00040 r0x1001 res     1
0001                  00041 r0x1002 res     1
0001                  00042 r0x1003 res     1
0002                  00043 r0x1004 res     1
0002                  00044 r0x1005 res     1
0003                  00045 r0x1006 res     1
0003                  00046 r0x1007 res     1
0004                  00047 r0x1008 res     1
                      00048 ;--------------------------------------------------------
                      00049 ; initialized data
                      00050 ;--------------------------------------------------------
                      00051 
                      00052 ;@Allocation info for local variables in function '_divschar'
                      00053 ;@_divschar _divuchar                 Allocated to registers ;size:2
                      00054 ;@_divschar b                         Allocated to registers r0x1001 ;size:1
                      00055 ;@_divschar a                         Allocated to registers r0x1000 ;size:1
                      00056 ;@end Allocation info for local variables in function '_divschar';
                      00057 
                      00058 ;--------------------------------------------------------
                      00059 ; overlayable items in internal ram 
                      00060 ;--------------------------------------------------------
                      00061 ;       udata_ovr
                      00062 ;--------------------------------------------------------
                      00063 ; code
                      00064 ;--------------------------------------------------------
                      00065 code__divschar  code
                      00066 ;***
                      00067 ;  pBlock Stats: dbName = C
                      00068 ;***
                      00069 ;entry:  __divschar     ;Function start
                      00070 ; 2 exit points
                      00071 ;has an exit
                      00072 ;functions called:
                      00073 ;   __divuchar
                      00074 ;   __divuchar
                      00075 ;   __divuchar
                      00076 ;   __divuchar
                      00077 ;   __divuchar
                      00078 ;   __divuchar
                      00079 ;   __divuchar
                      00080 ;   __divuchar
                      00081 ;11 compiler assigned registers:
                      00082 ;   r0x1000
                      00083 ;   STK00
                      00084 ;   r0x1001
                      00085 ;   r0x1002
                      00086 ;   r0x1003
                      00087 ;   r0x1004
                      00088 ;   r0x1005
                      00089 ;   r0x1006
                      00090 ;   r0x1007
                      00091 ;   r0x1008
                      00092 ;   r0x1009
                      00093 ;; Starting pCode block
                      00094 ;;[ICODE] ../libsdcc/_divschar.c:32:  _entry($11) :
                      00095 ;;[ICODE] ../libsdcc/_divschar.c:32:    proc __divschar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char function ( char fixed, char fixed) fixed}
0000                  00096 __divschar      ;Function start
                      00097 ; 2 exit points
                      00098 ;;[ICODE] ../libsdcc/_divschar.c:32: iTemp0 [k2 lr3:48 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_a_1_2}[r0x1000 ] = recv __divschar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char function ( char fixed, char fixed) fixed}
                      00099 ;       .line   32; "../libsdcc/_divschar.c"    _divschar (signed char a, signed char b)
0000   5600           00100         MOVRA   r0x1000
                      00101 ;;[ICODE] ../libsdcc/_divschar.c:32: iTemp1 [k4 lr4:50 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_b_1_2}[r0x1001 ] = recv __divschar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char function ( char fixed, char fixed) fixed}
0001   5800           00102         MOVAR   STK00
0002   5600           00103         MOVRA   r0x1001
                      00104 ;;[ICODE] ../libsdcc/_divschar.c:34:    iTemp2 [k6 lr5:6 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:48 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_a_1_2}[r0x1000 ] < 0x0 {const-char literal}
                      00105 ;;signed compare: left < lit(0x0=0), size=1, mask=ff
                      00106 ;       .line   34; "../libsdcc/_divschar.c"    if (a < 0) {
0003   C187           00107         BSET    STATUS,0
0004   EE00           00108         JBSET   r0x1000,7
0005   D187           00109         BCLR    STATUS,0
0006   E187           00110         JBSET   STATUS,0
0007   A000           00111         GOTO    _00112_DS_
                      00112 ;;genSkipc:3194: created from rifx:00D5608C
                      00113 ;;[ICODE] ../libsdcc/_divschar.c:34:    if iTemp2 [k6 lr5:6 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_2($8)
                      00114 ;;[ICODE] ../libsdcc/_divschar.c:36:    iTemp3 [k7 lr7:8 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp1 [k4 lr4:50 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_b_1_2}[r0x1001 ] < 0x0 {const-char literal}
                      00115 ;;signed compare: left < lit(0x0=0), size=1, mask=ff
                      00116 ;       .line   36; "../libsdcc/_divschar.c"    if (b < 0)
0008   C187           00117         BSET    STATUS,0
0009   EE00           00118         JBSET   r0x1001,7
000A   D187           00119         BCLR    STATUS,0
000B   E187           00120         JBSET   STATUS,0
000C   A000           00121         GOTO    _00106_DS_
                      00122 ;;genSkipc:3194: created from rifx:00D5608C
                      00123 ;;[ICODE] ../libsdcc/_divschar.c:36:    if iTemp3 [k7 lr7:8 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_0($2)
                      00124 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp4 [k9 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1003 ] = (int fixed)iTemp0 [k2 lr3:48 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_a_1_2}[r0x1000 ]
                      00125 ;       .line   37; "../libsdcc/_divschar.c"    return _divuchar ((unsigned int)-a, (unsigned int)-b);
000D   5800           00126         MOVAR   r0x1000
000E   5600           00127         MOVRA   r0x1002
000F   7600           00128         CLRR    r0x1003
0010   FE00           00129         JBCLR   r0x1002,7
0011   6E00           00130         DECR    r0x1003
                      00131 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp5 [k10 lr10:11 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1003 ] = - iTemp4 [k9 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1003 ]
0012   7200           00132         COMR    r0x1002
0013   7200           00133         COMR    r0x1003
0014   6600           00134         INCR    r0x1002
0015   F587           00135         JBCLR   STATUS,2
0016   6600           00136         INCR    r0x1003
                      00137 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp6 [k11 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = (unsigned-int fixed)iTemp5 [k10 lr10:11 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1003 ]
0017   5800           00138         MOVAR   r0x1002
0018   5600           00139         MOVRA   r0x1002
0019   5600           00140         MOVRA   r0x1004
001A   5800           00141         MOVAR   r0x1003
001B   5600           00142         MOVRA   r0x1005
                      00143 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp7 [k12 lr12:18 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ] = (unsigned-char fixed)iTemp6 [k11 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
                      00144 ;;108   MOVAR   r0x1004
                      00145 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp8 [k13 lr13:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] = (int fixed)iTemp1 [k4 lr4:50 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_b_1_2}[r0x1001 ]
001C   5800           00146         MOVAR   r0x1001
001D   5600           00147         MOVRA   r0x1004
001E   7600           00148         CLRR    r0x1005
001F   FE00           00149         JBCLR   r0x1004,7
0020   6E00           00150         DECR    r0x1005
                      00151 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp9 [k14 lr14:15 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] = - iTemp8 [k13 lr13:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ]
0021   7200           00152         COMR    r0x1004
0022   7200           00153         COMR    r0x1005
0023   6600           00154         INCR    r0x1004
0024   F587           00155         JBCLR   STATUS,2
0025   6600           00156         INCR    r0x1005
                      00157 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp10 [k15 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ] = (unsigned-int fixed)iTemp9 [k14 lr14:15 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ]
                      00158 ;;110   MOVAR   r0x1004
0026   5800           00159         MOVAR   r0x1005
0027   5600           00160         MOVRA   r0x1007
                      00161 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp11 [k16 lr16:18 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1004 ] = (unsigned-char fixed)iTemp10 [k15 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ]
                      00162 ;;104   MOVAR   r0x1006
                      00163 ;;[ICODE] ../libsdcc/_divschar.c:37:    send iTemp7 [k12 lr12:18 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ]{argreg = 1}
                      00164 ;;[ICODE] ../libsdcc/_divschar.c:37:    send iTemp11 [k16 lr16:18 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1004 ]{argreg = 1}
                      00165 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp12 [k19 lr19:20 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ] = call __divuchar [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
                      00166 ;;103   MOVAR   r0x1004
                      00167 ;;109   MOVAR   r0x1006
0028   5800           00168         MOVAR   r0x1004
0029   5600           00169         MOVRA   r0x1006
002A   5600           00170         MOVRA   r0x1004
002B   5600           00171         MOVRA   STK00
002C   5800           00172         MOVAR   r0x1002
002D   8000           00173         CALL    __divuchar
002E   5600           00174         MOVRA   r0x1002
                      00175 ;;[ICODE] ../libsdcc/_divschar.c:37:    ret iTemp12 [k19 lr19:20 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ]
002F   5800           00176         MOVAR   r0x1002
0030   A000           00177         GOTO    _00114_DS_
                      00178 ;;[ICODE] ../libsdcc/_divschar.c:37:  _iffalse_0($2) :
                      00179 ;;[ICODE] ../libsdcc/_divschar.c:39:    iTemp13 [k20 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1004 ] = (int fixed)iTemp0 [k2 lr3:48 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_a_1_2}[r0x1000 ]
0031                  00180 _00106_DS_
                      00181 ;       .line   39; "../libsdcc/_divschar.c"    return -_divuchar ((unsigned int)-a, (unsigned int)b);
0031   5800           00182         MOVAR   r0x1000
0032   5600           00183         MOVRA   r0x1002
0033   7600           00184         CLRR    r0x1004
0034   FE00           00185         JBCLR   r0x1002,7
0035   6E00           00186         DECR    r0x1004
                      00187 ;;[ICODE] ../libsdcc/_divschar.c:39:    iTemp14 [k21 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1004 ] = - iTemp13 [k20 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1004 ]
0036   7200           00188         COMR    r0x1002
0037   7200           00189         COMR    r0x1004
0038   6600           00190         INCR    r0x1002
0039   F587           00191         JBCLR   STATUS,2
003A   6600           00192         INCR    r0x1004
                      00193 ;;[ICODE] ../libsdcc/_divschar.c:39:    iTemp15 [k22 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ] = (unsigned-int fixed)iTemp14 [k21 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1004 ]
003B   5800           00194         MOVAR   r0x1002
003C   5600           00195         MOVRA   r0x1002
003D   5600           00196         MOVRA   r0x1006
003E   5800           00197         MOVAR   r0x1004
003F   5600           00198         MOVRA   r0x1007
                      00199 ;;[ICODE] ../libsdcc/_divschar.c:39:    iTemp16 [k23 lr25:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ] = (unsigned-char fixed)iTemp15 [k22 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ]
                      00200 ;;105   MOVAR   r0x1006
                      00201 ;;[ICODE] ../libsdcc/_divschar.c:39:    iTemp17 [k24 lr26:27 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ] = (unsigned-int fixed)iTemp1 [k4 lr4:50 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_b_1_2}[r0x1001 ]
0040   5800           00202         MOVAR   r0x1001
0041   5600           00203         MOVRA   r0x1006
0042   7600           00204         CLRR    r0x1007
0043   FE00           00205         JBCLR   r0x1006,7
0044   6E00           00206         DECR    r0x1007
                      00207 ;;[ICODE] ../libsdcc/_divschar.c:39:    iTemp18 [k25 lr27:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1008 ] = (unsigned-char fixed)iTemp17 [k24 lr26:27 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ]
                      00208 ;;107   MOVAR   r0x1006
                      00209 ;;[ICODE] ../libsdcc/_divschar.c:39:    send iTemp16 [k23 lr25:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ]{argreg = 1}
                      00210 ;;[ICODE] ../libsdcc/_divschar.c:39:    send iTemp18 [k25 lr27:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1008 ]{argreg = 1}
                      00211 ;;[ICODE] ../libsdcc/_divschar.c:39:    iTemp19 [k26 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1002 ] = call __divuchar [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
                      00212 ;;106   MOVAR   r0x1008
0045   5800           00213         MOVAR   r0x1006
0046   5600           00214         MOVRA   r0x1008
0047   5600           00215         MOVRA   STK00
0048   5800           00216         MOVAR   r0x1002
0049   8000           00217         CALL    __divuchar
004A   5600           00218         MOVRA   r0x1002
                      00219 ;;[ICODE] ../libsdcc/_divschar.c:39:    iTemp20 [k27 lr31:32 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ] = - iTemp19 [k26 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1002 ]
004B   7200           00220         COMR    r0x1002
004C   6600           00221         INCR    r0x1002
                      00222 ;;[ICODE] ../libsdcc/_divschar.c:39:    ret iTemp20 [k27 lr31:32 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ]
004D   5800           00223         MOVAR   r0x1002
004E   A000           00224         GOTO    _00114_DS_
                      00225 ;;[ICODE] ../libsdcc/_divschar.c:39:  _iffalse_2($8) :
                      00226 ;;[ICODE] ../libsdcc/_divschar.c:42:    iTemp21 [k28 lr34:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp1 [k4 lr4:50 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_b_1_2}[r0x1001 ] < 0x0 {const-char literal}
                      00227 ;;signed compare: left < lit(0x0=0), size=1, mask=ff
004F                  00228 _00112_DS_
                      00229 ;       .line   42; "../libsdcc/_divschar.c"    if (b < 0)
004F   C187           00230         BSET    STATUS,0
0050   EE00           00231         JBSET   r0x1001,7
0051   D187           00232         BCLR    STATUS,0
0052   E187           00233         JBSET   STATUS,0
0053   A000           00234         GOTO    _00109_DS_
                      00235 ;;genSkipc:3194: created from rifx:00D5608C
                      00236 ;;[ICODE] ../libsdcc/_divschar.c:42:    if iTemp21 [k28 lr34:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_1($5)
                      00237 ;;[ICODE] ../libsdcc/_divschar.c:43:    iTemp22 [k29 lr36:37 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1002 r0x1006 ] = (unsigned-int fixed)iTemp0 [k2 lr3:48 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_a_1_2}[r0x1000 ]
                      00238 ;       .line   43; "../libsdcc/_divschar.c"    return -_divuchar ((unsigned int)a, (unsigned int)-b);
0054   5800           00239         MOVAR   r0x1000
0055   5600           00240         MOVRA   r0x1002
0056   7600           00241         CLRR    r0x1006
0057   FE00           00242         JBCLR   r0x1002,7
0058   6E00           00243         DECR    r0x1006
                      00244 ;;[ICODE] ../libsdcc/_divschar.c:43:    iTemp23 [k30 lr37:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1007 ] = (unsigned-char fixed)iTemp22 [k29 lr36:37 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1002 r0x1006 ]
0059   5800           00245         MOVAR   r0x1002
005A   5600           00246         MOVRA   r0x1007
                      00247 ;;[ICODE] ../libsdcc/_divschar.c:43:    iTemp24 [k31 lr38:39 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1006 ] = (int fixed)iTemp1 [k4 lr4:50 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_b_1_2}[r0x1001 ]
005B   5800           00248         MOVAR   r0x1001
005C   5600           00249         MOVRA   r0x1002
005D   7600           00250         CLRR    r0x1006
005E   FE00           00251         JBCLR   r0x1002,7
005F   6E00           00252         DECR    r0x1006
                      00253 ;;[ICODE] ../libsdcc/_divschar.c:43:    iTemp25 [k32 lr39:40 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1006 ] = - iTemp24 [k31 lr38:39 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1006 ]
0060   7200           00254         COMR    r0x1002
0061   7200           00255         COMR    r0x1006
0062   6600           00256         INCR    r0x1002
0063   F587           00257         JBCLR   STATUS,2
0064   6600           00258         INCR    r0x1006
                      00259 ;;[ICODE] ../libsdcc/_divschar.c:43:    iTemp26 [k33 lr40:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ] = (unsigned-int fixed)iTemp25 [k32 lr39:40 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1006 ]
                      00260 ;;112   MOVAR   r0x1002
0065   5800           00261         MOVAR   r0x1006
                      00262 ;;1     MOVRA   r0x1009
                      00263 ;;[ICODE] ../libsdcc/_divschar.c:43:    iTemp27 [k34 lr41:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1002 ] = (unsigned-char fixed)iTemp26 [k33 lr40:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ]
                      00264 ;;102   MOVAR   r0x1008
                      00265 ;;[ICODE] ../libsdcc/_divschar.c:43:    send iTemp23 [k30 lr37:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1007 ]{argreg = 1}
                      00266 ;;[ICODE] ../libsdcc/_divschar.c:43:    send iTemp27 [k34 lr41:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1002 ]{argreg = 1}
                      00267 ;;[ICODE] ../libsdcc/_divschar.c:43:    iTemp28 [k35 lr44:45 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1002 ] = call __divuchar [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
                      00268 ;;101   MOVAR   r0x1002
                      00269 ;;111   MOVAR   r0x1008
0066   5800           00270         MOVAR   r0x1002
0067   5600           00271         MOVRA   r0x1008
0068   5600           00272         MOVRA   r0x1002
0069   5600           00273         MOVRA   STK00
006A   5800           00274         MOVAR   r0x1007
006B   8000           00275         CALL    __divuchar
006C   5600           00276         MOVRA   r0x1002
                      00277 ;;[ICODE] ../libsdcc/_divschar.c:43:    iTemp29 [k36 lr45:46 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ] = - iTemp28 [k35 lr44:45 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1002 ]
006D   7200           00278         COMR    r0x1002
006E   6600           00279         INCR    r0x1002
                      00280 ;;[ICODE] ../libsdcc/_divschar.c:43:    ret iTemp29 [k36 lr45:46 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ]
006F   5800           00281         MOVAR   r0x1002
0070   A000           00282         GOTO    _00114_DS_
                      00283 ;;[ICODE] ../libsdcc/_divschar.c:43:  _iffalse_1($5) :
                      00284 ;;[ICODE] ../libsdcc/_divschar.c:45:    iTemp30 [k37 lr48:49 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1002 r0x1007 ] = (unsigned-int fixed)iTemp0 [k2 lr3:48 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_a_1_2}[r0x1000 ]
0071                  00285 _00109_DS_
                      00286 ;       .line   45; "../libsdcc/_divschar.c"    return _divuchar ((unsigned int)a, (unsigned int)b);
0071   5800           00287         MOVAR   r0x1000
0072   5600           00288         MOVRA   r0x1002
0073   7600           00289         CLRR    r0x1007
0074   FE00           00290         JBCLR   r0x1002,7
0075   6E00           00291         DECR    r0x1007
                      00292 ;;[ICODE] ../libsdcc/_divschar.c:45:    iTemp31 [k38 lr49:53 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1000 ] = (unsigned-char fixed)iTemp30 [k37 lr48:49 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1002 r0x1007 ]
0076   5800           00293         MOVAR   r0x1002
0077   5600           00294         MOVRA   r0x1000
                      00295 ;;[ICODE] ../libsdcc/_divschar.c:45:    iTemp32 [k39 lr50:51 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1002 r0x1007 ] = (unsigned-int fixed)iTemp1 [k4 lr4:50 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_b_1_2}[r0x1001 ]
0078   5800           00296         MOVAR   r0x1001
0079   5600           00297         MOVRA   r0x1002
007A   7600           00298         CLRR    r0x1007
007B   FE00           00299         JBCLR   r0x1002,7
007C   6E00           00300         DECR    r0x1007
                      00301 ;;[ICODE] ../libsdcc/_divschar.c:45:    iTemp33 [k40 lr51:53 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1001 ] = (unsigned-char fixed)iTemp32 [k39 lr50:51 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1002 r0x1007 ]
                      00302 ;;100   MOVAR   r0x1002
                      00303 ;;[ICODE] ../libsdcc/_divschar.c:45:    send iTemp31 [k38 lr49:53 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1000 ]{argreg = 1}
                      00304 ;;[ICODE] ../libsdcc/_divschar.c:45:    send iTemp33 [k40 lr51:53 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1001 ]{argreg = 1}
                      00305 ;;[ICODE] ../libsdcc/_divschar.c:45:    iTemp34 [k41 lr54:55 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1000 ] = call __divuchar [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
                      00306 ;;99    MOVAR   r0x1001
007D   5800           00307         MOVAR   r0x1002
007E   5600           00308         MOVRA   r0x1001
007F   5600           00309         MOVRA   STK00
0080   5800           00310         MOVAR   r0x1000
0081   8000           00311         CALL    __divuchar
0082   5600           00312         MOVRA   r0x1000
                      00313 ;;[ICODE] ../libsdcc/_divschar.c:45:    ret iTemp34 [k41 lr54:55 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1000 ]
0083   5800           00314         MOVAR   r0x1000
                      00315 ;;[ICODE] ../libsdcc/_divschar.c:45:  _return($10) :
                      00316 ;;[ICODE] ../libsdcc/_divschar.c:45:    eproc __divschar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char function ( char fixed, char fixed) fixed}
0084                  00317 _00114_DS_
0084   000C           00318         RETURN  
                      00319 ; exit point of __divschar
                      00320 
                      00321 
                      00322 ;       code size estimation:
                      00323 ;         133+    0 =   133 instructions (  266 byte)
                      00324 
                      00325         end
gpasm-2.0.0_beta2 (Nov  6 2017)_divschar.asm      2017-11-14  18:37:40         PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

ADCR0                             000001B0
ADCR1                             000001B1
ADRH                              000001B4
ADRL                              000001B5
ANSEL                             00000193
FSR0                              00000184
FSR1                              00000185
HIBYTE                            00000183
INDF0                             00000180
INDF1                             00000181
INDF2                             00000182
INDF3                             00000189
INTE                              0000018A
INTF                              0000018B
IOP0                              00000190
IOP1                              00000194
KBCR                              00000197
LVDCR                             000001AF
MCR                               00000188
OEP0                              00000191
OEP1                              00000195
OSCCAL                            000001FB
OSCM                              000001AE
PCL                               00000186
PFLAG                             00000187
PUP0                              00000192
PUP1                              00000196
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CNT                             000001A1
T0CR                              000001A0
T0DATA                            000001A3
T0LOAD                            000001A2
T1CNT                             000001A5
T1CR                              000001A4
T1DATA                            000001A7
T1LOAD                            000001A6
_00106_DS_                        00000031
_00109_DS_                        00000071
_00112_DS_                        0000004F
_00114_DS_                        00000084
__32P21                           00000001
__divschar                        00000000
__divuchar                        00000000
r0x1000                           00000000
r0x1001                           00000001
r0x1002                           00000002
r0x1003                           00000003
r0x1004                           00000004
r0x1005                           00000005
r0x1006                           00000006
r0x1007                           00000007
r0x1008                           00000008
ADCHS0                            ADCR0,4
ADCHS1                            ADCR0,5
ADCHS2                            ADCR0,6
ADCHS3                            ADCR0,7
ADCKS0                            ADCR0,2
ADCKS1                            ADCR0,3
ADEOC                             ADCR0,1
ADIE                              INTE,6
ADIF                              INTF,6
ADON                              ADCR0,0
ADR0                              ADRL,0
ADR1                              ADRL,1
ADR10                             ADRH,6
ADR11                             ADRH,7
ADR2                              ADRL,2
ADR3                              ADRL,3
ADR4                              ADRH,0
ADR5                              ADRH,1
ADR6                              ADRH,2
ADR7                              ADRH,3
ADR8                              ADRH,4
ADR9                              ADRH,5
BUZ0OE                            T0CR,5
BUZ1OE                            T1CR,5
C                                 STATUS,0
CLKS                              OSCM,2
DC                                STATUS,1
FSR                               FSR0
FSR00                             FSR0,0
FSR01                             FSR0,1
FSR02                             FSR0,2
FSR03                             FSR0,3
FSR04                             FSR0,4
FSR05                             FSR0,5
FSR06                             FSR0,6
FSR07                             FSR0,7
FSR10                             FSR1,0
FSR11                             FSR1,1
FSR12                             FSR1,2
FSR13                             FSR1,3
FSR14                             FSR1,4
FSR15                             FSR1,5
FSR16                             FSR1,6
FSR17                             FSR1,7
GIE                               MCR,7
HFEN                              OSCM,0
HIBYTE0                           HIBYTE,0
HIBYTE1                           HIBYTE,1
HIBYTE2                           HIBYTE,2
HIBYTE3                           HIBYTE,3
HIBYTE4                           HIBYTE,4
HIBYTE5                           HIBYTE,5
HIBYTE6                           HIBYTE,6
HIBYTE7                           HIBYTE,7
INDF                              INDF0
INDF00                            INDF0,0
INDF01                            INDF0,1
INDF02                            INDF0,2
INDF03                            INDF0,3
INDF04                            INDF0,4
INDF05                            INDF0,5
INDF06                            INDF0,6
INDF07                            INDF0,7
INDF10                            INDF1,0
INDF11                            INDF1,1
INDF12                            INDF1,2
INDF13                            INDF1,3
INDF14                            INDF1,4
INDF15                            INDF1,5
INDF16                            INDF1,6
INDF17                            INDF1,7
INDF20                            INDF2,0
INDF21                            INDF2,1
INDF22                            INDF2,2
INDF23                            INDF2,3
INDF24                            INDF2,4
INDF25                            INDF2,5
INDF26                            INDF2,6
INDF27                            INDF2,7
INDF30                            INDF3,0
INDF31                            INDF3,1
INDF32                            INDF3,2
INDF33                            INDF3,3
INDF34                            INDF3,4
INDF35                            INDF3,5
INDF36                            INDF3,6
INDF37                            INDF3,7
INT0IE                            INTE,2
INT0IF                            INTF,2
INT1IE                            INTE,3
INT1IF                            INTF,3
INTECON                           INTE
INTFLAG                           INTF
KBCR0                             KBCR,0
KBCR1                             KBCR,1
KBCR2                             KBCR,2
KBCR3                             KBCR,3
KBCR4                             KBCR,4
KBCR5                             KBCR,5
KBCR6                             KBCR,6
KBIE                              INTE,4
KBIF                              INTF,4
LFEN                              OSCM,1
LVDEN                             PLVDCR,7
LVDF                              PLVDCR,0
LVDS0                             PLVDCR,4
LVDS1                             PLVDCR,5
LVDS2                             PLVDCR,6
MINT00                            MCR,0
MINT01                            MCR,1
MINT10                            MCR,2
MINT11                            MCR,3
OSCCAL0                           OSCCAL,0
OSCCAL1                           OSCCAL,1
OSCCAL2                           OSCCAL,2
OSCCAL3                           OSCCAL,3
OSCCAL4                           OSCCAL,4
OSCCAL5                           OSCCAL,5
OSCCAL6                           OSCCAL,6
OSCCAL7                           OSCCAL,7
P00ANS                            ANSEL,0
P00D                              IOP0,0
P00OE                             OEP0,0
P00PU                             PUP0,0
P01ANS                            ANSEL,1
P01D                              IOP0,1
P01OE                             OEP0,1
P01PU                             PUP0,1
P02ANS                            ANSEL,2
P02D                              IOP0,2
P02OE                             OEP0,2
P02PU                             PUP0,2
P03ANS                            ANSEL,3
P03D                              IOP0,3
P03OE                             OEP0,3
P03PU                             PUP0,3
P04ANS                            ANSEL,4
P04D                              IOP0,4
P04OE                             OEP0,4
P04PU                             PUP0,4
P0HCON                            PUP0
P10D                              IOP1,0
P10OE                             OEP1,0
P10PU                             PUP1,0
P11D                              IOP1,1
P11OE                             OEP1,1
P11PU                             PUP1,1
P12ANS                            ANSEL,5
P12D                              IOP1,2
P12OE                             OEP1,2
P12PU                             PUP1,2
P13ANS                            ANSEL,6
P13D                              IOP1,3
P13OE                             OEP1,3
P13PU                             PUP1,3
P14D                              IOP1,4
P14OE                             OEP1,4
P14PU                             PUP1,4
P15D                              IOP1,5
P15OE                             OEP1,5
P15PU                             PUP1,5
P16D                              IOP1,6
P16OE                             OEP1,6
P16PU                             PUP1,6
P1HCON                            PUP1
PC0                               PCL,0
PC1                               PCL,1
PC2                               PCL,2
PC3                               PCL,3
PC4                               PCL,4
PC5                               PCL,5
PC6                               PCL,6
PC7                               PCL,7
PD                                MCR,4
PWM0OE                            T0CR,6
PWM1OE                            T1CR,6
STATUS                            PFLAG
STBH                              OSCM,4
STBL                              OSCM,5
T0C0                              T0CNT,0
T0C1                              T0CNT,1
T0C2                              T0CNT,2
T0C3                              T0CNT,3
T0C4                              T0CNT,4
T0C5                              T0CNT,5
T0C6                              T0CNT,6
T0C7                              T0CNT,7
T0DATA0                           T0DATA,0
T0DATA1                           T0DATA,1
T0DATA2                           T0DATA,2
T0DATA3                           T0DATA,3
T0DATA4                           T0DATA,4
T0DATA5                           T0DATA,5
T0DATA6                           T0DATA,6
T0DATA7                           T0DATA,7
T0IE                              INTE,0
T0IF                              INTF,0
T0LOAD0                           T0LOAD,0
T0LOAD1                           T0LOAD,1
T0LOAD2                           T0LOAD,2
T0LOAD3                           T0LOAD,3
T0LOAD4                           T0LOAD,4
T0LOAD5                           T0LOAD,5
T0LOAD6                           T0LOAD,6
T0LOAD7                           T0LOAD,7
T0PR0                             T0CR,0
T0PR1                             T0CR,1
T0PR2                             T0CR,2
T0PTS0                            T0CR,3
T0PTS1                            T0CR,4
T1C0                              T1CNT,0
T1C1                              T1CNT,1
T1C2                              T1CNT,2
T1C3                              T1CNT,3
T1C4                              T1CNT,4
T1C5                              T1CNT,5
T1C6                              T1CNT,6
T1C7                              T1CNT,7
T1DATA0                           T1DATA,0
T1DATA1                           T1DATA,1
T1DATA2                           T1DATA,2
T1DATA3                           T1DATA,3
T1DATA4                           T1DATA,4
T1DATA5                           T1DATA,5
T1DATA6                           T1DATA,6
T1DATA7                           T1DATA,7
T1IE                              INTE,1
T1IF                              INTF,1
T1LOAD0                           T1LOAD,0
T1LOAD1                           T1LOAD,1
T1LOAD2                           T1LOAD,2
T1LOAD3                           T1LOAD,3
T1LOAD4                           T1LOAD,4
T1LOAD5                           T1LOAD,5
T1LOAD6                           T1LOAD,6
T1LOAD7                           T1LOAD,7
T1PR0                             T1CR,0
T1PR1                             T1CR,1
T1PR2                             T1CR,2
T1PTS0                            T1CR,3
T1PTS1                            T1CR,4
TC0EN                             T0CR,7
TC1EN                             T1CR,7
TO                                MCR,5
VRS0                              ADCR1,0
VRS1                              ADCR1,1
VRS2                              ADCR1,2
Z                                 STATUS,2

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

