#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x267cf40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26c84c0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x267b270 .functor NOT 1, L_0x26f2a20, C4<0>, C4<0>, C4<0>;
L_0x2694720 .functor XOR 8, L_0x26f25b0, L_0x26f2770, C4<00000000>, C4<00000000>;
L_0x26c98e0 .functor XOR 8, L_0x2694720, L_0x26f28b0, C4<00000000>, C4<00000000>;
v0x26f0190_0 .net *"_ivl_10", 7 0, L_0x26f28b0;  1 drivers
v0x26f0290_0 .net *"_ivl_12", 7 0, L_0x26c98e0;  1 drivers
v0x26f0370_0 .net *"_ivl_2", 7 0, L_0x26f2510;  1 drivers
v0x26f0430_0 .net *"_ivl_4", 7 0, L_0x26f25b0;  1 drivers
v0x26f0510_0 .net *"_ivl_6", 7 0, L_0x26f2770;  1 drivers
v0x26f0640_0 .net *"_ivl_8", 7 0, L_0x2694720;  1 drivers
v0x26f0720_0 .net "areset", 0 0, L_0x267b680;  1 drivers
v0x26f07c0_0 .var "clk", 0 0;
v0x26f0860_0 .net "predict_history_dut", 6 0, v0x26ef520_0;  1 drivers
v0x26f09b0_0 .net "predict_history_ref", 6 0, L_0x26f2380;  1 drivers
v0x26f0a50_0 .net "predict_pc", 6 0, L_0x26f1610;  1 drivers
v0x26f0af0_0 .net "predict_taken_dut", 0 0, v0x26ef760_0;  1 drivers
v0x26f0b90_0 .net "predict_taken_ref", 0 0, L_0x26f21c0;  1 drivers
v0x26f0c30_0 .net "predict_valid", 0 0, v0x26ec900_0;  1 drivers
v0x26f0cd0_0 .var/2u "stats1", 223 0;
v0x26f0d70_0 .var/2u "strobe", 0 0;
v0x26f0e30_0 .net "tb_match", 0 0, L_0x26f2a20;  1 drivers
v0x26f0fe0_0 .net "tb_mismatch", 0 0, L_0x267b270;  1 drivers
v0x26f1080_0 .net "train_history", 6 0, L_0x26f1bc0;  1 drivers
v0x26f1140_0 .net "train_mispredicted", 0 0, L_0x26f1a60;  1 drivers
v0x26f11e0_0 .net "train_pc", 6 0, L_0x26f1d50;  1 drivers
v0x26f12a0_0 .net "train_taken", 0 0, L_0x26f1840;  1 drivers
v0x26f1340_0 .net "train_valid", 0 0, v0x26ed280_0;  1 drivers
v0x26f13e0_0 .net "wavedrom_enable", 0 0, v0x26ed350_0;  1 drivers
v0x26f1480_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x26ed3f0_0;  1 drivers
v0x26f1520_0 .net "wavedrom_title", 511 0, v0x26ed4d0_0;  1 drivers
L_0x26f2510 .concat [ 7 1 0 0], L_0x26f2380, L_0x26f21c0;
L_0x26f25b0 .concat [ 7 1 0 0], L_0x26f2380, L_0x26f21c0;
L_0x26f2770 .concat [ 7 1 0 0], v0x26ef520_0, v0x26ef760_0;
L_0x26f28b0 .concat [ 7 1 0 0], L_0x26f2380, L_0x26f21c0;
L_0x26f2a20 .cmp/eeq 8, L_0x26f2510, L_0x26c98e0;
S_0x267a5f0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x26c84c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x26c6db0 .param/l "LNT" 0 3 22, C4<01>;
P_0x26c6df0 .param/l "LT" 0 3 22, C4<10>;
P_0x26c6e30 .param/l "SNT" 0 3 22, C4<00>;
P_0x26c6e70 .param/l "ST" 0 3 22, C4<11>;
P_0x26c6eb0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x267bb60 .functor XOR 7, v0x26eaaa0_0, L_0x26f1610, C4<0000000>, C4<0000000>;
L_0x26a5a50 .functor XOR 7, L_0x26f1bc0, L_0x26f1d50, C4<0000000>, C4<0000000>;
v0x26b8380_0 .net *"_ivl_11", 0 0, L_0x26f20d0;  1 drivers
L_0x7f837cde01c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x26b8650_0 .net *"_ivl_12", 0 0, L_0x7f837cde01c8;  1 drivers
L_0x7f837cde0210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x267b2e0_0 .net *"_ivl_16", 6 0, L_0x7f837cde0210;  1 drivers
v0x267b520_0 .net *"_ivl_4", 1 0, L_0x26f1ee0;  1 drivers
v0x267b6f0_0 .net *"_ivl_6", 8 0, L_0x26f1fe0;  1 drivers
L_0x7f837cde0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x267bc50_0 .net *"_ivl_9", 1 0, L_0x7f837cde0180;  1 drivers
v0x26ea780_0 .net "areset", 0 0, L_0x267b680;  alias, 1 drivers
v0x26ea840_0 .net "clk", 0 0, v0x26f07c0_0;  1 drivers
v0x26ea900 .array "pht", 0 127, 1 0;
v0x26ea9c0_0 .net "predict_history", 6 0, L_0x26f2380;  alias, 1 drivers
v0x26eaaa0_0 .var "predict_history_r", 6 0;
v0x26eab80_0 .net "predict_index", 6 0, L_0x267bb60;  1 drivers
v0x26eac60_0 .net "predict_pc", 6 0, L_0x26f1610;  alias, 1 drivers
v0x26ead40_0 .net "predict_taken", 0 0, L_0x26f21c0;  alias, 1 drivers
v0x26eae00_0 .net "predict_valid", 0 0, v0x26ec900_0;  alias, 1 drivers
v0x26eaec0_0 .net "train_history", 6 0, L_0x26f1bc0;  alias, 1 drivers
v0x26eafa0_0 .net "train_index", 6 0, L_0x26a5a50;  1 drivers
v0x26eb080_0 .net "train_mispredicted", 0 0, L_0x26f1a60;  alias, 1 drivers
v0x26eb140_0 .net "train_pc", 6 0, L_0x26f1d50;  alias, 1 drivers
v0x26eb220_0 .net "train_taken", 0 0, L_0x26f1840;  alias, 1 drivers
v0x26eb2e0_0 .net "train_valid", 0 0, v0x26ed280_0;  alias, 1 drivers
E_0x268b3a0 .event posedge, v0x26ea780_0, v0x26ea840_0;
L_0x26f1ee0 .array/port v0x26ea900, L_0x26f1fe0;
L_0x26f1fe0 .concat [ 7 2 0 0], L_0x267bb60, L_0x7f837cde0180;
L_0x26f20d0 .part L_0x26f1ee0, 1, 1;
L_0x26f21c0 .functor MUXZ 1, L_0x7f837cde01c8, L_0x26f20d0, v0x26ec900_0, C4<>;
L_0x26f2380 .functor MUXZ 7, L_0x7f837cde0210, v0x26eaaa0_0, v0x26ec900_0, C4<>;
S_0x26809b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x267a5f0;
 .timescale -12 -12;
v0x26b7f60_0 .var/i "i", 31 0;
S_0x26eb500 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x26c84c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x26eb6b0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x267b680 .functor BUFZ 1, v0x26ec9d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f837cde00a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x26ec190_0 .net *"_ivl_10", 0 0, L_0x7f837cde00a8;  1 drivers
L_0x7f837cde00f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x26ec270_0 .net *"_ivl_14", 6 0, L_0x7f837cde00f0;  1 drivers
L_0x7f837cde0138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x26ec350_0 .net *"_ivl_18", 6 0, L_0x7f837cde0138;  1 drivers
L_0x7f837cde0018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x26ec410_0 .net *"_ivl_2", 6 0, L_0x7f837cde0018;  1 drivers
L_0x7f837cde0060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x26ec4f0_0 .net *"_ivl_6", 0 0, L_0x7f837cde0060;  1 drivers
v0x26ec620_0 .net "areset", 0 0, L_0x267b680;  alias, 1 drivers
v0x26ec6c0_0 .net "clk", 0 0, v0x26f07c0_0;  alias, 1 drivers
v0x26ec790_0 .net "predict_pc", 6 0, L_0x26f1610;  alias, 1 drivers
v0x26ec860_0 .var "predict_pc_r", 6 0;
v0x26ec900_0 .var "predict_valid", 0 0;
v0x26ec9d0_0 .var "reset", 0 0;
v0x26eca70_0 .net "tb_match", 0 0, L_0x26f2a20;  alias, 1 drivers
v0x26ecb30_0 .net "train_history", 6 0, L_0x26f1bc0;  alias, 1 drivers
v0x26ecc20_0 .var "train_history_r", 6 0;
v0x26ecce0_0 .net "train_mispredicted", 0 0, L_0x26f1a60;  alias, 1 drivers
v0x26ecdb0_0 .var "train_mispredicted_r", 0 0;
v0x26ece50_0 .net "train_pc", 6 0, L_0x26f1d50;  alias, 1 drivers
v0x26ed050_0 .var "train_pc_r", 6 0;
v0x26ed110_0 .net "train_taken", 0 0, L_0x26f1840;  alias, 1 drivers
v0x26ed1e0_0 .var "train_taken_r", 0 0;
v0x26ed280_0 .var "train_valid", 0 0;
v0x26ed350_0 .var "wavedrom_enable", 0 0;
v0x26ed3f0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x26ed4d0_0 .var "wavedrom_title", 511 0;
E_0x268a840/0 .event negedge, v0x26ea840_0;
E_0x268a840/1 .event posedge, v0x26ea840_0;
E_0x268a840 .event/or E_0x268a840/0, E_0x268a840/1;
L_0x26f1610 .functor MUXZ 7, L_0x7f837cde0018, v0x26ec860_0, v0x26ec900_0, C4<>;
L_0x26f1840 .functor MUXZ 1, L_0x7f837cde0060, v0x26ed1e0_0, v0x26ed280_0, C4<>;
L_0x26f1a60 .functor MUXZ 1, L_0x7f837cde00a8, v0x26ecdb0_0, v0x26ed280_0, C4<>;
L_0x26f1bc0 .functor MUXZ 7, L_0x7f837cde00f0, v0x26ecc20_0, v0x26ed280_0, C4<>;
L_0x26f1d50 .functor MUXZ 7, L_0x7f837cde0138, v0x26ed050_0, v0x26ed280_0, C4<>;
S_0x26eb770 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x26eb500;
 .timescale -12 -12;
v0x26eb9d0_0 .var/2u "arfail", 0 0;
v0x26ebab0_0 .var "async", 0 0;
v0x26ebb70_0 .var/2u "datafail", 0 0;
v0x26ebc10_0 .var/2u "srfail", 0 0;
E_0x268a5f0 .event posedge, v0x26ea840_0;
E_0x266d9f0 .event negedge, v0x26ea840_0;
TD_tb.stim1.reset_test ;
    %wait E_0x268a5f0;
    %wait E_0x268a5f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ec9d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x268a5f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x266d9f0;
    %load/vec4 v0x26eca70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x26ebb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ec9d0_0, 0;
    %wait E_0x268a5f0;
    %load/vec4 v0x26eca70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x26eb9d0_0, 0, 1;
    %wait E_0x268a5f0;
    %load/vec4 v0x26eca70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x26ebc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ec9d0_0, 0;
    %load/vec4 v0x26ebc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x26eb9d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x26ebab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x26ebb70_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x26ebab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x26ebcd0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x26eb500;
 .timescale -12 -12;
v0x26ebed0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26ebfb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x26eb500;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26ed750 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x26c84c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x26ee1a0_0 .net "areset", 0 0, L_0x267b680;  alias, 1 drivers
v0x26ee2b0_0 .net "clk", 0 0, v0x26f07c0_0;  alias, 1 drivers
v0x26ee3c0_0 .var "global_history", 6 0;
v0x26ee460 .array "pht", 0 127, 1 0;
v0x26ef520_0 .var "predict_history", 6 0;
v0x26ef650_0 .net "predict_pc", 6 0, L_0x26f1610;  alias, 1 drivers
v0x26ef760_0 .var "predict_taken", 0 0;
v0x26ef820_0 .net "predict_valid", 0 0, v0x26ec900_0;  alias, 1 drivers
v0x26ef910_0 .net "train_history", 6 0, L_0x26f1bc0;  alias, 1 drivers
v0x26ef9d0_0 .net "train_mispredicted", 0 0, L_0x26f1a60;  alias, 1 drivers
v0x26efac0_0 .net "train_pc", 6 0, L_0x26f1d50;  alias, 1 drivers
v0x26efbd0_0 .net "train_taken", 0 0, L_0x26f1840;  alias, 1 drivers
v0x26efcc0_0 .net "train_valid", 0 0, v0x26ed280_0;  alias, 1 drivers
v0x26ee460_0 .array/port v0x26ee460, 0;
E_0x26d0340/0 .event anyedge, v0x26eae00_0, v0x26ee3c0_0, v0x26eac60_0, v0x26ee460_0;
v0x26ee460_1 .array/port v0x26ee460, 1;
v0x26ee460_2 .array/port v0x26ee460, 2;
v0x26ee460_3 .array/port v0x26ee460, 3;
v0x26ee460_4 .array/port v0x26ee460, 4;
E_0x26d0340/1 .event anyedge, v0x26ee460_1, v0x26ee460_2, v0x26ee460_3, v0x26ee460_4;
v0x26ee460_5 .array/port v0x26ee460, 5;
v0x26ee460_6 .array/port v0x26ee460, 6;
v0x26ee460_7 .array/port v0x26ee460, 7;
v0x26ee460_8 .array/port v0x26ee460, 8;
E_0x26d0340/2 .event anyedge, v0x26ee460_5, v0x26ee460_6, v0x26ee460_7, v0x26ee460_8;
v0x26ee460_9 .array/port v0x26ee460, 9;
v0x26ee460_10 .array/port v0x26ee460, 10;
v0x26ee460_11 .array/port v0x26ee460, 11;
v0x26ee460_12 .array/port v0x26ee460, 12;
E_0x26d0340/3 .event anyedge, v0x26ee460_9, v0x26ee460_10, v0x26ee460_11, v0x26ee460_12;
v0x26ee460_13 .array/port v0x26ee460, 13;
v0x26ee460_14 .array/port v0x26ee460, 14;
v0x26ee460_15 .array/port v0x26ee460, 15;
v0x26ee460_16 .array/port v0x26ee460, 16;
E_0x26d0340/4 .event anyedge, v0x26ee460_13, v0x26ee460_14, v0x26ee460_15, v0x26ee460_16;
v0x26ee460_17 .array/port v0x26ee460, 17;
v0x26ee460_18 .array/port v0x26ee460, 18;
v0x26ee460_19 .array/port v0x26ee460, 19;
v0x26ee460_20 .array/port v0x26ee460, 20;
E_0x26d0340/5 .event anyedge, v0x26ee460_17, v0x26ee460_18, v0x26ee460_19, v0x26ee460_20;
v0x26ee460_21 .array/port v0x26ee460, 21;
v0x26ee460_22 .array/port v0x26ee460, 22;
v0x26ee460_23 .array/port v0x26ee460, 23;
v0x26ee460_24 .array/port v0x26ee460, 24;
E_0x26d0340/6 .event anyedge, v0x26ee460_21, v0x26ee460_22, v0x26ee460_23, v0x26ee460_24;
v0x26ee460_25 .array/port v0x26ee460, 25;
v0x26ee460_26 .array/port v0x26ee460, 26;
v0x26ee460_27 .array/port v0x26ee460, 27;
v0x26ee460_28 .array/port v0x26ee460, 28;
E_0x26d0340/7 .event anyedge, v0x26ee460_25, v0x26ee460_26, v0x26ee460_27, v0x26ee460_28;
v0x26ee460_29 .array/port v0x26ee460, 29;
v0x26ee460_30 .array/port v0x26ee460, 30;
v0x26ee460_31 .array/port v0x26ee460, 31;
v0x26ee460_32 .array/port v0x26ee460, 32;
E_0x26d0340/8 .event anyedge, v0x26ee460_29, v0x26ee460_30, v0x26ee460_31, v0x26ee460_32;
v0x26ee460_33 .array/port v0x26ee460, 33;
v0x26ee460_34 .array/port v0x26ee460, 34;
v0x26ee460_35 .array/port v0x26ee460, 35;
v0x26ee460_36 .array/port v0x26ee460, 36;
E_0x26d0340/9 .event anyedge, v0x26ee460_33, v0x26ee460_34, v0x26ee460_35, v0x26ee460_36;
v0x26ee460_37 .array/port v0x26ee460, 37;
v0x26ee460_38 .array/port v0x26ee460, 38;
v0x26ee460_39 .array/port v0x26ee460, 39;
v0x26ee460_40 .array/port v0x26ee460, 40;
E_0x26d0340/10 .event anyedge, v0x26ee460_37, v0x26ee460_38, v0x26ee460_39, v0x26ee460_40;
v0x26ee460_41 .array/port v0x26ee460, 41;
v0x26ee460_42 .array/port v0x26ee460, 42;
v0x26ee460_43 .array/port v0x26ee460, 43;
v0x26ee460_44 .array/port v0x26ee460, 44;
E_0x26d0340/11 .event anyedge, v0x26ee460_41, v0x26ee460_42, v0x26ee460_43, v0x26ee460_44;
v0x26ee460_45 .array/port v0x26ee460, 45;
v0x26ee460_46 .array/port v0x26ee460, 46;
v0x26ee460_47 .array/port v0x26ee460, 47;
v0x26ee460_48 .array/port v0x26ee460, 48;
E_0x26d0340/12 .event anyedge, v0x26ee460_45, v0x26ee460_46, v0x26ee460_47, v0x26ee460_48;
v0x26ee460_49 .array/port v0x26ee460, 49;
v0x26ee460_50 .array/port v0x26ee460, 50;
v0x26ee460_51 .array/port v0x26ee460, 51;
v0x26ee460_52 .array/port v0x26ee460, 52;
E_0x26d0340/13 .event anyedge, v0x26ee460_49, v0x26ee460_50, v0x26ee460_51, v0x26ee460_52;
v0x26ee460_53 .array/port v0x26ee460, 53;
v0x26ee460_54 .array/port v0x26ee460, 54;
v0x26ee460_55 .array/port v0x26ee460, 55;
v0x26ee460_56 .array/port v0x26ee460, 56;
E_0x26d0340/14 .event anyedge, v0x26ee460_53, v0x26ee460_54, v0x26ee460_55, v0x26ee460_56;
v0x26ee460_57 .array/port v0x26ee460, 57;
v0x26ee460_58 .array/port v0x26ee460, 58;
v0x26ee460_59 .array/port v0x26ee460, 59;
v0x26ee460_60 .array/port v0x26ee460, 60;
E_0x26d0340/15 .event anyedge, v0x26ee460_57, v0x26ee460_58, v0x26ee460_59, v0x26ee460_60;
v0x26ee460_61 .array/port v0x26ee460, 61;
v0x26ee460_62 .array/port v0x26ee460, 62;
v0x26ee460_63 .array/port v0x26ee460, 63;
v0x26ee460_64 .array/port v0x26ee460, 64;
E_0x26d0340/16 .event anyedge, v0x26ee460_61, v0x26ee460_62, v0x26ee460_63, v0x26ee460_64;
v0x26ee460_65 .array/port v0x26ee460, 65;
v0x26ee460_66 .array/port v0x26ee460, 66;
v0x26ee460_67 .array/port v0x26ee460, 67;
v0x26ee460_68 .array/port v0x26ee460, 68;
E_0x26d0340/17 .event anyedge, v0x26ee460_65, v0x26ee460_66, v0x26ee460_67, v0x26ee460_68;
v0x26ee460_69 .array/port v0x26ee460, 69;
v0x26ee460_70 .array/port v0x26ee460, 70;
v0x26ee460_71 .array/port v0x26ee460, 71;
v0x26ee460_72 .array/port v0x26ee460, 72;
E_0x26d0340/18 .event anyedge, v0x26ee460_69, v0x26ee460_70, v0x26ee460_71, v0x26ee460_72;
v0x26ee460_73 .array/port v0x26ee460, 73;
v0x26ee460_74 .array/port v0x26ee460, 74;
v0x26ee460_75 .array/port v0x26ee460, 75;
v0x26ee460_76 .array/port v0x26ee460, 76;
E_0x26d0340/19 .event anyedge, v0x26ee460_73, v0x26ee460_74, v0x26ee460_75, v0x26ee460_76;
v0x26ee460_77 .array/port v0x26ee460, 77;
v0x26ee460_78 .array/port v0x26ee460, 78;
v0x26ee460_79 .array/port v0x26ee460, 79;
v0x26ee460_80 .array/port v0x26ee460, 80;
E_0x26d0340/20 .event anyedge, v0x26ee460_77, v0x26ee460_78, v0x26ee460_79, v0x26ee460_80;
v0x26ee460_81 .array/port v0x26ee460, 81;
v0x26ee460_82 .array/port v0x26ee460, 82;
v0x26ee460_83 .array/port v0x26ee460, 83;
v0x26ee460_84 .array/port v0x26ee460, 84;
E_0x26d0340/21 .event anyedge, v0x26ee460_81, v0x26ee460_82, v0x26ee460_83, v0x26ee460_84;
v0x26ee460_85 .array/port v0x26ee460, 85;
v0x26ee460_86 .array/port v0x26ee460, 86;
v0x26ee460_87 .array/port v0x26ee460, 87;
v0x26ee460_88 .array/port v0x26ee460, 88;
E_0x26d0340/22 .event anyedge, v0x26ee460_85, v0x26ee460_86, v0x26ee460_87, v0x26ee460_88;
v0x26ee460_89 .array/port v0x26ee460, 89;
v0x26ee460_90 .array/port v0x26ee460, 90;
v0x26ee460_91 .array/port v0x26ee460, 91;
v0x26ee460_92 .array/port v0x26ee460, 92;
E_0x26d0340/23 .event anyedge, v0x26ee460_89, v0x26ee460_90, v0x26ee460_91, v0x26ee460_92;
v0x26ee460_93 .array/port v0x26ee460, 93;
v0x26ee460_94 .array/port v0x26ee460, 94;
v0x26ee460_95 .array/port v0x26ee460, 95;
v0x26ee460_96 .array/port v0x26ee460, 96;
E_0x26d0340/24 .event anyedge, v0x26ee460_93, v0x26ee460_94, v0x26ee460_95, v0x26ee460_96;
v0x26ee460_97 .array/port v0x26ee460, 97;
v0x26ee460_98 .array/port v0x26ee460, 98;
v0x26ee460_99 .array/port v0x26ee460, 99;
v0x26ee460_100 .array/port v0x26ee460, 100;
E_0x26d0340/25 .event anyedge, v0x26ee460_97, v0x26ee460_98, v0x26ee460_99, v0x26ee460_100;
v0x26ee460_101 .array/port v0x26ee460, 101;
v0x26ee460_102 .array/port v0x26ee460, 102;
v0x26ee460_103 .array/port v0x26ee460, 103;
v0x26ee460_104 .array/port v0x26ee460, 104;
E_0x26d0340/26 .event anyedge, v0x26ee460_101, v0x26ee460_102, v0x26ee460_103, v0x26ee460_104;
v0x26ee460_105 .array/port v0x26ee460, 105;
v0x26ee460_106 .array/port v0x26ee460, 106;
v0x26ee460_107 .array/port v0x26ee460, 107;
v0x26ee460_108 .array/port v0x26ee460, 108;
E_0x26d0340/27 .event anyedge, v0x26ee460_105, v0x26ee460_106, v0x26ee460_107, v0x26ee460_108;
v0x26ee460_109 .array/port v0x26ee460, 109;
v0x26ee460_110 .array/port v0x26ee460, 110;
v0x26ee460_111 .array/port v0x26ee460, 111;
v0x26ee460_112 .array/port v0x26ee460, 112;
E_0x26d0340/28 .event anyedge, v0x26ee460_109, v0x26ee460_110, v0x26ee460_111, v0x26ee460_112;
v0x26ee460_113 .array/port v0x26ee460, 113;
v0x26ee460_114 .array/port v0x26ee460, 114;
v0x26ee460_115 .array/port v0x26ee460, 115;
v0x26ee460_116 .array/port v0x26ee460, 116;
E_0x26d0340/29 .event anyedge, v0x26ee460_113, v0x26ee460_114, v0x26ee460_115, v0x26ee460_116;
v0x26ee460_117 .array/port v0x26ee460, 117;
v0x26ee460_118 .array/port v0x26ee460, 118;
v0x26ee460_119 .array/port v0x26ee460, 119;
v0x26ee460_120 .array/port v0x26ee460, 120;
E_0x26d0340/30 .event anyedge, v0x26ee460_117, v0x26ee460_118, v0x26ee460_119, v0x26ee460_120;
v0x26ee460_121 .array/port v0x26ee460, 121;
v0x26ee460_122 .array/port v0x26ee460, 122;
v0x26ee460_123 .array/port v0x26ee460, 123;
v0x26ee460_124 .array/port v0x26ee460, 124;
E_0x26d0340/31 .event anyedge, v0x26ee460_121, v0x26ee460_122, v0x26ee460_123, v0x26ee460_124;
v0x26ee460_125 .array/port v0x26ee460, 125;
v0x26ee460_126 .array/port v0x26ee460, 126;
v0x26ee460_127 .array/port v0x26ee460, 127;
E_0x26d0340/32 .event anyedge, v0x26ee460_125, v0x26ee460_126, v0x26ee460_127;
E_0x26d0340 .event/or E_0x26d0340/0, E_0x26d0340/1, E_0x26d0340/2, E_0x26d0340/3, E_0x26d0340/4, E_0x26d0340/5, E_0x26d0340/6, E_0x26d0340/7, E_0x26d0340/8, E_0x26d0340/9, E_0x26d0340/10, E_0x26d0340/11, E_0x26d0340/12, E_0x26d0340/13, E_0x26d0340/14, E_0x26d0340/15, E_0x26d0340/16, E_0x26d0340/17, E_0x26d0340/18, E_0x26d0340/19, E_0x26d0340/20, E_0x26d0340/21, E_0x26d0340/22, E_0x26d0340/23, E_0x26d0340/24, E_0x26d0340/25, E_0x26d0340/26, E_0x26d0340/27, E_0x26d0340/28, E_0x26d0340/29, E_0x26d0340/30, E_0x26d0340/31, E_0x26d0340/32;
S_0x26edea0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 41, 4 41 0, S_0x26ed750;
 .timescale 0 0;
v0x26ee0a0_0 .var/2s "i", 31 0;
S_0x26eff70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x26c84c0;
 .timescale -12 -12;
E_0x26d0630 .event anyedge, v0x26f0d70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26f0d70_0;
    %nor/r;
    %assign/vec4 v0x26f0d70_0, 0;
    %wait E_0x26d0630;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26eb500;
T_4 ;
    %wait E_0x268a5f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ec9d0_0, 0;
    %wait E_0x268a5f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ec9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ec900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ecdb0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x26ecc20_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x26ed050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ed1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ed280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ec900_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x26ec860_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ebab0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x26eb770;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x26ebfb0;
    %join;
    %wait E_0x268a5f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ec9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ec900_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x26ec860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ec900_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x26ecc20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x26ed050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ed1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ed280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ecdb0_0, 0;
    %wait E_0x266d9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ec9d0_0, 0;
    %wait E_0x268a5f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ed280_0, 0;
    %wait E_0x268a5f0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x26ecc20_0, 0;
    %wait E_0x268a5f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ed280_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x268a5f0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x26ecc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ed1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ed280_0, 0;
    %wait E_0x268a5f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ed280_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x268a5f0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x26ebfb0;
    %join;
    %wait E_0x268a5f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ec9d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x26ec860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ec900_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x26ecc20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x26ed050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ed1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ed280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ecdb0_0, 0;
    %wait E_0x266d9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ec9d0_0, 0;
    %wait E_0x268a5f0;
    %wait E_0x268a5f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ed280_0, 0;
    %wait E_0x268a5f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ed280_0, 0;
    %wait E_0x268a5f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ed280_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x26ecc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ed1e0_0, 0;
    %wait E_0x268a5f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ed280_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x268a5f0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x26ecc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ed1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ed280_0, 0;
    %wait E_0x268a5f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ed280_0, 0;
    %wait E_0x268a5f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ed280_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x26ecc20_0, 0;
    %wait E_0x268a5f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ed280_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x268a5f0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x26ebfb0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x268a840;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x26ed280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ed1e0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x26ed050_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x26ec860_0, 0;
    %assign/vec4 v0x26ec900_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x26ecc20_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x26ecdb0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x267a5f0;
T_5 ;
    %wait E_0x268b3a0;
    %load/vec4 v0x26ea780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x26809b0;
    %jmp t_0;
    .scope S_0x26809b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26b7f60_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x26b7f60_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x26b7f60_0;
    %store/vec4a v0x26ea900, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x26b7f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x26b7f60_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x267a5f0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x26eaaa0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x26eae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x26eaaa0_0;
    %load/vec4 v0x26ead40_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x26eaaa0_0, 0;
T_5.5 ;
    %load/vec4 v0x26eb2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x26eafa0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26ea900, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x26eb220_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x26eafa0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26ea900, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x26eafa0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26ea900, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x26eafa0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26ea900, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x26eb220_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x26eafa0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26ea900, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x26eafa0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26ea900, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x26eb080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x26eaec0_0;
    %load/vec4 v0x26eb220_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x26eaaa0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x26ed750;
T_6 ;
    %wait E_0x26d0340;
    %load/vec4 v0x26ef820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x26ee3c0_0;
    %store/vec4 v0x26ef520_0, 0, 7;
    %load/vec4 v0x26ef650_0;
    %load/vec4 v0x26ee3c0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26ee460, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x26ef760_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ef760_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x26ef520_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x26ed750;
T_7 ;
    %wait E_0x268b3a0;
    %load/vec4 v0x26ee1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x26ee3c0_0, 0;
    %fork t_3, S_0x26edea0;
    %jmp t_2;
    .scope S_0x26edea0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26ee0a0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x26ee0a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x26ee0a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26ee460, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26ee0a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x26ee0a0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x26ed750;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x26efcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x26efbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x26efac0_0;
    %load/vec4 v0x26ef910_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26ee460, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x26efac0_0;
    %load/vec4 v0x26ef910_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26ee460, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x26efac0_0;
    %load/vec4 v0x26ef910_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26ee460, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x26efac0_0;
    %load/vec4 v0x26ef910_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26ee460, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x26efac0_0;
    %load/vec4 v0x26ef910_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26ee460, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x26efac0_0;
    %load/vec4 v0x26ef910_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26ee460, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x26ef9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x26ef910_0;
    %assign/vec4 v0x26ee3c0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x26ee3c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x26efbd0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x26ee3c0_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x26c84c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f07c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f0d70_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x26c84c0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x26f07c0_0;
    %inv;
    %store/vec4 v0x26f07c0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x26c84c0;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26ec6c0_0, v0x26f0fe0_0, v0x26f07c0_0, v0x26f0720_0, v0x26f0c30_0, v0x26f0a50_0, v0x26f1340_0, v0x26f12a0_0, v0x26f1140_0, v0x26f1080_0, v0x26f11e0_0, v0x26f0b90_0, v0x26f0af0_0, v0x26f09b0_0, v0x26f0860_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x26c84c0;
T_11 ;
    %load/vec4 v0x26f0cd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x26f0cd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26f0cd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x26f0cd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x26f0cd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26f0cd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x26f0cd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26f0cd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26f0cd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26f0cd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x26c84c0;
T_12 ;
    %wait E_0x268a840;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26f0cd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f0cd0_0, 4, 32;
    %load/vec4 v0x26f0e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x26f0cd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f0cd0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26f0cd0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f0cd0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x26f0b90_0;
    %load/vec4 v0x26f0b90_0;
    %load/vec4 v0x26f0af0_0;
    %xor;
    %load/vec4 v0x26f0b90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x26f0cd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f0cd0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x26f0cd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f0cd0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x26f09b0_0;
    %load/vec4 v0x26f09b0_0;
    %load/vec4 v0x26f0860_0;
    %xor;
    %load/vec4 v0x26f09b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x26f0cd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f0cd0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x26f0cd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f0cd0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/gshare/iter0/response0/top_module.sv";
