{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509136901719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509136901767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 22:41:41 2017 " "Processing started: Fri Oct 27 22:41:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509136901767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136901767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c neo430_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c neo430_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136901768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509136902311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509136902311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_wdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_wdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_wdt-neo430_wdt_rtl " "Found design unit 1: neo430_wdt-neo430_wdt_rtl" {  } { { "../rtl/core/neo430_wdt.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_wdt.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923104 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_wdt " "Found entity 1: neo430_wdt" {  } { { "../rtl/core/neo430_wdt.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_wdt.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_wb_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_wb_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_wb_interface-neo430_wb_interface_rtl " "Found design unit 1: neo430_wb_interface-neo430_wb_interface_rtl" {  } { { "../rtl/core/neo430_wb_interface.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_wb_interface.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923113 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_wb_interface " "Found entity 1: neo430_wb_interface" {  } { { "../rtl/core/neo430_wb_interface.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_wb_interface.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_usart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_usart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_usart-neo430_usart_rtl " "Found design unit 1: neo430_usart-neo430_usart_rtl" {  } { { "../rtl/core/neo430_usart.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_usart.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923115 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_usart " "Found entity 1: neo430_usart" {  } { { "../rtl/core/neo430_usart.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_usart.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_top-neo430_top_rtl " "Found design unit 1: neo430_top-neo430_top_rtl" {  } { { "../rtl/core/neo430_top.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923117 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_top " "Found entity 1: neo430_top" {  } { { "../rtl/core/neo430_top.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_timer-neo430_timer_rtl " "Found design unit 1: neo430_timer-neo430_timer_rtl" {  } { { "../rtl/core/neo430_timer.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_timer.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923118 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_timer " "Found entity 1: neo430_timer" {  } { { "../rtl/core/neo430_timer.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_timer.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_sysconfig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_sysconfig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_sysconfig-neo430_sysconfig_rtl " "Found design unit 1: neo430_sysconfig-neo430_sysconfig_rtl" {  } { { "../rtl/core/neo430_sysconfig.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_sysconfig.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923119 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_sysconfig " "Found entity 1: neo430_sysconfig" {  } { { "../rtl/core/neo430_sysconfig.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_sysconfig.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_reg_file-neo430_reg_file_rtl " "Found design unit 1: neo430_reg_file-neo430_reg_file_rtl" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923120 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_reg_file " "Found entity 1: neo430_reg_file" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_package " "Found design unit 1: neo430_package" {  } { { "../rtl/core/neo430_package.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_package.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923123 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neo430_package-body " "Found design unit 2: neo430_package-body" {  } { { "../rtl/core/neo430_package.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_package.vhd" 585 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_imem-neo430_imem_rtl " "Found design unit 1: neo430_imem-neo430_imem_rtl" {  } { { "../rtl/core/neo430_imem.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_imem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923124 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_imem " "Found entity 1: neo430_imem" {  } { { "../rtl/core/neo430_imem.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_imem.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_gpio-neo430_gpio_rtl " "Found design unit 1: neo430_gpio-neo430_gpio_rtl" {  } { { "../rtl/core/neo430_gpio.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_gpio.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923125 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_gpio " "Found entity 1: neo430_gpio" {  } { { "../rtl/core/neo430_gpio.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_gpio.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_dmem-neo430_dmem_rtl " "Found design unit 1: neo430_dmem-neo430_dmem_rtl" {  } { { "../rtl/core/neo430_dmem.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_dmem.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923126 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_dmem " "Found entity 1: neo430_dmem" {  } { { "../rtl/core/neo430_dmem.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_dmem.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_cpu-neo430_cpu_rtl " "Found design unit 1: neo430_cpu-neo430_cpu_rtl" {  } { { "../rtl/core/neo430_cpu.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923127 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_cpu " "Found entity 1: neo430_cpu" {  } { { "../rtl/core/neo430_cpu.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_control-neo430_control_rtl " "Found design unit 1: neo430_control-neo430_control_rtl" {  } { { "../rtl/core/neo430_control.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_control.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923130 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_control " "Found entity 1: neo430_control" {  } { { "../rtl/core/neo430_control.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_control.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cfu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_cfu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_cfu-neo430_cfu_rtl " "Found design unit 1: neo430_cfu-neo430_cfu_rtl" {  } { { "../rtl/core/neo430_cfu.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cfu.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923131 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_cfu " "Found entity 1: neo430_cfu" {  } { { "../rtl/core/neo430_cfu.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cfu.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_bootloader_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_bootloader_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_bootloader_image " "Found design unit 1: neo430_bootloader_image" {  } { { "../rtl/core/neo430_bootloader_image.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_bootloader_image.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_boot_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_boot_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_boot_rom-neo430_boot_rom_rtl " "Found design unit 1: neo430_boot_rom-neo430_boot_rom_rtl" {  } { { "../rtl/core/neo430_boot_rom.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_boot_rom.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923134 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_boot_rom " "Found entity 1: neo430_boot_rom" {  } { { "../rtl/core/neo430_boot_rom.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_boot_rom.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_application_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_application_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_application_image " "Found design unit 1: neo430_application_image" {  } { { "../rtl/core/neo430_application_image.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_application_image.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_alu-neo430_alu_rtl " "Found design unit 1: neo430_alu-neo430_alu_rtl" {  } { { "../rtl/core/neo430_alu.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_alu.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923137 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_alu " "Found entity 1: neo430_alu" {  } { { "../rtl/core/neo430_alu.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_alu.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_addr_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_addr_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_addr_gen-neo430_addr_gen_rtl " "Found design unit 1: neo430_addr_gen-neo430_addr_gen_rtl" {  } { { "../rtl/core/neo430_addr_gen.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_addr_gen.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923138 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_addr_gen " "Found entity 1: neo430_addr_gen" {  } { { "../rtl/core/neo430_addr_gen.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_addr_gen.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/top_templates/neo430_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/top_templates/neo430_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_test-neo430_test_rtl " "Found design unit 1: neo430_test-neo430_test_rtl" {  } { { "../rtl/top_templates/neo430_test.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/top_templates/neo430_test.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923139 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_test " "Found entity 1: neo430_test" {  } { { "../rtl/top_templates/neo430_test.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/top_templates/neo430_test.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136923139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neo430_test " "Elaborating entity \"neo430_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509136923379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_top neo430_top:neo430_top_test_inst " "Elaborating entity \"neo430_top\" for hierarchy \"neo430_top:neo430_top_test_inst\"" {  } { { "../rtl/top_templates/neo430_test.vhd" "neo430_top_test_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/top_templates/neo430_test.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136923383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_cpu neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst " "Elaborating entity \"neo430_cpu\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "neo430_cpu_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136923394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_control neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_control:neo430_control_inst " "Elaborating entity \"neo430_control\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_control:neo430_control_inst\"" {  } { { "../rtl/core/neo430_cpu.vhd" "neo430_control_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136923396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_reg_file neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst " "Elaborating entity \"neo430_reg_file\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\"" {  } { { "../rtl/core/neo430_cpu.vhd" "neo430_reg_file_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136923402 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sreg neo430_reg_file.vhd(91) " "VHDL Process Statement warning at neo430_reg_file.vhd(91): inferring latch(es) for signal or variable \"sreg\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509136923404 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sreg\[5\] neo430_reg_file.vhd(91) " "Inferred latch for \"sreg\[5\]\" at neo430_reg_file.vhd(91)" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923404 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sreg\[6\] neo430_reg_file.vhd(91) " "Inferred latch for \"sreg\[6\]\" at neo430_reg_file.vhd(91)" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923404 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sreg\[7\] neo430_reg_file.vhd(91) " "Inferred latch for \"sreg\[7\]\" at neo430_reg_file.vhd(91)" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923404 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sreg\[9\] neo430_reg_file.vhd(91) " "Inferred latch for \"sreg\[9\]\" at neo430_reg_file.vhd(91)" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923405 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sreg\[10\] neo430_reg_file.vhd(91) " "Inferred latch for \"sreg\[10\]\" at neo430_reg_file.vhd(91)" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923405 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sreg\[11\] neo430_reg_file.vhd(91) " "Inferred latch for \"sreg\[11\]\" at neo430_reg_file.vhd(91)" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923405 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sreg\[12\] neo430_reg_file.vhd(91) " "Inferred latch for \"sreg\[12\]\" at neo430_reg_file.vhd(91)" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923405 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sreg\[13\] neo430_reg_file.vhd(91) " "Inferred latch for \"sreg\[13\]\" at neo430_reg_file.vhd(91)" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136923405 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_alu neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_alu:neo430_alu_inst " "Elaborating entity \"neo430_alu\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_alu:neo430_alu_inst\"" {  } { { "../rtl/core/neo430_cpu.vhd" "neo430_alu_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136923407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_addr_gen neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_addr_gen:neo430_addr_gen_inst " "Elaborating entity \"neo430_addr_gen\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_addr_gen:neo430_addr_gen_inst\"" {  } { { "../rtl/core/neo430_cpu.vhd" "neo430_addr_gen_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136923412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_imem neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst " "Elaborating entity \"neo430_imem\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "neo430_imem_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136923415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_dmem neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst " "Elaborating entity \"neo430_dmem\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "neo430_dmem_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136923419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\|altsyncram:dmem_file\[0\]\[15\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\|altsyncram:dmem_file\[0\]\[15\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136924250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\|altsyncram:dmem_file\[0\]\[15\]__1 " "Elaborated megafunction instantiation \"neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\|altsyncram:dmem_file\[0\]\[15\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136924251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\|altsyncram:dmem_file\[0\]\[15\]__1 " "Instantiated megafunction \"neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\|altsyncram:dmem_file\[0\]\[15\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136924251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136924251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136924251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136924251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136924251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136924251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136924251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136924251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136924251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136924251 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509136924251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1f81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1f81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1f81 " "Found entity 1: altsyncram_1f81" {  } { { "db/altsyncram_1f81.tdf" "" { Text "/home/greblus/fpga_fun/neo430/neo/db/altsyncram_1f81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136924407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136924407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1f81 neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\|altsyncram:dmem_file\[0\]\[15\]__1\|altsyncram_1f81:auto_generated " "Elaborating entity \"altsyncram_1f81\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\|altsyncram:dmem_file\[0\]\[15\]__1\|altsyncram_1f81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136924408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_boot_rom neo430_top:neo430_top_test_inst\|neo430_boot_rom:\\neo430_boot_rom_inst_true:neo430_boot_rom_inst " "Elaborating entity \"neo430_boot_rom\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_boot_rom:\\neo430_boot_rom_inst_true:neo430_boot_rom_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "\\neo430_boot_rom_inst_true:neo430_boot_rom_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136924440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_wb_interface neo430_top:neo430_top_test_inst\|neo430_wb_interface:\\neo430_wb32_if_inst_true:neo430_wb32_inst " "Elaborating entity \"neo430_wb_interface\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_wb_interface:\\neo430_wb32_if_inst_true:neo430_wb32_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "\\neo430_wb32_if_inst_true:neo430_wb32_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136924447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_usart neo430_top:neo430_top_test_inst\|neo430_usart:\\neo430_usart_inst_true:neo430_usart_inst " "Elaborating entity \"neo430_usart\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_usart:\\neo430_usart_inst_true:neo430_usart_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "\\neo430_usart_inst_true:neo430_usart_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136924450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_gpio neo430_top:neo430_top_test_inst\|neo430_gpio:\\neo430_gpio_inst_true:neo430_gpio_inst " "Elaborating entity \"neo430_gpio\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_gpio:\\neo430_gpio_inst_true:neo430_gpio_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "\\neo430_gpio_inst_true:neo430_gpio_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136924454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_timer neo430_top:neo430_top_test_inst\|neo430_timer:\\neo430_timer_inst_true:neo430_timer_inst " "Elaborating entity \"neo430_timer\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_timer:\\neo430_timer_inst_true:neo430_timer_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "\\neo430_timer_inst_true:neo430_timer_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136924462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_wdt neo430_top:neo430_top_test_inst\|neo430_wdt:\\neo430_wdt_inst_true:neo430_wdt_inst " "Elaborating entity \"neo430_wdt\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_wdt:\\neo430_wdt_inst_true:neo430_wdt_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "\\neo430_wdt_inst_true:neo430_wdt_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136924464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_sysconfig neo430_top:neo430_top_test_inst\|neo430_sysconfig:neo430_sysconfig_inst " "Elaborating entity \"neo430_sysconfig\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_sysconfig:neo430_sysconfig_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "neo430_sysconfig_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136924466 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\|reg_file_rtl_0 " "Inferred RAM node \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\|reg_file_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1509136927661 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "neo430_top:neo430_top_test_inst\|neo430_sysconfig:neo430_sysconfig_inst\|irqvec_mem " "RAM logic \"neo430_top:neo430_top_test_inst\|neo430_sysconfig:neo430_sysconfig_inst\|irqvec_mem\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/core/neo430_sysconfig.vhd" "irqvec_mem" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_sysconfig.vhd" 90 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1509136927681 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1509136927681 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\|reg_file_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\|reg_file_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|imem_file_h_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|imem_file_h_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/neo430_test.ram1_neo430_imem_ca1e2f00.hdl.mif " "Parameter INIT_FILE set to db/neo430_test.ram1_neo430_imem_ca1e2f00.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|imem_file_l_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|imem_file_l_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/neo430_test.ram0_neo430_imem_ca1e2f00.hdl.mif " "Parameter INIT_FILE set to db/neo430_test.ram0_neo430_imem_ca1e2f00.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "neo430_top:neo430_top_test_inst\|neo430_boot_rom:\\neo430_boot_rom_inst_true:neo430_boot_rom_inst\|Mux15_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neo430_top:neo430_top_test_inst\|neo430_boot_rom:\\neo430_boot_rom_inst_true:neo430_boot_rom_inst\|Mux15_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE test.neo430_test0.rtl.mif " "Parameter INIT_FILE set to test.neo430_test0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136928605 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509136928605 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1509136928605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\|altsyncram:reg_file_rtl_0 " "Elaborated megafunction instantiation \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\|altsyncram:reg_file_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136928641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\|altsyncram:reg_file_rtl_0 " "Instantiated megafunction \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\|altsyncram:reg_file_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928641 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509136928641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_scc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_scc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_scc1 " "Found entity 1: altsyncram_scc1" {  } { { "db/altsyncram_scc1.tdf" "" { Text "/home/greblus/fpga_fun/neo430/neo/db/altsyncram_scc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136928706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136928706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|altsyncram:imem_file_h_rtl_0 " "Elaborated megafunction instantiation \"neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|altsyncram:imem_file_h_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136928716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|altsyncram:imem_file_h_rtl_0 " "Instantiated megafunction \"neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|altsyncram:imem_file_h_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/neo430_test.ram1_neo430_imem_ca1e2f00.hdl.mif " "Parameter \"INIT_FILE\" = \"db/neo430_test.ram1_neo430_imem_ca1e2f00.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928716 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509136928716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ql91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ql91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ql91 " "Found entity 1: altsyncram_ql91" {  } { { "db/altsyncram_ql91.tdf" "" { Text "/home/greblus/fpga_fun/neo430/neo/db/altsyncram_ql91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136928777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136928777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|altsyncram:imem_file_l_rtl_0 " "Elaborated megafunction instantiation \"neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|altsyncram:imem_file_l_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136928787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|altsyncram:imem_file_l_rtl_0 " "Instantiated megafunction \"neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|altsyncram:imem_file_l_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/neo430_test.ram0_neo430_imem_ca1e2f00.hdl.mif " "Parameter \"INIT_FILE\" = \"db/neo430_test.ram0_neo430_imem_ca1e2f00.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928787 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509136928787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pl91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pl91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pl91 " "Found entity 1: altsyncram_pl91" {  } { { "db/altsyncram_pl91.tdf" "" { Text "/home/greblus/fpga_fun/neo430/neo/db/altsyncram_pl91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136928850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136928850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neo430_top:neo430_top_test_inst\|neo430_boot_rom:\\neo430_boot_rom_inst_true:neo430_boot_rom_inst\|altsyncram:Mux15_rtl_0 " "Elaborated megafunction instantiation \"neo430_top:neo430_top_test_inst\|neo430_boot_rom:\\neo430_boot_rom_inst_true:neo430_boot_rom_inst\|altsyncram:Mux15_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136928859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neo430_top:neo430_top_test_inst\|neo430_boot_rom:\\neo430_boot_rom_inst_true:neo430_boot_rom_inst\|altsyncram:Mux15_rtl_0 " "Instantiated megafunction \"neo430_top:neo430_top_test_inst\|neo430_boot_rom:\\neo430_boot_rom_inst_true:neo430_boot_rom_inst\|altsyncram:Mux15_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE test.neo430_test0.rtl.mif " "Parameter \"INIT_FILE\" = \"test.neo430_test0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136928859 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509136928859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gmv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gmv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gmv " "Found entity 1: altsyncram_gmv" {  } { { "db/altsyncram_gmv.tdf" "" { Text "/home/greblus/fpga_fun/neo430/neo/db/altsyncram_gmv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136928926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136928926 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/core/neo430_wdt.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_wdt.vhd" 105 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1509136929661 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1509136929662 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509136930836 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509136935427 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136935427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1428 " "Implemented 1428 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509136936414 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509136936414 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1344 " "Implemented 1344 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509136936414 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1509136936414 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509136936414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1047 " "Peak virtual memory: 1047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509136936437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 22:42:16 2017 " "Processing ended: Fri Oct 27 22:42:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509136936437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509136936437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509136936437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136936437 ""}
