DECL|ACKEE|member|uint32_t ACKEE:1; /**< bit: 29 Acknowledge Error Interrupt Enable */
DECL|ACKEL|member|uint32_t ACKEL:1; /**< bit: 29 Acknowledge Error Interrupt Line */
DECL|ACKE|member|uint32_t ACKE:1; /**< bit: 29 Acknowledge Error */
DECL|ACT|member|uint32_t ACT:2; /**< bit: 3..4 Activity */
DECL|ANFE|member|uint32_t ANFE:2; /**< bit: 2..3 Accept Non-matching Frames Extended */
DECL|ANFS|member|uint32_t ANFS:2; /**< bit: 4..5 Accept Non-matching Frames Standard */
DECL|AR0|member|uint32_t AR0:1; /**< bit: 0 Add Request for Transmit Buffer 0 */
DECL|AR10|member|uint32_t AR10:1; /**< bit: 10 Add Request for Transmit Buffer 10 */
DECL|AR11|member|uint32_t AR11:1; /**< bit: 11 Add Request for Transmit Buffer 11 */
DECL|AR12|member|uint32_t AR12:1; /**< bit: 12 Add Request for Transmit Buffer 12 */
DECL|AR13|member|uint32_t AR13:1; /**< bit: 13 Add Request for Transmit Buffer 13 */
DECL|AR14|member|uint32_t AR14:1; /**< bit: 14 Add Request for Transmit Buffer 14 */
DECL|AR15|member|uint32_t AR15:1; /**< bit: 15 Add Request for Transmit Buffer 15 */
DECL|AR16|member|uint32_t AR16:1; /**< bit: 16 Add Request for Transmit Buffer 16 */
DECL|AR17|member|uint32_t AR17:1; /**< bit: 17 Add Request for Transmit Buffer 17 */
DECL|AR18|member|uint32_t AR18:1; /**< bit: 18 Add Request for Transmit Buffer 18 */
DECL|AR19|member|uint32_t AR19:1; /**< bit: 19 Add Request for Transmit Buffer 19 */
DECL|AR1|member|uint32_t AR1:1; /**< bit: 1 Add Request for Transmit Buffer 1 */
DECL|AR20|member|uint32_t AR20:1; /**< bit: 20 Add Request for Transmit Buffer 20 */
DECL|AR21|member|uint32_t AR21:1; /**< bit: 21 Add Request for Transmit Buffer 21 */
DECL|AR22|member|uint32_t AR22:1; /**< bit: 22 Add Request for Transmit Buffer 22 */
DECL|AR23|member|uint32_t AR23:1; /**< bit: 23 Add Request for Transmit Buffer 23 */
DECL|AR24|member|uint32_t AR24:1; /**< bit: 24 Add Request for Transmit Buffer 24 */
DECL|AR25|member|uint32_t AR25:1; /**< bit: 25 Add Request for Transmit Buffer 25 */
DECL|AR26|member|uint32_t AR26:1; /**< bit: 26 Add Request for Transmit Buffer 26 */
DECL|AR27|member|uint32_t AR27:1; /**< bit: 27 Add Request for Transmit Buffer 27 */
DECL|AR28|member|uint32_t AR28:1; /**< bit: 28 Add Request for Transmit Buffer 28 */
DECL|AR29|member|uint32_t AR29:1; /**< bit: 29 Add Request for Transmit Buffer 29 */
DECL|AR2|member|uint32_t AR2:1; /**< bit: 2 Add Request for Transmit Buffer 2 */
DECL|AR30|member|uint32_t AR30:1; /**< bit: 30 Add Request for Transmit Buffer 30 */
DECL|AR31|member|uint32_t AR31:1; /**< bit: 31 Add Request for Transmit Buffer 31 */
DECL|AR3|member|uint32_t AR3:1; /**< bit: 3 Add Request for Transmit Buffer 3 */
DECL|AR4|member|uint32_t AR4:1; /**< bit: 4 Add Request for Transmit Buffer 4 */
DECL|AR5|member|uint32_t AR5:1; /**< bit: 5 Add Request for Transmit Buffer 5 */
DECL|AR6|member|uint32_t AR6:1; /**< bit: 6 Add Request for Transmit Buffer 6 */
DECL|AR7|member|uint32_t AR7:1; /**< bit: 7 Add Request for Transmit Buffer 7 */
DECL|AR8|member|uint32_t AR8:1; /**< bit: 8 Add Request for Transmit Buffer 8 */
DECL|AR9|member|uint32_t AR9:1; /**< bit: 9 Add Request for Transmit Buffer 9 */
DECL|AR|member|uint32_t AR:32; /**< bit: 0..31 Add Request for Transmit Buffer 3x */
DECL|ASM|member|uint32_t ASM:1; /**< bit: 2 Restricted Operation Mode (read/write, write protection against '1') */
DECL|BEE|member|uint32_t BEE:1; /**< bit: 28 Bit Error Interrupt Enable */
DECL|BEL|member|uint32_t BEL:1; /**< bit: 28 Bit Error Interrupt Line */
DECL|BE|member|uint32_t BE:1; /**< bit: 28 Bit Error */
DECL|BIDX|member|uint32_t BIDX:6; /**< bit: 0..5 Buffer Index */
DECL|BOE|member|uint32_t BOE:1; /**< bit: 25 Bus_Off Status Interrupt Enable */
DECL|BOL|member|uint32_t BOL:1; /**< bit: 25 Bus_Off Status Interrupt Line */
DECL|BO|member|uint32_t BO:1; /**< bit: 25 Bus_Off Status */
DECL|BO|member|uint32_t BO:1; /**< bit: 7 Bus_Off Status */
DECL|BRP|member|uint32_t BRP:10; /**< bit: 16..25 Baud Rate Prescaler */
DECL|CCE|member|uint32_t CCE:1; /**< bit: 1 Configuration Change Enable (read/write, write protection) */
DECL|CEL|member|uint32_t CEL:8; /**< bit: 16..23 CAN Error Logging (cleared on read) */
DECL|CF0|member|uint32_t CF0:1; /**< bit: 0 Cancellation Finished for Transmit Buffer 0 */
DECL|CF10|member|uint32_t CF10:1; /**< bit: 10 Cancellation Finished for Transmit Buffer 10 */
DECL|CF11|member|uint32_t CF11:1; /**< bit: 11 Cancellation Finished for Transmit Buffer 11 */
DECL|CF12|member|uint32_t CF12:1; /**< bit: 12 Cancellation Finished for Transmit Buffer 12 */
DECL|CF13|member|uint32_t CF13:1; /**< bit: 13 Cancellation Finished for Transmit Buffer 13 */
DECL|CF14|member|uint32_t CF14:1; /**< bit: 14 Cancellation Finished for Transmit Buffer 14 */
DECL|CF15|member|uint32_t CF15:1; /**< bit: 15 Cancellation Finished for Transmit Buffer 15 */
DECL|CF16|member|uint32_t CF16:1; /**< bit: 16 Cancellation Finished for Transmit Buffer 16 */
DECL|CF17|member|uint32_t CF17:1; /**< bit: 17 Cancellation Finished for Transmit Buffer 17 */
DECL|CF18|member|uint32_t CF18:1; /**< bit: 18 Cancellation Finished for Transmit Buffer 18 */
DECL|CF19|member|uint32_t CF19:1; /**< bit: 19 Cancellation Finished for Transmit Buffer 19 */
DECL|CF1|member|uint32_t CF1:1; /**< bit: 1 Cancellation Finished for Transmit Buffer 1 */
DECL|CF20|member|uint32_t CF20:1; /**< bit: 20 Cancellation Finished for Transmit Buffer 20 */
DECL|CF21|member|uint32_t CF21:1; /**< bit: 21 Cancellation Finished for Transmit Buffer 21 */
DECL|CF22|member|uint32_t CF22:1; /**< bit: 22 Cancellation Finished for Transmit Buffer 22 */
DECL|CF23|member|uint32_t CF23:1; /**< bit: 23 Cancellation Finished for Transmit Buffer 23 */
DECL|CF24|member|uint32_t CF24:1; /**< bit: 24 Cancellation Finished for Transmit Buffer 24 */
DECL|CF25|member|uint32_t CF25:1; /**< bit: 25 Cancellation Finished for Transmit Buffer 25 */
DECL|CF26|member|uint32_t CF26:1; /**< bit: 26 Cancellation Finished for Transmit Buffer 26 */
DECL|CF27|member|uint32_t CF27:1; /**< bit: 27 Cancellation Finished for Transmit Buffer 27 */
DECL|CF28|member|uint32_t CF28:1; /**< bit: 28 Cancellation Finished for Transmit Buffer 28 */
DECL|CF29|member|uint32_t CF29:1; /**< bit: 29 Cancellation Finished for Transmit Buffer 29 */
DECL|CF2|member|uint32_t CF2:1; /**< bit: 2 Cancellation Finished for Transmit Buffer 2 */
DECL|CF30|member|uint32_t CF30:1; /**< bit: 30 Cancellation Finished for Transmit Buffer 30 */
DECL|CF31|member|uint32_t CF31:1; /**< bit: 31 Cancellation Finished for Transmit Buffer 31 */
DECL|CF3|member|uint32_t CF3:1; /**< bit: 3 Cancellation Finished for Transmit Buffer 3 */
DECL|CF4|member|uint32_t CF4:1; /**< bit: 4 Cancellation Finished for Transmit Buffer 4 */
DECL|CF5|member|uint32_t CF5:1; /**< bit: 5 Cancellation Finished for Transmit Buffer 5 */
DECL|CF6|member|uint32_t CF6:1; /**< bit: 6 Cancellation Finished for Transmit Buffer 6 */
DECL|CF7|member|uint32_t CF7:1; /**< bit: 7 Cancellation Finished for Transmit Buffer 7 */
DECL|CF8|member|uint32_t CF8:1; /**< bit: 8 Cancellation Finished for Transmit Buffer 8 */
DECL|CF9|member|uint32_t CF9:1; /**< bit: 9 Cancellation Finished for Transmit Buffer 9 */
DECL|CFIE0|member|uint32_t CFIE0:1; /**< bit: 0 Cancellation Finished Interrupt Enable for Transmit Buffer 0 */
DECL|CFIE10|member|uint32_t CFIE10:1; /**< bit: 10 Cancellation Finished Interrupt Enable for Transmit Buffer 10 */
DECL|CFIE11|member|uint32_t CFIE11:1; /**< bit: 11 Cancellation Finished Interrupt Enable for Transmit Buffer 11 */
DECL|CFIE12|member|uint32_t CFIE12:1; /**< bit: 12 Cancellation Finished Interrupt Enable for Transmit Buffer 12 */
DECL|CFIE13|member|uint32_t CFIE13:1; /**< bit: 13 Cancellation Finished Interrupt Enable for Transmit Buffer 13 */
DECL|CFIE14|member|uint32_t CFIE14:1; /**< bit: 14 Cancellation Finished Interrupt Enable for Transmit Buffer 14 */
DECL|CFIE15|member|uint32_t CFIE15:1; /**< bit: 15 Cancellation Finished Interrupt Enable for Transmit Buffer 15 */
DECL|CFIE16|member|uint32_t CFIE16:1; /**< bit: 16 Cancellation Finished Interrupt Enable for Transmit Buffer 16 */
DECL|CFIE17|member|uint32_t CFIE17:1; /**< bit: 17 Cancellation Finished Interrupt Enable for Transmit Buffer 17 */
DECL|CFIE18|member|uint32_t CFIE18:1; /**< bit: 18 Cancellation Finished Interrupt Enable for Transmit Buffer 18 */
DECL|CFIE19|member|uint32_t CFIE19:1; /**< bit: 19 Cancellation Finished Interrupt Enable for Transmit Buffer 19 */
DECL|CFIE1|member|uint32_t CFIE1:1; /**< bit: 1 Cancellation Finished Interrupt Enable for Transmit Buffer 1 */
DECL|CFIE20|member|uint32_t CFIE20:1; /**< bit: 20 Cancellation Finished Interrupt Enable for Transmit Buffer 20 */
DECL|CFIE21|member|uint32_t CFIE21:1; /**< bit: 21 Cancellation Finished Interrupt Enable for Transmit Buffer 21 */
DECL|CFIE22|member|uint32_t CFIE22:1; /**< bit: 22 Cancellation Finished Interrupt Enable for Transmit Buffer 22 */
DECL|CFIE23|member|uint32_t CFIE23:1; /**< bit: 23 Cancellation Finished Interrupt Enable for Transmit Buffer 23 */
DECL|CFIE24|member|uint32_t CFIE24:1; /**< bit: 24 Cancellation Finished Interrupt Enable for Transmit Buffer 24 */
DECL|CFIE25|member|uint32_t CFIE25:1; /**< bit: 25 Cancellation Finished Interrupt Enable for Transmit Buffer 25 */
DECL|CFIE26|member|uint32_t CFIE26:1; /**< bit: 26 Cancellation Finished Interrupt Enable for Transmit Buffer 26 */
DECL|CFIE27|member|uint32_t CFIE27:1; /**< bit: 27 Cancellation Finished Interrupt Enable for Transmit Buffer 27 */
DECL|CFIE28|member|uint32_t CFIE28:1; /**< bit: 28 Cancellation Finished Interrupt Enable for Transmit Buffer 28 */
DECL|CFIE29|member|uint32_t CFIE29:1; /**< bit: 29 Cancellation Finished Interrupt Enable for Transmit Buffer 29 */
DECL|CFIE2|member|uint32_t CFIE2:1; /**< bit: 2 Cancellation Finished Interrupt Enable for Transmit Buffer 2 */
DECL|CFIE30|member|uint32_t CFIE30:1; /**< bit: 30 Cancellation Finished Interrupt Enable for Transmit Buffer 30 */
DECL|CFIE31|member|uint32_t CFIE31:1; /**< bit: 31 Cancellation Finished Interrupt Enable for Transmit Buffer 31 */
DECL|CFIE3|member|uint32_t CFIE3:1; /**< bit: 3 Cancellation Finished Interrupt Enable for Transmit Buffer 3 */
DECL|CFIE4|member|uint32_t CFIE4:1; /**< bit: 4 Cancellation Finished Interrupt Enable for Transmit Buffer 4 */
DECL|CFIE5|member|uint32_t CFIE5:1; /**< bit: 5 Cancellation Finished Interrupt Enable for Transmit Buffer 5 */
DECL|CFIE6|member|uint32_t CFIE6:1; /**< bit: 6 Cancellation Finished Interrupt Enable for Transmit Buffer 6 */
DECL|CFIE7|member|uint32_t CFIE7:1; /**< bit: 7 Cancellation Finished Interrupt Enable for Transmit Buffer 7 */
DECL|CFIE8|member|uint32_t CFIE8:1; /**< bit: 8 Cancellation Finished Interrupt Enable for Transmit Buffer 8 */
DECL|CFIE9|member|uint32_t CFIE9:1; /**< bit: 9 Cancellation Finished Interrupt Enable for Transmit Buffer 9 */
DECL|CFIE|member|uint32_t CFIE:32; /**< bit: 0..31 Cancellation Finished Interrupt Enable for Transmit Buffer 3x */
DECL|CF|member|uint32_t CF:32; /**< bit: 0..31 Cancellation Finished for Transmit Buffer 3x */
DECL|CME|member|uint32_t CME:2; /**< bit: 8..9 CAN Mode Enable (read/write, write protection) */
DECL|CMR|member|uint32_t CMR:2; /**< bit: 10..11 CAN Mode Request (read/write) */
DECL|COMPONENT_TYPEDEF_STYLE|macro|COMPONENT_TYPEDEF_STYLE
DECL|CR0|member|uint32_t CR0:1; /**< bit: 0 Cancellation Request for Transmit Buffer 0 */
DECL|CR10|member|uint32_t CR10:1; /**< bit: 10 Cancellation Request for Transmit Buffer 10 */
DECL|CR11|member|uint32_t CR11:1; /**< bit: 11 Cancellation Request for Transmit Buffer 11 */
DECL|CR12|member|uint32_t CR12:1; /**< bit: 12 Cancellation Request for Transmit Buffer 12 */
DECL|CR13|member|uint32_t CR13:1; /**< bit: 13 Cancellation Request for Transmit Buffer 13 */
DECL|CR14|member|uint32_t CR14:1; /**< bit: 14 Cancellation Request for Transmit Buffer 14 */
DECL|CR15|member|uint32_t CR15:1; /**< bit: 15 Cancellation Request for Transmit Buffer 15 */
DECL|CR16|member|uint32_t CR16:1; /**< bit: 16 Cancellation Request for Transmit Buffer 16 */
DECL|CR17|member|uint32_t CR17:1; /**< bit: 17 Cancellation Request for Transmit Buffer 17 */
DECL|CR18|member|uint32_t CR18:1; /**< bit: 18 Cancellation Request for Transmit Buffer 18 */
DECL|CR19|member|uint32_t CR19:1; /**< bit: 19 Cancellation Request for Transmit Buffer 19 */
DECL|CR1|member|uint32_t CR1:1; /**< bit: 1 Cancellation Request for Transmit Buffer 1 */
DECL|CR20|member|uint32_t CR20:1; /**< bit: 20 Cancellation Request for Transmit Buffer 20 */
DECL|CR21|member|uint32_t CR21:1; /**< bit: 21 Cancellation Request for Transmit Buffer 21 */
DECL|CR22|member|uint32_t CR22:1; /**< bit: 22 Cancellation Request for Transmit Buffer 22 */
DECL|CR23|member|uint32_t CR23:1; /**< bit: 23 Cancellation Request for Transmit Buffer 23 */
DECL|CR24|member|uint32_t CR24:1; /**< bit: 24 Cancellation Request for Transmit Buffer 24 */
DECL|CR25|member|uint32_t CR25:1; /**< bit: 25 Cancellation Request for Transmit Buffer 25 */
DECL|CR26|member|uint32_t CR26:1; /**< bit: 26 Cancellation Request for Transmit Buffer 26 */
DECL|CR27|member|uint32_t CR27:1; /**< bit: 27 Cancellation Request for Transmit Buffer 27 */
DECL|CR28|member|uint32_t CR28:1; /**< bit: 28 Cancellation Request for Transmit Buffer 28 */
DECL|CR29|member|uint32_t CR29:1; /**< bit: 29 Cancellation Request for Transmit Buffer 29 */
DECL|CR2|member|uint32_t CR2:1; /**< bit: 2 Cancellation Request for Transmit Buffer 2 */
DECL|CR30|member|uint32_t CR30:1; /**< bit: 30 Cancellation Request for Transmit Buffer 30 */
DECL|CR31|member|uint32_t CR31:1; /**< bit: 31 Cancellation Request for Transmit Buffer 31 */
DECL|CR3|member|uint32_t CR3:1; /**< bit: 3 Cancellation Request for Transmit Buffer 3 */
DECL|CR4|member|uint32_t CR4:1; /**< bit: 4 Cancellation Request for Transmit Buffer 4 */
DECL|CR5|member|uint32_t CR5:1; /**< bit: 5 Cancellation Request for Transmit Buffer 5 */
DECL|CR6|member|uint32_t CR6:1; /**< bit: 6 Cancellation Request for Transmit Buffer 6 */
DECL|CR7|member|uint32_t CR7:1; /**< bit: 7 Cancellation Request for Transmit Buffer 7 */
DECL|CR8|member|uint32_t CR8:1; /**< bit: 8 Cancellation Request for Transmit Buffer 8 */
DECL|CR9|member|uint32_t CR9:1; /**< bit: 9 Cancellation Request for Transmit Buffer 9 */
DECL|CRCEE|member|uint32_t CRCEE:1; /**< bit: 27 CRC Error Interrupt Enable */
DECL|CRCEL|member|uint32_t CRCEL:1; /**< bit: 27 CRC Error Interrupt Line */
DECL|CRCE|member|uint32_t CRCE:1; /**< bit: 27 CRC Error */
DECL|CR|member|uint32_t CR:32; /**< bit: 0..31 Cancellation Request for Transmit Buffer 3x */
DECL|CSA|member|uint32_t CSA:1; /**< bit: 3 Clock Stop Acknowledge (read-only) */
DECL|CSR|member|uint32_t CSR:1; /**< bit: 4 Clock Stop Request (read/write) */
DECL|CSV|member|uint32_t CSV:32; /**< bit: 0..31 Customer-specific Value */
DECL|DAR|member|uint32_t DAR:1; /**< bit: 6 Disable Automatic Retransmission (read/write, write protection) */
DECL|DMS|member|uint32_t DMS:2; /**< bit: 30..31 Debug Message Status */
DECL|DRXE|member|uint32_t DRXE:1; /**< bit: 19 Message stored to Dedicated Receive Buffer Interrupt Enable */
DECL|DRXL|member|uint32_t DRXL:1; /**< bit: 19 Message stored to Dedicated Receive Buffer Interrupt Line */
DECL|DRX|member|uint32_t DRX:1; /**< bit: 19 Message stored to Dedicated Receive Buffer */
DECL|EFAI|member|uint32_t EFAI:5; /**< bit: 0..4 Event FIFO Acknowledge Index */
DECL|EFFL|member|uint32_t EFFL:6; /**< bit: 0..5 Event FIFO Fill Level */
DECL|EFF|member|uint32_t EFF:1; /**< bit: 24 Event FIFO Full */
DECL|EFGI|member|uint32_t EFGI:5; /**< bit: 8..12 Event FIFO Get Index */
DECL|EFPI|member|uint32_t EFPI:5; /**< bit: 16..20 Event FIFO Put Index */
DECL|EFSA|member|uint32_t EFSA:14; /**< bit: 2..15 Event FIFO Start Address */
DECL|EFS|member|uint32_t EFS:6; /**< bit: 16..21 Event FIFO Size */
DECL|EFWM|member|uint32_t EFWM:6; /**< bit: 24..29 Event FIFO Watermark */
DECL|EIDM|member|uint32_t EIDM:29; /**< bit: 0..28 Extended ID Mask */
DECL|EINT0|member|uint32_t EINT0:1; /**< bit: 0 Enable Interrupt Line 0 */
DECL|EINT1|member|uint32_t EINT1:1; /**< bit: 1 Enable Interrupt Line 1 */
DECL|EINT|member|uint32_t EINT:2; /**< bit: 0..1 Enable Interrupt Line x */
DECL|ELOE|member|uint32_t ELOE:1; /**< bit: 22 Error Logging Overflow Interrupt Enable */
DECL|ELOL|member|uint32_t ELOL:1; /**< bit: 22 Error Logging Overflow Interrupt Line */
DECL|ELO|member|uint32_t ELO:1; /**< bit: 22 Error Logging Overflow */
DECL|EPE|member|uint32_t EPE:1; /**< bit: 23 Error Passive Interrupt Enable */
DECL|EPL|member|uint32_t EPL:1; /**< bit: 23 Error Passive Interrupt Line */
DECL|EP|member|uint32_t EP:1; /**< bit: 23 Error Passive */
DECL|EP|member|uint32_t EP:1; /**< bit: 5 Error Passive */
DECL|ETOC|member|uint32_t ETOC:1; /**< bit: 0 Enable Timeout Counter */
DECL|EWE|member|uint32_t EWE:1; /**< bit: 24 Warning Status Interrupt Enable */
DECL|EWL|member|uint32_t EWL:1; /**< bit: 24 Warning Status Interrupt Line */
DECL|EW|member|uint32_t EW:1; /**< bit: 24 Warning Status */
DECL|EW|member|uint32_t EW:1; /**< bit: 6 Warning Status */
DECL|F0AI|member|uint32_t F0AI:6; /**< bit: 0..5 Receive FIFO 0 Acknowledge Index */
DECL|F0DS|member|uint32_t F0DS:3; /**< bit: 0..2 Receive FIFO 0 Data Field Size */
DECL|F0FL|member|uint32_t F0FL:7; /**< bit: 0..6 Receive FIFO 0 Fill Level */
DECL|F0F|member|uint32_t F0F:1; /**< bit: 24 Receive FIFO 0 Fill Level */
DECL|F0GI|member|uint32_t F0GI:6; /**< bit: 8..13 Receive FIFO 0 Get Index */
DECL|F0OM|member|uint32_t F0OM:1; /**< bit: 31 FIFO 0 Operation Mode */
DECL|F0PI|member|uint32_t F0PI:6; /**< bit: 16..21 Receive FIFO 0 Put Index */
DECL|F0SA|member|uint32_t F0SA:14; /**< bit: 2..15 Receive FIFO 0 Start Address */
DECL|F0S|member|uint32_t F0S:7; /**< bit: 16..22 Receive FIFO 0 Start Address */
DECL|F0WM|member|uint32_t F0WM:7; /**< bit: 24..30 Receive FIFO 0 Watermark */
DECL|F1AI|member|uint32_t F1AI:6; /**< bit: 0..5 Receive FIFO 1 Acknowledge Index */
DECL|F1DS|member|uint32_t F1DS:3; /**< bit: 4..6 Receive FIFO 1 Data Field Size */
DECL|F1FL|member|uint32_t F1FL:7; /**< bit: 0..6 Receive FIFO 1 Fill Level */
DECL|F1F|member|uint32_t F1F:1; /**< bit: 24 Receive FIFO 1 Fill Level */
DECL|F1GI|member|uint32_t F1GI:6; /**< bit: 8..13 Receive FIFO 1 Get Index */
DECL|F1OM|member|uint32_t F1OM:1; /**< bit: 31 FIFO 1 Operation Mode */
DECL|F1PI|member|uint32_t F1PI:6; /**< bit: 16..21 Receive FIFO 1 Put Index */
DECL|F1SA|member|uint32_t F1SA:14; /**< bit: 2..15 Receive FIFO 1 Start Address */
DECL|F1S|member|uint32_t F1S:7; /**< bit: 16..22 Receive FIFO 1 Start Address */
DECL|F1WM|member|uint32_t F1WM:7; /**< bit: 24..30 Receive FIFO 1 Watermark */
DECL|FBRP|member|uint32_t FBRP:5; /**< bit: 16..20 Fast Baud Rate Prescaler */
DECL|FDBS|member|uint32_t FDBS:1; /**< bit: 13 CAN FD Bit Rate Switching (read-only) */
DECL|FDO|member|uint32_t FDO:1; /**< bit: 12 CAN FD Operation (read-only) */
DECL|FIDX|member|uint32_t FIDX:7; /**< bit: 8..14 Filter Index */
DECL|FLEC|member|uint32_t FLEC:3; /**< bit: 8..10 Fast Last Error Code (set to 111 on read) */
DECL|FLESA|member|uint32_t FLESA:14; /**< bit: 2..15 Filter List Extended Start Address */
DECL|FLSSA|member|uint32_t FLSSA:14; /**< bit: 2..15 Filter List Standard Start Address */
DECL|FLST|member|uint32_t FLST:1; /**< bit: 15 Filter List */
DECL|FOEE|member|uint32_t FOEE:1; /**< bit: 30 Format Error Interrupt Enable */
DECL|FOEL|member|uint32_t FOEL:1; /**< bit: 30 Format Error Interrupt Line */
DECL|FOE|member|uint32_t FOE:1; /**< bit: 30 Format Error */
DECL|FSJW|member|uint32_t FSJW:2; /**< bit: 0..1 Fast (Re) Synchronization Jump Width */
DECL|FTSEG1|member|uint32_t FTSEG1:4; /**< bit: 8..11 Fast Time Segment Before Sample Point */
DECL|FTSEG2|member|uint32_t FTSEG2:3; /**< bit: 4..6 Fast Time Segment After Sample Point */
DECL|HPME|member|uint32_t HPME:1; /**< bit: 8 High Priority Message Interrupt Enable */
DECL|HPML|member|uint32_t HPML:1; /**< bit: 8 High Priority Message Interrupt Line */
DECL|HPM|member|uint32_t HPM:1; /**< bit: 8 High Priority Message */
DECL|INIT|member|uint32_t INIT:1; /**< bit: 0 Initialization (read/write) */
DECL|LBCK|member|uint32_t LBCK:1; /**< bit: 4 Loop Back Mode (read/write) */
DECL|LEC|member|uint32_t LEC:3; /**< bit: 0..2 Last Error Code (set to 111 on read) */
DECL|LSE|member|uint32_t LSE:7; /**< bit: 16..22 List Size Extended */
DECL|LSS|member|uint32_t LSS:8; /**< bit: 16..23 List Size Standard */
DECL|MCAN_11273|macro|MCAN_11273
DECL|MCAN_BTP_BRP_Msk|macro|MCAN_BTP_BRP_Msk
DECL|MCAN_BTP_BRP_Pos|macro|MCAN_BTP_BRP_Pos
DECL|MCAN_BTP_BRP|macro|MCAN_BTP_BRP
DECL|MCAN_BTP_MASK|macro|MCAN_BTP_MASK
DECL|MCAN_BTP_Msk|macro|MCAN_BTP_Msk
DECL|MCAN_BTP_OFFSET|macro|MCAN_BTP_OFFSET
DECL|MCAN_BTP_SJW_Msk|macro|MCAN_BTP_SJW_Msk
DECL|MCAN_BTP_SJW_Pos|macro|MCAN_BTP_SJW_Pos
DECL|MCAN_BTP_SJW|macro|MCAN_BTP_SJW
DECL|MCAN_BTP_TSEG1_Msk|macro|MCAN_BTP_TSEG1_Msk
DECL|MCAN_BTP_TSEG1_Pos|macro|MCAN_BTP_TSEG1_Pos
DECL|MCAN_BTP_TSEG1|macro|MCAN_BTP_TSEG1
DECL|MCAN_BTP_TSEG2_Msk|macro|MCAN_BTP_TSEG2_Msk
DECL|MCAN_BTP_TSEG2_Pos|macro|MCAN_BTP_TSEG2_Pos
DECL|MCAN_BTP_TSEG2|macro|MCAN_BTP_TSEG2
DECL|MCAN_BTP_Type|typedef|} MCAN_BTP_Type;
DECL|MCAN_BTP|member|__IO MCAN_BTP_Type MCAN_BTP; /**< Offset: 0x1C (R/W 32) Bit Timing and Prescaler Register */
DECL|MCAN_BTP|member|__IO uint32_t MCAN_BTP; /**< (MCAN Offset: 0x1C) Bit Timing and Prescaler Register */
DECL|MCAN_CCCR_ASM_Msk|macro|MCAN_CCCR_ASM_Msk
DECL|MCAN_CCCR_ASM_NORMAL_Val|macro|MCAN_CCCR_ASM_NORMAL_Val
DECL|MCAN_CCCR_ASM_NORMAL|macro|MCAN_CCCR_ASM_NORMAL
DECL|MCAN_CCCR_ASM_Pos|macro|MCAN_CCCR_ASM_Pos
DECL|MCAN_CCCR_ASM_RESTRICTED_Val|macro|MCAN_CCCR_ASM_RESTRICTED_Val
DECL|MCAN_CCCR_ASM_RESTRICTED|macro|MCAN_CCCR_ASM_RESTRICTED
DECL|MCAN_CCCR_ASM|macro|MCAN_CCCR_ASM
DECL|MCAN_CCCR_CCE_CONFIGURABLE_Val|macro|MCAN_CCCR_CCE_CONFIGURABLE_Val
DECL|MCAN_CCCR_CCE_CONFIGURABLE|macro|MCAN_CCCR_CCE_CONFIGURABLE
DECL|MCAN_CCCR_CCE_Msk|macro|MCAN_CCCR_CCE_Msk
DECL|MCAN_CCCR_CCE_PROTECTED_Val|macro|MCAN_CCCR_CCE_PROTECTED_Val
DECL|MCAN_CCCR_CCE_PROTECTED|macro|MCAN_CCCR_CCE_PROTECTED
DECL|MCAN_CCCR_CCE_Pos|macro|MCAN_CCCR_CCE_Pos
DECL|MCAN_CCCR_CCE|macro|MCAN_CCCR_CCE
DECL|MCAN_CCCR_CME_FD_Val|macro|MCAN_CCCR_CME_FD_Val
DECL|MCAN_CCCR_CME_FD|macro|MCAN_CCCR_CME_FD
DECL|MCAN_CCCR_CME_ISO11898_1_Val|macro|MCAN_CCCR_CME_ISO11898_1_Val
DECL|MCAN_CCCR_CME_ISO11898_1|macro|MCAN_CCCR_CME_ISO11898_1
DECL|MCAN_CCCR_CME_Msk|macro|MCAN_CCCR_CME_Msk
DECL|MCAN_CCCR_CME_Pos|macro|MCAN_CCCR_CME_Pos
DECL|MCAN_CCCR_CME|macro|MCAN_CCCR_CME
DECL|MCAN_CCCR_CMR_FD_BITRATE_SWITCH_Val|macro|MCAN_CCCR_CMR_FD_BITRATE_SWITCH_Val
DECL|MCAN_CCCR_CMR_FD_BITRATE_SWITCH|macro|MCAN_CCCR_CMR_FD_BITRATE_SWITCH
DECL|MCAN_CCCR_CMR_FD_Val|macro|MCAN_CCCR_CMR_FD_Val
DECL|MCAN_CCCR_CMR_FD|macro|MCAN_CCCR_CMR_FD
DECL|MCAN_CCCR_CMR_ISO11898_1_Val|macro|MCAN_CCCR_CMR_ISO11898_1_Val
DECL|MCAN_CCCR_CMR_ISO11898_1|macro|MCAN_CCCR_CMR_ISO11898_1
DECL|MCAN_CCCR_CMR_Msk|macro|MCAN_CCCR_CMR_Msk
DECL|MCAN_CCCR_CMR_NO_CHANGE_Val|macro|MCAN_CCCR_CMR_NO_CHANGE_Val
DECL|MCAN_CCCR_CMR_NO_CHANGE|macro|MCAN_CCCR_CMR_NO_CHANGE
DECL|MCAN_CCCR_CMR_Pos|macro|MCAN_CCCR_CMR_Pos
DECL|MCAN_CCCR_CMR|macro|MCAN_CCCR_CMR
DECL|MCAN_CCCR_CSA_Msk|macro|MCAN_CCCR_CSA_Msk
DECL|MCAN_CCCR_CSA_Pos|macro|MCAN_CCCR_CSA_Pos
DECL|MCAN_CCCR_CSA|macro|MCAN_CCCR_CSA
DECL|MCAN_CCCR_CSR_CLOCK_STOP_Val|macro|MCAN_CCCR_CSR_CLOCK_STOP_Val
DECL|MCAN_CCCR_CSR_CLOCK_STOP|macro|MCAN_CCCR_CSR_CLOCK_STOP
DECL|MCAN_CCCR_CSR_Msk|macro|MCAN_CCCR_CSR_Msk
DECL|MCAN_CCCR_CSR_NO_CLOCK_STOP_Val|macro|MCAN_CCCR_CSR_NO_CLOCK_STOP_Val
DECL|MCAN_CCCR_CSR_NO_CLOCK_STOP|macro|MCAN_CCCR_CSR_NO_CLOCK_STOP
DECL|MCAN_CCCR_CSR_Pos|macro|MCAN_CCCR_CSR_Pos
DECL|MCAN_CCCR_CSR|macro|MCAN_CCCR_CSR
DECL|MCAN_CCCR_DAR_AUTO_RETX_Val|macro|MCAN_CCCR_DAR_AUTO_RETX_Val
DECL|MCAN_CCCR_DAR_AUTO_RETX|macro|MCAN_CCCR_DAR_AUTO_RETX
DECL|MCAN_CCCR_DAR_Msk|macro|MCAN_CCCR_DAR_Msk
DECL|MCAN_CCCR_DAR_NO_AUTO_RETX_Val|macro|MCAN_CCCR_DAR_NO_AUTO_RETX_Val
DECL|MCAN_CCCR_DAR_NO_AUTO_RETX|macro|MCAN_CCCR_DAR_NO_AUTO_RETX
DECL|MCAN_CCCR_DAR_Pos|macro|MCAN_CCCR_DAR_Pos
DECL|MCAN_CCCR_DAR|macro|MCAN_CCCR_DAR
DECL|MCAN_CCCR_FDBS_Msk|macro|MCAN_CCCR_FDBS_Msk
DECL|MCAN_CCCR_FDBS_Pos|macro|MCAN_CCCR_FDBS_Pos
DECL|MCAN_CCCR_FDBS|macro|MCAN_CCCR_FDBS
DECL|MCAN_CCCR_FDO_Msk|macro|MCAN_CCCR_FDO_Msk
DECL|MCAN_CCCR_FDO_Pos|macro|MCAN_CCCR_FDO_Pos
DECL|MCAN_CCCR_FDO|macro|MCAN_CCCR_FDO
DECL|MCAN_CCCR_INIT_DISABLED_Val|macro|MCAN_CCCR_INIT_DISABLED_Val
DECL|MCAN_CCCR_INIT_DISABLED|macro|MCAN_CCCR_INIT_DISABLED
DECL|MCAN_CCCR_INIT_ENABLED_Val|macro|MCAN_CCCR_INIT_ENABLED_Val
DECL|MCAN_CCCR_INIT_ENABLED|macro|MCAN_CCCR_INIT_ENABLED
DECL|MCAN_CCCR_INIT_Msk|macro|MCAN_CCCR_INIT_Msk
DECL|MCAN_CCCR_INIT_Pos|macro|MCAN_CCCR_INIT_Pos
DECL|MCAN_CCCR_INIT|macro|MCAN_CCCR_INIT
DECL|MCAN_CCCR_MASK|macro|MCAN_CCCR_MASK
DECL|MCAN_CCCR_MON_DISABLED_Val|macro|MCAN_CCCR_MON_DISABLED_Val
DECL|MCAN_CCCR_MON_DISABLED|macro|MCAN_CCCR_MON_DISABLED
DECL|MCAN_CCCR_MON_ENABLED_Val|macro|MCAN_CCCR_MON_ENABLED_Val
DECL|MCAN_CCCR_MON_ENABLED|macro|MCAN_CCCR_MON_ENABLED
DECL|MCAN_CCCR_MON_Msk|macro|MCAN_CCCR_MON_Msk
DECL|MCAN_CCCR_MON_Pos|macro|MCAN_CCCR_MON_Pos
DECL|MCAN_CCCR_MON|macro|MCAN_CCCR_MON
DECL|MCAN_CCCR_Msk|macro|MCAN_CCCR_Msk
DECL|MCAN_CCCR_OFFSET|macro|MCAN_CCCR_OFFSET
DECL|MCAN_CCCR_TEST_DISABLED_Val|macro|MCAN_CCCR_TEST_DISABLED_Val
DECL|MCAN_CCCR_TEST_DISABLED|macro|MCAN_CCCR_TEST_DISABLED
DECL|MCAN_CCCR_TEST_ENABLED_Val|macro|MCAN_CCCR_TEST_ENABLED_Val
DECL|MCAN_CCCR_TEST_ENABLED|macro|MCAN_CCCR_TEST_ENABLED
DECL|MCAN_CCCR_TEST_Msk|macro|MCAN_CCCR_TEST_Msk
DECL|MCAN_CCCR_TEST_Pos|macro|MCAN_CCCR_TEST_Pos
DECL|MCAN_CCCR_TEST|macro|MCAN_CCCR_TEST
DECL|MCAN_CCCR_TXP_Msk|macro|MCAN_CCCR_TXP_Msk
DECL|MCAN_CCCR_TXP_Pos|macro|MCAN_CCCR_TXP_Pos
DECL|MCAN_CCCR_TXP|macro|MCAN_CCCR_TXP
DECL|MCAN_CCCR_Type|typedef|} MCAN_CCCR_Type;
DECL|MCAN_CCCR|member|__IO MCAN_CCCR_Type MCAN_CCCR; /**< Offset: 0x18 (R/W 32) CC Control Register */
DECL|MCAN_CCCR|member|__IO uint32_t MCAN_CCCR; /**< (MCAN Offset: 0x18) CC Control Register */
DECL|MCAN_CUST_CSV_Msk|macro|MCAN_CUST_CSV_Msk
DECL|MCAN_CUST_CSV_Pos|macro|MCAN_CUST_CSV_Pos
DECL|MCAN_CUST_CSV|macro|MCAN_CUST_CSV
DECL|MCAN_CUST_MASK|macro|MCAN_CUST_MASK
DECL|MCAN_CUST_Msk|macro|MCAN_CUST_Msk
DECL|MCAN_CUST_OFFSET|macro|MCAN_CUST_OFFSET
DECL|MCAN_CUST_Type|typedef|} MCAN_CUST_Type;
DECL|MCAN_CUST|member|__IO MCAN_CUST_Type MCAN_CUST; /**< Offset: 0x08 (R/W 32) Customer Register */
DECL|MCAN_CUST|member|__IO uint32_t MCAN_CUST; /**< (MCAN Offset: 0x08) Customer Register */
DECL|MCAN_ECR_CEL_Msk|macro|MCAN_ECR_CEL_Msk
DECL|MCAN_ECR_CEL_Pos|macro|MCAN_ECR_CEL_Pos
DECL|MCAN_ECR_CEL|macro|MCAN_ECR_CEL
DECL|MCAN_ECR_MASK|macro|MCAN_ECR_MASK
DECL|MCAN_ECR_Msk|macro|MCAN_ECR_Msk
DECL|MCAN_ECR_OFFSET|macro|MCAN_ECR_OFFSET
DECL|MCAN_ECR_REC_Msk|macro|MCAN_ECR_REC_Msk
DECL|MCAN_ECR_REC_Pos|macro|MCAN_ECR_REC_Pos
DECL|MCAN_ECR_REC|macro|MCAN_ECR_REC
DECL|MCAN_ECR_RP_Msk|macro|MCAN_ECR_RP_Msk
DECL|MCAN_ECR_RP_Pos|macro|MCAN_ECR_RP_Pos
DECL|MCAN_ECR_RP|macro|MCAN_ECR_RP
DECL|MCAN_ECR_TEC_Msk|macro|MCAN_ECR_TEC_Msk
DECL|MCAN_ECR_TEC_Pos|macro|MCAN_ECR_TEC_Pos
DECL|MCAN_ECR_TEC|macro|MCAN_ECR_TEC
DECL|MCAN_ECR_Type|typedef|} MCAN_ECR_Type;
DECL|MCAN_ECR|member|__I MCAN_ECR_Type MCAN_ECR; /**< Offset: 0x40 (R/ 32) Error Counter Register */
DECL|MCAN_ECR|member|__I uint32_t MCAN_ECR; /**< (MCAN Offset: 0x40) Error Counter Register */
DECL|MCAN_FBTP_FBRP_Msk|macro|MCAN_FBTP_FBRP_Msk
DECL|MCAN_FBTP_FBRP_Pos|macro|MCAN_FBTP_FBRP_Pos
DECL|MCAN_FBTP_FBRP|macro|MCAN_FBTP_FBRP
DECL|MCAN_FBTP_FSJW_Msk|macro|MCAN_FBTP_FSJW_Msk
DECL|MCAN_FBTP_FSJW_Pos|macro|MCAN_FBTP_FSJW_Pos
DECL|MCAN_FBTP_FSJW|macro|MCAN_FBTP_FSJW
DECL|MCAN_FBTP_FTSEG1_Msk|macro|MCAN_FBTP_FTSEG1_Msk
DECL|MCAN_FBTP_FTSEG1_Pos|macro|MCAN_FBTP_FTSEG1_Pos
DECL|MCAN_FBTP_FTSEG1|macro|MCAN_FBTP_FTSEG1
DECL|MCAN_FBTP_FTSEG2_Msk|macro|MCAN_FBTP_FTSEG2_Msk
DECL|MCAN_FBTP_FTSEG2_Pos|macro|MCAN_FBTP_FTSEG2_Pos
DECL|MCAN_FBTP_FTSEG2|macro|MCAN_FBTP_FTSEG2
DECL|MCAN_FBTP_MASK|macro|MCAN_FBTP_MASK
DECL|MCAN_FBTP_Msk|macro|MCAN_FBTP_Msk
DECL|MCAN_FBTP_OFFSET|macro|MCAN_FBTP_OFFSET
DECL|MCAN_FBTP_TDCO_Msk|macro|MCAN_FBTP_TDCO_Msk
DECL|MCAN_FBTP_TDCO_Pos|macro|MCAN_FBTP_TDCO_Pos
DECL|MCAN_FBTP_TDCO|macro|MCAN_FBTP_TDCO
DECL|MCAN_FBTP_TDC_DISABLED_Val|macro|MCAN_FBTP_TDC_DISABLED_Val
DECL|MCAN_FBTP_TDC_DISABLED|macro|MCAN_FBTP_TDC_DISABLED
DECL|MCAN_FBTP_TDC_ENABLED_Val|macro|MCAN_FBTP_TDC_ENABLED_Val
DECL|MCAN_FBTP_TDC_ENABLED|macro|MCAN_FBTP_TDC_ENABLED
DECL|MCAN_FBTP_TDC_Msk|macro|MCAN_FBTP_TDC_Msk
DECL|MCAN_FBTP_TDC_Pos|macro|MCAN_FBTP_TDC_Pos
DECL|MCAN_FBTP_TDC|macro|MCAN_FBTP_TDC
DECL|MCAN_FBTP_Type|typedef|} MCAN_FBTP_Type;
DECL|MCAN_FBTP|member|__IO MCAN_FBTP_Type MCAN_FBTP; /**< Offset: 0x0C (R/W 32) Fast Bit Timing and Prescaler Register */
DECL|MCAN_FBTP|member|__IO uint32_t MCAN_FBTP; /**< (MCAN Offset: 0x0C) Fast Bit Timing and Prescaler Register */
DECL|MCAN_GFC_ANFE_Msk|macro|MCAN_GFC_ANFE_Msk
DECL|MCAN_GFC_ANFE_Pos|macro|MCAN_GFC_ANFE_Pos
DECL|MCAN_GFC_ANFE_RX_FIFO_0_Val|macro|MCAN_GFC_ANFE_RX_FIFO_0_Val
DECL|MCAN_GFC_ANFE_RX_FIFO_0|macro|MCAN_GFC_ANFE_RX_FIFO_0
DECL|MCAN_GFC_ANFE_RX_FIFO_1_Val|macro|MCAN_GFC_ANFE_RX_FIFO_1_Val
DECL|MCAN_GFC_ANFE_RX_FIFO_1|macro|MCAN_GFC_ANFE_RX_FIFO_1
DECL|MCAN_GFC_ANFE|macro|MCAN_GFC_ANFE
DECL|MCAN_GFC_ANFS_Msk|macro|MCAN_GFC_ANFS_Msk
DECL|MCAN_GFC_ANFS_Pos|macro|MCAN_GFC_ANFS_Pos
DECL|MCAN_GFC_ANFS_RX_FIFO_0_Val|macro|MCAN_GFC_ANFS_RX_FIFO_0_Val
DECL|MCAN_GFC_ANFS_RX_FIFO_0|macro|MCAN_GFC_ANFS_RX_FIFO_0
DECL|MCAN_GFC_ANFS_RX_FIFO_1_Val|macro|MCAN_GFC_ANFS_RX_FIFO_1_Val
DECL|MCAN_GFC_ANFS_RX_FIFO_1|macro|MCAN_GFC_ANFS_RX_FIFO_1
DECL|MCAN_GFC_ANFS|macro|MCAN_GFC_ANFS
DECL|MCAN_GFC_MASK|macro|MCAN_GFC_MASK
DECL|MCAN_GFC_Msk|macro|MCAN_GFC_Msk
DECL|MCAN_GFC_OFFSET|macro|MCAN_GFC_OFFSET
DECL|MCAN_GFC_RRFE_FILTER_Val|macro|MCAN_GFC_RRFE_FILTER_Val
DECL|MCAN_GFC_RRFE_FILTER|macro|MCAN_GFC_RRFE_FILTER
DECL|MCAN_GFC_RRFE_Msk|macro|MCAN_GFC_RRFE_Msk
DECL|MCAN_GFC_RRFE_Pos|macro|MCAN_GFC_RRFE_Pos
DECL|MCAN_GFC_RRFE_REJECT_Val|macro|MCAN_GFC_RRFE_REJECT_Val
DECL|MCAN_GFC_RRFE_REJECT|macro|MCAN_GFC_RRFE_REJECT
DECL|MCAN_GFC_RRFE|macro|MCAN_GFC_RRFE
DECL|MCAN_GFC_RRFS_FILTER_Val|macro|MCAN_GFC_RRFS_FILTER_Val
DECL|MCAN_GFC_RRFS_FILTER|macro|MCAN_GFC_RRFS_FILTER
DECL|MCAN_GFC_RRFS_Msk|macro|MCAN_GFC_RRFS_Msk
DECL|MCAN_GFC_RRFS_Pos|macro|MCAN_GFC_RRFS_Pos
DECL|MCAN_GFC_RRFS_REJECT_Val|macro|MCAN_GFC_RRFS_REJECT_Val
DECL|MCAN_GFC_RRFS_REJECT|macro|MCAN_GFC_RRFS_REJECT
DECL|MCAN_GFC_RRFS|macro|MCAN_GFC_RRFS
DECL|MCAN_GFC_Type|typedef|} MCAN_GFC_Type;
DECL|MCAN_GFC|member|__IO MCAN_GFC_Type MCAN_GFC; /**< Offset: 0x80 (R/W 32) Global Filter Configuration Register */
DECL|MCAN_GFC|member|__IO uint32_t MCAN_GFC; /**< (MCAN Offset: 0x80) Global Filter Configuration Register */
DECL|MCAN_HPMS_BIDX_Msk|macro|MCAN_HPMS_BIDX_Msk
DECL|MCAN_HPMS_BIDX_Pos|macro|MCAN_HPMS_BIDX_Pos
DECL|MCAN_HPMS_BIDX|macro|MCAN_HPMS_BIDX
DECL|MCAN_HPMS_FIDX_Msk|macro|MCAN_HPMS_FIDX_Msk
DECL|MCAN_HPMS_FIDX_Pos|macro|MCAN_HPMS_FIDX_Pos
DECL|MCAN_HPMS_FIDX|macro|MCAN_HPMS_FIDX
DECL|MCAN_HPMS_FLST_Msk|macro|MCAN_HPMS_FLST_Msk
DECL|MCAN_HPMS_FLST_Pos|macro|MCAN_HPMS_FLST_Pos
DECL|MCAN_HPMS_FLST|macro|MCAN_HPMS_FLST
DECL|MCAN_HPMS_MASK|macro|MCAN_HPMS_MASK
DECL|MCAN_HPMS_MSI_FIFO_0_Val|macro|MCAN_HPMS_MSI_FIFO_0_Val
DECL|MCAN_HPMS_MSI_FIFO_0|macro|MCAN_HPMS_MSI_FIFO_0
DECL|MCAN_HPMS_MSI_FIFO_1_Val|macro|MCAN_HPMS_MSI_FIFO_1_Val
DECL|MCAN_HPMS_MSI_FIFO_1|macro|MCAN_HPMS_MSI_FIFO_1
DECL|MCAN_HPMS_MSI_LOST_Val|macro|MCAN_HPMS_MSI_LOST_Val
DECL|MCAN_HPMS_MSI_LOST|macro|MCAN_HPMS_MSI_LOST
DECL|MCAN_HPMS_MSI_Msk|macro|MCAN_HPMS_MSI_Msk
DECL|MCAN_HPMS_MSI_NO_FIFO_SEL_Val|macro|MCAN_HPMS_MSI_NO_FIFO_SEL_Val
DECL|MCAN_HPMS_MSI_NO_FIFO_SEL|macro|MCAN_HPMS_MSI_NO_FIFO_SEL
DECL|MCAN_HPMS_MSI_Pos|macro|MCAN_HPMS_MSI_Pos
DECL|MCAN_HPMS_MSI|macro|MCAN_HPMS_MSI
DECL|MCAN_HPMS_Msk|macro|MCAN_HPMS_Msk
DECL|MCAN_HPMS_OFFSET|macro|MCAN_HPMS_OFFSET
DECL|MCAN_HPMS_Type|typedef|} MCAN_HPMS_Type;
DECL|MCAN_HPMS|member|__I MCAN_HPMS_Type MCAN_HPMS; /**< Offset: 0x94 (R/ 32) High Priority Message Status Register */
DECL|MCAN_HPMS|member|__I uint32_t MCAN_HPMS; /**< (MCAN Offset: 0x94) High Priority Message Status Register */
DECL|MCAN_IE_ACKEE_Msk|macro|MCAN_IE_ACKEE_Msk
DECL|MCAN_IE_ACKEE_Pos|macro|MCAN_IE_ACKEE_Pos
DECL|MCAN_IE_ACKEE|macro|MCAN_IE_ACKEE
DECL|MCAN_IE_BEE_Msk|macro|MCAN_IE_BEE_Msk
DECL|MCAN_IE_BEE_Pos|macro|MCAN_IE_BEE_Pos
DECL|MCAN_IE_BEE|macro|MCAN_IE_BEE
DECL|MCAN_IE_BOE_Msk|macro|MCAN_IE_BOE_Msk
DECL|MCAN_IE_BOE_Pos|macro|MCAN_IE_BOE_Pos
DECL|MCAN_IE_BOE|macro|MCAN_IE_BOE
DECL|MCAN_IE_CRCEE_Msk|macro|MCAN_IE_CRCEE_Msk
DECL|MCAN_IE_CRCEE_Pos|macro|MCAN_IE_CRCEE_Pos
DECL|MCAN_IE_CRCEE|macro|MCAN_IE_CRCEE
DECL|MCAN_IE_DRXE_Msk|macro|MCAN_IE_DRXE_Msk
DECL|MCAN_IE_DRXE_Pos|macro|MCAN_IE_DRXE_Pos
DECL|MCAN_IE_DRXE|macro|MCAN_IE_DRXE
DECL|MCAN_IE_ELOE_Msk|macro|MCAN_IE_ELOE_Msk
DECL|MCAN_IE_ELOE_Pos|macro|MCAN_IE_ELOE_Pos
DECL|MCAN_IE_ELOE|macro|MCAN_IE_ELOE
DECL|MCAN_IE_EPE_Msk|macro|MCAN_IE_EPE_Msk
DECL|MCAN_IE_EPE_Pos|macro|MCAN_IE_EPE_Pos
DECL|MCAN_IE_EPE|macro|MCAN_IE_EPE
DECL|MCAN_IE_EWE_Msk|macro|MCAN_IE_EWE_Msk
DECL|MCAN_IE_EWE_Pos|macro|MCAN_IE_EWE_Pos
DECL|MCAN_IE_EWE|macro|MCAN_IE_EWE
DECL|MCAN_IE_FOEE_Msk|macro|MCAN_IE_FOEE_Msk
DECL|MCAN_IE_FOEE_Pos|macro|MCAN_IE_FOEE_Pos
DECL|MCAN_IE_FOEE|macro|MCAN_IE_FOEE
DECL|MCAN_IE_HPME_Msk|macro|MCAN_IE_HPME_Msk
DECL|MCAN_IE_HPME_Pos|macro|MCAN_IE_HPME_Pos
DECL|MCAN_IE_HPME|macro|MCAN_IE_HPME
DECL|MCAN_IE_MASK|macro|MCAN_IE_MASK
DECL|MCAN_IE_MRAFE_Msk|macro|MCAN_IE_MRAFE_Msk
DECL|MCAN_IE_MRAFE_Pos|macro|MCAN_IE_MRAFE_Pos
DECL|MCAN_IE_MRAFE|macro|MCAN_IE_MRAFE
DECL|MCAN_IE_Msk|macro|MCAN_IE_Msk
DECL|MCAN_IE_OFFSET|macro|MCAN_IE_OFFSET
DECL|MCAN_IE_RF0FE_Msk|macro|MCAN_IE_RF0FE_Msk
DECL|MCAN_IE_RF0FE_Pos|macro|MCAN_IE_RF0FE_Pos
DECL|MCAN_IE_RF0FE|macro|MCAN_IE_RF0FE
DECL|MCAN_IE_RF0LE_Msk|macro|MCAN_IE_RF0LE_Msk
DECL|MCAN_IE_RF0LE_Pos|macro|MCAN_IE_RF0LE_Pos
DECL|MCAN_IE_RF0LE|macro|MCAN_IE_RF0LE
DECL|MCAN_IE_RF0NE_Msk|macro|MCAN_IE_RF0NE_Msk
DECL|MCAN_IE_RF0NE_Pos|macro|MCAN_IE_RF0NE_Pos
DECL|MCAN_IE_RF0NE|macro|MCAN_IE_RF0NE
DECL|MCAN_IE_RF0WE_Msk|macro|MCAN_IE_RF0WE_Msk
DECL|MCAN_IE_RF0WE_Pos|macro|MCAN_IE_RF0WE_Pos
DECL|MCAN_IE_RF0WE|macro|MCAN_IE_RF0WE
DECL|MCAN_IE_RF1FE_Msk|macro|MCAN_IE_RF1FE_Msk
DECL|MCAN_IE_RF1FE_Pos|macro|MCAN_IE_RF1FE_Pos
DECL|MCAN_IE_RF1FE|macro|MCAN_IE_RF1FE
DECL|MCAN_IE_RF1LE_Msk|macro|MCAN_IE_RF1LE_Msk
DECL|MCAN_IE_RF1LE_Pos|macro|MCAN_IE_RF1LE_Pos
DECL|MCAN_IE_RF1LE|macro|MCAN_IE_RF1LE
DECL|MCAN_IE_RF1NE_Msk|macro|MCAN_IE_RF1NE_Msk
DECL|MCAN_IE_RF1NE_Pos|macro|MCAN_IE_RF1NE_Pos
DECL|MCAN_IE_RF1NE|macro|MCAN_IE_RF1NE
DECL|MCAN_IE_RF1WE_Msk|macro|MCAN_IE_RF1WE_Msk
DECL|MCAN_IE_RF1WE_Pos|macro|MCAN_IE_RF1WE_Pos
DECL|MCAN_IE_RF1WE|macro|MCAN_IE_RF1WE
DECL|MCAN_IE_STEE_Msk|macro|MCAN_IE_STEE_Msk
DECL|MCAN_IE_STEE_Pos|macro|MCAN_IE_STEE_Pos
DECL|MCAN_IE_STEE|macro|MCAN_IE_STEE
DECL|MCAN_IE_TCE_Msk|macro|MCAN_IE_TCE_Msk
DECL|MCAN_IE_TCE_Pos|macro|MCAN_IE_TCE_Pos
DECL|MCAN_IE_TCE|macro|MCAN_IE_TCE
DECL|MCAN_IE_TCFE_Msk|macro|MCAN_IE_TCFE_Msk
DECL|MCAN_IE_TCFE_Pos|macro|MCAN_IE_TCFE_Pos
DECL|MCAN_IE_TCFE|macro|MCAN_IE_TCFE
DECL|MCAN_IE_TEFFE_Msk|macro|MCAN_IE_TEFFE_Msk
DECL|MCAN_IE_TEFFE_Pos|macro|MCAN_IE_TEFFE_Pos
DECL|MCAN_IE_TEFFE|macro|MCAN_IE_TEFFE
DECL|MCAN_IE_TEFLE_Msk|macro|MCAN_IE_TEFLE_Msk
DECL|MCAN_IE_TEFLE_Pos|macro|MCAN_IE_TEFLE_Pos
DECL|MCAN_IE_TEFLE|macro|MCAN_IE_TEFLE
DECL|MCAN_IE_TEFNE_Msk|macro|MCAN_IE_TEFNE_Msk
DECL|MCAN_IE_TEFNE_Pos|macro|MCAN_IE_TEFNE_Pos
DECL|MCAN_IE_TEFNE|macro|MCAN_IE_TEFNE
DECL|MCAN_IE_TEFWE_Msk|macro|MCAN_IE_TEFWE_Msk
DECL|MCAN_IE_TEFWE_Pos|macro|MCAN_IE_TEFWE_Pos
DECL|MCAN_IE_TEFWE|macro|MCAN_IE_TEFWE
DECL|MCAN_IE_TFEE_Msk|macro|MCAN_IE_TFEE_Msk
DECL|MCAN_IE_TFEE_Pos|macro|MCAN_IE_TFEE_Pos
DECL|MCAN_IE_TFEE|macro|MCAN_IE_TFEE
DECL|MCAN_IE_TOOE_Msk|macro|MCAN_IE_TOOE_Msk
DECL|MCAN_IE_TOOE_Pos|macro|MCAN_IE_TOOE_Pos
DECL|MCAN_IE_TOOE|macro|MCAN_IE_TOOE
DECL|MCAN_IE_TSWE_Msk|macro|MCAN_IE_TSWE_Msk
DECL|MCAN_IE_TSWE_Pos|macro|MCAN_IE_TSWE_Pos
DECL|MCAN_IE_TSWE|macro|MCAN_IE_TSWE
DECL|MCAN_IE_Type|typedef|} MCAN_IE_Type;
DECL|MCAN_IE_WDIE_Msk|macro|MCAN_IE_WDIE_Msk
DECL|MCAN_IE_WDIE_Pos|macro|MCAN_IE_WDIE_Pos
DECL|MCAN_IE_WDIE|macro|MCAN_IE_WDIE
DECL|MCAN_IE|member|__IO MCAN_IE_Type MCAN_IE; /**< Offset: 0x54 (R/W 32) Interrupt Enable Register */
DECL|MCAN_IE|member|__IO uint32_t MCAN_IE; /**< (MCAN Offset: 0x54) Interrupt Enable Register */
DECL|MCAN_ILE_EINT0_Msk|macro|MCAN_ILE_EINT0_Msk
DECL|MCAN_ILE_EINT0_Pos|macro|MCAN_ILE_EINT0_Pos
DECL|MCAN_ILE_EINT0|macro|MCAN_ILE_EINT0
DECL|MCAN_ILE_EINT1_Msk|macro|MCAN_ILE_EINT1_Msk
DECL|MCAN_ILE_EINT1_Pos|macro|MCAN_ILE_EINT1_Pos
DECL|MCAN_ILE_EINT1|macro|MCAN_ILE_EINT1
DECL|MCAN_ILE_EINT_Msk|macro|MCAN_ILE_EINT_Msk
DECL|MCAN_ILE_EINT_Pos|macro|MCAN_ILE_EINT_Pos
DECL|MCAN_ILE_EINT|macro|MCAN_ILE_EINT
DECL|MCAN_ILE_MASK|macro|MCAN_ILE_MASK
DECL|MCAN_ILE_Msk|macro|MCAN_ILE_Msk
DECL|MCAN_ILE_OFFSET|macro|MCAN_ILE_OFFSET
DECL|MCAN_ILE_Type|typedef|} MCAN_ILE_Type;
DECL|MCAN_ILE|member|__IO MCAN_ILE_Type MCAN_ILE; /**< Offset: 0x5C (R/W 32) Interrupt Line Enable Register */
DECL|MCAN_ILE|member|__IO uint32_t MCAN_ILE; /**< (MCAN Offset: 0x5C) Interrupt Line Enable Register */
DECL|MCAN_ILS_ACKEL_Msk|macro|MCAN_ILS_ACKEL_Msk
DECL|MCAN_ILS_ACKEL_Pos|macro|MCAN_ILS_ACKEL_Pos
DECL|MCAN_ILS_ACKEL|macro|MCAN_ILS_ACKEL
DECL|MCAN_ILS_BEL_Msk|macro|MCAN_ILS_BEL_Msk
DECL|MCAN_ILS_BEL_Pos|macro|MCAN_ILS_BEL_Pos
DECL|MCAN_ILS_BEL|macro|MCAN_ILS_BEL
DECL|MCAN_ILS_BOL_Msk|macro|MCAN_ILS_BOL_Msk
DECL|MCAN_ILS_BOL_Pos|macro|MCAN_ILS_BOL_Pos
DECL|MCAN_ILS_BOL|macro|MCAN_ILS_BOL
DECL|MCAN_ILS_CRCEL_Msk|macro|MCAN_ILS_CRCEL_Msk
DECL|MCAN_ILS_CRCEL_Pos|macro|MCAN_ILS_CRCEL_Pos
DECL|MCAN_ILS_CRCEL|macro|MCAN_ILS_CRCEL
DECL|MCAN_ILS_DRXL_Msk|macro|MCAN_ILS_DRXL_Msk
DECL|MCAN_ILS_DRXL_Pos|macro|MCAN_ILS_DRXL_Pos
DECL|MCAN_ILS_DRXL|macro|MCAN_ILS_DRXL
DECL|MCAN_ILS_ELOL_Msk|macro|MCAN_ILS_ELOL_Msk
DECL|MCAN_ILS_ELOL_Pos|macro|MCAN_ILS_ELOL_Pos
DECL|MCAN_ILS_ELOL|macro|MCAN_ILS_ELOL
DECL|MCAN_ILS_EPL_Msk|macro|MCAN_ILS_EPL_Msk
DECL|MCAN_ILS_EPL_Pos|macro|MCAN_ILS_EPL_Pos
DECL|MCAN_ILS_EPL|macro|MCAN_ILS_EPL
DECL|MCAN_ILS_EWL_Msk|macro|MCAN_ILS_EWL_Msk
DECL|MCAN_ILS_EWL_Pos|macro|MCAN_ILS_EWL_Pos
DECL|MCAN_ILS_EWL|macro|MCAN_ILS_EWL
DECL|MCAN_ILS_FOEL_Msk|macro|MCAN_ILS_FOEL_Msk
DECL|MCAN_ILS_FOEL_Pos|macro|MCAN_ILS_FOEL_Pos
DECL|MCAN_ILS_FOEL|macro|MCAN_ILS_FOEL
DECL|MCAN_ILS_HPML_Msk|macro|MCAN_ILS_HPML_Msk
DECL|MCAN_ILS_HPML_Pos|macro|MCAN_ILS_HPML_Pos
DECL|MCAN_ILS_HPML|macro|MCAN_ILS_HPML
DECL|MCAN_ILS_MASK|macro|MCAN_ILS_MASK
DECL|MCAN_ILS_MRAFL_Msk|macro|MCAN_ILS_MRAFL_Msk
DECL|MCAN_ILS_MRAFL_Pos|macro|MCAN_ILS_MRAFL_Pos
DECL|MCAN_ILS_MRAFL|macro|MCAN_ILS_MRAFL
DECL|MCAN_ILS_Msk|macro|MCAN_ILS_Msk
DECL|MCAN_ILS_OFFSET|macro|MCAN_ILS_OFFSET
DECL|MCAN_ILS_RF0FL_Msk|macro|MCAN_ILS_RF0FL_Msk
DECL|MCAN_ILS_RF0FL_Pos|macro|MCAN_ILS_RF0FL_Pos
DECL|MCAN_ILS_RF0FL|macro|MCAN_ILS_RF0FL
DECL|MCAN_ILS_RF0LL_Msk|macro|MCAN_ILS_RF0LL_Msk
DECL|MCAN_ILS_RF0LL_Pos|macro|MCAN_ILS_RF0LL_Pos
DECL|MCAN_ILS_RF0LL|macro|MCAN_ILS_RF0LL
DECL|MCAN_ILS_RF0NL_Msk|macro|MCAN_ILS_RF0NL_Msk
DECL|MCAN_ILS_RF0NL_Pos|macro|MCAN_ILS_RF0NL_Pos
DECL|MCAN_ILS_RF0NL|macro|MCAN_ILS_RF0NL
DECL|MCAN_ILS_RF0WL_Msk|macro|MCAN_ILS_RF0WL_Msk
DECL|MCAN_ILS_RF0WL_Pos|macro|MCAN_ILS_RF0WL_Pos
DECL|MCAN_ILS_RF0WL|macro|MCAN_ILS_RF0WL
DECL|MCAN_ILS_RF1FL_Msk|macro|MCAN_ILS_RF1FL_Msk
DECL|MCAN_ILS_RF1FL_Pos|macro|MCAN_ILS_RF1FL_Pos
DECL|MCAN_ILS_RF1FL|macro|MCAN_ILS_RF1FL
DECL|MCAN_ILS_RF1LL_Msk|macro|MCAN_ILS_RF1LL_Msk
DECL|MCAN_ILS_RF1LL_Pos|macro|MCAN_ILS_RF1LL_Pos
DECL|MCAN_ILS_RF1LL|macro|MCAN_ILS_RF1LL
DECL|MCAN_ILS_RF1NL_Msk|macro|MCAN_ILS_RF1NL_Msk
DECL|MCAN_ILS_RF1NL_Pos|macro|MCAN_ILS_RF1NL_Pos
DECL|MCAN_ILS_RF1NL|macro|MCAN_ILS_RF1NL
DECL|MCAN_ILS_RF1WL_Msk|macro|MCAN_ILS_RF1WL_Msk
DECL|MCAN_ILS_RF1WL_Pos|macro|MCAN_ILS_RF1WL_Pos
DECL|MCAN_ILS_RF1WL|macro|MCAN_ILS_RF1WL
DECL|MCAN_ILS_STEL_Msk|macro|MCAN_ILS_STEL_Msk
DECL|MCAN_ILS_STEL_Pos|macro|MCAN_ILS_STEL_Pos
DECL|MCAN_ILS_STEL|macro|MCAN_ILS_STEL
DECL|MCAN_ILS_TCFL_Msk|macro|MCAN_ILS_TCFL_Msk
DECL|MCAN_ILS_TCFL_Pos|macro|MCAN_ILS_TCFL_Pos
DECL|MCAN_ILS_TCFL|macro|MCAN_ILS_TCFL
DECL|MCAN_ILS_TCL_Msk|macro|MCAN_ILS_TCL_Msk
DECL|MCAN_ILS_TCL_Pos|macro|MCAN_ILS_TCL_Pos
DECL|MCAN_ILS_TCL|macro|MCAN_ILS_TCL
DECL|MCAN_ILS_TEFFL_Msk|macro|MCAN_ILS_TEFFL_Msk
DECL|MCAN_ILS_TEFFL_Pos|macro|MCAN_ILS_TEFFL_Pos
DECL|MCAN_ILS_TEFFL|macro|MCAN_ILS_TEFFL
DECL|MCAN_ILS_TEFLL_Msk|macro|MCAN_ILS_TEFLL_Msk
DECL|MCAN_ILS_TEFLL_Pos|macro|MCAN_ILS_TEFLL_Pos
DECL|MCAN_ILS_TEFLL|macro|MCAN_ILS_TEFLL
DECL|MCAN_ILS_TEFNL_Msk|macro|MCAN_ILS_TEFNL_Msk
DECL|MCAN_ILS_TEFNL_Pos|macro|MCAN_ILS_TEFNL_Pos
DECL|MCAN_ILS_TEFNL|macro|MCAN_ILS_TEFNL
DECL|MCAN_ILS_TEFWL_Msk|macro|MCAN_ILS_TEFWL_Msk
DECL|MCAN_ILS_TEFWL_Pos|macro|MCAN_ILS_TEFWL_Pos
DECL|MCAN_ILS_TEFWL|macro|MCAN_ILS_TEFWL
DECL|MCAN_ILS_TFEL_Msk|macro|MCAN_ILS_TFEL_Msk
DECL|MCAN_ILS_TFEL_Pos|macro|MCAN_ILS_TFEL_Pos
DECL|MCAN_ILS_TFEL|macro|MCAN_ILS_TFEL
DECL|MCAN_ILS_TOOL_Msk|macro|MCAN_ILS_TOOL_Msk
DECL|MCAN_ILS_TOOL_Pos|macro|MCAN_ILS_TOOL_Pos
DECL|MCAN_ILS_TOOL|macro|MCAN_ILS_TOOL
DECL|MCAN_ILS_TSWL_Msk|macro|MCAN_ILS_TSWL_Msk
DECL|MCAN_ILS_TSWL_Pos|macro|MCAN_ILS_TSWL_Pos
DECL|MCAN_ILS_TSWL|macro|MCAN_ILS_TSWL
DECL|MCAN_ILS_Type|typedef|} MCAN_ILS_Type;
DECL|MCAN_ILS_WDIL_Msk|macro|MCAN_ILS_WDIL_Msk
DECL|MCAN_ILS_WDIL_Pos|macro|MCAN_ILS_WDIL_Pos
DECL|MCAN_ILS_WDIL|macro|MCAN_ILS_WDIL
DECL|MCAN_ILS|member|__IO MCAN_ILS_Type MCAN_ILS; /**< Offset: 0x58 (R/W 32) Interrupt Line Select Register */
DECL|MCAN_ILS|member|__IO uint32_t MCAN_ILS; /**< (MCAN Offset: 0x58) Interrupt Line Select Register */
DECL|MCAN_IR_ACKE_Msk|macro|MCAN_IR_ACKE_Msk
DECL|MCAN_IR_ACKE_Pos|macro|MCAN_IR_ACKE_Pos
DECL|MCAN_IR_ACKE|macro|MCAN_IR_ACKE
DECL|MCAN_IR_BE_Msk|macro|MCAN_IR_BE_Msk
DECL|MCAN_IR_BE_Pos|macro|MCAN_IR_BE_Pos
DECL|MCAN_IR_BE|macro|MCAN_IR_BE
DECL|MCAN_IR_BO_Msk|macro|MCAN_IR_BO_Msk
DECL|MCAN_IR_BO_Pos|macro|MCAN_IR_BO_Pos
DECL|MCAN_IR_BO|macro|MCAN_IR_BO
DECL|MCAN_IR_CRCE_Msk|macro|MCAN_IR_CRCE_Msk
DECL|MCAN_IR_CRCE_Pos|macro|MCAN_IR_CRCE_Pos
DECL|MCAN_IR_CRCE|macro|MCAN_IR_CRCE
DECL|MCAN_IR_DRX_Msk|macro|MCAN_IR_DRX_Msk
DECL|MCAN_IR_DRX_Pos|macro|MCAN_IR_DRX_Pos
DECL|MCAN_IR_DRX|macro|MCAN_IR_DRX
DECL|MCAN_IR_ELO_Msk|macro|MCAN_IR_ELO_Msk
DECL|MCAN_IR_ELO_Pos|macro|MCAN_IR_ELO_Pos
DECL|MCAN_IR_ELO|macro|MCAN_IR_ELO
DECL|MCAN_IR_EP_Msk|macro|MCAN_IR_EP_Msk
DECL|MCAN_IR_EP_Pos|macro|MCAN_IR_EP_Pos
DECL|MCAN_IR_EP|macro|MCAN_IR_EP
DECL|MCAN_IR_EW_Msk|macro|MCAN_IR_EW_Msk
DECL|MCAN_IR_EW_Pos|macro|MCAN_IR_EW_Pos
DECL|MCAN_IR_EW|macro|MCAN_IR_EW
DECL|MCAN_IR_FOE_Msk|macro|MCAN_IR_FOE_Msk
DECL|MCAN_IR_FOE_Pos|macro|MCAN_IR_FOE_Pos
DECL|MCAN_IR_FOE|macro|MCAN_IR_FOE
DECL|MCAN_IR_HPM_Msk|macro|MCAN_IR_HPM_Msk
DECL|MCAN_IR_HPM_Pos|macro|MCAN_IR_HPM_Pos
DECL|MCAN_IR_HPM|macro|MCAN_IR_HPM
DECL|MCAN_IR_MASK|macro|MCAN_IR_MASK
DECL|MCAN_IR_MRAF_Msk|macro|MCAN_IR_MRAF_Msk
DECL|MCAN_IR_MRAF_Pos|macro|MCAN_IR_MRAF_Pos
DECL|MCAN_IR_MRAF|macro|MCAN_IR_MRAF
DECL|MCAN_IR_Msk|macro|MCAN_IR_Msk
DECL|MCAN_IR_OFFSET|macro|MCAN_IR_OFFSET
DECL|MCAN_IR_RF0F_Msk|macro|MCAN_IR_RF0F_Msk
DECL|MCAN_IR_RF0F_Pos|macro|MCAN_IR_RF0F_Pos
DECL|MCAN_IR_RF0F|macro|MCAN_IR_RF0F
DECL|MCAN_IR_RF0L_Msk|macro|MCAN_IR_RF0L_Msk
DECL|MCAN_IR_RF0L_Pos|macro|MCAN_IR_RF0L_Pos
DECL|MCAN_IR_RF0L|macro|MCAN_IR_RF0L
DECL|MCAN_IR_RF0N_Msk|macro|MCAN_IR_RF0N_Msk
DECL|MCAN_IR_RF0N_Pos|macro|MCAN_IR_RF0N_Pos
DECL|MCAN_IR_RF0N|macro|MCAN_IR_RF0N
DECL|MCAN_IR_RF0W_Msk|macro|MCAN_IR_RF0W_Msk
DECL|MCAN_IR_RF0W_Pos|macro|MCAN_IR_RF0W_Pos
DECL|MCAN_IR_RF0W|macro|MCAN_IR_RF0W
DECL|MCAN_IR_RF1F_Msk|macro|MCAN_IR_RF1F_Msk
DECL|MCAN_IR_RF1F_Pos|macro|MCAN_IR_RF1F_Pos
DECL|MCAN_IR_RF1F|macro|MCAN_IR_RF1F
DECL|MCAN_IR_RF1L_Msk|macro|MCAN_IR_RF1L_Msk
DECL|MCAN_IR_RF1L_Pos|macro|MCAN_IR_RF1L_Pos
DECL|MCAN_IR_RF1L|macro|MCAN_IR_RF1L
DECL|MCAN_IR_RF1N_Msk|macro|MCAN_IR_RF1N_Msk
DECL|MCAN_IR_RF1N_Pos|macro|MCAN_IR_RF1N_Pos
DECL|MCAN_IR_RF1N|macro|MCAN_IR_RF1N
DECL|MCAN_IR_RF1W_Msk|macro|MCAN_IR_RF1W_Msk
DECL|MCAN_IR_RF1W_Pos|macro|MCAN_IR_RF1W_Pos
DECL|MCAN_IR_RF1W|macro|MCAN_IR_RF1W
DECL|MCAN_IR_STE_Msk|macro|MCAN_IR_STE_Msk
DECL|MCAN_IR_STE_Pos|macro|MCAN_IR_STE_Pos
DECL|MCAN_IR_STE|macro|MCAN_IR_STE
DECL|MCAN_IR_TCF_Msk|macro|MCAN_IR_TCF_Msk
DECL|MCAN_IR_TCF_Pos|macro|MCAN_IR_TCF_Pos
DECL|MCAN_IR_TCF|macro|MCAN_IR_TCF
DECL|MCAN_IR_TC_Msk|macro|MCAN_IR_TC_Msk
DECL|MCAN_IR_TC_Pos|macro|MCAN_IR_TC_Pos
DECL|MCAN_IR_TC|macro|MCAN_IR_TC
DECL|MCAN_IR_TEFF_Msk|macro|MCAN_IR_TEFF_Msk
DECL|MCAN_IR_TEFF_Pos|macro|MCAN_IR_TEFF_Pos
DECL|MCAN_IR_TEFF|macro|MCAN_IR_TEFF
DECL|MCAN_IR_TEFL_Msk|macro|MCAN_IR_TEFL_Msk
DECL|MCAN_IR_TEFL_Pos|macro|MCAN_IR_TEFL_Pos
DECL|MCAN_IR_TEFL|macro|MCAN_IR_TEFL
DECL|MCAN_IR_TEFN_Msk|macro|MCAN_IR_TEFN_Msk
DECL|MCAN_IR_TEFN_Pos|macro|MCAN_IR_TEFN_Pos
DECL|MCAN_IR_TEFN|macro|MCAN_IR_TEFN
DECL|MCAN_IR_TEFW_Msk|macro|MCAN_IR_TEFW_Msk
DECL|MCAN_IR_TEFW_Pos|macro|MCAN_IR_TEFW_Pos
DECL|MCAN_IR_TEFW|macro|MCAN_IR_TEFW
DECL|MCAN_IR_TFE_Msk|macro|MCAN_IR_TFE_Msk
DECL|MCAN_IR_TFE_Pos|macro|MCAN_IR_TFE_Pos
DECL|MCAN_IR_TFE|macro|MCAN_IR_TFE
DECL|MCAN_IR_TOO_Msk|macro|MCAN_IR_TOO_Msk
DECL|MCAN_IR_TOO_Pos|macro|MCAN_IR_TOO_Pos
DECL|MCAN_IR_TOO|macro|MCAN_IR_TOO
DECL|MCAN_IR_TSW_Msk|macro|MCAN_IR_TSW_Msk
DECL|MCAN_IR_TSW_Pos|macro|MCAN_IR_TSW_Pos
DECL|MCAN_IR_TSW|macro|MCAN_IR_TSW
DECL|MCAN_IR_Type|typedef|} MCAN_IR_Type;
DECL|MCAN_IR_WDI_Msk|macro|MCAN_IR_WDI_Msk
DECL|MCAN_IR_WDI_Pos|macro|MCAN_IR_WDI_Pos
DECL|MCAN_IR_WDI|macro|MCAN_IR_WDI
DECL|MCAN_IR|member|__IO MCAN_IR_Type MCAN_IR; /**< Offset: 0x50 (R/W 32) Interrupt Register */
DECL|MCAN_IR|member|__IO uint32_t MCAN_IR; /**< (MCAN Offset: 0x50) Interrupt Register */
DECL|MCAN_NDAT1_MASK|macro|MCAN_NDAT1_MASK
DECL|MCAN_NDAT1_Msk|macro|MCAN_NDAT1_Msk
DECL|MCAN_NDAT1_ND0_Msk|macro|MCAN_NDAT1_ND0_Msk
DECL|MCAN_NDAT1_ND0_Pos|macro|MCAN_NDAT1_ND0_Pos
DECL|MCAN_NDAT1_ND0|macro|MCAN_NDAT1_ND0
DECL|MCAN_NDAT1_ND10_Msk|macro|MCAN_NDAT1_ND10_Msk
DECL|MCAN_NDAT1_ND10_Pos|macro|MCAN_NDAT1_ND10_Pos
DECL|MCAN_NDAT1_ND10|macro|MCAN_NDAT1_ND10
DECL|MCAN_NDAT1_ND11_Msk|macro|MCAN_NDAT1_ND11_Msk
DECL|MCAN_NDAT1_ND11_Pos|macro|MCAN_NDAT1_ND11_Pos
DECL|MCAN_NDAT1_ND11|macro|MCAN_NDAT1_ND11
DECL|MCAN_NDAT1_ND12_Msk|macro|MCAN_NDAT1_ND12_Msk
DECL|MCAN_NDAT1_ND12_Pos|macro|MCAN_NDAT1_ND12_Pos
DECL|MCAN_NDAT1_ND12|macro|MCAN_NDAT1_ND12
DECL|MCAN_NDAT1_ND13_Msk|macro|MCAN_NDAT1_ND13_Msk
DECL|MCAN_NDAT1_ND13_Pos|macro|MCAN_NDAT1_ND13_Pos
DECL|MCAN_NDAT1_ND13|macro|MCAN_NDAT1_ND13
DECL|MCAN_NDAT1_ND14_Msk|macro|MCAN_NDAT1_ND14_Msk
DECL|MCAN_NDAT1_ND14_Pos|macro|MCAN_NDAT1_ND14_Pos
DECL|MCAN_NDAT1_ND14|macro|MCAN_NDAT1_ND14
DECL|MCAN_NDAT1_ND15_Msk|macro|MCAN_NDAT1_ND15_Msk
DECL|MCAN_NDAT1_ND15_Pos|macro|MCAN_NDAT1_ND15_Pos
DECL|MCAN_NDAT1_ND15|macro|MCAN_NDAT1_ND15
DECL|MCAN_NDAT1_ND16_Msk|macro|MCAN_NDAT1_ND16_Msk
DECL|MCAN_NDAT1_ND16_Pos|macro|MCAN_NDAT1_ND16_Pos
DECL|MCAN_NDAT1_ND16|macro|MCAN_NDAT1_ND16
DECL|MCAN_NDAT1_ND17_Msk|macro|MCAN_NDAT1_ND17_Msk
DECL|MCAN_NDAT1_ND17_Pos|macro|MCAN_NDAT1_ND17_Pos
DECL|MCAN_NDAT1_ND17|macro|MCAN_NDAT1_ND17
DECL|MCAN_NDAT1_ND18_Msk|macro|MCAN_NDAT1_ND18_Msk
DECL|MCAN_NDAT1_ND18_Pos|macro|MCAN_NDAT1_ND18_Pos
DECL|MCAN_NDAT1_ND18|macro|MCAN_NDAT1_ND18
DECL|MCAN_NDAT1_ND19_Msk|macro|MCAN_NDAT1_ND19_Msk
DECL|MCAN_NDAT1_ND19_Pos|macro|MCAN_NDAT1_ND19_Pos
DECL|MCAN_NDAT1_ND19|macro|MCAN_NDAT1_ND19
DECL|MCAN_NDAT1_ND1_Msk|macro|MCAN_NDAT1_ND1_Msk
DECL|MCAN_NDAT1_ND1_Pos|macro|MCAN_NDAT1_ND1_Pos
DECL|MCAN_NDAT1_ND1|macro|MCAN_NDAT1_ND1
DECL|MCAN_NDAT1_ND20_Msk|macro|MCAN_NDAT1_ND20_Msk
DECL|MCAN_NDAT1_ND20_Pos|macro|MCAN_NDAT1_ND20_Pos
DECL|MCAN_NDAT1_ND20|macro|MCAN_NDAT1_ND20
DECL|MCAN_NDAT1_ND21_Msk|macro|MCAN_NDAT1_ND21_Msk
DECL|MCAN_NDAT1_ND21_Pos|macro|MCAN_NDAT1_ND21_Pos
DECL|MCAN_NDAT1_ND21|macro|MCAN_NDAT1_ND21
DECL|MCAN_NDAT1_ND22_Msk|macro|MCAN_NDAT1_ND22_Msk
DECL|MCAN_NDAT1_ND22_Pos|macro|MCAN_NDAT1_ND22_Pos
DECL|MCAN_NDAT1_ND22|macro|MCAN_NDAT1_ND22
DECL|MCAN_NDAT1_ND23_Msk|macro|MCAN_NDAT1_ND23_Msk
DECL|MCAN_NDAT1_ND23_Pos|macro|MCAN_NDAT1_ND23_Pos
DECL|MCAN_NDAT1_ND23|macro|MCAN_NDAT1_ND23
DECL|MCAN_NDAT1_ND24_Msk|macro|MCAN_NDAT1_ND24_Msk
DECL|MCAN_NDAT1_ND24_Pos|macro|MCAN_NDAT1_ND24_Pos
DECL|MCAN_NDAT1_ND24|macro|MCAN_NDAT1_ND24
DECL|MCAN_NDAT1_ND25_Msk|macro|MCAN_NDAT1_ND25_Msk
DECL|MCAN_NDAT1_ND25_Pos|macro|MCAN_NDAT1_ND25_Pos
DECL|MCAN_NDAT1_ND25|macro|MCAN_NDAT1_ND25
DECL|MCAN_NDAT1_ND26_Msk|macro|MCAN_NDAT1_ND26_Msk
DECL|MCAN_NDAT1_ND26_Pos|macro|MCAN_NDAT1_ND26_Pos
DECL|MCAN_NDAT1_ND26|macro|MCAN_NDAT1_ND26
DECL|MCAN_NDAT1_ND27_Msk|macro|MCAN_NDAT1_ND27_Msk
DECL|MCAN_NDAT1_ND27_Pos|macro|MCAN_NDAT1_ND27_Pos
DECL|MCAN_NDAT1_ND27|macro|MCAN_NDAT1_ND27
DECL|MCAN_NDAT1_ND28_Msk|macro|MCAN_NDAT1_ND28_Msk
DECL|MCAN_NDAT1_ND28_Pos|macro|MCAN_NDAT1_ND28_Pos
DECL|MCAN_NDAT1_ND28|macro|MCAN_NDAT1_ND28
DECL|MCAN_NDAT1_ND29_Msk|macro|MCAN_NDAT1_ND29_Msk
DECL|MCAN_NDAT1_ND29_Pos|macro|MCAN_NDAT1_ND29_Pos
DECL|MCAN_NDAT1_ND29|macro|MCAN_NDAT1_ND29
DECL|MCAN_NDAT1_ND2_Msk|macro|MCAN_NDAT1_ND2_Msk
DECL|MCAN_NDAT1_ND2_Pos|macro|MCAN_NDAT1_ND2_Pos
DECL|MCAN_NDAT1_ND2|macro|MCAN_NDAT1_ND2
DECL|MCAN_NDAT1_ND30_Msk|macro|MCAN_NDAT1_ND30_Msk
DECL|MCAN_NDAT1_ND30_Pos|macro|MCAN_NDAT1_ND30_Pos
DECL|MCAN_NDAT1_ND30|macro|MCAN_NDAT1_ND30
DECL|MCAN_NDAT1_ND31_Msk|macro|MCAN_NDAT1_ND31_Msk
DECL|MCAN_NDAT1_ND31_Pos|macro|MCAN_NDAT1_ND31_Pos
DECL|MCAN_NDAT1_ND31|macro|MCAN_NDAT1_ND31
DECL|MCAN_NDAT1_ND3_Msk|macro|MCAN_NDAT1_ND3_Msk
DECL|MCAN_NDAT1_ND3_Pos|macro|MCAN_NDAT1_ND3_Pos
DECL|MCAN_NDAT1_ND3|macro|MCAN_NDAT1_ND3
DECL|MCAN_NDAT1_ND4_Msk|macro|MCAN_NDAT1_ND4_Msk
DECL|MCAN_NDAT1_ND4_Pos|macro|MCAN_NDAT1_ND4_Pos
DECL|MCAN_NDAT1_ND4|macro|MCAN_NDAT1_ND4
DECL|MCAN_NDAT1_ND5_Msk|macro|MCAN_NDAT1_ND5_Msk
DECL|MCAN_NDAT1_ND5_Pos|macro|MCAN_NDAT1_ND5_Pos
DECL|MCAN_NDAT1_ND5|macro|MCAN_NDAT1_ND5
DECL|MCAN_NDAT1_ND6_Msk|macro|MCAN_NDAT1_ND6_Msk
DECL|MCAN_NDAT1_ND6_Pos|macro|MCAN_NDAT1_ND6_Pos
DECL|MCAN_NDAT1_ND6|macro|MCAN_NDAT1_ND6
DECL|MCAN_NDAT1_ND7_Msk|macro|MCAN_NDAT1_ND7_Msk
DECL|MCAN_NDAT1_ND7_Pos|macro|MCAN_NDAT1_ND7_Pos
DECL|MCAN_NDAT1_ND7|macro|MCAN_NDAT1_ND7
DECL|MCAN_NDAT1_ND8_Msk|macro|MCAN_NDAT1_ND8_Msk
DECL|MCAN_NDAT1_ND8_Pos|macro|MCAN_NDAT1_ND8_Pos
DECL|MCAN_NDAT1_ND8|macro|MCAN_NDAT1_ND8
DECL|MCAN_NDAT1_ND9_Msk|macro|MCAN_NDAT1_ND9_Msk
DECL|MCAN_NDAT1_ND9_Pos|macro|MCAN_NDAT1_ND9_Pos
DECL|MCAN_NDAT1_ND9|macro|MCAN_NDAT1_ND9
DECL|MCAN_NDAT1_ND_Msk|macro|MCAN_NDAT1_ND_Msk
DECL|MCAN_NDAT1_ND_Pos|macro|MCAN_NDAT1_ND_Pos
DECL|MCAN_NDAT1_ND|macro|MCAN_NDAT1_ND
DECL|MCAN_NDAT1_OFFSET|macro|MCAN_NDAT1_OFFSET
DECL|MCAN_NDAT1_Type|typedef|} MCAN_NDAT1_Type;
DECL|MCAN_NDAT1|member|__IO MCAN_NDAT1_Type MCAN_NDAT1; /**< Offset: 0x98 (R/W 32) New Data 1 Register */
DECL|MCAN_NDAT1|member|__IO uint32_t MCAN_NDAT1; /**< (MCAN Offset: 0x98) New Data 1 Register */
DECL|MCAN_NDAT2_MASK|macro|MCAN_NDAT2_MASK
DECL|MCAN_NDAT2_Msk|macro|MCAN_NDAT2_Msk
DECL|MCAN_NDAT2_ND32_Msk|macro|MCAN_NDAT2_ND32_Msk
DECL|MCAN_NDAT2_ND32_Pos|macro|MCAN_NDAT2_ND32_Pos
DECL|MCAN_NDAT2_ND32|macro|MCAN_NDAT2_ND32
DECL|MCAN_NDAT2_ND33_Msk|macro|MCAN_NDAT2_ND33_Msk
DECL|MCAN_NDAT2_ND33_Pos|macro|MCAN_NDAT2_ND33_Pos
DECL|MCAN_NDAT2_ND33|macro|MCAN_NDAT2_ND33
DECL|MCAN_NDAT2_ND34_Msk|macro|MCAN_NDAT2_ND34_Msk
DECL|MCAN_NDAT2_ND34_Pos|macro|MCAN_NDAT2_ND34_Pos
DECL|MCAN_NDAT2_ND34|macro|MCAN_NDAT2_ND34
DECL|MCAN_NDAT2_ND35_Msk|macro|MCAN_NDAT2_ND35_Msk
DECL|MCAN_NDAT2_ND35_Pos|macro|MCAN_NDAT2_ND35_Pos
DECL|MCAN_NDAT2_ND35|macro|MCAN_NDAT2_ND35
DECL|MCAN_NDAT2_ND36_Msk|macro|MCAN_NDAT2_ND36_Msk
DECL|MCAN_NDAT2_ND36_Pos|macro|MCAN_NDAT2_ND36_Pos
DECL|MCAN_NDAT2_ND36|macro|MCAN_NDAT2_ND36
DECL|MCAN_NDAT2_ND37_Msk|macro|MCAN_NDAT2_ND37_Msk
DECL|MCAN_NDAT2_ND37_Pos|macro|MCAN_NDAT2_ND37_Pos
DECL|MCAN_NDAT2_ND37|macro|MCAN_NDAT2_ND37
DECL|MCAN_NDAT2_ND38_Msk|macro|MCAN_NDAT2_ND38_Msk
DECL|MCAN_NDAT2_ND38_Pos|macro|MCAN_NDAT2_ND38_Pos
DECL|MCAN_NDAT2_ND38|macro|MCAN_NDAT2_ND38
DECL|MCAN_NDAT2_ND39_Msk|macro|MCAN_NDAT2_ND39_Msk
DECL|MCAN_NDAT2_ND39_Pos|macro|MCAN_NDAT2_ND39_Pos
DECL|MCAN_NDAT2_ND39|macro|MCAN_NDAT2_ND39
DECL|MCAN_NDAT2_ND40_Msk|macro|MCAN_NDAT2_ND40_Msk
DECL|MCAN_NDAT2_ND40_Pos|macro|MCAN_NDAT2_ND40_Pos
DECL|MCAN_NDAT2_ND40|macro|MCAN_NDAT2_ND40
DECL|MCAN_NDAT2_ND41_Msk|macro|MCAN_NDAT2_ND41_Msk
DECL|MCAN_NDAT2_ND41_Pos|macro|MCAN_NDAT2_ND41_Pos
DECL|MCAN_NDAT2_ND41|macro|MCAN_NDAT2_ND41
DECL|MCAN_NDAT2_ND42_Msk|macro|MCAN_NDAT2_ND42_Msk
DECL|MCAN_NDAT2_ND42_Pos|macro|MCAN_NDAT2_ND42_Pos
DECL|MCAN_NDAT2_ND42|macro|MCAN_NDAT2_ND42
DECL|MCAN_NDAT2_ND43_Msk|macro|MCAN_NDAT2_ND43_Msk
DECL|MCAN_NDAT2_ND43_Pos|macro|MCAN_NDAT2_ND43_Pos
DECL|MCAN_NDAT2_ND43|macro|MCAN_NDAT2_ND43
DECL|MCAN_NDAT2_ND44_Msk|macro|MCAN_NDAT2_ND44_Msk
DECL|MCAN_NDAT2_ND44_Pos|macro|MCAN_NDAT2_ND44_Pos
DECL|MCAN_NDAT2_ND44|macro|MCAN_NDAT2_ND44
DECL|MCAN_NDAT2_ND45_Msk|macro|MCAN_NDAT2_ND45_Msk
DECL|MCAN_NDAT2_ND45_Pos|macro|MCAN_NDAT2_ND45_Pos
DECL|MCAN_NDAT2_ND45|macro|MCAN_NDAT2_ND45
DECL|MCAN_NDAT2_ND46_Msk|macro|MCAN_NDAT2_ND46_Msk
DECL|MCAN_NDAT2_ND46_Pos|macro|MCAN_NDAT2_ND46_Pos
DECL|MCAN_NDAT2_ND46|macro|MCAN_NDAT2_ND46
DECL|MCAN_NDAT2_ND47_Msk|macro|MCAN_NDAT2_ND47_Msk
DECL|MCAN_NDAT2_ND47_Pos|macro|MCAN_NDAT2_ND47_Pos
DECL|MCAN_NDAT2_ND47|macro|MCAN_NDAT2_ND47
DECL|MCAN_NDAT2_ND48_Msk|macro|MCAN_NDAT2_ND48_Msk
DECL|MCAN_NDAT2_ND48_Pos|macro|MCAN_NDAT2_ND48_Pos
DECL|MCAN_NDAT2_ND48|macro|MCAN_NDAT2_ND48
DECL|MCAN_NDAT2_ND49_Msk|macro|MCAN_NDAT2_ND49_Msk
DECL|MCAN_NDAT2_ND49_Pos|macro|MCAN_NDAT2_ND49_Pos
DECL|MCAN_NDAT2_ND49|macro|MCAN_NDAT2_ND49
DECL|MCAN_NDAT2_ND50_Msk|macro|MCAN_NDAT2_ND50_Msk
DECL|MCAN_NDAT2_ND50_Pos|macro|MCAN_NDAT2_ND50_Pos
DECL|MCAN_NDAT2_ND50|macro|MCAN_NDAT2_ND50
DECL|MCAN_NDAT2_ND51_Msk|macro|MCAN_NDAT2_ND51_Msk
DECL|MCAN_NDAT2_ND51_Pos|macro|MCAN_NDAT2_ND51_Pos
DECL|MCAN_NDAT2_ND51|macro|MCAN_NDAT2_ND51
DECL|MCAN_NDAT2_ND52_Msk|macro|MCAN_NDAT2_ND52_Msk
DECL|MCAN_NDAT2_ND52_Pos|macro|MCAN_NDAT2_ND52_Pos
DECL|MCAN_NDAT2_ND52|macro|MCAN_NDAT2_ND52
DECL|MCAN_NDAT2_ND53_Msk|macro|MCAN_NDAT2_ND53_Msk
DECL|MCAN_NDAT2_ND53_Pos|macro|MCAN_NDAT2_ND53_Pos
DECL|MCAN_NDAT2_ND53|macro|MCAN_NDAT2_ND53
DECL|MCAN_NDAT2_ND54_Msk|macro|MCAN_NDAT2_ND54_Msk
DECL|MCAN_NDAT2_ND54_Pos|macro|MCAN_NDAT2_ND54_Pos
DECL|MCAN_NDAT2_ND54|macro|MCAN_NDAT2_ND54
DECL|MCAN_NDAT2_ND55_Msk|macro|MCAN_NDAT2_ND55_Msk
DECL|MCAN_NDAT2_ND55_Pos|macro|MCAN_NDAT2_ND55_Pos
DECL|MCAN_NDAT2_ND55|macro|MCAN_NDAT2_ND55
DECL|MCAN_NDAT2_ND56_Msk|macro|MCAN_NDAT2_ND56_Msk
DECL|MCAN_NDAT2_ND56_Pos|macro|MCAN_NDAT2_ND56_Pos
DECL|MCAN_NDAT2_ND56|macro|MCAN_NDAT2_ND56
DECL|MCAN_NDAT2_ND57_Msk|macro|MCAN_NDAT2_ND57_Msk
DECL|MCAN_NDAT2_ND57_Pos|macro|MCAN_NDAT2_ND57_Pos
DECL|MCAN_NDAT2_ND57|macro|MCAN_NDAT2_ND57
DECL|MCAN_NDAT2_ND58_Msk|macro|MCAN_NDAT2_ND58_Msk
DECL|MCAN_NDAT2_ND58_Pos|macro|MCAN_NDAT2_ND58_Pos
DECL|MCAN_NDAT2_ND58|macro|MCAN_NDAT2_ND58
DECL|MCAN_NDAT2_ND59_Msk|macro|MCAN_NDAT2_ND59_Msk
DECL|MCAN_NDAT2_ND59_Pos|macro|MCAN_NDAT2_ND59_Pos
DECL|MCAN_NDAT2_ND59|macro|MCAN_NDAT2_ND59
DECL|MCAN_NDAT2_ND60_Msk|macro|MCAN_NDAT2_ND60_Msk
DECL|MCAN_NDAT2_ND60_Pos|macro|MCAN_NDAT2_ND60_Pos
DECL|MCAN_NDAT2_ND60|macro|MCAN_NDAT2_ND60
DECL|MCAN_NDAT2_ND61_Msk|macro|MCAN_NDAT2_ND61_Msk
DECL|MCAN_NDAT2_ND61_Pos|macro|MCAN_NDAT2_ND61_Pos
DECL|MCAN_NDAT2_ND61|macro|MCAN_NDAT2_ND61
DECL|MCAN_NDAT2_ND62_Msk|macro|MCAN_NDAT2_ND62_Msk
DECL|MCAN_NDAT2_ND62_Pos|macro|MCAN_NDAT2_ND62_Pos
DECL|MCAN_NDAT2_ND62|macro|MCAN_NDAT2_ND62
DECL|MCAN_NDAT2_ND63_Msk|macro|MCAN_NDAT2_ND63_Msk
DECL|MCAN_NDAT2_ND63_Pos|macro|MCAN_NDAT2_ND63_Pos
DECL|MCAN_NDAT2_ND63|macro|MCAN_NDAT2_ND63
DECL|MCAN_NDAT2_ND_Msk|macro|MCAN_NDAT2_ND_Msk
DECL|MCAN_NDAT2_ND_Pos|macro|MCAN_NDAT2_ND_Pos
DECL|MCAN_NDAT2_ND|macro|MCAN_NDAT2_ND
DECL|MCAN_NDAT2_OFFSET|macro|MCAN_NDAT2_OFFSET
DECL|MCAN_NDAT2_Type|typedef|} MCAN_NDAT2_Type;
DECL|MCAN_NDAT2|member|__IO MCAN_NDAT2_Type MCAN_NDAT2; /**< Offset: 0x9C (R/W 32) New Data 2 Register */
DECL|MCAN_NDAT2|member|__IO uint32_t MCAN_NDAT2; /**< (MCAN Offset: 0x9C) New Data 2 Register */
DECL|MCAN_PSR_ACT_IDLE_Val|macro|MCAN_PSR_ACT_IDLE_Val
DECL|MCAN_PSR_ACT_IDLE|macro|MCAN_PSR_ACT_IDLE
DECL|MCAN_PSR_ACT_Msk|macro|MCAN_PSR_ACT_Msk
DECL|MCAN_PSR_ACT_Pos|macro|MCAN_PSR_ACT_Pos
DECL|MCAN_PSR_ACT_RECEIVER_Val|macro|MCAN_PSR_ACT_RECEIVER_Val
DECL|MCAN_PSR_ACT_RECEIVER|macro|MCAN_PSR_ACT_RECEIVER
DECL|MCAN_PSR_ACT_SYNCHRONIZING_Val|macro|MCAN_PSR_ACT_SYNCHRONIZING_Val
DECL|MCAN_PSR_ACT_SYNCHRONIZING|macro|MCAN_PSR_ACT_SYNCHRONIZING
DECL|MCAN_PSR_ACT_TRANSMITTER_Val|macro|MCAN_PSR_ACT_TRANSMITTER_Val
DECL|MCAN_PSR_ACT_TRANSMITTER|macro|MCAN_PSR_ACT_TRANSMITTER
DECL|MCAN_PSR_ACT|macro|MCAN_PSR_ACT
DECL|MCAN_PSR_BO_Msk|macro|MCAN_PSR_BO_Msk
DECL|MCAN_PSR_BO_Pos|macro|MCAN_PSR_BO_Pos
DECL|MCAN_PSR_BO|macro|MCAN_PSR_BO
DECL|MCAN_PSR_EP_Msk|macro|MCAN_PSR_EP_Msk
DECL|MCAN_PSR_EP_Pos|macro|MCAN_PSR_EP_Pos
DECL|MCAN_PSR_EP|macro|MCAN_PSR_EP
DECL|MCAN_PSR_EW_Msk|macro|MCAN_PSR_EW_Msk
DECL|MCAN_PSR_EW_Pos|macro|MCAN_PSR_EW_Pos
DECL|MCAN_PSR_EW|macro|MCAN_PSR_EW
DECL|MCAN_PSR_FLEC_Msk|macro|MCAN_PSR_FLEC_Msk
DECL|MCAN_PSR_FLEC_Pos|macro|MCAN_PSR_FLEC_Pos
DECL|MCAN_PSR_FLEC|macro|MCAN_PSR_FLEC
DECL|MCAN_PSR_LEC_ACK_ERROR_Val|macro|MCAN_PSR_LEC_ACK_ERROR_Val
DECL|MCAN_PSR_LEC_ACK_ERROR|macro|MCAN_PSR_LEC_ACK_ERROR
DECL|MCAN_PSR_LEC_BIT0_ERROR_Val|macro|MCAN_PSR_LEC_BIT0_ERROR_Val
DECL|MCAN_PSR_LEC_BIT0_ERROR|macro|MCAN_PSR_LEC_BIT0_ERROR
DECL|MCAN_PSR_LEC_BIT1_ERROR_Val|macro|MCAN_PSR_LEC_BIT1_ERROR_Val
DECL|MCAN_PSR_LEC_BIT1_ERROR|macro|MCAN_PSR_LEC_BIT1_ERROR
DECL|MCAN_PSR_LEC_CRC_ERROR_Val|macro|MCAN_PSR_LEC_CRC_ERROR_Val
DECL|MCAN_PSR_LEC_CRC_ERROR|macro|MCAN_PSR_LEC_CRC_ERROR
DECL|MCAN_PSR_LEC_FORM_ERROR_Val|macro|MCAN_PSR_LEC_FORM_ERROR_Val
DECL|MCAN_PSR_LEC_FORM_ERROR|macro|MCAN_PSR_LEC_FORM_ERROR
DECL|MCAN_PSR_LEC_Msk|macro|MCAN_PSR_LEC_Msk
DECL|MCAN_PSR_LEC_NO_CHANGE_Val|macro|MCAN_PSR_LEC_NO_CHANGE_Val
DECL|MCAN_PSR_LEC_NO_CHANGE|macro|MCAN_PSR_LEC_NO_CHANGE
DECL|MCAN_PSR_LEC_NO_ERROR_Val|macro|MCAN_PSR_LEC_NO_ERROR_Val
DECL|MCAN_PSR_LEC_NO_ERROR|macro|MCAN_PSR_LEC_NO_ERROR
DECL|MCAN_PSR_LEC_Pos|macro|MCAN_PSR_LEC_Pos
DECL|MCAN_PSR_LEC_STUFF_ERROR_Val|macro|MCAN_PSR_LEC_STUFF_ERROR_Val
DECL|MCAN_PSR_LEC_STUFF_ERROR|macro|MCAN_PSR_LEC_STUFF_ERROR
DECL|MCAN_PSR_LEC|macro|MCAN_PSR_LEC
DECL|MCAN_PSR_MASK|macro|MCAN_PSR_MASK
DECL|MCAN_PSR_Msk|macro|MCAN_PSR_Msk
DECL|MCAN_PSR_OFFSET|macro|MCAN_PSR_OFFSET
DECL|MCAN_PSR_RBRS_Msk|macro|MCAN_PSR_RBRS_Msk
DECL|MCAN_PSR_RBRS_Pos|macro|MCAN_PSR_RBRS_Pos
DECL|MCAN_PSR_RBRS|macro|MCAN_PSR_RBRS
DECL|MCAN_PSR_REDL_Msk|macro|MCAN_PSR_REDL_Msk
DECL|MCAN_PSR_REDL_Pos|macro|MCAN_PSR_REDL_Pos
DECL|MCAN_PSR_REDL|macro|MCAN_PSR_REDL
DECL|MCAN_PSR_RESI_Msk|macro|MCAN_PSR_RESI_Msk
DECL|MCAN_PSR_RESI_Pos|macro|MCAN_PSR_RESI_Pos
DECL|MCAN_PSR_RESI|macro|MCAN_PSR_RESI
DECL|MCAN_PSR_Type|typedef|} MCAN_PSR_Type;
DECL|MCAN_PSR|member|__I MCAN_PSR_Type MCAN_PSR; /**< Offset: 0x44 (R/ 32) Protocol Status Register */
DECL|MCAN_PSR|member|__I uint32_t MCAN_PSR; /**< (MCAN Offset: 0x44) Protocol Status Register */
DECL|MCAN_RWD_MASK|macro|MCAN_RWD_MASK
DECL|MCAN_RWD_Msk|macro|MCAN_RWD_Msk
DECL|MCAN_RWD_OFFSET|macro|MCAN_RWD_OFFSET
DECL|MCAN_RWD_Type|typedef|} MCAN_RWD_Type;
DECL|MCAN_RWD_WDC_Msk|macro|MCAN_RWD_WDC_Msk
DECL|MCAN_RWD_WDC_Pos|macro|MCAN_RWD_WDC_Pos
DECL|MCAN_RWD_WDC|macro|MCAN_RWD_WDC
DECL|MCAN_RWD_WDV_Msk|macro|MCAN_RWD_WDV_Msk
DECL|MCAN_RWD_WDV_Pos|macro|MCAN_RWD_WDV_Pos
DECL|MCAN_RWD_WDV|macro|MCAN_RWD_WDV
DECL|MCAN_RWD|member|__IO MCAN_RWD_Type MCAN_RWD; /**< Offset: 0x14 (R/W 32) RAM Watchdog Register */
DECL|MCAN_RWD|member|__IO uint32_t MCAN_RWD; /**< (MCAN Offset: 0x14) RAM Watchdog Register */
DECL|MCAN_RXBC_MASK|macro|MCAN_RXBC_MASK
DECL|MCAN_RXBC_Msk|macro|MCAN_RXBC_Msk
DECL|MCAN_RXBC_OFFSET|macro|MCAN_RXBC_OFFSET
DECL|MCAN_RXBC_RBSA_Msk|macro|MCAN_RXBC_RBSA_Msk
DECL|MCAN_RXBC_RBSA_Pos|macro|MCAN_RXBC_RBSA_Pos
DECL|MCAN_RXBC_RBSA|macro|MCAN_RXBC_RBSA
DECL|MCAN_RXBC_Type|typedef|} MCAN_RXBC_Type;
DECL|MCAN_RXBC|member|__IO MCAN_RXBC_Type MCAN_RXBC; /**< Offset: 0xAC (R/W 32) Receive Rx Buffer Configuration Register */
DECL|MCAN_RXBC|member|__IO uint32_t MCAN_RXBC; /**< (MCAN Offset: 0xAC) Receive Rx Buffer Configuration Register */
DECL|MCAN_RXESC_F0DS_12_BYTE_Val|macro|MCAN_RXESC_F0DS_12_BYTE_Val
DECL|MCAN_RXESC_F0DS_12_BYTE|macro|MCAN_RXESC_F0DS_12_BYTE
DECL|MCAN_RXESC_F0DS_16_BYTE_Val|macro|MCAN_RXESC_F0DS_16_BYTE_Val
DECL|MCAN_RXESC_F0DS_16_BYTE|macro|MCAN_RXESC_F0DS_16_BYTE
DECL|MCAN_RXESC_F0DS_20_BYTE_Val|macro|MCAN_RXESC_F0DS_20_BYTE_Val
DECL|MCAN_RXESC_F0DS_20_BYTE|macro|MCAN_RXESC_F0DS_20_BYTE
DECL|MCAN_RXESC_F0DS_24_BYTE_Val|macro|MCAN_RXESC_F0DS_24_BYTE_Val
DECL|MCAN_RXESC_F0DS_24_BYTE|macro|MCAN_RXESC_F0DS_24_BYTE
DECL|MCAN_RXESC_F0DS_32_BYTE_Val|macro|MCAN_RXESC_F0DS_32_BYTE_Val
DECL|MCAN_RXESC_F0DS_32_BYTE|macro|MCAN_RXESC_F0DS_32_BYTE
DECL|MCAN_RXESC_F0DS_48_BYTE_Val|macro|MCAN_RXESC_F0DS_48_BYTE_Val
DECL|MCAN_RXESC_F0DS_48_BYTE|macro|MCAN_RXESC_F0DS_48_BYTE
DECL|MCAN_RXESC_F0DS_64_BYTE_Val|macro|MCAN_RXESC_F0DS_64_BYTE_Val
DECL|MCAN_RXESC_F0DS_64_BYTE|macro|MCAN_RXESC_F0DS_64_BYTE
DECL|MCAN_RXESC_F0DS_8_BYTE_Val|macro|MCAN_RXESC_F0DS_8_BYTE_Val
DECL|MCAN_RXESC_F0DS_8_BYTE|macro|MCAN_RXESC_F0DS_8_BYTE
DECL|MCAN_RXESC_F0DS_Msk|macro|MCAN_RXESC_F0DS_Msk
DECL|MCAN_RXESC_F0DS_Pos|macro|MCAN_RXESC_F0DS_Pos
DECL|MCAN_RXESC_F0DS|macro|MCAN_RXESC_F0DS
DECL|MCAN_RXESC_F1DS_12_BYTE_Val|macro|MCAN_RXESC_F1DS_12_BYTE_Val
DECL|MCAN_RXESC_F1DS_12_BYTE|macro|MCAN_RXESC_F1DS_12_BYTE
DECL|MCAN_RXESC_F1DS_16_BYTE_Val|macro|MCAN_RXESC_F1DS_16_BYTE_Val
DECL|MCAN_RXESC_F1DS_16_BYTE|macro|MCAN_RXESC_F1DS_16_BYTE
DECL|MCAN_RXESC_F1DS_20_BYTE_Val|macro|MCAN_RXESC_F1DS_20_BYTE_Val
DECL|MCAN_RXESC_F1DS_20_BYTE|macro|MCAN_RXESC_F1DS_20_BYTE
DECL|MCAN_RXESC_F1DS_24_BYTE_Val|macro|MCAN_RXESC_F1DS_24_BYTE_Val
DECL|MCAN_RXESC_F1DS_24_BYTE|macro|MCAN_RXESC_F1DS_24_BYTE
DECL|MCAN_RXESC_F1DS_32_BYTE_Val|macro|MCAN_RXESC_F1DS_32_BYTE_Val
DECL|MCAN_RXESC_F1DS_32_BYTE|macro|MCAN_RXESC_F1DS_32_BYTE
DECL|MCAN_RXESC_F1DS_48_BYTE_Val|macro|MCAN_RXESC_F1DS_48_BYTE_Val
DECL|MCAN_RXESC_F1DS_48_BYTE|macro|MCAN_RXESC_F1DS_48_BYTE
DECL|MCAN_RXESC_F1DS_64_BYTE_Val|macro|MCAN_RXESC_F1DS_64_BYTE_Val
DECL|MCAN_RXESC_F1DS_64_BYTE|macro|MCAN_RXESC_F1DS_64_BYTE
DECL|MCAN_RXESC_F1DS_8_BYTE_Val|macro|MCAN_RXESC_F1DS_8_BYTE_Val
DECL|MCAN_RXESC_F1DS_8_BYTE|macro|MCAN_RXESC_F1DS_8_BYTE
DECL|MCAN_RXESC_F1DS_Msk|macro|MCAN_RXESC_F1DS_Msk
DECL|MCAN_RXESC_F1DS_Pos|macro|MCAN_RXESC_F1DS_Pos
DECL|MCAN_RXESC_F1DS|macro|MCAN_RXESC_F1DS
DECL|MCAN_RXESC_MASK|macro|MCAN_RXESC_MASK
DECL|MCAN_RXESC_Msk|macro|MCAN_RXESC_Msk
DECL|MCAN_RXESC_OFFSET|macro|MCAN_RXESC_OFFSET
DECL|MCAN_RXESC_RBDS_12_BYTE_Val|macro|MCAN_RXESC_RBDS_12_BYTE_Val
DECL|MCAN_RXESC_RBDS_12_BYTE|macro|MCAN_RXESC_RBDS_12_BYTE
DECL|MCAN_RXESC_RBDS_16_BYTE_Val|macro|MCAN_RXESC_RBDS_16_BYTE_Val
DECL|MCAN_RXESC_RBDS_16_BYTE|macro|MCAN_RXESC_RBDS_16_BYTE
DECL|MCAN_RXESC_RBDS_20_BYTE_Val|macro|MCAN_RXESC_RBDS_20_BYTE_Val
DECL|MCAN_RXESC_RBDS_20_BYTE|macro|MCAN_RXESC_RBDS_20_BYTE
DECL|MCAN_RXESC_RBDS_24_BYTE_Val|macro|MCAN_RXESC_RBDS_24_BYTE_Val
DECL|MCAN_RXESC_RBDS_24_BYTE|macro|MCAN_RXESC_RBDS_24_BYTE
DECL|MCAN_RXESC_RBDS_32_BYTE_Val|macro|MCAN_RXESC_RBDS_32_BYTE_Val
DECL|MCAN_RXESC_RBDS_32_BYTE|macro|MCAN_RXESC_RBDS_32_BYTE
DECL|MCAN_RXESC_RBDS_48_BYTE_Val|macro|MCAN_RXESC_RBDS_48_BYTE_Val
DECL|MCAN_RXESC_RBDS_48_BYTE|macro|MCAN_RXESC_RBDS_48_BYTE
DECL|MCAN_RXESC_RBDS_64_BYTE_Val|macro|MCAN_RXESC_RBDS_64_BYTE_Val
DECL|MCAN_RXESC_RBDS_64_BYTE|macro|MCAN_RXESC_RBDS_64_BYTE
DECL|MCAN_RXESC_RBDS_8_BYTE_Val|macro|MCAN_RXESC_RBDS_8_BYTE_Val
DECL|MCAN_RXESC_RBDS_8_BYTE|macro|MCAN_RXESC_RBDS_8_BYTE
DECL|MCAN_RXESC_RBDS_Msk|macro|MCAN_RXESC_RBDS_Msk
DECL|MCAN_RXESC_RBDS_Pos|macro|MCAN_RXESC_RBDS_Pos
DECL|MCAN_RXESC_RBDS|macro|MCAN_RXESC_RBDS
DECL|MCAN_RXESC_Type|typedef|} MCAN_RXESC_Type;
DECL|MCAN_RXESC|member|__IO MCAN_RXESC_Type MCAN_RXESC; /**< Offset: 0xBC (R/W 32) Receive Buffer / FIFO Element Size Configuration Register */
DECL|MCAN_RXESC|member|__IO uint32_t MCAN_RXESC; /**< (MCAN Offset: 0xBC) Receive Buffer / FIFO Element Size Configuration Register */
DECL|MCAN_RXF0A_F0AI_Msk|macro|MCAN_RXF0A_F0AI_Msk
DECL|MCAN_RXF0A_F0AI_Pos|macro|MCAN_RXF0A_F0AI_Pos
DECL|MCAN_RXF0A_F0AI|macro|MCAN_RXF0A_F0AI
DECL|MCAN_RXF0A_MASK|macro|MCAN_RXF0A_MASK
DECL|MCAN_RXF0A_Msk|macro|MCAN_RXF0A_Msk
DECL|MCAN_RXF0A_OFFSET|macro|MCAN_RXF0A_OFFSET
DECL|MCAN_RXF0A_Type|typedef|} MCAN_RXF0A_Type;
DECL|MCAN_RXF0A|member|__IO MCAN_RXF0A_Type MCAN_RXF0A; /**< Offset: 0xA8 (R/W 32) Receive FIFO 0 Acknowledge Register */
DECL|MCAN_RXF0A|member|__IO uint32_t MCAN_RXF0A; /**< (MCAN Offset: 0xA8) Receive FIFO 0 Acknowledge Register */
DECL|MCAN_RXF0C_F0OM_Msk|macro|MCAN_RXF0C_F0OM_Msk
DECL|MCAN_RXF0C_F0OM_Pos|macro|MCAN_RXF0C_F0OM_Pos
DECL|MCAN_RXF0C_F0OM|macro|MCAN_RXF0C_F0OM
DECL|MCAN_RXF0C_F0SA_Msk|macro|MCAN_RXF0C_F0SA_Msk
DECL|MCAN_RXF0C_F0SA_Pos|macro|MCAN_RXF0C_F0SA_Pos
DECL|MCAN_RXF0C_F0SA|macro|MCAN_RXF0C_F0SA
DECL|MCAN_RXF0C_F0S_Msk|macro|MCAN_RXF0C_F0S_Msk
DECL|MCAN_RXF0C_F0S_Pos|macro|MCAN_RXF0C_F0S_Pos
DECL|MCAN_RXF0C_F0S|macro|MCAN_RXF0C_F0S
DECL|MCAN_RXF0C_F0WM_Msk|macro|MCAN_RXF0C_F0WM_Msk
DECL|MCAN_RXF0C_F0WM_Pos|macro|MCAN_RXF0C_F0WM_Pos
DECL|MCAN_RXF0C_F0WM|macro|MCAN_RXF0C_F0WM
DECL|MCAN_RXF0C_MASK|macro|MCAN_RXF0C_MASK
DECL|MCAN_RXF0C_Msk|macro|MCAN_RXF0C_Msk
DECL|MCAN_RXF0C_OFFSET|macro|MCAN_RXF0C_OFFSET
DECL|MCAN_RXF0C_Type|typedef|} MCAN_RXF0C_Type;
DECL|MCAN_RXF0C|member|__IO MCAN_RXF0C_Type MCAN_RXF0C; /**< Offset: 0xA0 (R/W 32) Receive FIFO 0 Configuration Register */
DECL|MCAN_RXF0C|member|__IO uint32_t MCAN_RXF0C; /**< (MCAN Offset: 0xA0) Receive FIFO 0 Configuration Register */
DECL|MCAN_RXF0S_F0FL_Msk|macro|MCAN_RXF0S_F0FL_Msk
DECL|MCAN_RXF0S_F0FL_Pos|macro|MCAN_RXF0S_F0FL_Pos
DECL|MCAN_RXF0S_F0FL|macro|MCAN_RXF0S_F0FL
DECL|MCAN_RXF0S_F0F_Msk|macro|MCAN_RXF0S_F0F_Msk
DECL|MCAN_RXF0S_F0F_Pos|macro|MCAN_RXF0S_F0F_Pos
DECL|MCAN_RXF0S_F0F|macro|MCAN_RXF0S_F0F
DECL|MCAN_RXF0S_F0GI_Msk|macro|MCAN_RXF0S_F0GI_Msk
DECL|MCAN_RXF0S_F0GI_Pos|macro|MCAN_RXF0S_F0GI_Pos
DECL|MCAN_RXF0S_F0GI|macro|MCAN_RXF0S_F0GI
DECL|MCAN_RXF0S_F0PI_Msk|macro|MCAN_RXF0S_F0PI_Msk
DECL|MCAN_RXF0S_F0PI_Pos|macro|MCAN_RXF0S_F0PI_Pos
DECL|MCAN_RXF0S_F0PI|macro|MCAN_RXF0S_F0PI
DECL|MCAN_RXF0S_MASK|macro|MCAN_RXF0S_MASK
DECL|MCAN_RXF0S_Msk|macro|MCAN_RXF0S_Msk
DECL|MCAN_RXF0S_OFFSET|macro|MCAN_RXF0S_OFFSET
DECL|MCAN_RXF0S_RF0L_Msk|macro|MCAN_RXF0S_RF0L_Msk
DECL|MCAN_RXF0S_RF0L_Pos|macro|MCAN_RXF0S_RF0L_Pos
DECL|MCAN_RXF0S_RF0L|macro|MCAN_RXF0S_RF0L
DECL|MCAN_RXF0S_Type|typedef|} MCAN_RXF0S_Type;
DECL|MCAN_RXF0S|member|__I MCAN_RXF0S_Type MCAN_RXF0S; /**< Offset: 0xA4 (R/ 32) Receive FIFO 0 Status Register */
DECL|MCAN_RXF0S|member|__I uint32_t MCAN_RXF0S; /**< (MCAN Offset: 0xA4) Receive FIFO 0 Status Register */
DECL|MCAN_RXF1A_F1AI_Msk|macro|MCAN_RXF1A_F1AI_Msk
DECL|MCAN_RXF1A_F1AI_Pos|macro|MCAN_RXF1A_F1AI_Pos
DECL|MCAN_RXF1A_F1AI|macro|MCAN_RXF1A_F1AI
DECL|MCAN_RXF1A_MASK|macro|MCAN_RXF1A_MASK
DECL|MCAN_RXF1A_Msk|macro|MCAN_RXF1A_Msk
DECL|MCAN_RXF1A_OFFSET|macro|MCAN_RXF1A_OFFSET
DECL|MCAN_RXF1A_Type|typedef|} MCAN_RXF1A_Type;
DECL|MCAN_RXF1A|member|__IO MCAN_RXF1A_Type MCAN_RXF1A; /**< Offset: 0xB8 (R/W 32) Receive FIFO 1 Acknowledge Register */
DECL|MCAN_RXF1A|member|__IO uint32_t MCAN_RXF1A; /**< (MCAN Offset: 0xB8) Receive FIFO 1 Acknowledge Register */
DECL|MCAN_RXF1C_F1OM_Msk|macro|MCAN_RXF1C_F1OM_Msk
DECL|MCAN_RXF1C_F1OM_Pos|macro|MCAN_RXF1C_F1OM_Pos
DECL|MCAN_RXF1C_F1OM|macro|MCAN_RXF1C_F1OM
DECL|MCAN_RXF1C_F1SA_Msk|macro|MCAN_RXF1C_F1SA_Msk
DECL|MCAN_RXF1C_F1SA_Pos|macro|MCAN_RXF1C_F1SA_Pos
DECL|MCAN_RXF1C_F1SA|macro|MCAN_RXF1C_F1SA
DECL|MCAN_RXF1C_F1S_Msk|macro|MCAN_RXF1C_F1S_Msk
DECL|MCAN_RXF1C_F1S_Pos|macro|MCAN_RXF1C_F1S_Pos
DECL|MCAN_RXF1C_F1S|macro|MCAN_RXF1C_F1S
DECL|MCAN_RXF1C_F1WM_Msk|macro|MCAN_RXF1C_F1WM_Msk
DECL|MCAN_RXF1C_F1WM_Pos|macro|MCAN_RXF1C_F1WM_Pos
DECL|MCAN_RXF1C_F1WM|macro|MCAN_RXF1C_F1WM
DECL|MCAN_RXF1C_MASK|macro|MCAN_RXF1C_MASK
DECL|MCAN_RXF1C_Msk|macro|MCAN_RXF1C_Msk
DECL|MCAN_RXF1C_OFFSET|macro|MCAN_RXF1C_OFFSET
DECL|MCAN_RXF1C_Type|typedef|} MCAN_RXF1C_Type;
DECL|MCAN_RXF1C|member|__IO MCAN_RXF1C_Type MCAN_RXF1C; /**< Offset: 0xB0 (R/W 32) Receive FIFO 1 Configuration Register */
DECL|MCAN_RXF1C|member|__IO uint32_t MCAN_RXF1C; /**< (MCAN Offset: 0xB0) Receive FIFO 1 Configuration Register */
DECL|MCAN_RXF1S_DMS_IDLE_Val|macro|MCAN_RXF1S_DMS_IDLE_Val
DECL|MCAN_RXF1S_DMS_IDLE|macro|MCAN_RXF1S_DMS_IDLE
DECL|MCAN_RXF1S_DMS_MSG_ABC_Val|macro|MCAN_RXF1S_DMS_MSG_ABC_Val
DECL|MCAN_RXF1S_DMS_MSG_ABC|macro|MCAN_RXF1S_DMS_MSG_ABC
DECL|MCAN_RXF1S_DMS_MSG_AB_Val|macro|MCAN_RXF1S_DMS_MSG_AB_Val
DECL|MCAN_RXF1S_DMS_MSG_AB|macro|MCAN_RXF1S_DMS_MSG_AB
DECL|MCAN_RXF1S_DMS_MSG_A_Val|macro|MCAN_RXF1S_DMS_MSG_A_Val
DECL|MCAN_RXF1S_DMS_MSG_A|macro|MCAN_RXF1S_DMS_MSG_A
DECL|MCAN_RXF1S_DMS_Msk|macro|MCAN_RXF1S_DMS_Msk
DECL|MCAN_RXF1S_DMS_Pos|macro|MCAN_RXF1S_DMS_Pos
DECL|MCAN_RXF1S_DMS|macro|MCAN_RXF1S_DMS
DECL|MCAN_RXF1S_F1FL_Msk|macro|MCAN_RXF1S_F1FL_Msk
DECL|MCAN_RXF1S_F1FL_Pos|macro|MCAN_RXF1S_F1FL_Pos
DECL|MCAN_RXF1S_F1FL|macro|MCAN_RXF1S_F1FL
DECL|MCAN_RXF1S_F1F_Msk|macro|MCAN_RXF1S_F1F_Msk
DECL|MCAN_RXF1S_F1F_Pos|macro|MCAN_RXF1S_F1F_Pos
DECL|MCAN_RXF1S_F1F|macro|MCAN_RXF1S_F1F
DECL|MCAN_RXF1S_F1GI_Msk|macro|MCAN_RXF1S_F1GI_Msk
DECL|MCAN_RXF1S_F1GI_Pos|macro|MCAN_RXF1S_F1GI_Pos
DECL|MCAN_RXF1S_F1GI|macro|MCAN_RXF1S_F1GI
DECL|MCAN_RXF1S_F1PI_Msk|macro|MCAN_RXF1S_F1PI_Msk
DECL|MCAN_RXF1S_F1PI_Pos|macro|MCAN_RXF1S_F1PI_Pos
DECL|MCAN_RXF1S_F1PI|macro|MCAN_RXF1S_F1PI
DECL|MCAN_RXF1S_MASK|macro|MCAN_RXF1S_MASK
DECL|MCAN_RXF1S_Msk|macro|MCAN_RXF1S_Msk
DECL|MCAN_RXF1S_OFFSET|macro|MCAN_RXF1S_OFFSET
DECL|MCAN_RXF1S_RF1L_Msk|macro|MCAN_RXF1S_RF1L_Msk
DECL|MCAN_RXF1S_RF1L_Pos|macro|MCAN_RXF1S_RF1L_Pos
DECL|MCAN_RXF1S_RF1L|macro|MCAN_RXF1S_RF1L
DECL|MCAN_RXF1S_Type|typedef|} MCAN_RXF1S_Type;
DECL|MCAN_RXF1S|member|__I MCAN_RXF1S_Type MCAN_RXF1S; /**< Offset: 0xB4 (R/ 32) Receive FIFO 1 Status Register */
DECL|MCAN_RXF1S|member|__I uint32_t MCAN_RXF1S; /**< (MCAN Offset: 0xB4) Receive FIFO 1 Status Register */
DECL|MCAN_SIDFC_FLSSA_Msk|macro|MCAN_SIDFC_FLSSA_Msk
DECL|MCAN_SIDFC_FLSSA_Pos|macro|MCAN_SIDFC_FLSSA_Pos
DECL|MCAN_SIDFC_FLSSA|macro|MCAN_SIDFC_FLSSA
DECL|MCAN_SIDFC_LSS_Msk|macro|MCAN_SIDFC_LSS_Msk
DECL|MCAN_SIDFC_LSS_Pos|macro|MCAN_SIDFC_LSS_Pos
DECL|MCAN_SIDFC_LSS|macro|MCAN_SIDFC_LSS
DECL|MCAN_SIDFC_MASK|macro|MCAN_SIDFC_MASK
DECL|MCAN_SIDFC_Msk|macro|MCAN_SIDFC_Msk
DECL|MCAN_SIDFC_OFFSET|macro|MCAN_SIDFC_OFFSET
DECL|MCAN_SIDFC_Type|typedef|} MCAN_SIDFC_Type;
DECL|MCAN_SIDFC|member|__IO MCAN_SIDFC_Type MCAN_SIDFC; /**< Offset: 0x84 (R/W 32) Standard ID Filter Configuration Register */
DECL|MCAN_SIDFC|member|__IO uint32_t MCAN_SIDFC; /**< (MCAN Offset: 0x84) Standard ID Filter Configuration Register */
DECL|MCAN_TEST_LBCK_DISABLED_Val|macro|MCAN_TEST_LBCK_DISABLED_Val
DECL|MCAN_TEST_LBCK_DISABLED|macro|MCAN_TEST_LBCK_DISABLED
DECL|MCAN_TEST_LBCK_ENABLED_Val|macro|MCAN_TEST_LBCK_ENABLED_Val
DECL|MCAN_TEST_LBCK_ENABLED|macro|MCAN_TEST_LBCK_ENABLED
DECL|MCAN_TEST_LBCK_Msk|macro|MCAN_TEST_LBCK_Msk
DECL|MCAN_TEST_LBCK_Pos|macro|MCAN_TEST_LBCK_Pos
DECL|MCAN_TEST_LBCK|macro|MCAN_TEST_LBCK
DECL|MCAN_TEST_MASK|macro|MCAN_TEST_MASK
DECL|MCAN_TEST_Msk|macro|MCAN_TEST_Msk
DECL|MCAN_TEST_OFFSET|macro|MCAN_TEST_OFFSET
DECL|MCAN_TEST_RX_Msk|macro|MCAN_TEST_RX_Msk
DECL|MCAN_TEST_RX_Pos|macro|MCAN_TEST_RX_Pos
DECL|MCAN_TEST_RX|macro|MCAN_TEST_RX
DECL|MCAN_TEST_TDCV_Msk|macro|MCAN_TEST_TDCV_Msk
DECL|MCAN_TEST_TDCV_Pos|macro|MCAN_TEST_TDCV_Pos
DECL|MCAN_TEST_TDCV|macro|MCAN_TEST_TDCV
DECL|MCAN_TEST_TX_DOMINANT_Val|macro|MCAN_TEST_TX_DOMINANT_Val
DECL|MCAN_TEST_TX_DOMINANT|macro|MCAN_TEST_TX_DOMINANT
DECL|MCAN_TEST_TX_Msk|macro|MCAN_TEST_TX_Msk
DECL|MCAN_TEST_TX_Pos|macro|MCAN_TEST_TX_Pos
DECL|MCAN_TEST_TX_RECESSIVE_Val|macro|MCAN_TEST_TX_RECESSIVE_Val
DECL|MCAN_TEST_TX_RECESSIVE|macro|MCAN_TEST_TX_RECESSIVE
DECL|MCAN_TEST_TX_RESET_Val|macro|MCAN_TEST_TX_RESET_Val
DECL|MCAN_TEST_TX_RESET|macro|MCAN_TEST_TX_RESET
DECL|MCAN_TEST_TX_SAMPLE_POINT_MONITORING_Val|macro|MCAN_TEST_TX_SAMPLE_POINT_MONITORING_Val
DECL|MCAN_TEST_TX_SAMPLE_POINT_MONITORING|macro|MCAN_TEST_TX_SAMPLE_POINT_MONITORING
DECL|MCAN_TEST_TX|macro|MCAN_TEST_TX
DECL|MCAN_TEST_Type|typedef|} MCAN_TEST_Type;
DECL|MCAN_TEST|member|__IO MCAN_TEST_Type MCAN_TEST; /**< Offset: 0x10 (R/W 32) Test Register */
DECL|MCAN_TEST|member|__IO uint32_t MCAN_TEST; /**< (MCAN Offset: 0x10) Test Register */
DECL|MCAN_TOCC_ETOC_Msk|macro|MCAN_TOCC_ETOC_Msk
DECL|MCAN_TOCC_ETOC_NO_TIMEOUT_Val|macro|MCAN_TOCC_ETOC_NO_TIMEOUT_Val
DECL|MCAN_TOCC_ETOC_NO_TIMEOUT|macro|MCAN_TOCC_ETOC_NO_TIMEOUT
DECL|MCAN_TOCC_ETOC_Pos|macro|MCAN_TOCC_ETOC_Pos
DECL|MCAN_TOCC_ETOC_TOS_CONTROLLED_Val|macro|MCAN_TOCC_ETOC_TOS_CONTROLLED_Val
DECL|MCAN_TOCC_ETOC_TOS_CONTROLLED|macro|MCAN_TOCC_ETOC_TOS_CONTROLLED
DECL|MCAN_TOCC_ETOC|macro|MCAN_TOCC_ETOC
DECL|MCAN_TOCC_MASK|macro|MCAN_TOCC_MASK
DECL|MCAN_TOCC_Msk|macro|MCAN_TOCC_Msk
DECL|MCAN_TOCC_OFFSET|macro|MCAN_TOCC_OFFSET
DECL|MCAN_TOCC_TOP_Msk|macro|MCAN_TOCC_TOP_Msk
DECL|MCAN_TOCC_TOP_Pos|macro|MCAN_TOCC_TOP_Pos
DECL|MCAN_TOCC_TOP|macro|MCAN_TOCC_TOP
DECL|MCAN_TOCC_TOS_CONTINUOUS_Val|macro|MCAN_TOCC_TOS_CONTINUOUS_Val
DECL|MCAN_TOCC_TOS_CONTINUOUS|macro|MCAN_TOCC_TOS_CONTINUOUS
DECL|MCAN_TOCC_TOS_Msk|macro|MCAN_TOCC_TOS_Msk
DECL|MCAN_TOCC_TOS_Pos|macro|MCAN_TOCC_TOS_Pos
DECL|MCAN_TOCC_TOS_RX0_EV_TIMEOUT_Val|macro|MCAN_TOCC_TOS_RX0_EV_TIMEOUT_Val
DECL|MCAN_TOCC_TOS_RX0_EV_TIMEOUT|macro|MCAN_TOCC_TOS_RX0_EV_TIMEOUT
DECL|MCAN_TOCC_TOS_RX1_EV_TIMEOUT_Val|macro|MCAN_TOCC_TOS_RX1_EV_TIMEOUT_Val
DECL|MCAN_TOCC_TOS_RX1_EV_TIMEOUT|macro|MCAN_TOCC_TOS_RX1_EV_TIMEOUT
DECL|MCAN_TOCC_TOS_TX_EV_TIMEOUT_Val|macro|MCAN_TOCC_TOS_TX_EV_TIMEOUT_Val
DECL|MCAN_TOCC_TOS_TX_EV_TIMEOUT|macro|MCAN_TOCC_TOS_TX_EV_TIMEOUT
DECL|MCAN_TOCC_TOS|macro|MCAN_TOCC_TOS
DECL|MCAN_TOCC_Type|typedef|} MCAN_TOCC_Type;
DECL|MCAN_TOCC|member|__IO MCAN_TOCC_Type MCAN_TOCC; /**< Offset: 0x28 (R/W 32) Timeout Counter Configuration Register */
DECL|MCAN_TOCC|member|__IO uint32_t MCAN_TOCC; /**< (MCAN Offset: 0x28) Timeout Counter Configuration Register */
DECL|MCAN_TOCV_MASK|macro|MCAN_TOCV_MASK
DECL|MCAN_TOCV_Msk|macro|MCAN_TOCV_Msk
DECL|MCAN_TOCV_OFFSET|macro|MCAN_TOCV_OFFSET
DECL|MCAN_TOCV_TOC_Msk|macro|MCAN_TOCV_TOC_Msk
DECL|MCAN_TOCV_TOC_Pos|macro|MCAN_TOCV_TOC_Pos
DECL|MCAN_TOCV_TOC|macro|MCAN_TOCV_TOC
DECL|MCAN_TOCV_Type|typedef|} MCAN_TOCV_Type;
DECL|MCAN_TOCV|member|__IO MCAN_TOCV_Type MCAN_TOCV; /**< Offset: 0x2C (R/W 32) Timeout Counter Value Register */
DECL|MCAN_TOCV|member|__IO uint32_t MCAN_TOCV; /**< (MCAN Offset: 0x2C) Timeout Counter Value Register */
DECL|MCAN_TSCC_MASK|macro|MCAN_TSCC_MASK
DECL|MCAN_TSCC_Msk|macro|MCAN_TSCC_Msk
DECL|MCAN_TSCC_OFFSET|macro|MCAN_TSCC_OFFSET
DECL|MCAN_TSCC_TCP_Msk|macro|MCAN_TSCC_TCP_Msk
DECL|MCAN_TSCC_TCP_Pos|macro|MCAN_TSCC_TCP_Pos
DECL|MCAN_TSCC_TCP|macro|MCAN_TSCC_TCP
DECL|MCAN_TSCC_TSS_ALWAYS_0_Val|macro|MCAN_TSCC_TSS_ALWAYS_0_Val
DECL|MCAN_TSCC_TSS_ALWAYS_0|macro|MCAN_TSCC_TSS_ALWAYS_0
DECL|MCAN_TSCC_TSS_EXT_TIMESTAMP_Val|macro|MCAN_TSCC_TSS_EXT_TIMESTAMP_Val
DECL|MCAN_TSCC_TSS_EXT_TIMESTAMP|macro|MCAN_TSCC_TSS_EXT_TIMESTAMP
DECL|MCAN_TSCC_TSS_Msk|macro|MCAN_TSCC_TSS_Msk
DECL|MCAN_TSCC_TSS_Pos|macro|MCAN_TSCC_TSS_Pos
DECL|MCAN_TSCC_TSS_TCP_INC_Val|macro|MCAN_TSCC_TSS_TCP_INC_Val
DECL|MCAN_TSCC_TSS_TCP_INC|macro|MCAN_TSCC_TSS_TCP_INC
DECL|MCAN_TSCC_TSS|macro|MCAN_TSCC_TSS
DECL|MCAN_TSCC_Type|typedef|} MCAN_TSCC_Type;
DECL|MCAN_TSCC|member|__IO MCAN_TSCC_Type MCAN_TSCC; /**< Offset: 0x20 (R/W 32) Timestamp Counter Configuration Register */
DECL|MCAN_TSCC|member|__IO uint32_t MCAN_TSCC; /**< (MCAN Offset: 0x20) Timestamp Counter Configuration Register */
DECL|MCAN_TSCV_MASK|macro|MCAN_TSCV_MASK
DECL|MCAN_TSCV_Msk|macro|MCAN_TSCV_Msk
DECL|MCAN_TSCV_OFFSET|macro|MCAN_TSCV_OFFSET
DECL|MCAN_TSCV_TSC_Msk|macro|MCAN_TSCV_TSC_Msk
DECL|MCAN_TSCV_TSC_Pos|macro|MCAN_TSCV_TSC_Pos
DECL|MCAN_TSCV_TSC|macro|MCAN_TSCV_TSC
DECL|MCAN_TSCV_Type|typedef|} MCAN_TSCV_Type;
DECL|MCAN_TSCV|member|__IO MCAN_TSCV_Type MCAN_TSCV; /**< Offset: 0x24 (R/W 32) Timestamp Counter Value Register */
DECL|MCAN_TSCV|member|__IO uint32_t MCAN_TSCV; /**< (MCAN Offset: 0x24) Timestamp Counter Value Register */
DECL|MCAN_TXBAR_AR0_Msk|macro|MCAN_TXBAR_AR0_Msk
DECL|MCAN_TXBAR_AR0_Pos|macro|MCAN_TXBAR_AR0_Pos
DECL|MCAN_TXBAR_AR0|macro|MCAN_TXBAR_AR0
DECL|MCAN_TXBAR_AR10_Msk|macro|MCAN_TXBAR_AR10_Msk
DECL|MCAN_TXBAR_AR10_Pos|macro|MCAN_TXBAR_AR10_Pos
DECL|MCAN_TXBAR_AR10|macro|MCAN_TXBAR_AR10
DECL|MCAN_TXBAR_AR11_Msk|macro|MCAN_TXBAR_AR11_Msk
DECL|MCAN_TXBAR_AR11_Pos|macro|MCAN_TXBAR_AR11_Pos
DECL|MCAN_TXBAR_AR11|macro|MCAN_TXBAR_AR11
DECL|MCAN_TXBAR_AR12_Msk|macro|MCAN_TXBAR_AR12_Msk
DECL|MCAN_TXBAR_AR12_Pos|macro|MCAN_TXBAR_AR12_Pos
DECL|MCAN_TXBAR_AR12|macro|MCAN_TXBAR_AR12
DECL|MCAN_TXBAR_AR13_Msk|macro|MCAN_TXBAR_AR13_Msk
DECL|MCAN_TXBAR_AR13_Pos|macro|MCAN_TXBAR_AR13_Pos
DECL|MCAN_TXBAR_AR13|macro|MCAN_TXBAR_AR13
DECL|MCAN_TXBAR_AR14_Msk|macro|MCAN_TXBAR_AR14_Msk
DECL|MCAN_TXBAR_AR14_Pos|macro|MCAN_TXBAR_AR14_Pos
DECL|MCAN_TXBAR_AR14|macro|MCAN_TXBAR_AR14
DECL|MCAN_TXBAR_AR15_Msk|macro|MCAN_TXBAR_AR15_Msk
DECL|MCAN_TXBAR_AR15_Pos|macro|MCAN_TXBAR_AR15_Pos
DECL|MCAN_TXBAR_AR15|macro|MCAN_TXBAR_AR15
DECL|MCAN_TXBAR_AR16_Msk|macro|MCAN_TXBAR_AR16_Msk
DECL|MCAN_TXBAR_AR16_Pos|macro|MCAN_TXBAR_AR16_Pos
DECL|MCAN_TXBAR_AR16|macro|MCAN_TXBAR_AR16
DECL|MCAN_TXBAR_AR17_Msk|macro|MCAN_TXBAR_AR17_Msk
DECL|MCAN_TXBAR_AR17_Pos|macro|MCAN_TXBAR_AR17_Pos
DECL|MCAN_TXBAR_AR17|macro|MCAN_TXBAR_AR17
DECL|MCAN_TXBAR_AR18_Msk|macro|MCAN_TXBAR_AR18_Msk
DECL|MCAN_TXBAR_AR18_Pos|macro|MCAN_TXBAR_AR18_Pos
DECL|MCAN_TXBAR_AR18|macro|MCAN_TXBAR_AR18
DECL|MCAN_TXBAR_AR19_Msk|macro|MCAN_TXBAR_AR19_Msk
DECL|MCAN_TXBAR_AR19_Pos|macro|MCAN_TXBAR_AR19_Pos
DECL|MCAN_TXBAR_AR19|macro|MCAN_TXBAR_AR19
DECL|MCAN_TXBAR_AR1_Msk|macro|MCAN_TXBAR_AR1_Msk
DECL|MCAN_TXBAR_AR1_Pos|macro|MCAN_TXBAR_AR1_Pos
DECL|MCAN_TXBAR_AR1|macro|MCAN_TXBAR_AR1
DECL|MCAN_TXBAR_AR20_Msk|macro|MCAN_TXBAR_AR20_Msk
DECL|MCAN_TXBAR_AR20_Pos|macro|MCAN_TXBAR_AR20_Pos
DECL|MCAN_TXBAR_AR20|macro|MCAN_TXBAR_AR20
DECL|MCAN_TXBAR_AR21_Msk|macro|MCAN_TXBAR_AR21_Msk
DECL|MCAN_TXBAR_AR21_Pos|macro|MCAN_TXBAR_AR21_Pos
DECL|MCAN_TXBAR_AR21|macro|MCAN_TXBAR_AR21
DECL|MCAN_TXBAR_AR22_Msk|macro|MCAN_TXBAR_AR22_Msk
DECL|MCAN_TXBAR_AR22_Pos|macro|MCAN_TXBAR_AR22_Pos
DECL|MCAN_TXBAR_AR22|macro|MCAN_TXBAR_AR22
DECL|MCAN_TXBAR_AR23_Msk|macro|MCAN_TXBAR_AR23_Msk
DECL|MCAN_TXBAR_AR23_Pos|macro|MCAN_TXBAR_AR23_Pos
DECL|MCAN_TXBAR_AR23|macro|MCAN_TXBAR_AR23
DECL|MCAN_TXBAR_AR24_Msk|macro|MCAN_TXBAR_AR24_Msk
DECL|MCAN_TXBAR_AR24_Pos|macro|MCAN_TXBAR_AR24_Pos
DECL|MCAN_TXBAR_AR24|macro|MCAN_TXBAR_AR24
DECL|MCAN_TXBAR_AR25_Msk|macro|MCAN_TXBAR_AR25_Msk
DECL|MCAN_TXBAR_AR25_Pos|macro|MCAN_TXBAR_AR25_Pos
DECL|MCAN_TXBAR_AR25|macro|MCAN_TXBAR_AR25
DECL|MCAN_TXBAR_AR26_Msk|macro|MCAN_TXBAR_AR26_Msk
DECL|MCAN_TXBAR_AR26_Pos|macro|MCAN_TXBAR_AR26_Pos
DECL|MCAN_TXBAR_AR26|macro|MCAN_TXBAR_AR26
DECL|MCAN_TXBAR_AR27_Msk|macro|MCAN_TXBAR_AR27_Msk
DECL|MCAN_TXBAR_AR27_Pos|macro|MCAN_TXBAR_AR27_Pos
DECL|MCAN_TXBAR_AR27|macro|MCAN_TXBAR_AR27
DECL|MCAN_TXBAR_AR28_Msk|macro|MCAN_TXBAR_AR28_Msk
DECL|MCAN_TXBAR_AR28_Pos|macro|MCAN_TXBAR_AR28_Pos
DECL|MCAN_TXBAR_AR28|macro|MCAN_TXBAR_AR28
DECL|MCAN_TXBAR_AR29_Msk|macro|MCAN_TXBAR_AR29_Msk
DECL|MCAN_TXBAR_AR29_Pos|macro|MCAN_TXBAR_AR29_Pos
DECL|MCAN_TXBAR_AR29|macro|MCAN_TXBAR_AR29
DECL|MCAN_TXBAR_AR2_Msk|macro|MCAN_TXBAR_AR2_Msk
DECL|MCAN_TXBAR_AR2_Pos|macro|MCAN_TXBAR_AR2_Pos
DECL|MCAN_TXBAR_AR2|macro|MCAN_TXBAR_AR2
DECL|MCAN_TXBAR_AR30_Msk|macro|MCAN_TXBAR_AR30_Msk
DECL|MCAN_TXBAR_AR30_Pos|macro|MCAN_TXBAR_AR30_Pos
DECL|MCAN_TXBAR_AR30|macro|MCAN_TXBAR_AR30
DECL|MCAN_TXBAR_AR31_Msk|macro|MCAN_TXBAR_AR31_Msk
DECL|MCAN_TXBAR_AR31_Pos|macro|MCAN_TXBAR_AR31_Pos
DECL|MCAN_TXBAR_AR31|macro|MCAN_TXBAR_AR31
DECL|MCAN_TXBAR_AR3_Msk|macro|MCAN_TXBAR_AR3_Msk
DECL|MCAN_TXBAR_AR3_Pos|macro|MCAN_TXBAR_AR3_Pos
DECL|MCAN_TXBAR_AR3|macro|MCAN_TXBAR_AR3
DECL|MCAN_TXBAR_AR4_Msk|macro|MCAN_TXBAR_AR4_Msk
DECL|MCAN_TXBAR_AR4_Pos|macro|MCAN_TXBAR_AR4_Pos
DECL|MCAN_TXBAR_AR4|macro|MCAN_TXBAR_AR4
DECL|MCAN_TXBAR_AR5_Msk|macro|MCAN_TXBAR_AR5_Msk
DECL|MCAN_TXBAR_AR5_Pos|macro|MCAN_TXBAR_AR5_Pos
DECL|MCAN_TXBAR_AR5|macro|MCAN_TXBAR_AR5
DECL|MCAN_TXBAR_AR6_Msk|macro|MCAN_TXBAR_AR6_Msk
DECL|MCAN_TXBAR_AR6_Pos|macro|MCAN_TXBAR_AR6_Pos
DECL|MCAN_TXBAR_AR6|macro|MCAN_TXBAR_AR6
DECL|MCAN_TXBAR_AR7_Msk|macro|MCAN_TXBAR_AR7_Msk
DECL|MCAN_TXBAR_AR7_Pos|macro|MCAN_TXBAR_AR7_Pos
DECL|MCAN_TXBAR_AR7|macro|MCAN_TXBAR_AR7
DECL|MCAN_TXBAR_AR8_Msk|macro|MCAN_TXBAR_AR8_Msk
DECL|MCAN_TXBAR_AR8_Pos|macro|MCAN_TXBAR_AR8_Pos
DECL|MCAN_TXBAR_AR8|macro|MCAN_TXBAR_AR8
DECL|MCAN_TXBAR_AR9_Msk|macro|MCAN_TXBAR_AR9_Msk
DECL|MCAN_TXBAR_AR9_Pos|macro|MCAN_TXBAR_AR9_Pos
DECL|MCAN_TXBAR_AR9|macro|MCAN_TXBAR_AR9
DECL|MCAN_TXBAR_AR_Msk|macro|MCAN_TXBAR_AR_Msk
DECL|MCAN_TXBAR_AR_Pos|macro|MCAN_TXBAR_AR_Pos
DECL|MCAN_TXBAR_AR|macro|MCAN_TXBAR_AR
DECL|MCAN_TXBAR_MASK|macro|MCAN_TXBAR_MASK
DECL|MCAN_TXBAR_Msk|macro|MCAN_TXBAR_Msk
DECL|MCAN_TXBAR_OFFSET|macro|MCAN_TXBAR_OFFSET
DECL|MCAN_TXBAR_Type|typedef|} MCAN_TXBAR_Type;
DECL|MCAN_TXBAR|member|__IO MCAN_TXBAR_Type MCAN_TXBAR; /**< Offset: 0xD0 (R/W 32) Transmit Buffer Add Request Register */
DECL|MCAN_TXBAR|member|__IO uint32_t MCAN_TXBAR; /**< (MCAN Offset: 0xD0) Transmit Buffer Add Request Register */
DECL|MCAN_TXBCF_CF0_Msk|macro|MCAN_TXBCF_CF0_Msk
DECL|MCAN_TXBCF_CF0_Pos|macro|MCAN_TXBCF_CF0_Pos
DECL|MCAN_TXBCF_CF0|macro|MCAN_TXBCF_CF0
DECL|MCAN_TXBCF_CF10_Msk|macro|MCAN_TXBCF_CF10_Msk
DECL|MCAN_TXBCF_CF10_Pos|macro|MCAN_TXBCF_CF10_Pos
DECL|MCAN_TXBCF_CF10|macro|MCAN_TXBCF_CF10
DECL|MCAN_TXBCF_CF11_Msk|macro|MCAN_TXBCF_CF11_Msk
DECL|MCAN_TXBCF_CF11_Pos|macro|MCAN_TXBCF_CF11_Pos
DECL|MCAN_TXBCF_CF11|macro|MCAN_TXBCF_CF11
DECL|MCAN_TXBCF_CF12_Msk|macro|MCAN_TXBCF_CF12_Msk
DECL|MCAN_TXBCF_CF12_Pos|macro|MCAN_TXBCF_CF12_Pos
DECL|MCAN_TXBCF_CF12|macro|MCAN_TXBCF_CF12
DECL|MCAN_TXBCF_CF13_Msk|macro|MCAN_TXBCF_CF13_Msk
DECL|MCAN_TXBCF_CF13_Pos|macro|MCAN_TXBCF_CF13_Pos
DECL|MCAN_TXBCF_CF13|macro|MCAN_TXBCF_CF13
DECL|MCAN_TXBCF_CF14_Msk|macro|MCAN_TXBCF_CF14_Msk
DECL|MCAN_TXBCF_CF14_Pos|macro|MCAN_TXBCF_CF14_Pos
DECL|MCAN_TXBCF_CF14|macro|MCAN_TXBCF_CF14
DECL|MCAN_TXBCF_CF15_Msk|macro|MCAN_TXBCF_CF15_Msk
DECL|MCAN_TXBCF_CF15_Pos|macro|MCAN_TXBCF_CF15_Pos
DECL|MCAN_TXBCF_CF15|macro|MCAN_TXBCF_CF15
DECL|MCAN_TXBCF_CF16_Msk|macro|MCAN_TXBCF_CF16_Msk
DECL|MCAN_TXBCF_CF16_Pos|macro|MCAN_TXBCF_CF16_Pos
DECL|MCAN_TXBCF_CF16|macro|MCAN_TXBCF_CF16
DECL|MCAN_TXBCF_CF17_Msk|macro|MCAN_TXBCF_CF17_Msk
DECL|MCAN_TXBCF_CF17_Pos|macro|MCAN_TXBCF_CF17_Pos
DECL|MCAN_TXBCF_CF17|macro|MCAN_TXBCF_CF17
DECL|MCAN_TXBCF_CF18_Msk|macro|MCAN_TXBCF_CF18_Msk
DECL|MCAN_TXBCF_CF18_Pos|macro|MCAN_TXBCF_CF18_Pos
DECL|MCAN_TXBCF_CF18|macro|MCAN_TXBCF_CF18
DECL|MCAN_TXBCF_CF19_Msk|macro|MCAN_TXBCF_CF19_Msk
DECL|MCAN_TXBCF_CF19_Pos|macro|MCAN_TXBCF_CF19_Pos
DECL|MCAN_TXBCF_CF19|macro|MCAN_TXBCF_CF19
DECL|MCAN_TXBCF_CF1_Msk|macro|MCAN_TXBCF_CF1_Msk
DECL|MCAN_TXBCF_CF1_Pos|macro|MCAN_TXBCF_CF1_Pos
DECL|MCAN_TXBCF_CF1|macro|MCAN_TXBCF_CF1
DECL|MCAN_TXBCF_CF20_Msk|macro|MCAN_TXBCF_CF20_Msk
DECL|MCAN_TXBCF_CF20_Pos|macro|MCAN_TXBCF_CF20_Pos
DECL|MCAN_TXBCF_CF20|macro|MCAN_TXBCF_CF20
DECL|MCAN_TXBCF_CF21_Msk|macro|MCAN_TXBCF_CF21_Msk
DECL|MCAN_TXBCF_CF21_Pos|macro|MCAN_TXBCF_CF21_Pos
DECL|MCAN_TXBCF_CF21|macro|MCAN_TXBCF_CF21
DECL|MCAN_TXBCF_CF22_Msk|macro|MCAN_TXBCF_CF22_Msk
DECL|MCAN_TXBCF_CF22_Pos|macro|MCAN_TXBCF_CF22_Pos
DECL|MCAN_TXBCF_CF22|macro|MCAN_TXBCF_CF22
DECL|MCAN_TXBCF_CF23_Msk|macro|MCAN_TXBCF_CF23_Msk
DECL|MCAN_TXBCF_CF23_Pos|macro|MCAN_TXBCF_CF23_Pos
DECL|MCAN_TXBCF_CF23|macro|MCAN_TXBCF_CF23
DECL|MCAN_TXBCF_CF24_Msk|macro|MCAN_TXBCF_CF24_Msk
DECL|MCAN_TXBCF_CF24_Pos|macro|MCAN_TXBCF_CF24_Pos
DECL|MCAN_TXBCF_CF24|macro|MCAN_TXBCF_CF24
DECL|MCAN_TXBCF_CF25_Msk|macro|MCAN_TXBCF_CF25_Msk
DECL|MCAN_TXBCF_CF25_Pos|macro|MCAN_TXBCF_CF25_Pos
DECL|MCAN_TXBCF_CF25|macro|MCAN_TXBCF_CF25
DECL|MCAN_TXBCF_CF26_Msk|macro|MCAN_TXBCF_CF26_Msk
DECL|MCAN_TXBCF_CF26_Pos|macro|MCAN_TXBCF_CF26_Pos
DECL|MCAN_TXBCF_CF26|macro|MCAN_TXBCF_CF26
DECL|MCAN_TXBCF_CF27_Msk|macro|MCAN_TXBCF_CF27_Msk
DECL|MCAN_TXBCF_CF27_Pos|macro|MCAN_TXBCF_CF27_Pos
DECL|MCAN_TXBCF_CF27|macro|MCAN_TXBCF_CF27
DECL|MCAN_TXBCF_CF28_Msk|macro|MCAN_TXBCF_CF28_Msk
DECL|MCAN_TXBCF_CF28_Pos|macro|MCAN_TXBCF_CF28_Pos
DECL|MCAN_TXBCF_CF28|macro|MCAN_TXBCF_CF28
DECL|MCAN_TXBCF_CF29_Msk|macro|MCAN_TXBCF_CF29_Msk
DECL|MCAN_TXBCF_CF29_Pos|macro|MCAN_TXBCF_CF29_Pos
DECL|MCAN_TXBCF_CF29|macro|MCAN_TXBCF_CF29
DECL|MCAN_TXBCF_CF2_Msk|macro|MCAN_TXBCF_CF2_Msk
DECL|MCAN_TXBCF_CF2_Pos|macro|MCAN_TXBCF_CF2_Pos
DECL|MCAN_TXBCF_CF2|macro|MCAN_TXBCF_CF2
DECL|MCAN_TXBCF_CF30_Msk|macro|MCAN_TXBCF_CF30_Msk
DECL|MCAN_TXBCF_CF30_Pos|macro|MCAN_TXBCF_CF30_Pos
DECL|MCAN_TXBCF_CF30|macro|MCAN_TXBCF_CF30
DECL|MCAN_TXBCF_CF31_Msk|macro|MCAN_TXBCF_CF31_Msk
DECL|MCAN_TXBCF_CF31_Pos|macro|MCAN_TXBCF_CF31_Pos
DECL|MCAN_TXBCF_CF31|macro|MCAN_TXBCF_CF31
DECL|MCAN_TXBCF_CF3_Msk|macro|MCAN_TXBCF_CF3_Msk
DECL|MCAN_TXBCF_CF3_Pos|macro|MCAN_TXBCF_CF3_Pos
DECL|MCAN_TXBCF_CF3|macro|MCAN_TXBCF_CF3
DECL|MCAN_TXBCF_CF4_Msk|macro|MCAN_TXBCF_CF4_Msk
DECL|MCAN_TXBCF_CF4_Pos|macro|MCAN_TXBCF_CF4_Pos
DECL|MCAN_TXBCF_CF4|macro|MCAN_TXBCF_CF4
DECL|MCAN_TXBCF_CF5_Msk|macro|MCAN_TXBCF_CF5_Msk
DECL|MCAN_TXBCF_CF5_Pos|macro|MCAN_TXBCF_CF5_Pos
DECL|MCAN_TXBCF_CF5|macro|MCAN_TXBCF_CF5
DECL|MCAN_TXBCF_CF6_Msk|macro|MCAN_TXBCF_CF6_Msk
DECL|MCAN_TXBCF_CF6_Pos|macro|MCAN_TXBCF_CF6_Pos
DECL|MCAN_TXBCF_CF6|macro|MCAN_TXBCF_CF6
DECL|MCAN_TXBCF_CF7_Msk|macro|MCAN_TXBCF_CF7_Msk
DECL|MCAN_TXBCF_CF7_Pos|macro|MCAN_TXBCF_CF7_Pos
DECL|MCAN_TXBCF_CF7|macro|MCAN_TXBCF_CF7
DECL|MCAN_TXBCF_CF8_Msk|macro|MCAN_TXBCF_CF8_Msk
DECL|MCAN_TXBCF_CF8_Pos|macro|MCAN_TXBCF_CF8_Pos
DECL|MCAN_TXBCF_CF8|macro|MCAN_TXBCF_CF8
DECL|MCAN_TXBCF_CF9_Msk|macro|MCAN_TXBCF_CF9_Msk
DECL|MCAN_TXBCF_CF9_Pos|macro|MCAN_TXBCF_CF9_Pos
DECL|MCAN_TXBCF_CF9|macro|MCAN_TXBCF_CF9
DECL|MCAN_TXBCF_CF_Msk|macro|MCAN_TXBCF_CF_Msk
DECL|MCAN_TXBCF_CF_Pos|macro|MCAN_TXBCF_CF_Pos
DECL|MCAN_TXBCF_CF|macro|MCAN_TXBCF_CF
DECL|MCAN_TXBCF_MASK|macro|MCAN_TXBCF_MASK
DECL|MCAN_TXBCF_Msk|macro|MCAN_TXBCF_Msk
DECL|MCAN_TXBCF_OFFSET|macro|MCAN_TXBCF_OFFSET
DECL|MCAN_TXBCF_Type|typedef|} MCAN_TXBCF_Type;
DECL|MCAN_TXBCF|member|__I MCAN_TXBCF_Type MCAN_TXBCF; /**< Offset: 0xDC (R/ 32) Transmit Buffer Cancellation Finished Register */
DECL|MCAN_TXBCF|member|__I uint32_t MCAN_TXBCF; /**< (MCAN Offset: 0xDC) Transmit Buffer Cancellation Finished Register */
DECL|MCAN_TXBCIE_CFIE0_Msk|macro|MCAN_TXBCIE_CFIE0_Msk
DECL|MCAN_TXBCIE_CFIE0_Pos|macro|MCAN_TXBCIE_CFIE0_Pos
DECL|MCAN_TXBCIE_CFIE0|macro|MCAN_TXBCIE_CFIE0
DECL|MCAN_TXBCIE_CFIE10_Msk|macro|MCAN_TXBCIE_CFIE10_Msk
DECL|MCAN_TXBCIE_CFIE10_Pos|macro|MCAN_TXBCIE_CFIE10_Pos
DECL|MCAN_TXBCIE_CFIE10|macro|MCAN_TXBCIE_CFIE10
DECL|MCAN_TXBCIE_CFIE11_Msk|macro|MCAN_TXBCIE_CFIE11_Msk
DECL|MCAN_TXBCIE_CFIE11_Pos|macro|MCAN_TXBCIE_CFIE11_Pos
DECL|MCAN_TXBCIE_CFIE11|macro|MCAN_TXBCIE_CFIE11
DECL|MCAN_TXBCIE_CFIE12_Msk|macro|MCAN_TXBCIE_CFIE12_Msk
DECL|MCAN_TXBCIE_CFIE12_Pos|macro|MCAN_TXBCIE_CFIE12_Pos
DECL|MCAN_TXBCIE_CFIE12|macro|MCAN_TXBCIE_CFIE12
DECL|MCAN_TXBCIE_CFIE13_Msk|macro|MCAN_TXBCIE_CFIE13_Msk
DECL|MCAN_TXBCIE_CFIE13_Pos|macro|MCAN_TXBCIE_CFIE13_Pos
DECL|MCAN_TXBCIE_CFIE13|macro|MCAN_TXBCIE_CFIE13
DECL|MCAN_TXBCIE_CFIE14_Msk|macro|MCAN_TXBCIE_CFIE14_Msk
DECL|MCAN_TXBCIE_CFIE14_Pos|macro|MCAN_TXBCIE_CFIE14_Pos
DECL|MCAN_TXBCIE_CFIE14|macro|MCAN_TXBCIE_CFIE14
DECL|MCAN_TXBCIE_CFIE15_Msk|macro|MCAN_TXBCIE_CFIE15_Msk
DECL|MCAN_TXBCIE_CFIE15_Pos|macro|MCAN_TXBCIE_CFIE15_Pos
DECL|MCAN_TXBCIE_CFIE15|macro|MCAN_TXBCIE_CFIE15
DECL|MCAN_TXBCIE_CFIE16_Msk|macro|MCAN_TXBCIE_CFIE16_Msk
DECL|MCAN_TXBCIE_CFIE16_Pos|macro|MCAN_TXBCIE_CFIE16_Pos
DECL|MCAN_TXBCIE_CFIE16|macro|MCAN_TXBCIE_CFIE16
DECL|MCAN_TXBCIE_CFIE17_Msk|macro|MCAN_TXBCIE_CFIE17_Msk
DECL|MCAN_TXBCIE_CFIE17_Pos|macro|MCAN_TXBCIE_CFIE17_Pos
DECL|MCAN_TXBCIE_CFIE17|macro|MCAN_TXBCIE_CFIE17
DECL|MCAN_TXBCIE_CFIE18_Msk|macro|MCAN_TXBCIE_CFIE18_Msk
DECL|MCAN_TXBCIE_CFIE18_Pos|macro|MCAN_TXBCIE_CFIE18_Pos
DECL|MCAN_TXBCIE_CFIE18|macro|MCAN_TXBCIE_CFIE18
DECL|MCAN_TXBCIE_CFIE19_Msk|macro|MCAN_TXBCIE_CFIE19_Msk
DECL|MCAN_TXBCIE_CFIE19_Pos|macro|MCAN_TXBCIE_CFIE19_Pos
DECL|MCAN_TXBCIE_CFIE19|macro|MCAN_TXBCIE_CFIE19
DECL|MCAN_TXBCIE_CFIE1_Msk|macro|MCAN_TXBCIE_CFIE1_Msk
DECL|MCAN_TXBCIE_CFIE1_Pos|macro|MCAN_TXBCIE_CFIE1_Pos
DECL|MCAN_TXBCIE_CFIE1|macro|MCAN_TXBCIE_CFIE1
DECL|MCAN_TXBCIE_CFIE20_Msk|macro|MCAN_TXBCIE_CFIE20_Msk
DECL|MCAN_TXBCIE_CFIE20_Pos|macro|MCAN_TXBCIE_CFIE20_Pos
DECL|MCAN_TXBCIE_CFIE20|macro|MCAN_TXBCIE_CFIE20
DECL|MCAN_TXBCIE_CFIE21_Msk|macro|MCAN_TXBCIE_CFIE21_Msk
DECL|MCAN_TXBCIE_CFIE21_Pos|macro|MCAN_TXBCIE_CFIE21_Pos
DECL|MCAN_TXBCIE_CFIE21|macro|MCAN_TXBCIE_CFIE21
DECL|MCAN_TXBCIE_CFIE22_Msk|macro|MCAN_TXBCIE_CFIE22_Msk
DECL|MCAN_TXBCIE_CFIE22_Pos|macro|MCAN_TXBCIE_CFIE22_Pos
DECL|MCAN_TXBCIE_CFIE22|macro|MCAN_TXBCIE_CFIE22
DECL|MCAN_TXBCIE_CFIE23_Msk|macro|MCAN_TXBCIE_CFIE23_Msk
DECL|MCAN_TXBCIE_CFIE23_Pos|macro|MCAN_TXBCIE_CFIE23_Pos
DECL|MCAN_TXBCIE_CFIE23|macro|MCAN_TXBCIE_CFIE23
DECL|MCAN_TXBCIE_CFIE24_Msk|macro|MCAN_TXBCIE_CFIE24_Msk
DECL|MCAN_TXBCIE_CFIE24_Pos|macro|MCAN_TXBCIE_CFIE24_Pos
DECL|MCAN_TXBCIE_CFIE24|macro|MCAN_TXBCIE_CFIE24
DECL|MCAN_TXBCIE_CFIE25_Msk|macro|MCAN_TXBCIE_CFIE25_Msk
DECL|MCAN_TXBCIE_CFIE25_Pos|macro|MCAN_TXBCIE_CFIE25_Pos
DECL|MCAN_TXBCIE_CFIE25|macro|MCAN_TXBCIE_CFIE25
DECL|MCAN_TXBCIE_CFIE26_Msk|macro|MCAN_TXBCIE_CFIE26_Msk
DECL|MCAN_TXBCIE_CFIE26_Pos|macro|MCAN_TXBCIE_CFIE26_Pos
DECL|MCAN_TXBCIE_CFIE26|macro|MCAN_TXBCIE_CFIE26
DECL|MCAN_TXBCIE_CFIE27_Msk|macro|MCAN_TXBCIE_CFIE27_Msk
DECL|MCAN_TXBCIE_CFIE27_Pos|macro|MCAN_TXBCIE_CFIE27_Pos
DECL|MCAN_TXBCIE_CFIE27|macro|MCAN_TXBCIE_CFIE27
DECL|MCAN_TXBCIE_CFIE28_Msk|macro|MCAN_TXBCIE_CFIE28_Msk
DECL|MCAN_TXBCIE_CFIE28_Pos|macro|MCAN_TXBCIE_CFIE28_Pos
DECL|MCAN_TXBCIE_CFIE28|macro|MCAN_TXBCIE_CFIE28
DECL|MCAN_TXBCIE_CFIE29_Msk|macro|MCAN_TXBCIE_CFIE29_Msk
DECL|MCAN_TXBCIE_CFIE29_Pos|macro|MCAN_TXBCIE_CFIE29_Pos
DECL|MCAN_TXBCIE_CFIE29|macro|MCAN_TXBCIE_CFIE29
DECL|MCAN_TXBCIE_CFIE2_Msk|macro|MCAN_TXBCIE_CFIE2_Msk
DECL|MCAN_TXBCIE_CFIE2_Pos|macro|MCAN_TXBCIE_CFIE2_Pos
DECL|MCAN_TXBCIE_CFIE2|macro|MCAN_TXBCIE_CFIE2
DECL|MCAN_TXBCIE_CFIE30_Msk|macro|MCAN_TXBCIE_CFIE30_Msk
DECL|MCAN_TXBCIE_CFIE30_Pos|macro|MCAN_TXBCIE_CFIE30_Pos
DECL|MCAN_TXBCIE_CFIE30|macro|MCAN_TXBCIE_CFIE30
DECL|MCAN_TXBCIE_CFIE31_Msk|macro|MCAN_TXBCIE_CFIE31_Msk
DECL|MCAN_TXBCIE_CFIE31_Pos|macro|MCAN_TXBCIE_CFIE31_Pos
DECL|MCAN_TXBCIE_CFIE31|macro|MCAN_TXBCIE_CFIE31
DECL|MCAN_TXBCIE_CFIE3_Msk|macro|MCAN_TXBCIE_CFIE3_Msk
DECL|MCAN_TXBCIE_CFIE3_Pos|macro|MCAN_TXBCIE_CFIE3_Pos
DECL|MCAN_TXBCIE_CFIE3|macro|MCAN_TXBCIE_CFIE3
DECL|MCAN_TXBCIE_CFIE4_Msk|macro|MCAN_TXBCIE_CFIE4_Msk
DECL|MCAN_TXBCIE_CFIE4_Pos|macro|MCAN_TXBCIE_CFIE4_Pos
DECL|MCAN_TXBCIE_CFIE4|macro|MCAN_TXBCIE_CFIE4
DECL|MCAN_TXBCIE_CFIE5_Msk|macro|MCAN_TXBCIE_CFIE5_Msk
DECL|MCAN_TXBCIE_CFIE5_Pos|macro|MCAN_TXBCIE_CFIE5_Pos
DECL|MCAN_TXBCIE_CFIE5|macro|MCAN_TXBCIE_CFIE5
DECL|MCAN_TXBCIE_CFIE6_Msk|macro|MCAN_TXBCIE_CFIE6_Msk
DECL|MCAN_TXBCIE_CFIE6_Pos|macro|MCAN_TXBCIE_CFIE6_Pos
DECL|MCAN_TXBCIE_CFIE6|macro|MCAN_TXBCIE_CFIE6
DECL|MCAN_TXBCIE_CFIE7_Msk|macro|MCAN_TXBCIE_CFIE7_Msk
DECL|MCAN_TXBCIE_CFIE7_Pos|macro|MCAN_TXBCIE_CFIE7_Pos
DECL|MCAN_TXBCIE_CFIE7|macro|MCAN_TXBCIE_CFIE7
DECL|MCAN_TXBCIE_CFIE8_Msk|macro|MCAN_TXBCIE_CFIE8_Msk
DECL|MCAN_TXBCIE_CFIE8_Pos|macro|MCAN_TXBCIE_CFIE8_Pos
DECL|MCAN_TXBCIE_CFIE8|macro|MCAN_TXBCIE_CFIE8
DECL|MCAN_TXBCIE_CFIE9_Msk|macro|MCAN_TXBCIE_CFIE9_Msk
DECL|MCAN_TXBCIE_CFIE9_Pos|macro|MCAN_TXBCIE_CFIE9_Pos
DECL|MCAN_TXBCIE_CFIE9|macro|MCAN_TXBCIE_CFIE9
DECL|MCAN_TXBCIE_CFIE_Msk|macro|MCAN_TXBCIE_CFIE_Msk
DECL|MCAN_TXBCIE_CFIE_Pos|macro|MCAN_TXBCIE_CFIE_Pos
DECL|MCAN_TXBCIE_CFIE|macro|MCAN_TXBCIE_CFIE
DECL|MCAN_TXBCIE_MASK|macro|MCAN_TXBCIE_MASK
DECL|MCAN_TXBCIE_Msk|macro|MCAN_TXBCIE_Msk
DECL|MCAN_TXBCIE_OFFSET|macro|MCAN_TXBCIE_OFFSET
DECL|MCAN_TXBCIE_Type|typedef|} MCAN_TXBCIE_Type;
DECL|MCAN_TXBCIE|member|__IO MCAN_TXBCIE_Type MCAN_TXBCIE; /**< Offset: 0xE4 (R/W 32) Transmit Buffer Cancellation Finished Interrupt Enable Register */
DECL|MCAN_TXBCIE|member|__IO uint32_t MCAN_TXBCIE; /**< (MCAN Offset: 0xE4) Transmit Buffer Cancellation Finished Interrupt Enable Register */
DECL|MCAN_TXBCR_CR0_Msk|macro|MCAN_TXBCR_CR0_Msk
DECL|MCAN_TXBCR_CR0_Pos|macro|MCAN_TXBCR_CR0_Pos
DECL|MCAN_TXBCR_CR0|macro|MCAN_TXBCR_CR0
DECL|MCAN_TXBCR_CR10_Msk|macro|MCAN_TXBCR_CR10_Msk
DECL|MCAN_TXBCR_CR10_Pos|macro|MCAN_TXBCR_CR10_Pos
DECL|MCAN_TXBCR_CR10|macro|MCAN_TXBCR_CR10
DECL|MCAN_TXBCR_CR11_Msk|macro|MCAN_TXBCR_CR11_Msk
DECL|MCAN_TXBCR_CR11_Pos|macro|MCAN_TXBCR_CR11_Pos
DECL|MCAN_TXBCR_CR11|macro|MCAN_TXBCR_CR11
DECL|MCAN_TXBCR_CR12_Msk|macro|MCAN_TXBCR_CR12_Msk
DECL|MCAN_TXBCR_CR12_Pos|macro|MCAN_TXBCR_CR12_Pos
DECL|MCAN_TXBCR_CR12|macro|MCAN_TXBCR_CR12
DECL|MCAN_TXBCR_CR13_Msk|macro|MCAN_TXBCR_CR13_Msk
DECL|MCAN_TXBCR_CR13_Pos|macro|MCAN_TXBCR_CR13_Pos
DECL|MCAN_TXBCR_CR13|macro|MCAN_TXBCR_CR13
DECL|MCAN_TXBCR_CR14_Msk|macro|MCAN_TXBCR_CR14_Msk
DECL|MCAN_TXBCR_CR14_Pos|macro|MCAN_TXBCR_CR14_Pos
DECL|MCAN_TXBCR_CR14|macro|MCAN_TXBCR_CR14
DECL|MCAN_TXBCR_CR15_Msk|macro|MCAN_TXBCR_CR15_Msk
DECL|MCAN_TXBCR_CR15_Pos|macro|MCAN_TXBCR_CR15_Pos
DECL|MCAN_TXBCR_CR15|macro|MCAN_TXBCR_CR15
DECL|MCAN_TXBCR_CR16_Msk|macro|MCAN_TXBCR_CR16_Msk
DECL|MCAN_TXBCR_CR16_Pos|macro|MCAN_TXBCR_CR16_Pos
DECL|MCAN_TXBCR_CR16|macro|MCAN_TXBCR_CR16
DECL|MCAN_TXBCR_CR17_Msk|macro|MCAN_TXBCR_CR17_Msk
DECL|MCAN_TXBCR_CR17_Pos|macro|MCAN_TXBCR_CR17_Pos
DECL|MCAN_TXBCR_CR17|macro|MCAN_TXBCR_CR17
DECL|MCAN_TXBCR_CR18_Msk|macro|MCAN_TXBCR_CR18_Msk
DECL|MCAN_TXBCR_CR18_Pos|macro|MCAN_TXBCR_CR18_Pos
DECL|MCAN_TXBCR_CR18|macro|MCAN_TXBCR_CR18
DECL|MCAN_TXBCR_CR19_Msk|macro|MCAN_TXBCR_CR19_Msk
DECL|MCAN_TXBCR_CR19_Pos|macro|MCAN_TXBCR_CR19_Pos
DECL|MCAN_TXBCR_CR19|macro|MCAN_TXBCR_CR19
DECL|MCAN_TXBCR_CR1_Msk|macro|MCAN_TXBCR_CR1_Msk
DECL|MCAN_TXBCR_CR1_Pos|macro|MCAN_TXBCR_CR1_Pos
DECL|MCAN_TXBCR_CR1|macro|MCAN_TXBCR_CR1
DECL|MCAN_TXBCR_CR20_Msk|macro|MCAN_TXBCR_CR20_Msk
DECL|MCAN_TXBCR_CR20_Pos|macro|MCAN_TXBCR_CR20_Pos
DECL|MCAN_TXBCR_CR20|macro|MCAN_TXBCR_CR20
DECL|MCAN_TXBCR_CR21_Msk|macro|MCAN_TXBCR_CR21_Msk
DECL|MCAN_TXBCR_CR21_Pos|macro|MCAN_TXBCR_CR21_Pos
DECL|MCAN_TXBCR_CR21|macro|MCAN_TXBCR_CR21
DECL|MCAN_TXBCR_CR22_Msk|macro|MCAN_TXBCR_CR22_Msk
DECL|MCAN_TXBCR_CR22_Pos|macro|MCAN_TXBCR_CR22_Pos
DECL|MCAN_TXBCR_CR22|macro|MCAN_TXBCR_CR22
DECL|MCAN_TXBCR_CR23_Msk|macro|MCAN_TXBCR_CR23_Msk
DECL|MCAN_TXBCR_CR23_Pos|macro|MCAN_TXBCR_CR23_Pos
DECL|MCAN_TXBCR_CR23|macro|MCAN_TXBCR_CR23
DECL|MCAN_TXBCR_CR24_Msk|macro|MCAN_TXBCR_CR24_Msk
DECL|MCAN_TXBCR_CR24_Pos|macro|MCAN_TXBCR_CR24_Pos
DECL|MCAN_TXBCR_CR24|macro|MCAN_TXBCR_CR24
DECL|MCAN_TXBCR_CR25_Msk|macro|MCAN_TXBCR_CR25_Msk
DECL|MCAN_TXBCR_CR25_Pos|macro|MCAN_TXBCR_CR25_Pos
DECL|MCAN_TXBCR_CR25|macro|MCAN_TXBCR_CR25
DECL|MCAN_TXBCR_CR26_Msk|macro|MCAN_TXBCR_CR26_Msk
DECL|MCAN_TXBCR_CR26_Pos|macro|MCAN_TXBCR_CR26_Pos
DECL|MCAN_TXBCR_CR26|macro|MCAN_TXBCR_CR26
DECL|MCAN_TXBCR_CR27_Msk|macro|MCAN_TXBCR_CR27_Msk
DECL|MCAN_TXBCR_CR27_Pos|macro|MCAN_TXBCR_CR27_Pos
DECL|MCAN_TXBCR_CR27|macro|MCAN_TXBCR_CR27
DECL|MCAN_TXBCR_CR28_Msk|macro|MCAN_TXBCR_CR28_Msk
DECL|MCAN_TXBCR_CR28_Pos|macro|MCAN_TXBCR_CR28_Pos
DECL|MCAN_TXBCR_CR28|macro|MCAN_TXBCR_CR28
DECL|MCAN_TXBCR_CR29_Msk|macro|MCAN_TXBCR_CR29_Msk
DECL|MCAN_TXBCR_CR29_Pos|macro|MCAN_TXBCR_CR29_Pos
DECL|MCAN_TXBCR_CR29|macro|MCAN_TXBCR_CR29
DECL|MCAN_TXBCR_CR2_Msk|macro|MCAN_TXBCR_CR2_Msk
DECL|MCAN_TXBCR_CR2_Pos|macro|MCAN_TXBCR_CR2_Pos
DECL|MCAN_TXBCR_CR2|macro|MCAN_TXBCR_CR2
DECL|MCAN_TXBCR_CR30_Msk|macro|MCAN_TXBCR_CR30_Msk
DECL|MCAN_TXBCR_CR30_Pos|macro|MCAN_TXBCR_CR30_Pos
DECL|MCAN_TXBCR_CR30|macro|MCAN_TXBCR_CR30
DECL|MCAN_TXBCR_CR31_Msk|macro|MCAN_TXBCR_CR31_Msk
DECL|MCAN_TXBCR_CR31_Pos|macro|MCAN_TXBCR_CR31_Pos
DECL|MCAN_TXBCR_CR31|macro|MCAN_TXBCR_CR31
DECL|MCAN_TXBCR_CR3_Msk|macro|MCAN_TXBCR_CR3_Msk
DECL|MCAN_TXBCR_CR3_Pos|macro|MCAN_TXBCR_CR3_Pos
DECL|MCAN_TXBCR_CR3|macro|MCAN_TXBCR_CR3
DECL|MCAN_TXBCR_CR4_Msk|macro|MCAN_TXBCR_CR4_Msk
DECL|MCAN_TXBCR_CR4_Pos|macro|MCAN_TXBCR_CR4_Pos
DECL|MCAN_TXBCR_CR4|macro|MCAN_TXBCR_CR4
DECL|MCAN_TXBCR_CR5_Msk|macro|MCAN_TXBCR_CR5_Msk
DECL|MCAN_TXBCR_CR5_Pos|macro|MCAN_TXBCR_CR5_Pos
DECL|MCAN_TXBCR_CR5|macro|MCAN_TXBCR_CR5
DECL|MCAN_TXBCR_CR6_Msk|macro|MCAN_TXBCR_CR6_Msk
DECL|MCAN_TXBCR_CR6_Pos|macro|MCAN_TXBCR_CR6_Pos
DECL|MCAN_TXBCR_CR6|macro|MCAN_TXBCR_CR6
DECL|MCAN_TXBCR_CR7_Msk|macro|MCAN_TXBCR_CR7_Msk
DECL|MCAN_TXBCR_CR7_Pos|macro|MCAN_TXBCR_CR7_Pos
DECL|MCAN_TXBCR_CR7|macro|MCAN_TXBCR_CR7
DECL|MCAN_TXBCR_CR8_Msk|macro|MCAN_TXBCR_CR8_Msk
DECL|MCAN_TXBCR_CR8_Pos|macro|MCAN_TXBCR_CR8_Pos
DECL|MCAN_TXBCR_CR8|macro|MCAN_TXBCR_CR8
DECL|MCAN_TXBCR_CR9_Msk|macro|MCAN_TXBCR_CR9_Msk
DECL|MCAN_TXBCR_CR9_Pos|macro|MCAN_TXBCR_CR9_Pos
DECL|MCAN_TXBCR_CR9|macro|MCAN_TXBCR_CR9
DECL|MCAN_TXBCR_CR_Msk|macro|MCAN_TXBCR_CR_Msk
DECL|MCAN_TXBCR_CR_Pos|macro|MCAN_TXBCR_CR_Pos
DECL|MCAN_TXBCR_CR|macro|MCAN_TXBCR_CR
DECL|MCAN_TXBCR_MASK|macro|MCAN_TXBCR_MASK
DECL|MCAN_TXBCR_Msk|macro|MCAN_TXBCR_Msk
DECL|MCAN_TXBCR_OFFSET|macro|MCAN_TXBCR_OFFSET
DECL|MCAN_TXBCR_Type|typedef|} MCAN_TXBCR_Type;
DECL|MCAN_TXBCR|member|__IO MCAN_TXBCR_Type MCAN_TXBCR; /**< Offset: 0xD4 (R/W 32) Transmit Buffer Cancellation Request Register */
DECL|MCAN_TXBCR|member|__IO uint32_t MCAN_TXBCR; /**< (MCAN Offset: 0xD4) Transmit Buffer Cancellation Request Register */
DECL|MCAN_TXBC_MASK|macro|MCAN_TXBC_MASK
DECL|MCAN_TXBC_Msk|macro|MCAN_TXBC_Msk
DECL|MCAN_TXBC_NDTB_Msk|macro|MCAN_TXBC_NDTB_Msk
DECL|MCAN_TXBC_NDTB_Pos|macro|MCAN_TXBC_NDTB_Pos
DECL|MCAN_TXBC_NDTB|macro|MCAN_TXBC_NDTB
DECL|MCAN_TXBC_OFFSET|macro|MCAN_TXBC_OFFSET
DECL|MCAN_TXBC_TBSA_Msk|macro|MCAN_TXBC_TBSA_Msk
DECL|MCAN_TXBC_TBSA_Pos|macro|MCAN_TXBC_TBSA_Pos
DECL|MCAN_TXBC_TBSA|macro|MCAN_TXBC_TBSA
DECL|MCAN_TXBC_TFQM_Msk|macro|MCAN_TXBC_TFQM_Msk
DECL|MCAN_TXBC_TFQM_Pos|macro|MCAN_TXBC_TFQM_Pos
DECL|MCAN_TXBC_TFQM|macro|MCAN_TXBC_TFQM
DECL|MCAN_TXBC_TFQS_Msk|macro|MCAN_TXBC_TFQS_Msk
DECL|MCAN_TXBC_TFQS_Pos|macro|MCAN_TXBC_TFQS_Pos
DECL|MCAN_TXBC_TFQS|macro|MCAN_TXBC_TFQS
DECL|MCAN_TXBC_Type|typedef|} MCAN_TXBC_Type;
DECL|MCAN_TXBC|member|__IO MCAN_TXBC_Type MCAN_TXBC; /**< Offset: 0xC0 (R/W 32) Transmit Buffer Configuration Register */
DECL|MCAN_TXBC|member|__IO uint32_t MCAN_TXBC; /**< (MCAN Offset: 0xC0) Transmit Buffer Configuration Register */
DECL|MCAN_TXBRP_MASK|macro|MCAN_TXBRP_MASK
DECL|MCAN_TXBRP_Msk|macro|MCAN_TXBRP_Msk
DECL|MCAN_TXBRP_OFFSET|macro|MCAN_TXBRP_OFFSET
DECL|MCAN_TXBRP_TRP0_Msk|macro|MCAN_TXBRP_TRP0_Msk
DECL|MCAN_TXBRP_TRP0_Pos|macro|MCAN_TXBRP_TRP0_Pos
DECL|MCAN_TXBRP_TRP0|macro|MCAN_TXBRP_TRP0
DECL|MCAN_TXBRP_TRP10_Msk|macro|MCAN_TXBRP_TRP10_Msk
DECL|MCAN_TXBRP_TRP10_Pos|macro|MCAN_TXBRP_TRP10_Pos
DECL|MCAN_TXBRP_TRP10|macro|MCAN_TXBRP_TRP10
DECL|MCAN_TXBRP_TRP11_Msk|macro|MCAN_TXBRP_TRP11_Msk
DECL|MCAN_TXBRP_TRP11_Pos|macro|MCAN_TXBRP_TRP11_Pos
DECL|MCAN_TXBRP_TRP11|macro|MCAN_TXBRP_TRP11
DECL|MCAN_TXBRP_TRP12_Msk|macro|MCAN_TXBRP_TRP12_Msk
DECL|MCAN_TXBRP_TRP12_Pos|macro|MCAN_TXBRP_TRP12_Pos
DECL|MCAN_TXBRP_TRP12|macro|MCAN_TXBRP_TRP12
DECL|MCAN_TXBRP_TRP13_Msk|macro|MCAN_TXBRP_TRP13_Msk
DECL|MCAN_TXBRP_TRP13_Pos|macro|MCAN_TXBRP_TRP13_Pos
DECL|MCAN_TXBRP_TRP13|macro|MCAN_TXBRP_TRP13
DECL|MCAN_TXBRP_TRP14_Msk|macro|MCAN_TXBRP_TRP14_Msk
DECL|MCAN_TXBRP_TRP14_Pos|macro|MCAN_TXBRP_TRP14_Pos
DECL|MCAN_TXBRP_TRP14|macro|MCAN_TXBRP_TRP14
DECL|MCAN_TXBRP_TRP15_Msk|macro|MCAN_TXBRP_TRP15_Msk
DECL|MCAN_TXBRP_TRP15_Pos|macro|MCAN_TXBRP_TRP15_Pos
DECL|MCAN_TXBRP_TRP15|macro|MCAN_TXBRP_TRP15
DECL|MCAN_TXBRP_TRP16_Msk|macro|MCAN_TXBRP_TRP16_Msk
DECL|MCAN_TXBRP_TRP16_Pos|macro|MCAN_TXBRP_TRP16_Pos
DECL|MCAN_TXBRP_TRP16|macro|MCAN_TXBRP_TRP16
DECL|MCAN_TXBRP_TRP17_Msk|macro|MCAN_TXBRP_TRP17_Msk
DECL|MCAN_TXBRP_TRP17_Pos|macro|MCAN_TXBRP_TRP17_Pos
DECL|MCAN_TXBRP_TRP17|macro|MCAN_TXBRP_TRP17
DECL|MCAN_TXBRP_TRP18_Msk|macro|MCAN_TXBRP_TRP18_Msk
DECL|MCAN_TXBRP_TRP18_Pos|macro|MCAN_TXBRP_TRP18_Pos
DECL|MCAN_TXBRP_TRP18|macro|MCAN_TXBRP_TRP18
DECL|MCAN_TXBRP_TRP19_Msk|macro|MCAN_TXBRP_TRP19_Msk
DECL|MCAN_TXBRP_TRP19_Pos|macro|MCAN_TXBRP_TRP19_Pos
DECL|MCAN_TXBRP_TRP19|macro|MCAN_TXBRP_TRP19
DECL|MCAN_TXBRP_TRP1_Msk|macro|MCAN_TXBRP_TRP1_Msk
DECL|MCAN_TXBRP_TRP1_Pos|macro|MCAN_TXBRP_TRP1_Pos
DECL|MCAN_TXBRP_TRP1|macro|MCAN_TXBRP_TRP1
DECL|MCAN_TXBRP_TRP20_Msk|macro|MCAN_TXBRP_TRP20_Msk
DECL|MCAN_TXBRP_TRP20_Pos|macro|MCAN_TXBRP_TRP20_Pos
DECL|MCAN_TXBRP_TRP20|macro|MCAN_TXBRP_TRP20
DECL|MCAN_TXBRP_TRP21_Msk|macro|MCAN_TXBRP_TRP21_Msk
DECL|MCAN_TXBRP_TRP21_Pos|macro|MCAN_TXBRP_TRP21_Pos
DECL|MCAN_TXBRP_TRP21|macro|MCAN_TXBRP_TRP21
DECL|MCAN_TXBRP_TRP22_Msk|macro|MCAN_TXBRP_TRP22_Msk
DECL|MCAN_TXBRP_TRP22_Pos|macro|MCAN_TXBRP_TRP22_Pos
DECL|MCAN_TXBRP_TRP22|macro|MCAN_TXBRP_TRP22
DECL|MCAN_TXBRP_TRP23_Msk|macro|MCAN_TXBRP_TRP23_Msk
DECL|MCAN_TXBRP_TRP23_Pos|macro|MCAN_TXBRP_TRP23_Pos
DECL|MCAN_TXBRP_TRP23|macro|MCAN_TXBRP_TRP23
DECL|MCAN_TXBRP_TRP24_Msk|macro|MCAN_TXBRP_TRP24_Msk
DECL|MCAN_TXBRP_TRP24_Pos|macro|MCAN_TXBRP_TRP24_Pos
DECL|MCAN_TXBRP_TRP24|macro|MCAN_TXBRP_TRP24
DECL|MCAN_TXBRP_TRP25_Msk|macro|MCAN_TXBRP_TRP25_Msk
DECL|MCAN_TXBRP_TRP25_Pos|macro|MCAN_TXBRP_TRP25_Pos
DECL|MCAN_TXBRP_TRP25|macro|MCAN_TXBRP_TRP25
DECL|MCAN_TXBRP_TRP26_Msk|macro|MCAN_TXBRP_TRP26_Msk
DECL|MCAN_TXBRP_TRP26_Pos|macro|MCAN_TXBRP_TRP26_Pos
DECL|MCAN_TXBRP_TRP26|macro|MCAN_TXBRP_TRP26
DECL|MCAN_TXBRP_TRP27_Msk|macro|MCAN_TXBRP_TRP27_Msk
DECL|MCAN_TXBRP_TRP27_Pos|macro|MCAN_TXBRP_TRP27_Pos
DECL|MCAN_TXBRP_TRP27|macro|MCAN_TXBRP_TRP27
DECL|MCAN_TXBRP_TRP28_Msk|macro|MCAN_TXBRP_TRP28_Msk
DECL|MCAN_TXBRP_TRP28_Pos|macro|MCAN_TXBRP_TRP28_Pos
DECL|MCAN_TXBRP_TRP28|macro|MCAN_TXBRP_TRP28
DECL|MCAN_TXBRP_TRP29_Msk|macro|MCAN_TXBRP_TRP29_Msk
DECL|MCAN_TXBRP_TRP29_Pos|macro|MCAN_TXBRP_TRP29_Pos
DECL|MCAN_TXBRP_TRP29|macro|MCAN_TXBRP_TRP29
DECL|MCAN_TXBRP_TRP2_Msk|macro|MCAN_TXBRP_TRP2_Msk
DECL|MCAN_TXBRP_TRP2_Pos|macro|MCAN_TXBRP_TRP2_Pos
DECL|MCAN_TXBRP_TRP2|macro|MCAN_TXBRP_TRP2
DECL|MCAN_TXBRP_TRP30_Msk|macro|MCAN_TXBRP_TRP30_Msk
DECL|MCAN_TXBRP_TRP30_Pos|macro|MCAN_TXBRP_TRP30_Pos
DECL|MCAN_TXBRP_TRP30|macro|MCAN_TXBRP_TRP30
DECL|MCAN_TXBRP_TRP31_Msk|macro|MCAN_TXBRP_TRP31_Msk
DECL|MCAN_TXBRP_TRP31_Pos|macro|MCAN_TXBRP_TRP31_Pos
DECL|MCAN_TXBRP_TRP31|macro|MCAN_TXBRP_TRP31
DECL|MCAN_TXBRP_TRP3_Msk|macro|MCAN_TXBRP_TRP3_Msk
DECL|MCAN_TXBRP_TRP3_Pos|macro|MCAN_TXBRP_TRP3_Pos
DECL|MCAN_TXBRP_TRP3|macro|MCAN_TXBRP_TRP3
DECL|MCAN_TXBRP_TRP4_Msk|macro|MCAN_TXBRP_TRP4_Msk
DECL|MCAN_TXBRP_TRP4_Pos|macro|MCAN_TXBRP_TRP4_Pos
DECL|MCAN_TXBRP_TRP4|macro|MCAN_TXBRP_TRP4
DECL|MCAN_TXBRP_TRP5_Msk|macro|MCAN_TXBRP_TRP5_Msk
DECL|MCAN_TXBRP_TRP5_Pos|macro|MCAN_TXBRP_TRP5_Pos
DECL|MCAN_TXBRP_TRP5|macro|MCAN_TXBRP_TRP5
DECL|MCAN_TXBRP_TRP6_Msk|macro|MCAN_TXBRP_TRP6_Msk
DECL|MCAN_TXBRP_TRP6_Pos|macro|MCAN_TXBRP_TRP6_Pos
DECL|MCAN_TXBRP_TRP6|macro|MCAN_TXBRP_TRP6
DECL|MCAN_TXBRP_TRP7_Msk|macro|MCAN_TXBRP_TRP7_Msk
DECL|MCAN_TXBRP_TRP7_Pos|macro|MCAN_TXBRP_TRP7_Pos
DECL|MCAN_TXBRP_TRP7|macro|MCAN_TXBRP_TRP7
DECL|MCAN_TXBRP_TRP8_Msk|macro|MCAN_TXBRP_TRP8_Msk
DECL|MCAN_TXBRP_TRP8_Pos|macro|MCAN_TXBRP_TRP8_Pos
DECL|MCAN_TXBRP_TRP8|macro|MCAN_TXBRP_TRP8
DECL|MCAN_TXBRP_TRP9_Msk|macro|MCAN_TXBRP_TRP9_Msk
DECL|MCAN_TXBRP_TRP9_Pos|macro|MCAN_TXBRP_TRP9_Pos
DECL|MCAN_TXBRP_TRP9|macro|MCAN_TXBRP_TRP9
DECL|MCAN_TXBRP_TRP_Msk|macro|MCAN_TXBRP_TRP_Msk
DECL|MCAN_TXBRP_TRP_Pos|macro|MCAN_TXBRP_TRP_Pos
DECL|MCAN_TXBRP_TRP|macro|MCAN_TXBRP_TRP
DECL|MCAN_TXBRP_Type|typedef|} MCAN_TXBRP_Type;
DECL|MCAN_TXBRP|member|__I MCAN_TXBRP_Type MCAN_TXBRP; /**< Offset: 0xCC (R/ 32) Transmit Buffer Request Pending Register */
DECL|MCAN_TXBRP|member|__I uint32_t MCAN_TXBRP; /**< (MCAN Offset: 0xCC) Transmit Buffer Request Pending Register */
DECL|MCAN_TXBTIE_MASK|macro|MCAN_TXBTIE_MASK
DECL|MCAN_TXBTIE_Msk|macro|MCAN_TXBTIE_Msk
DECL|MCAN_TXBTIE_OFFSET|macro|MCAN_TXBTIE_OFFSET
DECL|MCAN_TXBTIE_TIE0_Msk|macro|MCAN_TXBTIE_TIE0_Msk
DECL|MCAN_TXBTIE_TIE0_Pos|macro|MCAN_TXBTIE_TIE0_Pos
DECL|MCAN_TXBTIE_TIE0|macro|MCAN_TXBTIE_TIE0
DECL|MCAN_TXBTIE_TIE10_Msk|macro|MCAN_TXBTIE_TIE10_Msk
DECL|MCAN_TXBTIE_TIE10_Pos|macro|MCAN_TXBTIE_TIE10_Pos
DECL|MCAN_TXBTIE_TIE10|macro|MCAN_TXBTIE_TIE10
DECL|MCAN_TXBTIE_TIE11_Msk|macro|MCAN_TXBTIE_TIE11_Msk
DECL|MCAN_TXBTIE_TIE11_Pos|macro|MCAN_TXBTIE_TIE11_Pos
DECL|MCAN_TXBTIE_TIE11|macro|MCAN_TXBTIE_TIE11
DECL|MCAN_TXBTIE_TIE12_Msk|macro|MCAN_TXBTIE_TIE12_Msk
DECL|MCAN_TXBTIE_TIE12_Pos|macro|MCAN_TXBTIE_TIE12_Pos
DECL|MCAN_TXBTIE_TIE12|macro|MCAN_TXBTIE_TIE12
DECL|MCAN_TXBTIE_TIE13_Msk|macro|MCAN_TXBTIE_TIE13_Msk
DECL|MCAN_TXBTIE_TIE13_Pos|macro|MCAN_TXBTIE_TIE13_Pos
DECL|MCAN_TXBTIE_TIE13|macro|MCAN_TXBTIE_TIE13
DECL|MCAN_TXBTIE_TIE14_Msk|macro|MCAN_TXBTIE_TIE14_Msk
DECL|MCAN_TXBTIE_TIE14_Pos|macro|MCAN_TXBTIE_TIE14_Pos
DECL|MCAN_TXBTIE_TIE14|macro|MCAN_TXBTIE_TIE14
DECL|MCAN_TXBTIE_TIE15_Msk|macro|MCAN_TXBTIE_TIE15_Msk
DECL|MCAN_TXBTIE_TIE15_Pos|macro|MCAN_TXBTIE_TIE15_Pos
DECL|MCAN_TXBTIE_TIE15|macro|MCAN_TXBTIE_TIE15
DECL|MCAN_TXBTIE_TIE16_Msk|macro|MCAN_TXBTIE_TIE16_Msk
DECL|MCAN_TXBTIE_TIE16_Pos|macro|MCAN_TXBTIE_TIE16_Pos
DECL|MCAN_TXBTIE_TIE16|macro|MCAN_TXBTIE_TIE16
DECL|MCAN_TXBTIE_TIE17_Msk|macro|MCAN_TXBTIE_TIE17_Msk
DECL|MCAN_TXBTIE_TIE17_Pos|macro|MCAN_TXBTIE_TIE17_Pos
DECL|MCAN_TXBTIE_TIE17|macro|MCAN_TXBTIE_TIE17
DECL|MCAN_TXBTIE_TIE18_Msk|macro|MCAN_TXBTIE_TIE18_Msk
DECL|MCAN_TXBTIE_TIE18_Pos|macro|MCAN_TXBTIE_TIE18_Pos
DECL|MCAN_TXBTIE_TIE18|macro|MCAN_TXBTIE_TIE18
DECL|MCAN_TXBTIE_TIE19_Msk|macro|MCAN_TXBTIE_TIE19_Msk
DECL|MCAN_TXBTIE_TIE19_Pos|macro|MCAN_TXBTIE_TIE19_Pos
DECL|MCAN_TXBTIE_TIE19|macro|MCAN_TXBTIE_TIE19
DECL|MCAN_TXBTIE_TIE1_Msk|macro|MCAN_TXBTIE_TIE1_Msk
DECL|MCAN_TXBTIE_TIE1_Pos|macro|MCAN_TXBTIE_TIE1_Pos
DECL|MCAN_TXBTIE_TIE1|macro|MCAN_TXBTIE_TIE1
DECL|MCAN_TXBTIE_TIE20_Msk|macro|MCAN_TXBTIE_TIE20_Msk
DECL|MCAN_TXBTIE_TIE20_Pos|macro|MCAN_TXBTIE_TIE20_Pos
DECL|MCAN_TXBTIE_TIE20|macro|MCAN_TXBTIE_TIE20
DECL|MCAN_TXBTIE_TIE21_Msk|macro|MCAN_TXBTIE_TIE21_Msk
DECL|MCAN_TXBTIE_TIE21_Pos|macro|MCAN_TXBTIE_TIE21_Pos
DECL|MCAN_TXBTIE_TIE21|macro|MCAN_TXBTIE_TIE21
DECL|MCAN_TXBTIE_TIE22_Msk|macro|MCAN_TXBTIE_TIE22_Msk
DECL|MCAN_TXBTIE_TIE22_Pos|macro|MCAN_TXBTIE_TIE22_Pos
DECL|MCAN_TXBTIE_TIE22|macro|MCAN_TXBTIE_TIE22
DECL|MCAN_TXBTIE_TIE23_Msk|macro|MCAN_TXBTIE_TIE23_Msk
DECL|MCAN_TXBTIE_TIE23_Pos|macro|MCAN_TXBTIE_TIE23_Pos
DECL|MCAN_TXBTIE_TIE23|macro|MCAN_TXBTIE_TIE23
DECL|MCAN_TXBTIE_TIE24_Msk|macro|MCAN_TXBTIE_TIE24_Msk
DECL|MCAN_TXBTIE_TIE24_Pos|macro|MCAN_TXBTIE_TIE24_Pos
DECL|MCAN_TXBTIE_TIE24|macro|MCAN_TXBTIE_TIE24
DECL|MCAN_TXBTIE_TIE25_Msk|macro|MCAN_TXBTIE_TIE25_Msk
DECL|MCAN_TXBTIE_TIE25_Pos|macro|MCAN_TXBTIE_TIE25_Pos
DECL|MCAN_TXBTIE_TIE25|macro|MCAN_TXBTIE_TIE25
DECL|MCAN_TXBTIE_TIE26_Msk|macro|MCAN_TXBTIE_TIE26_Msk
DECL|MCAN_TXBTIE_TIE26_Pos|macro|MCAN_TXBTIE_TIE26_Pos
DECL|MCAN_TXBTIE_TIE26|macro|MCAN_TXBTIE_TIE26
DECL|MCAN_TXBTIE_TIE27_Msk|macro|MCAN_TXBTIE_TIE27_Msk
DECL|MCAN_TXBTIE_TIE27_Pos|macro|MCAN_TXBTIE_TIE27_Pos
DECL|MCAN_TXBTIE_TIE27|macro|MCAN_TXBTIE_TIE27
DECL|MCAN_TXBTIE_TIE28_Msk|macro|MCAN_TXBTIE_TIE28_Msk
DECL|MCAN_TXBTIE_TIE28_Pos|macro|MCAN_TXBTIE_TIE28_Pos
DECL|MCAN_TXBTIE_TIE28|macro|MCAN_TXBTIE_TIE28
DECL|MCAN_TXBTIE_TIE29_Msk|macro|MCAN_TXBTIE_TIE29_Msk
DECL|MCAN_TXBTIE_TIE29_Pos|macro|MCAN_TXBTIE_TIE29_Pos
DECL|MCAN_TXBTIE_TIE29|macro|MCAN_TXBTIE_TIE29
DECL|MCAN_TXBTIE_TIE2_Msk|macro|MCAN_TXBTIE_TIE2_Msk
DECL|MCAN_TXBTIE_TIE2_Pos|macro|MCAN_TXBTIE_TIE2_Pos
DECL|MCAN_TXBTIE_TIE2|macro|MCAN_TXBTIE_TIE2
DECL|MCAN_TXBTIE_TIE30_Msk|macro|MCAN_TXBTIE_TIE30_Msk
DECL|MCAN_TXBTIE_TIE30_Pos|macro|MCAN_TXBTIE_TIE30_Pos
DECL|MCAN_TXBTIE_TIE30|macro|MCAN_TXBTIE_TIE30
DECL|MCAN_TXBTIE_TIE31_Msk|macro|MCAN_TXBTIE_TIE31_Msk
DECL|MCAN_TXBTIE_TIE31_Pos|macro|MCAN_TXBTIE_TIE31_Pos
DECL|MCAN_TXBTIE_TIE31|macro|MCAN_TXBTIE_TIE31
DECL|MCAN_TXBTIE_TIE3_Msk|macro|MCAN_TXBTIE_TIE3_Msk
DECL|MCAN_TXBTIE_TIE3_Pos|macro|MCAN_TXBTIE_TIE3_Pos
DECL|MCAN_TXBTIE_TIE3|macro|MCAN_TXBTIE_TIE3
DECL|MCAN_TXBTIE_TIE4_Msk|macro|MCAN_TXBTIE_TIE4_Msk
DECL|MCAN_TXBTIE_TIE4_Pos|macro|MCAN_TXBTIE_TIE4_Pos
DECL|MCAN_TXBTIE_TIE4|macro|MCAN_TXBTIE_TIE4
DECL|MCAN_TXBTIE_TIE5_Msk|macro|MCAN_TXBTIE_TIE5_Msk
DECL|MCAN_TXBTIE_TIE5_Pos|macro|MCAN_TXBTIE_TIE5_Pos
DECL|MCAN_TXBTIE_TIE5|macro|MCAN_TXBTIE_TIE5
DECL|MCAN_TXBTIE_TIE6_Msk|macro|MCAN_TXBTIE_TIE6_Msk
DECL|MCAN_TXBTIE_TIE6_Pos|macro|MCAN_TXBTIE_TIE6_Pos
DECL|MCAN_TXBTIE_TIE6|macro|MCAN_TXBTIE_TIE6
DECL|MCAN_TXBTIE_TIE7_Msk|macro|MCAN_TXBTIE_TIE7_Msk
DECL|MCAN_TXBTIE_TIE7_Pos|macro|MCAN_TXBTIE_TIE7_Pos
DECL|MCAN_TXBTIE_TIE7|macro|MCAN_TXBTIE_TIE7
DECL|MCAN_TXBTIE_TIE8_Msk|macro|MCAN_TXBTIE_TIE8_Msk
DECL|MCAN_TXBTIE_TIE8_Pos|macro|MCAN_TXBTIE_TIE8_Pos
DECL|MCAN_TXBTIE_TIE8|macro|MCAN_TXBTIE_TIE8
DECL|MCAN_TXBTIE_TIE9_Msk|macro|MCAN_TXBTIE_TIE9_Msk
DECL|MCAN_TXBTIE_TIE9_Pos|macro|MCAN_TXBTIE_TIE9_Pos
DECL|MCAN_TXBTIE_TIE9|macro|MCAN_TXBTIE_TIE9
DECL|MCAN_TXBTIE_TIE_Msk|macro|MCAN_TXBTIE_TIE_Msk
DECL|MCAN_TXBTIE_TIE_Pos|macro|MCAN_TXBTIE_TIE_Pos
DECL|MCAN_TXBTIE_TIE|macro|MCAN_TXBTIE_TIE
DECL|MCAN_TXBTIE_Type|typedef|} MCAN_TXBTIE_Type;
DECL|MCAN_TXBTIE|member|__IO MCAN_TXBTIE_Type MCAN_TXBTIE; /**< Offset: 0xE0 (R/W 32) Transmit Buffer Transmission Interrupt Enable Register */
DECL|MCAN_TXBTIE|member|__IO uint32_t MCAN_TXBTIE; /**< (MCAN Offset: 0xE0) Transmit Buffer Transmission Interrupt Enable Register */
DECL|MCAN_TXBTO_MASK|macro|MCAN_TXBTO_MASK
DECL|MCAN_TXBTO_Msk|macro|MCAN_TXBTO_Msk
DECL|MCAN_TXBTO_OFFSET|macro|MCAN_TXBTO_OFFSET
DECL|MCAN_TXBTO_TO0_Msk|macro|MCAN_TXBTO_TO0_Msk
DECL|MCAN_TXBTO_TO0_Pos|macro|MCAN_TXBTO_TO0_Pos
DECL|MCAN_TXBTO_TO0|macro|MCAN_TXBTO_TO0
DECL|MCAN_TXBTO_TO10_Msk|macro|MCAN_TXBTO_TO10_Msk
DECL|MCAN_TXBTO_TO10_Pos|macro|MCAN_TXBTO_TO10_Pos
DECL|MCAN_TXBTO_TO10|macro|MCAN_TXBTO_TO10
DECL|MCAN_TXBTO_TO11_Msk|macro|MCAN_TXBTO_TO11_Msk
DECL|MCAN_TXBTO_TO11_Pos|macro|MCAN_TXBTO_TO11_Pos
DECL|MCAN_TXBTO_TO11|macro|MCAN_TXBTO_TO11
DECL|MCAN_TXBTO_TO12_Msk|macro|MCAN_TXBTO_TO12_Msk
DECL|MCAN_TXBTO_TO12_Pos|macro|MCAN_TXBTO_TO12_Pos
DECL|MCAN_TXBTO_TO12|macro|MCAN_TXBTO_TO12
DECL|MCAN_TXBTO_TO13_Msk|macro|MCAN_TXBTO_TO13_Msk
DECL|MCAN_TXBTO_TO13_Pos|macro|MCAN_TXBTO_TO13_Pos
DECL|MCAN_TXBTO_TO13|macro|MCAN_TXBTO_TO13
DECL|MCAN_TXBTO_TO14_Msk|macro|MCAN_TXBTO_TO14_Msk
DECL|MCAN_TXBTO_TO14_Pos|macro|MCAN_TXBTO_TO14_Pos
DECL|MCAN_TXBTO_TO14|macro|MCAN_TXBTO_TO14
DECL|MCAN_TXBTO_TO15_Msk|macro|MCAN_TXBTO_TO15_Msk
DECL|MCAN_TXBTO_TO15_Pos|macro|MCAN_TXBTO_TO15_Pos
DECL|MCAN_TXBTO_TO15|macro|MCAN_TXBTO_TO15
DECL|MCAN_TXBTO_TO16_Msk|macro|MCAN_TXBTO_TO16_Msk
DECL|MCAN_TXBTO_TO16_Pos|macro|MCAN_TXBTO_TO16_Pos
DECL|MCAN_TXBTO_TO16|macro|MCAN_TXBTO_TO16
DECL|MCAN_TXBTO_TO17_Msk|macro|MCAN_TXBTO_TO17_Msk
DECL|MCAN_TXBTO_TO17_Pos|macro|MCAN_TXBTO_TO17_Pos
DECL|MCAN_TXBTO_TO17|macro|MCAN_TXBTO_TO17
DECL|MCAN_TXBTO_TO18_Msk|macro|MCAN_TXBTO_TO18_Msk
DECL|MCAN_TXBTO_TO18_Pos|macro|MCAN_TXBTO_TO18_Pos
DECL|MCAN_TXBTO_TO18|macro|MCAN_TXBTO_TO18
DECL|MCAN_TXBTO_TO19_Msk|macro|MCAN_TXBTO_TO19_Msk
DECL|MCAN_TXBTO_TO19_Pos|macro|MCAN_TXBTO_TO19_Pos
DECL|MCAN_TXBTO_TO19|macro|MCAN_TXBTO_TO19
DECL|MCAN_TXBTO_TO1_Msk|macro|MCAN_TXBTO_TO1_Msk
DECL|MCAN_TXBTO_TO1_Pos|macro|MCAN_TXBTO_TO1_Pos
DECL|MCAN_TXBTO_TO1|macro|MCAN_TXBTO_TO1
DECL|MCAN_TXBTO_TO20_Msk|macro|MCAN_TXBTO_TO20_Msk
DECL|MCAN_TXBTO_TO20_Pos|macro|MCAN_TXBTO_TO20_Pos
DECL|MCAN_TXBTO_TO20|macro|MCAN_TXBTO_TO20
DECL|MCAN_TXBTO_TO21_Msk|macro|MCAN_TXBTO_TO21_Msk
DECL|MCAN_TXBTO_TO21_Pos|macro|MCAN_TXBTO_TO21_Pos
DECL|MCAN_TXBTO_TO21|macro|MCAN_TXBTO_TO21
DECL|MCAN_TXBTO_TO22_Msk|macro|MCAN_TXBTO_TO22_Msk
DECL|MCAN_TXBTO_TO22_Pos|macro|MCAN_TXBTO_TO22_Pos
DECL|MCAN_TXBTO_TO22|macro|MCAN_TXBTO_TO22
DECL|MCAN_TXBTO_TO23_Msk|macro|MCAN_TXBTO_TO23_Msk
DECL|MCAN_TXBTO_TO23_Pos|macro|MCAN_TXBTO_TO23_Pos
DECL|MCAN_TXBTO_TO23|macro|MCAN_TXBTO_TO23
DECL|MCAN_TXBTO_TO24_Msk|macro|MCAN_TXBTO_TO24_Msk
DECL|MCAN_TXBTO_TO24_Pos|macro|MCAN_TXBTO_TO24_Pos
DECL|MCAN_TXBTO_TO24|macro|MCAN_TXBTO_TO24
DECL|MCAN_TXBTO_TO25_Msk|macro|MCAN_TXBTO_TO25_Msk
DECL|MCAN_TXBTO_TO25_Pos|macro|MCAN_TXBTO_TO25_Pos
DECL|MCAN_TXBTO_TO25|macro|MCAN_TXBTO_TO25
DECL|MCAN_TXBTO_TO26_Msk|macro|MCAN_TXBTO_TO26_Msk
DECL|MCAN_TXBTO_TO26_Pos|macro|MCAN_TXBTO_TO26_Pos
DECL|MCAN_TXBTO_TO26|macro|MCAN_TXBTO_TO26
DECL|MCAN_TXBTO_TO27_Msk|macro|MCAN_TXBTO_TO27_Msk
DECL|MCAN_TXBTO_TO27_Pos|macro|MCAN_TXBTO_TO27_Pos
DECL|MCAN_TXBTO_TO27|macro|MCAN_TXBTO_TO27
DECL|MCAN_TXBTO_TO28_Msk|macro|MCAN_TXBTO_TO28_Msk
DECL|MCAN_TXBTO_TO28_Pos|macro|MCAN_TXBTO_TO28_Pos
DECL|MCAN_TXBTO_TO28|macro|MCAN_TXBTO_TO28
DECL|MCAN_TXBTO_TO29_Msk|macro|MCAN_TXBTO_TO29_Msk
DECL|MCAN_TXBTO_TO29_Pos|macro|MCAN_TXBTO_TO29_Pos
DECL|MCAN_TXBTO_TO29|macro|MCAN_TXBTO_TO29
DECL|MCAN_TXBTO_TO2_Msk|macro|MCAN_TXBTO_TO2_Msk
DECL|MCAN_TXBTO_TO2_Pos|macro|MCAN_TXBTO_TO2_Pos
DECL|MCAN_TXBTO_TO2|macro|MCAN_TXBTO_TO2
DECL|MCAN_TXBTO_TO30_Msk|macro|MCAN_TXBTO_TO30_Msk
DECL|MCAN_TXBTO_TO30_Pos|macro|MCAN_TXBTO_TO30_Pos
DECL|MCAN_TXBTO_TO30|macro|MCAN_TXBTO_TO30
DECL|MCAN_TXBTO_TO31_Msk|macro|MCAN_TXBTO_TO31_Msk
DECL|MCAN_TXBTO_TO31_Pos|macro|MCAN_TXBTO_TO31_Pos
DECL|MCAN_TXBTO_TO31|macro|MCAN_TXBTO_TO31
DECL|MCAN_TXBTO_TO3_Msk|macro|MCAN_TXBTO_TO3_Msk
DECL|MCAN_TXBTO_TO3_Pos|macro|MCAN_TXBTO_TO3_Pos
DECL|MCAN_TXBTO_TO3|macro|MCAN_TXBTO_TO3
DECL|MCAN_TXBTO_TO4_Msk|macro|MCAN_TXBTO_TO4_Msk
DECL|MCAN_TXBTO_TO4_Pos|macro|MCAN_TXBTO_TO4_Pos
DECL|MCAN_TXBTO_TO4|macro|MCAN_TXBTO_TO4
DECL|MCAN_TXBTO_TO5_Msk|macro|MCAN_TXBTO_TO5_Msk
DECL|MCAN_TXBTO_TO5_Pos|macro|MCAN_TXBTO_TO5_Pos
DECL|MCAN_TXBTO_TO5|macro|MCAN_TXBTO_TO5
DECL|MCAN_TXBTO_TO6_Msk|macro|MCAN_TXBTO_TO6_Msk
DECL|MCAN_TXBTO_TO6_Pos|macro|MCAN_TXBTO_TO6_Pos
DECL|MCAN_TXBTO_TO6|macro|MCAN_TXBTO_TO6
DECL|MCAN_TXBTO_TO7_Msk|macro|MCAN_TXBTO_TO7_Msk
DECL|MCAN_TXBTO_TO7_Pos|macro|MCAN_TXBTO_TO7_Pos
DECL|MCAN_TXBTO_TO7|macro|MCAN_TXBTO_TO7
DECL|MCAN_TXBTO_TO8_Msk|macro|MCAN_TXBTO_TO8_Msk
DECL|MCAN_TXBTO_TO8_Pos|macro|MCAN_TXBTO_TO8_Pos
DECL|MCAN_TXBTO_TO8|macro|MCAN_TXBTO_TO8
DECL|MCAN_TXBTO_TO9_Msk|macro|MCAN_TXBTO_TO9_Msk
DECL|MCAN_TXBTO_TO9_Pos|macro|MCAN_TXBTO_TO9_Pos
DECL|MCAN_TXBTO_TO9|macro|MCAN_TXBTO_TO9
DECL|MCAN_TXBTO_TO_Msk|macro|MCAN_TXBTO_TO_Msk
DECL|MCAN_TXBTO_TO_Pos|macro|MCAN_TXBTO_TO_Pos
DECL|MCAN_TXBTO_TO|macro|MCAN_TXBTO_TO
DECL|MCAN_TXBTO_Type|typedef|} MCAN_TXBTO_Type;
DECL|MCAN_TXBTO|member|__I MCAN_TXBTO_Type MCAN_TXBTO; /**< Offset: 0xD8 (R/ 32) Transmit Buffer Transmission Occurred Register */
DECL|MCAN_TXBTO|member|__I uint32_t MCAN_TXBTO; /**< (MCAN Offset: 0xD8) Transmit Buffer Transmission Occurred Register */
DECL|MCAN_TXEFA_EFAI_Msk|macro|MCAN_TXEFA_EFAI_Msk
DECL|MCAN_TXEFA_EFAI_Pos|macro|MCAN_TXEFA_EFAI_Pos
DECL|MCAN_TXEFA_EFAI|macro|MCAN_TXEFA_EFAI
DECL|MCAN_TXEFA_MASK|macro|MCAN_TXEFA_MASK
DECL|MCAN_TXEFA_Msk|macro|MCAN_TXEFA_Msk
DECL|MCAN_TXEFA_OFFSET|macro|MCAN_TXEFA_OFFSET
DECL|MCAN_TXEFA_Type|typedef|} MCAN_TXEFA_Type;
DECL|MCAN_TXEFA|member|__IO MCAN_TXEFA_Type MCAN_TXEFA; /**< Offset: 0xF8 (R/W 32) Transmit Event FIFO Acknowledge Register */
DECL|MCAN_TXEFA|member|__IO uint32_t MCAN_TXEFA; /**< (MCAN Offset: 0xF8) Transmit Event FIFO Acknowledge Register */
DECL|MCAN_TXEFC_EFSA_Msk|macro|MCAN_TXEFC_EFSA_Msk
DECL|MCAN_TXEFC_EFSA_Pos|macro|MCAN_TXEFC_EFSA_Pos
DECL|MCAN_TXEFC_EFSA|macro|MCAN_TXEFC_EFSA
DECL|MCAN_TXEFC_EFS_Msk|macro|MCAN_TXEFC_EFS_Msk
DECL|MCAN_TXEFC_EFS_Pos|macro|MCAN_TXEFC_EFS_Pos
DECL|MCAN_TXEFC_EFS|macro|MCAN_TXEFC_EFS
DECL|MCAN_TXEFC_EFWM_Msk|macro|MCAN_TXEFC_EFWM_Msk
DECL|MCAN_TXEFC_EFWM_Pos|macro|MCAN_TXEFC_EFWM_Pos
DECL|MCAN_TXEFC_EFWM|macro|MCAN_TXEFC_EFWM
DECL|MCAN_TXEFC_MASK|macro|MCAN_TXEFC_MASK
DECL|MCAN_TXEFC_Msk|macro|MCAN_TXEFC_Msk
DECL|MCAN_TXEFC_OFFSET|macro|MCAN_TXEFC_OFFSET
DECL|MCAN_TXEFC_Type|typedef|} MCAN_TXEFC_Type;
DECL|MCAN_TXEFC|member|__IO MCAN_TXEFC_Type MCAN_TXEFC; /**< Offset: 0xF0 (R/W 32) Transmit Event FIFO Configuration Register */
DECL|MCAN_TXEFC|member|__IO uint32_t MCAN_TXEFC; /**< (MCAN Offset: 0xF0) Transmit Event FIFO Configuration Register */
DECL|MCAN_TXEFS_EFFL_Msk|macro|MCAN_TXEFS_EFFL_Msk
DECL|MCAN_TXEFS_EFFL_Pos|macro|MCAN_TXEFS_EFFL_Pos
DECL|MCAN_TXEFS_EFFL|macro|MCAN_TXEFS_EFFL
DECL|MCAN_TXEFS_EFF_Msk|macro|MCAN_TXEFS_EFF_Msk
DECL|MCAN_TXEFS_EFF_Pos|macro|MCAN_TXEFS_EFF_Pos
DECL|MCAN_TXEFS_EFF|macro|MCAN_TXEFS_EFF
DECL|MCAN_TXEFS_EFGI_Msk|macro|MCAN_TXEFS_EFGI_Msk
DECL|MCAN_TXEFS_EFGI_Pos|macro|MCAN_TXEFS_EFGI_Pos
DECL|MCAN_TXEFS_EFGI|macro|MCAN_TXEFS_EFGI
DECL|MCAN_TXEFS_EFPI_Msk|macro|MCAN_TXEFS_EFPI_Msk
DECL|MCAN_TXEFS_EFPI_Pos|macro|MCAN_TXEFS_EFPI_Pos
DECL|MCAN_TXEFS_EFPI|macro|MCAN_TXEFS_EFPI
DECL|MCAN_TXEFS_MASK|macro|MCAN_TXEFS_MASK
DECL|MCAN_TXEFS_Msk|macro|MCAN_TXEFS_Msk
DECL|MCAN_TXEFS_OFFSET|macro|MCAN_TXEFS_OFFSET
DECL|MCAN_TXEFS_TEFL_Msk|macro|MCAN_TXEFS_TEFL_Msk
DECL|MCAN_TXEFS_TEFL_Pos|macro|MCAN_TXEFS_TEFL_Pos
DECL|MCAN_TXEFS_TEFL|macro|MCAN_TXEFS_TEFL
DECL|MCAN_TXEFS_Type|typedef|} MCAN_TXEFS_Type;
DECL|MCAN_TXEFS|member|__I MCAN_TXEFS_Type MCAN_TXEFS; /**< Offset: 0xF4 (R/ 32) Transmit Event FIFO Status Register */
DECL|MCAN_TXEFS|member|__I uint32_t MCAN_TXEFS; /**< (MCAN Offset: 0xF4) Transmit Event FIFO Status Register */
DECL|MCAN_TXESC_MASK|macro|MCAN_TXESC_MASK
DECL|MCAN_TXESC_Msk|macro|MCAN_TXESC_Msk
DECL|MCAN_TXESC_OFFSET|macro|MCAN_TXESC_OFFSET
DECL|MCAN_TXESC_TBDS_12_BYTE_Val|macro|MCAN_TXESC_TBDS_12_BYTE_Val
DECL|MCAN_TXESC_TBDS_12_BYTE|macro|MCAN_TXESC_TBDS_12_BYTE
DECL|MCAN_TXESC_TBDS_16_BYTE_Val|macro|MCAN_TXESC_TBDS_16_BYTE_Val
DECL|MCAN_TXESC_TBDS_16_BYTE|macro|MCAN_TXESC_TBDS_16_BYTE
DECL|MCAN_TXESC_TBDS_20_BYTE_Val|macro|MCAN_TXESC_TBDS_20_BYTE_Val
DECL|MCAN_TXESC_TBDS_20_BYTE|macro|MCAN_TXESC_TBDS_20_BYTE
DECL|MCAN_TXESC_TBDS_24_BYTE_Val|macro|MCAN_TXESC_TBDS_24_BYTE_Val
DECL|MCAN_TXESC_TBDS_24_BYTE|macro|MCAN_TXESC_TBDS_24_BYTE
DECL|MCAN_TXESC_TBDS_32_BYTE_Val|macro|MCAN_TXESC_TBDS_32_BYTE_Val
DECL|MCAN_TXESC_TBDS_32_BYTE|macro|MCAN_TXESC_TBDS_32_BYTE
DECL|MCAN_TXESC_TBDS_48_BYTE_Val|macro|MCAN_TXESC_TBDS_48_BYTE_Val
DECL|MCAN_TXESC_TBDS_48_BYTE|macro|MCAN_TXESC_TBDS_48_BYTE
DECL|MCAN_TXESC_TBDS_64_BYTE_Val|macro|MCAN_TXESC_TBDS_64_BYTE_Val
DECL|MCAN_TXESC_TBDS_64_BYTE|macro|MCAN_TXESC_TBDS_64_BYTE
DECL|MCAN_TXESC_TBDS_8_BYTE_Val|macro|MCAN_TXESC_TBDS_8_BYTE_Val
DECL|MCAN_TXESC_TBDS_8_BYTE|macro|MCAN_TXESC_TBDS_8_BYTE
DECL|MCAN_TXESC_TBDS_Msk|macro|MCAN_TXESC_TBDS_Msk
DECL|MCAN_TXESC_TBDS_Pos|macro|MCAN_TXESC_TBDS_Pos
DECL|MCAN_TXESC_TBDS|macro|MCAN_TXESC_TBDS
DECL|MCAN_TXESC_Type|typedef|} MCAN_TXESC_Type;
DECL|MCAN_TXESC|member|__IO MCAN_TXESC_Type MCAN_TXESC; /**< Offset: 0xC8 (R/W 32) Transmit Buffer Element Size Configuration Register */
DECL|MCAN_TXESC|member|__IO uint32_t MCAN_TXESC; /**< (MCAN Offset: 0xC8) Transmit Buffer Element Size Configuration Register */
DECL|MCAN_TXFQS_MASK|macro|MCAN_TXFQS_MASK
DECL|MCAN_TXFQS_Msk|macro|MCAN_TXFQS_Msk
DECL|MCAN_TXFQS_OFFSET|macro|MCAN_TXFQS_OFFSET
DECL|MCAN_TXFQS_TFFL_Msk|macro|MCAN_TXFQS_TFFL_Msk
DECL|MCAN_TXFQS_TFFL_Pos|macro|MCAN_TXFQS_TFFL_Pos
DECL|MCAN_TXFQS_TFFL|macro|MCAN_TXFQS_TFFL
DECL|MCAN_TXFQS_TFGI_Msk|macro|MCAN_TXFQS_TFGI_Msk
DECL|MCAN_TXFQS_TFGI_Pos|macro|MCAN_TXFQS_TFGI_Pos
DECL|MCAN_TXFQS_TFGI|macro|MCAN_TXFQS_TFGI
DECL|MCAN_TXFQS_TFQF_Msk|macro|MCAN_TXFQS_TFQF_Msk
DECL|MCAN_TXFQS_TFQF_Pos|macro|MCAN_TXFQS_TFQF_Pos
DECL|MCAN_TXFQS_TFQF|macro|MCAN_TXFQS_TFQF
DECL|MCAN_TXFQS_TFQPI_Msk|macro|MCAN_TXFQS_TFQPI_Msk
DECL|MCAN_TXFQS_TFQPI_Pos|macro|MCAN_TXFQS_TFQPI_Pos
DECL|MCAN_TXFQS_TFQPI|macro|MCAN_TXFQS_TFQPI
DECL|MCAN_TXFQS_Type|typedef|} MCAN_TXFQS_Type;
DECL|MCAN_TXFQS|member|__I MCAN_TXFQS_Type MCAN_TXFQS; /**< Offset: 0xC4 (R/ 32) Transmit FIFO/Queue Status Register */
DECL|MCAN_TXFQS|member|__I uint32_t MCAN_TXFQS; /**< (MCAN Offset: 0xC4) Transmit FIFO/Queue Status Register */
DECL|MCAN_XIDAM_EIDM_Msk|macro|MCAN_XIDAM_EIDM_Msk
DECL|MCAN_XIDAM_EIDM_Pos|macro|MCAN_XIDAM_EIDM_Pos
DECL|MCAN_XIDAM_EIDM|macro|MCAN_XIDAM_EIDM
DECL|MCAN_XIDAM_MASK|macro|MCAN_XIDAM_MASK
DECL|MCAN_XIDAM_Msk|macro|MCAN_XIDAM_Msk
DECL|MCAN_XIDAM_OFFSET|macro|MCAN_XIDAM_OFFSET
DECL|MCAN_XIDAM_Type|typedef|} MCAN_XIDAM_Type;
DECL|MCAN_XIDAM|member|__IO MCAN_XIDAM_Type MCAN_XIDAM; /**< Offset: 0x90 (R/W 32) Extended ID AND Mask Register */
DECL|MCAN_XIDAM|member|__IO uint32_t MCAN_XIDAM; /**< (MCAN Offset: 0x90) Extended ID AND Mask Register */
DECL|MCAN_XIDFC_FLESA_Msk|macro|MCAN_XIDFC_FLESA_Msk
DECL|MCAN_XIDFC_FLESA_Pos|macro|MCAN_XIDFC_FLESA_Pos
DECL|MCAN_XIDFC_FLESA|macro|MCAN_XIDFC_FLESA
DECL|MCAN_XIDFC_LSE_Msk|macro|MCAN_XIDFC_LSE_Msk
DECL|MCAN_XIDFC_LSE_Pos|macro|MCAN_XIDFC_LSE_Pos
DECL|MCAN_XIDFC_LSE|macro|MCAN_XIDFC_LSE
DECL|MCAN_XIDFC_MASK|macro|MCAN_XIDFC_MASK
DECL|MCAN_XIDFC_Msk|macro|MCAN_XIDFC_Msk
DECL|MCAN_XIDFC_OFFSET|macro|MCAN_XIDFC_OFFSET
DECL|MCAN_XIDFC_Type|typedef|} MCAN_XIDFC_Type;
DECL|MCAN_XIDFC|member|__IO MCAN_XIDFC_Type MCAN_XIDFC; /**< Offset: 0x88 (R/W 32) Extended ID Filter Configuration Register */
DECL|MCAN_XIDFC|member|__IO uint32_t MCAN_XIDFC; /**< (MCAN Offset: 0x88) Extended ID Filter Configuration Register */
DECL|MON|member|uint32_t MON:1; /**< bit: 5 Bus Monitoring Mode (read/write, write protection against '1') */
DECL|MRAFE|member|uint32_t MRAFE:1; /**< bit: 17 Message RAM Access Failure Interrupt Enable */
DECL|MRAFL|member|uint32_t MRAFL:1; /**< bit: 17 Message RAM Access Failure Interrupt Line */
DECL|MRAF|member|uint32_t MRAF:1; /**< bit: 17 Message RAM Access Failure */
DECL|MSI|member|uint32_t MSI:2; /**< bit: 6..7 Message Storage Indicator */
DECL|Mcan|typedef|} Mcan;
DECL|Mcan|typedef|} Mcan;
DECL|ND0|member|uint32_t ND0:1; /**< bit: 0 New Data */
DECL|ND10|member|uint32_t ND10:1; /**< bit: 10 New Data */
DECL|ND11|member|uint32_t ND11:1; /**< bit: 11 New Data */
DECL|ND12|member|uint32_t ND12:1; /**< bit: 12 New Data */
DECL|ND13|member|uint32_t ND13:1; /**< bit: 13 New Data */
DECL|ND14|member|uint32_t ND14:1; /**< bit: 14 New Data */
DECL|ND15|member|uint32_t ND15:1; /**< bit: 15 New Data */
DECL|ND16|member|uint32_t ND16:1; /**< bit: 16 New Data */
DECL|ND17|member|uint32_t ND17:1; /**< bit: 17 New Data */
DECL|ND18|member|uint32_t ND18:1; /**< bit: 18 New Data */
DECL|ND19|member|uint32_t ND19:1; /**< bit: 19 New Data */
DECL|ND1|member|uint32_t ND1:1; /**< bit: 1 New Data */
DECL|ND20|member|uint32_t ND20:1; /**< bit: 20 New Data */
DECL|ND21|member|uint32_t ND21:1; /**< bit: 21 New Data */
DECL|ND22|member|uint32_t ND22:1; /**< bit: 22 New Data */
DECL|ND23|member|uint32_t ND23:1; /**< bit: 23 New Data */
DECL|ND24|member|uint32_t ND24:1; /**< bit: 24 New Data */
DECL|ND25|member|uint32_t ND25:1; /**< bit: 25 New Data */
DECL|ND26|member|uint32_t ND26:1; /**< bit: 26 New Data */
DECL|ND27|member|uint32_t ND27:1; /**< bit: 27 New Data */
DECL|ND28|member|uint32_t ND28:1; /**< bit: 28 New Data */
DECL|ND29|member|uint32_t ND29:1; /**< bit: 29 New Data */
DECL|ND2|member|uint32_t ND2:1; /**< bit: 2 New Data */
DECL|ND30|member|uint32_t ND30:1; /**< bit: 30 New Data */
DECL|ND31|member|uint32_t ND31:1; /**< bit: 31 New Data */
DECL|ND32|member|uint32_t ND32:1; /**< bit: 0 New Data */
DECL|ND33|member|uint32_t ND33:1; /**< bit: 1 New Data */
DECL|ND34|member|uint32_t ND34:1; /**< bit: 2 New Data */
DECL|ND35|member|uint32_t ND35:1; /**< bit: 3 New Data */
DECL|ND36|member|uint32_t ND36:1; /**< bit: 4 New Data */
DECL|ND37|member|uint32_t ND37:1; /**< bit: 5 New Data */
DECL|ND38|member|uint32_t ND38:1; /**< bit: 6 New Data */
DECL|ND39|member|uint32_t ND39:1; /**< bit: 7 New Data */
DECL|ND3|member|uint32_t ND3:1; /**< bit: 3 New Data */
DECL|ND40|member|uint32_t ND40:1; /**< bit: 8 New Data */
DECL|ND41|member|uint32_t ND41:1; /**< bit: 9 New Data */
DECL|ND42|member|uint32_t ND42:1; /**< bit: 10 New Data */
DECL|ND43|member|uint32_t ND43:1; /**< bit: 11 New Data */
DECL|ND44|member|uint32_t ND44:1; /**< bit: 12 New Data */
DECL|ND45|member|uint32_t ND45:1; /**< bit: 13 New Data */
DECL|ND46|member|uint32_t ND46:1; /**< bit: 14 New Data */
DECL|ND47|member|uint32_t ND47:1; /**< bit: 15 New Data */
DECL|ND48|member|uint32_t ND48:1; /**< bit: 16 New Data */
DECL|ND49|member|uint32_t ND49:1; /**< bit: 17 New Data */
DECL|ND4|member|uint32_t ND4:1; /**< bit: 4 New Data */
DECL|ND50|member|uint32_t ND50:1; /**< bit: 18 New Data */
DECL|ND51|member|uint32_t ND51:1; /**< bit: 19 New Data */
DECL|ND52|member|uint32_t ND52:1; /**< bit: 20 New Data */
DECL|ND53|member|uint32_t ND53:1; /**< bit: 21 New Data */
DECL|ND54|member|uint32_t ND54:1; /**< bit: 22 New Data */
DECL|ND55|member|uint32_t ND55:1; /**< bit: 23 New Data */
DECL|ND56|member|uint32_t ND56:1; /**< bit: 24 New Data */
DECL|ND57|member|uint32_t ND57:1; /**< bit: 25 New Data */
DECL|ND58|member|uint32_t ND58:1; /**< bit: 26 New Data */
DECL|ND59|member|uint32_t ND59:1; /**< bit: 27 New Data */
DECL|ND5|member|uint32_t ND5:1; /**< bit: 5 New Data */
DECL|ND60|member|uint32_t ND60:1; /**< bit: 28 New Data */
DECL|ND61|member|uint32_t ND61:1; /**< bit: 29 New Data */
DECL|ND62|member|uint32_t ND62:1; /**< bit: 30 New Data */
DECL|ND63|member|uint32_t ND63:1; /**< bit: 31 New Data */
DECL|ND6|member|uint32_t ND6:1; /**< bit: 6 New Data */
DECL|ND7|member|uint32_t ND7:1; /**< bit: 7 New Data */
DECL|ND8|member|uint32_t ND8:1; /**< bit: 8 New Data */
DECL|ND9|member|uint32_t ND9:1; /**< bit: 9 New Data */
DECL|NDTB|member|uint32_t NDTB:6; /**< bit: 16..21 Number of Dedicated Transmit Buffers */
DECL|ND|member|uint32_t ND:32; /**< bit: 0..31 New Data */
DECL|ND|member|uint32_t ND:32; /**< bit: 0..31 New Data */
DECL|RBDS|member|uint32_t RBDS:3; /**< bit: 8..10 Receive Buffer Data Field Size */
DECL|RBRS|member|uint32_t RBRS:1; /**< bit: 12 BRS Flag of Last Received CAN FD Message (cleared on read) */
DECL|RBSA|member|uint32_t RBSA:14; /**< bit: 2..15 Receive Buffer Start Address */
DECL|REC|member|uint32_t REC:7; /**< bit: 8..14 Receive Error Counter */
DECL|REDL|member|uint32_t REDL:1; /**< bit: 13 Received a CAN FD Message (cleared on read) */
DECL|RESI|member|uint32_t RESI:1; /**< bit: 11 ESI Flag of Last Received CAN FD Message (cleared on read) */
DECL|REV_MCAN|macro|REV_MCAN
DECL|RF0FE|member|uint32_t RF0FE:1; /**< bit: 2 Receive FIFO 0 Full Interrupt Enable */
DECL|RF0FL|member|uint32_t RF0FL:1; /**< bit: 2 Receive FIFO 0 Full Interrupt Line */
DECL|RF0F|member|uint32_t RF0F:1; /**< bit: 2 Receive FIFO 0 Full */
DECL|RF0LE|member|uint32_t RF0LE:1; /**< bit: 3 Receive FIFO 0 Message Lost Interrupt Enable */
DECL|RF0LL|member|uint32_t RF0LL:1; /**< bit: 3 Receive FIFO 0 Message Lost Interrupt Line */
DECL|RF0L|member|uint32_t RF0L:1; /**< bit: 25 Receive FIFO 0 Message Lost */
DECL|RF0L|member|uint32_t RF0L:1; /**< bit: 3 Receive FIFO 0 Message Lost */
DECL|RF0NE|member|uint32_t RF0NE:1; /**< bit: 0 Receive FIFO 0 New Message Interrupt Enable */
DECL|RF0NL|member|uint32_t RF0NL:1; /**< bit: 0 Receive FIFO 0 New Message Interrupt Line */
DECL|RF0N|member|uint32_t RF0N:1; /**< bit: 0 Receive FIFO 0 New Message */
DECL|RF0WE|member|uint32_t RF0WE:1; /**< bit: 1 Receive FIFO 0 Watermark Reached Interrupt Enable */
DECL|RF0WL|member|uint32_t RF0WL:1; /**< bit: 1 Receive FIFO 0 Watermark Reached Interrupt Line */
DECL|RF0W|member|uint32_t RF0W:1; /**< bit: 1 Receive FIFO 0 Watermark Reached */
DECL|RF1FE|member|uint32_t RF1FE:1; /**< bit: 6 Receive FIFO 1 Full Interrupt Enable */
DECL|RF1FL|member|uint32_t RF1FL:1; /**< bit: 6 Receive FIFO 1 Full Interrupt Line */
DECL|RF1F|member|uint32_t RF1F:1; /**< bit: 6 Receive FIFO 1 Full */
DECL|RF1LE|member|uint32_t RF1LE:1; /**< bit: 7 Receive FIFO 1 Message Lost Interrupt Enable */
DECL|RF1LL|member|uint32_t RF1LL:1; /**< bit: 7 Receive FIFO 1 Message Lost Interrupt Line */
DECL|RF1L|member|uint32_t RF1L:1; /**< bit: 25 Receive FIFO 1 Message Lost */
DECL|RF1L|member|uint32_t RF1L:1; /**< bit: 7 Receive FIFO 1 Message Lost */
DECL|RF1NE|member|uint32_t RF1NE:1; /**< bit: 4 Receive FIFO 1 New Message Interrupt Enable */
DECL|RF1NL|member|uint32_t RF1NL:1; /**< bit: 4 Receive FIFO 1 New Message Interrupt Line */
DECL|RF1N|member|uint32_t RF1N:1; /**< bit: 4 Receive FIFO 1 New Message */
DECL|RF1WE|member|uint32_t RF1WE:1; /**< bit: 5 Receive FIFO 1 Watermark Reached Interrupt Enable */
DECL|RF1WL|member|uint32_t RF1WL:1; /**< bit: 5 Receive FIFO 1 Watermark Reached Interrupt Line */
DECL|RF1W|member|uint32_t RF1W:1; /**< bit: 5 Receive FIFO 1 Watermark Reached */
DECL|RP|member|uint32_t RP:1; /**< bit: 15 Receive Error Passive */
DECL|RRFE|member|uint32_t RRFE:1; /**< bit: 0 Reject Remote Frames Extended */
DECL|RRFS|member|uint32_t RRFS:1; /**< bit: 1 Reject Remote Frames Standard */
DECL|RX|member|uint32_t RX:1; /**< bit: 7 Receive Pin (read-only) */
DECL|Reserved1|member|RoReg8 Reserved1[0x8];
DECL|Reserved1|member|__I uint32_t Reserved1[2];
DECL|Reserved2|member|RoReg8 Reserved2[0x10];
DECL|Reserved2|member|__I uint32_t Reserved2[4];
DECL|Reserved3|member|RoReg8 Reserved3[0x8];
DECL|Reserved3|member|__I uint32_t Reserved3[2];
DECL|Reserved4|member|RoReg8 Reserved4[0x20];
DECL|Reserved4|member|__I uint32_t Reserved4[8];
DECL|Reserved5|member|RoReg8 Reserved5[0x4];
DECL|Reserved5|member|__I uint32_t Reserved5[1];
DECL|Reserved6|member|RoReg8 Reserved6[0x8];
DECL|Reserved6|member|__I uint32_t Reserved6[2];
DECL|SJW|member|uint32_t SJW:4; /**< bit: 0..3 (Re) Synchronization Jump Width */
DECL|STEE|member|uint32_t STEE:1; /**< bit: 31 Stuff Error Interrupt Enable */
DECL|STEL|member|uint32_t STEL:1; /**< bit: 31 Stuff Error Interrupt Line */
DECL|STE|member|uint32_t STE:1; /**< bit: 31 Stuff Error */
DECL|TBDS|member|uint32_t TBDS:3; /**< bit: 0..2 Tx Buffer Data Field Size */
DECL|TBSA|member|uint32_t TBSA:14; /**< bit: 2..15 Tx Buffers Start Address */
DECL|TCE|member|uint32_t TCE:1; /**< bit: 9 Transmission Completed Interrupt Enable */
DECL|TCFE|member|uint32_t TCFE:1; /**< bit: 10 Transmission Cancellation Finished Interrupt Enable */
DECL|TCFL|member|uint32_t TCFL:1; /**< bit: 10 Transmission Cancellation Finished Interrupt Line */
DECL|TCF|member|uint32_t TCF:1; /**< bit: 10 Transmission Cancellation Finished */
DECL|TCL|member|uint32_t TCL:1; /**< bit: 9 Transmission Completed Interrupt Line */
DECL|TCP|member|uint32_t TCP:4; /**< bit: 16..19 Timestamp Counter Prescaler */
DECL|TC|member|uint32_t TC:1; /**< bit: 9 Transmission Completed */
DECL|TDCO|member|uint32_t TDCO:5; /**< bit: 24..28 Transceiver Delay Compensation Offset */
DECL|TDCV|member|uint32_t TDCV:6; /**< bit: 8..13 Transceiver Delay Compensation Value (read-only) */
DECL|TDC|member|uint32_t TDC:1; /**< bit: 23 Transceiver Delay Compensation */
DECL|TEC|member|uint32_t TEC:8; /**< bit: 0..7 Transmit Error Counter */
DECL|TEFFE|member|uint32_t TEFFE:1; /**< bit: 14 Tx Event FIFO Full Interrupt Enable */
DECL|TEFFL|member|uint32_t TEFFL:1; /**< bit: 14 Tx Event FIFO Full Interrupt Line */
DECL|TEFF|member|uint32_t TEFF:1; /**< bit: 14 Tx Event FIFO Full */
DECL|TEFLE|member|uint32_t TEFLE:1; /**< bit: 15 Tx Event FIFO Event Lost Interrupt Enable */
DECL|TEFLL|member|uint32_t TEFLL:1; /**< bit: 15 Tx Event FIFO Event Lost Interrupt Line */
DECL|TEFL|member|uint32_t TEFL:1; /**< bit: 15 Tx Event FIFO Element Lost */
DECL|TEFL|member|uint32_t TEFL:1; /**< bit: 25 Tx Event FIFO Element Lost */
DECL|TEFNE|member|uint32_t TEFNE:1; /**< bit: 12 Tx Event FIFO New Entry Interrupt Enable */
DECL|TEFNL|member|uint32_t TEFNL:1; /**< bit: 12 Tx Event FIFO New Entry Interrupt Line */
DECL|TEFN|member|uint32_t TEFN:1; /**< bit: 12 Tx Event FIFO New Entry */
DECL|TEFWE|member|uint32_t TEFWE:1; /**< bit: 13 Tx Event FIFO Watermark Reached Interrupt Enable */
DECL|TEFWL|member|uint32_t TEFWL:1; /**< bit: 13 Tx Event FIFO Watermark Reached Interrupt Line */
DECL|TEFW|member|uint32_t TEFW:1; /**< bit: 13 Tx Event FIFO Watermark Reached */
DECL|TEST|member|uint32_t TEST:1; /**< bit: 7 Test Mode Enable (read/write, write protection against '1') */
DECL|TFEE|member|uint32_t TFEE:1; /**< bit: 11 Tx FIFO Empty Interrupt Enable */
DECL|TFEL|member|uint32_t TFEL:1; /**< bit: 11 Tx FIFO Empty Interrupt Line */
DECL|TFE|member|uint32_t TFE:1; /**< bit: 11 Tx FIFO Empty */
DECL|TFFL|member|uint32_t TFFL:6; /**< bit: 0..5 Tx FIFO Free Level */
DECL|TFGI|member|uint32_t TFGI:5; /**< bit: 8..12 Tx FIFO Get Index */
DECL|TFQF|member|uint32_t TFQF:1; /**< bit: 21 Tx FIFO/Queue Full */
DECL|TFQM|member|uint32_t TFQM:1; /**< bit: 30 Tx FIFO/Queue Mode */
DECL|TFQPI|member|uint32_t TFQPI:5; /**< bit: 16..20 Tx FIFO/Queue Put Index */
DECL|TFQS|member|uint32_t TFQS:6; /**< bit: 24..29 Transmit FIFO/Queue Size */
DECL|TIE0|member|uint32_t TIE0:1; /**< bit: 0 Transmission Interrupt Enable for Buffer 0 */
DECL|TIE10|member|uint32_t TIE10:1; /**< bit: 10 Transmission Interrupt Enable for Buffer 10 */
DECL|TIE11|member|uint32_t TIE11:1; /**< bit: 11 Transmission Interrupt Enable for Buffer 11 */
DECL|TIE12|member|uint32_t TIE12:1; /**< bit: 12 Transmission Interrupt Enable for Buffer 12 */
DECL|TIE13|member|uint32_t TIE13:1; /**< bit: 13 Transmission Interrupt Enable for Buffer 13 */
DECL|TIE14|member|uint32_t TIE14:1; /**< bit: 14 Transmission Interrupt Enable for Buffer 14 */
DECL|TIE15|member|uint32_t TIE15:1; /**< bit: 15 Transmission Interrupt Enable for Buffer 15 */
DECL|TIE16|member|uint32_t TIE16:1; /**< bit: 16 Transmission Interrupt Enable for Buffer 16 */
DECL|TIE17|member|uint32_t TIE17:1; /**< bit: 17 Transmission Interrupt Enable for Buffer 17 */
DECL|TIE18|member|uint32_t TIE18:1; /**< bit: 18 Transmission Interrupt Enable for Buffer 18 */
DECL|TIE19|member|uint32_t TIE19:1; /**< bit: 19 Transmission Interrupt Enable for Buffer 19 */
DECL|TIE1|member|uint32_t TIE1:1; /**< bit: 1 Transmission Interrupt Enable for Buffer 1 */
DECL|TIE20|member|uint32_t TIE20:1; /**< bit: 20 Transmission Interrupt Enable for Buffer 20 */
DECL|TIE21|member|uint32_t TIE21:1; /**< bit: 21 Transmission Interrupt Enable for Buffer 21 */
DECL|TIE22|member|uint32_t TIE22:1; /**< bit: 22 Transmission Interrupt Enable for Buffer 22 */
DECL|TIE23|member|uint32_t TIE23:1; /**< bit: 23 Transmission Interrupt Enable for Buffer 23 */
DECL|TIE24|member|uint32_t TIE24:1; /**< bit: 24 Transmission Interrupt Enable for Buffer 24 */
DECL|TIE25|member|uint32_t TIE25:1; /**< bit: 25 Transmission Interrupt Enable for Buffer 25 */
DECL|TIE26|member|uint32_t TIE26:1; /**< bit: 26 Transmission Interrupt Enable for Buffer 26 */
DECL|TIE27|member|uint32_t TIE27:1; /**< bit: 27 Transmission Interrupt Enable for Buffer 27 */
DECL|TIE28|member|uint32_t TIE28:1; /**< bit: 28 Transmission Interrupt Enable for Buffer 28 */
DECL|TIE29|member|uint32_t TIE29:1; /**< bit: 29 Transmission Interrupt Enable for Buffer 29 */
DECL|TIE2|member|uint32_t TIE2:1; /**< bit: 2 Transmission Interrupt Enable for Buffer 2 */
DECL|TIE30|member|uint32_t TIE30:1; /**< bit: 30 Transmission Interrupt Enable for Buffer 30 */
DECL|TIE31|member|uint32_t TIE31:1; /**< bit: 31 Transmission Interrupt Enable for Buffer 31 */
DECL|TIE3|member|uint32_t TIE3:1; /**< bit: 3 Transmission Interrupt Enable for Buffer 3 */
DECL|TIE4|member|uint32_t TIE4:1; /**< bit: 4 Transmission Interrupt Enable for Buffer 4 */
DECL|TIE5|member|uint32_t TIE5:1; /**< bit: 5 Transmission Interrupt Enable for Buffer 5 */
DECL|TIE6|member|uint32_t TIE6:1; /**< bit: 6 Transmission Interrupt Enable for Buffer 6 */
DECL|TIE7|member|uint32_t TIE7:1; /**< bit: 7 Transmission Interrupt Enable for Buffer 7 */
DECL|TIE8|member|uint32_t TIE8:1; /**< bit: 8 Transmission Interrupt Enable for Buffer 8 */
DECL|TIE9|member|uint32_t TIE9:1; /**< bit: 9 Transmission Interrupt Enable for Buffer 9 */
DECL|TIE|member|uint32_t TIE:32; /**< bit: 0..31 Transmission Interrupt Enable for Buffer 3x */
DECL|TO0|member|uint32_t TO0:1; /**< bit: 0 Transmission Occurred for Buffer 0 */
DECL|TO10|member|uint32_t TO10:1; /**< bit: 10 Transmission Occurred for Buffer 10 */
DECL|TO11|member|uint32_t TO11:1; /**< bit: 11 Transmission Occurred for Buffer 11 */
DECL|TO12|member|uint32_t TO12:1; /**< bit: 12 Transmission Occurred for Buffer 12 */
DECL|TO13|member|uint32_t TO13:1; /**< bit: 13 Transmission Occurred for Buffer 13 */
DECL|TO14|member|uint32_t TO14:1; /**< bit: 14 Transmission Occurred for Buffer 14 */
DECL|TO15|member|uint32_t TO15:1; /**< bit: 15 Transmission Occurred for Buffer 15 */
DECL|TO16|member|uint32_t TO16:1; /**< bit: 16 Transmission Occurred for Buffer 16 */
DECL|TO17|member|uint32_t TO17:1; /**< bit: 17 Transmission Occurred for Buffer 17 */
DECL|TO18|member|uint32_t TO18:1; /**< bit: 18 Transmission Occurred for Buffer 18 */
DECL|TO19|member|uint32_t TO19:1; /**< bit: 19 Transmission Occurred for Buffer 19 */
DECL|TO1|member|uint32_t TO1:1; /**< bit: 1 Transmission Occurred for Buffer 1 */
DECL|TO20|member|uint32_t TO20:1; /**< bit: 20 Transmission Occurred for Buffer 20 */
DECL|TO21|member|uint32_t TO21:1; /**< bit: 21 Transmission Occurred for Buffer 21 */
DECL|TO22|member|uint32_t TO22:1; /**< bit: 22 Transmission Occurred for Buffer 22 */
DECL|TO23|member|uint32_t TO23:1; /**< bit: 23 Transmission Occurred for Buffer 23 */
DECL|TO24|member|uint32_t TO24:1; /**< bit: 24 Transmission Occurred for Buffer 24 */
DECL|TO25|member|uint32_t TO25:1; /**< bit: 25 Transmission Occurred for Buffer 25 */
DECL|TO26|member|uint32_t TO26:1; /**< bit: 26 Transmission Occurred for Buffer 26 */
DECL|TO27|member|uint32_t TO27:1; /**< bit: 27 Transmission Occurred for Buffer 27 */
DECL|TO28|member|uint32_t TO28:1; /**< bit: 28 Transmission Occurred for Buffer 28 */
DECL|TO29|member|uint32_t TO29:1; /**< bit: 29 Transmission Occurred for Buffer 29 */
DECL|TO2|member|uint32_t TO2:1; /**< bit: 2 Transmission Occurred for Buffer 2 */
DECL|TO30|member|uint32_t TO30:1; /**< bit: 30 Transmission Occurred for Buffer 30 */
DECL|TO31|member|uint32_t TO31:1; /**< bit: 31 Transmission Occurred for Buffer 31 */
DECL|TO3|member|uint32_t TO3:1; /**< bit: 3 Transmission Occurred for Buffer 3 */
DECL|TO4|member|uint32_t TO4:1; /**< bit: 4 Transmission Occurred for Buffer 4 */
DECL|TO5|member|uint32_t TO5:1; /**< bit: 5 Transmission Occurred for Buffer 5 */
DECL|TO6|member|uint32_t TO6:1; /**< bit: 6 Transmission Occurred for Buffer 6 */
DECL|TO7|member|uint32_t TO7:1; /**< bit: 7 Transmission Occurred for Buffer 7 */
DECL|TO8|member|uint32_t TO8:1; /**< bit: 8 Transmission Occurred for Buffer 8 */
DECL|TO9|member|uint32_t TO9:1; /**< bit: 9 Transmission Occurred for Buffer 9 */
DECL|TOC|member|uint32_t TOC:16; /**< bit: 0..15 Timeout Counter (cleared on write) */
DECL|TOOE|member|uint32_t TOOE:1; /**< bit: 18 Timeout Occurred Interrupt Enable */
DECL|TOOL|member|uint32_t TOOL:1; /**< bit: 18 Timeout Occurred Interrupt Line */
DECL|TOO|member|uint32_t TOO:1; /**< bit: 18 Timeout Occurred */
DECL|TOP|member|uint32_t TOP:16; /**< bit: 16..31 Timeout Period */
DECL|TOS|member|uint32_t TOS:2; /**< bit: 1..2 Timeout Select */
DECL|TO|member|uint32_t TO:32; /**< bit: 0..31 Transmission Occurred for Buffer 3x */
DECL|TRP0|member|uint32_t TRP0:1; /**< bit: 0 Transmission Request Pending for Buffer 0 */
DECL|TRP10|member|uint32_t TRP10:1; /**< bit: 10 Transmission Request Pending for Buffer 10 */
DECL|TRP11|member|uint32_t TRP11:1; /**< bit: 11 Transmission Request Pending for Buffer 11 */
DECL|TRP12|member|uint32_t TRP12:1; /**< bit: 12 Transmission Request Pending for Buffer 12 */
DECL|TRP13|member|uint32_t TRP13:1; /**< bit: 13 Transmission Request Pending for Buffer 13 */
DECL|TRP14|member|uint32_t TRP14:1; /**< bit: 14 Transmission Request Pending for Buffer 14 */
DECL|TRP15|member|uint32_t TRP15:1; /**< bit: 15 Transmission Request Pending for Buffer 15 */
DECL|TRP16|member|uint32_t TRP16:1; /**< bit: 16 Transmission Request Pending for Buffer 16 */
DECL|TRP17|member|uint32_t TRP17:1; /**< bit: 17 Transmission Request Pending for Buffer 17 */
DECL|TRP18|member|uint32_t TRP18:1; /**< bit: 18 Transmission Request Pending for Buffer 18 */
DECL|TRP19|member|uint32_t TRP19:1; /**< bit: 19 Transmission Request Pending for Buffer 19 */
DECL|TRP1|member|uint32_t TRP1:1; /**< bit: 1 Transmission Request Pending for Buffer 1 */
DECL|TRP20|member|uint32_t TRP20:1; /**< bit: 20 Transmission Request Pending for Buffer 20 */
DECL|TRP21|member|uint32_t TRP21:1; /**< bit: 21 Transmission Request Pending for Buffer 21 */
DECL|TRP22|member|uint32_t TRP22:1; /**< bit: 22 Transmission Request Pending for Buffer 22 */
DECL|TRP23|member|uint32_t TRP23:1; /**< bit: 23 Transmission Request Pending for Buffer 23 */
DECL|TRP24|member|uint32_t TRP24:1; /**< bit: 24 Transmission Request Pending for Buffer 24 */
DECL|TRP25|member|uint32_t TRP25:1; /**< bit: 25 Transmission Request Pending for Buffer 25 */
DECL|TRP26|member|uint32_t TRP26:1; /**< bit: 26 Transmission Request Pending for Buffer 26 */
DECL|TRP27|member|uint32_t TRP27:1; /**< bit: 27 Transmission Request Pending for Buffer 27 */
DECL|TRP28|member|uint32_t TRP28:1; /**< bit: 28 Transmission Request Pending for Buffer 28 */
DECL|TRP29|member|uint32_t TRP29:1; /**< bit: 29 Transmission Request Pending for Buffer 29 */
DECL|TRP2|member|uint32_t TRP2:1; /**< bit: 2 Transmission Request Pending for Buffer 2 */
DECL|TRP30|member|uint32_t TRP30:1; /**< bit: 30 Transmission Request Pending for Buffer 30 */
DECL|TRP31|member|uint32_t TRP31:1; /**< bit: 31 Transmission Request Pending for Buffer 31 */
DECL|TRP3|member|uint32_t TRP3:1; /**< bit: 3 Transmission Request Pending for Buffer 3 */
DECL|TRP4|member|uint32_t TRP4:1; /**< bit: 4 Transmission Request Pending for Buffer 4 */
DECL|TRP5|member|uint32_t TRP5:1; /**< bit: 5 Transmission Request Pending for Buffer 5 */
DECL|TRP6|member|uint32_t TRP6:1; /**< bit: 6 Transmission Request Pending for Buffer 6 */
DECL|TRP7|member|uint32_t TRP7:1; /**< bit: 7 Transmission Request Pending for Buffer 7 */
DECL|TRP8|member|uint32_t TRP8:1; /**< bit: 8 Transmission Request Pending for Buffer 8 */
DECL|TRP9|member|uint32_t TRP9:1; /**< bit: 9 Transmission Request Pending for Buffer 9 */
DECL|TRP|member|uint32_t TRP:32; /**< bit: 0..31 Transmission Request Pending for Buffer 3x */
DECL|TSC|member|uint32_t TSC:16; /**< bit: 0..15 Timestamp Counter (cleared on write) */
DECL|TSEG1|member|uint32_t TSEG1:6; /**< bit: 8..13 Time Segment Before Sample Point */
DECL|TSEG2|member|uint32_t TSEG2:4; /**< bit: 4..7 Time Segment After Sample Point */
DECL|TSS|member|uint32_t TSS:2; /**< bit: 0..1 Timestamp Select */
DECL|TSWE|member|uint32_t TSWE:1; /**< bit: 16 Timestamp Wraparound Interrupt Enable */
DECL|TSWL|member|uint32_t TSWL:1; /**< bit: 16 Timestamp Wraparound Interrupt Line */
DECL|TSW|member|uint32_t TSW:1; /**< bit: 16 Timestamp Wraparound */
DECL|TXP|member|uint32_t TXP:1; /**< bit: 14 Transmit Pause (read/write, write protection) */
DECL|TX|member|uint32_t TX:2; /**< bit: 5..6 Control of Transmit Pin (read/write) */
DECL|WDC|member|uint32_t WDC:8; /**< bit: 0..7 Watchdog Configuration (read/write) */
DECL|WDIE|member|uint32_t WDIE:1; /**< bit: 26 Watchdog Interrupt Enable */
DECL|WDIL|member|uint32_t WDIL:1; /**< bit: 26 Watchdog Interrupt Line */
DECL|WDI|member|uint32_t WDI:1; /**< bit: 26 Watchdog Interrupt */
DECL|WDV|member|uint32_t WDV:8; /**< bit: 8..15 Watchdog Value (read-only) */
DECL|_SAME70_MCAN_COMPONENT_H_|macro|_SAME70_MCAN_COMPONENT_H_
DECL|_SAME70_MCAN_COMPONENT_|macro|_SAME70_MCAN_COMPONENT_
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|uint32_t|member|uint32_t :10; /**< bit: 22..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :13; /**< bit: 3..15 Reserved */
DECL|uint32_t|member|uint32_t :14; /**< bit: 2..15 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :17; /**< bit: 15..31 Reserved */
DECL|uint32_t|member|uint32_t :18; /**< bit: 14..31 Reserved */
DECL|uint32_t|member|uint32_t :18; /**< bit: 14..31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 23 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 23 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 3 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 7 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 7 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 7 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 7 Reserved */
DECL|uint32_t|member|uint32_t :21; /**< bit: 11..31 Reserved */
DECL|uint32_t|member|uint32_t :26; /**< bit: 6..31 Reserved */
DECL|uint32_t|member|uint32_t :26; /**< bit: 6..31 Reserved */
DECL|uint32_t|member|uint32_t :26; /**< bit: 6..31 Reserved */
DECL|uint32_t|member|uint32_t :27; /**< bit: 5..31 Reserved */
DECL|uint32_t|member|uint32_t :29; /**< bit: 3..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 0..1 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 0..1 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 0..1 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 0..1 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 0..1 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 0..1 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 0..1 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 14..15 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 14..15 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 14..15 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 2..3 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 20..21 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 20..21 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 20..21 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 21..22 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 22..23 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 22..23 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 22..23 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 22..23 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 30..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 6..7 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 6..7 Reserved */
DECL|uint32_t|member|uint32_t :30; /**< bit: 2..31 Reserved */
DECL|uint32_t|member|uint32_t :30; /**< bit: 2..31 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 13..15 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 13..15 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 21..23 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 29..31 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 29..31 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 0..3 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 12..15 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 26..29 Reserved */
DECL|uint32_t|member|uint32_t :6; /**< bit: 26..31 Reserved */
DECL|uint32_t|member|uint32_t :6; /**< bit: 26..31 Reserved */
DECL|uint32_t|member|uint32_t :6; /**< bit: 26..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :9; /**< bit: 23..31 Reserved */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
