<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="10" e="8"/>
<c f="1" b="38" e="38"/>
<c f="1" b="38" e="38"/>
<c f="1" b="39" e="39"/>
<c f="1" b="39" e="39"/>
<c f="1" b="44" e="44"/>
<c f="1" b="45" e="44"/>
<c f="1" b="45" e="45"/>
<c f="1" b="46" e="45"/>
<c f="1" b="65" e="65"/>
<c f="1" b="66" e="66"/>
<c f="1" b="67" e="67"/>
<c f="1" b="68" e="68"/>
<c f="1" b="69" e="68"/>
<c f="1" b="95" e="95"/>
<c f="1" b="96" e="95"/>
<c f="1" b="102" e="102"/>
<c f="1" b="103" e="103"/>
<c f="1" b="104" e="104"/>
<c f="1" b="105" e="105"/>
<c f="1" b="106" e="105"/>
<c f="1" b="132" e="132"/>
<c f="1" b="133" e="132"/>
<c f="1" b="147" e="147"/>
<c f="1" b="148" e="148"/>
<c f="1" b="149" e="148"/>
<c f="1" b="185" e="185"/>
<c f="1" b="187" e="185"/>
<c f="1" b="211" e="211"/>
<c f="1" b="212" e="212"/>
<c f="1" b="213" e="213"/>
<c f="1" b="214" e="214"/>
<c f="1" b="215" e="215"/>
<c f="1" b="216" e="216"/>
<c f="1" b="217" e="216"/>
<c f="1" b="221" e="221"/>
<c f="1" b="222" e="222"/>
<c f="1" b="223" e="223"/>
<c f="1" b="224" e="224"/>
<c f="1" b="225" e="225"/>
<c f="1" b="226" e="226"/>
<c f="1" b="227" e="226"/>
<c f="1" b="232" e="232"/>
<c f="1" b="233" e="233"/>
<c f="1" b="234" e="233"/>
<c f="1" b="238" e="238"/>
<c f="1" b="239" e="239"/>
<c f="1" b="240" e="240"/>
<c f="1" b="241" e="240"/>
<c f="1" b="250" e="250"/>
<c f="1" b="251" e="250"/>
<c f="1" b="259" e="259"/>
<c f="1" b="260" e="260"/>
<c f="1" b="261" e="260"/>
<c f="1" b="270" e="270"/>
<c f="1" b="271" e="271"/>
<c f="1" b="272" e="271"/>
<c f="1" b="277" e="277"/>
<c f="1" b="278" e="277"/>
<c f="1" b="278" e="278"/>
<c f="1" b="279" e="278"/>
<c f="1" b="279" e="279"/>
<c f="1" b="280" e="279"/>
<c f="1" b="280" e="280"/>
<c f="1" b="281" e="280"/>
<c f="1" b="291" e="291"/>
<c f="1" b="292" e="291"/>
<c f="1" b="297" e="297"/>
<c f="1" b="298" e="298"/>
<c f="1" b="299" e="298"/>
<c f="1" b="300" e="300"/>
<c f="1" b="301" e="300"/>
<c f="1" b="311" e="311"/>
<c f="1" b="312" e="312"/>
<c f="1" b="313" e="312"/>
<c f="1" b="354" e="354"/>
<c f="1" b="355" e="354"/>
<c f="1" b="358" e="358"/>
<c f="1" b="359" e="359"/>
<c f="1" b="360" e="359"/>
<c f="1" b="366" e="366"/>
<c f="1" b="367" e="366"/>
<c f="1" b="372" e="372"/>
<c f="1" b="373" e="373"/>
<c f="1" b="374" e="374"/>
<c f="1" b="375" e="375"/>
<c f="1" b="376" e="375"/>
<c f="1" b="380" e="380"/>
<c f="1" b="381" e="380"/>
<c f="1" b="382" e="382"/>
<c f="1" b="383" e="382"/>
<c f="1" b="384" e="384"/>
<c f="1" b="385" e="384"/>
<c f="1" b="395" e="395"/>
<c f="1" b="396" e="396"/>
<c f="1" b="397" e="396"/>
<c f="1" b="405" e="405"/>
<c f="1" b="406" e="405"/>
<c f="1" b="407" e="407"/>
<c f="1" b="408" e="407"/>
<c f="1" b="410" e="410"/>
<c f="1" b="411" e="410"/>
<c f="1" b="414" e="414"/>
<c f="1" b="415" e="414"/>
<c f="1" b="439" e="439"/>
<c f="1" b="440" e="440"/>
<c f="1" b="441" e="440"/>
<c f="1" b="447" e="447"/>
<c f="1" b="449" e="447"/>
<c f="1" b="456" e="456"/>
<c f="1" b="457" e="456"/>
<c f="1" b="457" e="457"/>
<c f="1" b="458" e="457"/>
<c f="1" b="458" e="458"/>
<c f="1" b="459" e="458"/>
<c f="1" b="459" e="459"/>
<c f="1" b="460" e="459"/>
<c f="1" b="460" e="460"/>
<c f="1" b="462" e="460"/>
<c f="1" b="466" e="466"/>
<c f="1" b="468" e="466"/>
<c f="1" b="469" e="469"/>
<c f="1" b="470" e="469"/>
<c f="1" b="470" e="470"/>
<c f="1" b="471" e="470"/>
<c f="1" b="471" e="471"/>
<c f="1" b="472" e="471"/>
<c f="1" b="472" e="472"/>
<c f="1" b="473" e="472"/>
<c f="1" b="473" e="473"/>
<c f="1" b="475" e="473"/>
<c f="1" b="478" e="478"/>
<c f="1" b="479" e="479"/>
<c f="1" b="480" e="480"/>
<c f="1" b="481" e="481"/>
<c f="1" b="482" e="482"/>
<c f="1" b="483" e="483"/>
<c f="1" b="484" e="484"/>
<c f="1" b="485" e="485"/>
<c f="1" b="486" e="486"/>
<c f="1" b="487" e="487"/>
<c f="1" b="488" e="488"/>
<c f="1" b="489" e="489"/>
<c f="1" b="490" e="489"/>
<c f="1" b="505" e="505"/>
<c f="1" b="506" e="506"/>
<c f="1" b="507" e="507"/>
<c f="1" b="508" e="508"/>
<c f="1" b="509" e="509"/>
<c f="1" b="510" e="510"/>
<c f="1" b="511" e="511"/>
<c f="1" b="512" e="512"/>
<c f="1" b="513" e="513"/>
<c f="1" b="514" e="514"/>
<c f="1" b="515" e="515"/>
<c f="1" b="516" e="516"/>
<c f="1" b="517" e="516"/>
<c f="1" b="535" e="535"/>
<c f="1" b="536" e="536"/>
<c f="1" b="537" e="537"/>
<c f="1" b="538" e="537"/>
<c f="1" b="540" e="540"/>
<c f="1" b="541" e="540"/>
<c f="1" b="545" e="545"/>
<c f="1" b="546" e="545"/>
<c f="1" b="548" e="548"/>
<c f="1" b="549" e="548"/>
<c f="1" b="551" e="551"/>
<c f="1" b="552" e="552"/>
<c f="1" b="553" e="552"/>
<c f="1" b="558" e="558"/>
<c f="1" b="559" e="558"/>
<c f="1" b="565" e="565"/>
<c f="1" b="566" e="566"/>
<c f="1" b="567" e="567"/>
<c f="1" b="568" e="567"/>
<c f="1" b="569" e="569"/>
<c f="1" b="570" e="569"/>
<c f="1" b="576" e="576"/>
<c f="1" b="577" e="576"/>
<c f="1" b="582" e="582"/>
<c f="1" b="583" e="583"/>
<c f="1" b="584" e="583"/>
<c f="1" b="599" e="599"/>
<c f="1" b="600" e="600"/>
<c f="1" b="601" e="600"/>
<c f="1" b="613" e="613"/>
<c f="1" b="614" e="614"/>
<c f="1" b="615" e="615"/>
<c f="1" b="616" e="615"/>
<c f="1" b="621" e="621"/>
<c f="1" b="622" e="622"/>
<c f="1" b="623" e="623"/>
<c f="1" b="624" e="623"/>
<c f="1" b="630" e="630"/>
<c f="1" b="631" e="631"/>
<c f="1" b="632" e="632"/>
<c f="1" b="633" e="632"/>
<c f="1" b="637" e="637"/>
<c f="1" b="638" e="637"/>
<c f="1" b="686" e="686"/>
<c f="1" b="687" e="687"/>
<c f="1" b="688" e="687"/>
<c f="1" b="705" e="705"/>
<c f="1" b="706" e="705"/>
<c f="1" b="728" e="728"/>
<c f="1" b="729" e="728"/>
<c f="1" b="738" e="738"/>
<c f="1" b="740" e="738"/>
<c f="1" b="743" e="743"/>
<c f="1" b="744" e="743"/>
<c f="1" b="751" e="751"/>
<c f="1" b="752" e="752"/>
<c f="1" b="753" e="753"/>
<c f="1" b="754" e="753"/>
<c f="1" b="761" e="761"/>
<c f="1" b="762" e="761"/>
<c f="1" b="767" e="767"/>
<c f="1" b="767" e="767"/>
<c f="1" b="771" e="771"/>
<c f="1" b="772" e="772"/>
<c f="1" b="773" e="772"/>
<c f="1" b="785" e="785"/>
<c f="1" b="786" e="785"/>
<c f="1" b="791" e="791"/>
<c f="1" b="791" e="791"/>
<c f="1" b="796" e="796"/>
<c f="1" b="796" e="796"/>
<c f="1" b="802" e="802"/>
<c f="1" b="804" e="802"/>
</Comments>
<Macros>
<m f="1" bl="142" bc="5" el="143" ec="27"/>
<m f="1" bl="244" bc="3" el="244" ec="70"/>
<m f="1" bl="342" bc="5" el="342" ec="43"/>
<m f="1" bl="641" bc="5" el="641" ec="43"/>
<m f="1" bl="691" bc="5" el="691" ec="43"/>
<m f="1" bl="741" bc="3" el="741" ec="66"/>
<m f="1" bl="747" bc="5" el="747" ec="73"/>
<m f="1" bl="748" bc="5" el="748" ec="62"/>
<m f="1" bl="811" bc="12" el="811" ec="56"/>
<m f="1" bl="828" bc="5" el="828" ec="78"/>
<m f="1" bl="831" bc="5" el="831" ec="74"/>
</Macros>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="10" e="8"/>
<c f="1" b="38" e="38"/>
<c f="1" b="38" e="38"/>
<c f="1" b="39" e="39"/>
<c f="1" b="39" e="39"/>
<c f="1" b="44" e="44"/>
<c f="1" b="45" e="44"/>
<c f="1" b="45" e="45"/>
<c f="1" b="46" e="45"/>
<c f="1" b="65" e="65"/>
<c f="1" b="66" e="66"/>
<c f="1" b="67" e="67"/>
<c f="1" b="68" e="68"/>
<c f="1" b="69" e="68"/>
<c f="1" b="95" e="95"/>
<c f="1" b="96" e="95"/>
<c f="1" b="102" e="102"/>
<c f="1" b="103" e="103"/>
<c f="1" b="104" e="104"/>
<c f="1" b="105" e="105"/>
<c f="1" b="106" e="105"/>
<c f="1" b="132" e="132"/>
<c f="1" b="133" e="132"/>
<c f="1" b="147" e="147"/>
<c f="1" b="148" e="148"/>
<c f="1" b="149" e="148"/>
<c f="1" b="185" e="185"/>
<c f="1" b="187" e="185"/>
<c f="1" b="211" e="211"/>
<c f="1" b="212" e="212"/>
<c f="1" b="213" e="213"/>
<c f="1" b="214" e="214"/>
<c f="1" b="215" e="215"/>
<c f="1" b="216" e="216"/>
<c f="1" b="217" e="216"/>
<c f="1" b="221" e="221"/>
<c f="1" b="222" e="222"/>
<c f="1" b="223" e="223"/>
<c f="1" b="224" e="224"/>
<c f="1" b="225" e="225"/>
<c f="1" b="226" e="226"/>
<c f="1" b="227" e="226"/>
<c f="1" b="232" e="232"/>
<c f="1" b="233" e="233"/>
<c f="1" b="234" e="233"/>
<c f="1" b="238" e="238"/>
<c f="1" b="239" e="239"/>
<c f="1" b="240" e="240"/>
<c f="1" b="241" e="240"/>
<c f="1" b="250" e="250"/>
<c f="1" b="251" e="250"/>
<c f="1" b="259" e="259"/>
<c f="1" b="260" e="260"/>
<c f="1" b="261" e="260"/>
<c f="1" b="270" e="270"/>
<c f="1" b="271" e="271"/>
<c f="1" b="272" e="271"/>
<c f="1" b="277" e="277"/>
<c f="1" b="278" e="277"/>
<c f="1" b="278" e="278"/>
<c f="1" b="279" e="278"/>
<c f="1" b="279" e="279"/>
<c f="1" b="280" e="279"/>
<c f="1" b="280" e="280"/>
<c f="1" b="281" e="280"/>
<c f="1" b="291" e="291"/>
<c f="1" b="292" e="291"/>
<c f="1" b="297" e="297"/>
<c f="1" b="298" e="298"/>
<c f="1" b="299" e="298"/>
<c f="1" b="300" e="300"/>
<c f="1" b="301" e="300"/>
<c f="1" b="311" e="311"/>
<c f="1" b="312" e="312"/>
<c f="1" b="313" e="312"/>
<c f="1" b="354" e="354"/>
<c f="1" b="355" e="354"/>
<c f="1" b="358" e="358"/>
<c f="1" b="359" e="359"/>
<c f="1" b="360" e="359"/>
<c f="1" b="366" e="366"/>
<c f="1" b="367" e="366"/>
<c f="1" b="372" e="372"/>
<c f="1" b="373" e="373"/>
<c f="1" b="374" e="374"/>
<c f="1" b="375" e="375"/>
<c f="1" b="376" e="375"/>
<c f="1" b="380" e="380"/>
<c f="1" b="381" e="380"/>
<c f="1" b="382" e="382"/>
<c f="1" b="383" e="382"/>
<c f="1" b="384" e="384"/>
<c f="1" b="385" e="384"/>
<c f="1" b="395" e="395"/>
<c f="1" b="396" e="396"/>
<c f="1" b="397" e="396"/>
<c f="1" b="405" e="405"/>
<c f="1" b="406" e="405"/>
<c f="1" b="407" e="407"/>
<c f="1" b="408" e="407"/>
<c f="1" b="410" e="410"/>
<c f="1" b="411" e="410"/>
<c f="1" b="414" e="414"/>
<c f="1" b="415" e="414"/>
<c f="1" b="439" e="439"/>
<c f="1" b="440" e="440"/>
<c f="1" b="441" e="440"/>
<c f="1" b="447" e="447"/>
<c f="1" b="449" e="447"/>
<c f="1" b="456" e="456"/>
<c f="1" b="457" e="456"/>
<c f="1" b="457" e="457"/>
<c f="1" b="458" e="457"/>
<c f="1" b="458" e="458"/>
<c f="1" b="459" e="458"/>
<c f="1" b="459" e="459"/>
<c f="1" b="460" e="459"/>
<c f="1" b="460" e="460"/>
<c f="1" b="462" e="460"/>
<c f="1" b="466" e="466"/>
<c f="1" b="468" e="466"/>
<c f="1" b="469" e="469"/>
<c f="1" b="470" e="469"/>
<c f="1" b="470" e="470"/>
<c f="1" b="471" e="470"/>
<c f="1" b="471" e="471"/>
<c f="1" b="472" e="471"/>
<c f="1" b="472" e="472"/>
<c f="1" b="473" e="472"/>
<c f="1" b="473" e="473"/>
<c f="1" b="475" e="473"/>
<c f="1" b="478" e="478"/>
<c f="1" b="479" e="479"/>
<c f="1" b="480" e="480"/>
<c f="1" b="481" e="481"/>
<c f="1" b="482" e="482"/>
<c f="1" b="483" e="483"/>
<c f="1" b="484" e="484"/>
<c f="1" b="485" e="485"/>
<c f="1" b="486" e="486"/>
<c f="1" b="487" e="487"/>
<c f="1" b="488" e="488"/>
<c f="1" b="489" e="489"/>
<c f="1" b="490" e="489"/>
<c f="1" b="505" e="505"/>
<c f="1" b="506" e="506"/>
<c f="1" b="507" e="507"/>
<c f="1" b="508" e="508"/>
<c f="1" b="509" e="509"/>
<c f="1" b="510" e="510"/>
<c f="1" b="511" e="511"/>
<c f="1" b="512" e="512"/>
<c f="1" b="513" e="513"/>
<c f="1" b="514" e="514"/>
<c f="1" b="515" e="515"/>
<c f="1" b="516" e="516"/>
<c f="1" b="517" e="516"/>
<c f="1" b="535" e="535"/>
<c f="1" b="536" e="536"/>
<c f="1" b="537" e="537"/>
<c f="1" b="538" e="537"/>
<c f="1" b="540" e="540"/>
<c f="1" b="541" e="540"/>
<c f="1" b="545" e="545"/>
<c f="1" b="546" e="545"/>
<c f="1" b="548" e="548"/>
<c f="1" b="549" e="548"/>
<c f="1" b="551" e="551"/>
<c f="1" b="552" e="552"/>
<c f="1" b="553" e="552"/>
<c f="1" b="558" e="558"/>
<c f="1" b="559" e="558"/>
<c f="1" b="565" e="565"/>
<c f="1" b="566" e="566"/>
<c f="1" b="567" e="567"/>
<c f="1" b="568" e="567"/>
<c f="1" b="569" e="569"/>
<c f="1" b="570" e="569"/>
<c f="1" b="576" e="576"/>
<c f="1" b="577" e="576"/>
<c f="1" b="582" e="582"/>
<c f="1" b="583" e="583"/>
<c f="1" b="584" e="583"/>
<c f="1" b="599" e="599"/>
<c f="1" b="600" e="600"/>
<c f="1" b="601" e="600"/>
<c f="1" b="613" e="613"/>
<c f="1" b="614" e="614"/>
<c f="1" b="615" e="615"/>
<c f="1" b="616" e="615"/>
<c f="1" b="621" e="621"/>
<c f="1" b="622" e="622"/>
<c f="1" b="623" e="623"/>
<c f="1" b="624" e="623"/>
<c f="1" b="630" e="630"/>
<c f="1" b="631" e="631"/>
<c f="1" b="632" e="632"/>
<c f="1" b="633" e="632"/>
<c f="1" b="637" e="637"/>
<c f="1" b="638" e="637"/>
<c f="1" b="686" e="686"/>
<c f="1" b="687" e="687"/>
<c f="1" b="688" e="687"/>
<c f="1" b="705" e="705"/>
<c f="1" b="706" e="705"/>
<c f="1" b="728" e="728"/>
<c f="1" b="729" e="728"/>
<c f="1" b="738" e="738"/>
<c f="1" b="740" e="738"/>
<c f="1" b="743" e="743"/>
<c f="1" b="744" e="743"/>
<c f="1" b="751" e="751"/>
<c f="1" b="752" e="752"/>
<c f="1" b="753" e="753"/>
<c f="1" b="754" e="753"/>
<c f="1" b="761" e="761"/>
<c f="1" b="762" e="761"/>
<c f="1" b="767" e="767"/>
<c f="1" b="767" e="767"/>
<c f="1" b="771" e="771"/>
<c f="1" b="772" e="772"/>
<c f="1" b="773" e="772"/>
<c f="1" b="785" e="785"/>
<c f="1" b="786" e="785"/>
<c f="1" b="791" e="791"/>
<c f="1" b="791" e="791"/>
<c f="1" b="796" e="796"/>
<c f="1" b="796" e="796"/>
<c f="1" b="802" e="802"/>
<c f="1" b="804" e="802"/>
</Comments>
<Macros>
<m f="1" bl="142" bc="5" el="143" ec="27"/>
<m f="1" bl="244" bc="3" el="244" ec="70"/>
<m f="1" bl="342" bc="5" el="342" ec="43"/>
<m f="1" bl="641" bc="5" el="641" ec="43"/>
<m f="1" bl="691" bc="5" el="691" ec="43"/>
<m f="1" bl="741" bc="3" el="741" ec="66"/>
<m f="1" bl="747" bc="5" el="747" ec="73"/>
<m f="1" bl="748" bc="5" el="748" ec="62"/>
<m f="1" bl="811" bc="12" el="811" ec="56"/>
<m f="1" bl="828" bc="5" el="828" ec="78"/>
<m f="1" bl="831" bc="5" el="831" ec="74"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="14" e="12"/>
<c f="2" b="42" e="42"/>
<c f="2" b="43" e="43"/>
<c f="2" b="44" e="44"/>
<c f="2" b="45" e="44"/>
<c f="2" b="82" e="82"/>
<c f="2" b="83" e="83"/>
<c f="2" b="84" e="83"/>
<c f="2" b="87" e="87"/>
<c f="2" b="88" e="87"/>
<c f="2" b="92" e="92"/>
<c f="2" b="93" e="92"/>
<c f="2" b="98" e="98"/>
<c f="2" b="99" e="98"/>
<c f="2" b="101" e="101"/>
<c f="2" b="102" e="101"/>
<c f="2" b="103" e="103"/>
<c f="2" b="105" e="105"/>
<c f="2" b="106" e="106"/>
<c f="2" b="107" e="107"/>
<c f="2" b="108" e="107"/>
<c f="2" b="111" e="111"/>
<c f="2" b="112" e="112"/>
<c f="2" b="113" e="112"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="abe9c9901ed6df665760cfaedb018b2e_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="20" lineend="103">
<cr namespace="llvm" access="none" kind="class" name="formatted_raw_ostream" id="abe9c9901ed6df665760cfaedb018b2e_f4275ebf583e2aed78ea052205875a7e" file="2" linestart="21" lineend="21"/>
<cr namespace="llvm" access="none" kind="class" name="MCAsmBackend" id="abe9c9901ed6df665760cfaedb018b2e_349d511eccf30687ee1a1b76545b88ad" file="2" linestart="22" lineend="22"/>
<cr namespace="llvm" access="none" kind="class" name="MCCodeEmitter" id="abe9c9901ed6df665760cfaedb018b2e_af4399f4437e115c3386bc7c1443e314" file="2" linestart="23" lineend="23"/>
<cr namespace="llvm" access="none" kind="class" name="MCContext" id="abe9c9901ed6df665760cfaedb018b2e_66d5a04d181dc2d379aee3c1da9a8316" file="2" linestart="24" lineend="24"/>
<cr namespace="llvm" access="none" kind="class" name="MCInstrInfo" id="abe9c9901ed6df665760cfaedb018b2e_3154168936e3cc4a9a27a3297d84f582" file="2" linestart="25" lineend="25"/>
<cr namespace="llvm" access="none" kind="class" name="MCInstPrinter" id="abe9c9901ed6df665760cfaedb018b2e_59846841785a34dc4c0b3f89038fddfd" file="2" linestart="26" lineend="26"/>
<cr namespace="llvm" access="none" kind="class" name="MCObjectWriter" id="abe9c9901ed6df665760cfaedb018b2e_4e073ab275d03ee1a33c7f36dfe72918" file="2" linestart="27" lineend="27"/>
<cr namespace="llvm" access="none" kind="class" name="MCRegisterInfo" id="abe9c9901ed6df665760cfaedb018b2e_7954e37c4b10f3a785d361edefa9f2d1" file="2" linestart="28" lineend="28"/>
<cr namespace="llvm" access="none" kind="class" name="MCSubtargetInfo" id="abe9c9901ed6df665760cfaedb018b2e_85fb6388fd852e64748b49bf30717000" file="2" linestart="29" lineend="29"/>
<cr namespace="llvm" access="none" kind="class" name="MCStreamer" id="abe9c9901ed6df665760cfaedb018b2e_d43ee9d6c82592155c8c2c9057faef5e" file="2" linestart="30" lineend="30"/>
<cr namespace="llvm" access="none" kind="class" name="MCRelocationInfo" id="abe9c9901ed6df665760cfaedb018b2e_71187bd4a24ddfad4ee667deb379b3b5" file="2" linestart="31" lineend="31"/>
<cr namespace="llvm" access="none" kind="class" name="StringRef" id="abe9c9901ed6df665760cfaedb018b2e_1025e290e4030296f4991e57e4952f33" file="2" linestart="32" lineend="32"/>
<cr namespace="llvm" access="none" kind="class" name="Target" id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61" file="2" linestart="33" lineend="33"/>
<cr namespace="llvm" access="none" kind="class" name="raw_ostream" id="abe9c9901ed6df665760cfaedb018b2e_a0739cdc4bf02ac0124031b03f4267a6" file="2" linestart="34" lineend="34"/>
<v namespace="llvm" name="TheARMLETarget" proto="llvm::Target" id="abe9c9901ed6df665760cfaedb018b2e_cd65beb4b5d6d680c23d0d3d79bfbb20" file="2" linestart="36" lineend="36" storage="extern" access2="none">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<v namespace="llvm" name="TheThumbLETarget" proto="llvm::Target" id="abe9c9901ed6df665760cfaedb018b2e_4d063707dcb0857735e06bea9faf63aa" file="2" linestart="36" lineend="36" storage="extern" access2="none">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<v namespace="llvm" name="TheARMBETarget" proto="llvm::Target" id="abe9c9901ed6df665760cfaedb018b2e_c381111e8236b92133356591c1b69924" file="2" linestart="37" lineend="37" storage="extern" access2="none">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<v namespace="llvm" name="TheThumbBETarget" proto="llvm::Target" id="abe9c9901ed6df665760cfaedb018b2e_de1d5c3c955da1c3bad2e486b1054507" file="2" linestart="37" lineend="37" storage="extern" access2="none">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<ns name="ARM_MC" id="abe9c9901ed6df665760cfaedb018b2e_ecda31a1ba2f22770db677961513e675" file="2" linestart="39" lineend="47">
<f namespace="llvm.ARM_MC" name="ParseARMTriple" id="abe9c9901ed6df665760cfaedb018b2e_d84e989233408654d354f9efffb8badb" file="2" linestart="40" lineend="40" access="none">
<fpt proto="std::string">
<ety>
<Tdef>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb"/>
<template_arguments>
<bt name="char"/>
<tss>
<templatebase id="dc6a030260fdce02a4552ddbd0ff2ec9_bf3447e13ccfc57e5fa847f5d78e7639"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
<tss>
<templatebase id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
</template_arguments>
</tss>
</Tdef>
</ety>
</fpt>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm.ARM_MC" name="createARMMCSubtargetInfo" id="abe9c9901ed6df665760cfaedb018b2e_4e048fb5e45c24176637a46278e93512" file="2" linestart="45" lineend="46" access="none">
<fpt proto="llvm::MCSubtargetInfo *">
<pt>
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</pt>
</fpt>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<f namespace="llvm" name="createMCAsmStreamer" id="abe9c9901ed6df665760cfaedb018b2e_92fcd0527eee7a4238ec3851ca410bc2" file="2" linestart="49" lineend="52" access="none">
<fpt proto="llvm::MCStreamer *">
<pt>
<rt>
<cr id="7345c616ef5527975f62b8656367364b_d43ee9d6c82592155c8c2c9057faef5e"/>
</rt>
</pt>
</fpt>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::formatted_raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_f4275ebf583e2aed78ea052205875a7e"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="isVerboseAsm" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="useDwarfDirectory" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="InstPrint" proto="llvm::MCInstPrinter *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_59846841785a34dc4c0b3f89038fddfd"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="CE" proto="llvm::MCCodeEmitter *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TAB" proto="llvm::MCAsmBackend *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="959c08d76c284892179cb727a3684606_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="ShowInst" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createARMNullStreamer" id="abe9c9901ed6df665760cfaedb018b2e_d9ffeef2e84e7dbe98d560e6cab80f42" file="2" linestart="54" lineend="54" access="none">
<fpt proto="llvm::MCStreamer *">
<pt>
<rt>
<cr id="7345c616ef5527975f62b8656367364b_d43ee9d6c82592155c8c2c9057faef5e"/>
</rt>
</pt>
</fpt>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createARMLEMCCodeEmitter" id="abe9c9901ed6df665760cfaedb018b2e_09374d6f563c6d4968f23d54d9267d65" file="2" linestart="56" lineend="59" access="none">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createARMBEMCCodeEmitter" id="abe9c9901ed6df665760cfaedb018b2e_496d33796c904f6e88d3e8ee7712af2f" file="2" linestart="61" lineend="64" access="none">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createARMAsmBackend" id="abe9c9901ed6df665760cfaedb018b2e_f65a1da414f67a32b4eb133efed7b5b4" file="2" linestart="66" lineend="68" access="none" hasbody="true">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="959c08d76c284892179cb727a3684606_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="IsLittleEndian" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createARMLEAsmBackend" id="abe9c9901ed6df665760cfaedb018b2e_9157e2078230025611d20067c0c62482" file="2" linestart="70" lineend="71" access="none" hasbody="true">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="959c08d76c284892179cb727a3684606_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createARMBEAsmBackend" id="abe9c9901ed6df665760cfaedb018b2e_f010078ed129ff9c197002fda47717f9" file="2" linestart="73" lineend="74" access="none" hasbody="true">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="959c08d76c284892179cb727a3684606_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createThumbLEAsmBackend" id="abe9c9901ed6df665760cfaedb018b2e_71a6cf357c56216b730d28f9dc60efc3" file="2" linestart="76" lineend="77" access="none" hasbody="true">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="959c08d76c284892179cb727a3684606_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createThumbBEAsmBackend" id="abe9c9901ed6df665760cfaedb018b2e_5baa89559aa62ea78391640d82aa99b3" file="2" linestart="79" lineend="80" access="none" hasbody="true">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="959c08d76c284892179cb727a3684606_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createARMWinCOFFStreamer" id="abe9c9901ed6df665760cfaedb018b2e_de78bd4a3e08e33d3984b8165d690d29" file="2" linestart="84" lineend="85" access="none">
<fpt proto="llvm::MCStreamer *">
<pt>
<rt>
<cr id="7345c616ef5527975f62b8656367364b_d43ee9d6c82592155c8c2c9057faef5e"/>
</rt>
</pt>
</fpt>
<p name="Context" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MAB" proto="llvm::MCAsmBackend &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="959c08d76c284892179cb727a3684606_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Emitter" proto="llvm::MCCodeEmitter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createARMELFObjectWriter" id="abe9c9901ed6df665760cfaedb018b2e_c3074b579b64c751661c502c865ce684" file="2" linestart="88" lineend="90" access="none">
<fpt proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OSABI" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="IsLittleEndian" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createARMMachObjectWriter" id="abe9c9901ed6df665760cfaedb018b2e_2efd3d30419d23e7a30a4c962a9bddf0" file="2" linestart="93" lineend="96" access="none">
<fpt proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Is64Bit" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="CPUType" proto="uint32_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="CPUSubtype" proto="uint32_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createARMWinCOFFObjectWriter" id="abe9c9901ed6df665760cfaedb018b2e_d951c925b310a0a6c16d1826b80fb783" file="2" linestart="99" lineend="99" access="none">
<fpt proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Is64Bit" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createARMMachORelocationInfo" id="abe9c9901ed6df665760cfaedb018b2e_df6c8e6ecd9f62a6bd140e086c4dbb62" file="2" linestart="102" lineend="102" access="none">
<fpt proto="llvm::MCRelocationInfo *">
<pt>
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_71187bd4a24ddfad4ee667deb379b3b5"/>
</rt>
</pt>
</fpt>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<Comments>
<c f="3" b="1" e="1"/>
<c f="3" b="2" e="2"/>
<c f="3" b="3" e="3"/>
<c f="3" b="4" e="4"/>
<c f="3" b="5" e="5"/>
<c f="3" b="6" e="6"/>
<c f="3" b="7" e="7"/>
<c f="3" b="8" e="8"/>
<c f="3" b="9" e="9"/>
<c f="3" b="10" e="10"/>
<c f="3" b="11" e="11"/>
<c f="3" b="12" e="12"/>
<c f="3" b="14" e="12"/>
<c f="3" b="25" e="25"/>
<c f="3" b="26" e="25"/>
<c f="3" b="84" e="84"/>
<c f="3" b="85" e="85"/>
<c f="3" b="86" e="85"/>
<c f="3" b="91" e="91"/>
<c f="3" b="92" e="92"/>
<c f="3" b="93" e="92"/>
<c f="3" b="98" e="98"/>
<c f="3" b="99" e="99"/>
<c f="3" b="100" e="100"/>
<c f="3" b="101" e="101"/>
<c f="3" b="102" e="102"/>
<c f="3" b="103" e="103"/>
<c f="3" b="104" e="104"/>
<c f="3" b="105" e="105"/>
<c f="3" b="106" e="106"/>
<c f="3" b="107" e="107"/>
<c f="3" b="108" e="108"/>
<c f="3" b="109" e="109"/>
<c f="3" b="110" e="110"/>
<c f="3" b="111" e="111"/>
<c f="3" b="112" e="111"/>
<c f="3" b="122" e="122"/>
<c f="3" b="123" e="123"/>
<c f="3" b="124" e="123"/>
<c f="3" b="127" e="127"/>
<c f="3" b="128" e="128"/>
<c f="3" b="129" e="128"/>
<c f="3" b="133" e="133"/>
<c f="3" b="134" e="134"/>
<c f="3" b="135" e="135"/>
<c f="3" b="136" e="136"/>
<c f="3" b="137" e="136"/>
<c f="3" b="138" e="138"/>
<c f="3" b="139" e="139"/>
<c f="3" b="140" e="139"/>
<c f="3" b="142" e="142"/>
<c f="3" b="143" e="142"/>
<c f="3" b="145" e="145"/>
<c f="3" b="146" e="146"/>
<c f="3" b="147" e="146"/>
<c f="3" b="149" e="149"/>
<c f="3" b="150" e="149"/>
<c f="3" b="151" e="151"/>
<c f="3" b="153" e="153"/>
<c f="3" b="154" e="154"/>
<c f="3" b="155" e="154"/>
<c f="3" b="159" e="159"/>
<c f="3" b="160" e="159"/>
<c f="3" b="162" e="162"/>
<c f="3" b="163" e="163"/>
<c f="3" b="164" e="164"/>
<c f="3" b="165" e="164"/>
<c f="3" b="165" e="165"/>
<c f="3" b="166" e="165"/>
<c f="3" b="168" e="168"/>
<c f="3" b="169" e="169"/>
<c f="3" b="170" e="170"/>
<c f="3" b="171" e="170"/>
<c f="3" b="172" e="172"/>
<c f="3" b="173" e="173"/>
<c f="3" b="174" e="173"/>
<c f="3" b="178" e="178"/>
<c f="3" b="179" e="178"/>
<c f="3" b="182" e="182"/>
<c f="3" b="183" e="182"/>
<c f="3" b="186" e="186"/>
<c f="3" b="187" e="187"/>
<c f="3" b="188" e="187"/>
<c f="3" b="189" e="189"/>
<c f="3" b="190" e="189"/>
<c f="3" b="194" e="194"/>
<c f="3" b="195" e="194"/>
<c f="3" b="199" e="199"/>
<c f="3" b="200" e="200"/>
<c f="3" b="201" e="200"/>
<c f="3" b="205" e="205"/>
<c f="3" b="206" e="206"/>
<c f="3" b="207" e="206"/>
<c f="3" b="208" e="208"/>
<c f="3" b="209" e="208"/>
<c f="3" b="211" e="211"/>
<c f="3" b="212" e="211"/>
<c f="3" b="216" e="216"/>
<c f="3" b="217" e="217"/>
<c f="3" b="218" e="217"/>
<c f="3" b="219" e="219"/>
<c f="3" b="220" e="220"/>
<c f="3" b="221" e="220"/>
<c f="3" b="223" e="223"/>
<c f="3" b="224" e="223"/>
<c f="3" b="227" e="227"/>
<c f="3" b="228" e="228"/>
<c f="3" b="229" e="228"/>
<c f="3" b="230" e="230"/>
<c f="3" b="231" e="230"/>
<c f="3" b="235" e="235"/>
<c f="3" b="236" e="236"/>
<c f="3" b="237" e="236"/>
<c f="3" b="238" e="238"/>
<c f="3" b="239" e="239"/>
<c f="3" b="240" e="239"/>
<c f="3" b="242" e="242"/>
<c f="3" b="243" e="242"/>
<c f="3" b="246" e="246"/>
<c f="3" b="247" e="247"/>
<c f="3" b="248" e="247"/>
<c f="3" b="249" e="249"/>
<c f="3" b="250" e="249"/>
<c f="3" b="254" e="254"/>
<c f="3" b="255" e="255"/>
<c f="3" b="256" e="255"/>
<c f="3" b="261" e="261"/>
<c f="3" b="262" e="262"/>
<c f="3" b="263" e="263"/>
<c f="3" b="264" e="264"/>
<c f="3" b="265" e="265"/>
<c f="3" b="266" e="266"/>
<c f="3" b="267" e="267"/>
<c f="3" b="268" e="268"/>
<c f="3" b="269" e="269"/>
<c f="3" b="270" e="269"/>
<c f="3" b="272" e="272"/>
<c f="3" b="273" e="272"/>
<c f="3" b="276" e="276"/>
<c f="3" b="277" e="276"/>
<c f="3" b="278" e="278"/>
<c f="3" b="279" e="278"/>
<c f="3" b="280" e="280"/>
<c f="3" b="281" e="280"/>
<c f="3" b="283" e="283"/>
<c f="3" b="284" e="283"/>
<c f="3" b="287" e="287"/>
<c f="3" b="288" e="287"/>
<c f="3" b="294" e="294"/>
<c f="3" b="295" e="295"/>
<c f="3" b="296" e="296"/>
<c f="3" b="297" e="297"/>
<c f="3" b="298" e="297"/>
<c f="3" b="303" e="303"/>
<c f="3" b="304" e="303"/>
<c f="3" b="310" e="310"/>
<c f="3" b="311" e="311"/>
<c f="3" b="312" e="312"/>
<c f="3" b="313" e="313"/>
<c f="3" b="314" e="313"/>
<c f="3" b="315" e="315"/>
<c f="3" b="316" e="315"/>
<c f="3" b="320" e="320"/>
<c f="3" b="321" e="320"/>
<c f="3" b="330" e="330"/>
<c f="3" b="331" e="330"/>
<c f="3" b="337" e="337"/>
<c f="3" b="338" e="338"/>
<c f="3" b="339" e="339"/>
<c f="3" b="340" e="339"/>
<c f="3" b="346" e="346"/>
<c f="3" b="347" e="346"/>
<c f="3" b="349" e="349"/>
<c f="3" b="350" e="349"/>
<c f="3" b="355" e="355"/>
<c f="3" b="356" e="355"/>
<c f="3" b="358" e="358"/>
<c f="3" b="359" e="358"/>
<c f="3" b="365" e="365"/>
<c f="3" b="366" e="365"/>
<c f="3" b="367" e="367"/>
<c f="3" b="368" e="367"/>
<c f="3" b="370" e="370"/>
<c f="3" b="371" e="370"/>
<c f="3" b="374" e="374"/>
<c f="3" b="375" e="374"/>
<c f="3" b="380" e="380"/>
<c f="3" b="381" e="380"/>
<c f="3" b="382" e="382"/>
<c f="3" b="383" e="382"/>
<c f="3" b="389" e="389"/>
<c f="3" b="390" e="390"/>
<c f="3" b="391" e="391"/>
<c f="3" b="392" e="392"/>
<c f="3" b="393" e="393"/>
<c f="3" b="394" e="394"/>
<c f="3" b="395" e="395"/>
<c f="3" b="396" e="396"/>
<c f="3" b="397" e="397"/>
<c f="3" b="398" e="398"/>
<c f="3" b="399" e="399"/>
<c f="3" b="400" e="400"/>
<c f="3" b="401" e="401"/>
<c f="3" b="402" e="402"/>
<c f="3" b="403" e="403"/>
<c f="3" b="404" e="404"/>
<c f="3" b="405" e="405"/>
<c f="3" b="406" e="406"/>
<c f="3" b="407" e="406"/>
<c f="3" b="427" e="427"/>
<c f="3" b="428" e="428"/>
<c f="3" b="429" e="429"/>
<c f="3" b="430" e="430"/>
<c f="3" b="431" e="431"/>
<c f="3" b="432" e="432"/>
<c f="3" b="433" e="433"/>
<c f="3" b="434" e="434"/>
<c f="3" b="435" e="435"/>
<c f="3" b="436" e="436"/>
<c f="3" b="437" e="437"/>
<c f="3" b="438" e="438"/>
<c f="3" b="439" e="439"/>
<c f="3" b="441" e="441"/>
<c f="3" b="442" e="441"/>
<c f="3" b="457" e="457"/>
<c f="3" b="458" e="458"/>
<c f="3" b="459" e="459"/>
<c f="3" b="460" e="460"/>
<c f="3" b="461" e="461"/>
<c f="3" b="462" e="462"/>
<c f="3" b="463" e="463"/>
<c f="3" b="464" e="464"/>
<c f="3" b="465" e="465"/>
<c f="3" b="466" e="466"/>
<c f="3" b="467" e="467"/>
<c f="3" b="468" e="468"/>
<c f="3" b="469" e="469"/>
<c f="3" b="470" e="470"/>
<c f="3" b="472" e="470"/>
<c f="3" b="480" e="480"/>
<c f="3" b="481" e="481"/>
<c f="3" b="482" e="482"/>
<c f="3" b="483" e="483"/>
<c f="3" b="484" e="484"/>
<c f="3" b="485" e="485"/>
<c f="3" b="486" e="486"/>
<c f="3" b="487" e="487"/>
<c f="3" b="488" e="488"/>
<c f="3" b="489" e="489"/>
<c f="3" b="491" e="491"/>
<c f="3" b="492" e="491"/>
<c f="3" b="503" e="503"/>
<c f="3" b="504" e="504"/>
<c f="3" b="505" e="505"/>
<c f="3" b="506" e="506"/>
<c f="3" b="507" e="507"/>
<c f="3" b="508" e="508"/>
<c f="3" b="509" e="509"/>
<c f="3" b="510" e="510"/>
<c f="3" b="511" e="511"/>
<c f="3" b="512" e="512"/>
<c f="3" b="513" e="513"/>
<c f="3" b="514" e="514"/>
<c f="3" b="516" e="516"/>
<c f="3" b="517" e="517"/>
<c f="3" b="518" e="518"/>
<c f="3" b="519" e="519"/>
<c f="3" b="520" e="520"/>
<c f="3" b="521" e="521"/>
<c f="3" b="522" e="522"/>
<c f="3" b="523" e="523"/>
<c f="3" b="524" e="524"/>
<c f="3" b="525" e="525"/>
<c f="3" b="526" e="526"/>
<c f="3" b="528" e="526"/>
<c f="3" b="538" e="538"/>
<c f="3" b="539" e="539"/>
<c f="3" b="540" e="540"/>
<c f="3" b="541" e="540"/>
<c f="3" b="547" e="547"/>
<c f="3" b="548" e="547"/>
<c f="3" b="551" e="551"/>
<c f="3" b="552" e="551"/>
<c f="3" b="556" e="556"/>
<c f="3" b="557" e="556"/>
<c f="3" b="561" e="561"/>
<c f="3" b="562" e="561"/>
<c f="3" b="566" e="566"/>
<c f="3" b="567" e="566"/>
<c f="3" b="580" e="580"/>
<c f="3" b="581" e="581"/>
<c f="3" b="582" e="582"/>
<c f="3" b="583" e="582"/>
<c f="3" b="584" e="584"/>
<c f="3" b="585" e="584"/>
<c f="3" b="594" e="594"/>
<c f="3" b="595" e="595"/>
<c f="3" b="596" e="596"/>
<c f="3" b="597" e="597"/>
<c f="3" b="599" e="597"/>
<c f="3" b="608" e="608"/>
<c f="3" b="609" e="609"/>
<c f="3" b="610" e="610"/>
<c f="3" b="611" e="610"/>
<c f="3" b="613" e="613"/>
<c f="3" b="614" e="613"/>
<c f="3" b="614" e="614"/>
<c f="3" b="616" e="616"/>
<c f="3" b="617" e="617"/>
<c f="3" b="618" e="617"/>
<c f="3" b="624" e="624"/>
<c f="3" b="625" e="624"/>
<c f="3" b="636" e="636"/>
<c f="3" b="637" e="637"/>
<c f="3" b="638" e="638"/>
<c f="3" b="639" e="638"/>
<c f="3" b="641" e="641"/>
<c f="3" b="642" e="641"/>
<c f="3" b="644" e="644"/>
<c f="3" b="645" e="645"/>
<c f="3" b="646" e="645"/>
<c f="3" b="652" e="652"/>
<c f="3" b="653" e="652"/>
<c f="3" b="664" e="664"/>
<c f="3" b="665" e="664"/>
<c f="3" b="665" e="665"/>
<c f="3" b="667" e="665"/>
</Comments>
<Macros>
<m f="3" bl="47" bc="14" el="47" ec="51"/>
<m f="3" bl="58" bc="14" el="58" ec="51"/>
<m f="3" bl="76" bc="14" el="76" ec="61"/>
<m f="3" bl="87" bc="5" el="87" ec="47"/>
<m f="3" bl="94" bc="5" el="94" ec="47"/>
<m f="3" bl="212" bc="5" el="212" ec="57"/>
<m f="3" bl="363" bc="5" el="364" ec="64"/>
<m f="3" bl="375" bc="5" el="375" ec="59"/>
<m f="3" bl="383" bc="5" el="384" ec="71"/>
<m f="3" bl="409" bc="5" el="409" ec="49"/>
<m f="3" bl="573" bc="7" el="573" ec="52"/>
</Macros>
<ns name="llvm" id="b05dfe46557589dafe8022bb703edb23_544dadc8774ac7e8cdf9804c9bca3e1f" file="3" linestart="23" lineend="665" original="">
<ns name="ARM_AM" id="b05dfe46557589dafe8022bb703edb23_0923e727a4ae68e7609bd241e7690173" file="3" linestart="26" lineend="664">
<e namespace="llvm.ARM_AM" access="none" name="ShiftOpc" id="b05dfe46557589dafe8022bb703edb23_6c89b110b3bac714ef21f0c4e76226ee" file="3" linestart="27" lineend="34" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="no_shift" id="b05dfe46557589dafe8022bb703edb23_a041b89ab927ee7a98bd80b634c9c5bc" file="3" linestart="28" lineend="28">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_6c89b110b3bac714ef21f0c4e76226ee"/>
</et>
<Stmt>
<n45 lb="28" cb="16">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="asr" id="b05dfe46557589dafe8022bb703edb23_336719a8784662b848140c6516f9ea2b" file="3" linestart="29" lineend="29">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_6c89b110b3bac714ef21f0c4e76226ee"/>
</et>
</ec>
<ec name="lsl" id="b05dfe46557589dafe8022bb703edb23_8e9ac8e1cff1e3f8f679602e8108e4b5" file="3" linestart="30" lineend="30">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_6c89b110b3bac714ef21f0c4e76226ee"/>
</et>
</ec>
<ec name="lsr" id="b05dfe46557589dafe8022bb703edb23_1f2948fb5845b95c26db7f8580d579f1" file="3" linestart="31" lineend="31">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_6c89b110b3bac714ef21f0c4e76226ee"/>
</et>
</ec>
<ec name="ror" id="b05dfe46557589dafe8022bb703edb23_56e29ee7052457b1b689a1a71f92c087" file="3" linestart="32" lineend="32">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_6c89b110b3bac714ef21f0c4e76226ee"/>
</et>
</ec>
<ec name="rrx" id="b05dfe46557589dafe8022bb703edb23_ba792ffac9235b1fcd6caf5dc4d3dbef" file="3" linestart="33" lineend="33">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_6c89b110b3bac714ef21f0c4e76226ee"/>
</et>
</ec>
</e>
<e namespace="llvm.ARM_AM" access="none" name="AddrOpc" id="b05dfe46557589dafe8022bb703edb23_52e24b5f4eb76db5e40f87512ad91636" file="3" linestart="36" lineend="39" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="sub" id="b05dfe46557589dafe8022bb703edb23_9d107af395c17b31c6b4c7646e2a263c" file="3" linestart="37" lineend="37">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_52e24b5f4eb76db5e40f87512ad91636"/>
</et>
<Stmt>
<n45 lb="37" cb="11"/>

</Stmt>
</ec>
<ec name="add" id="b05dfe46557589dafe8022bb703edb23_09b395488ae771514f51308e04c327b1" file="3" linestart="38" lineend="38">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_52e24b5f4eb76db5e40f87512ad91636"/>
</et>
</ec>
</e>
<f namespace="llvm.ARM_AM" name="getAddrOpcStr" id="b05dfe46557589dafe8022bb703edb23_dc58c5d20e2bba05a3f2d85bdacd45f5" file="3" linestart="41" lineend="43" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="const char *">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</fpt>
<p name="Op" proto="llvm::ARM_AM::AddrOpc" isLiteral="true" access2="none">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_52e24b5f4eb76db5e40f87512ad91636"/>
</et>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="41" cb="55" le="43" ce="3">
<rx lb="42" cb="5" le="42" ce="30" pvirg="true">
<co lb="42" cb="12" le="42" ce="30">
<exp pvirg="true"/>
<xop lb="42" cb="12" le="42" ce="18" kind="==">
<n32 lb="42" cb="12">
<n32 lb="42" cb="12">
<drx lb="42" cb="12" kind="lvalue" nm="Op"/>
</n32>
</n32>
<n32 lb="42" cb="18">
<drx lb="42" cb="18" id="b05dfe46557589dafe8022bb703edb23_9d107af395c17b31c6b4c7646e2a263c" nm="sub"/>
</n32>
</xop>
<n32 lb="42" cb="24">
<n52 lb="42" cb="24">
<slit/>
</n52>
</n32>
<n32 lb="42" cb="30">
<n52 lb="42" cb="30">
<slit/>
</n52>
</n32>
</co>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getShiftOpcStr" id="b05dfe46557589dafe8022bb703edb23_b9138110b241be0895df776c97d8a2a2" file="3" linestart="45" lineend="54" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="const char *">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</fpt>
<p name="Op" proto="llvm::ARM_AM::ShiftOpc" isLiteral="true" access2="none">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_6c89b110b3bac714ef21f0c4e76226ee"/>
</et>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="45" cb="57" le="54" ce="3">
<sy lb="46" cb="5" le="53" ce="5">
<n32 lb="46" cb="13">
<n32 lb="46" cb="13">
<drx lb="46" cb="13" kind="lvalue" nm="Op"/>
</n32>
</n32>
<u lb="46" cb="17" le="53" ce="5">
<dx lb="47" cb="5" le="47" ce="14">
<ce lb="47" cb="14" le="47" ce="14" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="47" cb="14" le="47" ce="14">
<drx lb="47" cb="14" le="47" ce="14" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="47" cb="14">
<n52 lb="47" cb="14">
<slit/>
</n52>
</n32>
<n32 lb="47" cb="14">
<n52 lb="47" cb="14">
<slit/>
</n52>
</n32>
<n32 lb="47" cb="14">
<n45 lb="47" cb="14">
<flit/>
</n45>
</n32>
</ce>
</dx>
<cax lb="48" cb="5" le="48" ce="30">
<n32 lb="48" cb="10" le="48" ce="18">
<drx lb="48" cb="10" le="48" ce="18" id="b05dfe46557589dafe8022bb703edb23_336719a8784662b848140c6516f9ea2b" nm="asr"/>
</n32>
<rx lb="48" cb="23" le="48" ce="30" pvirg="true">
<n32 lb="48" cb="30">
<n52 lb="48" cb="30">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="49" cb="5" le="49" ce="30">
<n32 lb="49" cb="10" le="49" ce="18">
<drx lb="49" cb="10" le="49" ce="18" id="b05dfe46557589dafe8022bb703edb23_8e9ac8e1cff1e3f8f679602e8108e4b5" nm="lsl"/>
</n32>
<rx lb="49" cb="23" le="49" ce="30" pvirg="true">
<n32 lb="49" cb="30">
<n52 lb="49" cb="30">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="50" cb="5" le="50" ce="30">
<n32 lb="50" cb="10" le="50" ce="18">
<drx lb="50" cb="10" le="50" ce="18" id="b05dfe46557589dafe8022bb703edb23_1f2948fb5845b95c26db7f8580d579f1" nm="lsr"/>
</n32>
<rx lb="50" cb="23" le="50" ce="30" pvirg="true">
<n32 lb="50" cb="30">
<n52 lb="50" cb="30">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="51" cb="5" le="51" ce="30">
<n32 lb="51" cb="10" le="51" ce="18">
<drx lb="51" cb="10" le="51" ce="18" id="b05dfe46557589dafe8022bb703edb23_56e29ee7052457b1b689a1a71f92c087" nm="ror"/>
</n32>
<rx lb="51" cb="23" le="51" ce="30" pvirg="true">
<n32 lb="51" cb="30">
<n52 lb="51" cb="30">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="52" cb="5" le="52" ce="30">
<n32 lb="52" cb="10" le="52" ce="18">
<drx lb="52" cb="10" le="52" ce="18" id="b05dfe46557589dafe8022bb703edb23_ba792ffac9235b1fcd6caf5dc4d3dbef" nm="rrx"/>
</n32>
<rx lb="52" cb="23" le="52" ce="30" pvirg="true">
<n32 lb="52" cb="30">
<n52 lb="52" cb="30">
<slit/>
</n52>
</n32>
</rx>
</cax>
</u>
</sy>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getShiftOpcEncoding" id="b05dfe46557589dafe8022bb703edb23_0c3894a45274d0de4174e3f9221f70d8" file="3" linestart="56" lineend="64" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Op" proto="llvm::ARM_AM::ShiftOpc" isLiteral="true" access2="none">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_6c89b110b3bac714ef21f0c4e76226ee"/>
</et>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="56" cb="59" le="64" ce="3">
<sy lb="57" cb="5" le="63" ce="5">
<n32 lb="57" cb="13">
<n32 lb="57" cb="13">
<drx lb="57" cb="13" kind="lvalue" nm="Op"/>
</n32>
</n32>
<u lb="57" cb="17" le="63" ce="5">
<dx lb="58" cb="5" le="58" ce="14">
<ce lb="58" cb="14" le="58" ce="14" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="58" cb="14" le="58" ce="14">
<drx lb="58" cb="14" le="58" ce="14" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="58" cb="14">
<n52 lb="58" cb="14">
<slit/>
</n52>
</n32>
<n32 lb="58" cb="14">
<n52 lb="58" cb="14">
<slit/>
</n52>
</n32>
<n32 lb="58" cb="14">
<n45 lb="58" cb="14">
<flit/>
</n45>
</n32>
</ce>
</dx>
<cax lb="59" cb="5" le="59" ce="30">
<n32 lb="59" cb="10" le="59" ce="18">
<drx lb="59" cb="10" le="59" ce="18" id="b05dfe46557589dafe8022bb703edb23_336719a8784662b848140c6516f9ea2b" nm="asr"/>
</n32>
<rx lb="59" cb="23" le="59" ce="30" pvirg="true">
<n32 lb="59" cb="30">
<n45 lb="59" cb="30">
<flit/>
</n45>
</n32>
</rx>
</cax>
<cax lb="60" cb="5" le="60" ce="30">
<n32 lb="60" cb="10" le="60" ce="18">
<drx lb="60" cb="10" le="60" ce="18" id="b05dfe46557589dafe8022bb703edb23_8e9ac8e1cff1e3f8f679602e8108e4b5" nm="lsl"/>
</n32>
<rx lb="60" cb="23" le="60" ce="30" pvirg="true">
<n32 lb="60" cb="30">
<n45 lb="60" cb="30">
<flit/>
</n45>
</n32>
</rx>
</cax>
<cax lb="61" cb="5" le="61" ce="30">
<n32 lb="61" cb="10" le="61" ce="18">
<drx lb="61" cb="10" le="61" ce="18" id="b05dfe46557589dafe8022bb703edb23_1f2948fb5845b95c26db7f8580d579f1" nm="lsr"/>
</n32>
<rx lb="61" cb="23" le="61" ce="30" pvirg="true">
<n32 lb="61" cb="30">
<n45 lb="61" cb="30">
<flit/>
</n45>
</n32>
</rx>
</cax>
<cax lb="62" cb="5" le="62" ce="30">
<n32 lb="62" cb="10" le="62" ce="18">
<drx lb="62" cb="10" le="62" ce="18" id="b05dfe46557589dafe8022bb703edb23_56e29ee7052457b1b689a1a71f92c087" nm="ror"/>
</n32>
<rx lb="62" cb="23" le="62" ce="30" pvirg="true">
<n32 lb="62" cb="30">
<n45 lb="62" cb="30">
<flit/>
</n45>
</n32>
</rx>
</cax>
</u>
</sy>
</u>

</Stmt>
</f>
<e namespace="llvm.ARM_AM" access="none" name="AMSubMode" id="b05dfe46557589dafe8022bb703edb23_3038dd7f2d12df3170707370e1aae546" file="3" linestart="66" lineend="72" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="bad_am_submode" id="b05dfe46557589dafe8022bb703edb23_54c47020b81d9abd62254b8e8a171287" file="3" linestart="67" lineend="67">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_3038dd7f2d12df3170707370e1aae546"/>
</et>
<Stmt>
<n45 lb="67" cb="22"/>

</Stmt>
</ec>
<ec name="ia" id="b05dfe46557589dafe8022bb703edb23_f9e3898f23aae5fad274628ef121bd54" file="3" linestart="68" lineend="68">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_3038dd7f2d12df3170707370e1aae546"/>
</et>
</ec>
<ec name="ib" id="b05dfe46557589dafe8022bb703edb23_083c8db0351a266ffa92cba2109e4e39" file="3" linestart="69" lineend="69">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_3038dd7f2d12df3170707370e1aae546"/>
</et>
</ec>
<ec name="da" id="b05dfe46557589dafe8022bb703edb23_9ad98bd4045e9e49b49564e1fb8add83" file="3" linestart="70" lineend="70">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_3038dd7f2d12df3170707370e1aae546"/>
</et>
</ec>
<ec name="db" id="b05dfe46557589dafe8022bb703edb23_50d4f78bd189516bd6ee8dc05948d282" file="3" linestart="71" lineend="71">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_3038dd7f2d12df3170707370e1aae546"/>
</et>
</ec>
</e>
<f namespace="llvm.ARM_AM" name="getAMSubModeStr" id="b05dfe46557589dafe8022bb703edb23_8e54fabc3d87e758f8ebefbfe9352a33" file="3" linestart="74" lineend="82" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="const char *">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</fpt>
<p name="Mode" proto="llvm::ARM_AM::AMSubMode" isLiteral="true" access2="none">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_3038dd7f2d12df3170707370e1aae546"/>
</et>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="74" cb="61" le="82" ce="3">
<sy lb="75" cb="5" le="81" ce="5">
<n32 lb="75" cb="13">
<n32 lb="75" cb="13">
<drx lb="75" cb="13" kind="lvalue" nm="Mode"/>
</n32>
</n32>
<u lb="75" cb="19" le="81" ce="5">
<dx lb="76" cb="5" le="76" ce="14">
<ce lb="76" cb="14" le="76" ce="14" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="76" cb="14" le="76" ce="14">
<drx lb="76" cb="14" le="76" ce="14" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="76" cb="14">
<n52 lb="76" cb="14">
<slit/>
</n52>
</n32>
<n32 lb="76" cb="14">
<n52 lb="76" cb="14">
<slit/>
</n52>
</n32>
<n32 lb="76" cb="14">
<n45 lb="76" cb="14">
<flit/>
</n45>
</n32>
</ce>
</dx>
<cax lb="77" cb="5" le="77" ce="29">
<n32 lb="77" cb="10" le="77" ce="18">
<drx lb="77" cb="10" le="77" ce="18" id="b05dfe46557589dafe8022bb703edb23_f9e3898f23aae5fad274628ef121bd54" nm="ia"/>
</n32>
<rx lb="77" cb="22" le="77" ce="29" pvirg="true">
<n32 lb="77" cb="29">
<n52 lb="77" cb="29">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="78" cb="5" le="78" ce="29">
<n32 lb="78" cb="10" le="78" ce="18">
<drx lb="78" cb="10" le="78" ce="18" id="b05dfe46557589dafe8022bb703edb23_083c8db0351a266ffa92cba2109e4e39" nm="ib"/>
</n32>
<rx lb="78" cb="22" le="78" ce="29" pvirg="true">
<n32 lb="78" cb="29">
<n52 lb="78" cb="29">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="79" cb="5" le="79" ce="29">
<n32 lb="79" cb="10" le="79" ce="18">
<drx lb="79" cb="10" le="79" ce="18" id="b05dfe46557589dafe8022bb703edb23_9ad98bd4045e9e49b49564e1fb8add83" nm="da"/>
</n32>
<rx lb="79" cb="22" le="79" ce="29" pvirg="true">
<n32 lb="79" cb="29">
<n52 lb="79" cb="29">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="80" cb="5" le="80" ce="29">
<n32 lb="80" cb="10" le="80" ce="18">
<drx lb="80" cb="10" le="80" ce="18" id="b05dfe46557589dafe8022bb703edb23_50d4f78bd189516bd6ee8dc05948d282" nm="db"/>
</n32>
<rx lb="80" cb="22" le="80" ce="29" pvirg="true">
<n32 lb="80" cb="29">
<n52 lb="80" cb="29">
<slit/>
</n52>
</n32>
</rx>
</cax>
</u>
</sy>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="rotr32" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079" file="3" linestart="86" lineend="89" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Val" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Amt" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="86" cb="61" le="89" ce="3">
<ocast lb="87" cb="5" le="87" ce="5">
<bt name="void"/>
<n46 lb="87" cb="5" le="87" ce="5">
<exp pvirg="true"/>
<xop lb="87" cb="5" le="87" ce="5" kind="||">
<n46 lb="87" cb="5" le="87" ce="5">
<exp pvirg="true"/>
<uo lb="87" cb="5" le="87" ce="5" kind="!">
<uo lb="87" cb="5" le="87" ce="5" kind="!">
<n46 lb="87" cb="5" le="87" ce="5">
<exp pvirg="true"/>
<xop lb="87" cb="5" le="87" ce="5" kind="&amp;&amp;">
<xop lb="87" cb="5" le="87" ce="5" kind="&lt;">
<n32 lb="87" cb="5">
<drx lb="87" cb="5" kind="lvalue" nm="Amt"/>
</n32>
<n32 lb="87" cb="5">
<n45 lb="87" cb="5">
<flit/>
</n45>
</n32>
</xop>
<n32 lb="87" cb="5">
<n32 lb="87" cb="5">
<n52 lb="87" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="87" cb="5" le="87" ce="5">
<n46 lb="87" cb="5" le="87" ce="5">
<exp pvirg="true"/>
<xop lb="87" cb="5" le="87" ce="5" kind=",">
<ce lb="87" cb="5" le="87" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="87" cb="5">
<drx lb="87" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="87" cb="5">
<n52 lb="87" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="87" cb="5">
<n52 lb="87" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="87" cb="5">
<n45 lb="87" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="87" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="88" cb="5" le="88" ce="48" pvirg="true">
<xop lb="88" cb="12" le="88" ce="48" kind="|">
<n46 lb="88" cb="12" le="88" ce="23">
<exp pvirg="true"/>
<xop lb="88" cb="13" le="88" ce="20" kind="&gt;&gt;">
<n32 lb="88" cb="13">
<drx lb="88" cb="13" kind="lvalue" nm="Val"/>
</n32>
<n32 lb="88" cb="20">
<drx lb="88" cb="20" kind="lvalue" nm="Amt"/>
</n32>
</xop>
</n46>
<n46 lb="88" cb="27" le="88" ce="48">
<exp pvirg="true"/>
<xop lb="88" cb="28" le="88" ce="47" kind="&lt;&lt;">
<n32 lb="88" cb="28">
<drx lb="88" cb="28" kind="lvalue" nm="Val"/>
</n32>
<n46 lb="88" cb="35" le="88" ce="47">
<exp pvirg="true"/>
<xop lb="88" cb="36" le="88" ce="45" kind="&amp;">
<n46 lb="88" cb="36" le="88" ce="43">
<exp pvirg="true"/>
<xop lb="88" cb="37" le="88" ce="40" kind="-">
<n32 lb="88" cb="37">
<n45 lb="88" cb="37"/>
</n32>
<n32 lb="88" cb="40">
<drx lb="88" cb="40" kind="lvalue" nm="Amt"/>
</n32>
</xop>
</n46>
<n32 lb="88" cb="45">
<n45 lb="88" cb="45">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="rotl32" id="b05dfe46557589dafe8022bb703edb23_64f4f2f862d193bbcbf08bd8bdd0b9a3" file="3" linestart="93" lineend="96" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Val" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Amt" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="93" cb="61" le="96" ce="3">
<ocast lb="94" cb="5" le="94" ce="5">
<bt name="void"/>
<n46 lb="94" cb="5" le="94" ce="5">
<exp pvirg="true"/>
<xop lb="94" cb="5" le="94" ce="5" kind="||">
<n46 lb="94" cb="5" le="94" ce="5">
<exp pvirg="true"/>
<uo lb="94" cb="5" le="94" ce="5" kind="!">
<uo lb="94" cb="5" le="94" ce="5" kind="!">
<n46 lb="94" cb="5" le="94" ce="5">
<exp pvirg="true"/>
<xop lb="94" cb="5" le="94" ce="5" kind="&amp;&amp;">
<xop lb="94" cb="5" le="94" ce="5" kind="&lt;">
<n32 lb="94" cb="5">
<drx lb="94" cb="5" kind="lvalue" nm="Amt"/>
</n32>
<n32 lb="94" cb="5">
<n45 lb="94" cb="5">
<flit/>
</n45>
</n32>
</xop>
<n32 lb="94" cb="5">
<n32 lb="94" cb="5">
<n52 lb="94" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="94" cb="5" le="94" ce="5">
<n46 lb="94" cb="5" le="94" ce="5">
<exp pvirg="true"/>
<xop lb="94" cb="5" le="94" ce="5" kind=",">
<ce lb="94" cb="5" le="94" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="94" cb="5">
<drx lb="94" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="94" cb="5">
<n52 lb="94" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="94" cb="5">
<n52 lb="94" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="94" cb="5">
<n45 lb="94" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="94" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="95" cb="5" le="95" ce="48" pvirg="true">
<xop lb="95" cb="12" le="95" ce="48" kind="|">
<n46 lb="95" cb="12" le="95" ce="23">
<exp pvirg="true"/>
<xop lb="95" cb="13" le="95" ce="20" kind="&lt;&lt;">
<n32 lb="95" cb="13">
<drx lb="95" cb="13" kind="lvalue" nm="Val"/>
</n32>
<n32 lb="95" cb="20">
<drx lb="95" cb="20" kind="lvalue" nm="Amt"/>
</n32>
</xop>
</n46>
<n46 lb="95" cb="27" le="95" ce="48">
<exp pvirg="true"/>
<xop lb="95" cb="28" le="95" ce="47" kind="&gt;&gt;">
<n32 lb="95" cb="28">
<drx lb="95" cb="28" kind="lvalue" nm="Val"/>
</n32>
<n46 lb="95" cb="35" le="95" ce="47">
<exp pvirg="true"/>
<xop lb="95" cb="36" le="95" ce="45" kind="&amp;">
<n46 lb="95" cb="36" le="95" ce="43">
<exp pvirg="true"/>
<xop lb="95" cb="37" le="95" ce="40" kind="-">
<n32 lb="95" cb="37">
<n45 lb="95" cb="37"/>
</n32>
<n32 lb="95" cb="40">
<drx lb="95" cb="40" kind="lvalue" nm="Amt"/>
</n32>
</xop>
</n46>
<n32 lb="95" cb="45">
<n45 lb="95" cb="45">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getSORegOpc" id="b05dfe46557589dafe8022bb703edb23_7628a135b1757def6310e0e09a4a84d9" file="3" linestart="112" lineend="114" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ShOp" proto="llvm::ARM_AM::ShiftOpc" isLiteral="true" access2="none">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_6c89b110b3bac714ef21f0c4e76226ee"/>
</et>
<Stmt>

</Stmt>
</p>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="112" cb="67" le="114" ce="3">
<rx lb="113" cb="5" le="113" ce="28" pvirg="true">
<xop lb="113" cb="12" le="113" ce="28" kind="|">
<n32 lb="113" cb="12">
<n32 lb="113" cb="12">
<drx lb="113" cb="12" kind="lvalue" nm="ShOp"/>
</n32>
</n32>
<n46 lb="113" cb="19" le="113" ce="28">
<exp pvirg="true"/>
<xop lb="113" cb="20" le="113" ce="27" kind="&lt;&lt;">
<n32 lb="113" cb="20">
<drx lb="113" cb="20" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="113" cb="27">
<flit/>
</n45>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getSORegOffset" id="b05dfe46557589dafe8022bb703edb23_d06c343e6a4b7e3c130e80bdcf827f73" file="3" linestart="115" lineend="117" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Op" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="115" cb="54" le="117" ce="3">
<rx lb="116" cb="5" le="116" ce="18" pvirg="true">
<xop lb="116" cb="12" le="116" ce="18" kind="&gt;&gt;">
<n32 lb="116" cb="12">
<drx lb="116" cb="12" kind="lvalue" nm="Op"/>
</n32>
<n45 lb="116" cb="18">
<flit/>
</n45>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getSORegShOp" id="b05dfe46557589dafe8022bb703edb23_88783831923148286ed51344e12af546" file="3" linestart="118" lineend="120" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="llvm::ARM_AM::ShiftOpc">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_6c89b110b3bac714ef21f0c4e76226ee"/>
</et>
</fpt>
<p name="Op" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="118" cb="52" le="120" ce="3">
<rx lb="119" cb="5" le="119" ce="29" pvirg="true">
<ocast lb="119" cb="12" le="119" ce="29">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_6c89b110b3bac714ef21f0c4e76226ee"/>
</et>
<n46 lb="119" cb="22" le="119" ce="29">
<exp pvirg="true"/>
<xop lb="119" cb="23" le="119" ce="28" kind="&amp;">
<n32 lb="119" cb="23">
<drx lb="119" cb="23" kind="lvalue" nm="Op"/>
</n32>
<n32 lb="119" cb="28">
<n45 lb="119" cb="28">
<flit/>
</n45>
</n32>
</xop>
</n46>
</ocast>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getSOImmValImm" id="b05dfe46557589dafe8022bb703edb23_0153d071656084c0fb098e06f20482b9" file="3" linestart="124" lineend="126" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="124" cb="55" le="126" ce="3">
<rx lb="125" cb="5" le="125" ce="18" pvirg="true">
<xop lb="125" cb="12" le="125" ce="18" kind="&amp;">
<n32 lb="125" cb="12">
<drx lb="125" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n32 lb="125" cb="18">
<n45 lb="125" cb="18">
<flit/>
</n45>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getSOImmValRot" id="b05dfe46557589dafe8022bb703edb23_ec87770110d7c06c4d77b4ec24d596d5" file="3" linestart="129" lineend="131" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="129" cb="55" le="131" ce="3">
<rx lb="130" cb="5" le="130" ce="25" pvirg="true">
<xop lb="130" cb="12" le="130" ce="25" kind="*">
<n46 lb="130" cb="12" le="130" ce="21">
<exp pvirg="true"/>
<xop lb="130" cb="13" le="130" ce="20" kind="&gt;&gt;">
<n32 lb="130" cb="13">
<drx lb="130" cb="13" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="130" cb="20">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="130" cb="25">
<n45 lb="130" cb="25">
<flit/>
</n45>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getSOImmValRotate" id="b05dfe46557589dafe8022bb703edb23_f17ad299dadadf77dcc9d401de044219" file="3" linestart="137" lineend="166" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="137" cb="58" le="166" ce="3">
<if lb="140" cb="5" le="140" ce="36">
<xop lb="140" cb="9" le="140" ce="26" kind="==">
<n46 lb="140" cb="9" le="140" ce="21">
<exp pvirg="true"/>
<xop lb="140" cb="10" le="140" ce="17" kind="&amp;">
<n32 lb="140" cb="10">
<drx lb="140" cb="10" kind="lvalue" nm="Imm"/>
</n32>
<uo lb="140" cb="16" le="140" ce="17" kind="~">
<n45 lb="140" cb="17">
<flit/>
</n45>
</uo>
</xop>
</n46>
<n32 lb="140" cb="26">
<n45 lb="140" cb="26">
<flit/>
</n45>
</n32>
</xop>
<rx lb="140" cb="29" le="140" ce="36" pvirg="true">
<n32 lb="140" cb="36">
<n45 lb="140" cb="36"/>
</n32>
</rx>
</if>
<dst lb="143" cb="5" le="143" ce="42">
<exp pvirg="true"/>
<Var nm="TZ" value="true">
<bt name="unsigned int"/>
<ce lb="143" cb="19" le="143" ce="41" nbparm="2" id="6b4844737b7f76e51421b68d6e6c83cd_f3982097e1cb6dd613cfe60f28f599f6">
<exp pvirg="true"/>
<n32 lb="143" cb="19">
<drx lb="143" cb="19" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_f3982097e1cb6dd613cfe60f28f599f6" nm="countTrailingZeros">
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<n32 lb="143" cb="38">
<drx lb="143" cb="38" kind="lvalue" nm="Imm"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</Var>
</dst>
<dst lb="147" cb="5" le="147" ce="30">
<exp pvirg="true"/>
<Var nm="RotAmt" value="true">
<bt name="unsigned int"/>
<xop lb="147" cb="23" le="147" ce="29" kind="&amp;">
<n32 lb="147" cb="23">
<drx lb="147" cb="23" kind="lvalue" nm="TZ"/>
</n32>
<n32 lb="147" cb="28" le="147" ce="29">
<uo lb="147" cb="28" le="147" ce="29" kind="~">
<n45 lb="147" cb="29">
<flit/>
</n45>
</uo>
</n32>
</xop>
</Var>
</dst>
<if lb="150" cb="5" le="151" ce="26">
<xop lb="150" cb="9" le="150" ce="42" kind="==">
<n46 lb="150" cb="9" le="150" ce="37">
<exp pvirg="true"/>
<xop lb="150" cb="10" le="150" ce="33" kind="&amp;">
<ce lb="150" cb="10" le="150" ce="28" nbparm="2" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079">
<exp pvirg="true"/>
<n32 lb="150" cb="10">
<drx lb="150" cb="10" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079" nm="rotr32"/>
</n32>
<n32 lb="150" cb="17">
<drx lb="150" cb="17" kind="lvalue" nm="Imm"/>
</n32>
<n32 lb="150" cb="22">
<drx lb="150" cb="22" kind="lvalue" nm="RotAmt"/>
</n32>
</ce>
<uo lb="150" cb="32" le="150" ce="33" kind="~">
<n45 lb="150" cb="33"/>
</uo>
</xop>
</n46>
<n32 lb="150" cb="42">
<n45 lb="150" cb="42"/>
</n32>
</xop>
<rx lb="151" cb="7" le="151" ce="26" pvirg="true">
<xop lb="151" cb="14" le="151" ce="26" kind="&amp;">
<n46 lb="151" cb="14" le="151" ce="24">
<exp pvirg="true"/>
<xop lb="151" cb="15" le="151" ce="18" kind="-">
<n32 lb="151" cb="15">
<n45 lb="151" cb="15">
<flit/>
</n45>
</n32>
<n32 lb="151" cb="18">
<drx lb="151" cb="18" kind="lvalue" nm="RotAmt"/>
</n32>
</xop>
</n46>
<n32 lb="151" cb="26">
<n45 lb="151" cb="26">
<flit/>
</n45>
</n32>
</xop>
</rx>
</if>
<if lb="155" cb="5" le="160" ce="5">
<n32 lb="155" cb="9" le="155" ce="15">
<xop lb="155" cb="9" le="155" ce="15" kind="&amp;">
<n32 lb="155" cb="9">
<drx lb="155" cb="9" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="155" cb="15">
<flit/>
</n45>
</xop>
</n32>
<u lb="155" cb="20" le="160" ce="5">
<dst lb="156" cb="7" le="156" ce="52">
<exp pvirg="true"/>
<Var nm="TZ2" value="true">
<bt name="unsigned int"/>
<ce lb="156" cb="22" le="156" ce="51" nbparm="2" id="6b4844737b7f76e51421b68d6e6c83cd_f3982097e1cb6dd613cfe60f28f599f6">
<exp pvirg="true"/>
<n32 lb="156" cb="22">
<drx lb="156" cb="22" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_f3982097e1cb6dd613cfe60f28f599f6" nm="countTrailingZeros">
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<xop lb="156" cb="41" le="156" ce="48" kind="&amp;">
<n32 lb="156" cb="41">
<drx lb="156" cb="41" kind="lvalue" nm="Imm"/>
</n32>
<uo lb="156" cb="47" le="156" ce="48" kind="~">
<n45 lb="156" cb="48"/>
</uo>
</xop>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</Var>
</dst>
<dst lb="157" cb="7" le="157" ce="34">
<exp pvirg="true"/>
<Var nm="RotAmt2" value="true">
<bt name="unsigned int"/>
<xop lb="157" cb="26" le="157" ce="33" kind="&amp;">
<n32 lb="157" cb="26">
<drx lb="157" cb="26" kind="lvalue" nm="TZ2"/>
</n32>
<n32 lb="157" cb="32" le="157" ce="33">
<uo lb="157" cb="32" le="157" ce="33" kind="~">
<n45 lb="157" cb="33"/>
</uo>
</n32>
</xop>
</Var>
</dst>
<if lb="158" cb="7" le="159" ce="29">
<xop lb="158" cb="11" le="158" ce="45" kind="==">
<n46 lb="158" cb="11" le="158" ce="40">
<exp pvirg="true"/>
<xop lb="158" cb="12" le="158" ce="36" kind="&amp;">
<ce lb="158" cb="12" le="158" ce="31" nbparm="2" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079">
<exp pvirg="true"/>
<n32 lb="158" cb="12">
<drx lb="158" cb="12" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079" nm="rotr32"/>
</n32>
<n32 lb="158" cb="19">
<drx lb="158" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n32 lb="158" cb="24">
<drx lb="158" cb="24" kind="lvalue" nm="RotAmt2"/>
</n32>
</ce>
<uo lb="158" cb="35" le="158" ce="36" kind="~">
<n45 lb="158" cb="36"/>
</uo>
</xop>
</n46>
<n32 lb="158" cb="45">
<n45 lb="158" cb="45"/>
</n32>
</xop>
<rx lb="159" cb="9" le="159" ce="29" pvirg="true">
<xop lb="159" cb="16" le="159" ce="29" kind="&amp;">
<n46 lb="159" cb="16" le="159" ce="27">
<exp pvirg="true"/>
<xop lb="159" cb="17" le="159" ce="20" kind="-">
<n32 lb="159" cb="17">
<n45 lb="159" cb="17"/>
</n32>
<n32 lb="159" cb="20">
<drx lb="159" cb="20" kind="lvalue" nm="RotAmt2"/>
</n32>
</xop>
</n46>
<n32 lb="159" cb="29">
<n45 lb="159" cb="29"/>
</n32>
</xop>
</rx>
</if>
</u>
</if>
<rx lb="165" cb="5" le="165" ce="24" pvirg="true">
<xop lb="165" cb="12" le="165" ce="24" kind="&amp;">
<n46 lb="165" cb="12" le="165" ce="22">
<exp pvirg="true"/>
<xop lb="165" cb="13" le="165" ce="16" kind="-">
<n32 lb="165" cb="13">
<n45 lb="165" cb="13"/>
</n32>
<n32 lb="165" cb="16">
<drx lb="165" cb="16" kind="lvalue" nm="RotAmt"/>
</n32>
</xop>
</n46>
<n32 lb="165" cb="24">
<n45 lb="165" cb="24"/>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getSOImmVal" id="b05dfe46557589dafe8022bb703edb23_889891d76afa044bce240923d7d756cf" file="3" linestart="171" lineend="184" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Arg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="171" cb="47" le="184" ce="3">
<if lb="174" cb="5" le="174" ce="36">
<xop lb="174" cb="9" le="174" ce="26" kind="==">
<n46 lb="174" cb="9" le="174" ce="21">
<exp pvirg="true"/>
<xop lb="174" cb="10" le="174" ce="17" kind="&amp;">
<n32 lb="174" cb="10">
<drx lb="174" cb="10" kind="lvalue" nm="Arg"/>
</n32>
<uo lb="174" cb="16" le="174" ce="17" kind="~">
<n45 lb="174" cb="17">
<flit/>
</n45>
</uo>
</xop>
</n46>
<n32 lb="174" cb="26">
<n45 lb="174" cb="26">
<flit/>
</n45>
</n32>
</xop>
<rx lb="174" cb="29" le="174" ce="36" pvirg="true">
<n32 lb="174" cb="36">
<n32 lb="174" cb="36">
<drx lb="174" cb="36" kind="lvalue" nm="Arg"/>
</n32>
</n32>
</rx>
</if>
<dst lb="176" cb="5" le="176" ce="45">
<exp pvirg="true"/>
<Var nm="RotAmt" value="true">
<bt name="unsigned int"/>
<ce lb="176" cb="23" le="176" ce="44" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_f17ad299dadadf77dcc9d401de044219">
<exp pvirg="true"/>
<n32 lb="176" cb="23">
<drx lb="176" cb="23" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_f17ad299dadadf77dcc9d401de044219" nm="getSOImmValRotate"/>
</n32>
<n32 lb="176" cb="41">
<drx lb="176" cb="41" kind="lvalue" nm="Arg"/>
</n32>
</ce>
</Var>
</dst>
<if lb="179" cb="5" le="180" ce="15">
<n32 lb="179" cb="9" le="179" ce="33">
<xop lb="179" cb="9" le="179" ce="33" kind="&amp;">
<ce lb="179" cb="9" le="179" ce="29" nbparm="2" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079">
<exp pvirg="true"/>
<n32 lb="179" cb="9">
<drx lb="179" cb="9" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079" nm="rotr32"/>
</n32>
<uo lb="179" cb="16" le="179" ce="17" kind="~">
<n45 lb="179" cb="17"/>
</uo>
<n32 lb="179" cb="23">
<drx lb="179" cb="23" kind="lvalue" nm="RotAmt"/>
</n32>
</ce>
<n32 lb="179" cb="33">
<drx lb="179" cb="33" kind="lvalue" nm="Arg"/>
</n32>
</xop>
</n32>
<rx lb="180" cb="7" le="180" ce="15" pvirg="true">
<uo lb="180" cb="14" le="180" ce="15" kind="-">
<n45 lb="180" cb="15">
<flit/>
</n45>
</uo>
</rx>
</if>
<rx lb="183" cb="5" le="183" ce="51" pvirg="true">
<n32 lb="183" cb="12" le="183" ce="51">
<xop lb="183" cb="12" le="183" ce="51" kind="|">
<ce lb="183" cb="12" le="183" ce="30" nbparm="2" id="b05dfe46557589dafe8022bb703edb23_64f4f2f862d193bbcbf08bd8bdd0b9a3">
<exp pvirg="true"/>
<n32 lb="183" cb="12">
<drx lb="183" cb="12" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_64f4f2f862d193bbcbf08bd8bdd0b9a3" nm="rotl32"/>
</n32>
<n32 lb="183" cb="19">
<drx lb="183" cb="19" kind="lvalue" nm="Arg"/>
</n32>
<n32 lb="183" cb="24">
<drx lb="183" cb="24" kind="lvalue" nm="RotAmt"/>
</n32>
</ce>
<n46 lb="183" cb="34" le="183" ce="51">
<exp pvirg="true"/>
<xop lb="183" cb="35" le="183" ce="50" kind="&lt;&lt;">
<n46 lb="183" cb="35" le="183" ce="45">
<exp pvirg="true"/>
<xop lb="183" cb="36" le="183" ce="44" kind="&gt;&gt;">
<n32 lb="183" cb="36">
<drx lb="183" cb="36" kind="lvalue" nm="RotAmt"/>
</n32>
<n45 lb="183" cb="44"/>
</xop>
</n46>
<n45 lb="183" cb="50">
<flit/>
</n45>
</xop>
</n46>
</xop>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="isSOImmTwoPartVal" id="b05dfe46557589dafe8022bb703edb23_416b0254ed91c50595cc862d3468f1e0" file="3" linestart="188" lineend="197" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="V" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="188" cb="52" le="197" ce="3">
<xop lb="190" cb="5" le="190" ce="47" kind="=">
<drx lb="190" cb="5" kind="lvalue" nm="V"/>
<xop lb="190" cb="9" le="190" ce="47" kind="&amp;">
<ce lb="190" cb="9" le="190" ce="43" nbparm="2" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079">
<exp pvirg="true"/>
<n32 lb="190" cb="9">
<drx lb="190" cb="9" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079" nm="rotr32"/>
</n32>
<uo lb="190" cb="16" le="190" ce="17" kind="~">
<n45 lb="190" cb="17">
<flit/>
</n45>
</uo>
<ce lb="190" cb="23" le="190" ce="42" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_f17ad299dadadf77dcc9d401de044219">
<exp pvirg="true"/>
<n32 lb="190" cb="23">
<drx lb="190" cb="23" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_f17ad299dadadf77dcc9d401de044219" nm="getSOImmValRotate"/>
</n32>
<n32 lb="190" cb="41">
<drx lb="190" cb="41" kind="lvalue" nm="V"/>
</n32>
</ce>
</ce>
<n32 lb="190" cb="47">
<drx lb="190" cb="47" kind="lvalue" nm="V"/>
</n32>
</xop>
</xop>
<if lb="191" cb="5" le="192" ce="14">
<xop lb="191" cb="9" le="191" ce="14" kind="==">
<n32 lb="191" cb="9">
<drx lb="191" cb="9" kind="lvalue" nm="V"/>
</n32>
<n32 lb="191" cb="14">
<n45 lb="191" cb="14">
<flit/>
</n45>
</n32>
</xop>
<rx lb="192" cb="7" le="192" ce="14" pvirg="true">
<n9 lb="192" cb="14"/>
</rx>
</if>
<xop lb="195" cb="5" le="195" ce="47" kind="=">
<drx lb="195" cb="5" kind="lvalue" nm="V"/>
<xop lb="195" cb="9" le="195" ce="47" kind="&amp;">
<ce lb="195" cb="9" le="195" ce="43" nbparm="2" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079">
<exp pvirg="true"/>
<n32 lb="195" cb="9">
<drx lb="195" cb="9" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079" nm="rotr32"/>
</n32>
<uo lb="195" cb="16" le="195" ce="17" kind="~">
<n45 lb="195" cb="17"/>
</uo>
<ce lb="195" cb="23" le="195" ce="42" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_f17ad299dadadf77dcc9d401de044219">
<exp pvirg="true"/>
<n32 lb="195" cb="23">
<drx lb="195" cb="23" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_f17ad299dadadf77dcc9d401de044219" nm="getSOImmValRotate"/>
</n32>
<n32 lb="195" cb="41">
<drx lb="195" cb="41" kind="lvalue" nm="V"/>
</n32>
</ce>
</ce>
<n32 lb="195" cb="47">
<drx lb="195" cb="47" kind="lvalue" nm="V"/>
</n32>
</xop>
</xop>
<rx lb="196" cb="5" le="196" ce="17" pvirg="true">
<xop lb="196" cb="12" le="196" ce="17" kind="==">
<n32 lb="196" cb="12">
<drx lb="196" cb="12" kind="lvalue" nm="V"/>
</n32>
<n32 lb="196" cb="17">
<n45 lb="196" cb="17"/>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getSOImmTwoPartFirst" id="b05dfe46557589dafe8022bb703edb23_a717381a91a7f9b87fd119403d32f6f5" file="3" linestart="201" lineend="203" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="V" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="201" cb="59" le="203" ce="3">
<rx lb="202" cb="5" le="202" ce="49" pvirg="true">
<xop lb="202" cb="12" le="202" ce="49" kind="&amp;">
<ce lb="202" cb="12" le="202" ce="45" nbparm="2" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079">
<exp pvirg="true"/>
<n32 lb="202" cb="12">
<drx lb="202" cb="12" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079" nm="rotr32"/>
</n32>
<n45 lb="202" cb="19">
<flit/>
</n45>
<ce lb="202" cb="25" le="202" ce="44" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_f17ad299dadadf77dcc9d401de044219">
<exp pvirg="true"/>
<n32 lb="202" cb="25">
<drx lb="202" cb="25" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_f17ad299dadadf77dcc9d401de044219" nm="getSOImmValRotate"/>
</n32>
<n32 lb="202" cb="43">
<drx lb="202" cb="43" kind="lvalue" nm="V"/>
</n32>
</ce>
</ce>
<n32 lb="202" cb="49">
<drx lb="202" cb="49" kind="lvalue" nm="V"/>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getSOImmTwoPartSecond" id="b05dfe46557589dafe8022bb703edb23_5bc7dcc0e8b16a3375c8bf07f728db55" file="3" linestart="207" lineend="214" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="V" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="207" cb="60" le="214" ce="3">
<xop lb="209" cb="5" le="209" ce="47" kind="=">
<drx lb="209" cb="5" kind="lvalue" nm="V"/>
<xop lb="209" cb="9" le="209" ce="47" kind="&amp;">
<ce lb="209" cb="9" le="209" ce="43" nbparm="2" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079">
<exp pvirg="true"/>
<n32 lb="209" cb="9">
<drx lb="209" cb="9" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079" nm="rotr32"/>
</n32>
<uo lb="209" cb="16" le="209" ce="17" kind="~">
<n45 lb="209" cb="17">
<flit/>
</n45>
</uo>
<ce lb="209" cb="23" le="209" ce="42" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_f17ad299dadadf77dcc9d401de044219">
<exp pvirg="true"/>
<n32 lb="209" cb="23">
<drx lb="209" cb="23" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_f17ad299dadadf77dcc9d401de044219" nm="getSOImmValRotate"/>
</n32>
<n32 lb="209" cb="41">
<drx lb="209" cb="41" kind="lvalue" nm="V"/>
</n32>
</ce>
</ce>
<n32 lb="209" cb="47">
<drx lb="209" cb="47" kind="lvalue" nm="V"/>
</n32>
</xop>
</xop>
<ocast lb="212" cb="5" le="212" ce="5">
<bt name="void"/>
<n46 lb="212" cb="5" le="212" ce="5">
<exp pvirg="true"/>
<xop lb="212" cb="5" le="212" ce="5" kind="||">
<n46 lb="212" cb="5" le="212" ce="5">
<exp pvirg="true"/>
<uo lb="212" cb="5" le="212" ce="5" kind="!">
<uo lb="212" cb="5" le="212" ce="5" kind="!">
<n46 lb="212" cb="5" le="212" ce="5">
<exp pvirg="true"/>
<xop lb="212" cb="5" le="212" ce="5" kind="==">
<n32 lb="212" cb="5">
<drx lb="212" cb="5" kind="lvalue" nm="V"/>
</n32>
<n46 lb="212" cb="5" le="212" ce="5">
<exp pvirg="true"/>
<xop lb="212" cb="5" le="212" ce="5" kind="&amp;">
<ce lb="212" cb="5" le="212" ce="5" nbparm="2" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079">
<exp pvirg="true"/>
<n32 lb="212" cb="5">
<drx lb="212" cb="5" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079" nm="rotr32"/>
</n32>
<n45 lb="212" cb="5"/>
<ce lb="212" cb="5" le="212" ce="5" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_f17ad299dadadf77dcc9d401de044219">
<exp pvirg="true"/>
<n32 lb="212" cb="5">
<drx lb="212" cb="5" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_f17ad299dadadf77dcc9d401de044219" nm="getSOImmValRotate"/>
</n32>
<n32 lb="212" cb="5">
<drx lb="212" cb="5" kind="lvalue" nm="V"/>
</n32>
</ce>
</ce>
<n32 lb="212" cb="5">
<drx lb="212" cb="5" kind="lvalue" nm="V"/>
</n32>
</xop>
</n46>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="212" cb="5" le="212" ce="5">
<n46 lb="212" cb="5" le="212" ce="5">
<exp pvirg="true"/>
<xop lb="212" cb="5" le="212" ce="5" kind=",">
<ce lb="212" cb="5" le="212" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="212" cb="5">
<drx lb="212" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="212" cb="5">
<n52 lb="212" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="212" cb="5">
<n52 lb="212" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="212" cb="5">
<n45 lb="212" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="212" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="213" cb="5" le="213" ce="12" pvirg="true">
<n32 lb="213" cb="12">
<drx lb="213" cb="12" kind="lvalue" nm="V"/>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getThumbImmValShift" id="b05dfe46557589dafe8022bb703edb23_1be90316ef51ee999560732f8602ab6f" file="3" linestart="218" lineend="225" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="218" cb="60" le="225" ce="3">
<if lb="221" cb="5" le="221" ce="36">
<xop lb="221" cb="9" le="221" ce="26" kind="==">
<n46 lb="221" cb="9" le="221" ce="21">
<exp pvirg="true"/>
<xop lb="221" cb="10" le="221" ce="17" kind="&amp;">
<n32 lb="221" cb="10">
<drx lb="221" cb="10" kind="lvalue" nm="Imm"/>
</n32>
<uo lb="221" cb="16" le="221" ce="17" kind="~">
<n45 lb="221" cb="17">
<flit/>
</n45>
</uo>
</xop>
</n46>
<n32 lb="221" cb="26">
<n45 lb="221" cb="26">
<flit/>
</n45>
</n32>
</xop>
<rx lb="221" cb="29" le="221" ce="36" pvirg="true">
<n32 lb="221" cb="36">
<n45 lb="221" cb="36"/>
</n32>
</rx>
</if>
<rx lb="224" cb="5" le="224" ce="34" pvirg="true">
<ce lb="224" cb="12" le="224" ce="34" nbparm="2" id="6b4844737b7f76e51421b68d6e6c83cd_f3982097e1cb6dd613cfe60f28f599f6">
<exp pvirg="true"/>
<n32 lb="224" cb="12">
<drx lb="224" cb="12" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_f3982097e1cb6dd613cfe60f28f599f6" nm="countTrailingZeros">
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<n32 lb="224" cb="31">
<drx lb="224" cb="31" kind="lvalue" nm="Imm"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="isThumbImmShiftedVal" id="b05dfe46557589dafe8022bb703edb23_ce20803901116c9276c1b6d6b098628a" file="3" linestart="229" lineend="233" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="V" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="229" cb="55" le="233" ce="3">
<xop lb="231" cb="5" le="231" ce="45" kind="=">
<drx lb="231" cb="5" kind="lvalue" nm="V"/>
<xop lb="231" cb="9" le="231" ce="45" kind="&amp;">
<n46 lb="231" cb="9" le="231" ce="41">
<exp pvirg="true"/>
<xop lb="231" cb="10" le="231" ce="40" kind="&lt;&lt;">
<uo lb="231" cb="10" le="231" ce="11" kind="~">
<n45 lb="231" cb="11">
<flit/>
</n45>
</uo>
<ce lb="231" cb="19" le="231" ce="40" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_1be90316ef51ee999560732f8602ab6f">
<exp pvirg="true"/>
<n32 lb="231" cb="19">
<drx lb="231" cb="19" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_1be90316ef51ee999560732f8602ab6f" nm="getThumbImmValShift"/>
</n32>
<n32 lb="231" cb="39">
<drx lb="231" cb="39" kind="lvalue" nm="V"/>
</n32>
</ce>
</xop>
</n46>
<n32 lb="231" cb="45">
<drx lb="231" cb="45" kind="lvalue" nm="V"/>
</n32>
</xop>
</xop>
<rx lb="232" cb="5" le="232" ce="17" pvirg="true">
<xop lb="232" cb="12" le="232" ce="17" kind="==">
<n32 lb="232" cb="12">
<drx lb="232" cb="12" kind="lvalue" nm="V"/>
</n32>
<n32 lb="232" cb="17">
<n45 lb="232" cb="17">
<flit/>
</n45>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getThumbImm16ValShift" id="b05dfe46557589dafe8022bb703edb23_e84a37a80013f79a08dda40cdf547f62" file="3" linestart="237" lineend="244" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="237" cb="62" le="244" ce="3">
<if lb="240" cb="5" le="240" ce="38">
<xop lb="240" cb="9" le="240" ce="28" kind="==">
<n46 lb="240" cb="9" le="240" ce="23">
<exp pvirg="true"/>
<xop lb="240" cb="10" le="240" ce="17" kind="&amp;">
<n32 lb="240" cb="10">
<drx lb="240" cb="10" kind="lvalue" nm="Imm"/>
</n32>
<uo lb="240" cb="16" le="240" ce="17" kind="~">
<n45 lb="240" cb="17">
<flit/>
</n45>
</uo>
</xop>
</n46>
<n32 lb="240" cb="28">
<n45 lb="240" cb="28">
<flit/>
</n45>
</n32>
</xop>
<rx lb="240" cb="31" le="240" ce="38" pvirg="true">
<n32 lb="240" cb="38">
<n45 lb="240" cb="38"/>
</n32>
</rx>
</if>
<rx lb="243" cb="5" le="243" ce="34" pvirg="true">
<ce lb="243" cb="12" le="243" ce="34" nbparm="2" id="6b4844737b7f76e51421b68d6e6c83cd_f3982097e1cb6dd613cfe60f28f599f6">
<exp pvirg="true"/>
<n32 lb="243" cb="12">
<drx lb="243" cb="12" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_f3982097e1cb6dd613cfe60f28f599f6" nm="countTrailingZeros">
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<n32 lb="243" cb="31">
<drx lb="243" cb="31" kind="lvalue" nm="Imm"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="isThumbImm16ShiftedVal" id="b05dfe46557589dafe8022bb703edb23_c1605f5ea82c3d4f62c290ce9a3ef41b" file="3" linestart="248" lineend="252" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="V" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="248" cb="57" le="252" ce="3">
<xop lb="250" cb="5" le="250" ce="49" kind="=">
<drx lb="250" cb="5" kind="lvalue" nm="V"/>
<xop lb="250" cb="9" le="250" ce="49" kind="&amp;">
<n46 lb="250" cb="9" le="250" ce="45">
<exp pvirg="true"/>
<xop lb="250" cb="10" le="250" ce="44" kind="&lt;&lt;">
<uo lb="250" cb="10" le="250" ce="11" kind="~">
<n45 lb="250" cb="11">
<flit/>
</n45>
</uo>
<ce lb="250" cb="21" le="250" ce="44" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_e84a37a80013f79a08dda40cdf547f62">
<exp pvirg="true"/>
<n32 lb="250" cb="21">
<drx lb="250" cb="21" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_e84a37a80013f79a08dda40cdf547f62" nm="getThumbImm16ValShift"/>
</n32>
<n32 lb="250" cb="43">
<drx lb="250" cb="43" kind="lvalue" nm="V"/>
</n32>
</ce>
</xop>
</n46>
<n32 lb="250" cb="49">
<drx lb="250" cb="49" kind="lvalue" nm="V"/>
</n32>
</xop>
</xop>
<rx lb="251" cb="5" le="251" ce="17" pvirg="true">
<xop lb="251" cb="12" le="251" ce="17" kind="==">
<n32 lb="251" cb="12">
<drx lb="251" cb="12" kind="lvalue" nm="V"/>
</n32>
<n32 lb="251" cb="17">
<n45 lb="251" cb="17">
<flit/>
</n45>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getThumbImmNonShiftedVal" id="b05dfe46557589dafe8022bb703edb23_f0b6195519650b350ca4f2469307fe94" file="3" linestart="256" lineend="258" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="V" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="256" cb="63" le="258" ce="3">
<rx lb="257" cb="5" le="257" ce="38" pvirg="true">
<xop lb="257" cb="12" le="257" ce="38" kind="&gt;&gt;">
<n32 lb="257" cb="12">
<drx lb="257" cb="12" kind="lvalue" nm="V"/>
</n32>
<ce lb="257" cb="17" le="257" ce="38" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_1be90316ef51ee999560732f8602ab6f">
<exp pvirg="true"/>
<n32 lb="257" cb="17">
<drx lb="257" cb="17" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_1be90316ef51ee999560732f8602ab6f" nm="getThumbImmValShift"/>
</n32>
<n32 lb="257" cb="37">
<drx lb="257" cb="37" kind="lvalue" nm="V"/>
</n32>
</ce>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getT2SOImmValSplatVal" id="b05dfe46557589dafe8022bb703edb23_a3681f8b97c2d62b7f3fb310d26a6ed5" file="3" linestart="270" lineend="292" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="V" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="270" cb="55" le="292" ce="3">
<dst lb="271" cb="5" le="271" ce="24">
<exp pvirg="true"/>
<Var nm="u" value="true">
<bt name="unsigned int"/>
</Var>
<Var nm="Vs" value="true" virg="true">
<bt name="unsigned int"/>
</Var>
<Var nm="Imm" value="true" virg="true">
<bt name="unsigned int"/>
</Var>
</dst>
<if lb="273" cb="5" le="274" ce="14">
<xop lb="273" cb="9" le="273" ce="29" kind="==">
<n46 lb="273" cb="9" le="273" ce="24">
<exp pvirg="true"/>
<xop lb="273" cb="10" le="273" ce="14" kind="&amp;">
<n32 lb="273" cb="10">
<drx lb="273" cb="10" kind="lvalue" nm="V"/>
</n32>
<n45 lb="273" cb="14">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="273" cb="29">
<n45 lb="273" cb="29"/>
</n32>
</xop>
<rx lb="274" cb="7" le="274" ce="14" pvirg="true">
<n32 lb="274" cb="14">
<n32 lb="274" cb="14">
<drx lb="274" cb="14" kind="lvalue" nm="V"/>
</n32>
</n32>
</rx>
</if>
<xop lb="277" cb="5" le="277" ce="39" kind="=">
<drx lb="277" cb="5" kind="lvalue" nm="Vs"/>
<co lb="277" cb="10" le="277" ce="39">
<exp pvirg="true"/>
<n46 lb="277" cb="10" le="277" ce="26">
<exp pvirg="true"/>
<xop lb="277" cb="11" le="277" ce="25" kind="==">
<n46 lb="277" cb="11" le="277" ce="20">
<exp pvirg="true"/>
<xop lb="277" cb="12" le="277" ce="16" kind="&amp;">
<n32 lb="277" cb="12">
<drx lb="277" cb="12" kind="lvalue" nm="V"/>
</n32>
<n32 lb="277" cb="16">
<n45 lb="277" cb="16"/>
</n32>
</xop>
</n46>
<n32 lb="277" cb="25">
<n45 lb="277" cb="25"/>
</n32>
</xop>
</n46>
<xop lb="277" cb="30" le="277" ce="35" kind="&gt;&gt;">
<n32 lb="277" cb="30">
<drx lb="277" cb="30" kind="lvalue" nm="V"/>
</n32>
<n45 lb="277" cb="35"/>
</xop>
<n32 lb="277" cb="39">
<drx lb="277" cb="39" kind="lvalue" nm="V"/>
</n32>
</co>
</xop>
<xop lb="279" cb="5" le="279" ce="16" kind="=">
<drx lb="279" cb="5" kind="lvalue" nm="Imm"/>
<xop lb="279" cb="11" le="279" ce="16" kind="&amp;">
<n32 lb="279" cb="11">
<drx lb="279" cb="11" kind="lvalue" nm="Vs"/>
</n32>
<n32 lb="279" cb="16">
<n45 lb="279" cb="16"/>
</n32>
</xop>
</xop>
<xop lb="281" cb="5" le="281" ce="25" kind="=">
<drx lb="281" cb="5" kind="lvalue" nm="u"/>
<xop lb="281" cb="9" le="281" ce="25" kind="|">
<n32 lb="281" cb="9">
<drx lb="281" cb="9" kind="lvalue" nm="Imm"/>
</n32>
<n46 lb="281" cb="15" le="281" ce="25">
<exp pvirg="true"/>
<xop lb="281" cb="16" le="281" ce="23" kind="&lt;&lt;">
<n32 lb="281" cb="16">
<drx lb="281" cb="16" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="281" cb="23"/>
</xop>
</n46>
</xop>
</xop>
<if lb="284" cb="5" le="285" ce="43">
<xop lb="284" cb="9" le="284" ce="15" kind="==">
<n32 lb="284" cb="9">
<drx lb="284" cb="9" kind="lvalue" nm="Vs"/>
</n32>
<n32 lb="284" cb="15">
<drx lb="284" cb="15" kind="lvalue" nm="u"/>
</n32>
</xop>
<rx lb="285" cb="7" le="285" ce="43" pvirg="true">
<n32 lb="285" cb="14" le="285" ce="43">
<xop lb="285" cb="14" le="285" ce="43" kind="|">
<n32 lb="285" cb="14" le="285" ce="39">
<n46 lb="285" cb="14" le="285" ce="39">
<exp pvirg="true"/>
<xop lb="285" cb="15" le="285" ce="38" kind="&lt;&lt;">
<n46 lb="285" cb="15" le="285" ce="33">
<exp pvirg="true"/>
<co lb="285" cb="16" le="285" ce="32">
<exp pvirg="true"/>
<n46 lb="285" cb="16" le="285" ce="24">
<exp pvirg="true"/>
<xop lb="285" cb="17" le="285" ce="23" kind="==">
<n32 lb="285" cb="17">
<drx lb="285" cb="17" kind="lvalue" nm="Vs"/>
</n32>
<n32 lb="285" cb="23">
<drx lb="285" cb="23" kind="lvalue" nm="V"/>
</n32>
</xop>
</n46>
<n45 lb="285" cb="28"/>
<n45 lb="285" cb="32"/>
</co>
</n46>
<n45 lb="285" cb="38"/>
</xop>
</n46>
</n32>
<n32 lb="285" cb="43">
<drx lb="285" cb="43" kind="lvalue" nm="Imm"/>
</n32>
</xop>
</n32>
</rx>
</if>
<if lb="288" cb="5" le="289" ce="25">
<xop lb="288" cb="9" le="288" ce="28" kind="==">
<n32 lb="288" cb="9">
<drx lb="288" cb="9" kind="lvalue" nm="Vs"/>
</n32>
<n46 lb="288" cb="15" le="288" ce="28">
<exp pvirg="true"/>
<xop lb="288" cb="16" le="288" ce="27" kind="|">
<n32 lb="288" cb="16">
<drx lb="288" cb="16" kind="lvalue" nm="u"/>
</n32>
<n46 lb="288" cb="20" le="288" ce="27">
<exp pvirg="true"/>
<xop lb="288" cb="21" le="288" ce="26" kind="&lt;&lt;">
<n32 lb="288" cb="21">
<drx lb="288" cb="21" kind="lvalue" nm="u"/>
</n32>
<n45 lb="288" cb="26"/>
</xop>
</n46>
</xop>
</n46>
</xop>
<rx lb="289" cb="7" le="289" ce="25" pvirg="true">
<n32 lb="289" cb="14" le="289" ce="25">
<xop lb="289" cb="14" le="289" ce="25" kind="|">
<n32 lb="289" cb="14" le="289" ce="21">
<n46 lb="289" cb="14" le="289" ce="21">
<exp pvirg="true"/>
<xop lb="289" cb="15" le="289" ce="20" kind="&lt;&lt;">
<n45 lb="289" cb="15"/>
<n45 lb="289" cb="20"/>
</xop>
</n46>
</n32>
<n32 lb="289" cb="25">
<drx lb="289" cb="25" kind="lvalue" nm="Imm"/>
</n32>
</xop>
</n32>
</rx>
</if>
<rx lb="291" cb="5" le="291" ce="13" pvirg="true">
<uo lb="291" cb="12" le="291" ce="13" kind="-">
<n45 lb="291" cb="13"/>
</uo>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getT2SOImmValRotateVal" id="b05dfe46557589dafe8022bb703edb23_f318a9813b1ad8b6808bae23a94442c2" file="3" linestart="298" lineend="308" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="V" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="298" cb="56" le="308" ce="3">
<dst lb="299" cb="5" le="299" ce="43">
<exp pvirg="true"/>
<Var nm="RotAmt" value="true">
<bt name="unsigned int"/>
<ce lb="299" cb="23" le="299" ce="42" nbparm="2" id="6b4844737b7f76e51421b68d6e6c83cd_74f59cb940a47a80861913b0a8c2bfbe">
<exp pvirg="true"/>
<n32 lb="299" cb="23">
<drx lb="299" cb="23" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_74f59cb940a47a80861913b0a8c2bfbe" nm="countLeadingZeros">
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<n32 lb="299" cb="41">
<drx lb="299" cb="41" kind="lvalue" nm="V"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</Var>
</dst>
<if lb="300" cb="5" le="301" ce="15">
<xop lb="300" cb="9" le="300" ce="19" kind="&gt;=">
<n32 lb="300" cb="9">
<drx lb="300" cb="9" kind="lvalue" nm="RotAmt"/>
</n32>
<n32 lb="300" cb="19">
<n45 lb="300" cb="19">
<flit/>
</n45>
</n32>
</xop>
<rx lb="301" cb="7" le="301" ce="15" pvirg="true">
<uo lb="301" cb="14" le="301" ce="15" kind="-">
<n45 lb="301" cb="15">
<flit/>
</n45>
</uo>
</rx>
</if>
<if lb="304" cb="5" le="305" ce="66">
<xop lb="304" cb="9" le="304" ce="46" kind="==">
<n46 lb="304" cb="9" le="304" ce="41">
<exp pvirg="true"/>
<xop lb="304" cb="10" le="304" ce="40" kind="&amp;">
<ce lb="304" cb="10" le="304" ce="36" nbparm="2" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079">
<exp pvirg="true"/>
<n32 lb="304" cb="10">
<drx lb="304" cb="10" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079" nm="rotr32"/>
</n32>
<n45 lb="304" cb="17">
<flit/>
</n45>
<n32 lb="304" cb="30">
<drx lb="304" cb="30" kind="lvalue" nm="RotAmt"/>
</n32>
</ce>
<n32 lb="304" cb="40">
<drx lb="304" cb="40" kind="lvalue" nm="V"/>
</n32>
</xop>
</n46>
<n32 lb="304" cb="46">
<drx lb="304" cb="46" kind="lvalue" nm="V"/>
</n32>
</xop>
<rx lb="305" cb="7" le="305" ce="66" pvirg="true">
<n32 lb="305" cb="14" le="305" ce="66">
<xop lb="305" cb="14" le="305" ce="66" kind="|">
<n46 lb="305" cb="14" le="305" ce="44">
<exp pvirg="true"/>
<xop lb="305" cb="15" le="305" ce="40" kind="&amp;">
<ce lb="305" cb="15" le="305" ce="36" nbparm="2" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079">
<exp pvirg="true"/>
<n32 lb="305" cb="15">
<drx lb="305" cb="15" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079" nm="rotr32"/>
</n32>
<n32 lb="305" cb="22">
<drx lb="305" cb="22" kind="lvalue" nm="V"/>
</n32>
<xop lb="305" cb="25" le="305" ce="30" kind="-">
<n32 lb="305" cb="25">
<n45 lb="305" cb="25"/>
</n32>
<n32 lb="305" cb="30">
<drx lb="305" cb="30" kind="lvalue" nm="RotAmt"/>
</n32>
</xop>
</ce>
<n32 lb="305" cb="40">
<n45 lb="305" cb="40">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n46 lb="305" cb="48" le="305" ce="66">
<exp pvirg="true"/>
<xop lb="305" cb="49" le="305" ce="65" kind="&lt;&lt;">
<n46 lb="305" cb="49" le="305" ce="60">
<exp pvirg="true"/>
<xop lb="305" cb="50" le="305" ce="59" kind="+">
<n32 lb="305" cb="50">
<drx lb="305" cb="50" kind="lvalue" nm="RotAmt"/>
</n32>
<n32 lb="305" cb="59">
<n45 lb="305" cb="59">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="305" cb="65">
<flit/>
</n45>
</xop>
</n46>
</xop>
</n32>
</rx>
</if>
<rx lb="307" cb="5" le="307" ce="13" pvirg="true">
<uo lb="307" cb="12" le="307" ce="13" kind="-">
<n45 lb="307" cb="13"/>
</uo>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getT2SOImmVal" id="b05dfe46557589dafe8022bb703edb23_263b27a9946da6a1f8dbe6bf60f13f74" file="3" linestart="314" lineend="326" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Arg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="314" cb="49" le="326" ce="3">
<dst lb="316" cb="5" le="316" ce="43">
<exp pvirg="true"/>
<Var nm="Splat" value="true">
<bt name="int"/>
<ce lb="316" cb="17" le="316" ce="42" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_a3681f8b97c2d62b7f3fb310d26a6ed5">
<exp pvirg="true"/>
<n32 lb="316" cb="17">
<drx lb="316" cb="17" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_a3681f8b97c2d62b7f3fb310d26a6ed5" nm="getT2SOImmValSplatVal"/>
</n32>
<n32 lb="316" cb="39">
<drx lb="316" cb="39" kind="lvalue" nm="Arg"/>
</n32>
</ce>
</Var>
</dst>
<if lb="317" cb="5" le="318" ce="14">
<xop lb="317" cb="9" le="317" ce="19" kind="!=">
<n32 lb="317" cb="9">
<drx lb="317" cb="9" kind="lvalue" nm="Splat"/>
</n32>
<uo lb="317" cb="18" le="317" ce="19" kind="-">
<n45 lb="317" cb="19">
<flit/>
</n45>
</uo>
</xop>
<rx lb="318" cb="7" le="318" ce="14" pvirg="true">
<n32 lb="318" cb="14">
<drx lb="318" cb="14" kind="lvalue" nm="Splat"/>
</n32>
</rx>
</if>
<dst lb="321" cb="5" le="321" ce="42">
<exp pvirg="true"/>
<Var nm="Rot" value="true">
<bt name="int"/>
<ce lb="321" cb="15" le="321" ce="41" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_f318a9813b1ad8b6808bae23a94442c2">
<exp pvirg="true"/>
<n32 lb="321" cb="15">
<drx lb="321" cb="15" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_f318a9813b1ad8b6808bae23a94442c2" nm="getT2SOImmValRotateVal"/>
</n32>
<n32 lb="321" cb="38">
<drx lb="321" cb="38" kind="lvalue" nm="Arg"/>
</n32>
</ce>
</Var>
</dst>
<if lb="322" cb="5" le="323" ce="14">
<xop lb="322" cb="9" le="322" ce="17" kind="!=">
<n32 lb="322" cb="9">
<drx lb="322" cb="9" kind="lvalue" nm="Rot"/>
</n32>
<uo lb="322" cb="16" le="322" ce="17" kind="-">
<n45 lb="322" cb="17"/>
</uo>
</xop>
<rx lb="323" cb="7" le="323" ce="14" pvirg="true">
<n32 lb="323" cb="14">
<drx lb="323" cb="14" kind="lvalue" nm="Rot"/>
</n32>
</rx>
</if>
<rx lb="325" cb="5" le="325" ce="13" pvirg="true">
<uo lb="325" cb="12" le="325" ce="13" kind="-">
<n45 lb="325" cb="13"/>
</uo>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getT2SOImmValRotate" id="b05dfe46557589dafe8022bb703edb23_8d1c380e28f67bb4a842df233b2618af" file="3" linestart="328" lineend="333" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="V" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="328" cb="58" le="333" ce="3">
<if lb="329" cb="5" le="329" ce="34">
<xop lb="329" cb="9" le="329" ce="24" kind="==">
<n46 lb="329" cb="9" le="329" ce="19">
<exp pvirg="true"/>
<xop lb="329" cb="10" le="329" ce="15" kind="&amp;">
<n32 lb="329" cb="10">
<drx lb="329" cb="10" kind="lvalue" nm="V"/>
</n32>
<uo lb="329" cb="14" le="329" ce="15" kind="~">
<n45 lb="329" cb="15">
<flit/>
</n45>
</uo>
</xop>
</n46>
<n32 lb="329" cb="24">
<n45 lb="329" cb="24">
<flit/>
</n45>
</n32>
</xop>
<rx lb="329" cb="27" le="329" ce="34" pvirg="true">
<n32 lb="329" cb="34">
<n45 lb="329" cb="34"/>
</n32>
</rx>
</if>
<dst lb="331" cb="5" le="331" ce="44">
<exp pvirg="true"/>
<Var nm="RotAmt" value="true">
<bt name="unsigned int"/>
<ce lb="331" cb="23" le="331" ce="43" nbparm="2" id="6b4844737b7f76e51421b68d6e6c83cd_f3982097e1cb6dd613cfe60f28f599f6">
<exp pvirg="true"/>
<n32 lb="331" cb="23">
<drx lb="331" cb="23" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_f3982097e1cb6dd613cfe60f28f599f6" nm="countTrailingZeros">
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<n32 lb="331" cb="42">
<drx lb="331" cb="42" kind="lvalue" nm="V"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</Var>
</dst>
<rx lb="332" cb="5" le="332" ce="28" pvirg="true">
<xop lb="332" cb="12" le="332" ce="28" kind="&amp;">
<n46 lb="332" cb="12" le="332" ce="24">
<exp pvirg="true"/>
<xop lb="332" cb="13" le="332" ce="18" kind="-">
<n32 lb="332" cb="13">
<n45 lb="332" cb="13">
<flit/>
</n45>
</n32>
<n32 lb="332" cb="18">
<drx lb="332" cb="18" kind="lvalue" nm="RotAmt"/>
</n32>
</xop>
</n46>
<n32 lb="332" cb="28">
<n45 lb="332" cb="28">
<flit/>
</n45>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="isT2SOImmTwoPartVal" id="b05dfe46557589dafe8022bb703edb23_ffe90e8d11b6119fc6192dfd36390e7a" file="3" linestart="335" lineend="360" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="335" cb="57" le="360" ce="3">
<dst lb="336" cb="5" le="336" ce="21">
<exp pvirg="true"/>
<Var nm="V" value="true">
<bt name="unsigned int"/>
<n32 lb="336" cb="18">
<drx lb="336" cb="18" kind="lvalue" nm="Imm"/>
</n32>
</Var>
</dst>
<if lb="340" cb="5" le="341" ce="14">
<xop lb="340" cb="9" le="340" ce="38" kind="!=">
<ce lb="340" cb="9" le="340" ce="32" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_a3681f8b97c2d62b7f3fb310d26a6ed5">
<exp pvirg="true"/>
<n32 lb="340" cb="9">
<drx lb="340" cb="9" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_a3681f8b97c2d62b7f3fb310d26a6ed5" nm="getT2SOImmValSplatVal"/>
</n32>
<n32 lb="340" cb="31">
<drx lb="340" cb="31" kind="lvalue" nm="V"/>
</n32>
</ce>
<uo lb="340" cb="37" le="340" ce="38" kind="-">
<n45 lb="340" cb="38">
<flit/>
</n45>
</uo>
</xop>
<rx lb="341" cb="7" le="341" ce="14" pvirg="true">
<n9 lb="341" cb="14"/>
</rx>
</if>
<xop lb="342" cb="5" le="342" ce="50" kind="=">
<drx lb="342" cb="5" kind="lvalue" nm="V"/>
<xop lb="342" cb="9" le="342" ce="50" kind="&amp;">
<ce lb="342" cb="9" le="342" ce="46" nbparm="2" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079">
<exp pvirg="true"/>
<n32 lb="342" cb="9">
<drx lb="342" cb="9" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079" nm="rotr32"/>
</n32>
<uo lb="342" cb="17" le="342" ce="18" kind="~">
<n45 lb="342" cb="18">
<flit/>
</n45>
</uo>
<ce lb="342" cb="24" le="342" ce="45" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_8d1c380e28f67bb4a842df233b2618af">
<exp pvirg="true"/>
<n32 lb="342" cb="24">
<drx lb="342" cb="24" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_8d1c380e28f67bb4a842df233b2618af" nm="getT2SOImmValRotate"/>
</n32>
<n32 lb="342" cb="44">
<drx lb="342" cb="44" kind="lvalue" nm="V"/>
</n32>
</ce>
</ce>
<n32 lb="342" cb="50">
<drx lb="342" cb="50" kind="lvalue" nm="V"/>
</n32>
</xop>
</xop>
<if lb="343" cb="5" le="344" ce="14">
<xop lb="343" cb="9" le="343" ce="14" kind="==">
<n32 lb="343" cb="9">
<drx lb="343" cb="9" kind="lvalue" nm="V"/>
</n32>
<n32 lb="343" cb="14">
<n45 lb="343" cb="14">
<flit/>
</n45>
</n32>
</xop>
<rx lb="344" cb="7" le="344" ce="14" pvirg="true">
<n9 lb="344" cb="14"/>
</rx>
</if>
<if lb="347" cb="5" le="347" ce="40">
<xop lb="347" cb="9" le="347" ce="30" kind="!=">
<ce lb="347" cb="9" le="347" ce="24" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_263b27a9946da6a1f8dbe6bf60f13f74">
<exp pvirg="true"/>
<n32 lb="347" cb="9">
<drx lb="347" cb="9" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_263b27a9946da6a1f8dbe6bf60f13f74" nm="getT2SOImmVal"/>
</n32>
<n32 lb="347" cb="23">
<drx lb="347" cb="23" kind="lvalue" nm="V"/>
</n32>
</ce>
<uo lb="347" cb="29" le="347" ce="30" kind="-">
<n45 lb="347" cb="30"/>
</uo>
</xop>
<rx lb="347" cb="33" le="347" ce="40" pvirg="true">
<n9 lb="347" cb="40"/>
</rx>
</if>
<xop lb="350" cb="5" le="350" ce="9" kind="=">
<drx lb="350" cb="5" kind="lvalue" nm="V"/>
<n32 lb="350" cb="9">
<drx lb="350" cb="9" kind="lvalue" nm="Imm"/>
</n32>
</xop>
<if lb="351" cb="5" le="354" ce="13" else="true" elselb="353" elsecb="10">
<xop lb="351" cb="9" le="351" ce="52" kind="!=">
<ce lb="351" cb="9" le="351" ce="46" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_a3681f8b97c2d62b7f3fb310d26a6ed5">
<exp pvirg="true"/>
<n32 lb="351" cb="9">
<drx lb="351" cb="9" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_a3681f8b97c2d62b7f3fb310d26a6ed5" nm="getT2SOImmValSplatVal"/>
</n32>
<xop lb="351" cb="31" le="351" ce="35" kind="&amp;">
<n32 lb="351" cb="31">
<drx lb="351" cb="31" kind="lvalue" nm="V"/>
</n32>
<n45 lb="351" cb="35">
<flit/>
</n45>
</xop>
</ce>
<uo lb="351" cb="51" le="351" ce="52" kind="-">
<n45 lb="351" cb="52"/>
</uo>
</xop>
<cao lb="352" cb="7" le="352" ce="13" kind="&amp;=">
<drx lb="352" cb="7" kind="lvalue" nm="V"/>
<uo lb="352" cb="12" le="352" ce="13" kind="~">
<n45 lb="352" cb="13"/>
</uo>
</cao>
<if lb="353" cb="10" le="354" ce="13">
<xop lb="353" cb="14" le="353" ce="57" kind="!=">
<ce lb="353" cb="14" le="353" ce="51" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_a3681f8b97c2d62b7f3fb310d26a6ed5">
<exp pvirg="true"/>
<n32 lb="353" cb="14">
<drx lb="353" cb="14" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_a3681f8b97c2d62b7f3fb310d26a6ed5" nm="getT2SOImmValSplatVal"/>
</n32>
<xop lb="353" cb="36" le="353" ce="40" kind="&amp;">
<n32 lb="353" cb="36">
<drx lb="353" cb="36" kind="lvalue" nm="V"/>
</n32>
<n45 lb="353" cb="40">
<flit/>
</n45>
</xop>
</ce>
<uo lb="353" cb="56" le="353" ce="57" kind="-">
<n45 lb="353" cb="57"/>
</uo>
</xop>
<cao lb="354" cb="7" le="354" ce="13" kind="&amp;=">
<drx lb="354" cb="7" kind="lvalue" nm="V"/>
<uo lb="354" cb="12" le="354" ce="13" kind="~">
<n45 lb="354" cb="13"/>
</uo>
</cao>
</if>
</if>
<if lb="356" cb="5" le="356" ce="40">
<xop lb="356" cb="9" le="356" ce="30" kind="!=">
<ce lb="356" cb="9" le="356" ce="24" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_263b27a9946da6a1f8dbe6bf60f13f74">
<exp pvirg="true"/>
<n32 lb="356" cb="9">
<drx lb="356" cb="9" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_263b27a9946da6a1f8dbe6bf60f13f74" nm="getT2SOImmVal"/>
</n32>
<n32 lb="356" cb="23">
<drx lb="356" cb="23" kind="lvalue" nm="V"/>
</n32>
</ce>
<uo lb="356" cb="29" le="356" ce="30" kind="-">
<n45 lb="356" cb="30"/>
</uo>
</xop>
<rx lb="356" cb="33" le="356" ce="40" pvirg="true">
<n9 lb="356" cb="40"/>
</rx>
</if>
<rx lb="359" cb="5" le="359" ce="12" pvirg="true">
<n9 lb="359" cb="12"/>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getT2SOImmTwoPartFirst" id="b05dfe46557589dafe8022bb703edb23_319088dc1fcc9aa1724d59517ce7709e" file="3" linestart="362" lineend="377" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="362" cb="63" le="377" ce="3">
<ocast lb="363" cb="5" le="363" ce="5">
<bt name="void"/>
<n46 lb="363" cb="5" le="363" ce="5">
<exp pvirg="true"/>
<xop lb="363" cb="5" le="363" ce="5" kind="||">
<n46 lb="363" cb="5" le="363" ce="5">
<exp pvirg="true"/>
<uo lb="363" cb="5" le="363" ce="5" kind="!">
<uo lb="363" cb="5" le="363" ce="5" kind="!">
<n46 lb="363" cb="5" le="363" ce="5">
<exp pvirg="true"/>
<xop lb="363" cb="5" le="363" ce="5" kind="&amp;&amp;">
<ce lb="363" cb="5" le="363" ce="5" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_ffe90e8d11b6119fc6192dfd36390e7a">
<exp pvirg="true"/>
<n32 lb="363" cb="5">
<drx lb="363" cb="5" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_ffe90e8d11b6119fc6192dfd36390e7a" nm="isT2SOImmTwoPartVal"/>
</n32>
<n32 lb="363" cb="5">
<drx lb="363" cb="5" kind="lvalue" nm="Imm"/>
</n32>
</ce>
<n32 lb="363" cb="5">
<n32 lb="363" cb="5">
<n52 lb="363" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="363" cb="5" le="363" ce="5">
<n46 lb="363" cb="5" le="363" ce="5">
<exp pvirg="true"/>
<xop lb="363" cb="5" le="363" ce="5" kind=",">
<ce lb="363" cb="5" le="363" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="363" cb="5">
<drx lb="363" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="363" cb="5">
<n52 lb="363" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="363" cb="5">
<n52 lb="363" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="363" cb="5">
<n45 lb="363" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="363" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="366" cb="5" le="366" ce="63">
<exp pvirg="true"/>
<Var nm="V" value="true">
<bt name="unsigned int"/>
<xop lb="366" cb="18" le="366" ce="60" kind="&amp;">
<ce lb="366" cb="18" le="366" ce="56" nbparm="2" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079">
<exp pvirg="true"/>
<n32 lb="366" cb="18">
<drx lb="366" cb="18" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_7b2162683acef852a544776cb87da079" nm="rotr32"/>
</n32>
<n32 lb="366" cb="26" le="366" ce="27">
<uo lb="366" cb="26" le="366" ce="27" kind="~">
<n45 lb="366" cb="27">
<flit/>
</n45>
</uo>
</n32>
<ce lb="366" cb="32" le="366" ce="55" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_8d1c380e28f67bb4a842df233b2618af">
<exp pvirg="true"/>
<n32 lb="366" cb="32">
<drx lb="366" cb="32" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_8d1c380e28f67bb4a842df233b2618af" nm="getT2SOImmValRotate"/>
</n32>
<n32 lb="366" cb="52">
<drx lb="366" cb="52" kind="lvalue" nm="Imm"/>
</n32>
</ce>
</ce>
<n32 lb="366" cb="60">
<drx lb="366" cb="60" kind="lvalue" nm="Imm"/>
</n32>
</xop>
</Var>
</dst>
<if lb="368" cb="5" le="368" ce="40">
<xop lb="368" cb="9" le="368" ce="30" kind="!=">
<ce lb="368" cb="9" le="368" ce="24" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_263b27a9946da6a1f8dbe6bf60f13f74">
<exp pvirg="true"/>
<n32 lb="368" cb="9">
<drx lb="368" cb="9" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_263b27a9946da6a1f8dbe6bf60f13f74" nm="getT2SOImmVal"/>
</n32>
<n32 lb="368" cb="23">
<drx lb="368" cb="23" kind="lvalue" nm="V"/>
</n32>
</ce>
<uo lb="368" cb="29" le="368" ce="30" kind="-">
<n45 lb="368" cb="30">
<flit/>
</n45>
</uo>
</xop>
<rx lb="368" cb="33" le="368" ce="40" pvirg="true">
<n32 lb="368" cb="40">
<drx lb="368" cb="40" kind="lvalue" nm="V"/>
</n32>
</rx>
</if>
<if lb="371" cb="5" le="372" ce="20">
<xop lb="371" cb="9" le="371" ce="54" kind="!=">
<ce lb="371" cb="9" le="371" ce="48" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_a3681f8b97c2d62b7f3fb310d26a6ed5">
<exp pvirg="true"/>
<n32 lb="371" cb="9">
<drx lb="371" cb="9" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_a3681f8b97c2d62b7f3fb310d26a6ed5" nm="getT2SOImmValSplatVal"/>
</n32>
<xop lb="371" cb="31" le="371" ce="37" kind="&amp;">
<n32 lb="371" cb="31">
<drx lb="371" cb="31" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="371" cb="37">
<flit/>
</n45>
</xop>
</ce>
<uo lb="371" cb="53" le="371" ce="54" kind="-">
<n45 lb="371" cb="54"/>
</uo>
</xop>
<rx lb="372" cb="7" le="372" ce="20" pvirg="true">
<xop lb="372" cb="14" le="372" ce="20" kind="&amp;">
<n32 lb="372" cb="14">
<drx lb="372" cb="14" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="372" cb="20"/>
</xop>
</rx>
</if>
<ocast lb="375" cb="5" le="375" ce="5">
<bt name="void"/>
<n46 lb="375" cb="5" le="375" ce="5">
<exp pvirg="true"/>
<xop lb="375" cb="5" le="375" ce="5" kind="||">
<n46 lb="375" cb="5" le="375" ce="5">
<exp pvirg="true"/>
<uo lb="375" cb="5" le="375" ce="5" kind="!">
<uo lb="375" cb="5" le="375" ce="5" kind="!">
<n46 lb="375" cb="5" le="375" ce="5">
<exp pvirg="true"/>
<xop lb="375" cb="5" le="375" ce="5" kind="!=">
<ce lb="375" cb="5" le="375" ce="5" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_a3681f8b97c2d62b7f3fb310d26a6ed5">
<exp pvirg="true"/>
<n32 lb="375" cb="5">
<drx lb="375" cb="5" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_a3681f8b97c2d62b7f3fb310d26a6ed5" nm="getT2SOImmValSplatVal"/>
</n32>
<xop lb="375" cb="5" le="375" ce="5" kind="&amp;">
<n32 lb="375" cb="5">
<drx lb="375" cb="5" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="375" cb="5">
<flit/>
</n45>
</xop>
</ce>
<uo lb="375" cb="5" le="375" ce="5" kind="-">
<n45 lb="375" cb="5"/>
</uo>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="375" cb="5" le="375" ce="5">
<n46 lb="375" cb="5" le="375" ce="5">
<exp pvirg="true"/>
<xop lb="375" cb="5" le="375" ce="5" kind=",">
<ce lb="375" cb="5" le="375" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="375" cb="5">
<drx lb="375" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="375" cb="5">
<n52 lb="375" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="375" cb="5">
<n52 lb="375" cb="5"/>
</n32>
<n32 lb="375" cb="5">
<n45 lb="375" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="375" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="376" cb="5" le="376" ce="18" pvirg="true">
<xop lb="376" cb="12" le="376" ce="18" kind="&amp;">
<n32 lb="376" cb="12">
<drx lb="376" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="376" cb="18"/>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getT2SOImmTwoPartSecond" id="b05dfe46557589dafe8022bb703edb23_35c1d42915801c9daafcd74f5a9f74a7" file="3" linestart="379" lineend="386" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="379" cb="64" le="386" ce="3">
<cao lb="381" cb="5" le="381" ce="38" kind="^=">
<drx lb="381" cb="5" kind="lvalue" nm="Imm"/>
<ce lb="381" cb="12" le="381" ce="38" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_319088dc1fcc9aa1724d59517ce7709e">
<exp pvirg="true"/>
<n32 lb="381" cb="12">
<drx lb="381" cb="12" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_319088dc1fcc9aa1724d59517ce7709e" nm="getT2SOImmTwoPartFirst"/>
</n32>
<n32 lb="381" cb="35">
<drx lb="381" cb="35" kind="lvalue" nm="Imm"/>
</n32>
</ce>
</cao>
<ocast lb="383" cb="5" le="383" ce="5">
<bt name="void"/>
<n46 lb="383" cb="5" le="383" ce="5">
<exp pvirg="true"/>
<xop lb="383" cb="5" le="383" ce="5" kind="||">
<n46 lb="383" cb="5" le="383" ce="5">
<exp pvirg="true"/>
<uo lb="383" cb="5" le="383" ce="5" kind="!">
<uo lb="383" cb="5" le="383" ce="5" kind="!">
<n46 lb="383" cb="5" le="383" ce="5">
<exp pvirg="true"/>
<xop lb="383" cb="5" le="383" ce="5" kind="&amp;&amp;">
<xop lb="383" cb="5" le="383" ce="5" kind="!=">
<ce lb="383" cb="5" le="383" ce="5" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_263b27a9946da6a1f8dbe6bf60f13f74">
<exp pvirg="true"/>
<n32 lb="383" cb="5">
<drx lb="383" cb="5" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_263b27a9946da6a1f8dbe6bf60f13f74" nm="getT2SOImmVal"/>
</n32>
<n32 lb="383" cb="5">
<drx lb="383" cb="5" kind="lvalue" nm="Imm"/>
</n32>
</ce>
<uo lb="383" cb="5" le="383" ce="5" kind="-">
<n45 lb="383" cb="5">
<flit/>
</n45>
</uo>
</xop>
<n32 lb="383" cb="5">
<n32 lb="383" cb="5">
<n52 lb="383" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="383" cb="5" le="383" ce="5">
<n46 lb="383" cb="5" le="383" ce="5">
<exp pvirg="true"/>
<xop lb="383" cb="5" le="383" ce="5" kind=",">
<ce lb="383" cb="5" le="383" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="383" cb="5">
<drx lb="383" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="383" cb="5">
<n52 lb="383" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="383" cb="5">
<n52 lb="383" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="383" cb="5">
<n45 lb="383" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="383" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="385" cb="5" le="385" ce="12" pvirg="true">
<n32 lb="385" cb="12">
<drx lb="385" cb="12" kind="lvalue" nm="Imm"/>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getAM2Opc" id="b05dfe46557589dafe8022bb703edb23_1256b4097bb48c6f6f59024beb0f0556" file="3" linestart="407" lineend="412" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="llvm::ARM_AM::AddrOpc" isLiteral="true" access2="none">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_52e24b5f4eb76db5e40f87512ad91636"/>
</et>
<Stmt>

</Stmt>
</p>
<p name="Imm12" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SO" proto="llvm::ARM_AM::ShiftOpc" isLiteral="true" access2="none">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_6c89b110b3bac714ef21f0c4e76226ee"/>
</et>
<Stmt>

</Stmt>
</p>
<p name="IdxMode" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="408" cb="55">
<n45 lb="408" cb="55">
<flit/>
</n45>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="408" cb="58" le="412" ce="3">
<ocast lb="409" cb="5" le="409" ce="5">
<bt name="void"/>
<n46 lb="409" cb="5" le="409" ce="5">
<exp pvirg="true"/>
<xop lb="409" cb="5" le="409" ce="5" kind="||">
<n46 lb="409" cb="5" le="409" ce="5">
<exp pvirg="true"/>
<uo lb="409" cb="5" le="409" ce="5" kind="!">
<uo lb="409" cb="5" le="409" ce="5" kind="!">
<n46 lb="409" cb="5" le="409" ce="5">
<exp pvirg="true"/>
<xop lb="409" cb="5" le="409" ce="5" kind="&amp;&amp;">
<xop lb="409" cb="5" le="409" ce="5" kind="&lt;">
<n32 lb="409" cb="5">
<drx lb="409" cb="5" kind="lvalue" nm="Imm12"/>
</n32>
<n32 lb="409" cb="5" le="409" ce="5">
<n46 lb="409" cb="5" le="409" ce="5">
<exp pvirg="true"/>
<xop lb="409" cb="5" le="409" ce="5" kind="&lt;&lt;">
<n45 lb="409" cb="5">
<flit/>
</n45>
<n45 lb="409" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
<n32 lb="409" cb="5">
<n32 lb="409" cb="5">
<n52 lb="409" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="409" cb="5" le="409" ce="5">
<n46 lb="409" cb="5" le="409" ce="5">
<exp pvirg="true"/>
<xop lb="409" cb="5" le="409" ce="5" kind=",">
<ce lb="409" cb="5" le="409" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="409" cb="5">
<drx lb="409" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="409" cb="5">
<n52 lb="409" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="409" cb="5">
<n52 lb="409" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="409" cb="5">
<n45 lb="409" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="409" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="410" cb="5" le="410" ce="28">
<exp pvirg="true"/>
<Var nm="isSub" value="true">
<bt name="bool"/>
<xop lb="410" cb="18" le="410" ce="25" kind="==">
<n32 lb="410" cb="18">
<n32 lb="410" cb="18">
<drx lb="410" cb="18" kind="lvalue" nm="Opc"/>
</n32>
</n32>
<n32 lb="410" cb="25">
<drx lb="410" cb="25" id="b05dfe46557589dafe8022bb703edb23_9d107af395c17b31c6b4c7646e2a263c" nm="sub"/>
</n32>
</xop>
</Var>
</dst>
<rx lb="411" cb="5" le="411" ce="68" pvirg="true">
<xop lb="411" cb="12" le="411" ce="68" kind="|">
<xop lb="411" cb="12" le="411" ce="50" kind="|">
<xop lb="411" cb="12" le="411" ce="37" kind="|">
<n32 lb="411" cb="12">
<drx lb="411" cb="12" kind="lvalue" nm="Imm12"/>
</n32>
<n32 lb="411" cb="20" le="411" ce="37">
<n46 lb="411" cb="20" le="411" ce="37">
<exp pvirg="true"/>
<xop lb="411" cb="21" le="411" ce="35" kind="&lt;&lt;">
<ocast lb="411" cb="21" le="411" ce="26">
<bt name="int"/>
<n32 lb="411" cb="26">
<n32 lb="411" cb="26">
<drx lb="411" cb="26" kind="lvalue" nm="isSub"/>
</n32>
</n32>
</ocast>
<n45 lb="411" cb="35"/>
</xop>
</n46>
</n32>
</xop>
<n32 lb="411" cb="41" le="411" ce="50">
<n46 lb="411" cb="41" le="411" ce="50">
<exp pvirg="true"/>
<xop lb="411" cb="42" le="411" ce="48" kind="&lt;&lt;">
<n32 lb="411" cb="42">
<n32 lb="411" cb="42">
<drx lb="411" cb="42" kind="lvalue" nm="SO"/>
</n32>
</n32>
<n45 lb="411" cb="48">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
<n46 lb="411" cb="54" le="411" ce="68">
<exp pvirg="true"/>
<xop lb="411" cb="55" le="411" ce="66" kind="&lt;&lt;">
<n32 lb="411" cb="55">
<drx lb="411" cb="55" kind="lvalue" nm="IdxMode"/>
</n32>
<n45 lb="411" cb="66">
<flit/>
</n45>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getAM2Offset" id="b05dfe46557589dafe8022bb703edb23_9f7546990c18f95c783f50f497fb48ab" file="3" linestart="413" lineend="415" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="AM2Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="413" cb="56" le="415" ce="3">
<rx lb="414" cb="5" le="414" ce="33" pvirg="true">
<xop lb="414" cb="12" le="414" ce="33" kind="&amp;">
<n32 lb="414" cb="12">
<drx lb="414" cb="12" kind="lvalue" nm="AM2Opc"/>
</n32>
<n32 lb="414" cb="21" le="414" ce="33">
<n46 lb="414" cb="21" le="414" ce="33">
<exp pvirg="true"/>
<xop lb="414" cb="22" le="414" ce="32" kind="-">
<n46 lb="414" cb="22" le="414" ce="30">
<exp pvirg="true"/>
<xop lb="414" cb="23" le="414" ce="28" kind="&lt;&lt;">
<n45 lb="414" cb="23">
<flit/>
</n45>
<n45 lb="414" cb="28">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="414" cb="32"/>
</xop>
</n46>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getAM2Op" id="b05dfe46557589dafe8022bb703edb23_fd809099c1ecddd396d8e06978a97f11" file="3" linestart="416" lineend="418" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="llvm::ARM_AM::AddrOpc">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_52e24b5f4eb76db5e40f87512ad91636"/>
</et>
</fpt>
<p name="AM2Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="416" cb="51" le="418" ce="3">
<rx lb="417" cb="5" le="417" ce="41" pvirg="true">
<co lb="417" cb="12" le="417" ce="41">
<exp pvirg="true"/>
<n32 lb="417" cb="12" le="417" ce="31">
<n46 lb="417" cb="12" le="417" ce="31">
<exp pvirg="true"/>
<xop lb="417" cb="13" le="417" ce="30" kind="&amp;">
<n46 lb="417" cb="13" le="417" ce="26">
<exp pvirg="true"/>
<xop lb="417" cb="14" le="417" ce="24" kind="&gt;&gt;">
<n32 lb="417" cb="14">
<drx lb="417" cb="14" kind="lvalue" nm="AM2Opc"/>
</n32>
<n45 lb="417" cb="24">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="417" cb="30">
<n45 lb="417" cb="30">
<flit/>
</n45>
</n32>
</xop>
</n46>
</n32>
<drx lb="417" cb="35" id="b05dfe46557589dafe8022bb703edb23_9d107af395c17b31c6b4c7646e2a263c" nm="sub"/>
<drx lb="417" cb="41" id="b05dfe46557589dafe8022bb703edb23_09b395488ae771514f51308e04c327b1" nm="add"/>
</co>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getAM2ShiftOpc" id="b05dfe46557589dafe8022bb703edb23_b87e6ee9c450a569a3a634d0edf1efd0" file="3" linestart="419" lineend="421" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="llvm::ARM_AM::ShiftOpc">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_6c89b110b3bac714ef21f0c4e76226ee"/>
</et>
</fpt>
<p name="AM2Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="419" cb="58" le="421" ce="3">
<rx lb="420" cb="5" le="420" ce="41" pvirg="true">
<ocast lb="420" cb="12" le="420" ce="41">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_6c89b110b3bac714ef21f0c4e76226ee"/>
</et>
<n46 lb="420" cb="22" le="420" ce="41">
<exp pvirg="true"/>
<xop lb="420" cb="23" le="420" ce="40" kind="&amp;">
<n46 lb="420" cb="23" le="420" ce="36">
<exp pvirg="true"/>
<xop lb="420" cb="24" le="420" ce="34" kind="&gt;&gt;">
<n32 lb="420" cb="24">
<drx lb="420" cb="24" kind="lvalue" nm="AM2Opc"/>
</n32>
<n45 lb="420" cb="34">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="420" cb="40">
<n45 lb="420" cb="40">
<flit/>
</n45>
</n32>
</xop>
</n46>
</ocast>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getAM2IdxMode" id="b05dfe46557589dafe8022bb703edb23_e91627f103cae99070729c8d5c2a2cff" file="3" linestart="422" lineend="424" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="AM2Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="422" cb="57" le="424" ce="3">
<rx lb="423" cb="5" le="423" ce="25" pvirg="true">
<n46 lb="423" cb="12" le="423" ce="25">
<exp pvirg="true"/>
<xop lb="423" cb="13" le="423" ce="23" kind="&gt;&gt;">
<n32 lb="423" cb="13">
<drx lb="423" cb="13" kind="lvalue" nm="AM2Opc"/>
</n32>
<n45 lb="423" cb="23">
<flit/>
</n45>
</xop>
</n46>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getAM3Opc" id="b05dfe46557589dafe8022bb703edb23_590d0e01ce51d163081c2d89fb35204f" file="3" linestart="442" lineend="446" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="llvm::ARM_AM::AddrOpc" isLiteral="true" access2="none">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_52e24b5f4eb76db5e40f87512ad91636"/>
</et>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="unsigned char" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned char"/>
<Stmt>

</Stmt>
</p>
<p name="IdxMode" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="443" cb="55">
<n45 lb="443" cb="55">
<flit/>
</n45>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="443" cb="58" le="446" ce="3">
<dst lb="444" cb="5" le="444" ce="28">
<exp pvirg="true"/>
<Var nm="isSub" value="true">
<bt name="bool"/>
<xop lb="444" cb="18" le="444" ce="25" kind="==">
<n32 lb="444" cb="18">
<n32 lb="444" cb="18">
<drx lb="444" cb="18" kind="lvalue" nm="Opc"/>
</n32>
</n32>
<n32 lb="444" cb="25">
<drx lb="444" cb="25" id="b05dfe46557589dafe8022bb703edb23_9d107af395c17b31c6b4c7646e2a263c" nm="sub"/>
</n32>
</xop>
</Var>
</dst>
<rx lb="445" cb="5" le="445" ce="54" pvirg="true">
<xop lb="445" cb="12" le="445" ce="54" kind="|">
<n32 lb="445" cb="12" le="445" ce="32">
<xop lb="445" cb="12" le="445" ce="32" kind="|">
<n46 lb="445" cb="12" le="445" ce="28">
<exp pvirg="true"/>
<xop lb="445" cb="13" le="445" ce="27" kind="&lt;&lt;">
<ocast lb="445" cb="13" le="445" ce="18">
<bt name="int"/>
<n32 lb="445" cb="18">
<n32 lb="445" cb="18">
<drx lb="445" cb="18" kind="lvalue" nm="isSub"/>
</n32>
</n32>
</ocast>
<n45 lb="445" cb="27">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="445" cb="32">
<n32 lb="445" cb="32">
<drx lb="445" cb="32" kind="lvalue" nm="Offset"/>
</n32>
</n32>
</xop>
</n32>
<n46 lb="445" cb="41" le="445" ce="54">
<exp pvirg="true"/>
<xop lb="445" cb="42" le="445" ce="53" kind="&lt;&lt;">
<n32 lb="445" cb="42">
<drx lb="445" cb="42" kind="lvalue" nm="IdxMode"/>
</n32>
<n45 lb="445" cb="53">
<flit/>
</n45>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getAM3Offset" id="b05dfe46557589dafe8022bb703edb23_e0a9ce73caf6f6123663a176f2307807" file="3" linestart="447" lineend="449" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned char">
<bt name="unsigned char"/>
</fpt>
<p name="AM3Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="447" cb="61" le="449" ce="3">
<rx lb="448" cb="5" le="448" ce="21" pvirg="true">
<n32 lb="448" cb="12" le="448" ce="21">
<xop lb="448" cb="12" le="448" ce="21" kind="&amp;">
<n32 lb="448" cb="12">
<drx lb="448" cb="12" kind="lvalue" nm="AM3Opc"/>
</n32>
<n32 lb="448" cb="21">
<n45 lb="448" cb="21">
<flit/>
</n45>
</n32>
</xop>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getAM3Op" id="b05dfe46557589dafe8022bb703edb23_ee83ef5585192d325210abe1309f4d5a" file="3" linestart="450" lineend="452" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="llvm::ARM_AM::AddrOpc">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_52e24b5f4eb76db5e40f87512ad91636"/>
</et>
</fpt>
<p name="AM3Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="450" cb="51" le="452" ce="3">
<rx lb="451" cb="5" le="451" ce="40" pvirg="true">
<co lb="451" cb="12" le="451" ce="40">
<exp pvirg="true"/>
<n32 lb="451" cb="12" le="451" ce="30">
<n46 lb="451" cb="12" le="451" ce="30">
<exp pvirg="true"/>
<xop lb="451" cb="13" le="451" ce="29" kind="&amp;">
<n46 lb="451" cb="13" le="451" ce="25">
<exp pvirg="true"/>
<xop lb="451" cb="14" le="451" ce="24" kind="&gt;&gt;">
<n32 lb="451" cb="14">
<drx lb="451" cb="14" kind="lvalue" nm="AM3Opc"/>
</n32>
<n45 lb="451" cb="24">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="451" cb="29">
<n45 lb="451" cb="29">
<flit/>
</n45>
</n32>
</xop>
</n46>
</n32>
<drx lb="451" cb="34" id="b05dfe46557589dafe8022bb703edb23_9d107af395c17b31c6b4c7646e2a263c" nm="sub"/>
<drx lb="451" cb="40" id="b05dfe46557589dafe8022bb703edb23_09b395488ae771514f51308e04c327b1" nm="add"/>
</co>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getAM3IdxMode" id="b05dfe46557589dafe8022bb703edb23_4283867d26175bd75af293226a12e527" file="3" linestart="453" lineend="455" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="AM3Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="453" cb="57" le="455" ce="3">
<rx lb="454" cb="5" le="454" ce="24" pvirg="true">
<n46 lb="454" cb="12" le="454" ce="24">
<exp pvirg="true"/>
<xop lb="454" cb="13" le="454" ce="23" kind="&gt;&gt;">
<n32 lb="454" cb="13">
<drx lb="454" cb="13" kind="lvalue" nm="AM3Opc"/>
</n32>
<n45 lb="454" cb="23">
<flit/>
</n45>
</xop>
</n46>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getAM4SubMode" id="b05dfe46557589dafe8022bb703edb23_1cd1b2ad0177584b6254f7b75d22a497" file="3" linestart="472" lineend="474" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="llvm::ARM_AM::AMSubMode">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_3038dd7f2d12df3170707370e1aae546"/>
</et>
</fpt>
<p name="Mode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="472" cb="56" le="474" ce="3">
<rx lb="473" cb="5" le="473" ce="34" pvirg="true">
<ocast lb="473" cb="12" le="473" ce="34">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_3038dd7f2d12df3170707370e1aae546"/>
</et>
<n46 lb="473" cb="23" le="473" ce="34">
<exp pvirg="true"/>
<xop lb="473" cb="24" le="473" ce="31" kind="&amp;">
<n32 lb="473" cb="24">
<drx lb="473" cb="24" kind="lvalue" nm="Mode"/>
</n32>
<n32 lb="473" cb="31">
<n45 lb="473" cb="31">
<flit/>
</n45>
</n32>
</xop>
</n46>
</ocast>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getAM4ModeImm" id="b05dfe46557589dafe8022bb703edb23_a7de9465919fd2c9a743d97be766c338" file="3" linestart="476" lineend="478" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="SubMode" proto="llvm::ARM_AM::AMSubMode" isLiteral="true" access2="none">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_3038dd7f2d12df3170707370e1aae546"/>
</et>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="476" cb="59" le="478" ce="3">
<rx lb="477" cb="5" le="477" ce="17" pvirg="true">
<n32 lb="477" cb="12" le="477" ce="17">
<ocast lb="477" cb="12" le="477" ce="17">
<bt name="int"/>
<n32 lb="477" cb="17">
<n32 lb="477" cb="17">
<drx lb="477" cb="17" kind="lvalue" nm="SubMode"/>
</n32>
</n32>
</ocast>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getAM5Opc" id="b05dfe46557589dafe8022bb703edb23_f13f836e527bbcf859fa7e4c65d3a985" file="3" linestart="492" lineend="495" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="llvm::ARM_AM::AddrOpc" isLiteral="true" access2="none">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_52e24b5f4eb76db5e40f87512ad91636"/>
</et>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="unsigned char" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned char"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="492" cb="71" le="495" ce="3">
<dst lb="493" cb="5" le="493" ce="28">
<exp pvirg="true"/>
<Var nm="isSub" value="true">
<bt name="bool"/>
<xop lb="493" cb="18" le="493" ce="25" kind="==">
<n32 lb="493" cb="18">
<n32 lb="493" cb="18">
<drx lb="493" cb="18" kind="lvalue" nm="Opc"/>
</n32>
</n32>
<n32 lb="493" cb="25">
<drx lb="493" cb="25" id="b05dfe46557589dafe8022bb703edb23_9d107af395c17b31c6b4c7646e2a263c" nm="sub"/>
</n32>
</xop>
</Var>
</dst>
<rx lb="494" cb="5" le="494" ce="32" pvirg="true">
<n32 lb="494" cb="12" le="494" ce="32">
<xop lb="494" cb="12" le="494" ce="32" kind="|">
<n46 lb="494" cb="12" le="494" ce="28">
<exp pvirg="true"/>
<xop lb="494" cb="13" le="494" ce="27" kind="&lt;&lt;">
<ocast lb="494" cb="13" le="494" ce="18">
<bt name="int"/>
<n32 lb="494" cb="18">
<n32 lb="494" cb="18">
<drx lb="494" cb="18" kind="lvalue" nm="isSub"/>
</n32>
</n32>
</ocast>
<n45 lb="494" cb="27">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="494" cb="32">
<n32 lb="494" cb="32">
<drx lb="494" cb="32" kind="lvalue" nm="Offset"/>
</n32>
</n32>
</xop>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getAM5Offset" id="b05dfe46557589dafe8022bb703edb23_0e5c0926559b438b2c411734adc0c211" file="3" linestart="496" lineend="498" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned char">
<bt name="unsigned char"/>
</fpt>
<p name="AM5Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="496" cb="61" le="498" ce="3">
<rx lb="497" cb="5" le="497" ce="21" pvirg="true">
<n32 lb="497" cb="12" le="497" ce="21">
<xop lb="497" cb="12" le="497" ce="21" kind="&amp;">
<n32 lb="497" cb="12">
<drx lb="497" cb="12" kind="lvalue" nm="AM5Opc"/>
</n32>
<n32 lb="497" cb="21">
<n45 lb="497" cb="21">
<flit/>
</n45>
</n32>
</xop>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getAM5Op" id="b05dfe46557589dafe8022bb703edb23_b45e54f29acc2f3aeebda51ab8f8bf37" file="3" linestart="499" lineend="501" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="llvm::ARM_AM::AddrOpc">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_52e24b5f4eb76db5e40f87512ad91636"/>
</et>
</fpt>
<p name="AM5Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="499" cb="51" le="501" ce="3">
<rx lb="500" cb="5" le="500" ce="40" pvirg="true">
<co lb="500" cb="12" le="500" ce="40">
<exp pvirg="true"/>
<n32 lb="500" cb="12" le="500" ce="30">
<n46 lb="500" cb="12" le="500" ce="30">
<exp pvirg="true"/>
<xop lb="500" cb="13" le="500" ce="29" kind="&amp;">
<n46 lb="500" cb="13" le="500" ce="25">
<exp pvirg="true"/>
<xop lb="500" cb="14" le="500" ce="24" kind="&gt;&gt;">
<n32 lb="500" cb="14">
<drx lb="500" cb="14" kind="lvalue" nm="AM5Opc"/>
</n32>
<n45 lb="500" cb="24">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="500" cb="29">
<n45 lb="500" cb="29">
<flit/>
</n45>
</n32>
</xop>
</n46>
</n32>
<drx lb="500" cb="34" id="b05dfe46557589dafe8022bb703edb23_9d107af395c17b31c6b4c7646e2a263c" nm="sub"/>
<drx lb="500" cb="40" id="b05dfe46557589dafe8022bb703edb23_09b395488ae771514f51308e04c327b1" nm="add"/>
</co>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="createNEONModImm" id="b05dfe46557589dafe8022bb703edb23_14ad6d8721743bc79e7a2802508708f2" file="3" linestart="528" lineend="530" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="OpCmode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Val" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="528" cb="75" le="530" ce="3">
<rx lb="529" cb="5" le="529" ce="29" pvirg="true">
<xop lb="529" cb="12" le="529" ce="29" kind="|">
<n46 lb="529" cb="12" le="529" ce="25">
<exp pvirg="true"/>
<xop lb="529" cb="13" le="529" ce="24" kind="&lt;&lt;">
<n32 lb="529" cb="13">
<drx lb="529" cb="13" kind="lvalue" nm="OpCmode"/>
</n32>
<n45 lb="529" cb="24">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="529" cb="29">
<drx lb="529" cb="29" kind="lvalue" nm="Val"/>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getNEONModImmOpCmode" id="b05dfe46557589dafe8022bb703edb23_e62d109b913c493ccec09e150ee57bcd" file="3" linestart="531" lineend="533" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ModImm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="531" cb="64" le="533" ce="3">
<rx lb="532" cb="5" le="532" ce="28" pvirg="true">
<xop lb="532" cb="12" le="532" ce="28" kind="&amp;">
<n46 lb="532" cb="12" le="532" ce="24">
<exp pvirg="true"/>
<xop lb="532" cb="13" le="532" ce="23" kind="&gt;&gt;">
<n32 lb="532" cb="13">
<drx lb="532" cb="13" kind="lvalue" nm="ModImm"/>
</n32>
<n45 lb="532" cb="23">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="532" cb="28">
<n45 lb="532" cb="28">
<flit/>
</n45>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getNEONModImmVal" id="b05dfe46557589dafe8022bb703edb23_8ad8ab3c36c26169c248ae223b3fa244" file="3" linestart="534" lineend="536" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ModImm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="534" cb="60" le="536" ce="3">
<rx lb="535" cb="5" le="535" ce="21" pvirg="true">
<xop lb="535" cb="12" le="535" ce="21" kind="&amp;">
<n32 lb="535" cb="12">
<drx lb="535" cb="12" kind="lvalue" nm="ModImm"/>
</n32>
<n32 lb="535" cb="21">
<n45 lb="535" cb="21">
<flit/>
</n45>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="decodeNEONModImm" id="b05dfe46557589dafe8022bb703edb23_83c966e119c4cb83bf522e3b69e70c3a" file="3" linestart="541" lineend="576" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="ModImm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="EltBits" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="541" cb="79" le="576" ce="3">
<dst lb="542" cb="5" le="542" ce="52">
<exp pvirg="true"/>
<Var nm="OpCmode" value="true">
<bt name="unsigned int"/>
<ce lb="542" cb="24" le="542" ce="51" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_e62d109b913c493ccec09e150ee57bcd">
<exp pvirg="true"/>
<n32 lb="542" cb="24">
<drx lb="542" cb="24" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_e62d109b913c493ccec09e150ee57bcd" nm="getNEONModImmOpCmode"/>
</n32>
<n32 lb="542" cb="45">
<drx lb="542" cb="45" kind="lvalue" nm="ModImm"/>
</n32>
</ce>
</Var>
</dst>
<dst lb="543" cb="5" le="543" ce="45">
<exp pvirg="true"/>
<Var nm="Imm8" value="true">
<bt name="unsigned int"/>
<ce lb="543" cb="21" le="543" ce="44" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_8ad8ab3c36c26169c248ae223b3fa244">
<exp pvirg="true"/>
<n32 lb="543" cb="21">
<drx lb="543" cb="21" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_8ad8ab3c36c26169c248ae223b3fa244" nm="getNEONModImmVal"/>
</n32>
<n32 lb="543" cb="38">
<drx lb="543" cb="38" kind="lvalue" nm="ModImm"/>
</n32>
</ce>
</Var>
</dst>
<dst lb="544" cb="5" le="544" ce="21">
<exp pvirg="true"/>
<Var nm="Val" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="544" cb="20">
<n45 lb="544" cb="20">
<flit/>
</n45>
</n32>
</Var>
</dst>
<if lb="546" cb="5" le="574" ce="5" else="true" elselb="550" elsecb="12">
<xop lb="546" cb="9" le="546" ce="20" kind="==">
<n32 lb="546" cb="9">
<drx lb="546" cb="9" kind="lvalue" nm="OpCmode"/>
</n32>
<n32 lb="546" cb="20">
<n45 lb="546" cb="20">
<flit/>
</n45>
</n32>
</xop>
<u lb="546" cb="25" le="550" ce="5">
<xop lb="548" cb="7" le="548" ce="13" kind="=">
<drx lb="548" cb="7" kind="lvalue" nm="Val"/>
<n32 lb="548" cb="13">
<n32 lb="548" cb="13">
<drx lb="548" cb="13" kind="lvalue" nm="Imm8"/>
</n32>
</n32>
</xop>
<xop lb="549" cb="7" le="549" ce="17" kind="=">
<drx lb="549" cb="7" kind="lvalue" nm="EltBits"/>
<n32 lb="549" cb="17">
<n45 lb="549" cb="17">
<flit/>
</n45>
</n32>
</xop>
</u>
<if lb="550" cb="12" le="574" ce="5" else="true" elselb="555" elsecb="12">
<xop lb="550" cb="16" le="550" ce="35" kind="==">
<n46 lb="550" cb="16" le="550" ce="30">
<exp pvirg="true"/>
<xop lb="550" cb="17" le="550" ce="27" kind="&amp;">
<n32 lb="550" cb="17">
<drx lb="550" cb="17" kind="lvalue" nm="OpCmode"/>
</n32>
<n32 lb="550" cb="27">
<n45 lb="550" cb="27">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="550" cb="35">
<n45 lb="550" cb="35"/>
</n32>
</xop>
<u lb="550" cb="40" le="555" ce="5">
<dst lb="552" cb="7" le="552" ce="46">
<exp pvirg="true"/>
<Var nm="ByteNum" value="true">
<bt name="unsigned int"/>
<xop lb="552" cb="26" le="552" ce="45" kind="&gt;&gt;">
<n46 lb="552" cb="26" le="552" ce="40">
<exp pvirg="true"/>
<xop lb="552" cb="27" le="552" ce="37" kind="&amp;">
<n32 lb="552" cb="27">
<drx lb="552" cb="27" kind="lvalue" nm="OpCmode"/>
</n32>
<n32 lb="552" cb="37">
<n45 lb="552" cb="37">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="552" cb="45">
<flit/>
</n45>
</xop>
</Var>
</dst>
<xop lb="553" cb="7" le="553" ce="33" kind="=">
<drx lb="553" cb="7" kind="lvalue" nm="Val"/>
<n32 lb="553" cb="13" le="553" ce="33">
<xop lb="553" cb="13" le="553" ce="33" kind="&lt;&lt;">
<n32 lb="553" cb="13">
<drx lb="553" cb="13" kind="lvalue" nm="Imm8"/>
</n32>
<n46 lb="553" cb="21" le="553" ce="33">
<exp pvirg="true"/>
<xop lb="553" cb="22" le="553" ce="26" kind="*">
<n32 lb="553" cb="22">
<n45 lb="553" cb="22"/>
</n32>
<n32 lb="553" cb="26">
<drx lb="553" cb="26" kind="lvalue" nm="ByteNum"/>
</n32>
</xop>
</n46>
</xop>
</n32>
</xop>
<xop lb="554" cb="7" le="554" ce="17" kind="=">
<drx lb="554" cb="7" kind="lvalue" nm="EltBits"/>
<n32 lb="554" cb="17">
<n45 lb="554" cb="17">
<flit/>
</n45>
</n32>
</xop>
</u>
<if lb="555" cb="12" le="574" ce="5" else="true" elselb="560" elsecb="12">
<xop lb="555" cb="16" le="555" ce="35" kind="==">
<n46 lb="555" cb="16" le="555" ce="30">
<exp pvirg="true"/>
<xop lb="555" cb="17" le="555" ce="27" kind="&amp;">
<n32 lb="555" cb="17">
<drx lb="555" cb="17" kind="lvalue" nm="OpCmode"/>
</n32>
<n32 lb="555" cb="27">
<n45 lb="555" cb="27"/>
</n32>
</xop>
</n46>
<n32 lb="555" cb="35">
<n45 lb="555" cb="35"/>
</n32>
</xop>
<u lb="555" cb="38" le="560" ce="5">
<dst lb="557" cb="7" le="557" ce="46">
<exp pvirg="true"/>
<Var nm="ByteNum" value="true">
<bt name="unsigned int"/>
<xop lb="557" cb="26" le="557" ce="45" kind="&gt;&gt;">
<n46 lb="557" cb="26" le="557" ce="40">
<exp pvirg="true"/>
<xop lb="557" cb="27" le="557" ce="37" kind="&amp;">
<n32 lb="557" cb="27">
<drx lb="557" cb="27" kind="lvalue" nm="OpCmode"/>
</n32>
<n32 lb="557" cb="37">
<n45 lb="557" cb="37"/>
</n32>
</xop>
</n46>
<n45 lb="557" cb="45"/>
</xop>
</Var>
</dst>
<xop lb="558" cb="7" le="558" ce="33" kind="=">
<drx lb="558" cb="7" kind="lvalue" nm="Val"/>
<n32 lb="558" cb="13" le="558" ce="33">
<xop lb="558" cb="13" le="558" ce="33" kind="&lt;&lt;">
<n32 lb="558" cb="13">
<drx lb="558" cb="13" kind="lvalue" nm="Imm8"/>
</n32>
<n46 lb="558" cb="21" le="558" ce="33">
<exp pvirg="true"/>
<xop lb="558" cb="22" le="558" ce="26" kind="*">
<n32 lb="558" cb="22">
<n45 lb="558" cb="22"/>
</n32>
<n32 lb="558" cb="26">
<drx lb="558" cb="26" kind="lvalue" nm="ByteNum"/>
</n32>
</xop>
</n46>
</xop>
</n32>
</xop>
<xop lb="559" cb="7" le="559" ce="17" kind="=">
<drx lb="559" cb="7" kind="lvalue" nm="EltBits"/>
<n32 lb="559" cb="17">
<n45 lb="559" cb="17">
<flit/>
</n45>
</n32>
</xop>
</u>
<if lb="560" cb="12" le="574" ce="5" else="true" elselb="565" elsecb="12">
<xop lb="560" cb="16" le="560" ce="35" kind="==">
<n46 lb="560" cb="16" le="560" ce="30">
<exp pvirg="true"/>
<xop lb="560" cb="17" le="560" ce="27" kind="&amp;">
<n32 lb="560" cb="17">
<drx lb="560" cb="17" kind="lvalue" nm="OpCmode"/>
</n32>
<n32 lb="560" cb="27">
<n45 lb="560" cb="27"/>
</n32>
</xop>
</n46>
<n32 lb="560" cb="35">
<n45 lb="560" cb="35"/>
</n32>
</xop>
<u lb="560" cb="40" le="565" ce="5">
<dst lb="562" cb="7" le="562" ce="45">
<exp pvirg="true"/>
<Var nm="ByteNum" value="true">
<bt name="unsigned int"/>
<xop lb="562" cb="26" le="562" ce="44" kind="+">
<n32 lb="562" cb="26">
<n45 lb="562" cb="26"/>
</n32>
<n46 lb="562" cb="30" le="562" ce="44">
<exp pvirg="true"/>
<xop lb="562" cb="31" le="562" ce="41" kind="&amp;">
<n32 lb="562" cb="31">
<drx lb="562" cb="31" kind="lvalue" nm="OpCmode"/>
</n32>
<n32 lb="562" cb="41">
<n45 lb="562" cb="41"/>
</n32>
</xop>
</n46>
</xop>
</Var>
</dst>
<xop lb="563" cb="7" le="563" ce="69" kind="=">
<drx lb="563" cb="7" kind="lvalue" nm="Val"/>
<n32 lb="563" cb="13" le="563" ce="69">
<xop lb="563" cb="13" le="563" ce="69" kind="|">
<n46 lb="563" cb="13" le="563" ce="35">
<exp pvirg="true"/>
<xop lb="563" cb="14" le="563" ce="34" kind="&lt;&lt;">
<n32 lb="563" cb="14">
<drx lb="563" cb="14" kind="lvalue" nm="Imm8"/>
</n32>
<n46 lb="563" cb="22" le="563" ce="34">
<exp pvirg="true"/>
<xop lb="563" cb="23" le="563" ce="27" kind="*">
<n32 lb="563" cb="23">
<n45 lb="563" cb="23"/>
</n32>
<n32 lb="563" cb="27">
<drx lb="563" cb="27" kind="lvalue" nm="ByteNum"/>
</n32>
</xop>
</n46>
</xop>
</n46>
<n32 lb="563" cb="39" le="563" ce="69">
<n46 lb="563" cb="39" le="563" ce="69">
<exp pvirg="true"/>
<xop lb="563" cb="40" le="563" ce="68" kind="&gt;&gt;">
<n45 lb="563" cb="40">
<flit/>
</n45>
<n46 lb="563" cb="50" le="563" ce="68">
<exp pvirg="true"/>
<xop lb="563" cb="51" le="563" ce="67" kind="*">
<n32 lb="563" cb="51">
<n45 lb="563" cb="51"/>
</n32>
<n46 lb="563" cb="55" le="563" ce="67">
<exp pvirg="true"/>
<xop lb="563" cb="56" le="563" ce="60" kind="-">
<n32 lb="563" cb="56">
<n45 lb="563" cb="56">
<flit/>
</n45>
</n32>
<n32 lb="563" cb="60">
<drx lb="563" cb="60" kind="lvalue" nm="ByteNum"/>
</n32>
</xop>
</n46>
</xop>
</n46>
</xop>
</n46>
</n32>
</xop>
</n32>
</xop>
<xop lb="564" cb="7" le="564" ce="17" kind="=">
<drx lb="564" cb="7" kind="lvalue" nm="EltBits"/>
<n32 lb="564" cb="17">
<n45 lb="564" cb="17"/>
</n32>
</xop>
</u>
<if lb="565" cb="12" le="574" ce="5" else="true" elselb="572" elsecb="12">
<xop lb="565" cb="16" le="565" ce="27" kind="==">
<n32 lb="565" cb="16">
<drx lb="565" cb="16" kind="lvalue" nm="OpCmode"/>
</n32>
<n32 lb="565" cb="27">
<n45 lb="565" cb="27">
<flit/>
</n45>
</n32>
</xop>
<u lb="565" cb="33" le="572" ce="5">
<fx lb="567" cb="7" le="570" ce="7">
<dst lb="567" cb="12" le="567" ce="32">
<exp pvirg="true"/>
<Var nm="ByteNum" value="true">
<bt name="unsigned int"/>
<n32 lb="567" cb="31">
<n45 lb="567" cb="31"/>
</n32>
</Var>
</dst>
<xop lb="567" cb="34" le="567" ce="44" kind="&lt;">
<n32 lb="567" cb="34">
<drx lb="567" cb="34" kind="lvalue" nm="ByteNum"/>
</n32>
<n32 lb="567" cb="44">
<n45 lb="567" cb="44"/>
</n32>
</xop>
<uo lb="567" cb="47" le="567" ce="49" kind="++">
<drx lb="567" cb="49" kind="lvalue" nm="ByteNum"/>
</uo>
<u lb="567" cb="58" le="570" ce="7">
<if lb="568" cb="9" le="569" ce="48">
<n32 lb="568" cb="13" le="568" ce="35">
<xop lb="568" cb="13" le="568" ce="35" kind="&amp;">
<n46 lb="568" cb="13" le="568" ce="31">
<exp pvirg="true"/>
<xop lb="568" cb="14" le="568" ce="24" kind="&gt;&gt;">
<n32 lb="568" cb="14">
<drx lb="568" cb="14" kind="lvalue" nm="ModImm"/>
</n32>
<n32 lb="568" cb="24">
<drx lb="568" cb="24" kind="lvalue" nm="ByteNum"/>
</n32>
</xop>
</n46>
<n32 lb="568" cb="35">
<n45 lb="568" cb="35"/>
</n32>
</xop>
</n32>
<cao lb="569" cb="11" le="569" ce="48" kind="|=">
<drx lb="569" cb="11" kind="lvalue" nm="Val"/>
<xop lb="569" cb="18" le="569" ce="48" kind="&lt;&lt;">
<ocast lb="569" cb="18" le="569" ce="28">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="569" cb="28">
<n45 lb="569" cb="28">
<flit/>
</n45>
</n32>
</ocast>
<n46 lb="569" cb="36" le="569" ce="48">
<exp pvirg="true"/>
<xop lb="569" cb="37" le="569" ce="41" kind="*">
<n32 lb="569" cb="37">
<n45 lb="569" cb="37"/>
</n32>
<n32 lb="569" cb="41">
<drx lb="569" cb="41" kind="lvalue" nm="ByteNum"/>
</n32>
</xop>
</n46>
</xop>
</cao>
</if>
</u>
</fx>
<xop lb="571" cb="7" le="571" ce="17" kind="=">
<drx lb="571" cb="7" kind="lvalue" nm="EltBits"/>
<n32 lb="571" cb="17">
<n45 lb="571" cb="17">
<flit/>
</n45>
</n32>
</xop>
</u>
<u lb="572" cb="12" le="574" ce="5">
<ce lb="573" cb="7" le="573" ce="7" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="573" cb="7" le="573" ce="7">
<drx lb="573" cb="7" le="573" ce="7" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="573" cb="7">
<n52 lb="573" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="573" cb="7">
<n52 lb="573" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="573" cb="7">
<n45 lb="573" cb="7">
<flit/>
</n45>
</n32>
</ce>
</u>
</if>
</if>
</if>
</if>
</if>
<rx lb="575" cb="5" le="575" ce="12" pvirg="true">
<n32 lb="575" cb="12">
<drx lb="575" cb="12" kind="lvalue" nm="Val"/>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getLoadStoreMultipleSubMode" id="b05dfe46557589dafe8022bb703edb23_53769a919b31d0d3ce19976158e5ffb2" file="3" linestart="578" lineend="578" access="none">
<fpt proto="llvm::ARM_AM::AMSubMode">
<et>
<e id="b05dfe46557589dafe8022bb703edb23_3038dd7f2d12df3170707370e1aae546"/>
</et>
</fpt>
<p name="Opcode" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm.ARM_AM" name="getFPImmFloat" id="b05dfe46557589dafe8022bb703edb23_f42d5bd29496125a4bc22e58a6b044f2" file="3" linestart="583" lineend="606" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="float">
<bt name="float"/>
</fpt>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="583" cb="51" le="606" ce="3">
<dst lb="585" cb="5" le="588" ce="14">
<exp pvirg="true"/>
<Var nm=""/>
<Var nm="FPUnion" value="true" virg="true">
<ety>
<rt>
<cr id="b05dfe46557589dafe8022bb703edb23_fec1f626095e55f9af0da609f3a7ec1f"/>
</rt>
</ety>
<n10 lb="588" cb="7">
<typeptr id="b05dfe46557589dafe8022bb703edb23_c852e30d90ddba74d33c109132ed2028"/>
<temp/>
</n10>
</Var>
</dst>
<dst lb="590" cb="5" le="590" ce="36">
<exp pvirg="true"/>
<Var nm="Sign" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="590" cb="20" le="590" ce="33">
<xop lb="590" cb="20" le="590" ce="33" kind="&amp;">
<n46 lb="590" cb="20" le="590" ce="29">
<exp pvirg="true"/>
<xop lb="590" cb="21" le="590" ce="28" kind="&gt;&gt;">
<n32 lb="590" cb="21">
<drx lb="590" cb="21" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="590" cb="28">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="590" cb="33">
<n45 lb="590" cb="33">
<flit/>
</n45>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="591" cb="5" le="591" ce="35">
<exp pvirg="true"/>
<Var nm="Exp" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="591" cb="19" le="591" ce="32">
<xop lb="591" cb="19" le="591" ce="32" kind="&amp;">
<n46 lb="591" cb="19" le="591" ce="28">
<exp pvirg="true"/>
<xop lb="591" cb="20" le="591" ce="27" kind="&gt;&gt;">
<n32 lb="591" cb="20">
<drx lb="591" cb="20" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="591" cb="27">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="591" cb="32">
<n45 lb="591" cb="32"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="592" cb="5" le="592" ce="33">
<exp pvirg="true"/>
<Var nm="Mantissa" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="592" cb="24" le="592" ce="30">
<xop lb="592" cb="24" le="592" ce="30" kind="&amp;">
<n32 lb="592" cb="24">
<drx lb="592" cb="24" kind="lvalue" nm="Imm"/>
</n32>
<n32 lb="592" cb="30">
<n45 lb="592" cb="30">
<flit/>
</n45>
</n32>
</xop>
</n32>
</Var>
</dst>
<xop lb="599" cb="5" le="599" ce="17" kind="=">
<mex lb="599" cb="5" le="599" ce="13" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_921e0afe30a119ef5718be7ef557391e" nm="I" point="1">
<drx lb="599" cb="5" kind="lvalue" nm="FPUnion"/>
</mex>
<n32 lb="599" cb="17">
<n45 lb="599" cb="17">
<flit/>
</n45>
</n32>
</xop>
<cao lb="600" cb="5" le="600" ce="26" kind="|=">
<mex lb="600" cb="5" le="600" ce="13" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_921e0afe30a119ef5718be7ef557391e" nm="I" point="1">
<drx lb="600" cb="5" kind="lvalue" nm="FPUnion"/>
</mex>
<n32 lb="600" cb="18" le="600" ce="26">
<xop lb="600" cb="18" le="600" ce="26" kind="&lt;&lt;">
<n32 lb="600" cb="18">
<n32 lb="600" cb="18">
<drx lb="600" cb="18" kind="lvalue" nm="Sign"/>
</n32>
</n32>
<n45 lb="600" cb="26">
<flit/>
</n45>
</xop>
</n32>
</cao>
<cao lb="601" cb="5" le="601" ce="48" kind="|=">
<mex lb="601" cb="5" le="601" ce="13" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_921e0afe30a119ef5718be7ef557391e" nm="I" point="1">
<drx lb="601" cb="5" kind="lvalue" nm="FPUnion"/>
</mex>
<n32 lb="601" cb="18" le="601" ce="48">
<xop lb="601" cb="18" le="601" ce="48" kind="&lt;&lt;">
<n46 lb="601" cb="18" le="601" ce="43">
<exp pvirg="true"/>
<co lb="601" cb="19" le="601" ce="42">
<exp pvirg="true"/>
<xop lb="601" cb="19" le="601" ce="34" kind="!=">
<n46 lb="601" cb="19" le="601" ce="29">
<exp pvirg="true"/>
<xop lb="601" cb="20" le="601" ce="26" kind="&amp;">
<n32 lb="601" cb="20">
<n32 lb="601" cb="20">
<drx lb="601" cb="20" kind="lvalue" nm="Exp"/>
</n32>
</n32>
<n45 lb="601" cb="26"/>
</xop>
</n46>
<n45 lb="601" cb="34"/>
</xop>
<n45 lb="601" cb="38"/>
<n45 lb="601" cb="42"/>
</co>
</n46>
<n45 lb="601" cb="48">
<flit/>
</n45>
</xop>
</n32>
</cao>
<cao lb="602" cb="5" le="602" ce="51" kind="|=">
<mex lb="602" cb="5" le="602" ce="13" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_921e0afe30a119ef5718be7ef557391e" nm="I" point="1">
<drx lb="602" cb="5" kind="lvalue" nm="FPUnion"/>
</mex>
<n32 lb="602" cb="18" le="602" ce="51">
<xop lb="602" cb="18" le="602" ce="51" kind="&lt;&lt;">
<n46 lb="602" cb="18" le="602" ce="46">
<exp pvirg="true"/>
<co lb="602" cb="19" le="602" ce="45">
<exp pvirg="true"/>
<xop lb="602" cb="19" le="602" ce="34" kind="!=">
<n46 lb="602" cb="19" le="602" ce="29">
<exp pvirg="true"/>
<xop lb="602" cb="20" le="602" ce="26" kind="&amp;">
<n32 lb="602" cb="20">
<n32 lb="602" cb="20">
<drx lb="602" cb="20" kind="lvalue" nm="Exp"/>
</n32>
</n32>
<n45 lb="602" cb="26"/>
</xop>
</n46>
<n45 lb="602" cb="34"/>
</xop>
<n45 lb="602" cb="38"/>
<n45 lb="602" cb="45"/>
</co>
</n46>
<n45 lb="602" cb="51">
<flit/>
</n45>
</xop>
</n32>
</cao>
<cao lb="603" cb="5" le="603" ce="33" kind="|=">
<mex lb="603" cb="5" le="603" ce="13" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_921e0afe30a119ef5718be7ef557391e" nm="I" point="1">
<drx lb="603" cb="5" kind="lvalue" nm="FPUnion"/>
</mex>
<n32 lb="603" cb="18" le="603" ce="33">
<xop lb="603" cb="18" le="603" ce="33" kind="&lt;&lt;">
<n46 lb="603" cb="18" le="603" ce="28">
<exp pvirg="true"/>
<xop lb="603" cb="19" le="603" ce="25" kind="&amp;">
<n32 lb="603" cb="19">
<n32 lb="603" cb="19">
<drx lb="603" cb="19" kind="lvalue" nm="Exp"/>
</n32>
</n32>
<n45 lb="603" cb="25">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="603" cb="33">
<flit/>
</n45>
</xop>
</n32>
</cao>
<cao lb="604" cb="5" le="604" ce="30" kind="|=">
<mex lb="604" cb="5" le="604" ce="13" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_921e0afe30a119ef5718be7ef557391e" nm="I" point="1">
<drx lb="604" cb="5" kind="lvalue" nm="FPUnion"/>
</mex>
<n32 lb="604" cb="18" le="604" ce="30">
<xop lb="604" cb="18" le="604" ce="30" kind="&lt;&lt;">
<n32 lb="604" cb="18">
<n32 lb="604" cb="18">
<drx lb="604" cb="18" kind="lvalue" nm="Mantissa"/>
</n32>
</n32>
<n45 lb="604" cb="30">
<flit/>
</n45>
</xop>
</n32>
</cao>
<rx lb="605" cb="5" le="605" ce="20" pvirg="true">
<n32 lb="605" cb="12" le="605" ce="20">
<mex lb="605" cb="12" le="605" ce="20" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_450e7dc4641f6b067d973675f6dc0915" nm="F" point="1">
<drx lb="605" cb="12" kind="lvalue" nm="FPUnion"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getFP32Imm" id="b05dfe46557589dafe8022bb703edb23_e23d6aac0a5a2358fe5acb220f195da8" file="3" linestart="611" lineend="630" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Imm" proto="const llvm::APInt &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e95951b9be40a3c73dafff57072950c0_9b5474fd4dcde1d2e4d95b1444066f9c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="611" cb="50" le="630" ce="3">
<dst lb="612" cb="5" le="612" ce="52">
<exp pvirg="true"/>
<Var nm="Sign" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n37 lb="612" cb="21" le="612" ce="51">
<n32 lb="612" cb="21" le="612" ce="51">
<xop lb="612" cb="21" le="612" ce="51" kind="&amp;">
<mce lb="612" cb="21" le="612" ce="47" nbparm="0" id="e95951b9be40a3c73dafff57072950c0_9a08c48b2ff377018f52c79433297ba8">
<exp pvirg="true"/>
<mex lb="612" cb="21" le="612" ce="34" id="e95951b9be40a3c73dafff57072950c0_9a08c48b2ff377018f52c79433297ba8" nm="getZExtValue" point="1">
<n32 lb="612" cb="21" le="612" ce="32">
<n8 lb="612" cb="21" le="612" ce="32" >
<temp/>
<mce lb="612" cb="21" le="612" ce="32" nbparm="1" id="e95951b9be40a3c73dafff57072950c0_8945e4767f3dec23560b3fc7718643aa">
<exp pvirg="true"/>
<mex lb="612" cb="21" le="612" ce="25" id="e95951b9be40a3c73dafff57072950c0_8945e4767f3dec23560b3fc7718643aa" nm="lshr" point="1">
<drx lb="612" cb="21" kind="lvalue" nm="Imm"/>
</mex>
<n32 lb="612" cb="30">
<n45 lb="612" cb="30">
<flit/>
</n45>
</n32>
</mce>
</n8>
</n32>
</mex>
</mce>
<n32 lb="612" cb="51">
<n45 lb="612" cb="51">
<flit/>
</n45>
</n32>
</xop>
</n32>
</n37>
</Var>
</dst>
<dst lb="613" cb="5" le="613" ce="61">
<exp pvirg="true"/>
<Var nm="Exp" value="true">
<Tdef>
<bt name="int"/>
</Tdef>
<n37 lb="613" cb="19" le="613" ce="58">
<n32 lb="613" cb="19" le="613" ce="58">
<xop lb="613" cb="19" le="613" ce="58" kind="-">
<n46 lb="613" cb="19" le="613" ce="54">
<exp pvirg="true"/>
<xop lb="613" cb="20" le="613" ce="50" kind="&amp;">
<mce lb="613" cb="20" le="613" ce="46" nbparm="0" id="e95951b9be40a3c73dafff57072950c0_d200635ee308672a9f6cb04b59c28553">
<exp pvirg="true"/>
<mex lb="613" cb="20" le="613" ce="33" id="e95951b9be40a3c73dafff57072950c0_d200635ee308672a9f6cb04b59c28553" nm="getSExtValue" point="1">
<n32 lb="613" cb="20" le="613" ce="31">
<n8 lb="613" cb="20" le="613" ce="31" >
<temp/>
<mce lb="613" cb="20" le="613" ce="31" nbparm="1" id="e95951b9be40a3c73dafff57072950c0_8945e4767f3dec23560b3fc7718643aa">
<exp pvirg="true"/>
<mex lb="613" cb="20" le="613" ce="24" id="e95951b9be40a3c73dafff57072950c0_8945e4767f3dec23560b3fc7718643aa" nm="lshr" point="1">
<drx lb="613" cb="20" kind="lvalue" nm="Imm"/>
</mex>
<n32 lb="613" cb="29">
<n45 lb="613" cb="29">
<flit/>
</n45>
</n32>
</mce>
</n8>
</n32>
</mex>
</mce>
<n32 lb="613" cb="50">
<n45 lb="613" cb="50">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="613" cb="58">
<n45 lb="613" cb="58">
<flit/>
</n45>
</n32>
</xop>
</n32>
</n37>
</Var>
</dst>
<dst lb="614" cb="5" le="614" ce="53">
<exp pvirg="true"/>
<Var nm="Mantissa" value="true">
<Tdef>
<bt name="long long"/>
</Tdef>
<n32 lb="614" cb="24" le="614" ce="45">
<xop lb="614" cb="24" le="614" ce="45" kind="&amp;">
<mce lb="614" cb="24" le="614" ce="41" nbparm="0" id="e95951b9be40a3c73dafff57072950c0_9a08c48b2ff377018f52c79433297ba8">
<exp pvirg="true"/>
<mex lb="614" cb="24" le="614" ce="28" id="e95951b9be40a3c73dafff57072950c0_9a08c48b2ff377018f52c79433297ba8" nm="getZExtValue" point="1">
<drx lb="614" cb="24" kind="lvalue" nm="Imm"/>
</mex>
</mce>
<n32 lb="614" cb="45">
<n45 lb="614" cb="45">
<flit/>
</n45>
</n32>
</xop>
</n32>
</Var>
</dst>
<if lb="618" cb="5" le="619" ce="15">
<n32 lb="618" cb="9" le="618" ce="20">
<xop lb="618" cb="9" le="618" ce="20" kind="&amp;">
<n32 lb="618" cb="9">
<drx lb="618" cb="9" kind="lvalue" nm="Mantissa"/>
</n32>
<n32 lb="618" cb="20">
<n45 lb="618" cb="20">
<flit/>
</n45>
</n32>
</xop>
</n32>
<rx lb="619" cb="7" le="619" ce="15" pvirg="true">
<uo lb="619" cb="14" le="619" ce="15" kind="-">
<n45 lb="619" cb="15"/>
</uo>
</rx>
</if>
<cao lb="620" cb="5" le="620" ce="18" kind="&gt;&gt;=">
<drx lb="620" cb="5" kind="lvalue" nm="Mantissa"/>
<n45 lb="620" cb="18">
<flit/>
</n45>
</cao>
<if lb="621" cb="5" le="622" ce="15">
<xop lb="621" cb="9" le="621" ce="29" kind="!=">
<n46 lb="621" cb="9" le="621" ce="24">
<exp pvirg="true"/>
<xop lb="621" cb="10" le="621" ce="21" kind="&amp;">
<n32 lb="621" cb="10">
<drx lb="621" cb="10" kind="lvalue" nm="Mantissa"/>
</n32>
<n32 lb="621" cb="21">
<n45 lb="621" cb="21">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="621" cb="29">
<drx lb="621" cb="29" kind="lvalue" nm="Mantissa"/>
</n32>
</xop>
<rx lb="622" cb="7" le="622" ce="15" pvirg="true">
<uo lb="622" cb="14" le="622" ce="15" kind="-">
<n45 lb="622" cb="15"/>
</uo>
</rx>
</if>
<if lb="625" cb="5" le="626" ce="15">
<xop lb="625" cb="9" le="625" ce="27" kind="||">
<xop lb="625" cb="9" le="625" ce="16" kind="&lt;">
<n32 lb="625" cb="9">
<drx lb="625" cb="9" kind="lvalue" nm="Exp"/>
</n32>
<uo lb="625" cb="15" le="625" ce="16" kind="-">
<n45 lb="625" cb="16">
<flit/>
</n45>
</uo>
</xop>
<xop lb="625" cb="21" le="625" ce="27" kind="&gt;">
<n32 lb="625" cb="21">
<drx lb="625" cb="21" kind="lvalue" nm="Exp"/>
</n32>
<n45 lb="625" cb="27">
<flit/>
</n45>
</xop>
</xop>
<rx lb="626" cb="7" le="626" ce="15" pvirg="true">
<uo lb="626" cb="14" le="626" ce="15" kind="-">
<n45 lb="626" cb="15"/>
</uo>
</rx>
</if>
<xop lb="627" cb="5" le="627" ce="29" kind="=">
<drx lb="627" cb="5" kind="lvalue" nm="Exp"/>
<xop lb="627" cb="11" le="627" ce="29" kind="^">
<n46 lb="627" cb="11" le="627" ce="25">
<exp pvirg="true"/>
<xop lb="627" cb="12" le="627" ce="22" kind="&amp;">
<n46 lb="627" cb="12" le="627" ce="18">
<exp pvirg="true"/>
<xop lb="627" cb="13" le="627" ce="17" kind="+">
<n32 lb="627" cb="13">
<drx lb="627" cb="13" kind="lvalue" nm="Exp"/>
</n32>
<n45 lb="627" cb="17"/>
</xop>
</n46>
<n45 lb="627" cb="22">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="627" cb="29"/>
</xop>
</xop>
<rx lb="629" cb="5" le="629" ce="44" pvirg="true">
<n32 lb="629" cb="12" le="629" ce="44">
<xop lb="629" cb="12" le="629" ce="44" kind="|">
<n32 lb="629" cb="12" le="629" ce="40">
<xop lb="629" cb="12" le="629" ce="40" kind="|">
<n46 lb="629" cb="12" le="629" ce="27">
<exp pvirg="true"/>
<xop lb="629" cb="13" le="629" ce="26" kind="&lt;&lt;">
<ocast lb="629" cb="13" le="629" ce="18">
<bt name="int"/>
<n32 lb="629" cb="18">
<n32 lb="629" cb="18">
<drx lb="629" cb="18" kind="lvalue" nm="Sign"/>
</n32>
</n32>
</ocast>
<n45 lb="629" cb="26"/>
</xop>
</n46>
<n46 lb="629" cb="31" le="629" ce="40">
<exp pvirg="true"/>
<xop lb="629" cb="32" le="629" ce="39" kind="&lt;&lt;">
<n32 lb="629" cb="32">
<drx lb="629" cb="32" kind="lvalue" nm="Exp"/>
</n32>
<n45 lb="629" cb="39"/>
</xop>
</n46>
</xop>
</n32>
<n32 lb="629" cb="44">
<drx lb="629" cb="44" kind="lvalue" nm="Mantissa"/>
</n32>
</xop>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getFP32Imm" id="b05dfe46557589dafe8022bb703edb23_75412005b9b81595fb1fbf6a287add0e" file="3" linestart="632" lineend="634" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="FPImm" proto="const llvm::APFloat &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="0051a45499e0e6e8d80665ff0314a364_e78ac341d4148264586019a72f35d715"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="632" cb="54" le="634" ce="3">
<rx lb="633" cb="5" le="633" ce="45" pvirg="true">
<n37 lb="633" cb="12" le="633" ce="45">
<ce lb="633" cb="12" le="633" ce="45" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_e23d6aac0a5a2358fe5acb220f195da8">
<exp pvirg="true"/>
<n32 lb="633" cb="12">
<drx lb="633" cb="12" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_e23d6aac0a5a2358fe5acb220f195da8" nm="getFP32Imm"/>
</n32>
<mte lb="633" cb="23" le="633" ce="44">
<exp pvirg="true"/>
<n32 lb="633" cb="23" le="633" ce="44">
<n8 lb="633" cb="23" le="633" ce="44" >
<temp/>
<mce lb="633" cb="23" le="633" ce="44" nbparm="0" id="0051a45499e0e6e8d80665ff0314a364_1d581862bcfc12b7c3d80e61fdb730fd">
<exp pvirg="true"/>
<mex lb="633" cb="23" le="633" ce="29" id="0051a45499e0e6e8d80665ff0314a364_1d581862bcfc12b7c3d80e61fdb730fd" nm="bitcastToAPInt" point="1">
<drx lb="633" cb="23" kind="lvalue" nm="FPImm"/>
</mex>
</mce>
</n8>
</n32>
</mte>
</ce>
</n37>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getFP64Imm" id="b05dfe46557589dafe8022bb703edb23_e424c535c69b8595cfbf6363099ee8a0" file="3" linestart="639" lineend="658" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Imm" proto="const llvm::APInt &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e95951b9be40a3c73dafff57072950c0_9b5474fd4dcde1d2e4d95b1444066f9c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="639" cb="50" le="658" ce="3">
<dst lb="640" cb="5" le="640" ce="52">
<exp pvirg="true"/>
<Var nm="Sign" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n37 lb="640" cb="21" le="640" ce="51">
<xop lb="640" cb="21" le="640" ce="51" kind="&amp;">
<mce lb="640" cb="21" le="640" ce="47" nbparm="0" id="e95951b9be40a3c73dafff57072950c0_9a08c48b2ff377018f52c79433297ba8">
<exp pvirg="true"/>
<mex lb="640" cb="21" le="640" ce="34" id="e95951b9be40a3c73dafff57072950c0_9a08c48b2ff377018f52c79433297ba8" nm="getZExtValue" point="1">
<n32 lb="640" cb="21" le="640" ce="32">
<n8 lb="640" cb="21" le="640" ce="32" >
<temp/>
<mce lb="640" cb="21" le="640" ce="32" nbparm="1" id="e95951b9be40a3c73dafff57072950c0_8945e4767f3dec23560b3fc7718643aa">
<exp pvirg="true"/>
<mex lb="640" cb="21" le="640" ce="25" id="e95951b9be40a3c73dafff57072950c0_8945e4767f3dec23560b3fc7718643aa" nm="lshr" point="1">
<drx lb="640" cb="21" kind="lvalue" nm="Imm"/>
</mex>
<n32 lb="640" cb="30">
<n45 lb="640" cb="30">
<flit/>
</n45>
</n32>
</mce>
</n8>
</n32>
</mex>
</mce>
<n32 lb="640" cb="51">
<n45 lb="640" cb="51">
<flit/>
</n45>
</n32>
</xop>
</n37>
</Var>
</dst>
<dst lb="641" cb="5" le="641" ce="63">
<exp pvirg="true"/>
<Var nm="Exp" value="true">
<Tdef>
<bt name="long long"/>
</Tdef>
<n37 lb="641" cb="19" le="641" ce="59">
<xop lb="641" cb="19" le="641" ce="59" kind="-">
<n46 lb="641" cb="19" le="641" ce="55">
<exp pvirg="true"/>
<xop lb="641" cb="20" le="641" ce="50" kind="&amp;">
<mce lb="641" cb="20" le="641" ce="46" nbparm="0" id="e95951b9be40a3c73dafff57072950c0_d200635ee308672a9f6cb04b59c28553">
<exp pvirg="true"/>
<mex lb="641" cb="20" le="641" ce="33" id="e95951b9be40a3c73dafff57072950c0_d200635ee308672a9f6cb04b59c28553" nm="getSExtValue" point="1">
<n32 lb="641" cb="20" le="641" ce="31">
<n8 lb="641" cb="20" le="641" ce="31" >
<temp/>
<mce lb="641" cb="20" le="641" ce="31" nbparm="1" id="e95951b9be40a3c73dafff57072950c0_8945e4767f3dec23560b3fc7718643aa">
<exp pvirg="true"/>
<mex lb="641" cb="20" le="641" ce="24" id="e95951b9be40a3c73dafff57072950c0_8945e4767f3dec23560b3fc7718643aa" nm="lshr" point="1">
<drx lb="641" cb="20" kind="lvalue" nm="Imm"/>
</mex>
<n32 lb="641" cb="29">
<n45 lb="641" cb="29">
<flit/>
</n45>
</n32>
</mce>
</n8>
</n32>
</mex>
</mce>
<n32 lb="641" cb="50">
<n45 lb="641" cb="50">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="641" cb="59">
<n45 lb="641" cb="59">
<flit/>
</n45>
</n32>
</xop>
</n37>
</Var>
</dst>
<dst lb="642" cb="5" le="642" ce="64">
<exp pvirg="true"/>
<Var nm="Mantissa" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="642" cb="25" le="642" ce="46" kind="&amp;">
<mce lb="642" cb="25" le="642" ce="42" nbparm="0" id="e95951b9be40a3c73dafff57072950c0_9a08c48b2ff377018f52c79433297ba8">
<exp pvirg="true"/>
<mex lb="642" cb="25" le="642" ce="29" id="e95951b9be40a3c73dafff57072950c0_9a08c48b2ff377018f52c79433297ba8" nm="getZExtValue" point="1">
<drx lb="642" cb="25" kind="lvalue" nm="Imm"/>
</mex>
</mce>
<n45 lb="642" cb="46"/>
</xop>
</Var>
</dst>
<if lb="646" cb="5" le="647" ce="15">
<n32 lb="646" cb="9" le="646" ce="20">
<xop lb="646" cb="9" le="646" ce="20" kind="&amp;">
<n32 lb="646" cb="9">
<drx lb="646" cb="9" kind="lvalue" nm="Mantissa"/>
</n32>
<n45 lb="646" cb="20"/>
</xop>
</n32>
<rx lb="647" cb="7" le="647" ce="15" pvirg="true">
<uo lb="647" cb="14" le="647" ce="15" kind="-">
<n45 lb="647" cb="15"/>
</uo>
</rx>
</if>
<cao lb="648" cb="5" le="648" ce="18" kind="&gt;&gt;=">
<drx lb="648" cb="5" kind="lvalue" nm="Mantissa"/>
<n45 lb="648" cb="18">
<flit/>
</n45>
</cao>
<if lb="649" cb="5" le="650" ce="15">
<xop lb="649" cb="9" le="649" ce="29" kind="!=">
<n46 lb="649" cb="9" le="649" ce="24">
<exp pvirg="true"/>
<xop lb="649" cb="10" le="649" ce="21" kind="&amp;">
<n32 lb="649" cb="10">
<drx lb="649" cb="10" kind="lvalue" nm="Mantissa"/>
</n32>
<n32 lb="649" cb="21">
<n45 lb="649" cb="21">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="649" cb="29">
<drx lb="649" cb="29" kind="lvalue" nm="Mantissa"/>
</n32>
</xop>
<rx lb="650" cb="7" le="650" ce="15" pvirg="true">
<uo lb="650" cb="14" le="650" ce="15" kind="-">
<n45 lb="650" cb="15"/>
</uo>
</rx>
</if>
<if lb="653" cb="5" le="654" ce="15">
<xop lb="653" cb="9" le="653" ce="27" kind="||">
<xop lb="653" cb="9" le="653" ce="16" kind="&lt;">
<n32 lb="653" cb="9">
<drx lb="653" cb="9" kind="lvalue" nm="Exp"/>
</n32>
<n32 lb="653" cb="15" le="653" ce="16">
<uo lb="653" cb="15" le="653" ce="16" kind="-">
<n45 lb="653" cb="16">
<flit/>
</n45>
</uo>
</n32>
</xop>
<xop lb="653" cb="21" le="653" ce="27" kind="&gt;">
<n32 lb="653" cb="21">
<drx lb="653" cb="21" kind="lvalue" nm="Exp"/>
</n32>
<n32 lb="653" cb="27">
<n45 lb="653" cb="27">
<flit/>
</n45>
</n32>
</xop>
</xop>
<rx lb="654" cb="7" le="654" ce="15" pvirg="true">
<uo lb="654" cb="14" le="654" ce="15" kind="-">
<n45 lb="654" cb="15"/>
</uo>
</rx>
</if>
<xop lb="655" cb="5" le="655" ce="29" kind="=">
<drx lb="655" cb="5" kind="lvalue" nm="Exp"/>
<xop lb="655" cb="11" le="655" ce="29" kind="^">
<n46 lb="655" cb="11" le="655" ce="25">
<exp pvirg="true"/>
<xop lb="655" cb="12" le="655" ce="22" kind="&amp;">
<n46 lb="655" cb="12" le="655" ce="18">
<exp pvirg="true"/>
<xop lb="655" cb="13" le="655" ce="17" kind="+">
<n32 lb="655" cb="13">
<drx lb="655" cb="13" kind="lvalue" nm="Exp"/>
</n32>
<n32 lb="655" cb="17">
<n45 lb="655" cb="17"/>
</n32>
</xop>
</n46>
<n32 lb="655" cb="22">
<n45 lb="655" cb="22">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="655" cb="29">
<n45 lb="655" cb="29"/>
</n32>
</xop>
</xop>
<rx lb="657" cb="5" le="657" ce="44" pvirg="true">
<n32 lb="657" cb="12" le="657" ce="44">
<xop lb="657" cb="12" le="657" ce="44" kind="|">
<n32 lb="657" cb="12" le="657" ce="40">
<xop lb="657" cb="12" le="657" ce="40" kind="|">
<n32 lb="657" cb="12" le="657" ce="27">
<n46 lb="657" cb="12" le="657" ce="27">
<exp pvirg="true"/>
<xop lb="657" cb="13" le="657" ce="26" kind="&lt;&lt;">
<ocast lb="657" cb="13" le="657" ce="18">
<bt name="int"/>
<n32 lb="657" cb="18">
<n32 lb="657" cb="18">
<drx lb="657" cb="18" kind="lvalue" nm="Sign"/>
</n32>
</n32>
</ocast>
<n45 lb="657" cb="26"/>
</xop>
</n46>
</n32>
<n46 lb="657" cb="31" le="657" ce="40">
<exp pvirg="true"/>
<xop lb="657" cb="32" le="657" ce="39" kind="&lt;&lt;">
<n32 lb="657" cb="32">
<drx lb="657" cb="32" kind="lvalue" nm="Exp"/>
</n32>
<n45 lb="657" cb="39"/>
</xop>
</n46>
</xop>
</n32>
<n32 lb="657" cb="44">
<drx lb="657" cb="44" kind="lvalue" nm="Mantissa"/>
</n32>
</xop>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.ARM_AM" name="getFP64Imm" id="b05dfe46557589dafe8022bb703edb23_1382cb9b7060e86dd511031672fc4e21" file="3" linestart="660" lineend="662" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="FPImm" proto="const llvm::APFloat &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="0051a45499e0e6e8d80665ff0314a364_e78ac341d4148264586019a72f35d715"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="660" cb="54" le="662" ce="3">
<rx lb="661" cb="5" le="661" ce="45" pvirg="true">
<n37 lb="661" cb="12" le="661" ce="45">
<ce lb="661" cb="12" le="661" ce="45" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_e424c535c69b8595cfbf6363099ee8a0">
<exp pvirg="true"/>
<n32 lb="661" cb="12">
<drx lb="661" cb="12" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_e424c535c69b8595cfbf6363099ee8a0" nm="getFP64Imm"/>
</n32>
<mte lb="661" cb="23" le="661" ce="44">
<exp pvirg="true"/>
<n32 lb="661" cb="23" le="661" ce="44">
<n8 lb="661" cb="23" le="661" ce="44" >
<temp/>
<mce lb="661" cb="23" le="661" ce="44" nbparm="0" id="0051a45499e0e6e8d80665ff0314a364_1d581862bcfc12b7c3d80e61fdb730fd">
<exp pvirg="true"/>
<mex lb="661" cb="23" le="661" ce="29" id="0051a45499e0e6e8d80665ff0314a364_1d581862bcfc12b7c3d80e61fdb730fd" nm="bitcastToAPInt" point="1">
<drx lb="661" cb="23" kind="lvalue" nm="FPImm"/>
</mex>
</mce>
</n8>
</n32>
</mte>
</ce>
</n37>
</rx>
</u>

</Stmt>
</f>
</ns>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="852f9bdcb70821f89b2fb96f2747c080_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="32" lineend="32"/>
<ns name="" id="852f9bdcb70821f89b2fb96f2747c080_43bdcff846069eec8f780891b4754c4e" file="1" linestart="34" lineend="185">
<cr namespace="anonymous_namespace{armasmbackend.cpp}" access="none" depth="1" kind="class" name="ARMELFObjectWriter" id="852f9bdcb70821f89b2fb96f2747c080_4508f52e0deb95177c50cce8f48e47da" file="1" linestart="35" lineend="40">
<base access="public">
<rt>
<cr id="b9142abdda6ca248bbac93f3abe1da5b_9cb4741c953455f9c563ab422e05183c"/>
</rt>
</base>
<cr access="public" kind="class" name="ARMELFObjectWriter" id="852f9bdcb70821f89b2fb96f2747c080_4118e4a7b1dcf4110593ceba089909c9" file="1" linestart="35" lineend="35"/>
<Decl access="public"/>
<c name="ARMELFObjectWriter" id="852f9bdcb70821f89b2fb96f2747c080_ac92e55a5f7e98b57727c650b3ae8fe4" file="1" linestart="37" lineend="39" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="OSABI" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="38" cb="7" le="39" ce="60">
<typeptr id="b9142abdda6ca248bbac93f3abe1da5b_a263dc42acf35d3521966631da7775df"/>
<temp/>
<n9 lb="38" cb="43"/>
<n32 lb="38" cb="50">
<drx lb="38" cb="50" kind="lvalue" nm="OSABI"/>
</n32>
<n32 lb="38" cb="57" le="38" ce="62">
<drx lb="38" cb="57" le="38" ce="62" id="63dc5295b8c49c9d3ab8f488c40b300e_e418d5426ff1731a177343a66f57c10a" nm="EM_ARM"/>
</n32>
<n9 lb="39" cb="55"/>
<n12>
<exp pvirg="true"/>
</n12>
</n10>

</BaseInit>
<Stmt>
<u lb="39" cb="62" le="39" ce="63"/>

</Stmt>
</c>
<m name="operator=" id="852f9bdcb70821f89b2fb96f2747c080_3f587b7200a1e713c437e3a5cd67c9a5" file="1" linestart="35" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="&lt;anonymous&gt;::ARMELFObjectWriter &amp;">
<lrf>
<rt>
<cr id="852f9bdcb70821f89b2fb96f2747c080_4508f52e0deb95177c50cce8f48e47da"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::ARMELFObjectWriter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="852f9bdcb70821f89b2fb96f2747c080_4508f52e0deb95177c50cce8f48e47da"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~ARMELFObjectWriter" id="852f9bdcb70821f89b2fb96f2747c080_026a82da5140984400454e7ac355a2ed" file="1" linestart="35" lineend="35" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="35" cb="7"/>

</Stmt>
</d>
</cr>
<cr namespace="anonymous_namespace{armasmbackend.cpp}" access="none" depth="1" kind="class" name="ARMAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_4097733aefa4e8575ca98906ccef202a" file="1" linestart="42" lineend="184">
<base access="public">
<rt>
<cr id="959c08d76c284892179cb727a3684606_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</base>
<cr access="public" kind="class" name="ARMAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_e975299af7f18d40c58a79401d6199b1" file="1" linestart="42" lineend="42"/>
<fl name="STI" id="852f9bdcb70821f89b2fb96f2747c080_a3dd918c44dd343436dfb85894d00dc2" file="1" linestart="43" lineend="43" isPtr="true" isLiteral="true" access="private" proto="const llvm::MCSubtargetInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="isThumbMode" id="852f9bdcb70821f89b2fb96f2747c080_ba6ff51fffb284940ef19edc62311627" file="1" linestart="44" lineend="44" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<fl name="IsLittleEndian" id="852f9bdcb70821f89b2fb96f2747c080_bc2fe03316b641ca20209a58e302c731" file="1" linestart="45" lineend="45" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<Decl access="public"/>
<c name="ARMAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_28ee7ca1f9cf2df77b4d1dee893b0c7e" file="1" linestart="47" lineend="49" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="const llvm::StringRef" const="true" access2="none">
<QualType const="true">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</QualType>
<Stmt>

</Stmt>
</p>
<p name="IsLittle" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="48" cb="7" le="48" ce="20">
<typeptr id="959c08d76c284892179cb727a3684606_d6a8cdac91ed319d98985cab453dbc82"/>
<temp/>
</n10>

</BaseInit>
<initlist id="852f9bdcb70821f89b2fb96f2747c080_a3dd918c44dd343436dfb85894d00dc2">
<Stmt>
<n32 lb="48" cb="27" le="48" ce="70">
<ce lb="48" cb="27" le="48" ce="70" nbparm="3" id="abe9c9901ed6df665760cfaedb018b2e_4e048fb5e45c24176637a46278e93512">
<exp pvirg="true"/>
<n32 lb="48" cb="27" le="48" ce="35">
<drx lb="48" cb="27" le="48" ce="35" kind="lvalue" id="abe9c9901ed6df665760cfaedb018b2e_4e048fb5e45c24176637a46278e93512" nm="createARMMCSubtargetInfo"/>
</n32>
<n10 lb="48" cb="60">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<drx lb="48" cb="60" kind="lvalue" nm="TT"/>
</n10>
<n10 lb="48" cb="64">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_1cde07128879fdd147febaf099861744"/>
<temp/>
<mte lb="48" cb="64">
<exp pvirg="true"/>
<n32 lb="48" cb="64">
<n10 lb="48" cb="64">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_a684699547c70f5902c9a02f2a7e9149"/>
<temp/>
<n32 lb="48" cb="64">
<n52 lb="48" cb="64">
<slit/>
</n52>
</n32>
</n10>
</n32>
</mte>
</n10>
<n10 lb="48" cb="68">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_1cde07128879fdd147febaf099861744"/>
<temp/>
<mte lb="48" cb="68">
<exp pvirg="true"/>
<n32 lb="48" cb="68">
<n10 lb="48" cb="68">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_a684699547c70f5902c9a02f2a7e9149"/>
<temp/>
<n32 lb="48" cb="68">
<n52 lb="48" cb="68"/>
</n32>
</n10>
</n32>
</mte>
</n10>
</ce>
</n32>

</Stmt>
</initlist>
<initlist id="852f9bdcb70821f89b2fb96f2747c080_ba6ff51fffb284940ef19edc62311627">
<Stmt>
<mce lb="49" cb="19" le="49" ce="40" nbparm="1" id="6f9d54688deb2fea7e6a760a21186275_da93ed0aea0b179a4aa2595ad2887854">
<exp pvirg="true"/>
<mex lb="49" cb="19" le="49" ce="22" id="6f9d54688deb2fea7e6a760a21186275_da93ed0aea0b179a4aa2595ad2887854" nm="startswith" point="1">
<drx lb="49" cb="19" kind="lvalue" nm="TT"/>
</mex>
<n10 lb="49" cb="33">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_1cde07128879fdd147febaf099861744"/>
<temp/>
<mte lb="49" cb="33">
<exp pvirg="true"/>
<n32 lb="49" cb="33">
<n10 lb="49" cb="33">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_a684699547c70f5902c9a02f2a7e9149"/>
<temp/>
<n32 lb="49" cb="33">
<n52 lb="49" cb="33">
<slit/>
</n52>
</n32>
</n10>
</n32>
</mte>
</n10>
</mce>

</Stmt>
</initlist>
<initlist id="852f9bdcb70821f89b2fb96f2747c080_bc2fe03316b641ca20209a58e302c731">
<Stmt>
<n32 lb="49" cb="59">
<drx lb="49" cb="59" kind="lvalue" nm="IsLittle"/>
</n32>

</Stmt>
</initlist>
<Stmt>
<u lb="49" cb="69" le="49" ce="70"/>

</Stmt>
</c>
<d name="~ARMAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_570794f61b2974adbea51333e3ba4502" file="1" linestart="51" lineend="53" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="51" cb="20" le="53" ce="3">
<n13 lb="52" cb="5" le="52" ce="12">
<exp pvirg="true"/>
<n32 lb="52" cb="12">
<n32 lb="52" cb="12">
<mex lb="52" cb="12" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_a3dd918c44dd343436dfb85894d00dc2" nm="STI" arrow="1">
<n19 lb="52" cb="12"/>
</mex>
</n32>
</n32>
</n13>
</u>

</Stmt>
</d>
<m name="getNumFixupKinds" id="852f9bdcb70821f89b2fb96f2747c080_a223fc512323351f156c625c05c52c4f" file="1" linestart="55" lineend="57" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="55" cb="46" le="57" ce="3">
<rx lb="56" cb="5" le="56" ce="17" pvirg="true">
<n32 lb="56" cb="12" le="56" ce="17">
<drx lb="56" cb="12" le="56" ce="17" id="4c505c5d003aec194d3a4ee9f2162168_7903508c661ef218c6191ed0c6773b4d" nm="NumTargetFixupKinds"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="hasNOP" id="852f9bdcb70821f89b2fb96f2747c080_a5f8471fbbbf930369d71227aa5f4976" file="1" linestart="59" lineend="61" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="59" cb="23" le="61" ce="3"/>

</Stmt>
</m>
<m name="getFixupKindInfo" id="852f9bdcb70821f89b2fb96f2747c080_8f7a9a795b834abfaa20c44bb132a194" file="1" linestart="63" lineend="145" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::MCFixupKindInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="f3285dd4a1131d2be5ca56dee5c4f933_a984e9025c357bc40958f9d0732589a7"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="Kind" proto="llvm::MCFixupKind" isLiteral="true" access2="none">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="63" cb="76" le="145" ce="3">
<dst lb="64" cb="5" le="100" ce="6">
<exp pvirg="true"/>
<Var nm="InfosLE" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<rt>
<cr id="f3285dd4a1131d2be5ca56dee5c4f933_a984e9025c357bc40958f9d0732589a7"/>
</rt>
</QualType>
</at>
<il lb="64" cb="70" le="100" ce="5">
<exp pvirg="true"/>
<il lb="69" cb="1" le="69" ce="78">
<exp pvirg="true"/>
<n32 lb="69" cb="3">
<n52 lb="69" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="69" cb="30">
<n45 lb="69" cb="30">
<flit/>
</n45>
</n32>
<n32 lb="69" cb="44">
<n45 lb="69" cb="44">
<flit/>
</n45>
</n32>
<n32 lb="69" cb="49" le="69" ce="66">
<drx lb="69" cb="49" le="69" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="70" cb="1" le="71" ce="78">
<exp pvirg="true"/>
<n32 lb="70" cb="3">
<n52 lb="70" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="70" cb="30">
<n45 lb="70" cb="30"/>
</n32>
<n32 lb="70" cb="44">
<n45 lb="70" cb="44"/>
</n32>
<n32 lb="70" cb="49" le="71" ce="53">
<xop lb="70" cb="49" le="71" ce="53" kind="|">
<n32 lb="70" cb="49" le="70" ce="66">
<drx lb="70" cb="49" le="70" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
<n32 lb="71" cb="36" le="71" ce="53">
<drx lb="71" cb="36" le="71" ce="53" id="f3285dd4a1131d2be5ca56dee5c4f933_6fba97c48459abf00907f4909da94cd3" nm="FKF_IsAlignedDownTo32Bits"/>
</n32>
</xop>
</n32>
</il>
<il lb="72" cb="1" le="72" ce="78">
<exp pvirg="true"/>
<n32 lb="72" cb="3">
<n52 lb="72" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="72" cb="34">
<n45 lb="72" cb="34"/>
</n32>
<n32 lb="72" cb="44">
<n45 lb="72" cb="44"/>
</n32>
<n32 lb="72" cb="49" le="72" ce="66">
<drx lb="72" cb="49" le="72" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="73" cb="1" le="73" ce="78">
<exp pvirg="true"/>
<n32 lb="73" cb="3">
<n52 lb="73" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="73" cb="30">
<n45 lb="73" cb="30"/>
</n32>
<n32 lb="73" cb="44">
<n45 lb="73" cb="44"/>
</n32>
<n32 lb="73" cb="49" le="73" ce="66">
<drx lb="73" cb="49" le="73" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="74" cb="1" le="75" ce="78">
<exp pvirg="true"/>
<n32 lb="74" cb="3">
<n52 lb="74" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="74" cb="30">
<n45 lb="74" cb="30"/>
</n32>
<n32 lb="74" cb="44">
<n45 lb="74" cb="44"/>
</n32>
<n32 lb="74" cb="49" le="75" ce="53">
<xop lb="74" cb="49" le="75" ce="53" kind="|">
<n32 lb="74" cb="49" le="74" ce="66">
<drx lb="74" cb="49" le="74" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
<n32 lb="75" cb="36" le="75" ce="53">
<drx lb="75" cb="36" le="75" ce="53" id="f3285dd4a1131d2be5ca56dee5c4f933_6fba97c48459abf00907f4909da94cd3" nm="FKF_IsAlignedDownTo32Bits"/>
</n32>
</xop>
</n32>
</il>
<il lb="76" cb="1" le="77" ce="78">
<exp pvirg="true"/>
<n32 lb="76" cb="3">
<n52 lb="76" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="76" cb="30">
<n45 lb="76" cb="30"/>
</n32>
<n32 lb="76" cb="44">
<n45 lb="76" cb="44">
<flit/>
</n45>
</n32>
<n32 lb="76" cb="49" le="77" ce="53">
<xop lb="76" cb="49" le="77" ce="53" kind="|">
<n32 lb="76" cb="49" le="76" ce="66">
<drx lb="76" cb="49" le="76" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
<n32 lb="77" cb="36" le="77" ce="53">
<drx lb="77" cb="36" le="77" ce="53" id="f3285dd4a1131d2be5ca56dee5c4f933_6fba97c48459abf00907f4909da94cd3" nm="FKF_IsAlignedDownTo32Bits"/>
</n32>
</xop>
</n32>
</il>
<il lb="78" cb="1" le="78" ce="78">
<exp pvirg="true"/>
<n32 lb="78" cb="3">
<n52 lb="78" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="78" cb="30">
<n45 lb="78" cb="30"/>
</n32>
<n32 lb="78" cb="44">
<n45 lb="78" cb="44"/>
</n32>
<n32 lb="78" cb="49" le="78" ce="66">
<drx lb="78" cb="49" le="78" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="79" cb="1" le="80" ce="78">
<exp pvirg="true"/>
<n32 lb="79" cb="3">
<n52 lb="79" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="79" cb="30">
<n45 lb="79" cb="30"/>
</n32>
<n32 lb="79" cb="44">
<n45 lb="79" cb="44"/>
</n32>
<n32 lb="79" cb="49" le="80" ce="53">
<xop lb="79" cb="49" le="80" ce="53" kind="|">
<n32 lb="79" cb="49" le="79" ce="66">
<drx lb="79" cb="49" le="79" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
<n32 lb="80" cb="36" le="80" ce="53">
<drx lb="80" cb="36" le="80" ce="53" id="f3285dd4a1131d2be5ca56dee5c4f933_6fba97c48459abf00907f4909da94cd3" nm="FKF_IsAlignedDownTo32Bits"/>
</n32>
</xop>
</n32>
</il>
<il lb="81" cb="1" le="81" ce="78">
<exp pvirg="true"/>
<n32 lb="81" cb="3">
<n52 lb="81" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="81" cb="30">
<n45 lb="81" cb="30"/>
</n32>
<n32 lb="81" cb="44">
<n45 lb="81" cb="44">
<flit/>
</n45>
</n32>
<n32 lb="81" cb="49" le="81" ce="66">
<drx lb="81" cb="49" le="81" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="82" cb="1" le="82" ce="78">
<exp pvirg="true"/>
<n32 lb="82" cb="3">
<n52 lb="82" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="82" cb="30">
<n45 lb="82" cb="30"/>
</n32>
<n32 lb="82" cb="44">
<n45 lb="82" cb="44"/>
</n32>
<n32 lb="82" cb="49" le="82" ce="66">
<drx lb="82" cb="49" le="82" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="83" cb="1" le="83" ce="78">
<exp pvirg="true"/>
<n32 lb="83" cb="3">
<n52 lb="83" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="83" cb="30">
<n45 lb="83" cb="30"/>
</n32>
<n32 lb="83" cb="44">
<n45 lb="83" cb="44"/>
</n32>
<n32 lb="83" cb="49" le="83" ce="66">
<drx lb="83" cb="49" le="83" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="84" cb="1" le="84" ce="78">
<exp pvirg="true"/>
<n32 lb="84" cb="3">
<n52 lb="84" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="84" cb="30">
<n45 lb="84" cb="30"/>
</n32>
<n32 lb="84" cb="44">
<n45 lb="84" cb="44"/>
</n32>
<n32 lb="84" cb="49" le="84" ce="66">
<drx lb="84" cb="49" le="84" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="85" cb="1" le="85" ce="78">
<exp pvirg="true"/>
<n32 lb="85" cb="3">
<n52 lb="85" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="85" cb="30">
<n45 lb="85" cb="30"/>
</n32>
<n32 lb="85" cb="44">
<n45 lb="85" cb="44">
<flit/>
</n45>
</n32>
<n32 lb="85" cb="49" le="85" ce="66">
<drx lb="85" cb="49" le="85" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="86" cb="1" le="86" ce="78">
<exp pvirg="true"/>
<n32 lb="86" cb="3">
<n52 lb="86" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="86" cb="30">
<n45 lb="86" cb="30"/>
</n32>
<n32 lb="86" cb="44">
<n45 lb="86" cb="44"/>
</n32>
<n32 lb="86" cb="49" le="86" ce="66">
<drx lb="86" cb="49" le="86" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="87" cb="1" le="87" ce="78">
<exp pvirg="true"/>
<n32 lb="87" cb="3">
<n52 lb="87" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="87" cb="30">
<n45 lb="87" cb="30"/>
</n32>
<n32 lb="87" cb="44">
<n45 lb="87" cb="44"/>
</n32>
<n32 lb="87" cb="49" le="87" ce="66">
<drx lb="87" cb="49" le="87" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="88" cb="1" le="88" ce="78">
<exp pvirg="true"/>
<n32 lb="88" cb="3">
<n52 lb="88" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="88" cb="30">
<n45 lb="88" cb="30"/>
</n32>
<n32 lb="88" cb="44">
<n45 lb="88" cb="44"/>
</n32>
<n32 lb="88" cb="49" le="88" ce="66">
<drx lb="88" cb="49" le="88" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="89" cb="1" le="89" ce="78">
<exp pvirg="true"/>
<n32 lb="89" cb="3">
<n52 lb="89" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="89" cb="30">
<n45 lb="89" cb="30"/>
</n32>
<n32 lb="89" cb="44">
<n45 lb="89" cb="44"/>
</n32>
<n32 lb="89" cb="49" le="89" ce="66">
<drx lb="89" cb="49" le="89" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="90" cb="1" le="90" ce="78">
<exp pvirg="true"/>
<n32 lb="90" cb="3">
<n52 lb="90" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="90" cb="30">
<n45 lb="90" cb="30"/>
</n32>
<n32 lb="90" cb="44">
<n45 lb="90" cb="44"/>
</n32>
<n32 lb="90" cb="49" le="90" ce="66">
<drx lb="90" cb="49" le="90" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="91" cb="1" le="91" ce="78">
<exp pvirg="true"/>
<n32 lb="91" cb="3">
<n52 lb="91" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="91" cb="30">
<n45 lb="91" cb="30"/>
</n32>
<n32 lb="91" cb="44">
<n45 lb="91" cb="44"/>
</n32>
<n32 lb="91" cb="49" le="91" ce="66">
<drx lb="91" cb="49" le="91" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="92" cb="1" le="93" ce="78">
<exp pvirg="true"/>
<n32 lb="92" cb="3">
<n52 lb="92" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="92" cb="30">
<n45 lb="92" cb="30"/>
</n32>
<n32 lb="92" cb="45">
<n45 lb="92" cb="45"/>
</n32>
<n32 lb="92" cb="49" le="93" ce="53">
<xop lb="92" cb="49" le="93" ce="53" kind="|">
<n32 lb="92" cb="49" le="92" ce="66">
<drx lb="92" cb="49" le="92" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
<n32 lb="93" cb="36" le="93" ce="53">
<drx lb="93" cb="36" le="93" ce="53" id="f3285dd4a1131d2be5ca56dee5c4f933_6fba97c48459abf00907f4909da94cd3" nm="FKF_IsAlignedDownTo32Bits"/>
</n32>
</xop>
</n32>
</il>
<il lb="94" cb="1" le="94" ce="78">
<exp pvirg="true"/>
<n32 lb="94" cb="3">
<n52 lb="94" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="94" cb="30">
<n45 lb="94" cb="30"/>
</n32>
<n32 lb="94" cb="45">
<n45 lb="94" cb="45"/>
</n32>
<n32 lb="94" cb="49" le="94" ce="66">
<drx lb="94" cb="49" le="94" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="96" cb="1" le="96" ce="51">
<exp pvirg="true"/>
<n32 lb="96" cb="3">
<n52 lb="96" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="96" cb="30">
<n45 lb="96" cb="30"/>
</n32>
<n32 lb="96" cb="44">
<n45 lb="96" cb="44">
<flit/>
</n45>
</n32>
<n32 lb="96" cb="49">
<n45 lb="96" cb="49"/>
</n32>
</il>
<il lb="97" cb="1" le="97" ce="51">
<exp pvirg="true"/>
<n32 lb="97" cb="3">
<n52 lb="97" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="97" cb="30">
<n45 lb="97" cb="30"/>
</n32>
<n32 lb="97" cb="44">
<n45 lb="97" cb="44"/>
</n32>
<n32 lb="97" cb="49">
<n45 lb="97" cb="49"/>
</n32>
</il>
<il lb="98" cb="1" le="98" ce="51">
<exp pvirg="true"/>
<n32 lb="98" cb="3">
<n52 lb="98" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="98" cb="30">
<n45 lb="98" cb="30"/>
</n32>
<n32 lb="98" cb="44">
<n45 lb="98" cb="44"/>
</n32>
<n32 lb="98" cb="49">
<n45 lb="98" cb="49"/>
</n32>
</il>
<il lb="99" cb="1" le="99" ce="51">
<exp pvirg="true"/>
<n32 lb="99" cb="3">
<n52 lb="99" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="99" cb="30">
<n45 lb="99" cb="30"/>
</n32>
<n32 lb="99" cb="44">
<n45 lb="99" cb="44"/>
</n32>
<n32 lb="99" cb="49">
<n45 lb="99" cb="49"/>
</n32>
</il>
</il>
</Var>
</dst>
<dst lb="101" cb="5" le="137" ce="6">
<exp pvirg="true"/>
<Var nm="InfosBE" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<rt>
<cr id="f3285dd4a1131d2be5ca56dee5c4f933_a984e9025c357bc40958f9d0732589a7"/>
</rt>
</QualType>
</at>
<il lb="101" cb="70" le="137" ce="5">
<exp pvirg="true"/>
<il lb="106" cb="1" le="106" ce="78">
<exp pvirg="true"/>
<n32 lb="106" cb="3">
<n52 lb="106" cb="3"/>
</n32>
<n32 lb="106" cb="30">
<n45 lb="106" cb="30"/>
</n32>
<n32 lb="106" cb="44">
<n45 lb="106" cb="44"/>
</n32>
<n32 lb="106" cb="49" le="106" ce="66">
<drx lb="106" cb="49" le="106" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="107" cb="1" le="108" ce="78">
<exp pvirg="true"/>
<n32 lb="107" cb="3">
<n52 lb="107" cb="3"/>
</n32>
<n32 lb="107" cb="30">
<n45 lb="107" cb="30"/>
</n32>
<n32 lb="107" cb="44">
<n45 lb="107" cb="44"/>
</n32>
<n32 lb="107" cb="49" le="108" ce="53">
<xop lb="107" cb="49" le="108" ce="53" kind="|">
<n32 lb="107" cb="49" le="107" ce="66">
<drx lb="107" cb="49" le="107" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
<n32 lb="108" cb="36" le="108" ce="53">
<drx lb="108" cb="36" le="108" ce="53" id="f3285dd4a1131d2be5ca56dee5c4f933_6fba97c48459abf00907f4909da94cd3" nm="FKF_IsAlignedDownTo32Bits"/>
</n32>
</xop>
</n32>
</il>
<il lb="109" cb="1" le="109" ce="78">
<exp pvirg="true"/>
<n32 lb="109" cb="3">
<n52 lb="109" cb="3"/>
</n32>
<n32 lb="109" cb="34">
<n45 lb="109" cb="34"/>
</n32>
<n32 lb="109" cb="44">
<n45 lb="109" cb="44"/>
</n32>
<n32 lb="109" cb="49" le="109" ce="66">
<drx lb="109" cb="49" le="109" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="110" cb="1" le="110" ce="78">
<exp pvirg="true"/>
<n32 lb="110" cb="3">
<n52 lb="110" cb="3"/>
</n32>
<n32 lb="110" cb="30">
<n45 lb="110" cb="30"/>
</n32>
<n32 lb="110" cb="44">
<n45 lb="110" cb="44"/>
</n32>
<n32 lb="110" cb="49" le="110" ce="66">
<drx lb="110" cb="49" le="110" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="111" cb="1" le="112" ce="78">
<exp pvirg="true"/>
<n32 lb="111" cb="3">
<n52 lb="111" cb="3"/>
</n32>
<n32 lb="111" cb="30">
<n45 lb="111" cb="30"/>
</n32>
<n32 lb="111" cb="44">
<n45 lb="111" cb="44"/>
</n32>
<n32 lb="111" cb="49" le="112" ce="53">
<xop lb="111" cb="49" le="112" ce="53" kind="|">
<n32 lb="111" cb="49" le="111" ce="66">
<drx lb="111" cb="49" le="111" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
<n32 lb="112" cb="36" le="112" ce="53">
<drx lb="112" cb="36" le="112" ce="53" id="f3285dd4a1131d2be5ca56dee5c4f933_6fba97c48459abf00907f4909da94cd3" nm="FKF_IsAlignedDownTo32Bits"/>
</n32>
</xop>
</n32>
</il>
<il lb="113" cb="1" le="114" ce="78">
<exp pvirg="true"/>
<n32 lb="113" cb="3">
<n52 lb="113" cb="3"/>
</n32>
<n32 lb="113" cb="30">
<n45 lb="113" cb="30"/>
</n32>
<n32 lb="113" cb="44">
<n45 lb="113" cb="44"/>
</n32>
<n32 lb="113" cb="49" le="114" ce="53">
<xop lb="113" cb="49" le="114" ce="53" kind="|">
<n32 lb="113" cb="49" le="113" ce="66">
<drx lb="113" cb="49" le="113" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
<n32 lb="114" cb="36" le="114" ce="53">
<drx lb="114" cb="36" le="114" ce="53" id="f3285dd4a1131d2be5ca56dee5c4f933_6fba97c48459abf00907f4909da94cd3" nm="FKF_IsAlignedDownTo32Bits"/>
</n32>
</xop>
</n32>
</il>
<il lb="115" cb="1" le="115" ce="78">
<exp pvirg="true"/>
<n32 lb="115" cb="3">
<n52 lb="115" cb="3"/>
</n32>
<n32 lb="115" cb="30">
<n45 lb="115" cb="30"/>
</n32>
<n32 lb="115" cb="44">
<n45 lb="115" cb="44"/>
</n32>
<n32 lb="115" cb="49" le="115" ce="66">
<drx lb="115" cb="49" le="115" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="116" cb="1" le="117" ce="78">
<exp pvirg="true"/>
<n32 lb="116" cb="3">
<n52 lb="116" cb="3"/>
</n32>
<n32 lb="116" cb="30">
<n45 lb="116" cb="30"/>
</n32>
<n32 lb="116" cb="44">
<n45 lb="116" cb="44"/>
</n32>
<n32 lb="116" cb="49" le="117" ce="53">
<xop lb="116" cb="49" le="117" ce="53" kind="|">
<n32 lb="116" cb="49" le="116" ce="66">
<drx lb="116" cb="49" le="116" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
<n32 lb="117" cb="36" le="117" ce="53">
<drx lb="117" cb="36" le="117" ce="53" id="f3285dd4a1131d2be5ca56dee5c4f933_6fba97c48459abf00907f4909da94cd3" nm="FKF_IsAlignedDownTo32Bits"/>
</n32>
</xop>
</n32>
</il>
<il lb="118" cb="1" le="118" ce="78">
<exp pvirg="true"/>
<n32 lb="118" cb="3">
<n52 lb="118" cb="3"/>
</n32>
<n32 lb="118" cb="30">
<n45 lb="118" cb="30"/>
</n32>
<n32 lb="118" cb="44">
<n45 lb="118" cb="44"/>
</n32>
<n32 lb="118" cb="49" le="118" ce="66">
<drx lb="118" cb="49" le="118" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="119" cb="1" le="119" ce="78">
<exp pvirg="true"/>
<n32 lb="119" cb="3">
<n52 lb="119" cb="3"/>
</n32>
<n32 lb="119" cb="30">
<n45 lb="119" cb="30"/>
</n32>
<n32 lb="119" cb="44">
<n45 lb="119" cb="44"/>
</n32>
<n32 lb="119" cb="49" le="119" ce="66">
<drx lb="119" cb="49" le="119" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="120" cb="1" le="120" ce="78">
<exp pvirg="true"/>
<n32 lb="120" cb="3">
<n52 lb="120" cb="3"/>
</n32>
<n32 lb="120" cb="30">
<n45 lb="120" cb="30"/>
</n32>
<n32 lb="120" cb="44">
<n45 lb="120" cb="44"/>
</n32>
<n32 lb="120" cb="49" le="120" ce="66">
<drx lb="120" cb="49" le="120" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="121" cb="1" le="121" ce="78">
<exp pvirg="true"/>
<n32 lb="121" cb="3">
<n52 lb="121" cb="3"/>
</n32>
<n32 lb="121" cb="30">
<n45 lb="121" cb="30"/>
</n32>
<n32 lb="121" cb="44">
<n45 lb="121" cb="44"/>
</n32>
<n32 lb="121" cb="49" le="121" ce="66">
<drx lb="121" cb="49" le="121" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="122" cb="1" le="122" ce="78">
<exp pvirg="true"/>
<n32 lb="122" cb="3">
<n52 lb="122" cb="3"/>
</n32>
<n32 lb="122" cb="30">
<n45 lb="122" cb="30"/>
</n32>
<n32 lb="122" cb="44">
<n45 lb="122" cb="44"/>
</n32>
<n32 lb="122" cb="49" le="122" ce="66">
<drx lb="122" cb="49" le="122" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="123" cb="1" le="123" ce="78">
<exp pvirg="true"/>
<n32 lb="123" cb="3">
<n52 lb="123" cb="3"/>
</n32>
<n32 lb="123" cb="30">
<n45 lb="123" cb="30"/>
</n32>
<n32 lb="123" cb="44">
<n45 lb="123" cb="44"/>
</n32>
<n32 lb="123" cb="49" le="123" ce="66">
<drx lb="123" cb="49" le="123" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="124" cb="1" le="124" ce="78">
<exp pvirg="true"/>
<n32 lb="124" cb="3">
<n52 lb="124" cb="3"/>
</n32>
<n32 lb="124" cb="30">
<n45 lb="124" cb="30"/>
</n32>
<n32 lb="124" cb="44">
<n45 lb="124" cb="44"/>
</n32>
<n32 lb="124" cb="49" le="124" ce="66">
<drx lb="124" cb="49" le="124" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="125" cb="1" le="125" ce="78">
<exp pvirg="true"/>
<n32 lb="125" cb="3">
<n52 lb="125" cb="3"/>
</n32>
<n32 lb="125" cb="30">
<n45 lb="125" cb="30"/>
</n32>
<n32 lb="125" cb="44">
<n45 lb="125" cb="44"/>
</n32>
<n32 lb="125" cb="49" le="125" ce="66">
<drx lb="125" cb="49" le="125" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="126" cb="1" le="126" ce="78">
<exp pvirg="true"/>
<n32 lb="126" cb="3">
<n52 lb="126" cb="3"/>
</n32>
<n32 lb="126" cb="30">
<n45 lb="126" cb="30"/>
</n32>
<n32 lb="126" cb="44">
<n45 lb="126" cb="44"/>
</n32>
<n32 lb="126" cb="49" le="126" ce="66">
<drx lb="126" cb="49" le="126" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="127" cb="1" le="127" ce="78">
<exp pvirg="true"/>
<n32 lb="127" cb="3">
<n52 lb="127" cb="3"/>
</n32>
<n32 lb="127" cb="30">
<n45 lb="127" cb="30"/>
</n32>
<n32 lb="127" cb="44">
<n45 lb="127" cb="44"/>
</n32>
<n32 lb="127" cb="49" le="127" ce="66">
<drx lb="127" cb="49" le="127" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="128" cb="1" le="128" ce="78">
<exp pvirg="true"/>
<n32 lb="128" cb="3">
<n52 lb="128" cb="3"/>
</n32>
<n32 lb="128" cb="30">
<n45 lb="128" cb="30"/>
</n32>
<n32 lb="128" cb="44">
<n45 lb="128" cb="44"/>
</n32>
<n32 lb="128" cb="49" le="128" ce="66">
<drx lb="128" cb="49" le="128" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="129" cb="1" le="130" ce="78">
<exp pvirg="true"/>
<n32 lb="129" cb="3">
<n52 lb="129" cb="3"/>
</n32>
<n32 lb="129" cb="30">
<n45 lb="129" cb="30"/>
</n32>
<n32 lb="129" cb="45">
<n45 lb="129" cb="45"/>
</n32>
<n32 lb="129" cb="49" le="130" ce="53">
<xop lb="129" cb="49" le="130" ce="53" kind="|">
<n32 lb="129" cb="49" le="129" ce="66">
<drx lb="129" cb="49" le="129" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
<n32 lb="130" cb="36" le="130" ce="53">
<drx lb="130" cb="36" le="130" ce="53" id="f3285dd4a1131d2be5ca56dee5c4f933_6fba97c48459abf00907f4909da94cd3" nm="FKF_IsAlignedDownTo32Bits"/>
</n32>
</xop>
</n32>
</il>
<il lb="131" cb="1" le="131" ce="78">
<exp pvirg="true"/>
<n32 lb="131" cb="3">
<n52 lb="131" cb="3"/>
</n32>
<n32 lb="131" cb="30">
<n45 lb="131" cb="30"/>
</n32>
<n32 lb="131" cb="45">
<n45 lb="131" cb="45"/>
</n32>
<n32 lb="131" cb="49" le="131" ce="66">
<drx lb="131" cb="49" le="131" ce="66" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="133" cb="1" le="133" ce="51">
<exp pvirg="true"/>
<n32 lb="133" cb="3">
<n52 lb="133" cb="3"/>
</n32>
<n32 lb="133" cb="30">
<n45 lb="133" cb="30">
<flit/>
</n45>
</n32>
<n32 lb="133" cb="44">
<n45 lb="133" cb="44"/>
</n32>
<n32 lb="133" cb="49">
<n45 lb="133" cb="49"/>
</n32>
</il>
<il lb="134" cb="1" le="134" ce="51">
<exp pvirg="true"/>
<n32 lb="134" cb="3">
<n52 lb="134" cb="3"/>
</n32>
<n32 lb="134" cb="30">
<n45 lb="134" cb="30"/>
</n32>
<n32 lb="134" cb="44">
<n45 lb="134" cb="44"/>
</n32>
<n32 lb="134" cb="49">
<n45 lb="134" cb="49"/>
</n32>
</il>
<il lb="135" cb="1" le="135" ce="51">
<exp pvirg="true"/>
<n32 lb="135" cb="3">
<n52 lb="135" cb="3"/>
</n32>
<n32 lb="135" cb="30">
<n45 lb="135" cb="30"/>
</n32>
<n32 lb="135" cb="44">
<n45 lb="135" cb="44"/>
</n32>
<n32 lb="135" cb="49">
<n45 lb="135" cb="49"/>
</n32>
</il>
<il lb="136" cb="1" le="136" ce="51">
<exp pvirg="true"/>
<n32 lb="136" cb="3">
<n52 lb="136" cb="3"/>
</n32>
<n32 lb="136" cb="30">
<n45 lb="136" cb="30"/>
</n32>
<n32 lb="136" cb="44">
<n45 lb="136" cb="44"/>
</n32>
<n32 lb="136" cb="49">
<n45 lb="136" cb="49"/>
</n32>
</il>
</il>
</Var>
</dst>
<if lb="139" cb="5" le="140" ce="49">
<xop lb="139" cb="9" le="139" ce="16" kind="&lt;">
<n32 lb="139" cb="9">
<n32 lb="139" cb="9">
<drx lb="139" cb="9" kind="lvalue" nm="Kind"/>
</n32>
</n32>
<n32 lb="139" cb="16">
<drx lb="139" cb="16" id="276500ab2a3064a3cdd4ecc61ff8456d_b88062de5e5e8bd487fd27d1cc78f53e" nm="FirstTargetFixupKind"/>
</n32>
</xop>
<rx lb="140" cb="7" le="140" ce="49" pvirg="true">
<mce lb="140" cb="14" le="140" ce="49" nbparm="1" id="959c08d76c284892179cb727a3684606_25ec9efbc4a06a9e35550f4b383a66b4">
<exp pvirg="true"/>
<mex lb="140" cb="14" le="140" ce="28" id="959c08d76c284892179cb727a3684606_25ec9efbc4a06a9e35550f4b383a66b4" nm="getFixupKindInfo" arrow="1">
<n32 lb="140" cb="28">
<n32 lb="140" cb="28">
<n19 lb="140" cb="28"/>
</n32>
</n32>
</mex>
<n32 lb="140" cb="45">
<drx lb="140" cb="45" kind="lvalue" nm="Kind"/>
</n32>
</mce>
</rx>
</if>
<ocast lb="142" cb="5" le="142" ce="5">
<bt name="void"/>
<n46 lb="142" cb="5" le="142" ce="5">
<exp pvirg="true"/>
<xop lb="142" cb="5" le="142" ce="5" kind="||">
<n46 lb="142" cb="5" le="142" ce="5">
<exp pvirg="true"/>
<uo lb="142" cb="5" le="142" ce="5" kind="!">
<uo lb="142" cb="5" le="142" ce="5" kind="!">
<n46 lb="142" cb="5" le="142" ce="5">
<exp pvirg="true"/>
<xop lb="142" cb="5" le="142" ce="5" kind="&amp;&amp;">
<xop lb="142" cb="5" le="142" ce="5" kind="&lt;">
<n26 lb="142" cb="5" le="142" ce="5">
<n32 lb="142" cb="5" le="142" ce="5">
<xop lb="142" cb="5" le="142" ce="5" kind="-">
<n32 lb="142" cb="5">
<n32 lb="142" cb="5">
<drx lb="142" cb="5" kind="lvalue" nm="Kind"/>
</n32>
</n32>
<n32 lb="142" cb="5">
<drx lb="142" cb="5" id="276500ab2a3064a3cdd4ecc61ff8456d_b88062de5e5e8bd487fd27d1cc78f53e" nm="FirstTargetFixupKind"/>
</n32>
</xop>
</n32>
</n26>
<mce lb="142" cb="5" le="142" ce="5" nbparm="0" id="852f9bdcb70821f89b2fb96f2747c080_a223fc512323351f156c625c05c52c4f">
<exp pvirg="true"/>
<mex lb="142" cb="5" id="852f9bdcb70821f89b2fb96f2747c080_a223fc512323351f156c625c05c52c4f" nm="getNumFixupKinds" arrow="1">
<n19 lb="142" cb="5"/>
</mex>
</mce>
</xop>
<n32 lb="142" cb="5">
<n32 lb="142" cb="5">
<n52 lb="142" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="142" cb="5" le="142" ce="5">
<n46 lb="142" cb="5" le="142" ce="5">
<exp pvirg="true"/>
<xop lb="142" cb="5" le="142" ce="5" kind=",">
<ce lb="142" cb="5" le="142" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="142" cb="5">
<drx lb="142" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="142" cb="5">
<n52 lb="142" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="142" cb="5">
<n52 lb="142" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="142" cb="5">
<n45 lb="142" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="142" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="144" cb="5" le="144" ce="76" pvirg="true">
<n2 lb="144" cb="12" le="144" ce="76">
<exp pvirg="true"/>
<n32 lb="144" cb="12" le="144" ce="47">
<n46 lb="144" cb="12" le="144" ce="47">
<exp pvirg="true"/>
<co lb="144" cb="13" le="144" ce="40">
<exp pvirg="true"/>
<n32 lb="144" cb="13">
<mex lb="144" cb="13" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_bc2fe03316b641ca20209a58e302c731" nm="IsLittleEndian" arrow="1">
<n19 lb="144" cb="13"/>
</mex>
</n32>
<drx lb="144" cb="30" kind="lvalue" nm="InfosLE"/>
<drx lb="144" cb="40" kind="lvalue" nm="InfosBE"/>
</co>
</n46>
</n32>
<xop lb="144" cb="49" le="144" ce="56" kind="-">
<n32 lb="144" cb="49">
<n32 lb="144" cb="49">
<drx lb="144" cb="49" kind="lvalue" nm="Kind"/>
</n32>
</n32>
<n32 lb="144" cb="56">
<drx lb="144" cb="56" id="276500ab2a3064a3cdd4ecc61ff8456d_b88062de5e5e8bd487fd27d1cc78f53e" nm="FirstTargetFixupKind"/>
</n32>
</xop>
</n2>
</rx>
</u>

</Stmt>
</m>
<m name="processFixupValue" id="852f9bdcb70821f89b2fb96f2747c080_cef671681005a4a7956876aad16a2884" file="1" linestart="149" lineend="152" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Asm" proto="const llvm::MCAssembler &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="dc0fc8f2eb97706161dc0456f9cf15db_f68be1c0e2d53be53b455e72afdfe4a2"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Layout" proto="const llvm::MCAsmLayout &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_c878f098b114504cb3a84e40589703c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixup" proto="const llvm::MCFixup &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DF" proto="const llvm::MCFragment *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc0fc8f2eb97706161dc0456f9cf15db_ee018cef873380a3e0aba551c9b99afb"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Target" proto="const llvm::MCValue &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="13e13b9be279deef3bbf637a92f93d60_23c62a56b77ff5aca3493abea0aeaa3b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Value" proto="uint64_t &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="IsResolved" proto="bool &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="bool"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="applyFixup" id="852f9bdcb70821f89b2fb96f2747c080_78efb1b5ab53196056cd1b15747c97c2" file="1" linestart="155" lineend="156" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Fixup" proto="const llvm::MCFixup &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Data" proto="char *" isPtr="true" isLiteral="true" access2="none">
<pt>
<bt name="char"/>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DataSize" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Value" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="IsPCRel" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="mayNeedRelaxation" id="852f9bdcb70821f89b2fb96f2747c080_818b711de48c82bfe88c98818690a0f9" file="1" linestart="158" lineend="158" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Inst" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="fixupNeedsRelaxation" id="852f9bdcb70821f89b2fb96f2747c080_18d8bcfc2e4f43e13f4011acdd84b405" file="1" linestart="160" lineend="162" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Fixup" proto="const llvm::MCFixup &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Value" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="DF" proto="const llvm::MCRelaxableFragment *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc0fc8f2eb97706161dc0456f9cf15db_6778dbfdbd00182635a47ba1cd5a55f2"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Layout" proto="const llvm::MCAsmLayout &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_c878f098b114504cb3a84e40589703c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="relaxInstruction" id="852f9bdcb70821f89b2fb96f2747c080_f939249098aac68e69095519a4020ce2" file="1" linestart="164" lineend="164" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Inst" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Res" proto="llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="writeNopData" id="852f9bdcb70821f89b2fb96f2747c080_60d0a051b525469e4d18d92458514496" file="1" linestart="166" lineend="166" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Count" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="OW" proto="llvm::MCObjectWriter *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="handleAssemblerFlag" id="852f9bdcb70821f89b2fb96f2747c080_5fff5885e895d1c3955cf7f93dc5aa9d" file="1" linestart="168" lineend="178" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Flag" proto="llvm::MCAssemblerFlag" isLiteral="true" access2="none">
<et>
<e id="beea35f2d02dff2e31ba86eb58cb0486_0e293897267a046f167cf8cff8c7fbdc"/>
</et>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="168" cb="59" le="178" ce="3">
<sy lb="169" cb="5" le="177" ce="5">
<n32 lb="169" cb="13">
<n32 lb="169" cb="13">
<drx lb="169" cb="13" kind="lvalue" nm="Flag"/>
</n32>
</n32>
<u lb="169" cb="19" le="177" ce="5">
<dx lb="170" cb="5" le="170" ce="14">
<bks lb="170" cb="14"/>
</dx>
<cax lb="171" cb="5" le="172" ce="22">
<n32 lb="171" cb="10">
<drx lb="171" cb="10" id="beea35f2d02dff2e31ba86eb58cb0486_a03d0021facd8888bc4c5a88f0e47709" nm="MCAF_Code16"/>
</n32>
<mce lb="172" cb="7" le="172" ce="22" nbparm="1" id="852f9bdcb70821f89b2fb96f2747c080_98c3e06f50f34c0d8714a508f9caf4d7">
<exp pvirg="true"/>
<mex lb="172" cb="7" id="852f9bdcb70821f89b2fb96f2747c080_98c3e06f50f34c0d8714a508f9caf4d7" nm="setIsThumb" arrow="1">
<n19 lb="172" cb="7"/>
</mex>
<n9 lb="172" cb="18"/>
</mce>
</cax>
<bks lb="173" cb="7"/>
<cax lb="174" cb="5" le="175" ce="23">
<n32 lb="174" cb="10">
<drx lb="174" cb="10" id="beea35f2d02dff2e31ba86eb58cb0486_c943aabe35153af67435ccb2bfbd9876" nm="MCAF_Code32"/>
</n32>
<mce lb="175" cb="7" le="175" ce="23" nbparm="1" id="852f9bdcb70821f89b2fb96f2747c080_98c3e06f50f34c0d8714a508f9caf4d7">
<exp pvirg="true"/>
<mex lb="175" cb="7" id="852f9bdcb70821f89b2fb96f2747c080_98c3e06f50f34c0d8714a508f9caf4d7" nm="setIsThumb" arrow="1">
<n19 lb="175" cb="7"/>
</mex>
<n9 lb="175" cb="18"/>
</mce>
</cax>
<bks lb="176" cb="7"/>
</u>
</sy>
</u>

</Stmt>
</m>
<m name="getPointerSize" id="852f9bdcb70821f89b2fb96f2747c080_f6341a5794652ca8c66abad04ce25a13" file="1" linestart="180" lineend="180" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="180" cb="35" le="180" ce="47">
<rx lb="180" cb="37" le="180" ce="44" pvirg="true">
<n32 lb="180" cb="44">
<n45 lb="180" cb="44">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isThumb" id="852f9bdcb70821f89b2fb96f2747c080_a5435cb4107dab85d3fa9f5c498d1fdc" file="1" linestart="181" lineend="181" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="181" cb="24" le="181" ce="46">
<rx lb="181" cb="26" le="181" ce="33" pvirg="true">
<n32 lb="181" cb="33">
<mex lb="181" cb="33" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_ba6ff51fffb284940ef19edc62311627" nm="isThumbMode" arrow="1">
<n19 lb="181" cb="33"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="setIsThumb" id="852f9bdcb70821f89b2fb96f2747c080_98c3e06f50f34c0d8714a508f9caf4d7" file="1" linestart="182" lineend="182" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="it" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="182" cb="28" le="182" ce="48">
<xop lb="182" cb="30" le="182" ce="44" kind="=">
<mex lb="182" cb="30" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_ba6ff51fffb284940ef19edc62311627" nm="isThumbMode" arrow="1">
<n19 lb="182" cb="30"/>
</mex>
<n32 lb="182" cb="44">
<drx lb="182" cb="44" kind="lvalue" nm="it"/>
</n32>
</xop>
</u>

</Stmt>
</m>
<m name="isLittle" id="852f9bdcb70821f89b2fb96f2747c080_9c053c37d39cf962cbb43d5159a437d4" file="1" linestart="183" lineend="183" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="183" cb="25" le="183" ce="50">
<rx lb="183" cb="27" le="183" ce="34" pvirg="true">
<n32 lb="183" cb="34">
<mex lb="183" cb="34" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_bc2fe03316b641ca20209a58e302c731" nm="IsLittleEndian" arrow="1">
<n19 lb="183" cb="34"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="operator=" id="852f9bdcb70821f89b2fb96f2747c080_7a21ccf35cd190687f4889a8855521f0" file="1" linestart="42" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="&lt;anonymous&gt;::ARMAsmBackend &amp;">
<lrf>
<rt>
<cr id="852f9bdcb70821f89b2fb96f2747c080_4097733aefa4e8575ca98906ccef202a"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::ARMAsmBackend &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="852f9bdcb70821f89b2fb96f2747c080_4097733aefa4e8575ca98906ccef202a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<c name="ARMAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_fb23ed6aad1c9a57bf1761e29c515011" file="1" linestart="42" lineend="42" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::ARMAsmBackend &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="852f9bdcb70821f89b2fb96f2747c080_4097733aefa4e8575ca98906ccef202a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<f name="getRelaxedOpcode" id="852f9bdcb70821f89b2fb96f2747c080_98e553c2cce6cb7840639b40ac56abc5" file="1" linestart="187" lineend="197" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Op" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="187" cb="47" le="197" ce="1">
<sy lb="188" cb="3" le="196" ce="3">
<n32 lb="188" cb="11">
<drx lb="188" cb="11" kind="lvalue" nm="Op"/>
</n32>
<u lb="188" cb="15" le="196" ce="3">
<dx lb="189" cb="3" le="189" ce="19">
<rx lb="189" cb="12" le="189" ce="19" pvirg="true">
<n32 lb="189" cb="19">
<drx lb="189" cb="19" kind="lvalue" nm="Op"/>
</n32>
</rx>
</dx>
</u>
</sy>
</u>

</Stmt>
</f>
<m name="mayNeedRelaxation" id="852f9bdcb70821f89b2fb96f2747c080_818b711de48c82bfe88c98818690a0f9" file="1" linestart="199" lineend="203" previous="852f9bdcb70821f89b2fb96f2747c080_818b711de48c82bfe88c98818690a0f9" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Inst" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="199" cb="65" le="203" ce="1">
<if lb="200" cb="3" le="201" ce="12">
<xop lb="200" cb="7" le="200" ce="60" kind="!=">
<ce lb="200" cb="7" le="200" ce="40" nbparm="1" id="852f9bdcb70821f89b2fb96f2747c080_98e553c2cce6cb7840639b40ac56abc5">
<exp pvirg="true"/>
<n32 lb="200" cb="7">
<drx lb="200" cb="7" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_98e553c2cce6cb7840639b40ac56abc5" nm="getRelaxedOpcode"/>
</n32>
<mce lb="200" cb="24" le="200" ce="39" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_46b3bb981e3eac72bf4a064f46183045">
<exp pvirg="true"/>
<mex lb="200" cb="24" le="200" ce="29" id="b3d79b6498e401eea6fd4a0a2ff0b44a_46b3bb981e3eac72bf4a064f46183045" nm="getOpcode" point="1">
<drx lb="200" cb="24" kind="lvalue" nm="Inst"/>
</mex>
</mce>
</ce>
<mce lb="200" cb="45" le="200" ce="60" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_46b3bb981e3eac72bf4a064f46183045">
<exp pvirg="true"/>
<mex lb="200" cb="45" le="200" ce="50" id="b3d79b6498e401eea6fd4a0a2ff0b44a_46b3bb981e3eac72bf4a064f46183045" nm="getOpcode" point="1">
<drx lb="200" cb="45" kind="lvalue" nm="Inst"/>
</mex>
</mce>
</xop>
<rx lb="201" cb="5" le="201" ce="12" pvirg="true">
<n9 lb="201" cb="12"/>
</rx>
</if>
<rx lb="202" cb="3" le="202" ce="10" pvirg="true">
<n9 lb="202" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="fixupNeedsRelaxation" id="852f9bdcb70821f89b2fb96f2747c080_18d8bcfc2e4f43e13f4011acdd84b405" file="1" linestart="205" lineend="245" previous="852f9bdcb70821f89b2fb96f2747c080_18d8bcfc2e4f43e13f4011acdd84b405" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Fixup" proto="const llvm::MCFixup &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Value" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="DF" proto="const llvm::MCRelaxableFragment *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc0fc8f2eb97706161dc0456f9cf15db_6778dbfdbd00182635a47ba1cd5a55f2"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Layout" proto="const llvm::MCAsmLayout &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_c878f098b114504cb3a84e40589703c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="208" cb="75" le="245" ce="1">
<sy lb="209" cb="3" le="243" ce="3">
<ocast lb="209" cb="11" le="209" ce="35">
<bt name="unsigned int"/>
<n32 lb="209" cb="21" le="209" ce="35">
<mce lb="209" cb="21" le="209" ce="35" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4">
<exp pvirg="true"/>
<mex lb="209" cb="21" le="209" ce="27" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4" nm="getKind" point="1">
<drx lb="209" cb="21" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</n32>
</ocast>
<u lb="209" cb="38" le="243" ce="3">
<cax lb="210" cb="3" le="219" ce="3">
<n32 lb="210" cb="8" le="210" ce="13">
<drx lb="210" cb="8" le="210" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_d14275cd39ffe392a909609859d27248" nm="fixup_arm_thumb_br"/>
</n32>
<u lb="210" cb="33" le="219" ce="3">
<dst lb="217" cb="5" le="217" ce="40">
<exp pvirg="true"/>
<Var nm="Offset" value="true">
<Tdef>
<bt name="long long"/>
</Tdef>
<xop lb="217" cb="22" le="217" ce="39" kind="-">
<n26 lb="217" cb="22" le="217" ce="35">
<n32 lb="217" cb="30">
<n32 lb="217" cb="30">
<drx lb="217" cb="30" kind="lvalue" nm="Value"/>
</n32>
</n32>
</n26>
<n32 lb="217" cb="39">
<n45 lb="217" cb="39">
<flit/>
</n45>
</n32>
</xop>
</Var>
</dst>
<rx lb="218" cb="5" le="218" ce="39" pvirg="true">
<xop lb="218" cb="12" le="218" ce="39" kind="||">
<xop lb="218" cb="12" le="218" ce="21" kind="&gt;">
<n32 lb="218" cb="12">
<drx lb="218" cb="12" kind="lvalue" nm="Offset"/>
</n32>
<n32 lb="218" cb="21">
<n45 lb="218" cb="21">
<flit/>
</n45>
</n32>
</xop>
<xop lb="218" cb="29" le="218" ce="39" kind="&lt;">
<n32 lb="218" cb="29">
<drx lb="218" cb="29" kind="lvalue" nm="Offset"/>
</n32>
<n32 lb="218" cb="38" le="218" ce="39">
<uo lb="218" cb="38" le="218" ce="39" kind="-">
<n45 lb="218" cb="39">
<flit/>
</n45>
</uo>
</n32>
</xop>
</xop>
</rx>
</u>
</cax>
<cax lb="220" cb="3" le="229" ce="3">
<n32 lb="220" cb="8" le="220" ce="13">
<drx lb="220" cb="8" le="220" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_82045b9190730dcacd051417d5c3dfb8" nm="fixup_arm_thumb_bcc"/>
</n32>
<u lb="220" cb="34" le="229" ce="3">
<dst lb="227" cb="5" le="227" ce="40">
<exp pvirg="true"/>
<Var nm="Offset" value="true">
<Tdef>
<bt name="long long"/>
</Tdef>
<xop lb="227" cb="22" le="227" ce="39" kind="-">
<n26 lb="227" cb="22" le="227" ce="35">
<n32 lb="227" cb="30">
<n32 lb="227" cb="30">
<drx lb="227" cb="30" kind="lvalue" nm="Value"/>
</n32>
</n32>
</n26>
<n32 lb="227" cb="39">
<n45 lb="227" cb="39"/>
</n32>
</xop>
</Var>
</dst>
<rx lb="228" cb="5" le="228" ce="38" pvirg="true">
<xop lb="228" cb="12" le="228" ce="38" kind="||">
<xop lb="228" cb="12" le="228" ce="21" kind="&gt;">
<n32 lb="228" cb="12">
<drx lb="228" cb="12" kind="lvalue" nm="Offset"/>
</n32>
<n32 lb="228" cb="21">
<n45 lb="228" cb="21">
<flit/>
</n45>
</n32>
</xop>
<xop lb="228" cb="28" le="228" ce="38" kind="&lt;">
<n32 lb="228" cb="28">
<drx lb="228" cb="28" kind="lvalue" nm="Offset"/>
</n32>
<n32 lb="228" cb="37" le="228" ce="38">
<uo lb="228" cb="37" le="228" ce="38" kind="-">
<n45 lb="228" cb="38">
<flit/>
</n45>
</uo>
</n32>
</xop>
</xop>
</rx>
</u>
</cax>
<cax lb="230" cb="3" le="236" ce="3">
<n32 lb="230" cb="8" le="230" ce="13">
<drx lb="230" cb="8" le="230" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_ee5db731854f603ed849de46034705d9" nm="fixup_thumb_adr_pcrel_10"/>
</n32>
<cax lb="231" cb="3" le="236" ce="3">
<n32 lb="231" cb="8" le="231" ce="13">
<drx lb="231" cb="8" le="231" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_171c722472cf7c27b4e056fd08fab830" nm="fixup_arm_thumb_cp"/>
</n32>
<u lb="231" cb="33" le="236" ce="3">
<dst lb="234" cb="5" le="234" ce="40">
<exp pvirg="true"/>
<Var nm="Offset" value="true">
<Tdef>
<bt name="long long"/>
</Tdef>
<xop lb="234" cb="22" le="234" ce="39" kind="-">
<n26 lb="234" cb="22" le="234" ce="35">
<n32 lb="234" cb="30">
<n32 lb="234" cb="30">
<drx lb="234" cb="30" kind="lvalue" nm="Value"/>
</n32>
</n32>
</n26>
<n32 lb="234" cb="39">
<n45 lb="234" cb="39"/>
</n32>
</xop>
</Var>
</dst>
<rx lb="235" cb="5" le="235" ce="52" pvirg="true">
<xop lb="235" cb="12" le="235" ce="52" kind="||">
<xop lb="235" cb="12" le="235" ce="38" kind="||">
<xop lb="235" cb="12" le="235" ce="21" kind="&gt;">
<n32 lb="235" cb="12">
<drx lb="235" cb="12" kind="lvalue" nm="Offset"/>
</n32>
<n32 lb="235" cb="21">
<n45 lb="235" cb="21">
<flit/>
</n45>
</n32>
</xop>
<xop lb="235" cb="29" le="235" ce="38" kind="&lt;">
<n32 lb="235" cb="29">
<drx lb="235" cb="29" kind="lvalue" nm="Offset"/>
</n32>
<n32 lb="235" cb="38">
<n45 lb="235" cb="38">
<flit/>
</n45>
</n32>
</xop>
</xop>
<n32 lb="235" cb="43" le="235" ce="52">
<xop lb="235" cb="43" le="235" ce="52" kind="&amp;">
<n32 lb="235" cb="43">
<drx lb="235" cb="43" kind="lvalue" nm="Offset"/>
</n32>
<n32 lb="235" cb="52">
<n45 lb="235" cb="52">
<flit/>
</n45>
</n32>
</xop>
</n32>
</xop>
</rx>
</u>
</cax>
</cax>
<cax lb="237" cb="3" le="241" ce="34">
<n32 lb="237" cb="8" le="237" ce="13">
<drx lb="237" cb="8" le="237" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_1bd4f5ebc01feabe144eedf6d7a6696e" nm="fixup_arm_thumb_cb"/>
</n32>
<dst lb="241" cb="5" le="241" ce="34">
<exp pvirg="true"/>
<Var nm="Offset" value="true">
<Tdef>
<bt name="long long"/>
</Tdef>
<n32 lb="241" cb="22" le="241" ce="33">
<n46 lb="241" cb="22" le="241" ce="33">
<exp pvirg="true"/>
<xop lb="241" cb="23" le="241" ce="32" kind="&amp;">
<n32 lb="241" cb="23">
<drx lb="241" cb="23" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="241" cb="31" le="241" ce="32">
<uo lb="241" cb="31" le="241" ce="32" kind="~">
<n45 lb="241" cb="32">
<flit/>
</n45>
</uo>
</n32>
</xop>
</n46>
</n32>
</Var>
</dst>
</cax>
<rx lb="242" cb="5" le="242" ce="22" pvirg="true">
<xop lb="242" cb="12" le="242" ce="22" kind="==">
<n32 lb="242" cb="12">
<drx lb="242" cb="12" kind="lvalue" nm="Offset"/>
</n32>
<n32 lb="242" cb="22">
<n45 lb="242" cb="22">
<flit/>
</n45>
</n32>
</xop>
</rx>
</u>
</sy>
<ce lb="244" cb="3" le="244" ce="3" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="244" cb="3" le="244" ce="3">
<drx lb="244" cb="3" le="244" ce="3" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="244" cb="3">
<n52 lb="244" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="244" cb="3">
<n52 lb="244" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="244" cb="3">
<n45 lb="244" cb="3">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="relaxInstruction" id="852f9bdcb70821f89b2fb96f2747c080_f939249098aac68e69095519a4020ce2" file="1" linestart="247" lineend="274" previous="852f9bdcb70821f89b2fb96f2747c080_f939249098aac68e69095519a4020ce2" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Inst" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Res" proto="llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="247" cb="77" le="274" ce="1">
<dst lb="248" cb="3" le="248" ce="58">
<exp pvirg="true"/>
<Var nm="RelaxedOp" value="true">
<bt name="unsigned int"/>
<ce lb="248" cb="24" le="248" ce="57" nbparm="1" id="852f9bdcb70821f89b2fb96f2747c080_98e553c2cce6cb7840639b40ac56abc5">
<exp pvirg="true"/>
<n32 lb="248" cb="24">
<drx lb="248" cb="24" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_98e553c2cce6cb7840639b40ac56abc5" nm="getRelaxedOpcode"/>
</n32>
<mce lb="248" cb="41" le="248" ce="56" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_46b3bb981e3eac72bf4a064f46183045">
<exp pvirg="true"/>
<mex lb="248" cb="41" le="248" ce="46" id="b3d79b6498e401eea6fd4a0a2ff0b44a_46b3bb981e3eac72bf4a064f46183045" nm="getOpcode" point="1">
<drx lb="248" cb="41" kind="lvalue" nm="Inst"/>
</mex>
</mce>
</ce>
</Var>
</dst>
<if lb="251" cb="3" le="257" ce="3">
<xop lb="251" cb="7" le="251" ce="35" kind="==">
<n32 lb="251" cb="7">
<drx lb="251" cb="7" kind="lvalue" nm="RelaxedOp"/>
</n32>
<mce lb="251" cb="20" le="251" ce="35" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_46b3bb981e3eac72bf4a064f46183045">
<exp pvirg="true"/>
<mex lb="251" cb="20" le="251" ce="25" id="b3d79b6498e401eea6fd4a0a2ff0b44a_46b3bb981e3eac72bf4a064f46183045" nm="getOpcode" point="1">
<drx lb="251" cb="20" kind="lvalue" nm="Inst"/>
</mex>
</mce>
</xop>
<u lb="251" cb="38" le="257" ce="3">
<dst lb="252" cb="5" le="252" ce="25">
<exp pvirg="true"/>
<Var nm="Tmp" value="true">
<tss>
<templatebase id="6ce41074e417303b1650ed17224da591_58ace65d1e1b91adc642e9d53587ebbd"/>
<template_arguments>
<Stmt>
<n45 lb="252" cb="17">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
<n10 lb="252" cb="22">
<typeptr id="6ce41074e417303b1650ed17224da591_c3ceef8bf7fc3feda5f3891f9db5a971">
<template_arguments>
<integer value="256"/>
</template_arguments>
</typeptr>
<temp/>
</n10>
</Var>
</dst>
<dst lb="253" cb="5" le="253" ce="32">
<exp pvirg="true"/>
<Var nm="OS" value="true">
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_7f8264d6735487d69d5d4f9914eb9166"/>
</rt>
<n10 lb="253" cb="25" le="253" ce="31">
<typeptr id="9e05b9b4de196b39d65ee2f40ed8c864_798c2acedf1b0e630cc77fb3b41c8aaf"/>
<temp/>
<n32 lb="253" cb="28">
<drx lb="253" cb="28" kind="lvalue" nm="Tmp"/>
</n32>
</n10>
</Var>
</dst>
<mce lb="254" cb="5" le="254" ce="24" nbparm="4" id="b3d79b6498e401eea6fd4a0a2ff0b44a_0c232ea6071906a635eb2fcc6207458a">
<exp pvirg="true"/>
<mex lb="254" cb="5" le="254" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_0c232ea6071906a635eb2fcc6207458a" nm="dump_pretty" point="1">
<drx lb="254" cb="5" kind="lvalue" nm="Inst"/>
</mex>
<n32 lb="254" cb="22">
<drx lb="254" cb="22" kind="lvalue" nm="OS"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<ocx lb="255" cb="5" le="255" ce="11" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="255" cb="8">
<drx lb="255" cb="8" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<n32 lb="255" cb="5">
<drx lb="255" cb="5" kind="lvalue" nm="OS"/>
</n32>
<n32 lb="255" cb="11">
<n52 lb="255" cb="11">
<slit/>
</n52>
</n32>
</ocx>
<ce lb="256" cb="5" le="256" ce="70" nbparm="2" id="4490f7744b0eb140a59a313798e92590_9a7a1f22a7d8cf7e2f0a3598b17a174f">
<exp pvirg="true"/>
<n32 lb="256" cb="5">
<drx lb="256" cb="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_9a7a1f22a7d8cf7e2f0a3598b17a174f" nm="report_fatal_error"/>
</n32>
<mte lb="256" cb="24" le="256" ce="69">
<exp pvirg="true"/>
<n32 lb="256" cb="24" le="256" ce="69">
<ocx lb="256" cb="24" le="256" ce="69" nbparm="2" id="96ed60b524dd53b8d6b92c178537632e_6931b603b9aba3a20016a190a6bedd2b">
<exp pvirg="true"/>
<n32 lb="256" cb="60">
<drx lb="256" cb="60" kind="lvalue" id="96ed60b524dd53b8d6b92c178537632e_6931b603b9aba3a20016a190a6bedd2b" nm="operator+"/>
</n32>
<n32 lb="256" cb="24">
<n52 lb="256" cb="24">
<slit/>
</n52>
</n32>
<mte lb="256" cb="62" le="256" ce="69">
<exp pvirg="true"/>
<n32 lb="256" cb="62" le="256" ce="69">
<mce lb="256" cb="62" le="256" ce="69" nbparm="0" id="9e05b9b4de196b39d65ee2f40ed8c864_ed32c05e9d90f1c0a4c685b541579076">
<exp pvirg="true"/>
<mex lb="256" cb="62" le="256" ce="65" id="9e05b9b4de196b39d65ee2f40ed8c864_ed32c05e9d90f1c0a4c685b541579076" nm="str" point="1">
<drx lb="256" cb="62" kind="lvalue" nm="OS"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
</n32>
</mte>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</u>
</if>
<ocx lb="272" cb="3" le="272" ce="9" nbparm="2" id="b3d79b6498e401eea6fd4a0a2ff0b44a_5560900eae44184a505ba09354ec9f1e">
<exp pvirg="true"/>
<n32 lb="272" cb="7">
<drx lb="272" cb="7" kind="lvalue" id="b3d79b6498e401eea6fd4a0a2ff0b44a_5560900eae44184a505ba09354ec9f1e" nm="operator="/>
</n32>
<drx lb="272" cb="3" kind="lvalue" nm="Res"/>
<drx lb="272" cb="9" kind="lvalue" nm="Inst"/>
</ocx>
<mce lb="273" cb="3" le="273" ce="26" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_70ff361b35a230ba9a393ed7d81725f6">
<exp pvirg="true"/>
<mex lb="273" cb="3" le="273" ce="7" id="b3d79b6498e401eea6fd4a0a2ff0b44a_70ff361b35a230ba9a393ed7d81725f6" nm="setOpcode" point="1">
<drx lb="273" cb="3" kind="lvalue" nm="Res"/>
</mex>
<n32 lb="273" cb="17">
<drx lb="273" cb="17" kind="lvalue" nm="RelaxedOp"/>
</n32>
</mce>
</u>

</Stmt>
</m>
<m name="writeNopData" id="852f9bdcb70821f89b2fb96f2747c080_60d0a051b525469e4d18d92458514496" file="1" linestart="276" lineend="307" previous="852f9bdcb70821f89b2fb96f2747c080_60d0a051b525469e4d18d92458514496" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Count" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="OW" proto="llvm::MCObjectWriter *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="276" cb="76" le="307" ce="1">
<dst lb="277" cb="3" le="277" ce="50">
<exp pvirg="true"/>
<Var nm="Thumb1_16bitNopEncoding" value="true">
<QualType const="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</QualType>
<n32 lb="277" cb="44">
<n45 lb="277" cb="44">
<flit/>
</n45>
</n32>
</Var>
</dst>
<dst lb="278" cb="3" le="278" ce="50">
<exp pvirg="true"/>
<Var nm="Thumb2_16bitNopEncoding" value="true">
<QualType const="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</QualType>
<n32 lb="278" cb="44">
<n45 lb="278" cb="44">
<flit/>
</n45>
</n32>
</Var>
</dst>
<dst lb="279" cb="3" le="279" ce="48">
<exp pvirg="true"/>
<Var nm="ARMv4_NopEncoding" value="true">
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
<n45 lb="279" cb="38">
<flit/>
</n45>
</Var>
</dst>
<dst lb="280" cb="3" le="280" ce="50">
<exp pvirg="true"/>
<Var nm="ARMv6T2_NopEncoding" value="true">
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
<n45 lb="280" cb="40">
<flit/>
</n45>
</Var>
</dst>
<if lb="281" cb="3" le="290" ce="3">
<mce lb="281" cb="7" le="281" ce="15" nbparm="0" id="852f9bdcb70821f89b2fb96f2747c080_a5435cb4107dab85d3fa9f5c498d1fdc">
<exp pvirg="true"/>
<mex lb="281" cb="7" id="852f9bdcb70821f89b2fb96f2747c080_a5435cb4107dab85d3fa9f5c498d1fdc" nm="isThumb" arrow="1">
<n19 lb="281" cb="7"/>
</mex>
</mce>
<u lb="281" cb="18" le="290" ce="3">
<dst lb="282" cb="5" le="283" ce="68">
<exp pvirg="true"/>
<Var nm="nopEncoding" value="true">
<QualType const="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</QualType>
<n32 lb="282" cb="34" le="283" ce="45">
<co lb="282" cb="34" le="283" ce="45">
<exp pvirg="true"/>
<mce lb="282" cb="34" le="282" ce="41" nbparm="0" id="852f9bdcb70821f89b2fb96f2747c080_a5f8471fbbbf930369d71227aa5f4976">
<exp pvirg="true"/>
<mex lb="282" cb="34" id="852f9bdcb70821f89b2fb96f2747c080_a5f8471fbbbf930369d71227aa5f4976" nm="hasNOP" arrow="1">
<n19 lb="282" cb="34"/>
</mex>
</mce>
<drx lb="282" cb="45" kind="lvalue" nm="Thumb2_16bitNopEncoding"/>
<drx lb="283" cb="45" kind="lvalue" nm="Thumb1_16bitNopEncoding"/>
</co>
</n32>
</Var>
</dst>
<dst lb="284" cb="5" le="284" ce="33">
<exp pvirg="true"/>
<Var nm="NumNops" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="284" cb="24" le="284" ce="32" kind="/">
<n32 lb="284" cb="24">
<drx lb="284" cb="24" kind="lvalue" nm="Count"/>
</n32>
<n32 lb="284" cb="32">
<n45 lb="284" cb="32">
<flit/>
</n45>
</n32>
</xop>
</Var>
</dst>
<fx lb="285" cb="5" le="286" ce="30">
<dst lb="285" cb="10" le="285" ce="24">
<exp pvirg="true"/>
<Var nm="i" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="285" cb="23">
<n45 lb="285" cb="23">
<flit/>
</n45>
</n32>
</Var>
</dst>
<xop lb="285" cb="26" le="285" ce="31" kind="!=">
<n32 lb="285" cb="26">
<drx lb="285" cb="26" kind="lvalue" nm="i"/>
</n32>
<n32 lb="285" cb="31">
<drx lb="285" cb="31" kind="lvalue" nm="NumNops"/>
</n32>
</xop>
<uo lb="285" cb="40" le="285" ce="42" kind="++">
<drx lb="285" cb="42" kind="lvalue" nm="i"/>
</uo>
<mce lb="286" cb="7" le="286" ce="30" nbparm="1" id="d40db948024fca4b42b0715f2a933104_f85e647c4a6f8b6a5836a726445ae411">
<exp pvirg="true"/>
<mex lb="286" cb="7" le="286" ce="11" id="d40db948024fca4b42b0715f2a933104_f85e647c4a6f8b6a5836a726445ae411" nm="Write16" arrow="1">
<n32 lb="286" cb="7">
<drx lb="286" cb="7" kind="lvalue" nm="OW"/>
</n32>
</mex>
<n32 lb="286" cb="19">
<drx lb="286" cb="19" kind="lvalue" nm="nopEncoding"/>
</n32>
</mce>
</fx>
<if lb="287" cb="5" le="288" ce="19">
<n32 lb="287" cb="9" le="287" ce="17">
<xop lb="287" cb="9" le="287" ce="17" kind="&amp;">
<n32 lb="287" cb="9">
<drx lb="287" cb="9" kind="lvalue" nm="Count"/>
</n32>
<n32 lb="287" cb="17">
<n45 lb="287" cb="17">
<flit/>
</n45>
</n32>
</xop>
</n32>
<mce lb="288" cb="7" le="288" ce="19" nbparm="1" id="d40db948024fca4b42b0715f2a933104_5bc59e7849ed5d1b23af407e5c213650">
<exp pvirg="true"/>
<mex lb="288" cb="7" le="288" ce="11" id="d40db948024fca4b42b0715f2a933104_5bc59e7849ed5d1b23af407e5c213650" nm="Write8" arrow="1">
<n32 lb="288" cb="7">
<drx lb="288" cb="7" kind="lvalue" nm="OW"/>
</n32>
</mex>
<n32 lb="288" cb="18">
<n45 lb="288" cb="18"/>
</n32>
</mce>
</if>
<rx lb="289" cb="5" le="289" ce="12" pvirg="true">
<n9 lb="289" cb="12"/>
</rx>
</u>
</if>
<dst lb="292" cb="3" le="293" ce="60">
<exp pvirg="true"/>
<Var nm="nopEncoding" value="true">
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
<n32 lb="292" cb="32" le="293" ce="43">
<co lb="292" cb="32" le="293" ce="43">
<exp pvirg="true"/>
<mce lb="292" cb="32" le="292" ce="39" nbparm="0" id="852f9bdcb70821f89b2fb96f2747c080_a5f8471fbbbf930369d71227aa5f4976">
<exp pvirg="true"/>
<mex lb="292" cb="32" id="852f9bdcb70821f89b2fb96f2747c080_a5f8471fbbbf930369d71227aa5f4976" nm="hasNOP" arrow="1">
<n19 lb="292" cb="32"/>
</mex>
</mce>
<drx lb="292" cb="43" kind="lvalue" nm="ARMv6T2_NopEncoding"/>
<drx lb="293" cb="43" kind="lvalue" nm="ARMv4_NopEncoding"/>
</co>
</n32>
</Var>
</dst>
<dst lb="294" cb="3" le="294" ce="31">
<exp pvirg="true"/>
<Var nm="NumNops" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="294" cb="22" le="294" ce="30" kind="/">
<n32 lb="294" cb="22">
<drx lb="294" cb="22" kind="lvalue" nm="Count"/>
</n32>
<n32 lb="294" cb="30">
<n45 lb="294" cb="30">
<flit/>
</n45>
</n32>
</xop>
</Var>
</dst>
<fx lb="295" cb="3" le="296" ce="28">
<dst lb="295" cb="8" le="295" ce="22">
<exp pvirg="true"/>
<Var nm="i" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="295" cb="21">
<n45 lb="295" cb="21"/>
</n32>
</Var>
</dst>
<xop lb="295" cb="24" le="295" ce="29" kind="!=">
<n32 lb="295" cb="24">
<drx lb="295" cb="24" kind="lvalue" nm="i"/>
</n32>
<n32 lb="295" cb="29">
<drx lb="295" cb="29" kind="lvalue" nm="NumNops"/>
</n32>
</xop>
<uo lb="295" cb="38" le="295" ce="40" kind="++">
<drx lb="295" cb="40" kind="lvalue" nm="i"/>
</uo>
<mce lb="296" cb="5" le="296" ce="28" nbparm="1" id="d40db948024fca4b42b0715f2a933104_15c8a24e8363280ade3daf2e5dbe47a6">
<exp pvirg="true"/>
<mex lb="296" cb="5" le="296" ce="9" id="d40db948024fca4b42b0715f2a933104_15c8a24e8363280ade3daf2e5dbe47a6" nm="Write32" arrow="1">
<n32 lb="296" cb="5">
<drx lb="296" cb="5" kind="lvalue" nm="OW"/>
</n32>
</mex>
<n32 lb="296" cb="17">
<drx lb="296" cb="17" kind="lvalue" nm="nopEncoding"/>
</n32>
</mce>
</fx>
<sy lb="299" cb="3" le="304" ce="3">
<xop lb="299" cb="11" le="299" ce="19" kind="%">
<n32 lb="299" cb="11">
<drx lb="299" cb="11" kind="lvalue" nm="Count"/>
</n32>
<n32 lb="299" cb="19">
<n45 lb="299" cb="19"/>
</n32>
</xop>
<u lb="299" cb="22" le="304" ce="3">
<dx lb="300" cb="3" le="300" ce="12">
<bks lb="300" cb="12"/>
</dx>
<cax lb="301" cb="3" le="301" ce="23">
<n32 lb="301" cb="8">
<n45 lb="301" cb="8"/>
</n32>
<mce lb="301" cb="11" le="301" ce="23" nbparm="1" id="d40db948024fca4b42b0715f2a933104_5bc59e7849ed5d1b23af407e5c213650">
<exp pvirg="true"/>
<mex lb="301" cb="11" le="301" ce="15" id="d40db948024fca4b42b0715f2a933104_5bc59e7849ed5d1b23af407e5c213650" nm="Write8" arrow="1">
<n32 lb="301" cb="11">
<drx lb="301" cb="11" kind="lvalue" nm="OW"/>
</n32>
</mex>
<n32 lb="301" cb="22">
<n45 lb="301" cb="22"/>
</n32>
</mce>
</cax>
<bks lb="301" cb="26"/>
<cax lb="302" cb="3" le="302" ce="24">
<n32 lb="302" cb="8">
<n45 lb="302" cb="8"/>
</n32>
<mce lb="302" cb="11" le="302" ce="24" nbparm="1" id="d40db948024fca4b42b0715f2a933104_f85e647c4a6f8b6a5836a726445ae411">
<exp pvirg="true"/>
<mex lb="302" cb="11" le="302" ce="15" id="d40db948024fca4b42b0715f2a933104_f85e647c4a6f8b6a5836a726445ae411" nm="Write16" arrow="1">
<n32 lb="302" cb="11">
<drx lb="302" cb="11" kind="lvalue" nm="OW"/>
</n32>
</mex>
<n32 lb="302" cb="23">
<n45 lb="302" cb="23"/>
</n32>
</mce>
</cax>
<bks lb="302" cb="27"/>
<cax lb="303" cb="3" le="303" ce="24">
<n32 lb="303" cb="8">
<n45 lb="303" cb="8">
<flit/>
</n45>
</n32>
<mce lb="303" cb="11" le="303" ce="24" nbparm="1" id="d40db948024fca4b42b0715f2a933104_f85e647c4a6f8b6a5836a726445ae411">
<exp pvirg="true"/>
<mex lb="303" cb="11" le="303" ce="15" id="d40db948024fca4b42b0715f2a933104_f85e647c4a6f8b6a5836a726445ae411" nm="Write16" arrow="1">
<n32 lb="303" cb="11">
<drx lb="303" cb="11" kind="lvalue" nm="OW"/>
</n32>
</mex>
<n32 lb="303" cb="23">
<n45 lb="303" cb="23"/>
</n32>
</mce>
</cax>
<mce lb="303" cb="27" le="303" ce="42" nbparm="1" id="d40db948024fca4b42b0715f2a933104_5bc59e7849ed5d1b23af407e5c213650">
<exp pvirg="true"/>
<mex lb="303" cb="27" le="303" ce="31" id="d40db948024fca4b42b0715f2a933104_5bc59e7849ed5d1b23af407e5c213650" nm="Write8" arrow="1">
<n32 lb="303" cb="27">
<drx lb="303" cb="27" kind="lvalue" nm="OW"/>
</n32>
</mex>
<n32 lb="303" cb="38">
<n45 lb="303" cb="38">
<flit/>
</n45>
</n32>
</mce>
<bks lb="303" cb="45"/>
</u>
</sy>
<rx lb="306" cb="3" le="306" ce="10" pvirg="true">
<n9 lb="306" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<f name="swapHalfWords" id="852f9bdcb70821f89b2fb96f2747c080_9f8ece61bd2996ed6eb5175edadf1783" file="1" linestart="309" lineend="319" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="Value" proto="uint32_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="IsLittleEndian" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="309" cb="68" le="319" ce="1">
<if lb="310" cb="3" le="318" ce="12" else="true" elselb="318" elsecb="5">
<n32 lb="310" cb="7">
<drx lb="310" cb="7" kind="lvalue" nm="IsLittleEndian"/>
</n32>
<u lb="310" cb="23" le="316" ce="3">
<dst lb="313" cb="5" le="313" ce="50">
<exp pvirg="true"/>
<Var nm="Swapped" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<xop lb="313" cb="24" le="313" ce="48" kind="&gt;&gt;">
<n46 lb="313" cb="24" le="313" ce="43">
<exp pvirg="true"/>
<xop lb="313" cb="25" le="313" ce="33" kind="&amp;">
<n32 lb="313" cb="25">
<drx lb="313" cb="25" kind="lvalue" nm="Value"/>
</n32>
<n45 lb="313" cb="33">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="313" cb="48"/>
</xop>
</Var>
</dst>
<cao lb="314" cb="5" le="314" ce="40" kind="|=">
<drx lb="314" cb="5" kind="lvalue" nm="Swapped"/>
<xop lb="314" cb="16" le="314" ce="40" kind="&lt;&lt;">
<n46 lb="314" cb="16" le="314" ce="35">
<exp pvirg="true"/>
<xop lb="314" cb="17" le="314" ce="25" kind="&amp;">
<n32 lb="314" cb="17">
<drx lb="314" cb="17" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="314" cb="25">
<n45 lb="314" cb="25"/>
</n32>
</xop>
</n46>
<n45 lb="314" cb="40"/>
</xop>
</cao>
<rx lb="315" cb="5" le="315" ce="12" pvirg="true">
<n32 lb="315" cb="12">
<drx lb="315" cb="12" kind="lvalue" nm="Swapped"/>
</n32>
</rx>
</u>
<rx lb="318" cb="5" le="318" ce="12" pvirg="true">
<n32 lb="318" cb="12">
<drx lb="318" cb="12" kind="lvalue" nm="Value"/>
</n32>
</rx>
</if>
</u>

</Stmt>
</f>
<f name="joinHalfWords" id="852f9bdcb70821f89b2fb96f2747c080_b3e94c1d173412b7faf16f0390323939" file="1" linestart="321" lineend="334" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="FirstHalf" proto="uint32_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="SecondHalf" proto="uint32_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="IsLittleEndian" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="322" cb="52" le="334" ce="1">
<dst lb="323" cb="3" le="323" ce="17">
<exp pvirg="true"/>
<Var nm="Value" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</Var>
</dst>
<if lb="325" cb="3" le="331" ce="3" else="true" elselb="328" elsecb="10">
<n32 lb="325" cb="7">
<drx lb="325" cb="7" kind="lvalue" nm="IsLittleEndian"/>
</n32>
<u lb="325" cb="23" le="328" ce="3">
<xop lb="326" cb="5" le="326" ce="38" kind="=">
<drx lb="326" cb="5" kind="lvalue" nm="Value"/>
<xop lb="326" cb="13" le="326" ce="38" kind="&lt;&lt;">
<n46 lb="326" cb="13" le="326" ce="33">
<exp pvirg="true"/>
<xop lb="326" cb="14" le="326" ce="27" kind="&amp;">
<n32 lb="326" cb="14">
<drx lb="326" cb="14" kind="lvalue" nm="SecondHalf"/>
</n32>
<n32 lb="326" cb="27">
<n45 lb="326" cb="27">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="326" cb="38">
<flit/>
</n45>
</xop>
</xop>
<cao lb="327" cb="5" le="327" ce="33" kind="|=">
<drx lb="327" cb="5" kind="lvalue" nm="Value"/>
<n46 lb="327" cb="14" le="327" ce="33">
<exp pvirg="true"/>
<xop lb="327" cb="15" le="327" ce="27" kind="&amp;">
<n32 lb="327" cb="15">
<drx lb="327" cb="15" kind="lvalue" nm="FirstHalf"/>
</n32>
<n32 lb="327" cb="27">
<n45 lb="327" cb="27"/>
</n32>
</xop>
</n46>
</cao>
</u>
<u lb="328" cb="10" le="331" ce="3">
<xop lb="329" cb="5" le="329" ce="33" kind="=">
<drx lb="329" cb="5" kind="lvalue" nm="Value"/>
<n46 lb="329" cb="13" le="329" ce="33">
<exp pvirg="true"/>
<xop lb="329" cb="14" le="329" ce="27" kind="&amp;">
<n32 lb="329" cb="14">
<drx lb="329" cb="14" kind="lvalue" nm="SecondHalf"/>
</n32>
<n32 lb="329" cb="27">
<n45 lb="329" cb="27"/>
</n32>
</xop>
</n46>
</xop>
<cao lb="330" cb="5" le="330" ce="38" kind="|=">
<drx lb="330" cb="5" kind="lvalue" nm="Value"/>
<xop lb="330" cb="14" le="330" ce="38" kind="&lt;&lt;">
<n46 lb="330" cb="14" le="330" ce="33">
<exp pvirg="true"/>
<xop lb="330" cb="15" le="330" ce="27" kind="&amp;">
<n32 lb="330" cb="15">
<drx lb="330" cb="15" kind="lvalue" nm="FirstHalf"/>
</n32>
<n32 lb="330" cb="27">
<n45 lb="330" cb="27"/>
</n32>
</xop>
</n46>
<n45 lb="330" cb="38"/>
</xop>
</cao>
</u>
</if>
<rx lb="333" cb="3" le="333" ce="10" pvirg="true">
<n32 lb="333" cb="10">
<drx lb="333" cb="10" kind="lvalue" nm="Value"/>
</n32>
</rx>
</u>

</Stmt>
</f>
<f name="adjustFixupValue" id="852f9bdcb70821f89b2fb96f2747c080_e0b1e82e8b68155ed2aff498546f3b30" file="1" linestart="336" lineend="590" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Fixup" proto="const llvm::MCFixup &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Value" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="IsPCRel" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="Ctx" proto="llvm::MCContext *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="IsLittleEndian" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="338" cb="55" le="590" ce="1">
<dst lb="339" cb="3" le="339" ce="34">
<exp pvirg="true"/>
<Var nm="Kind" value="true">
<bt name="unsigned int"/>
<n32 lb="339" cb="19" le="339" ce="33">
<mce lb="339" cb="19" le="339" ce="33" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4">
<exp pvirg="true"/>
<mex lb="339" cb="19" le="339" ce="25" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4" nm="getKind" point="1">
<drx lb="339" cb="19" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</n32>
</Var>
</dst>
<sy lb="340" cb="3" le="589" ce="3">
<n32 lb="340" cb="11">
<drx lb="340" cb="11" kind="lvalue" nm="Kind"/>
</n32>
<u lb="340" cb="17" le="589" ce="3">
<dx lb="341" cb="3" le="342" ce="5">
<ce lb="342" cb="5" le="342" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="342" cb="5" le="342" ce="5">
<drx lb="342" cb="5" le="342" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="342" cb="5">
<n52 lb="342" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="342" cb="5">
<n52 lb="342" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="342" cb="5">
<n45 lb="342" cb="5">
<flit/>
</n45>
</n32>
</ce>
</dx>
<cax lb="343" cb="3" le="346" ce="12">
<n32 lb="343" cb="8">
<drx lb="343" cb="8" id="276500ab2a3064a3cdd4ecc61ff8456d_1a7f4dbfc66674e2c3776e45dcced05b" nm="FK_Data_1"/>
</n32>
<cax lb="344" cb="3" le="346" ce="12">
<n32 lb="344" cb="8">
<drx lb="344" cb="8" id="276500ab2a3064a3cdd4ecc61ff8456d_a1cdcf45495856d9d2071f5245878809" nm="FK_Data_2"/>
</n32>
<cax lb="345" cb="3" le="346" ce="12">
<n32 lb="345" cb="8">
<drx lb="345" cb="8" id="276500ab2a3064a3cdd4ecc61ff8456d_e73ca658c1b7fb8b0565bb9b989078fd" nm="FK_Data_4"/>
</n32>
<rx lb="346" cb="5" le="346" ce="12" pvirg="true">
<n32 lb="346" cb="12">
<n32 lb="346" cb="12">
<drx lb="346" cb="12" kind="lvalue" nm="Value"/>
</n32>
</n32>
</rx>
</cax>
</cax>
</cax>
<cax lb="347" cb="3" le="348" ce="12">
<n32 lb="347" cb="8">
<drx lb="347" cb="8" id="276500ab2a3064a3cdd4ecc61ff8456d_f4788c6238ad9e21a230e8a266d18d65" nm="FK_SecRel_2"/>
</n32>
<rx lb="348" cb="5" le="348" ce="12" pvirg="true">
<n32 lb="348" cb="12">
<n32 lb="348" cb="12">
<drx lb="348" cb="12" kind="lvalue" nm="Value"/>
</n32>
</n32>
</rx>
</cax>
<cax lb="349" cb="3" le="350" ce="12">
<n32 lb="349" cb="8">
<drx lb="349" cb="8" id="276500ab2a3064a3cdd4ecc61ff8456d_8d64a98a51d89ef86a40fe416f32b8be" nm="FK_SecRel_4"/>
</n32>
<rx lb="350" cb="5" le="350" ce="12" pvirg="true">
<n32 lb="350" cb="12">
<n32 lb="350" cb="12">
<drx lb="350" cb="12" kind="lvalue" nm="Value"/>
</n32>
</n32>
</rx>
</cax>
<cax lb="351" cb="3" le="353" ce="17">
<n32 lb="351" cb="8" le="351" ce="13">
<drx lb="351" cb="8" le="351" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_00322a800010f65e71262ca3b823a461" nm="fixup_arm_movt_hi16"/>
</n32>
<if lb="352" cb="5" le="353" ce="17">
<uo lb="352" cb="9" le="352" ce="10" kind="!">
<n32 lb="352" cb="10">
<drx lb="352" cb="10" kind="lvalue" nm="IsPCRel"/>
</n32>
</uo>
<cao lb="353" cb="7" le="353" ce="17" kind="&gt;&gt;=">
<drx lb="353" cb="7" kind="lvalue" nm="Value"/>
<n45 lb="353" cb="17">
<flit/>
</n45>
</cao>
</if>
</cax>
<cax lb="355" cb="3" le="362" ce="3">
<n32 lb="355" cb="8" le="355" ce="13">
<drx lb="355" cb="8" le="355" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_f62cddca601186c76ff17ab3db9d3e07" nm="fixup_arm_movw_lo16"/>
</n32>
<u lb="355" cb="34" le="362" ce="3">
<dst lb="356" cb="5" le="356" ce="42">
<exp pvirg="true"/>
<Var nm="Hi4" value="true">
<bt name="unsigned int"/>
<n32 lb="356" cb="20" le="356" ce="40">
<xop lb="356" cb="20" le="356" ce="40" kind="&gt;&gt;">
<n46 lb="356" cb="20" le="356" ce="35">
<exp pvirg="true"/>
<xop lb="356" cb="21" le="356" ce="29" kind="&amp;">
<n32 lb="356" cb="21">
<drx lb="356" cb="21" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="356" cb="29">
<n45 lb="356" cb="29">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="356" cb="40">
<flit/>
</n45>
</xop>
</n32>
</Var>
</dst>
<dst lb="357" cb="5" le="357" ce="35">
<exp pvirg="true"/>
<Var nm="Lo12" value="true">
<bt name="unsigned int"/>
<n32 lb="357" cb="21" le="357" ce="29">
<xop lb="357" cb="21" le="357" ce="29" kind="&amp;">
<n32 lb="357" cb="21">
<drx lb="357" cb="21" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="357" cb="29">
<n45 lb="357" cb="29">
<flit/>
</n45>
</n32>
</xop>
</n32>
</Var>
</dst>
<xop lb="360" cb="5" le="360" ce="32" kind="=">
<drx lb="360" cb="5" kind="lvalue" nm="Value"/>
<n32 lb="360" cb="13" le="360" ce="32">
<xop lb="360" cb="13" le="360" ce="32" kind="|">
<n46 lb="360" cb="13" le="360" ce="23">
<exp pvirg="true"/>
<xop lb="360" cb="14" le="360" ce="21" kind="&lt;&lt;">
<n32 lb="360" cb="14">
<drx lb="360" cb="14" kind="lvalue" nm="Hi4"/>
</n32>
<n45 lb="360" cb="21"/>
</xop>
</n46>
<n32 lb="360" cb="27" le="360" ce="32">
<n46 lb="360" cb="27" le="360" ce="32">
<exp pvirg="true"/>
<drx lb="360" cb="28" kind="lvalue" nm="Lo12"/>
</n46>
</n32>
</xop>
</n32>
</xop>
<rx lb="361" cb="5" le="361" ce="12" pvirg="true">
<n32 lb="361" cb="12">
<n32 lb="361" cb="12">
<drx lb="361" cb="12" kind="lvalue" nm="Value"/>
</n32>
</n32>
</rx>
</u>
</cax>
<cax lb="363" cb="3" le="365" ce="17">
<n32 lb="363" cb="8" le="363" ce="13">
<drx lb="363" cb="8" le="363" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_de94a76f5e39ff252ed9fb7dccf004d4" nm="fixup_t2_movt_hi16"/>
</n32>
<if lb="364" cb="5" le="365" ce="17">
<uo lb="364" cb="9" le="364" ce="10" kind="!">
<n32 lb="364" cb="10">
<drx lb="364" cb="10" kind="lvalue" nm="IsPCRel"/>
</n32>
</uo>
<cao lb="365" cb="7" le="365" ce="17" kind="&gt;&gt;=">
<drx lb="365" cb="7" kind="lvalue" nm="Value"/>
<n45 lb="365" cb="17"/>
</cao>
</if>
</cax>
<cax lb="367" cb="3" le="378" ce="3">
<n32 lb="367" cb="8" le="367" ce="13">
<drx lb="367" cb="8" le="367" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_e926a0fae052d9ac35302fba434faf41" nm="fixup_t2_movw_lo16"/>
</n32>
<u lb="367" cb="33" le="378" ce="3">
<dst lb="368" cb="5" le="368" ce="42">
<exp pvirg="true"/>
<Var nm="Hi4" value="true">
<bt name="unsigned int"/>
<n32 lb="368" cb="20" le="368" ce="40">
<xop lb="368" cb="20" le="368" ce="40" kind="&gt;&gt;">
<n46 lb="368" cb="20" le="368" ce="35">
<exp pvirg="true"/>
<xop lb="368" cb="21" le="368" ce="29" kind="&amp;">
<n32 lb="368" cb="21">
<drx lb="368" cb="21" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="368" cb="29">
<n45 lb="368" cb="29"/>
</n32>
</xop>
</n46>
<n45 lb="368" cb="40"/>
</xop>
</n32>
</Var>
</dst>
<dst lb="369" cb="5" le="369" ce="39">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="369" cb="18" le="369" ce="37">
<xop lb="369" cb="18" le="369" ce="37" kind="&gt;&gt;">
<n46 lb="369" cb="18" le="369" ce="32">
<exp pvirg="true"/>
<xop lb="369" cb="19" le="369" ce="27" kind="&amp;">
<n32 lb="369" cb="19">
<drx lb="369" cb="19" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="369" cb="27">
<n45 lb="369" cb="27">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="369" cb="37">
<flit/>
</n45>
</xop>
</n32>
</Var>
</dst>
<dst lb="370" cb="5" le="370" ce="41">
<exp pvirg="true"/>
<Var nm="Mid3" value="true">
<bt name="unsigned int"/>
<n32 lb="370" cb="21" le="370" ce="40">
<xop lb="370" cb="21" le="370" ce="40" kind="&gt;&gt;">
<n46 lb="370" cb="21" le="370" ce="35">
<exp pvirg="true"/>
<xop lb="370" cb="22" le="370" ce="30" kind="&amp;">
<n32 lb="370" cb="22">
<drx lb="370" cb="22" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="370" cb="30">
<n45 lb="370" cb="30">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="370" cb="40">
<flit/>
</n45>
</xop>
</n32>
</Var>
</dst>
<dst lb="371" cb="5" le="371" ce="33">
<exp pvirg="true"/>
<Var nm="Lo8" value="true">
<bt name="unsigned int"/>
<n32 lb="371" cb="20" le="371" ce="28">
<xop lb="371" cb="20" le="371" ce="28" kind="&amp;">
<n32 lb="371" cb="20">
<drx lb="371" cb="20" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="371" cb="28">
<n45 lb="371" cb="28">
<flit/>
</n45>
</n32>
</xop>
</n32>
</Var>
</dst>
<xop lb="376" cb="5" le="376" ce="58" kind="=">
<drx lb="376" cb="5" kind="lvalue" nm="Value"/>
<n32 lb="376" cb="13" le="376" ce="58">
<xop lb="376" cb="13" le="376" ce="58" kind="|">
<xop lb="376" cb="13" le="376" ce="50" kind="|">
<xop lb="376" cb="13" le="376" ce="35" kind="|">
<n46 lb="376" cb="13" le="376" ce="23">
<exp pvirg="true"/>
<xop lb="376" cb="14" le="376" ce="21" kind="&lt;&lt;">
<n32 lb="376" cb="14">
<drx lb="376" cb="14" kind="lvalue" nm="Hi4"/>
</n32>
<n45 lb="376" cb="21"/>
</xop>
</n46>
<n46 lb="376" cb="27" le="376" ce="35">
<exp pvirg="true"/>
<xop lb="376" cb="28" le="376" ce="33" kind="&lt;&lt;">
<n32 lb="376" cb="28">
<drx lb="376" cb="28" kind="lvalue" nm="i"/>
</n32>
<n45 lb="376" cb="33">
<flit/>
</n45>
</xop>
</n46>
</xop>
<n46 lb="376" cb="39" le="376" ce="50">
<exp pvirg="true"/>
<xop lb="376" cb="40" le="376" ce="48" kind="&lt;&lt;">
<n32 lb="376" cb="40">
<drx lb="376" cb="40" kind="lvalue" nm="Mid3"/>
</n32>
<n45 lb="376" cb="48"/>
</xop>
</n46>
</xop>
<n32 lb="376" cb="54" le="376" ce="58">
<n46 lb="376" cb="54" le="376" ce="58">
<exp pvirg="true"/>
<drx lb="376" cb="55" kind="lvalue" nm="Lo8"/>
</n46>
</n32>
</xop>
</n32>
</xop>
<rx lb="377" cb="5" le="377" ce="47" pvirg="true">
<ce lb="377" cb="12" le="377" ce="47" nbparm="2" id="852f9bdcb70821f89b2fb96f2747c080_9f8ece61bd2996ed6eb5175edadf1783">
<exp pvirg="true"/>
<n32 lb="377" cb="12">
<drx lb="377" cb="12" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_9f8ece61bd2996ed6eb5175edadf1783" nm="swapHalfWords"/>
</n32>
<n32 lb="377" cb="26">
<n32 lb="377" cb="26">
<drx lb="377" cb="26" kind="lvalue" nm="Value"/>
</n32>
</n32>
<n32 lb="377" cb="33">
<drx lb="377" cb="33" kind="lvalue" nm="IsLittleEndian"/>
</n32>
</ce>
</rx>
</u>
</cax>
<cax lb="379" cb="3" le="381" ce="14">
<n32 lb="379" cb="8" le="379" ce="13">
<drx lb="379" cb="8" le="379" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_0098f6a59970dadbc105dc658e9b326e" nm="fixup_arm_ldst_pcrel_12"/>
</n32>
<cao lb="381" cb="5" le="381" ce="14" kind="-=">
<drx lb="381" cb="5" kind="lvalue" nm="Value"/>
<n32 lb="381" cb="14">
<n45 lb="381" cb="14">
<flit/>
</n45>
</n32>
</cao>
</cax>
<cax lb="383" cb="3" le="401" ce="3">
<n32 lb="383" cb="8" le="383" ce="13">
<drx lb="383" cb="8" le="383" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_4d0ef3a74cb9f86c957058fe2c358c79" nm="fixup_t2_ldst_pcrel_12"/>
</n32>
<u lb="383" cb="37" le="401" ce="3">
<cao lb="385" cb="5" le="385" ce="14" kind="-=">
<drx lb="385" cb="5" kind="lvalue" nm="Value"/>
<n32 lb="385" cb="14">
<n45 lb="385" cb="14"/>
</n32>
</cao>
<dst lb="386" cb="5" le="386" ce="22">
<exp pvirg="true"/>
<Var nm="isAdd" value="true">
<bt name="bool"/>
<n9 lb="386" cb="18"/>
</Var>
</dst>
<if lb="387" cb="5" le="390" ce="5">
<xop lb="387" cb="9" le="387" ce="26" kind="&lt;">
<ocast lb="387" cb="9" le="387" ce="18">
<Tdef>
<bt name="long long"/>
</Tdef>
<n32 lb="387" cb="18">
<n32 lb="387" cb="18">
<drx lb="387" cb="18" kind="lvalue" nm="Value"/>
</n32>
</n32>
</ocast>
<n32 lb="387" cb="26">
<n45 lb="387" cb="26">
<flit/>
</n45>
</n32>
</xop>
<u lb="387" cb="29" le="390" ce="5">
<xop lb="388" cb="7" le="388" ce="16" kind="=">
<drx lb="388" cb="7" kind="lvalue" nm="Value"/>
<uo lb="388" cb="15" le="388" ce="16" kind="-">
<n32 lb="388" cb="16">
<drx lb="388" cb="16" kind="lvalue" nm="Value"/>
</n32>
</uo>
</xop>
<xop lb="389" cb="7" le="389" ce="15" kind="=">
<drx lb="389" cb="7" kind="lvalue" nm="isAdd"/>
<n9 lb="389" cb="15"/>
</xop>
</u>
</if>
<if lb="391" cb="5" le="392" ce="77">
<xop lb="391" cb="9" le="391" ce="25" kind="&amp;&amp;">
<n32 lb="391" cb="9">
<n32 lb="391" cb="9">
<drx lb="391" cb="9" kind="lvalue" nm="Ctx"/>
</n32>
</n32>
<xop lb="391" cb="16" le="391" ce="25" kind="&gt;=">
<n32 lb="391" cb="16">
<drx lb="391" cb="16" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="391" cb="25">
<n45 lb="391" cb="25">
<flit/>
</n45>
</n32>
</xop>
</xop>
<mce lb="392" cb="7" le="392" ce="77" nbparm="2" id="0521a692a6291d3af05cf9d97c086513_20b95b7ff1d3a50a15eeb4f156713343">
<exp pvirg="true"/>
<mex lb="392" cb="7" le="392" ce="12" id="0521a692a6291d3af05cf9d97c086513_20b95b7ff1d3a50a15eeb4f156713343" nm="FatalError" arrow="1">
<n32 lb="392" cb="7">
<n32 lb="392" cb="7">
<drx lb="392" cb="7" kind="lvalue" nm="Ctx"/>
</n32>
</n32>
</mex>
<n10 lb="392" cb="23" le="392" ce="36">
<typeptr id="64805ad729d2da7126ad9f4ebb82b0b1_58a45668ea7634542e7869950622ef4f"/>
<temp/>
<mte lb="392" cb="23" le="392" ce="36">
<exp pvirg="true"/>
<mce lb="392" cb="23" le="392" ce="36" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_f1f32544ba2db9189a142d8b63e404c3">
<exp pvirg="true"/>
<mex lb="392" cb="23" le="392" ce="29" id="276500ab2a3064a3cdd4ecc61ff8456d_f1f32544ba2db9189a142d8b63e404c3" nm="getLoc" point="1">
<drx lb="392" cb="23" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</mte>
</n10>
<mte lb="392" cb="39">
<exp pvirg="true"/>
<n10 lb="392" cb="39">
<typeptr id="96ed60b524dd53b8d6b92c178537632e_50b43c2334b5224aebb38bf975bda87b"/>
<temp/>
<n32 lb="392" cb="39">
<n52 lb="392" cb="39">
<slit/>
</n52>
</n32>
</n10>
</mte>
</mce>
</if>
<cao lb="393" cb="5" le="393" ce="23" kind="|=">
<drx lb="393" cb="5" kind="lvalue" nm="Value"/>
<n32 lb="393" cb="14" le="393" ce="23">
<xop lb="393" cb="14" le="393" ce="23" kind="&lt;&lt;">
<n32 lb="393" cb="14">
<n32 lb="393" cb="14">
<drx lb="393" cb="14" kind="lvalue" nm="isAdd"/>
</n32>
</n32>
<n45 lb="393" cb="23">
<flit/>
</n45>
</xop>
</n32>
</cao>
<if lb="397" cb="5" le="398" ce="49">
<xop lb="397" cb="9" le="397" ce="22" kind="==">
<n32 lb="397" cb="9">
<drx lb="397" cb="9" kind="lvalue" nm="Kind"/>
</n32>
<n32 lb="397" cb="17" le="397" ce="22">
<drx lb="397" cb="17" le="397" ce="22" id="4c505c5d003aec194d3a4ee9f2162168_4d0ef3a74cb9f86c957058fe2c358c79" nm="fixup_t2_ldst_pcrel_12"/>
</n32>
</xop>
<rx lb="398" cb="7" le="398" ce="49" pvirg="true">
<ce lb="398" cb="14" le="398" ce="49" nbparm="2" id="852f9bdcb70821f89b2fb96f2747c080_9f8ece61bd2996ed6eb5175edadf1783">
<exp pvirg="true"/>
<n32 lb="398" cb="14">
<drx lb="398" cb="14" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_9f8ece61bd2996ed6eb5175edadf1783" nm="swapHalfWords"/>
</n32>
<n32 lb="398" cb="28">
<n32 lb="398" cb="28">
<drx lb="398" cb="28" kind="lvalue" nm="Value"/>
</n32>
</n32>
<n32 lb="398" cb="35">
<drx lb="398" cb="35" kind="lvalue" nm="IsLittleEndian"/>
</n32>
</ce>
</rx>
</if>
<rx lb="400" cb="5" le="400" ce="12" pvirg="true">
<n32 lb="400" cb="12">
<n32 lb="400" cb="12">
<drx lb="400" cb="12" kind="lvalue" nm="Value"/>
</n32>
</n32>
</rx>
</u>
</cax>
<cax lb="402" cb="3" le="403" ce="33">
<n32 lb="402" cb="8" le="402" ce="13">
<drx lb="402" cb="8" le="402" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_ee5db731854f603ed849de46034705d9" nm="fixup_thumb_adr_pcrel_10"/>
</n32>
<rx lb="403" cb="5" le="403" ce="33" pvirg="true">
<n32 lb="403" cb="12" le="403" ce="33">
<xop lb="403" cb="12" le="403" ce="33" kind="&amp;">
<n46 lb="403" cb="12" le="403" ce="29">
<exp pvirg="true"/>
<xop lb="403" cb="13" le="403" ce="28" kind="&gt;&gt;">
<n46 lb="403" cb="13" le="403" ce="23">
<exp pvirg="true"/>
<xop lb="403" cb="14" le="403" ce="22" kind="-">
<n32 lb="403" cb="14">
<drx lb="403" cb="14" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="403" cb="22">
<n45 lb="403" cb="22"/>
</n32>
</xop>
</n46>
<n45 lb="403" cb="28">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="403" cb="33">
<n45 lb="403" cb="33"/>
</n32>
</xop>
</n32>
</rx>
</cax>
<cax lb="404" cb="3" le="416" ce="3">
<n32 lb="404" cb="8" le="404" ce="13">
<drx lb="404" cb="8" le="404" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_fad407fc66773854c2f3b7cefeb71185" nm="fixup_arm_adr_pcrel_12"/>
</n32>
<u lb="404" cb="37" le="416" ce="3">
<cao lb="406" cb="5" le="406" ce="14" kind="-=">
<drx lb="406" cb="5" kind="lvalue" nm="Value"/>
<n32 lb="406" cb="14">
<n45 lb="406" cb="14"/>
</n32>
</cao>
<dst lb="407" cb="5" le="407" ce="21">
<exp pvirg="true"/>
<Var nm="opc" value="true">
<bt name="unsigned int"/>
<n32 lb="407" cb="20">
<n45 lb="407" cb="20"/>
</n32>
</Var>
</dst>
<if lb="408" cb="5" le="411" ce="5">
<xop lb="408" cb="9" le="408" ce="26" kind="&lt;">
<ocast lb="408" cb="9" le="408" ce="18">
<Tdef>
<bt name="long long"/>
</Tdef>
<n32 lb="408" cb="18">
<n32 lb="408" cb="18">
<drx lb="408" cb="18" kind="lvalue" nm="Value"/>
</n32>
</n32>
</ocast>
<n32 lb="408" cb="26">
<n45 lb="408" cb="26"/>
</n32>
</xop>
<u lb="408" cb="29" le="411" ce="5">
<xop lb="409" cb="7" le="409" ce="16" kind="=">
<drx lb="409" cb="7" kind="lvalue" nm="Value"/>
<uo lb="409" cb="15" le="409" ce="16" kind="-">
<n32 lb="409" cb="16">
<drx lb="409" cb="16" kind="lvalue" nm="Value"/>
</n32>
</uo>
</xop>
<xop lb="410" cb="7" le="410" ce="13" kind="=">
<drx lb="410" cb="7" kind="lvalue" nm="opc"/>
<n32 lb="410" cb="13">
<n45 lb="410" cb="13"/>
</n32>
</xop>
</u>
</if>
<if lb="412" cb="5" le="413" ce="77">
<xop lb="412" cb="9" le="412" ce="47" kind="&amp;&amp;">
<n32 lb="412" cb="9">
<n32 lb="412" cb="9">
<drx lb="412" cb="9" kind="lvalue" nm="Ctx"/>
</n32>
</n32>
<xop lb="412" cb="16" le="412" ce="47" kind="==">
<ce lb="412" cb="16" le="412" ce="41" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_889891d76afa044bce240923d7d756cf">
<exp pvirg="true"/>
<n32 lb="412" cb="16" le="412" ce="24">
<drx lb="412" cb="16" le="412" ce="24" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_889891d76afa044bce240923d7d756cf" nm="getSOImmVal"/>
</n32>
<n32 lb="412" cb="36">
<n32 lb="412" cb="36">
<drx lb="412" cb="36" kind="lvalue" nm="Value"/>
</n32>
</n32>
</ce>
<uo lb="412" cb="46" le="412" ce="47" kind="-">
<n45 lb="412" cb="47">
<flit/>
</n45>
</uo>
</xop>
</xop>
<mce lb="413" cb="7" le="413" ce="77" nbparm="2" id="0521a692a6291d3af05cf9d97c086513_20b95b7ff1d3a50a15eeb4f156713343">
<exp pvirg="true"/>
<mex lb="413" cb="7" le="413" ce="12" id="0521a692a6291d3af05cf9d97c086513_20b95b7ff1d3a50a15eeb4f156713343" nm="FatalError" arrow="1">
<n32 lb="413" cb="7">
<n32 lb="413" cb="7">
<drx lb="413" cb="7" kind="lvalue" nm="Ctx"/>
</n32>
</n32>
</mex>
<n10 lb="413" cb="23" le="413" ce="36">
<typeptr id="64805ad729d2da7126ad9f4ebb82b0b1_58a45668ea7634542e7869950622ef4f"/>
<temp/>
<mte lb="413" cb="23" le="413" ce="36">
<exp pvirg="true"/>
<mce lb="413" cb="23" le="413" ce="36" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_f1f32544ba2db9189a142d8b63e404c3">
<exp pvirg="true"/>
<mex lb="413" cb="23" le="413" ce="29" id="276500ab2a3064a3cdd4ecc61ff8456d_f1f32544ba2db9189a142d8b63e404c3" nm="getLoc" point="1">
<drx lb="413" cb="23" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</mte>
</n10>
<mte lb="413" cb="39">
<exp pvirg="true"/>
<n10 lb="413" cb="39">
<typeptr id="96ed60b524dd53b8d6b92c178537632e_50b43c2334b5224aebb38bf975bda87b"/>
<temp/>
<n32 lb="413" cb="39">
<n52 lb="413" cb="39"/>
</n32>
</n10>
</mte>
</mce>
</if>
<rx lb="415" cb="5" le="415" ce="51" pvirg="true">
<xop lb="415" cb="12" le="415" ce="51" kind="|">
<n32 lb="415" cb="12" le="415" ce="37">
<ce lb="415" cb="12" le="415" ce="37" nbparm="1" id="b05dfe46557589dafe8022bb703edb23_889891d76afa044bce240923d7d756cf">
<exp pvirg="true"/>
<n32 lb="415" cb="12" le="415" ce="20">
<drx lb="415" cb="12" le="415" ce="20" kind="lvalue" id="b05dfe46557589dafe8022bb703edb23_889891d76afa044bce240923d7d756cf" nm="getSOImmVal"/>
</n32>
<n32 lb="415" cb="32">
<n32 lb="415" cb="32">
<drx lb="415" cb="32" kind="lvalue" nm="Value"/>
</n32>
</n32>
</ce>
</n32>
<n46 lb="415" cb="41" le="415" ce="51">
<exp pvirg="true"/>
<xop lb="415" cb="42" le="415" ce="49" kind="&lt;&lt;">
<n32 lb="415" cb="42">
<drx lb="415" cb="42" kind="lvalue" nm="opc"/>
</n32>
<n45 lb="415" cb="49">
<flit/>
</n45>
</xop>
</n46>
</xop>
</rx>
</u>
</cax>
<cax lb="418" cb="3" le="432" ce="3">
<n32 lb="418" cb="8" le="418" ce="13">
<drx lb="418" cb="8" le="418" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_76295f6d8c80b969da75bca90a7d8614" nm="fixup_t2_adr_pcrel_12"/>
</n32>
<u lb="418" cb="36" le="432" ce="3">
<cao lb="419" cb="5" le="419" ce="14" kind="-=">
<drx lb="419" cb="5" kind="lvalue" nm="Value"/>
<n32 lb="419" cb="14">
<n45 lb="419" cb="14"/>
</n32>
</cao>
<dst lb="420" cb="5" le="420" ce="21">
<exp pvirg="true"/>
<Var nm="opc" value="true">
<bt name="unsigned int"/>
<n32 lb="420" cb="20">
<n45 lb="420" cb="20"/>
</n32>
</Var>
</dst>
<if lb="421" cb="5" le="424" ce="5">
<xop lb="421" cb="9" le="421" ce="26" kind="&lt;">
<ocast lb="421" cb="9" le="421" ce="18">
<Tdef>
<bt name="long long"/>
</Tdef>
<n32 lb="421" cb="18">
<n32 lb="421" cb="18">
<drx lb="421" cb="18" kind="lvalue" nm="Value"/>
</n32>
</n32>
</ocast>
<n32 lb="421" cb="26">
<n45 lb="421" cb="26"/>
</n32>
</xop>
<u lb="421" cb="29" le="424" ce="5">
<xop lb="422" cb="7" le="422" ce="16" kind="=">
<drx lb="422" cb="7" kind="lvalue" nm="Value"/>
<uo lb="422" cb="15" le="422" ce="16" kind="-">
<n32 lb="422" cb="16">
<drx lb="422" cb="16" kind="lvalue" nm="Value"/>
</n32>
</uo>
</xop>
<xop lb="423" cb="7" le="423" ce="13" kind="=">
<drx lb="423" cb="7" kind="lvalue" nm="opc"/>
<n32 lb="423" cb="13">
<n45 lb="423" cb="13">
<flit/>
</n45>
</n32>
</xop>
</u>
</if>
<dst lb="426" cb="5" le="426" ce="31">
<exp pvirg="true"/>
<Var nm="out" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n46 lb="426" cb="20" le="426" ce="30">
<exp pvirg="true"/>
<xop lb="426" cb="21" le="426" ce="28" kind="&lt;&lt;">
<n32 lb="426" cb="21">
<drx lb="426" cb="21" kind="lvalue" nm="opc"/>
</n32>
<n45 lb="426" cb="28"/>
</xop>
</n46>
</Var>
</dst>
<cao lb="427" cb="5" le="427" ce="31" kind="|=">
<drx lb="427" cb="5" kind="lvalue" nm="out"/>
<xop lb="427" cb="12" le="427" ce="31" kind="&lt;&lt;">
<n46 lb="427" cb="12" le="427" ce="26">
<exp pvirg="true"/>
<xop lb="427" cb="13" le="427" ce="21" kind="&amp;">
<n32 lb="427" cb="13">
<drx lb="427" cb="13" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="427" cb="21">
<n45 lb="427" cb="21"/>
</n32>
</xop>
</n46>
<n45 lb="427" cb="31">
<flit/>
</n45>
</xop>
</cao>
<cao lb="428" cb="5" le="428" ce="31" kind="|=">
<drx lb="428" cb="5" kind="lvalue" nm="out"/>
<xop lb="428" cb="12" le="428" ce="31" kind="&lt;&lt;">
<n46 lb="428" cb="12" le="428" ce="26">
<exp pvirg="true"/>
<xop lb="428" cb="13" le="428" ce="21" kind="&amp;">
<n32 lb="428" cb="13">
<drx lb="428" cb="13" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="428" cb="21">
<n45 lb="428" cb="21"/>
</n32>
</xop>
</n46>
<n45 lb="428" cb="31"/>
</xop>
</cao>
<cao lb="429" cb="5" le="429" ce="26" kind="|=">
<drx lb="429" cb="5" kind="lvalue" nm="out"/>
<n46 lb="429" cb="12" le="429" ce="26">
<exp pvirg="true"/>
<xop lb="429" cb="13" le="429" ce="21" kind="&amp;">
<n32 lb="429" cb="13">
<drx lb="429" cb="13" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="429" cb="21">
<n45 lb="429" cb="21"/>
</n32>
</xop>
</n46>
</cao>
<rx lb="431" cb="5" le="431" ce="45" pvirg="true">
<ce lb="431" cb="12" le="431" ce="45" nbparm="2" id="852f9bdcb70821f89b2fb96f2747c080_9f8ece61bd2996ed6eb5175edadf1783">
<exp pvirg="true"/>
<n32 lb="431" cb="12">
<drx lb="431" cb="12" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_9f8ece61bd2996ed6eb5175edadf1783" nm="swapHalfWords"/>
</n32>
<n32 lb="431" cb="26">
<drx lb="431" cb="26" kind="lvalue" nm="out"/>
</n32>
<n32 lb="431" cb="31">
<drx lb="431" cb="31" kind="lvalue" nm="IsLittleEndian"/>
</n32>
</ce>
</rx>
</u>
</cax>
<cax lb="434" cb="3" le="443" ce="16">
<n32 lb="434" cb="8" le="434" ce="13">
<drx lb="434" cb="8" le="434" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_abb9c84c71e57e1c6c368f5a1f0b4040" nm="fixup_arm_condbranch"/>
</n32>
<cax lb="435" cb="3" le="443" ce="16">
<n32 lb="435" cb="8" le="435" ce="13">
<drx lb="435" cb="8" le="435" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_0c43d0e05ef3d89ab3b6462c659428ba" nm="fixup_arm_uncondbranch"/>
</n32>
<cax lb="436" cb="3" le="443" ce="16">
<n32 lb="436" cb="8" le="436" ce="13">
<drx lb="436" cb="8" le="436" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_fc3502f6c5ca69ce109fd96de6c0e222" nm="fixup_arm_uncondbl"/>
</n32>
<cax lb="437" cb="3" le="443" ce="16">
<n32 lb="437" cb="8" le="437" ce="13">
<drx lb="437" cb="8" le="437" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_c958d94ea27f61b7130ac783a0a92256" nm="fixup_arm_condbl"/>
</n32>
<cax lb="438" cb="3" le="443" ce="16">
<n32 lb="438" cb="8" le="438" ce="13">
<drx lb="438" cb="8" le="438" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_b23548399f293ed9c986c1bda5ebb889" nm="fixup_arm_blx"/>
</n32>
<if lb="441" cb="5" le="443" ce="16">
<dst lb="441" cb="9" le="441" ce="80">
<exp pvirg="true"/>
<Var nm="SRE">
<pt>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_d043d8f39b4e1243ba83b654d7bdd0e2"/>
</rt>
</QualType>
</pt>
<ce lb="441" cb="38" le="441" ce="80" nbparm="1" id="65869d283167a146a6cfcba710ec8341_d61d9077405cffee539d7b2eacc3e4c3">
<exp pvirg="true"/>
<n32 lb="441" cb="38" le="441" ce="62">
<drx lb="441" cb="38" le="441" ce="62" kind="lvalue" id="65869d283167a146a6cfcba710ec8341_d61d9077405cffee539d7b2eacc3e4c3" nm="dyn_cast">
<template_arguments>
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_d043d8f39b4e1243ba83b654d7bdd0e2"/>
</rt>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_0f29b7896b35764a545396257701b0ee"/>
</rt>
</QualType>
</template_arguments>
</drx>
</n32>
<mce lb="441" cb="64" le="441" ce="79" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_1aeeb36c87d064fee05a676899858487">
<exp pvirg="true"/>
<mex lb="441" cb="64" le="441" ce="70" id="276500ab2a3064a3cdd4ecc61ff8456d_1aeeb36c87d064fee05a676899858487" nm="getValue" point="1">
<drx lb="441" cb="64" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</ce>
</Var>
</dst>
<n32 lb="441" cb="32">
<n32 lb="441" cb="32">
<drx lb="441" cb="32" kind="lvalue" nm="SRE"/>
</n32>
</n32>
<if lb="442" cb="7" le="443" ce="16">
<xop lb="442" cb="11" le="442" ce="46" kind="==">
<n32 lb="442" cb="11" le="442" ce="24">
<mce lb="442" cb="11" le="442" ce="24" nbparm="0" id="c6c8e579ec4c80fd3bfd5c18c764ca89_2151e676e6bc900aef9cb00d191e7d2b">
<exp pvirg="true"/>
<mex lb="442" cb="11" le="442" ce="16" id="c6c8e579ec4c80fd3bfd5c18c764ca89_2151e676e6bc900aef9cb00d191e7d2b" nm="getKind" arrow="1">
<n32 lb="442" cb="11">
<drx lb="442" cb="11" kind="lvalue" nm="SRE"/>
</n32>
</mex>
</mce>
</n32>
<n32 lb="442" cb="29" le="442" ce="46">
<drx lb="442" cb="29" le="442" ce="46" id="c6c8e579ec4c80fd3bfd5c18c764ca89_191ef56d0d158b3e59a7fa3e523d1961" nm="VK_ARM_TLSCALL"/>
</n32>
</xop>
<rx lb="443" cb="9" le="443" ce="16" pvirg="true">
<n32 lb="443" cb="16">
<n45 lb="443" cb="16"/>
</n32>
</rx>
</if>
</if>
</cax>
</cax>
</cax>
</cax>
</cax>
<rx lb="444" cb="5" le="444" ce="40" pvirg="true">
<n32 lb="444" cb="12" le="444" ce="40">
<xop lb="444" cb="12" le="444" ce="40" kind="&amp;">
<n32 lb="444" cb="12">
<n45 lb="444" cb="12">
<flit/>
</n45>
</n32>
<n46 lb="444" cb="23" le="444" ce="40">
<exp pvirg="true"/>
<xop lb="444" cb="24" le="444" ce="39" kind="&gt;&gt;">
<n46 lb="444" cb="24" le="444" ce="34">
<exp pvirg="true"/>
<xop lb="444" cb="25" le="444" ce="33" kind="-">
<n32 lb="444" cb="25">
<drx lb="444" cb="25" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="444" cb="33">
<n45 lb="444" cb="33"/>
</n32>
</xop>
</n46>
<n45 lb="444" cb="39"/>
</xop>
</n46>
</xop>
</n32>
</rx>
<cax lb="445" cb="3" le="463" ce="3">
<n32 lb="445" cb="8" le="445" ce="13">
<drx lb="445" cb="8" le="445" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_c0d4f9ddc086facfe36efc20e6b5d8cb" nm="fixup_t2_uncondbranch"/>
</n32>
<u lb="445" cb="36" le="463" ce="3">
<xop lb="446" cb="5" le="446" ce="21" kind="=">
<drx lb="446" cb="5" kind="lvalue" nm="Value"/>
<xop lb="446" cb="13" le="446" ce="21" kind="-">
<n32 lb="446" cb="13">
<drx lb="446" cb="13" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="446" cb="21">
<n45 lb="446" cb="21"/>
</n32>
</xop>
</xop>
<cao lb="447" cb="5" le="447" ce="15" kind="&gt;&gt;=">
<drx lb="447" cb="5" kind="lvalue" nm="Value"/>
<n45 lb="447" cb="15"/>
</cao>
<dst lb="449" cb="5" le="449" ce="21">
<exp pvirg="true"/>
<Var nm="out" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n32 lb="449" cb="20">
<n45 lb="449" cb="20"/>
</n32>
</Var>
</dst>
<dst lb="450" cb="5" le="450" ce="31">
<exp pvirg="true"/>
<Var nm="I" value="true">
<bt name="bool"/>
<n32 lb="450" cb="15" le="450" ce="23">
<xop lb="450" cb="15" le="450" ce="23" kind="&amp;">
<n32 lb="450" cb="15">
<drx lb="450" cb="15" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="450" cb="23">
<n45 lb="450" cb="23">
<flit/>
</n45>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="451" cb="5" le="451" ce="31">
<exp pvirg="true"/>
<Var nm="J1" value="true">
<bt name="bool"/>
<n32 lb="451" cb="15" le="451" ce="23">
<xop lb="451" cb="15" le="451" ce="23" kind="&amp;">
<n32 lb="451" cb="15">
<drx lb="451" cb="15" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="451" cb="23">
<n45 lb="451" cb="23">
<flit/>
</n45>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="452" cb="5" le="452" ce="31">
<exp pvirg="true"/>
<Var nm="J2" value="true">
<bt name="bool"/>
<n32 lb="452" cb="15" le="452" ce="23">
<xop lb="452" cb="15" le="452" ce="23" kind="&amp;">
<n32 lb="452" cb="15">
<drx lb="452" cb="15" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="452" cb="23">
<n45 lb="452" cb="23">
<flit/>
</n45>
</n32>
</xop>
</n32>
</Var>
</dst>
<cao lb="453" cb="5" le="453" ce="11" kind="^=">
<drx lb="453" cb="5" kind="lvalue" nm="J1"/>
<n32 lb="453" cb="11">
<n32 lb="453" cb="11">
<drx lb="453" cb="11" kind="lvalue" nm="I"/>
</n32>
</n32>
</cao>
<cao lb="454" cb="5" le="454" ce="11" kind="^=">
<drx lb="454" cb="5" kind="lvalue" nm="J2"/>
<n32 lb="454" cb="11">
<n32 lb="454" cb="11">
<drx lb="454" cb="11" kind="lvalue" nm="I"/>
</n32>
</n32>
</cao>
<cao lb="456" cb="5" le="456" ce="18" kind="|=">
<drx lb="456" cb="5" kind="lvalue" nm="out"/>
<n32 lb="456" cb="12" le="456" ce="18">
<xop lb="456" cb="12" le="456" ce="18" kind="&lt;&lt;">
<n32 lb="456" cb="12">
<n32 lb="456" cb="12">
<drx lb="456" cb="12" kind="lvalue" nm="I"/>
</n32>
</n32>
<n45 lb="456" cb="18"/>
</xop>
</n32>
</cao>
<cao lb="457" cb="5" le="457" ce="19" kind="|=">
<drx lb="457" cb="5" kind="lvalue" nm="out"/>
<n32 lb="457" cb="12" le="457" ce="19">
<xop lb="457" cb="12" le="457" ce="19" kind="&lt;&lt;">
<n32 lb="457" cb="12" le="457" ce="13">
<uo lb="457" cb="12" le="457" ce="13" kind="!">
<n32 lb="457" cb="13">
<drx lb="457" cb="13" kind="lvalue" nm="J1"/>
</n32>
</uo>
</n32>
<n45 lb="457" cb="19">
<flit/>
</n45>
</xop>
</n32>
</cao>
<cao lb="458" cb="5" le="458" ce="19" kind="|=">
<drx lb="458" cb="5" kind="lvalue" nm="out"/>
<n32 lb="458" cb="12" le="458" ce="19">
<xop lb="458" cb="12" le="458" ce="19" kind="&lt;&lt;">
<n32 lb="458" cb="12" le="458" ce="13">
<uo lb="458" cb="12" le="458" ce="13" kind="!">
<n32 lb="458" cb="13">
<drx lb="458" cb="13" kind="lvalue" nm="J2"/>
</n32>
</uo>
</n32>
<n45 lb="458" cb="19"/>
</xop>
</n32>
</cao>
<cao lb="459" cb="5" le="459" ce="35" kind="|=">
<drx lb="459" cb="5" kind="lvalue" nm="out"/>
<xop lb="459" cb="12" le="459" ce="35" kind="&lt;&lt;">
<n46 lb="459" cb="12" le="459" ce="29">
<exp pvirg="true"/>
<xop lb="459" cb="13" le="459" ce="21" kind="&amp;">
<n32 lb="459" cb="13">
<drx lb="459" cb="13" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="459" cb="21">
<n45 lb="459" cb="21">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="459" cb="35"/>
</xop>
</cao>
<cao lb="460" cb="5" le="460" ce="29" kind="|=">
<drx lb="460" cb="5" kind="lvalue" nm="out"/>
<n46 lb="460" cb="12" le="460" ce="29">
<exp pvirg="true"/>
<xop lb="460" cb="13" le="460" ce="21" kind="&amp;">
<n32 lb="460" cb="13">
<drx lb="460" cb="13" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="460" cb="21">
<n45 lb="460" cb="21">
<flit/>
</n45>
</n32>
</xop>
</n46>
</cao>
<rx lb="462" cb="5" le="462" ce="45" pvirg="true">
<ce lb="462" cb="12" le="462" ce="45" nbparm="2" id="852f9bdcb70821f89b2fb96f2747c080_9f8ece61bd2996ed6eb5175edadf1783">
<exp pvirg="true"/>
<n32 lb="462" cb="12">
<drx lb="462" cb="12" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_9f8ece61bd2996ed6eb5175edadf1783" nm="swapHalfWords"/>
</n32>
<n32 lb="462" cb="26">
<drx lb="462" cb="26" kind="lvalue" nm="out"/>
</n32>
<n32 lb="462" cb="31">
<drx lb="462" cb="31" kind="lvalue" nm="IsLittleEndian"/>
</n32>
</ce>
</rx>
</u>
</cax>
<cax lb="464" cb="3" le="476" ce="3">
<n32 lb="464" cb="8" le="464" ce="13">
<drx lb="464" cb="8" le="464" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_154c1ad7169d47030a1b0a0b0e662e38" nm="fixup_t2_condbranch"/>
</n32>
<u lb="464" cb="34" le="476" ce="3">
<xop lb="465" cb="5" le="465" ce="21" kind="=">
<drx lb="465" cb="5" kind="lvalue" nm="Value"/>
<xop lb="465" cb="13" le="465" ce="21" kind="-">
<n32 lb="465" cb="13">
<drx lb="465" cb="13" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="465" cb="21">
<n45 lb="465" cb="21"/>
</n32>
</xop>
</xop>
<cao lb="466" cb="5" le="466" ce="15" kind="&gt;&gt;=">
<drx lb="466" cb="5" kind="lvalue" nm="Value"/>
<n45 lb="466" cb="15"/>
</cao>
<dst lb="468" cb="5" le="468" ce="21">
<exp pvirg="true"/>
<Var nm="out" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="468" cb="20">
<n45 lb="468" cb="20"/>
</n32>
</Var>
</dst>
<cao lb="469" cb="5" le="469" ce="33" kind="|=">
<drx lb="469" cb="5" kind="lvalue" nm="out"/>
<xop lb="469" cb="12" le="469" ce="33" kind="&lt;&lt;">
<n46 lb="469" cb="12" le="469" ce="28">
<exp pvirg="true"/>
<xop lb="469" cb="13" le="469" ce="21" kind="&amp;">
<n32 lb="469" cb="13">
<drx lb="469" cb="13" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="469" cb="21">
<n45 lb="469" cb="21">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="469" cb="33">
<flit/>
</n45>
</xop>
</cao>
<cao lb="470" cb="5" le="470" ce="33" kind="|=">
<drx lb="470" cb="5" kind="lvalue" nm="out"/>
<xop lb="470" cb="12" le="470" ce="33" kind="&gt;&gt;">
<n46 lb="470" cb="12" le="470" ce="28">
<exp pvirg="true"/>
<xop lb="470" cb="13" le="470" ce="21" kind="&amp;">
<n32 lb="470" cb="13">
<drx lb="470" cb="13" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="470" cb="21">
<n45 lb="470" cb="21">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="470" cb="33"/>
</xop>
</cao>
<cao lb="471" cb="5" le="471" ce="33" kind="|=">
<drx lb="471" cb="5" kind="lvalue" nm="out"/>
<xop lb="471" cb="12" le="471" ce="33" kind="&gt;&gt;">
<n46 lb="471" cb="12" le="471" ce="28">
<exp pvirg="true"/>
<xop lb="471" cb="13" le="471" ce="21" kind="&amp;">
<n32 lb="471" cb="13">
<drx lb="471" cb="13" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="471" cb="21">
<n45 lb="471" cb="21">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="471" cb="33"/>
</xop>
</cao>
<cao lb="472" cb="5" le="472" ce="33" kind="|=">
<drx lb="472" cb="5" kind="lvalue" nm="out"/>
<xop lb="472" cb="12" le="472" ce="33" kind="&lt;&lt;">
<n46 lb="472" cb="12" le="472" ce="28">
<exp pvirg="true"/>
<xop lb="472" cb="13" le="472" ce="21" kind="&amp;">
<n32 lb="472" cb="13">
<drx lb="472" cb="13" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="472" cb="21">
<n45 lb="472" cb="21">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="472" cb="33"/>
</xop>
</cao>
<cao lb="473" cb="5" le="473" ce="28" kind="|=">
<drx lb="473" cb="5" kind="lvalue" nm="out"/>
<n46 lb="473" cb="12" le="473" ce="28">
<exp pvirg="true"/>
<xop lb="473" cb="13" le="473" ce="21" kind="&amp;">
<n32 lb="473" cb="13">
<drx lb="473" cb="13" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="473" cb="21">
<n45 lb="473" cb="21"/>
</n32>
</xop>
</n46>
</cao>
<rx lb="475" cb="5" le="475" ce="45" pvirg="true">
<ce lb="475" cb="12" le="475" ce="45" nbparm="2" id="852f9bdcb70821f89b2fb96f2747c080_9f8ece61bd2996ed6eb5175edadf1783">
<exp pvirg="true"/>
<n32 lb="475" cb="12">
<drx lb="475" cb="12" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_9f8ece61bd2996ed6eb5175edadf1783" nm="swapHalfWords"/>
</n32>
<n32 lb="475" cb="26">
<n32 lb="475" cb="26">
<drx lb="475" cb="26" kind="lvalue" nm="out"/>
</n32>
</n32>
<n32 lb="475" cb="31">
<drx lb="475" cb="31" kind="lvalue" nm="IsLittleEndian"/>
</n32>
</ce>
</rx>
</u>
</cax>
<cax lb="477" cb="3" le="503" ce="3">
<n32 lb="477" cb="8" le="477" ce="13">
<drx lb="477" cb="8" le="477" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_56b9b2b981f87c7be1e231d5c0b4b7e0" nm="fixup_arm_thumb_bl"/>
</n32>
<u lb="477" cb="33" le="503" ce="3">
<dst lb="490" cb="5" le="490" ce="39">
<exp pvirg="true"/>
<Var nm="offset" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n32 lb="490" cb="23" le="490" ce="38">
<xop lb="490" cb="23" le="490" ce="38" kind="&gt;&gt;">
<n46 lb="490" cb="23" le="490" ce="33">
<exp pvirg="true"/>
<xop lb="490" cb="24" le="490" ce="32" kind="-">
<n32 lb="490" cb="24">
<drx lb="490" cb="24" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="490" cb="32">
<n45 lb="490" cb="32"/>
</n32>
</xop>
</n46>
<n45 lb="490" cb="38"/>
</xop>
</n32>
</Var>
</dst>
<dst lb="491" cb="5" le="491" ce="49">
<exp pvirg="true"/>
<Var nm="signBit" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<xop lb="491" cb="24" le="491" ce="47" kind="&gt;&gt;">
<n46 lb="491" cb="24" le="491" ce="42">
<exp pvirg="true"/>
<xop lb="491" cb="25" le="491" ce="34" kind="&amp;">
<n32 lb="491" cb="25">
<drx lb="491" cb="25" kind="lvalue" nm="offset"/>
</n32>
<n32 lb="491" cb="34">
<n45 lb="491" cb="34"/>
</n32>
</xop>
</n46>
<n45 lb="491" cb="47"/>
</xop>
</Var>
</dst>
<dst lb="492" cb="5" le="492" ce="47">
<exp pvirg="true"/>
<Var nm="I1Bit" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<xop lb="492" cb="22" le="492" ce="45" kind="&gt;&gt;">
<n46 lb="492" cb="22" le="492" ce="40">
<exp pvirg="true"/>
<xop lb="492" cb="23" le="492" ce="32" kind="&amp;">
<n32 lb="492" cb="23">
<drx lb="492" cb="23" kind="lvalue" nm="offset"/>
</n32>
<n32 lb="492" cb="32">
<n45 lb="492" cb="32"/>
</n32>
</xop>
</n46>
<n45 lb="492" cb="45">
<flit/>
</n45>
</xop>
</Var>
</dst>
<dst lb="493" cb="5" le="493" ce="45">
<exp pvirg="true"/>
<Var nm="J1Bit" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<xop lb="493" cb="22" le="493" ce="38" kind="^">
<n46 lb="493" cb="22" le="493" ce="34">
<exp pvirg="true"/>
<xop lb="493" cb="23" le="493" ce="31" kind="^">
<n32 lb="493" cb="23">
<drx lb="493" cb="23" kind="lvalue" nm="I1Bit"/>
</n32>
<n32 lb="493" cb="31">
<n45 lb="493" cb="31"/>
</n32>
</xop>
</n46>
<n32 lb="493" cb="38">
<drx lb="493" cb="38" kind="lvalue" nm="signBit"/>
</n32>
</xop>
</Var>
</dst>
<dst lb="494" cb="5" le="494" ce="47">
<exp pvirg="true"/>
<Var nm="I2Bit" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<xop lb="494" cb="22" le="494" ce="45" kind="&gt;&gt;">
<n46 lb="494" cb="22" le="494" ce="40">
<exp pvirg="true"/>
<xop lb="494" cb="23" le="494" ce="32" kind="&amp;">
<n32 lb="494" cb="23">
<drx lb="494" cb="23" kind="lvalue" nm="offset"/>
</n32>
<n32 lb="494" cb="32">
<n45 lb="494" cb="32"/>
</n32>
</xop>
</n46>
<n45 lb="494" cb="45"/>
</xop>
</Var>
</dst>
<dst lb="495" cb="5" le="495" ce="45">
<exp pvirg="true"/>
<Var nm="J2Bit" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<xop lb="495" cb="22" le="495" ce="38" kind="^">
<n46 lb="495" cb="22" le="495" ce="34">
<exp pvirg="true"/>
<xop lb="495" cb="23" le="495" ce="31" kind="^">
<n32 lb="495" cb="23">
<drx lb="495" cb="23" kind="lvalue" nm="I2Bit"/>
</n32>
<n32 lb="495" cb="31">
<n45 lb="495" cb="31"/>
</n32>
</xop>
</n46>
<n32 lb="495" cb="38">
<drx lb="495" cb="38" kind="lvalue" nm="signBit"/>
</n32>
</xop>
</Var>
</dst>
<dst lb="496" cb="5" le="496" ce="51">
<exp pvirg="true"/>
<Var nm="imm10Bits" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<xop lb="496" cb="26" le="496" ce="49" kind="&gt;&gt;">
<n46 lb="496" cb="26" le="496" ce="44">
<exp pvirg="true"/>
<xop lb="496" cb="27" le="496" ce="36" kind="&amp;">
<n32 lb="496" cb="27">
<drx lb="496" cb="27" kind="lvalue" nm="offset"/>
</n32>
<n32 lb="496" cb="36">
<n45 lb="496" cb="36"/>
</n32>
</xop>
</n46>
<n45 lb="496" cb="49"/>
</xop>
</Var>
</dst>
<dst lb="497" cb="5" le="497" ce="47">
<exp pvirg="true"/>
<Var nm="imm11Bits" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n46 lb="497" cb="26" le="497" ce="46">
<exp pvirg="true"/>
<xop lb="497" cb="27" le="497" ce="36" kind="&amp;">
<n32 lb="497" cb="27">
<drx lb="497" cb="27" kind="lvalue" nm="offset"/>
</n32>
<n32 lb="497" cb="36">
<n45 lb="497" cb="36"/>
</n32>
</xop>
</n46>
</Var>
</dst>
<dst lb="499" cb="5" le="499" ce="75">
<exp pvirg="true"/>
<Var nm="FirstHalf" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n32 lb="499" cb="26" le="499" ce="74">
<n46 lb="499" cb="26" le="499" ce="74">
<exp pvirg="true"/>
<xop lb="499" cb="27" le="499" ce="65" kind="|">
<n46 lb="499" cb="27" le="499" ce="51">
<exp pvirg="true"/>
<xop lb="499" cb="28" le="499" ce="49" kind="&lt;&lt;">
<n32 lb="499" cb="28" le="499" ce="38">
<ocast lb="499" cb="28" le="499" ce="38">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<n32 lb="499" cb="38">
<n32 lb="499" cb="38">
<drx lb="499" cb="38" kind="lvalue" nm="signBit"/>
</n32>
</n32>
</ocast>
</n32>
<n45 lb="499" cb="49">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="499" cb="55" le="499" ce="65">
<ocast lb="499" cb="55" le="499" ce="65">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<n32 lb="499" cb="65">
<n32 lb="499" cb="65">
<drx lb="499" cb="65" kind="lvalue" nm="imm10Bits"/>
</n32>
</n32>
</ocast>
</n32>
</xop>
</n46>
</n32>
</Var>
</dst>
<dst lb="500" cb="5" le="501" ce="47">
<exp pvirg="true"/>
<Var nm="SecondHalf" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n32 lb="500" cb="27" le="501" ce="46">
<n46 lb="500" cb="27" le="501" ce="46">
<exp pvirg="true"/>
<xop lb="500" cb="28" le="501" ce="37" kind="|">
<xop lb="500" cb="28" le="500" ce="76" kind="|">
<n46 lb="500" cb="28" le="500" ce="50">
<exp pvirg="true"/>
<xop lb="500" cb="29" le="500" ce="48" kind="&lt;&lt;">
<n32 lb="500" cb="29" le="500" ce="39">
<ocast lb="500" cb="29" le="500" ce="39">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<n32 lb="500" cb="39">
<n32 lb="500" cb="39">
<drx lb="500" cb="39" kind="lvalue" nm="J1Bit"/>
</n32>
</n32>
</ocast>
</n32>
<n45 lb="500" cb="48"/>
</xop>
</n46>
<n46 lb="500" cb="54" le="500" ce="76">
<exp pvirg="true"/>
<xop lb="500" cb="55" le="500" ce="74" kind="&lt;&lt;">
<n32 lb="500" cb="55" le="500" ce="65">
<ocast lb="500" cb="55" le="500" ce="65">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<n32 lb="500" cb="65">
<n32 lb="500" cb="65">
<drx lb="500" cb="65" kind="lvalue" nm="J2Bit"/>
</n32>
</n32>
</ocast>
</n32>
<n45 lb="500" cb="74"/>
</xop>
</n46>
</xop>
<n32 lb="501" cb="27" le="501" ce="37">
<ocast lb="501" cb="27" le="501" ce="37">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<n32 lb="501" cb="37">
<n32 lb="501" cb="37">
<drx lb="501" cb="37" kind="lvalue" nm="imm11Bits"/>
</n32>
</n32>
</ocast>
</n32>
</xop>
</n46>
</n32>
</Var>
</dst>
<rx lb="502" cb="5" le="502" ce="63" pvirg="true">
<ce lb="502" cb="12" le="502" ce="63" nbparm="3" id="852f9bdcb70821f89b2fb96f2747c080_b3e94c1d173412b7faf16f0390323939">
<exp pvirg="true"/>
<n32 lb="502" cb="12">
<drx lb="502" cb="12" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_b3e94c1d173412b7faf16f0390323939" nm="joinHalfWords"/>
</n32>
<n32 lb="502" cb="26">
<drx lb="502" cb="26" kind="lvalue" nm="FirstHalf"/>
</n32>
<n32 lb="502" cb="37">
<drx lb="502" cb="37" kind="lvalue" nm="SecondHalf"/>
</n32>
<n32 lb="502" cb="49">
<drx lb="502" cb="49" kind="lvalue" nm="IsLittleEndian"/>
</n32>
</ce>
</rx>
</u>
</cax>
<cax lb="504" cb="3" le="533" ce="3">
<n32 lb="504" cb="8" le="504" ce="13">
<drx lb="504" cb="8" le="504" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_b981cf99f6e97cc96d40c72ed2025d75" nm="fixup_arm_thumb_blx"/>
</n32>
<u lb="504" cb="34" le="533" ce="3">
<dst lb="517" cb="5" le="517" ce="39">
<exp pvirg="true"/>
<Var nm="offset" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n32 lb="517" cb="23" le="517" ce="38">
<xop lb="517" cb="23" le="517" ce="38" kind="&gt;&gt;">
<n46 lb="517" cb="23" le="517" ce="33">
<exp pvirg="true"/>
<xop lb="517" cb="24" le="517" ce="32" kind="-">
<n32 lb="517" cb="24">
<drx lb="517" cb="24" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="517" cb="32">
<n45 lb="517" cb="32"/>
</n32>
</xop>
</n46>
<n45 lb="517" cb="38"/>
</xop>
</n32>
</Var>
</dst>
<if lb="518" cb="5" le="520" ce="18">
<dst lb="518" cb="9" le="518" ce="80">
<exp pvirg="true"/>
<Var nm="SRE">
<pt>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_d043d8f39b4e1243ba83b654d7bdd0e2"/>
</rt>
</QualType>
</pt>
<ce lb="518" cb="38" le="518" ce="80" nbparm="1" id="65869d283167a146a6cfcba710ec8341_d61d9077405cffee539d7b2eacc3e4c3">
<exp pvirg="true"/>
<n32 lb="518" cb="38" le="518" ce="62">
<drx lb="518" cb="38" le="518" ce="62" kind="lvalue" id="65869d283167a146a6cfcba710ec8341_d61d9077405cffee539d7b2eacc3e4c3" nm="dyn_cast">
<template_arguments>
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_d043d8f39b4e1243ba83b654d7bdd0e2"/>
</rt>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_0f29b7896b35764a545396257701b0ee"/>
</rt>
</QualType>
</template_arguments>
</drx>
</n32>
<mce lb="518" cb="64" le="518" ce="79" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_1aeeb36c87d064fee05a676899858487">
<exp pvirg="true"/>
<mex lb="518" cb="64" le="518" ce="70" id="276500ab2a3064a3cdd4ecc61ff8456d_1aeeb36c87d064fee05a676899858487" nm="getValue" point="1">
<drx lb="518" cb="64" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</ce>
</Var>
</dst>
<n32 lb="518" cb="32">
<n32 lb="518" cb="32">
<drx lb="518" cb="32" kind="lvalue" nm="SRE"/>
</n32>
</n32>
<if lb="519" cb="7" le="520" ce="18">
<xop lb="519" cb="11" le="519" ce="46" kind="==">
<n32 lb="519" cb="11" le="519" ce="24">
<mce lb="519" cb="11" le="519" ce="24" nbparm="0" id="c6c8e579ec4c80fd3bfd5c18c764ca89_2151e676e6bc900aef9cb00d191e7d2b">
<exp pvirg="true"/>
<mex lb="519" cb="11" le="519" ce="16" id="c6c8e579ec4c80fd3bfd5c18c764ca89_2151e676e6bc900aef9cb00d191e7d2b" nm="getKind" arrow="1">
<n32 lb="519" cb="11">
<drx lb="519" cb="11" kind="lvalue" nm="SRE"/>
</n32>
</mex>
</mce>
</n32>
<n32 lb="519" cb="29" le="519" ce="46">
<drx lb="519" cb="29" le="519" ce="46" id="c6c8e579ec4c80fd3bfd5c18c764ca89_191ef56d0d158b3e59a7fa3e523d1961" nm="VK_ARM_TLSCALL"/>
</n32>
</xop>
<xop lb="520" cb="9" le="520" ce="18" kind="=">
<drx lb="520" cb="9" kind="lvalue" nm="offset"/>
<n32 lb="520" cb="18">
<n45 lb="520" cb="18"/>
</n32>
</xop>
</if>
</if>
<dst lb="521" cb="5" le="521" ce="49">
<exp pvirg="true"/>
<Var nm="signBit" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<xop lb="521" cb="24" le="521" ce="47" kind="&gt;&gt;">
<n46 lb="521" cb="24" le="521" ce="42">
<exp pvirg="true"/>
<xop lb="521" cb="25" le="521" ce="34" kind="&amp;">
<n32 lb="521" cb="25">
<drx lb="521" cb="25" kind="lvalue" nm="offset"/>
</n32>
<n32 lb="521" cb="34">
<n45 lb="521" cb="34"/>
</n32>
</xop>
</n46>
<n45 lb="521" cb="47"/>
</xop>
</Var>
</dst>
<dst lb="522" cb="5" le="522" ce="47">
<exp pvirg="true"/>
<Var nm="I1Bit" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<xop lb="522" cb="22" le="522" ce="45" kind="&gt;&gt;">
<n46 lb="522" cb="22" le="522" ce="40">
<exp pvirg="true"/>
<xop lb="522" cb="23" le="522" ce="32" kind="&amp;">
<n32 lb="522" cb="23">
<drx lb="522" cb="23" kind="lvalue" nm="offset"/>
</n32>
<n32 lb="522" cb="32">
<n45 lb="522" cb="32"/>
</n32>
</xop>
</n46>
<n45 lb="522" cb="45"/>
</xop>
</Var>
</dst>
<dst lb="523" cb="5" le="523" ce="45">
<exp pvirg="true"/>
<Var nm="J1Bit" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<xop lb="523" cb="22" le="523" ce="38" kind="^">
<n46 lb="523" cb="22" le="523" ce="34">
<exp pvirg="true"/>
<xop lb="523" cb="23" le="523" ce="31" kind="^">
<n32 lb="523" cb="23">
<drx lb="523" cb="23" kind="lvalue" nm="I1Bit"/>
</n32>
<n32 lb="523" cb="31">
<n45 lb="523" cb="31"/>
</n32>
</xop>
</n46>
<n32 lb="523" cb="38">
<drx lb="523" cb="38" kind="lvalue" nm="signBit"/>
</n32>
</xop>
</Var>
</dst>
<dst lb="524" cb="5" le="524" ce="47">
<exp pvirg="true"/>
<Var nm="I2Bit" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<xop lb="524" cb="22" le="524" ce="45" kind="&gt;&gt;">
<n46 lb="524" cb="22" le="524" ce="40">
<exp pvirg="true"/>
<xop lb="524" cb="23" le="524" ce="32" kind="&amp;">
<n32 lb="524" cb="23">
<drx lb="524" cb="23" kind="lvalue" nm="offset"/>
</n32>
<n32 lb="524" cb="32">
<n45 lb="524" cb="32">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="524" cb="45">
<flit/>
</n45>
</xop>
</Var>
</dst>
<dst lb="525" cb="5" le="525" ce="45">
<exp pvirg="true"/>
<Var nm="J2Bit" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<xop lb="525" cb="22" le="525" ce="38" kind="^">
<n46 lb="525" cb="22" le="525" ce="34">
<exp pvirg="true"/>
<xop lb="525" cb="23" le="525" ce="31" kind="^">
<n32 lb="525" cb="23">
<drx lb="525" cb="23" kind="lvalue" nm="I2Bit"/>
</n32>
<n32 lb="525" cb="31">
<n45 lb="525" cb="31"/>
</n32>
</xop>
</n46>
<n32 lb="525" cb="38">
<drx lb="525" cb="38" kind="lvalue" nm="signBit"/>
</n32>
</xop>
</Var>
</dst>
<dst lb="526" cb="5" le="526" ce="51">
<exp pvirg="true"/>
<Var nm="imm10HBits" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<xop lb="526" cb="27" le="526" ce="49" kind="&gt;&gt;">
<n46 lb="526" cb="27" le="526" ce="44">
<exp pvirg="true"/>
<xop lb="526" cb="28" le="526" ce="37" kind="&amp;">
<n32 lb="526" cb="28">
<drx lb="526" cb="28" kind="lvalue" nm="offset"/>
</n32>
<n32 lb="526" cb="37">
<n45 lb="526" cb="37">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="526" cb="49"/>
</xop>
</Var>
</dst>
<dst lb="527" cb="5" le="527" ce="43">
<exp pvirg="true"/>
<Var nm="imm10LBits" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n46 lb="527" cb="27" le="527" ce="42">
<exp pvirg="true"/>
<xop lb="527" cb="28" le="527" ce="37" kind="&amp;">
<n32 lb="527" cb="28">
<drx lb="527" cb="28" kind="lvalue" nm="offset"/>
</n32>
<n32 lb="527" cb="37">
<n45 lb="527" cb="37">
<flit/>
</n45>
</n32>
</xop>
</n46>
</Var>
</dst>
<dst lb="529" cb="5" le="529" ce="76">
<exp pvirg="true"/>
<Var nm="FirstHalf" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n32 lb="529" cb="26" le="529" ce="75">
<n46 lb="529" cb="26" le="529" ce="75">
<exp pvirg="true"/>
<xop lb="529" cb="27" le="529" ce="65" kind="|">
<n46 lb="529" cb="27" le="529" ce="51">
<exp pvirg="true"/>
<xop lb="529" cb="28" le="529" ce="49" kind="&lt;&lt;">
<n32 lb="529" cb="28" le="529" ce="38">
<ocast lb="529" cb="28" le="529" ce="38">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<n32 lb="529" cb="38">
<n32 lb="529" cb="38">
<drx lb="529" cb="38" kind="lvalue" nm="signBit"/>
</n32>
</n32>
</ocast>
</n32>
<n45 lb="529" cb="49"/>
</xop>
</n46>
<n32 lb="529" cb="55" le="529" ce="65">
<ocast lb="529" cb="55" le="529" ce="65">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<n32 lb="529" cb="65">
<n32 lb="529" cb="65">
<drx lb="529" cb="65" kind="lvalue" nm="imm10HBits"/>
</n32>
</n32>
</ocast>
</n32>
</xop>
</n46>
</n32>
</Var>
</dst>
<dst lb="530" cb="5" le="531" ce="55">
<exp pvirg="true"/>
<Var nm="SecondHalf" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n32 lb="530" cb="27" le="531" ce="54">
<n46 lb="530" cb="27" le="531" ce="54">
<exp pvirg="true"/>
<xop lb="530" cb="28" le="531" ce="53" kind="|">
<xop lb="530" cb="28" le="530" ce="76" kind="|">
<n46 lb="530" cb="28" le="530" ce="50">
<exp pvirg="true"/>
<xop lb="530" cb="29" le="530" ce="48" kind="&lt;&lt;">
<n32 lb="530" cb="29" le="530" ce="39">
<ocast lb="530" cb="29" le="530" ce="39">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<n32 lb="530" cb="39">
<n32 lb="530" cb="39">
<drx lb="530" cb="39" kind="lvalue" nm="J1Bit"/>
</n32>
</n32>
</ocast>
</n32>
<n45 lb="530" cb="48"/>
</xop>
</n46>
<n46 lb="530" cb="54" le="530" ce="76">
<exp pvirg="true"/>
<xop lb="530" cb="55" le="530" ce="74" kind="&lt;&lt;">
<n32 lb="530" cb="55" le="530" ce="65">
<ocast lb="530" cb="55" le="530" ce="65">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<n32 lb="530" cb="65">
<n32 lb="530" cb="65">
<drx lb="530" cb="65" kind="lvalue" nm="J2Bit"/>
</n32>
</n32>
</ocast>
</n32>
<n45 lb="530" cb="74"/>
</xop>
</n46>
</xop>
<xop lb="531" cb="27" le="531" ce="53" kind="&lt;&lt;">
<n32 lb="531" cb="27" le="531" ce="48">
<n46 lb="531" cb="27" le="531" ce="48">
<exp pvirg="true"/>
<ocast lb="531" cb="28" le="531" ce="38">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<n32 lb="531" cb="38">
<n32 lb="531" cb="38">
<drx lb="531" cb="38" kind="lvalue" nm="imm10LBits"/>
</n32>
</n32>
</ocast>
</n46>
</n32>
<n45 lb="531" cb="53"/>
</xop>
</xop>
</n46>
</n32>
</Var>
</dst>
<rx lb="532" cb="5" le="532" ce="63" pvirg="true">
<ce lb="532" cb="12" le="532" ce="63" nbparm="3" id="852f9bdcb70821f89b2fb96f2747c080_b3e94c1d173412b7faf16f0390323939">
<exp pvirg="true"/>
<n32 lb="532" cb="12">
<drx lb="532" cb="12" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_b3e94c1d173412b7faf16f0390323939" nm="joinHalfWords"/>
</n32>
<n32 lb="532" cb="26">
<drx lb="532" cb="26" kind="lvalue" nm="FirstHalf"/>
</n32>
<n32 lb="532" cb="37">
<drx lb="532" cb="37" kind="lvalue" nm="SecondHalf"/>
</n32>
<n32 lb="532" cb="49">
<drx lb="532" cb="49" kind="lvalue" nm="IsLittleEndian"/>
</n32>
</ce>
</rx>
</u>
</cax>
<cax lb="534" cb="3" le="538" ce="33">
<n32 lb="534" cb="8" le="534" ce="13">
<drx lb="534" cb="8" le="534" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_171c722472cf7c27b4e056fd08fab830" nm="fixup_arm_thumb_cp"/>
</n32>
<rx lb="538" cb="5" le="538" ce="33" pvirg="true">
<n32 lb="538" cb="12" le="538" ce="33">
<xop lb="538" cb="12" le="538" ce="33" kind="&amp;">
<n46 lb="538" cb="12" le="538" ce="29">
<exp pvirg="true"/>
<xop lb="538" cb="13" le="538" ce="28" kind="&gt;&gt;">
<n46 lb="538" cb="13" le="538" ce="23">
<exp pvirg="true"/>
<xop lb="538" cb="14" le="538" ce="22" kind="-">
<n32 lb="538" cb="14">
<drx lb="538" cb="14" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="538" cb="22">
<n45 lb="538" cb="22"/>
</n32>
</xop>
</n46>
<n45 lb="538" cb="28"/>
</xop>
</n46>
<n32 lb="538" cb="33">
<n45 lb="538" cb="33"/>
</n32>
</xop>
</n32>
</rx>
</cax>
<cax lb="539" cb="3" le="543" ce="3">
<n32 lb="539" cb="8" le="539" ce="13">
<drx lb="539" cb="8" le="539" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_1bd4f5ebc01feabe144eedf6d7a6696e" nm="fixup_arm_thumb_cb"/>
</n32>
<u lb="539" cb="33" le="543" ce="3">
<dst lb="541" cb="5" le="541" ce="39">
<exp pvirg="true"/>
<Var nm="Binary" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n32 lb="541" cb="23" le="541" ce="38">
<xop lb="541" cb="23" le="541" ce="38" kind="&gt;&gt;">
<n46 lb="541" cb="23" le="541" ce="33">
<exp pvirg="true"/>
<xop lb="541" cb="24" le="541" ce="32" kind="-">
<n32 lb="541" cb="24">
<drx lb="541" cb="24" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="541" cb="32">
<n45 lb="541" cb="32"/>
</n32>
</xop>
</n46>
<n45 lb="541" cb="38"/>
</xop>
</n32>
</Var>
</dst>
<rx lb="542" cb="5" le="542" ce="58" pvirg="true">
<xop lb="542" cb="12" le="542" ce="58" kind="|">
<n46 lb="542" cb="12" le="542" ce="33">
<exp pvirg="true"/>
<xop lb="542" cb="13" le="542" ce="32" kind="&lt;&lt;">
<n46 lb="542" cb="13" le="542" ce="27">
<exp pvirg="true"/>
<xop lb="542" cb="14" le="542" ce="23" kind="&amp;">
<n32 lb="542" cb="14">
<drx lb="542" cb="14" kind="lvalue" nm="Binary"/>
</n32>
<n32 lb="542" cb="23">
<n45 lb="542" cb="23">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="542" cb="32"/>
</xop>
</n46>
<n46 lb="542" cb="37" le="542" ce="58">
<exp pvirg="true"/>
<xop lb="542" cb="38" le="542" ce="57" kind="&lt;&lt;">
<n46 lb="542" cb="38" le="542" ce="52">
<exp pvirg="true"/>
<xop lb="542" cb="39" le="542" ce="48" kind="&amp;">
<n32 lb="542" cb="39">
<drx lb="542" cb="39" kind="lvalue" nm="Binary"/>
</n32>
<n32 lb="542" cb="48">
<n45 lb="542" cb="48">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="542" cb="57">
<flit/>
</n45>
</xop>
</n46>
</xop>
</rx>
</u>
</cax>
<cax lb="544" cb="3" le="546" ce="33">
<n32 lb="544" cb="8" le="544" ce="13">
<drx lb="544" cb="8" le="544" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_d14275cd39ffe392a909609859d27248" nm="fixup_arm_thumb_br"/>
</n32>
<rx lb="546" cb="5" le="546" ce="33" pvirg="true">
<n32 lb="546" cb="12" le="546" ce="33">
<xop lb="546" cb="12" le="546" ce="33" kind="&amp;">
<n46 lb="546" cb="12" le="546" ce="29">
<exp pvirg="true"/>
<xop lb="546" cb="13" le="546" ce="28" kind="&gt;&gt;">
<n46 lb="546" cb="13" le="546" ce="23">
<exp pvirg="true"/>
<xop lb="546" cb="14" le="546" ce="22" kind="-">
<n32 lb="546" cb="14">
<drx lb="546" cb="14" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="546" cb="22">
<n45 lb="546" cb="22"/>
</n32>
</xop>
</n46>
<n45 lb="546" cb="28"/>
</xop>
</n46>
<n32 lb="546" cb="33">
<n45 lb="546" cb="33"/>
</n32>
</xop>
</n32>
</rx>
</cax>
<cax lb="547" cb="3" le="549" ce="33">
<n32 lb="547" cb="8" le="547" ce="13">
<drx lb="547" cb="8" le="547" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_82045b9190730dcacd051417d5c3dfb8" nm="fixup_arm_thumb_bcc"/>
</n32>
<rx lb="549" cb="5" le="549" ce="33" pvirg="true">
<n32 lb="549" cb="12" le="549" ce="33">
<xop lb="549" cb="12" le="549" ce="33" kind="&amp;">
<n46 lb="549" cb="12" le="549" ce="29">
<exp pvirg="true"/>
<xop lb="549" cb="13" le="549" ce="28" kind="&gt;&gt;">
<n46 lb="549" cb="13" le="549" ce="23">
<exp pvirg="true"/>
<xop lb="549" cb="14" le="549" ce="22" kind="-">
<n32 lb="549" cb="14">
<drx lb="549" cb="14" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="549" cb="22">
<n45 lb="549" cb="22"/>
</n32>
</xop>
</n46>
<n45 lb="549" cb="28"/>
</xop>
</n46>
<n32 lb="549" cb="33">
<n45 lb="549" cb="33"/>
</n32>
</xop>
</n32>
</rx>
</cax>
<cax lb="550" cb="3" le="563" ce="3">
<n32 lb="550" cb="8" le="550" ce="13">
<drx lb="550" cb="8" le="550" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_1a5b295a004b001bdf2a63f92dce0403" nm="fixup_arm_pcrel_10_unscaled"/>
</n32>
<u lb="550" cb="42" le="563" ce="3">
<xop lb="551" cb="5" le="551" ce="21" kind="=">
<drx lb="551" cb="5" kind="lvalue" nm="Value"/>
<xop lb="551" cb="13" le="551" ce="21" kind="-">
<n32 lb="551" cb="13">
<drx lb="551" cb="13" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="551" cb="21">
<n45 lb="551" cb="21"/>
</n32>
</xop>
</xop>
<dst lb="553" cb="5" le="553" ce="22">
<exp pvirg="true"/>
<Var nm="isAdd" value="true">
<bt name="bool"/>
<n9 lb="553" cb="18"/>
</Var>
</dst>
<if lb="554" cb="5" le="557" ce="5">
<xop lb="554" cb="9" le="554" ce="26" kind="&lt;">
<ocast lb="554" cb="9" le="554" ce="18">
<Tdef>
<bt name="long long"/>
</Tdef>
<n32 lb="554" cb="18">
<n32 lb="554" cb="18">
<drx lb="554" cb="18" kind="lvalue" nm="Value"/>
</n32>
</n32>
</ocast>
<n32 lb="554" cb="26">
<n45 lb="554" cb="26"/>
</n32>
</xop>
<u lb="554" cb="29" le="557" ce="5">
<xop lb="555" cb="7" le="555" ce="16" kind="=">
<drx lb="555" cb="7" kind="lvalue" nm="Value"/>
<uo lb="555" cb="15" le="555" ce="16" kind="-">
<n32 lb="555" cb="16">
<drx lb="555" cb="16" kind="lvalue" nm="Value"/>
</n32>
</uo>
</xop>
<xop lb="556" cb="7" le="556" ce="15" kind="=">
<drx lb="556" cb="7" kind="lvalue" nm="isAdd"/>
<n9 lb="556" cb="15"/>
</xop>
</u>
</if>
<if lb="559" cb="5" le="560" ce="77">
<xop lb="559" cb="9" le="559" ce="25" kind="&amp;&amp;">
<n32 lb="559" cb="9">
<n32 lb="559" cb="9">
<drx lb="559" cb="9" kind="lvalue" nm="Ctx"/>
</n32>
</n32>
<xop lb="559" cb="16" le="559" ce="25" kind="&gt;=">
<n32 lb="559" cb="16">
<drx lb="559" cb="16" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="559" cb="25">
<n45 lb="559" cb="25">
<flit/>
</n45>
</n32>
</xop>
</xop>
<mce lb="560" cb="7" le="560" ce="77" nbparm="2" id="0521a692a6291d3af05cf9d97c086513_20b95b7ff1d3a50a15eeb4f156713343">
<exp pvirg="true"/>
<mex lb="560" cb="7" le="560" ce="12" id="0521a692a6291d3af05cf9d97c086513_20b95b7ff1d3a50a15eeb4f156713343" nm="FatalError" arrow="1">
<n32 lb="560" cb="7">
<n32 lb="560" cb="7">
<drx lb="560" cb="7" kind="lvalue" nm="Ctx"/>
</n32>
</n32>
</mex>
<n10 lb="560" cb="23" le="560" ce="36">
<typeptr id="64805ad729d2da7126ad9f4ebb82b0b1_58a45668ea7634542e7869950622ef4f"/>
<temp/>
<mte lb="560" cb="23" le="560" ce="36">
<exp pvirg="true"/>
<mce lb="560" cb="23" le="560" ce="36" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_f1f32544ba2db9189a142d8b63e404c3">
<exp pvirg="true"/>
<mex lb="560" cb="23" le="560" ce="29" id="276500ab2a3064a3cdd4ecc61ff8456d_f1f32544ba2db9189a142d8b63e404c3" nm="getLoc" point="1">
<drx lb="560" cb="23" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</mte>
</n10>
<mte lb="560" cb="39">
<exp pvirg="true"/>
<n10 lb="560" cb="39">
<typeptr id="96ed60b524dd53b8d6b92c178537632e_50b43c2334b5224aebb38bf975bda87b"/>
<temp/>
<n32 lb="560" cb="39">
<n52 lb="560" cb="39"/>
</n32>
</n10>
</mte>
</mce>
</if>
<xop lb="561" cb="5" le="561" ce="49" kind="=">
<drx lb="561" cb="5" kind="lvalue" nm="Value"/>
<xop lb="561" cb="13" le="561" ce="49" kind="|">
<n46 lb="561" cb="13" le="561" ce="25">
<exp pvirg="true"/>
<xop lb="561" cb="14" le="561" ce="22" kind="&amp;">
<n32 lb="561" cb="14">
<drx lb="561" cb="14" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="561" cb="22">
<n45 lb="561" cb="22"/>
</n32>
</xop>
</n46>
<n46 lb="561" cb="29" le="561" ce="49">
<exp pvirg="true"/>
<xop lb="561" cb="30" le="561" ce="48" kind="&lt;&lt;">
<n46 lb="561" cb="30" le="561" ce="43">
<exp pvirg="true"/>
<xop lb="561" cb="31" le="561" ce="39" kind="&amp;">
<n32 lb="561" cb="31">
<drx lb="561" cb="31" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="561" cb="39">
<n45 lb="561" cb="39">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="561" cb="48"/>
</xop>
</n46>
</xop>
</xop>
<rx lb="562" cb="5" le="562" ce="32" pvirg="true">
<n32 lb="562" cb="12" le="562" ce="32">
<xop lb="562" cb="12" le="562" ce="32" kind="|">
<n32 lb="562" cb="12">
<drx lb="562" cb="12" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="562" cb="20" le="562" ce="32">
<n46 lb="562" cb="20" le="562" ce="32">
<exp pvirg="true"/>
<xop lb="562" cb="21" le="562" ce="30" kind="&lt;&lt;">
<n32 lb="562" cb="21">
<n32 lb="562" cb="21">
<drx lb="562" cb="21" kind="lvalue" nm="isAdd"/>
</n32>
</n32>
<n45 lb="562" cb="30"/>
</xop>
</n46>
</n32>
</xop>
</n32>
</rx>
</u>
</cax>
<cax lb="564" cb="3" le="565" ce="21">
<n32 lb="564" cb="8" le="564" ce="13">
<drx lb="564" cb="8" le="564" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_3adaa7d3c8c6577d988435bc26374ba6" nm="fixup_arm_pcrel_10"/>
</n32>
<xop lb="565" cb="5" le="565" ce="21" kind="=">
<drx lb="565" cb="5" kind="lvalue" nm="Value"/>
<xop lb="565" cb="13" le="565" ce="21" kind="-">
<n32 lb="565" cb="13">
<drx lb="565" cb="13" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="565" cb="21">
<n45 lb="565" cb="21"/>
</n32>
</xop>
</xop>
</cax>
<cax lb="568" cb="3" le="588" ce="3">
<n32 lb="568" cb="8" le="568" ce="13">
<drx lb="568" cb="8" le="568" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_99bc2298dc21c4229c69363e354a041b" nm="fixup_t2_pcrel_10"/>
</n32>
<u lb="568" cb="32" le="588" ce="3">
<xop lb="570" cb="5" le="570" ce="21" kind="=">
<drx lb="570" cb="5" kind="lvalue" nm="Value"/>
<xop lb="570" cb="13" le="570" ce="21" kind="-">
<n32 lb="570" cb="13">
<drx lb="570" cb="13" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="570" cb="21">
<n45 lb="570" cb="21"/>
</n32>
</xop>
</xop>
<dst lb="571" cb="5" le="571" ce="22">
<exp pvirg="true"/>
<Var nm="isAdd" value="true">
<bt name="bool"/>
<n9 lb="571" cb="18"/>
</Var>
</dst>
<if lb="572" cb="5" le="575" ce="5">
<xop lb="572" cb="9" le="572" ce="26" kind="&lt;">
<ocast lb="572" cb="9" le="572" ce="18">
<Tdef>
<bt name="long long"/>
</Tdef>
<n32 lb="572" cb="18">
<n32 lb="572" cb="18">
<drx lb="572" cb="18" kind="lvalue" nm="Value"/>
</n32>
</n32>
</ocast>
<n32 lb="572" cb="26">
<n45 lb="572" cb="26"/>
</n32>
</xop>
<u lb="572" cb="29" le="575" ce="5">
<xop lb="573" cb="7" le="573" ce="16" kind="=">
<drx lb="573" cb="7" kind="lvalue" nm="Value"/>
<uo lb="573" cb="15" le="573" ce="16" kind="-">
<n32 lb="573" cb="16">
<drx lb="573" cb="16" kind="lvalue" nm="Value"/>
</n32>
</uo>
</xop>
<xop lb="574" cb="7" le="574" ce="15" kind="=">
<drx lb="574" cb="7" kind="lvalue" nm="isAdd"/>
<n9 lb="574" cb="15"/>
</xop>
</u>
</if>
<cao lb="577" cb="5" le="577" ce="15" kind="&gt;&gt;=">
<drx lb="577" cb="5" kind="lvalue" nm="Value"/>
<n45 lb="577" cb="15"/>
</cao>
<if lb="578" cb="5" le="579" ce="77">
<xop lb="578" cb="9" le="578" ce="25" kind="&amp;&amp;">
<n32 lb="578" cb="9">
<n32 lb="578" cb="9">
<drx lb="578" cb="9" kind="lvalue" nm="Ctx"/>
</n32>
</n32>
<xop lb="578" cb="16" le="578" ce="25" kind="&gt;=">
<n32 lb="578" cb="16">
<drx lb="578" cb="16" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="578" cb="25">
<n45 lb="578" cb="25"/>
</n32>
</xop>
</xop>
<mce lb="579" cb="7" le="579" ce="77" nbparm="2" id="0521a692a6291d3af05cf9d97c086513_20b95b7ff1d3a50a15eeb4f156713343">
<exp pvirg="true"/>
<mex lb="579" cb="7" le="579" ce="12" id="0521a692a6291d3af05cf9d97c086513_20b95b7ff1d3a50a15eeb4f156713343" nm="FatalError" arrow="1">
<n32 lb="579" cb="7">
<n32 lb="579" cb="7">
<drx lb="579" cb="7" kind="lvalue" nm="Ctx"/>
</n32>
</n32>
</mex>
<n10 lb="579" cb="23" le="579" ce="36">
<typeptr id="64805ad729d2da7126ad9f4ebb82b0b1_58a45668ea7634542e7869950622ef4f"/>
<temp/>
<mte lb="579" cb="23" le="579" ce="36">
<exp pvirg="true"/>
<mce lb="579" cb="23" le="579" ce="36" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_f1f32544ba2db9189a142d8b63e404c3">
<exp pvirg="true"/>
<mex lb="579" cb="23" le="579" ce="29" id="276500ab2a3064a3cdd4ecc61ff8456d_f1f32544ba2db9189a142d8b63e404c3" nm="getLoc" point="1">
<drx lb="579" cb="23" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</mte>
</n10>
<mte lb="579" cb="39">
<exp pvirg="true"/>
<n10 lb="579" cb="39">
<typeptr id="96ed60b524dd53b8d6b92c178537632e_50b43c2334b5224aebb38bf975bda87b"/>
<temp/>
<n32 lb="579" cb="39">
<n52 lb="579" cb="39"/>
</n32>
</n10>
</mte>
</mce>
</if>
<cao lb="580" cb="5" le="580" ce="23" kind="|=">
<drx lb="580" cb="5" kind="lvalue" nm="Value"/>
<n32 lb="580" cb="14" le="580" ce="23">
<xop lb="580" cb="14" le="580" ce="23" kind="&lt;&lt;">
<n32 lb="580" cb="14">
<n32 lb="580" cb="14">
<drx lb="580" cb="14" kind="lvalue" nm="isAdd"/>
</n32>
</n32>
<n45 lb="580" cb="23"/>
</xop>
</n32>
</cao>
<if lb="584" cb="5" le="585" ce="49">
<xop lb="584" cb="9" le="584" ce="22" kind="==">
<n32 lb="584" cb="9">
<drx lb="584" cb="9" kind="lvalue" nm="Kind"/>
</n32>
<n32 lb="584" cb="17" le="584" ce="22">
<drx lb="584" cb="17" le="584" ce="22" id="4c505c5d003aec194d3a4ee9f2162168_99bc2298dc21c4229c69363e354a041b" nm="fixup_t2_pcrel_10"/>
</n32>
</xop>
<rx lb="585" cb="7" le="585" ce="49" pvirg="true">
<ce lb="585" cb="14" le="585" ce="49" nbparm="2" id="852f9bdcb70821f89b2fb96f2747c080_9f8ece61bd2996ed6eb5175edadf1783">
<exp pvirg="true"/>
<n32 lb="585" cb="14">
<drx lb="585" cb="14" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_9f8ece61bd2996ed6eb5175edadf1783" nm="swapHalfWords"/>
</n32>
<n32 lb="585" cb="28">
<n32 lb="585" cb="28">
<drx lb="585" cb="28" kind="lvalue" nm="Value"/>
</n32>
</n32>
<n32 lb="585" cb="35">
<drx lb="585" cb="35" kind="lvalue" nm="IsLittleEndian"/>
</n32>
</ce>
</rx>
</if>
<rx lb="587" cb="5" le="587" ce="12" pvirg="true">
<n32 lb="587" cb="12">
<n32 lb="587" cb="12">
<drx lb="587" cb="12" kind="lvalue" nm="Value"/>
</n32>
</n32>
</rx>
</u>
</cax>
</u>
</sy>
</u>

</Stmt>
</f>
<m name="processFixupValue" id="852f9bdcb70821f89b2fb96f2747c080_cef671681005a4a7956876aad16a2884" file="1" linestart="592" lineend="635" previous="852f9bdcb70821f89b2fb96f2747c080_cef671681005a4a7956876aad16a2884" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Asm" proto="const llvm::MCAssembler &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="dc0fc8f2eb97706161dc0456f9cf15db_f68be1c0e2d53be53b455e72afdfe4a2"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Layout" proto="const llvm::MCAsmLayout &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_c878f098b114504cb3a84e40589703c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixup" proto="const llvm::MCFixup &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DF" proto="const llvm::MCFragment *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc0fc8f2eb97706161dc0456f9cf15db_ee018cef873380a3e0aba551c9b99afb"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Target" proto="const llvm::MCValue &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="13e13b9be279deef3bbf637a92f93d60_23c62a56b77ff5aca3493abea0aeaa3b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Value" proto="uint64_t &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="IsResolved" proto="bool &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="bool"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="597" cb="57" le="635" ce="1">
<dst lb="598" cb="3" le="598" ce="46">
<exp pvirg="true"/>
<Var nm="A">
<pt>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_d043d8f39b4e1243ba83b654d7bdd0e2"/>
</rt>
</QualType>
</pt>
<mce lb="598" cb="30" le="598" ce="45" nbparm="0" id="13e13b9be279deef3bbf637a92f93d60_3d4077e759913501501ad789136288f3">
<exp pvirg="true"/>
<mex lb="598" cb="30" le="598" ce="37" id="13e13b9be279deef3bbf637a92f93d60_3d4077e759913501501ad789136288f3" nm="getSymA" point="1">
<drx lb="598" cb="30" kind="lvalue" nm="Target"/>
</mex>
</mce>
</Var>
</dst>
<if lb="601" cb="3" le="612" ce="3">
<xop lb="601" cb="7" le="606" ce="41" kind="&amp;&amp;">
<xop lb="601" cb="7" le="605" ce="41" kind="&amp;&amp;">
<xop lb="601" cb="7" le="604" ce="41" kind="&amp;&amp;">
<xop lb="601" cb="7" le="603" ce="41" kind="&amp;&amp;">
<xop lb="601" cb="7" le="602" ce="41" kind="&amp;&amp;">
<xop lb="601" cb="7" le="601" ce="41" kind="!=">
<ocast lb="601" cb="7" le="601" ce="31">
<bt name="unsigned int"/>
<n32 lb="601" cb="17" le="601" ce="31">
<mce lb="601" cb="17" le="601" ce="31" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4">
<exp pvirg="true"/>
<mex lb="601" cb="17" le="601" ce="23" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4" nm="getKind" point="1">
<drx lb="601" cb="17" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</n32>
</ocast>
<n32 lb="601" cb="36" le="601" ce="41">
<drx lb="601" cb="36" le="601" ce="41" id="4c505c5d003aec194d3a4ee9f2162168_0098f6a59970dadbc105dc658e9b326e" nm="fixup_arm_ldst_pcrel_12"/>
</n32>
</xop>
<xop lb="602" cb="7" le="602" ce="41" kind="!=">
<ocast lb="602" cb="7" le="602" ce="31">
<bt name="unsigned int"/>
<n32 lb="602" cb="17" le="602" ce="31">
<mce lb="602" cb="17" le="602" ce="31" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4">
<exp pvirg="true"/>
<mex lb="602" cb="17" le="602" ce="23" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4" nm="getKind" point="1">
<drx lb="602" cb="17" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</n32>
</ocast>
<n32 lb="602" cb="36" le="602" ce="41">
<drx lb="602" cb="36" le="602" ce="41" id="4c505c5d003aec194d3a4ee9f2162168_4d0ef3a74cb9f86c957058fe2c358c79" nm="fixup_t2_ldst_pcrel_12"/>
</n32>
</xop>
</xop>
<xop lb="603" cb="7" le="603" ce="41" kind="!=">
<ocast lb="603" cb="7" le="603" ce="31">
<bt name="unsigned int"/>
<n32 lb="603" cb="17" le="603" ce="31">
<mce lb="603" cb="17" le="603" ce="31" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4">
<exp pvirg="true"/>
<mex lb="603" cb="17" le="603" ce="23" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4" nm="getKind" point="1">
<drx lb="603" cb="17" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</n32>
</ocast>
<n32 lb="603" cb="36" le="603" ce="41">
<drx lb="603" cb="36" le="603" ce="41" id="4c505c5d003aec194d3a4ee9f2162168_fad407fc66773854c2f3b7cefeb71185" nm="fixup_arm_adr_pcrel_12"/>
</n32>
</xop>
</xop>
<xop lb="604" cb="7" le="604" ce="41" kind="!=">
<ocast lb="604" cb="7" le="604" ce="31">
<bt name="unsigned int"/>
<n32 lb="604" cb="17" le="604" ce="31">
<mce lb="604" cb="17" le="604" ce="31" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4">
<exp pvirg="true"/>
<mex lb="604" cb="17" le="604" ce="23" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4" nm="getKind" point="1">
<drx lb="604" cb="17" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</n32>
</ocast>
<n32 lb="604" cb="36" le="604" ce="41">
<drx lb="604" cb="36" le="604" ce="41" id="4c505c5d003aec194d3a4ee9f2162168_ee5db731854f603ed849de46034705d9" nm="fixup_thumb_adr_pcrel_10"/>
</n32>
</xop>
</xop>
<xop lb="605" cb="7" le="605" ce="41" kind="!=">
<ocast lb="605" cb="7" le="605" ce="31">
<bt name="unsigned int"/>
<n32 lb="605" cb="17" le="605" ce="31">
<mce lb="605" cb="17" le="605" ce="31" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4">
<exp pvirg="true"/>
<mex lb="605" cb="17" le="605" ce="23" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4" nm="getKind" point="1">
<drx lb="605" cb="17" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</n32>
</ocast>
<n32 lb="605" cb="36" le="605" ce="41">
<drx lb="605" cb="36" le="605" ce="41" id="4c505c5d003aec194d3a4ee9f2162168_76295f6d8c80b969da75bca90a7d8614" nm="fixup_t2_adr_pcrel_12"/>
</n32>
</xop>
</xop>
<xop lb="606" cb="7" le="606" ce="41" kind="!=">
<ocast lb="606" cb="7" le="606" ce="31">
<bt name="unsigned int"/>
<n32 lb="606" cb="17" le="606" ce="31">
<mce lb="606" cb="17" le="606" ce="31" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4">
<exp pvirg="true"/>
<mex lb="606" cb="17" le="606" ce="23" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4" nm="getKind" point="1">
<drx lb="606" cb="17" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</n32>
</ocast>
<n32 lb="606" cb="36" le="606" ce="41">
<drx lb="606" cb="36" le="606" ce="41" id="4c505c5d003aec194d3a4ee9f2162168_171c722472cf7c27b4e056fd08fab830" nm="fixup_arm_thumb_cp"/>
</n32>
</xop>
</xop>
<u lb="606" cb="61" le="612" ce="3">
<if lb="607" cb="5" le="611" ce="5">
<n32 lb="607" cb="9">
<n32 lb="607" cb="9">
<drx lb="607" cb="9" kind="lvalue" nm="A"/>
</n32>
</n32>
<u lb="607" cb="12" le="611" ce="5">
<dst lb="608" cb="7" le="608" ce="59">
<exp pvirg="true"/>
<Var nm="Sym">
<lrf>
<QualType const="true">
<rt>
<cr id="72923913e303ae46e643e8378c86badb_a4b7885e159e2a7bcf4cb7e2efdfe4ea"/>
</rt>
</QualType>
</lrf>
<mce lb="608" cb="29" le="608" ce="58" nbparm="0" id="72923913e303ae46e643e8378c86badb_96463a77b36bfae3ce6192c92d54823f">
<exp pvirg="true"/>
<mex lb="608" cb="29" le="608" ce="44" id="72923913e303ae46e643e8378c86badb_96463a77b36bfae3ce6192c92d54823f" nm="AliasedSymbol" point="1">
<mce lb="608" cb="29" le="608" ce="42" nbparm="0" id="c6c8e579ec4c80fd3bfd5c18c764ca89_83ec9f027ec282676b296ad3be4ee00c">
<exp pvirg="true"/>
<mex lb="608" cb="29" le="608" ce="32" id="c6c8e579ec4c80fd3bfd5c18c764ca89_83ec9f027ec282676b296ad3be4ee00c" nm="getSymbol" arrow="1">
<n32 lb="608" cb="29">
<drx lb="608" cb="29" kind="lvalue" nm="A"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<if lb="609" cb="7" le="610" ce="18">
<mce lb="609" cb="11" le="609" ce="31" nbparm="1" id="dc0fc8f2eb97706161dc0456f9cf15db_86137e746422a210d368f59047af6c1c">
<exp pvirg="true"/>
<mex lb="609" cb="11" le="609" ce="15" id="dc0fc8f2eb97706161dc0456f9cf15db_86137e746422a210d368f59047af6c1c" nm="isThumbFunc" point="1">
<drx lb="609" cb="11" kind="lvalue" nm="Asm"/>
</mex>
<uo lb="609" cb="27" le="609" ce="28" kind="&amp;">
<drx lb="609" cb="28" kind="lvalue" nm="Sym"/>
</uo>
</mce>
<cao lb="610" cb="9" le="610" ce="18" kind="|=">
<drx lb="610" cb="9" kind="lvalue" nm="Value"/>
<n32 lb="610" cb="18">
<n45 lb="610" cb="18">
<flit/>
</n45>
</n32>
</cao>
</if>
</u>
</if>
</u>
</if>
<if lb="616" cb="3" le="620" ce="3">
<xop lb="616" cb="7" le="616" ce="46" kind="&amp;&amp;">
<n32 lb="616" cb="7">
<n32 lb="616" cb="7">
<drx lb="616" cb="7" kind="lvalue" nm="A"/>
</n32>
</n32>
<xop lb="616" cb="12" le="616" ce="46" kind="==">
<ocast lb="616" cb="12" le="616" ce="36">
<bt name="unsigned int"/>
<n32 lb="616" cb="22" le="616" ce="36">
<mce lb="616" cb="22" le="616" ce="36" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4">
<exp pvirg="true"/>
<mex lb="616" cb="22" le="616" ce="28" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4" nm="getKind" point="1">
<drx lb="616" cb="22" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</n32>
</ocast>
<n32 lb="616" cb="41" le="616" ce="46">
<drx lb="616" cb="41" le="616" ce="46" id="4c505c5d003aec194d3a4ee9f2162168_56b9b2b981f87c7be1e231d5c0b4b7e0" nm="fixup_arm_thumb_bl"/>
</n32>
</xop>
</xop>
<u lb="616" cb="66" le="620" ce="3">
<dst lb="617" cb="5" le="617" ce="57">
<exp pvirg="true"/>
<Var nm="Sym">
<lrf>
<QualType const="true">
<rt>
<cr id="72923913e303ae46e643e8378c86badb_a4b7885e159e2a7bcf4cb7e2efdfe4ea"/>
</rt>
</QualType>
</lrf>
<mce lb="617" cb="27" le="617" ce="56" nbparm="0" id="72923913e303ae46e643e8378c86badb_96463a77b36bfae3ce6192c92d54823f">
<exp pvirg="true"/>
<mex lb="617" cb="27" le="617" ce="42" id="72923913e303ae46e643e8378c86badb_96463a77b36bfae3ce6192c92d54823f" nm="AliasedSymbol" point="1">
<mce lb="617" cb="27" le="617" ce="40" nbparm="0" id="c6c8e579ec4c80fd3bfd5c18c764ca89_83ec9f027ec282676b296ad3be4ee00c">
<exp pvirg="true"/>
<mex lb="617" cb="27" le="617" ce="30" id="c6c8e579ec4c80fd3bfd5c18c764ca89_83ec9f027ec282676b296ad3be4ee00c" nm="getSymbol" arrow="1">
<n32 lb="617" cb="27">
<drx lb="617" cb="27" kind="lvalue" nm="A"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="618" cb="5" le="618" ce="57">
<exp pvirg="true"/>
<Var nm="SymData">
<lrf>
<QualType const="true">
<rt>
<cr id="dc0fc8f2eb97706161dc0456f9cf15db_cbf1df30c08158beb6419d47fa041016"/>
</rt>
</QualType>
</lrf>
<mce lb="618" cb="35" le="618" ce="56" nbparm="1" id="dc0fc8f2eb97706161dc0456f9cf15db_dfcc6a92c841f79ccc37b1f0aa5c53c7">
<exp pvirg="true"/>
<mex lb="618" cb="35" le="618" ce="39" id="dc0fc8f2eb97706161dc0456f9cf15db_dfcc6a92c841f79ccc37b1f0aa5c53c7" nm="getSymbolData" point="1">
<drx lb="618" cb="35" kind="lvalue" nm="Asm"/>
</mex>
<drx lb="618" cb="53" kind="lvalue" nm="Sym"/>
</mce>
</Var>
</dst>
<xop lb="619" cb="5" le="619" ce="46" kind="=">
<drx lb="619" cb="5" kind="lvalue" nm="IsResolved"/>
<n46 lb="619" cb="18" le="619" ce="46">
<exp pvirg="true"/>
<xop lb="619" cb="19" le="619" ce="44" kind="==">
<n32 lb="619" cb="19" le="619" ce="39">
<mce lb="619" cb="19" le="619" ce="39" nbparm="0" id="dc0fc8f2eb97706161dc0456f9cf15db_082404325006925122f7cbfd93c15764">
<exp pvirg="true"/>
<mex lb="619" cb="19" le="619" ce="27" id="dc0fc8f2eb97706161dc0456f9cf15db_082404325006925122f7cbfd93c15764" nm="getFragment" point="1">
<drx lb="619" cb="19" kind="lvalue" nm="SymData"/>
</mex>
</mce>
</n32>
<n32 lb="619" cb="44">
<drx lb="619" cb="44" kind="lvalue" nm="DF"/>
</n32>
</xop>
</n46>
</xop>
</u>
</if>
<if lb="624" cb="3" le="628" ce="18">
<xop lb="624" cb="7" le="627" ce="63" kind="&amp;&amp;">
<n32 lb="624" cb="7">
<n32 lb="624" cb="7">
<drx lb="624" cb="7" kind="lvalue" nm="A"/>
</n32>
</n32>
<n46 lb="624" cb="12" le="627" ce="63">
<exp pvirg="true"/>
<xop lb="624" cb="13" le="627" ce="47" kind="||">
<xop lb="624" cb="13" le="626" ce="47" kind="||">
<xop lb="624" cb="13" le="625" ce="47" kind="||">
<xop lb="624" cb="13" le="624" ce="47" kind="==">
<ocast lb="624" cb="13" le="624" ce="37">
<bt name="unsigned int"/>
<n32 lb="624" cb="23" le="624" ce="37">
<mce lb="624" cb="23" le="624" ce="37" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4">
<exp pvirg="true"/>
<mex lb="624" cb="23" le="624" ce="29" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4" nm="getKind" point="1">
<drx lb="624" cb="23" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</n32>
</ocast>
<n32 lb="624" cb="42" le="624" ce="47">
<drx lb="624" cb="42" le="624" ce="47" id="4c505c5d003aec194d3a4ee9f2162168_b981cf99f6e97cc96d40c72ed2025d75" nm="fixup_arm_thumb_blx"/>
</n32>
</xop>
<xop lb="625" cb="13" le="625" ce="47" kind="==">
<ocast lb="625" cb="13" le="625" ce="37">
<bt name="unsigned int"/>
<n32 lb="625" cb="23" le="625" ce="37">
<mce lb="625" cb="23" le="625" ce="37" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4">
<exp pvirg="true"/>
<mex lb="625" cb="23" le="625" ce="29" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4" nm="getKind" point="1">
<drx lb="625" cb="23" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</n32>
</ocast>
<n32 lb="625" cb="42" le="625" ce="47">
<drx lb="625" cb="42" le="625" ce="47" id="4c505c5d003aec194d3a4ee9f2162168_b23548399f293ed9c986c1bda5ebb889" nm="fixup_arm_blx"/>
</n32>
</xop>
</xop>
<xop lb="626" cb="13" le="626" ce="47" kind="==">
<ocast lb="626" cb="13" le="626" ce="37">
<bt name="unsigned int"/>
<n32 lb="626" cb="23" le="626" ce="37">
<mce lb="626" cb="23" le="626" ce="37" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4">
<exp pvirg="true"/>
<mex lb="626" cb="23" le="626" ce="29" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4" nm="getKind" point="1">
<drx lb="626" cb="23" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</n32>
</ocast>
<n32 lb="626" cb="42" le="626" ce="47">
<drx lb="626" cb="42" le="626" ce="47" id="4c505c5d003aec194d3a4ee9f2162168_fc3502f6c5ca69ce109fd96de6c0e222" nm="fixup_arm_uncondbl"/>
</n32>
</xop>
</xop>
<xop lb="627" cb="13" le="627" ce="47" kind="==">
<ocast lb="627" cb="13" le="627" ce="37">
<bt name="unsigned int"/>
<n32 lb="627" cb="23" le="627" ce="37">
<mce lb="627" cb="23" le="627" ce="37" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4">
<exp pvirg="true"/>
<mex lb="627" cb="23" le="627" ce="29" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4" nm="getKind" point="1">
<drx lb="627" cb="23" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</n32>
</ocast>
<n32 lb="627" cb="42" le="627" ce="47">
<drx lb="627" cb="42" le="627" ce="47" id="4c505c5d003aec194d3a4ee9f2162168_c958d94ea27f61b7130ac783a0a92256" nm="fixup_arm_condbl"/>
</n32>
</xop>
</xop>
</n46>
</xop>
<xop lb="628" cb="5" le="628" ce="18" kind="=">
<drx lb="628" cb="5" kind="lvalue" nm="IsResolved"/>
<n9 lb="628" cb="18"/>
</xop>
</if>
<ocast lb="633" cb="3" le="634" ce="40">
<bt name="void"/>
<ce lb="633" cb="9" le="634" ce="40" nbparm="5" id="852f9bdcb70821f89b2fb96f2747c080_e0b1e82e8b68155ed2aff498546f3b30">
<exp pvirg="true"/>
<n32 lb="633" cb="9">
<drx lb="633" cb="9" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_e0b1e82e8b68155ed2aff498546f3b30" nm="adjustFixupValue"/>
</n32>
<drx lb="633" cb="26" kind="lvalue" nm="Fixup"/>
<n32 lb="633" cb="33">
<drx lb="633" cb="33" kind="lvalue" nm="Value"/>
</n32>
<n9 lb="633" cb="40"/>
<uo lb="633" cb="47" le="633" ce="63" kind="&amp;">
<mce lb="633" cb="48" le="633" ce="63" nbparm="0" id="dc0fc8f2eb97706161dc0456f9cf15db_02536f3681b262278fcffd47ad3123d2">
<exp pvirg="true"/>
<mex lb="633" cb="48" le="633" ce="52" id="dc0fc8f2eb97706161dc0456f9cf15db_02536f3681b262278fcffd47ad3123d2" nm="getContext" point="1">
<drx lb="633" cb="48" kind="lvalue" nm="Asm"/>
</mex>
</mce>
</uo>
<n32 lb="634" cb="26">
<mex lb="634" cb="26" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_bc2fe03316b641ca20209a58e302c731" nm="IsLittleEndian" arrow="1">
<n19 lb="634" cb="26"/>
</mex>
</n32>
</ce>
</ocast>
</u>

</Stmt>
</m>
<f name="getFixupKindNumBytes" id="852f9bdcb70821f89b2fb96f2747c080_93ccdd18123538862e4df8a03748d40e" file="1" linestart="638" lineend="684" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Kind" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="638" cb="53" le="684" ce="1">
<sy lb="639" cb="3" le="683" ce="3">
<n32 lb="639" cb="11">
<drx lb="639" cb="11" kind="lvalue" nm="Kind"/>
</n32>
<u lb="639" cb="17" le="683" ce="3">
<dx lb="640" cb="3" le="641" ce="5">
<ce lb="641" cb="5" le="641" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="641" cb="5" le="641" ce="5">
<drx lb="641" cb="5" le="641" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="641" cb="5">
<n52 lb="641" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="641" cb="5">
<n52 lb="641" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="641" cb="5">
<n45 lb="641" cb="5">
<flit/>
</n45>
</n32>
</ce>
</dx>
<cax lb="643" cb="3" le="647" ce="12">
<n32 lb="643" cb="8">
<drx lb="643" cb="8" id="276500ab2a3064a3cdd4ecc61ff8456d_1a7f4dbfc66674e2c3776e45dcced05b" nm="FK_Data_1"/>
</n32>
<cax lb="644" cb="3" le="647" ce="12">
<n32 lb="644" cb="8" le="644" ce="13">
<drx lb="644" cb="8" le="644" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_82045b9190730dcacd051417d5c3dfb8" nm="fixup_arm_thumb_bcc"/>
</n32>
<cax lb="645" cb="3" le="647" ce="12">
<n32 lb="645" cb="8" le="645" ce="13">
<drx lb="645" cb="8" le="645" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_171c722472cf7c27b4e056fd08fab830" nm="fixup_arm_thumb_cp"/>
</n32>
<cax lb="646" cb="3" le="647" ce="12">
<n32 lb="646" cb="8" le="646" ce="13">
<drx lb="646" cb="8" le="646" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_ee5db731854f603ed849de46034705d9" nm="fixup_thumb_adr_pcrel_10"/>
</n32>
<rx lb="647" cb="5" le="647" ce="12" pvirg="true">
<n32 lb="647" cb="12">
<n45 lb="647" cb="12">
<flit/>
</n45>
</n32>
</rx>
</cax>
</cax>
</cax>
</cax>
<cax lb="649" cb="3" le="652" ce="12">
<n32 lb="649" cb="8">
<drx lb="649" cb="8" id="276500ab2a3064a3cdd4ecc61ff8456d_a1cdcf45495856d9d2071f5245878809" nm="FK_Data_2"/>
</n32>
<cax lb="650" cb="3" le="652" ce="12">
<n32 lb="650" cb="8" le="650" ce="13">
<drx lb="650" cb="8" le="650" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_d14275cd39ffe392a909609859d27248" nm="fixup_arm_thumb_br"/>
</n32>
<cax lb="651" cb="3" le="652" ce="12">
<n32 lb="651" cb="8" le="651" ce="13">
<drx lb="651" cb="8" le="651" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_1bd4f5ebc01feabe144eedf6d7a6696e" nm="fixup_arm_thumb_cb"/>
</n32>
<rx lb="652" cb="5" le="652" ce="12" pvirg="true">
<n32 lb="652" cb="12">
<n45 lb="652" cb="12">
<flit/>
</n45>
</n32>
</rx>
</cax>
</cax>
</cax>
<cax lb="654" cb="3" le="663" ce="12">
<n32 lb="654" cb="8" le="654" ce="13">
<drx lb="654" cb="8" le="654" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_1a5b295a004b001bdf2a63f92dce0403" nm="fixup_arm_pcrel_10_unscaled"/>
</n32>
<cax lb="655" cb="3" le="663" ce="12">
<n32 lb="655" cb="8" le="655" ce="13">
<drx lb="655" cb="8" le="655" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_0098f6a59970dadbc105dc658e9b326e" nm="fixup_arm_ldst_pcrel_12"/>
</n32>
<cax lb="656" cb="3" le="663" ce="12">
<n32 lb="656" cb="8" le="656" ce="13">
<drx lb="656" cb="8" le="656" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_3adaa7d3c8c6577d988435bc26374ba6" nm="fixup_arm_pcrel_10"/>
</n32>
<cax lb="657" cb="3" le="663" ce="12">
<n32 lb="657" cb="8" le="657" ce="13">
<drx lb="657" cb="8" le="657" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_fad407fc66773854c2f3b7cefeb71185" nm="fixup_arm_adr_pcrel_12"/>
</n32>
<cax lb="658" cb="3" le="663" ce="12">
<n32 lb="658" cb="8" le="658" ce="13">
<drx lb="658" cb="8" le="658" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_fc3502f6c5ca69ce109fd96de6c0e222" nm="fixup_arm_uncondbl"/>
</n32>
<cax lb="659" cb="3" le="663" ce="12">
<n32 lb="659" cb="8" le="659" ce="13">
<drx lb="659" cb="8" le="659" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_c958d94ea27f61b7130ac783a0a92256" nm="fixup_arm_condbl"/>
</n32>
<cax lb="660" cb="3" le="663" ce="12">
<n32 lb="660" cb="8" le="660" ce="13">
<drx lb="660" cb="8" le="660" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_b23548399f293ed9c986c1bda5ebb889" nm="fixup_arm_blx"/>
</n32>
<cax lb="661" cb="3" le="663" ce="12">
<n32 lb="661" cb="8" le="661" ce="13">
<drx lb="661" cb="8" le="661" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_abb9c84c71e57e1c6c368f5a1f0b4040" nm="fixup_arm_condbranch"/>
</n32>
<cax lb="662" cb="3" le="663" ce="12">
<n32 lb="662" cb="8" le="662" ce="13">
<drx lb="662" cb="8" le="662" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_0c43d0e05ef3d89ab3b6462c659428ba" nm="fixup_arm_uncondbranch"/>
</n32>
<rx lb="663" cb="5" le="663" ce="12" pvirg="true">
<n32 lb="663" cb="12">
<n45 lb="663" cb="12">
<flit/>
</n45>
</n32>
</rx>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
<cax lb="665" cb="3" le="677" ce="12">
<n32 lb="665" cb="8">
<drx lb="665" cb="8" id="276500ab2a3064a3cdd4ecc61ff8456d_e73ca658c1b7fb8b0565bb9b989078fd" nm="FK_Data_4"/>
</n32>
<cax lb="666" cb="3" le="677" ce="12">
<n32 lb="666" cb="8" le="666" ce="13">
<drx lb="666" cb="8" le="666" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_4d0ef3a74cb9f86c957058fe2c358c79" nm="fixup_t2_ldst_pcrel_12"/>
</n32>
<cax lb="667" cb="3" le="677" ce="12">
<n32 lb="667" cb="8" le="667" ce="13">
<drx lb="667" cb="8" le="667" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_154c1ad7169d47030a1b0a0b0e662e38" nm="fixup_t2_condbranch"/>
</n32>
<cax lb="668" cb="3" le="677" ce="12">
<n32 lb="668" cb="8" le="668" ce="13">
<drx lb="668" cb="8" le="668" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_c0d4f9ddc086facfe36efc20e6b5d8cb" nm="fixup_t2_uncondbranch"/>
</n32>
<cax lb="669" cb="3" le="677" ce="12">
<n32 lb="669" cb="8" le="669" ce="13">
<drx lb="669" cb="8" le="669" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_99bc2298dc21c4229c69363e354a041b" nm="fixup_t2_pcrel_10"/>
</n32>
<cax lb="670" cb="3" le="677" ce="12">
<n32 lb="670" cb="8" le="670" ce="13">
<drx lb="670" cb="8" le="670" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_76295f6d8c80b969da75bca90a7d8614" nm="fixup_t2_adr_pcrel_12"/>
</n32>
<cax lb="671" cb="3" le="677" ce="12">
<n32 lb="671" cb="8" le="671" ce="13">
<drx lb="671" cb="8" le="671" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_56b9b2b981f87c7be1e231d5c0b4b7e0" nm="fixup_arm_thumb_bl"/>
</n32>
<cax lb="672" cb="3" le="677" ce="12">
<n32 lb="672" cb="8" le="672" ce="13">
<drx lb="672" cb="8" le="672" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_b981cf99f6e97cc96d40c72ed2025d75" nm="fixup_arm_thumb_blx"/>
</n32>
<cax lb="673" cb="3" le="677" ce="12">
<n32 lb="673" cb="8" le="673" ce="13">
<drx lb="673" cb="8" le="673" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_00322a800010f65e71262ca3b823a461" nm="fixup_arm_movt_hi16"/>
</n32>
<cax lb="674" cb="3" le="677" ce="12">
<n32 lb="674" cb="8" le="674" ce="13">
<drx lb="674" cb="8" le="674" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_f62cddca601186c76ff17ab3db9d3e07" nm="fixup_arm_movw_lo16"/>
</n32>
<cax lb="675" cb="3" le="677" ce="12">
<n32 lb="675" cb="8" le="675" ce="13">
<drx lb="675" cb="8" le="675" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_de94a76f5e39ff252ed9fb7dccf004d4" nm="fixup_t2_movt_hi16"/>
</n32>
<cax lb="676" cb="3" le="677" ce="12">
<n32 lb="676" cb="8" le="676" ce="13">
<drx lb="676" cb="8" le="676" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_e926a0fae052d9ac35302fba434faf41" nm="fixup_t2_movw_lo16"/>
</n32>
<rx lb="677" cb="5" le="677" ce="12" pvirg="true">
<n32 lb="677" cb="12">
<n45 lb="677" cb="12">
<flit/>
</n45>
</n32>
</rx>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
<cax lb="679" cb="3" le="680" ce="12">
<n32 lb="679" cb="8">
<drx lb="679" cb="8" id="276500ab2a3064a3cdd4ecc61ff8456d_f4788c6238ad9e21a230e8a266d18d65" nm="FK_SecRel_2"/>
</n32>
<rx lb="680" cb="5" le="680" ce="12" pvirg="true">
<n32 lb="680" cb="12">
<n45 lb="680" cb="12"/>
</n32>
</rx>
</cax>
<cax lb="681" cb="3" le="682" ce="12">
<n32 lb="681" cb="8">
<drx lb="681" cb="8" id="276500ab2a3064a3cdd4ecc61ff8456d_8d64a98a51d89ef86a40fe416f32b8be" nm="FK_SecRel_4"/>
</n32>
<rx lb="682" cb="5" le="682" ce="12" pvirg="true">
<n32 lb="682" cb="12">
<n45 lb="682" cb="12"/>
</n32>
</rx>
</cax>
</u>
</sy>
</u>

</Stmt>
</f>
<f name="getFixupKindContainerSizeBytes" id="852f9bdcb70821f89b2fb96f2747c080_5ff577c112315bcd9153e366691135ed" file="1" linestart="688" lineend="731" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Kind" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="688" cb="63" le="731" ce="1">
<sy lb="689" cb="3" le="730" ce="3">
<n32 lb="689" cb="11">
<drx lb="689" cb="11" kind="lvalue" nm="Kind"/>
</n32>
<u lb="689" cb="17" le="730" ce="3">
<dx lb="690" cb="3" le="691" ce="5">
<ce lb="691" cb="5" le="691" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="691" cb="5" le="691" ce="5">
<drx lb="691" cb="5" le="691" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="691" cb="5">
<n52 lb="691" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="691" cb="5">
<n52 lb="691" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="691" cb="5">
<n45 lb="691" cb="5">
<flit/>
</n45>
</n32>
</ce>
</dx>
<cax lb="693" cb="3" le="694" ce="12">
<n32 lb="693" cb="8">
<drx lb="693" cb="8" id="276500ab2a3064a3cdd4ecc61ff8456d_1a7f4dbfc66674e2c3776e45dcced05b" nm="FK_Data_1"/>
</n32>
<rx lb="694" cb="5" le="694" ce="12" pvirg="true">
<n32 lb="694" cb="12">
<n45 lb="694" cb="12">
<flit/>
</n45>
</n32>
</rx>
</cax>
<cax lb="695" cb="3" le="696" ce="12">
<n32 lb="695" cb="8">
<drx lb="695" cb="8" id="276500ab2a3064a3cdd4ecc61ff8456d_a1cdcf45495856d9d2071f5245878809" nm="FK_Data_2"/>
</n32>
<rx lb="696" cb="5" le="696" ce="12" pvirg="true">
<n32 lb="696" cb="12">
<n45 lb="696" cb="12">
<flit/>
</n45>
</n32>
</rx>
</cax>
<cax lb="697" cb="3" le="698" ce="12">
<n32 lb="697" cb="8">
<drx lb="697" cb="8" id="276500ab2a3064a3cdd4ecc61ff8456d_e73ca658c1b7fb8b0565bb9b989078fd" nm="FK_Data_4"/>
</n32>
<rx lb="698" cb="5" le="698" ce="12" pvirg="true">
<n32 lb="698" cb="12">
<n45 lb="698" cb="12">
<flit/>
</n45>
</n32>
</rx>
</cax>
<cax lb="700" cb="3" le="706" ce="12">
<n32 lb="700" cb="8" le="700" ce="13">
<drx lb="700" cb="8" le="700" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_82045b9190730dcacd051417d5c3dfb8" nm="fixup_arm_thumb_bcc"/>
</n32>
<cax lb="701" cb="3" le="706" ce="12">
<n32 lb="701" cb="8" le="701" ce="13">
<drx lb="701" cb="8" le="701" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_171c722472cf7c27b4e056fd08fab830" nm="fixup_arm_thumb_cp"/>
</n32>
<cax lb="702" cb="3" le="706" ce="12">
<n32 lb="702" cb="8" le="702" ce="13">
<drx lb="702" cb="8" le="702" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_ee5db731854f603ed849de46034705d9" nm="fixup_thumb_adr_pcrel_10"/>
</n32>
<cax lb="703" cb="3" le="706" ce="12">
<n32 lb="703" cb="8" le="703" ce="13">
<drx lb="703" cb="8" le="703" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_d14275cd39ffe392a909609859d27248" nm="fixup_arm_thumb_br"/>
</n32>
<cax lb="704" cb="3" le="706" ce="12">
<n32 lb="704" cb="8" le="704" ce="13">
<drx lb="704" cb="8" le="704" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_1bd4f5ebc01feabe144eedf6d7a6696e" nm="fixup_arm_thumb_cb"/>
</n32>
<rx lb="706" cb="5" le="706" ce="12" pvirg="true">
<n32 lb="706" cb="12">
<n45 lb="706" cb="12"/>
</n32>
</rx>
</cax>
</cax>
</cax>
</cax>
</cax>
<cax lb="708" cb="3" le="729" ce="12">
<n32 lb="708" cb="8" le="708" ce="13">
<drx lb="708" cb="8" le="708" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_1a5b295a004b001bdf2a63f92dce0403" nm="fixup_arm_pcrel_10_unscaled"/>
</n32>
<cax lb="709" cb="3" le="729" ce="12">
<n32 lb="709" cb="8" le="709" ce="13">
<drx lb="709" cb="8" le="709" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_0098f6a59970dadbc105dc658e9b326e" nm="fixup_arm_ldst_pcrel_12"/>
</n32>
<cax lb="710" cb="3" le="729" ce="12">
<n32 lb="710" cb="8" le="710" ce="13">
<drx lb="710" cb="8" le="710" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_3adaa7d3c8c6577d988435bc26374ba6" nm="fixup_arm_pcrel_10"/>
</n32>
<cax lb="711" cb="3" le="729" ce="12">
<n32 lb="711" cb="8" le="711" ce="13">
<drx lb="711" cb="8" le="711" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_fad407fc66773854c2f3b7cefeb71185" nm="fixup_arm_adr_pcrel_12"/>
</n32>
<cax lb="712" cb="3" le="729" ce="12">
<n32 lb="712" cb="8" le="712" ce="13">
<drx lb="712" cb="8" le="712" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_fc3502f6c5ca69ce109fd96de6c0e222" nm="fixup_arm_uncondbl"/>
</n32>
<cax lb="713" cb="3" le="729" ce="12">
<n32 lb="713" cb="8" le="713" ce="13">
<drx lb="713" cb="8" le="713" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_c958d94ea27f61b7130ac783a0a92256" nm="fixup_arm_condbl"/>
</n32>
<cax lb="714" cb="3" le="729" ce="12">
<n32 lb="714" cb="8" le="714" ce="13">
<drx lb="714" cb="8" le="714" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_b23548399f293ed9c986c1bda5ebb889" nm="fixup_arm_blx"/>
</n32>
<cax lb="715" cb="3" le="729" ce="12">
<n32 lb="715" cb="8" le="715" ce="13">
<drx lb="715" cb="8" le="715" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_abb9c84c71e57e1c6c368f5a1f0b4040" nm="fixup_arm_condbranch"/>
</n32>
<cax lb="716" cb="3" le="729" ce="12">
<n32 lb="716" cb="8" le="716" ce="13">
<drx lb="716" cb="8" le="716" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_0c43d0e05ef3d89ab3b6462c659428ba" nm="fixup_arm_uncondbranch"/>
</n32>
<cax lb="717" cb="3" le="729" ce="12">
<n32 lb="717" cb="8" le="717" ce="13">
<drx lb="717" cb="8" le="717" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_4d0ef3a74cb9f86c957058fe2c358c79" nm="fixup_t2_ldst_pcrel_12"/>
</n32>
<cax lb="718" cb="3" le="729" ce="12">
<n32 lb="718" cb="8" le="718" ce="13">
<drx lb="718" cb="8" le="718" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_154c1ad7169d47030a1b0a0b0e662e38" nm="fixup_t2_condbranch"/>
</n32>
<cax lb="719" cb="3" le="729" ce="12">
<n32 lb="719" cb="8" le="719" ce="13">
<drx lb="719" cb="8" le="719" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_c0d4f9ddc086facfe36efc20e6b5d8cb" nm="fixup_t2_uncondbranch"/>
</n32>
<cax lb="720" cb="3" le="729" ce="12">
<n32 lb="720" cb="8" le="720" ce="13">
<drx lb="720" cb="8" le="720" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_99bc2298dc21c4229c69363e354a041b" nm="fixup_t2_pcrel_10"/>
</n32>
<cax lb="721" cb="3" le="729" ce="12">
<n32 lb="721" cb="8" le="721" ce="13">
<drx lb="721" cb="8" le="721" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_76295f6d8c80b969da75bca90a7d8614" nm="fixup_t2_adr_pcrel_12"/>
</n32>
<cax lb="722" cb="3" le="729" ce="12">
<n32 lb="722" cb="8" le="722" ce="13">
<drx lb="722" cb="8" le="722" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_56b9b2b981f87c7be1e231d5c0b4b7e0" nm="fixup_arm_thumb_bl"/>
</n32>
<cax lb="723" cb="3" le="729" ce="12">
<n32 lb="723" cb="8" le="723" ce="13">
<drx lb="723" cb="8" le="723" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_b981cf99f6e97cc96d40c72ed2025d75" nm="fixup_arm_thumb_blx"/>
</n32>
<cax lb="724" cb="3" le="729" ce="12">
<n32 lb="724" cb="8" le="724" ce="13">
<drx lb="724" cb="8" le="724" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_00322a800010f65e71262ca3b823a461" nm="fixup_arm_movt_hi16"/>
</n32>
<cax lb="725" cb="3" le="729" ce="12">
<n32 lb="725" cb="8" le="725" ce="13">
<drx lb="725" cb="8" le="725" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_f62cddca601186c76ff17ab3db9d3e07" nm="fixup_arm_movw_lo16"/>
</n32>
<cax lb="726" cb="3" le="729" ce="12">
<n32 lb="726" cb="8" le="726" ce="13">
<drx lb="726" cb="8" le="726" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_de94a76f5e39ff252ed9fb7dccf004d4" nm="fixup_t2_movt_hi16"/>
</n32>
<cax lb="727" cb="3" le="729" ce="12">
<n32 lb="727" cb="8" le="727" ce="13">
<drx lb="727" cb="8" le="727" ce="13" id="4c505c5d003aec194d3a4ee9f2162168_e926a0fae052d9ac35302fba434faf41" nm="fixup_t2_movw_lo16"/>
</n32>
<rx lb="729" cb="5" le="729" ce="12" pvirg="true">
<n32 lb="729" cb="12">
<n45 lb="729" cb="12"/>
</n32>
</rx>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</u>
</sy>
</u>

</Stmt>
</f>
<m name="applyFixup" id="852f9bdcb70821f89b2fb96f2747c080_78efb1b5ab53196056cd1b15747c97c2" file="1" linestart="733" lineend="758" previous="852f9bdcb70821f89b2fb96f2747c080_78efb1b5ab53196056cd1b15747c97c2" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Fixup" proto="const llvm::MCFixup &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Data" proto="char *" isPtr="true" isLiteral="true" access2="none">
<pt>
<bt name="char"/>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DataSize" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Value" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="IsPCRel" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="735" cb="52" le="758" ce="1">
<dst lb="736" cb="3" le="736" ce="60">
<exp pvirg="true"/>
<Var nm="NumBytes" value="true">
<bt name="unsigned int"/>
<ce lb="736" cb="23" le="736" ce="59" nbparm="1" id="852f9bdcb70821f89b2fb96f2747c080_93ccdd18123538862e4df8a03748d40e">
<exp pvirg="true"/>
<n32 lb="736" cb="23">
<drx lb="736" cb="23" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_93ccdd18123538862e4df8a03748d40e" nm="getFixupKindNumBytes"/>
</n32>
<n32 lb="736" cb="44" le="736" ce="58">
<mce lb="736" cb="44" le="736" ce="58" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4">
<exp pvirg="true"/>
<mex lb="736" cb="44" le="736" ce="50" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4" nm="getKind" point="1">
<drx lb="736" cb="44" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</n32>
</ce>
</Var>
</dst>
<xop lb="737" cb="3" le="737" ce="74" kind="=">
<drx lb="737" cb="3" kind="lvalue" nm="Value"/>
<n32 lb="737" cb="11" le="737" ce="74">
<ce lb="737" cb="11" le="737" ce="74" nbparm="5" id="852f9bdcb70821f89b2fb96f2747c080_e0b1e82e8b68155ed2aff498546f3b30">
<exp pvirg="true"/>
<n32 lb="737" cb="11">
<drx lb="737" cb="11" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_e0b1e82e8b68155ed2aff498546f3b30" nm="adjustFixupValue"/>
</n32>
<drx lb="737" cb="28" kind="lvalue" nm="Fixup"/>
<n32 lb="737" cb="35">
<drx lb="737" cb="35" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="737" cb="42">
<drx lb="737" cb="42" kind="lvalue" nm="IsPCRel"/>
</n32>
<n32 lb="737" cb="51">
<n16 lb="737" cb="51">
<exp pvirg="true"/>
</n16>
</n32>
<n32 lb="737" cb="60">
<mex lb="737" cb="60" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_bc2fe03316b641ca20209a58e302c731" nm="IsLittleEndian" arrow="1">
<n19 lb="737" cb="60"/>
</mex>
</n32>
</ce>
</n32>
</xop>
<if lb="738" cb="3" le="738" ce="15">
<uo lb="738" cb="7" le="738" ce="8" kind="!">
<n32 lb="738" cb="8">
<n32 lb="738" cb="8">
<drx lb="738" cb="8" kind="lvalue" nm="Value"/>
</n32>
</n32>
</uo>
<rx lb="738" cb="15" pvirg="true"/>
</if>
<dst lb="740" cb="3" le="740" ce="38">
<exp pvirg="true"/>
<Var nm="Offset" value="true">
<bt name="unsigned int"/>
<mce lb="740" cb="21" le="740" ce="37" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_75c3ca401b1e26948081eb9091f5cf99">
<exp pvirg="true"/>
<mex lb="740" cb="21" le="740" ce="27" id="276500ab2a3064a3cdd4ecc61ff8456d_75c3ca401b1e26948081eb9091f5cf99" nm="getOffset" point="1">
<drx lb="740" cb="21" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</Var>
</dst>
<ocast lb="741" cb="3" le="741" ce="3">
<bt name="void"/>
<n46 lb="741" cb="3" le="741" ce="3">
<exp pvirg="true"/>
<xop lb="741" cb="3" le="741" ce="3" kind="||">
<n46 lb="741" cb="3" le="741" ce="3">
<exp pvirg="true"/>
<uo lb="741" cb="3" le="741" ce="3" kind="!">
<uo lb="741" cb="3" le="741" ce="3" kind="!">
<n46 lb="741" cb="3" le="741" ce="3">
<exp pvirg="true"/>
<xop lb="741" cb="3" le="741" ce="3" kind="&amp;&amp;">
<xop lb="741" cb="3" le="741" ce="3" kind="&lt;=">
<xop lb="741" cb="3" le="741" ce="3" kind="+">
<n32 lb="741" cb="3">
<drx lb="741" cb="3" kind="lvalue" nm="Offset"/>
</n32>
<n32 lb="741" cb="3">
<drx lb="741" cb="3" kind="lvalue" nm="NumBytes"/>
</n32>
</xop>
<n32 lb="741" cb="3">
<drx lb="741" cb="3" kind="lvalue" nm="DataSize"/>
</n32>
</xop>
<n32 lb="741" cb="3">
<n32 lb="741" cb="3">
<n52 lb="741" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="741" cb="3" le="741" ce="3">
<n46 lb="741" cb="3" le="741" ce="3">
<exp pvirg="true"/>
<xop lb="741" cb="3" le="741" ce="3" kind=",">
<ce lb="741" cb="3" le="741" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="741" cb="3">
<drx lb="741" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="741" cb="3">
<n52 lb="741" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="741" cb="3">
<n52 lb="741" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="741" cb="3">
<n45 lb="741" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="741" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="744" cb="3" le="744" ce="25">
<exp pvirg="true"/>
<Var nm="FullSizeBytes" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<if lb="745" cb="3" le="749" ce="3">
<uo lb="745" cb="7" le="745" ce="8" kind="!">
<n32 lb="745" cb="8">
<mex lb="745" cb="8" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_bc2fe03316b641ca20209a58e302c731" nm="IsLittleEndian" arrow="1">
<n19 lb="745" cb="8"/>
</mex>
</n32>
</uo>
<u lb="745" cb="24" le="749" ce="3">
<xop lb="746" cb="5" le="746" ce="67" kind="=">
<drx lb="746" cb="5" kind="lvalue" nm="FullSizeBytes"/>
<ce lb="746" cb="21" le="746" ce="67" nbparm="1" id="852f9bdcb70821f89b2fb96f2747c080_5ff577c112315bcd9153e366691135ed">
<exp pvirg="true"/>
<n32 lb="746" cb="21">
<drx lb="746" cb="21" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_5ff577c112315bcd9153e366691135ed" nm="getFixupKindContainerSizeBytes"/>
</n32>
<n32 lb="746" cb="52" le="746" ce="66">
<mce lb="746" cb="52" le="746" ce="66" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4">
<exp pvirg="true"/>
<mex lb="746" cb="52" le="746" ce="58" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4" nm="getKind" point="1">
<drx lb="746" cb="52" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</n32>
</ce>
</xop>
<ocast lb="747" cb="5" le="747" ce="5">
<bt name="void"/>
<n46 lb="747" cb="5" le="747" ce="5">
<exp pvirg="true"/>
<xop lb="747" cb="5" le="747" ce="5" kind="||">
<n46 lb="747" cb="5" le="747" ce="5">
<exp pvirg="true"/>
<uo lb="747" cb="5" le="747" ce="5" kind="!">
<uo lb="747" cb="5" le="747" ce="5" kind="!">
<n46 lb="747" cb="5" le="747" ce="5">
<exp pvirg="true"/>
<xop lb="747" cb="5" le="747" ce="5" kind="&amp;&amp;">
<xop lb="747" cb="5" le="747" ce="5" kind="&lt;=">
<n46 lb="747" cb="5" le="747" ce="5">
<exp pvirg="true"/>
<xop lb="747" cb="5" le="747" ce="5" kind="+">
<n32 lb="747" cb="5">
<drx lb="747" cb="5" kind="lvalue" nm="Offset"/>
</n32>
<n32 lb="747" cb="5">
<drx lb="747" cb="5" kind="lvalue" nm="FullSizeBytes"/>
</n32>
</xop>
</n46>
<n32 lb="747" cb="5">
<drx lb="747" cb="5" kind="lvalue" nm="DataSize"/>
</n32>
</xop>
<n32 lb="747" cb="5">
<n32 lb="747" cb="5">
<n52 lb="747" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="747" cb="5" le="747" ce="5">
<n46 lb="747" cb="5" le="747" ce="5">
<exp pvirg="true"/>
<xop lb="747" cb="5" le="747" ce="5" kind=",">
<ce lb="747" cb="5" le="747" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="747" cb="5">
<drx lb="747" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="747" cb="5">
<n52 lb="747" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="747" cb="5">
<n52 lb="747" cb="5"/>
</n32>
<n32 lb="747" cb="5">
<n45 lb="747" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="747" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<ocast lb="748" cb="5" le="748" ce="5">
<bt name="void"/>
<n46 lb="748" cb="5" le="748" ce="5">
<exp pvirg="true"/>
<xop lb="748" cb="5" le="748" ce="5" kind="||">
<n46 lb="748" cb="5" le="748" ce="5">
<exp pvirg="true"/>
<uo lb="748" cb="5" le="748" ce="5" kind="!">
<uo lb="748" cb="5" le="748" ce="5" kind="!">
<n46 lb="748" cb="5" le="748" ce="5">
<exp pvirg="true"/>
<xop lb="748" cb="5" le="748" ce="5" kind="&amp;&amp;">
<xop lb="748" cb="5" le="748" ce="5" kind="&lt;=">
<n32 lb="748" cb="5">
<drx lb="748" cb="5" kind="lvalue" nm="NumBytes"/>
</n32>
<n32 lb="748" cb="5">
<drx lb="748" cb="5" kind="lvalue" nm="FullSizeBytes"/>
</n32>
</xop>
<n32 lb="748" cb="5">
<n32 lb="748" cb="5">
<n52 lb="748" cb="5"/>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="748" cb="5" le="748" ce="5">
<n46 lb="748" cb="5" le="748" ce="5">
<exp pvirg="true"/>
<xop lb="748" cb="5" le="748" ce="5" kind=",">
<ce lb="748" cb="5" le="748" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="748" cb="5">
<drx lb="748" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="748" cb="5">
<n52 lb="748" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="748" cb="5">
<n52 lb="748" cb="5"/>
</n32>
<n32 lb="748" cb="5">
<n45 lb="748" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="748" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</u>
</if>
<fx lb="754" cb="3" le="757" ce="3">
<dst lb="754" cb="8" le="754" ce="22">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="754" cb="21">
<n45 lb="754" cb="21"/>
</n32>
</Var>
</dst>
<xop lb="754" cb="24" le="754" ce="29" kind="!=">
<n32 lb="754" cb="24">
<drx lb="754" cb="24" kind="lvalue" nm="i"/>
</n32>
<n32 lb="754" cb="29">
<drx lb="754" cb="29" kind="lvalue" nm="NumBytes"/>
</n32>
</xop>
<uo lb="754" cb="39" le="754" ce="41" kind="++">
<drx lb="754" cb="41" kind="lvalue" nm="i"/>
</uo>
<u lb="754" cb="44" le="757" ce="3">
<dst lb="755" cb="5" le="755" ce="64">
<exp pvirg="true"/>
<Var nm="Idx" value="true">
<bt name="unsigned int"/>
<co lb="755" cb="20" le="755" ce="63">
<exp pvirg="true"/>
<n32 lb="755" cb="20">
<mex lb="755" cb="20" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_bc2fe03316b641ca20209a58e302c731" nm="IsLittleEndian" arrow="1">
<n19 lb="755" cb="20"/>
</mex>
</n32>
<n32 lb="755" cb="37">
<drx lb="755" cb="37" kind="lvalue" nm="i"/>
</n32>
<n46 lb="755" cb="41" le="755" ce="63">
<exp pvirg="true"/>
<xop lb="755" cb="42" le="755" ce="62" kind="-">
<xop lb="755" cb="42" le="755" ce="58" kind="-">
<n32 lb="755" cb="42">
<drx lb="755" cb="42" kind="lvalue" nm="FullSizeBytes"/>
</n32>
<n32 lb="755" cb="58">
<n45 lb="755" cb="58">
<flit/>
</n45>
</n32>
</xop>
<n32 lb="755" cb="62">
<drx lb="755" cb="62" kind="lvalue" nm="i"/>
</n32>
</xop>
</n46>
</co>
</Var>
</dst>
<cao lb="756" cb="5" le="756" ce="60" kind="|=">
<n2 lb="756" cb="5" le="756" ce="22">
<exp pvirg="true"/>
<n32 lb="756" cb="5">
<drx lb="756" cb="5" kind="lvalue" nm="Data"/>
</n32>
<xop lb="756" cb="10" le="756" ce="19" kind="+">
<n32 lb="756" cb="10">
<drx lb="756" cb="10" kind="lvalue" nm="Offset"/>
</n32>
<n32 lb="756" cb="19">
<drx lb="756" cb="19" kind="lvalue" nm="Idx"/>
</n32>
</xop>
</n2>
<n32 lb="756" cb="27" le="756" ce="60">
<n26 lb="756" cb="27" le="756" ce="60">
<n32 lb="756" cb="35" le="756" ce="56">
<xop lb="756" cb="35" le="756" ce="56" kind="&amp;">
<n46 lb="756" cb="35" le="756" ce="52">
<exp pvirg="true"/>
<xop lb="756" cb="36" le="756" ce="51" kind="&gt;&gt;">
<n32 lb="756" cb="36">
<drx lb="756" cb="36" kind="lvalue" nm="Value"/>
</n32>
<n46 lb="756" cb="45" le="756" ce="51">
<exp pvirg="true"/>
<xop lb="756" cb="46" le="756" ce="50" kind="*">
<n32 lb="756" cb="46">
<drx lb="756" cb="46" kind="lvalue" nm="i"/>
</n32>
<n32 lb="756" cb="50">
<n45 lb="756" cb="50">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
</n46>
<n32 lb="756" cb="56">
<n45 lb="756" cb="56">
<flit/>
</n45>
</n32>
</xop>
</n32>
</n26>
</n32>
</cao>
</u>
</fx>
</u>

</Stmt>
</m>
<ns name="" id="852f9bdcb70821f89b2fb96f2747c080_43bdcff846069eec8f780891b4754c4e" file="1" linestart="760" lineend="802" original="">
<cr namespace="anonymous_namespace{armasmbackend.cpp}" access="none" depth="2" kind="class" name="ARMWinCOFFAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_8907b52d1ad786b7734bdfc782b13f56" file="1" linestart="762" lineend="769">
<base access="public">
<rt>
<cr id="852f9bdcb70821f89b2fb96f2747c080_4097733aefa4e8575ca98906ccef202a"/>
</rt>
</base>
<cr access="public" kind="class" name="ARMWinCOFFAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_20e161edbdb7f14f91f7d1b9d6adce99" file="1" linestart="762" lineend="762"/>
<Decl access="public"/>
<c name="ARMWinCOFFAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_cb43720fb9aa983a4b5e73a9ae981227" file="1" linestart="764" lineend="765" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Triple" proto="const llvm::StringRef &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="765" cb="7" le="765" ce="36">
<typeptr id="852f9bdcb70821f89b2fb96f2747c080_28ee7ca1f9cf2df77b4d1dee893b0c7e"/>
<temp/>
<drx lb="765" cb="21" kind="lvalue" nm="T"/>
<n10 lb="765" cb="24">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<drx lb="765" cb="24" kind="lvalue" nm="Triple"/>
</n10>
<n9 lb="765" cb="32"/>
</n10>

</BaseInit>
<Stmt>
<u lb="765" cb="38" le="765" ce="40"/>

</Stmt>
</c>
<m name="createObjectWriter" id="852f9bdcb70821f89b2fb96f2747c080_977d654f69c4c3a7ed37a53ef6f614ec" file="1" linestart="766" lineend="768" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="766" cb="70" le="768" ce="3">
<rx lb="767" cb="5" le="767" ce="62" pvirg="true">
<ce lb="767" cb="12" le="767" ce="62" nbparm="2" id="abe9c9901ed6df665760cfaedb018b2e_d951c925b310a0a6c16d1826b80fb783">
<exp pvirg="true"/>
<n32 lb="767" cb="12">
<drx lb="767" cb="12" kind="lvalue" id="abe9c9901ed6df665760cfaedb018b2e_d951c925b310a0a6c16d1826b80fb783" nm="createARMWinCOFFObjectWriter"/>
</n32>
<drx lb="767" cb="41" kind="lvalue" nm="OS"/>
<n9 lb="767" cb="57"/>
</ce>
</rx>
</u>

</Stmt>
</m>
<m name="operator=" id="852f9bdcb70821f89b2fb96f2747c080_b9376ebde9feb3721895ed3730860896" file="1" linestart="762" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="&lt;anonymous&gt;::ARMWinCOFFAsmBackend &amp;">
<lrf>
<rt>
<cr id="852f9bdcb70821f89b2fb96f2747c080_8907b52d1ad786b7734bdfc782b13f56"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::ARMWinCOFFAsmBackend &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="852f9bdcb70821f89b2fb96f2747c080_8907b52d1ad786b7734bdfc782b13f56"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~ARMWinCOFFAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_71c9aae7f0571fa78c54a0a56eb7194d" file="1" linestart="762" lineend="762" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="762" cb="7"/>

</Stmt>
</d>
<c name="ARMWinCOFFAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_d09ba7b91c4a6bbd87d6ab4376f0126f" file="1" linestart="762" lineend="762" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::ARMWinCOFFAsmBackend &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="852f9bdcb70821f89b2fb96f2747c080_8907b52d1ad786b7734bdfc782b13f56"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<cr namespace="anonymous_namespace{armasmbackend.cpp}" access="none" depth="2" kind="class" name="ELFARMAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_1793f79c0391c40f35dc9efd46f759fa" file="1" linestart="773" lineend="783">
<base access="public">
<rt>
<cr id="852f9bdcb70821f89b2fb96f2747c080_4097733aefa4e8575ca98906ccef202a"/>
</rt>
</base>
<cr access="public" kind="class" name="ELFARMAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_4690de508c2d05b1d0740f105cb1001e" file="1" linestart="773" lineend="773"/>
<Decl access="public"/>
<fl name="OSABI" id="852f9bdcb70821f89b2fb96f2747c080_37a3b98d67cd61a5bf5a0bc91743e92a" file="1" linestart="775" lineend="775" isLiteral="true" access="public" proto="uint8_t">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
</fl>
<c name="ELFARMAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_b06334c279d49dba1a5a55ac732ef95c" file="1" linestart="776" lineend="778" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="const llvm::StringRef" const="true" access2="none">
<QualType const="true">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</QualType>
<Stmt>

</Stmt>
</p>
<p name="OSABI" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="IsLittle" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="778" cb="7" le="778" ce="36">
<typeptr id="852f9bdcb70821f89b2fb96f2747c080_28ee7ca1f9cf2df77b4d1dee893b0c7e"/>
<temp/>
<drx lb="778" cb="21" kind="lvalue" nm="T"/>
<n10 lb="778" cb="24">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<drx lb="778" cb="24" kind="lvalue" nm="TT"/>
</n10>
<n32 lb="778" cb="28">
<drx lb="778" cb="28" kind="lvalue" nm="IsLittle"/>
</n32>
</n10>

</BaseInit>
<initlist id="852f9bdcb70821f89b2fb96f2747c080_37a3b98d67cd61a5bf5a0bc91743e92a">
<Stmt>
<n32 lb="778" cb="45">
<drx lb="778" cb="45" kind="lvalue" nm="OSABI"/>
</n32>

</Stmt>
</initlist>
<Stmt>
<u lb="778" cb="52" le="778" ce="54"/>

</Stmt>
</c>
<m name="createObjectWriter" id="852f9bdcb70821f89b2fb96f2747c080_869cba8805d56a35b23a1c6288527243" file="1" linestart="780" lineend="782" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="780" cb="70" le="782" ce="3">
<rx lb="781" cb="5" le="781" ce="58" pvirg="true">
<ce lb="781" cb="12" le="781" ce="58" nbparm="3" id="abe9c9901ed6df665760cfaedb018b2e_c3074b579b64c751661c502c865ce684">
<exp pvirg="true"/>
<n32 lb="781" cb="12">
<drx lb="781" cb="12" kind="lvalue" id="abe9c9901ed6df665760cfaedb018b2e_c3074b579b64c751661c502c865ce684" nm="createARMELFObjectWriter"/>
</n32>
<drx lb="781" cb="37" kind="lvalue" nm="OS"/>
<n32 lb="781" cb="41">
<mex lb="781" cb="41" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_37a3b98d67cd61a5bf5a0bc91743e92a" nm="OSABI" arrow="1">
<n19 lb="781" cb="41"/>
</mex>
</n32>
<mce lb="781" cb="48" le="781" ce="57" nbparm="0" id="852f9bdcb70821f89b2fb96f2747c080_9c053c37d39cf962cbb43d5159a437d4">
<exp pvirg="true"/>
<mex lb="781" cb="48" id="852f9bdcb70821f89b2fb96f2747c080_9c053c37d39cf962cbb43d5159a437d4" nm="isLittle" arrow="1">
<n32 lb="781" cb="48">
<n19 lb="781" cb="48"/>
</n32>
</mex>
</mce>
</ce>
</rx>
</u>

</Stmt>
</m>
<m name="operator=" id="852f9bdcb70821f89b2fb96f2747c080_99f583a39a07b82b27e0be45dbc19588" file="1" linestart="773" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="&lt;anonymous&gt;::ELFARMAsmBackend &amp;">
<lrf>
<rt>
<cr id="852f9bdcb70821f89b2fb96f2747c080_1793f79c0391c40f35dc9efd46f759fa"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::ELFARMAsmBackend &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="852f9bdcb70821f89b2fb96f2747c080_1793f79c0391c40f35dc9efd46f759fa"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~ELFARMAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_abe8639762177854d959a3b8a0117ee3" file="1" linestart="773" lineend="773" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="773" cb="7"/>

</Stmt>
</d>
<c name="ELFARMAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_ebae423194335e76fcdc3b4e4e3356ba" file="1" linestart="773" lineend="773" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::ELFARMAsmBackend &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="852f9bdcb70821f89b2fb96f2747c080_1793f79c0391c40f35dc9efd46f759fa"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<cr namespace="anonymous_namespace{armasmbackend.cpp}" access="none" depth="2" kind="class" name="DarwinARMAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_6ca67f49ad33128f768f5f208b2c7ce2" file="1" linestart="786" lineend="800">
<base access="public">
<rt>
<cr id="852f9bdcb70821f89b2fb96f2747c080_4097733aefa4e8575ca98906ccef202a"/>
</rt>
</base>
<cr access="public" kind="class" name="DarwinARMAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_83ea824745f908c1f69e73a573509f9e" file="1" linestart="786" lineend="786"/>
<Decl access="public"/>
<fl name="Subtype" id="852f9bdcb70821f89b2fb96f2747c080_679d94276a9ed5bccb42ba5bcb8526fc" file="1" linestart="788" lineend="788" const="true" isLiteral="true" access="public" proto="const MachO::CPUSubTypeARM">
<QualType const="true">
<ety>
<et>
<e id="5b4470f4085cb33b7fa09312aa61bfc2_ad6354bc62d3bef0c8c8e4e6676eb2fb"/>
</et>
</ety>
</QualType>
</fl>
<c name="DarwinARMAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_05add1601d12157b35ce5c7c8b22988f" file="1" linestart="789" lineend="793" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="const llvm::StringRef" const="true" access2="none">
<QualType const="true">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</QualType>
<Stmt>

</Stmt>
</p>
<p name="st" proto="MachO::CPUSubTypeARM" isLiteral="true" access2="none">
<ety>
<et>
<e id="5b4470f4085cb33b7fa09312aa61bfc2_ad6354bc62d3bef0c8c8e4e6676eb2fb"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="791" cb="7" le="791" ce="53">
<typeptr id="852f9bdcb70821f89b2fb96f2747c080_28ee7ca1f9cf2df77b4d1dee893b0c7e"/>
<temp/>
<drx lb="791" cb="21" kind="lvalue" nm="T"/>
<n10 lb="791" cb="24">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<drx lb="791" cb="24" kind="lvalue" nm="TT"/>
</n10>
<n9 lb="791" cb="49"/>
</n10>

</BaseInit>
<initlist id="852f9bdcb70821f89b2fb96f2747c080_679d94276a9ed5bccb42ba5bcb8526fc">
<Stmt>
<n32 lb="791" cb="64">
<drx lb="791" cb="64" kind="lvalue" nm="st"/>
</n32>

</Stmt>
</initlist>
<Stmt>
<u lb="791" cb="68" le="793" ce="5">
<xop lb="792" cb="7" le="792" ce="30" kind="=">
<mex lb="792" cb="7" kind="lvalue" id="959c08d76c284892179cb727a3684606_bbec19f6d5c3804aff51eae37f01cbf0" nm="HasDataInCodeSupport" arrow="1">
<n32 lb="792" cb="7">
<n19 lb="792" cb="7"/>
</n32>
</mex>
<n32 lb="792" cb="30">
<n9 lb="792" cb="30"/>
</n32>
</xop>
</u>

</Stmt>
</c>
<m name="createObjectWriter" id="852f9bdcb70821f89b2fb96f2747c080_74c099fc507eb27d3a18e14517cb295b" file="1" linestart="795" lineend="799" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="795" cb="70" le="799" ce="3">
<rx lb="796" cb="5" le="798" ce="45" pvirg="true">
<ce lb="796" cb="12" le="798" ce="45" nbparm="4" id="abe9c9901ed6df665760cfaedb018b2e_2efd3d30419d23e7a30a4c962a9bddf0">
<exp pvirg="true"/>
<n32 lb="796" cb="12">
<drx lb="796" cb="12" kind="lvalue" id="abe9c9901ed6df665760cfaedb018b2e_2efd3d30419d23e7a30a4c962a9bddf0" nm="createARMMachObjectWriter"/>
</n32>
<drx lb="796" cb="38" kind="lvalue" nm="OS"/>
<n9 lb="796" cb="54"/>
<n32 lb="797" cb="38" le="797" ce="45">
<drx lb="797" cb="38" le="797" ce="45" id="5b4470f4085cb33b7fa09312aa61bfc2_11e168842c365f106b8604435abb3f6d" nm="CPU_TYPE_ARM"/>
</n32>
<n32 lb="798" cb="38">
<n32 lb="798" cb="38">
<mex lb="798" cb="38" kind="lvalue" id="852f9bdcb70821f89b2fb96f2747c080_679d94276a9ed5bccb42ba5bcb8526fc" nm="Subtype" arrow="1">
<n19 lb="798" cb="38"/>
</mex>
</n32>
</n32>
</ce>
</rx>
</u>

</Stmt>
</m>
<m name="operator=" id="852f9bdcb70821f89b2fb96f2747c080_247a0bf0bdd47be9489a1f2d79fef0d1" file="1" linestart="786" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="&lt;anonymous&gt;::DarwinARMAsmBackend &amp;">
<lrf>
<rt>
<cr id="852f9bdcb70821f89b2fb96f2747c080_6ca67f49ad33128f768f5f208b2c7ce2"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::DarwinARMAsmBackend &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="852f9bdcb70821f89b2fb96f2747c080_6ca67f49ad33128f768f5f208b2c7ce2"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~DarwinARMAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_c448cd08186ecc9d45f51f39fd75e72d" file="1" linestart="786" lineend="786" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="786" cb="7"/>

</Stmt>
</d>
<c name="DarwinARMAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_748acecaca4645f9da6abe13157423f7" file="1" linestart="786" lineend="786" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::DarwinARMAsmBackend &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="852f9bdcb70821f89b2fb96f2747c080_6ca67f49ad33128f768f5f208b2c7ce2"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<f namespace="llvm" name="createARMAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_f65a1da414f67a32b4eb133efed7b5b4" file="1" linestart="804" lineend="835" previous="abe9c9901ed6df665760cfaedb018b2e_f65a1da414f67a32b4eb133efed7b5b4" access="none" hasbody="true" isdef="true">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="959c08d76c284892179cb727a3684606_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="isLittle" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="807" cb="56" le="835" ce="1">
<dst lb="808" cb="3" le="808" ce="23">
<exp pvirg="true"/>
<Var nm="TheTriple" value="true">
<rt>
<cr id="9306b6949f28c3a31f519bc736944721_f187657d74874d999705b05021f1c276"/>
</rt>
<n10 lb="808" cb="10" le="808" ce="22">
<typeptr id="9306b6949f28c3a31f519bc736944721_ba5c37a0b4ce66f6f2f796a9de247fcd"/>
<temp/>
<mte lb="808" cb="20">
<exp pvirg="true"/>
<n32 lb="808" cb="20">
<n10 lb="808" cb="20">
<typeptr id="96ed60b524dd53b8d6b92c178537632e_b98fe74454382f4da0cfd1cb67c1fc92"/>
<temp/>
<n32 lb="808" cb="20">
<drx lb="808" cb="20" kind="lvalue" nm="TT"/>
</n32>
</n10>
</n32>
</mte>
</n10>
</Var>
</dst>
<sy lb="810" cb="3" le="834" ce="3">
<n32 lb="810" cb="11" le="810" ce="37">
<mce lb="810" cb="11" le="810" ce="37" nbparm="0" id="9306b6949f28c3a31f519bc736944721_803cae974e57ae8f3b2e7303dd8dc868">
<exp pvirg="true"/>
<mex lb="810" cb="11" le="810" ce="21" id="9306b6949f28c3a31f519bc736944721_803cae974e57ae8f3b2e7303dd8dc868" nm="getObjectFormat" point="1">
<n32 lb="810" cb="11">
<drx lb="810" cb="11" kind="lvalue" nm="TheTriple"/>
</n32>
</mex>
</mce>
</n32>
<u lb="810" cb="40" le="834" ce="3">
<dx lb="811" cb="3" le="811" ce="12">
<ce lb="811" cb="12" le="811" ce="12" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="811" cb="12" le="811" ce="12">
<drx lb="811" cb="12" le="811" ce="12" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="811" cb="12">
<n52 lb="811" cb="12">
<slit/>
</n52>
</n32>
<n32 lb="811" cb="12">
<n52 lb="811" cb="12">
<slit/>
</n52>
</n32>
<n32 lb="811" cb="12">
<n45 lb="811" cb="12">
<flit/>
</n45>
</n32>
</ce>
</dx>
<cax lb="812" cb="3" le="826" ce="3">
<n32 lb="812" cb="8" le="812" ce="16">
<drx lb="812" cb="8" le="812" ce="16" id="9306b6949f28c3a31f519bc736944721_8a8928cc76ef8ad79494b03c5fca42da" nm="MachO"/>
</n32>
<u lb="812" cb="23" le="826" ce="3">
<dst lb="813" cb="5" le="823" ce="42">
<exp pvirg="true"/>
<Var nm="CS" value="true">
<ety>
<et>
<e id="5b4470f4085cb33b7fa09312aa61bfc2_ad6354bc62d3bef0c8c8e4e6676eb2fb"/>
</et>
</ety>
<mce lb="814" cb="7" le="823" ce="41" nbparm="1" id="b6cdf36ce8ac9587af11464134bdca7b_c6b87990f932dabf8d351fa1a728cf0b">
<exp pvirg="true"/>
<mex lb="814" cb="7" le="823" ce="8" id="b6cdf36ce8ac9587af11464134bdca7b_c6b87990f932dabf8d351fa1a728cf0b" nm="Default" point="1">
<n32 lb="814" cb="7" le="822" ce="62">
<mce lb="814" cb="7" le="822" ce="62" nbparm="3" id="b6cdf36ce8ac9587af11464134bdca7b_43f1978c37253d1996e8ff016aff9b9b">
<exp pvirg="true"/>
<mex lb="814" cb="7" le="822" ce="8" id="b6cdf36ce8ac9587af11464134bdca7b_43f1978c37253d1996e8ff016aff9b9b" nm="Cases" point="1">
<mce lb="814" cb="7" le="821" ce="62" nbparm="3" id="b6cdf36ce8ac9587af11464134bdca7b_43f1978c37253d1996e8ff016aff9b9b">
<exp pvirg="true"/>
<mex lb="814" cb="7" le="821" ce="8" id="b6cdf36ce8ac9587af11464134bdca7b_43f1978c37253d1996e8ff016aff9b9b" nm="Cases" point="1">
<mce lb="814" cb="7" le="820" ce="62" nbparm="3" id="b6cdf36ce8ac9587af11464134bdca7b_43f1978c37253d1996e8ff016aff9b9b">
<exp pvirg="true"/>
<mex lb="814" cb="7" le="820" ce="8" id="b6cdf36ce8ac9587af11464134bdca7b_43f1978c37253d1996e8ff016aff9b9b" nm="Cases" point="1">
<mce lb="814" cb="7" le="819" ce="65" nbparm="3" id="b6cdf36ce8ac9587af11464134bdca7b_43f1978c37253d1996e8ff016aff9b9b">
<exp pvirg="true"/>
<mex lb="814" cb="7" le="819" ce="8" id="b6cdf36ce8ac9587af11464134bdca7b_43f1978c37253d1996e8ff016aff9b9b" nm="Cases" point="1">
<mce lb="814" cb="7" le="818" ce="62" nbparm="3" id="b6cdf36ce8ac9587af11464134bdca7b_43f1978c37253d1996e8ff016aff9b9b">
<exp pvirg="true"/>
<mex lb="814" cb="7" le="818" ce="8" id="b6cdf36ce8ac9587af11464134bdca7b_43f1978c37253d1996e8ff016aff9b9b" nm="Cases" point="1">
<mce lb="814" cb="7" le="817" ce="59" nbparm="3" id="b6cdf36ce8ac9587af11464134bdca7b_43f1978c37253d1996e8ff016aff9b9b">
<exp pvirg="true"/>
<mex lb="814" cb="7" le="817" ce="8" id="b6cdf36ce8ac9587af11464134bdca7b_43f1978c37253d1996e8ff016aff9b9b" nm="Cases" point="1">
<mce lb="814" cb="7" le="816" ce="64" nbparm="3" id="b6cdf36ce8ac9587af11464134bdca7b_43f1978c37253d1996e8ff016aff9b9b">
<exp pvirg="true"/>
<mex lb="814" cb="7" le="816" ce="8" id="b6cdf36ce8ac9587af11464134bdca7b_43f1978c37253d1996e8ff016aff9b9b" nm="Cases" point="1">
<mce lb="814" cb="7" le="815" ce="62" nbparm="3" id="b6cdf36ce8ac9587af11464134bdca7b_43f1978c37253d1996e8ff016aff9b9b">
<exp pvirg="true"/>
<mex lb="814" cb="7" le="815" ce="8" id="b6cdf36ce8ac9587af11464134bdca7b_43f1978c37253d1996e8ff016aff9b9b" nm="Cases" point="1">
<n26 lb="814" cb="7" le="814" ce="65">
<n10 lb="814" cb="7" le="814" ce="64">
<typeptr id="b6cdf36ce8ac9587af11464134bdca7b_96e7cb826ff185e835a80646bd5efe74">
<template_arguments>
<et>
<e id="5b4470f4085cb33b7fa09312aa61bfc2_ad6354bc62d3bef0c8c8e4e6676eb2fb"/>
</et>
<et>
<e id="5b4470f4085cb33b7fa09312aa61bfc2_ad6354bc62d3bef0c8c8e4e6676eb2fb"/>
</et>
</template_arguments>
</typeptr>
<temp/>
<n10 lb="814" cb="42" le="814" ce="64">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_1cde07128879fdd147febaf099861744"/>
<temp/>
<mte lb="814" cb="42" le="814" ce="64">
<exp pvirg="true"/>
<mce lb="814" cb="42" le="814" ce="64" nbparm="0" id="9306b6949f28c3a31f519bc736944721_4faca44f2073813a28787891e4fdc9c6">
<exp pvirg="true"/>
<mex lb="814" cb="42" le="814" ce="52" id="9306b6949f28c3a31f519bc736944721_4faca44f2073813a28787891e4fdc9c6" nm="getArchName" point="1">
<n32 lb="814" cb="42">
<drx lb="814" cb="42" kind="lvalue" nm="TheTriple"/>
</n32>
</mex>
</mce>
</mte>
</n10>
</n10>
</n26>
</mex>
<n52 lb="815" cb="14">
<slit/>
</n52>
<n52 lb="815" cb="24">
<slit/>
</n52>
<mte lb="815" cb="36" le="815" ce="43">
<exp pvirg="true"/>
<drx lb="815" cb="36" le="815" ce="43" id="5b4470f4085cb33b7fa09312aa61bfc2_38ca57831f4b1be7e6556fc94d02a288" nm="CPU_SUBTYPE_ARM_V4T"/>
</mte>
</mce>
</mex>
<n52 lb="816" cb="14">
<slit/>
</n52>
<n52 lb="816" cb="24">
<slit/>
</n52>
<mte lb="816" cb="36" le="816" ce="43">
<exp pvirg="true"/>
<drx lb="816" cb="36" le="816" ce="43" id="5b4470f4085cb33b7fa09312aa61bfc2_c86227d8945f8ea6412927d032df054f" nm="CPU_SUBTYPE_ARM_V5TEJ"/>
</mte>
</mce>
</mex>
<n52 lb="817" cb="14">
<slit/>
</n52>
<n52 lb="817" cb="23">
<slit/>
</n52>
<mte lb="817" cb="34" le="817" ce="41">
<exp pvirg="true"/>
<drx lb="817" cb="34" le="817" ce="41" id="5b4470f4085cb33b7fa09312aa61bfc2_1c42bc18c1914ad7c08360e5c70b774f" nm="CPU_SUBTYPE_ARM_V6"/>
</mte>
</mce>
</mex>
<n52 lb="818" cb="14">
<slit/>
</n52>
<n52 lb="818" cb="24">
<slit/>
</n52>
<mte lb="818" cb="36" le="818" ce="43">
<exp pvirg="true"/>
<drx lb="818" cb="36" le="818" ce="43" id="5b4470f4085cb33b7fa09312aa61bfc2_fd38c41201f6fe62bba1b02bbdaaa14e" nm="CPU_SUBTYPE_ARM_V6M"/>
</mte>
</mce>
</mex>
<n52 lb="819" cb="14">
<slit/>
</n52>
<n52 lb="819" cb="25">
<slit/>
</n52>
<mte lb="819" cb="38" le="819" ce="45">
<exp pvirg="true"/>
<drx lb="819" cb="38" le="819" ce="45" id="5b4470f4085cb33b7fa09312aa61bfc2_11da1f3daafb37ecbed2358021a7561a" nm="CPU_SUBTYPE_ARM_V7EM"/>
</mte>
</mce>
</mex>
<n52 lb="820" cb="14">
<slit/>
</n52>
<n52 lb="820" cb="24">
<slit/>
</n52>
<mte lb="820" cb="36" le="820" ce="43">
<exp pvirg="true"/>
<drx lb="820" cb="36" le="820" ce="43" id="5b4470f4085cb33b7fa09312aa61bfc2_da5e8928c76f9d9c41188c77eaafb324" nm="CPU_SUBTYPE_ARM_V7K"/>
</mte>
</mce>
</mex>
<n52 lb="821" cb="14">
<slit/>
</n52>
<n52 lb="821" cb="24">
<slit/>
</n52>
<mte lb="821" cb="36" le="821" ce="43">
<exp pvirg="true"/>
<drx lb="821" cb="36" le="821" ce="43" id="5b4470f4085cb33b7fa09312aa61bfc2_b6a5b63b9b92ac2783a85f4c599b9aed" nm="CPU_SUBTYPE_ARM_V7M"/>
</mte>
</mce>
</mex>
<n52 lb="822" cb="14">
<slit/>
</n52>
<n52 lb="822" cb="24">
<slit/>
</n52>
<mte lb="822" cb="36" le="822" ce="43">
<exp pvirg="true"/>
<drx lb="822" cb="36" le="822" ce="43" id="5b4470f4085cb33b7fa09312aa61bfc2_e5967bbd0b4157960b7f7065523f41de" nm="CPU_SUBTYPE_ARM_V7S"/>
</mte>
</mce>
</n32>
</mex>
<mte lb="823" cb="16" le="823" ce="23">
<exp pvirg="true"/>
<drx lb="823" cb="16" le="823" ce="23" id="5b4470f4085cb33b7fa09312aa61bfc2_142429451a130756710562a396eadab0" nm="CPU_SUBTYPE_ARM_V7"/>
</mte>
</mce>
</Var>
</dst>
<rx lb="825" cb="5" le="825" ce="45" pvirg="true">
<n32 lb="825" cb="12" le="825" ce="45">
<new lb="825" cb="12" le="825" ce="45">
<typeptr id="852f9bdcb70821f89b2fb96f2747c080_05add1601d12157b35ce5c7c8b22988f"/>
<exp pvirg="true"/>
<n10 lb="825" cb="16" le="825" ce="45">
<typeptr id="852f9bdcb70821f89b2fb96f2747c080_05add1601d12157b35ce5c7c8b22988f"/>
<temp/>
<drx lb="825" cb="36" kind="lvalue" nm="T"/>
<n10 lb="825" cb="39">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="825" cb="39">
<drx lb="825" cb="39" kind="lvalue" nm="TT"/>
</n32>
</n10>
<n32 lb="825" cb="43">
<drx lb="825" cb="43" kind="lvalue" nm="CS"/>
</n32>
</n10>
</new>
</n32>
</rx>
</u>
</cax>
<cax lb="827" cb="3" le="828" ce="5">
<n32 lb="827" cb="8" le="827" ce="16">
<drx lb="827" cb="8" le="827" ce="16" id="9306b6949f28c3a31f519bc736944721_e94e1ef8fdc9bd35ab18ef8517d2ff8d" nm="COFF"/>
</n32>
<ocast lb="828" cb="5" le="828" ce="5">
<bt name="void"/>
<n46 lb="828" cb="5" le="828" ce="5">
<exp pvirg="true"/>
<xop lb="828" cb="5" le="828" ce="5" kind="||">
<n46 lb="828" cb="5" le="828" ce="5">
<exp pvirg="true"/>
<uo lb="828" cb="5" le="828" ce="5" kind="!">
<uo lb="828" cb="5" le="828" ce="5" kind="!">
<n46 lb="828" cb="5" le="828" ce="5">
<exp pvirg="true"/>
<xop lb="828" cb="5" le="828" ce="5" kind="&amp;&amp;">
<mce lb="828" cb="5" le="828" ce="5" nbparm="0" id="9306b6949f28c3a31f519bc736944721_5ca698f0369876e37014dad212a6a1cc">
<exp pvirg="true"/>
<mex lb="828" cb="5" le="828" ce="5" id="9306b6949f28c3a31f519bc736944721_5ca698f0369876e37014dad212a6a1cc" nm="isOSWindows" point="1">
<n32 lb="828" cb="5">
<drx lb="828" cb="5" kind="lvalue" nm="TheTriple"/>
</n32>
</mex>
</mce>
<n32 lb="828" cb="5">
<n32 lb="828" cb="5">
<n52 lb="828" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="828" cb="5" le="828" ce="5">
<n46 lb="828" cb="5" le="828" ce="5">
<exp pvirg="true"/>
<xop lb="828" cb="5" le="828" ce="5" kind=",">
<ce lb="828" cb="5" le="828" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="828" cb="5">
<drx lb="828" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="828" cb="5">
<n52 lb="828" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="828" cb="5">
<n52 lb="828" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="828" cb="5">
<n45 lb="828" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="828" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</cax>
<rx lb="829" cb="5" le="829" ce="42" pvirg="true">
<n32 lb="829" cb="12" le="829" ce="42">
<new lb="829" cb="12" le="829" ce="42">
<typeptr id="852f9bdcb70821f89b2fb96f2747c080_cb43720fb9aa983a4b5e73a9ae981227"/>
<exp pvirg="true"/>
<n10 lb="829" cb="16" le="829" ce="42">
<typeptr id="852f9bdcb70821f89b2fb96f2747c080_cb43720fb9aa983a4b5e73a9ae981227"/>
<temp/>
<drx lb="829" cb="37" kind="lvalue" nm="T"/>
<n32 lb="829" cb="40">
<drx lb="829" cb="40" kind="lvalue" nm="TT"/>
</n32>
</n10>
</new>
</n32>
</rx>
<cax lb="830" cb="3" le="831" ce="5">
<n32 lb="830" cb="8" le="830" ce="16">
<drx lb="830" cb="8" le="830" ce="16" id="9306b6949f28c3a31f519bc736944721_90084846432aa14bd6124448f356a8c5" nm="ELF"/>
</n32>
<ocast lb="831" cb="5" le="831" ce="5">
<bt name="void"/>
<n46 lb="831" cb="5" le="831" ce="5">
<exp pvirg="true"/>
<xop lb="831" cb="5" le="831" ce="5" kind="||">
<n46 lb="831" cb="5" le="831" ce="5">
<exp pvirg="true"/>
<uo lb="831" cb="5" le="831" ce="5" kind="!">
<uo lb="831" cb="5" le="831" ce="5" kind="!">
<n46 lb="831" cb="5" le="831" ce="5">
<exp pvirg="true"/>
<xop lb="831" cb="5" le="831" ce="5" kind="&amp;&amp;">
<mce lb="831" cb="5" le="831" ce="5" nbparm="0" id="9306b6949f28c3a31f519bc736944721_dc2998405730b9d4d7ff91744d01ad67">
<exp pvirg="true"/>
<mex lb="831" cb="5" le="831" ce="5" id="9306b6949f28c3a31f519bc736944721_dc2998405730b9d4d7ff91744d01ad67" nm="isOSBinFormatELF" point="1">
<n32 lb="831" cb="5">
<drx lb="831" cb="5" kind="lvalue" nm="TheTriple"/>
</n32>
</mex>
</mce>
<n32 lb="831" cb="5">
<n32 lb="831" cb="5">
<n52 lb="831" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="831" cb="5" le="831" ce="5">
<n46 lb="831" cb="5" le="831" ce="5">
<exp pvirg="true"/>
<xop lb="831" cb="5" le="831" ce="5" kind=",">
<ce lb="831" cb="5" le="831" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="831" cb="5">
<drx lb="831" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="831" cb="5">
<n52 lb="831" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="831" cb="5">
<n52 lb="831" cb="5"/>
</n32>
<n32 lb="831" cb="5">
<n45 lb="831" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="831" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</cax>
<dst lb="832" cb="5" le="832" ce="74">
<exp pvirg="true"/>
<Var nm="OSABI" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n37 lb="832" cb="21" le="832" ce="73">
<ce lb="832" cb="21" le="832" ce="73" nbparm="1" id="b9142abdda6ca248bbac93f3abe1da5b_3af7d6855925295d4006d7e20b4aa83b">
<exp pvirg="true"/>
<n32 lb="832" cb="21" le="832" ce="46">
<drx lb="832" cb="21" le="832" ce="46" kind="lvalue" id="b9142abdda6ca248bbac93f3abe1da5b_3af7d6855925295d4006d7e20b4aa83b" nm="getOSABI"/>
</n32>
<mce lb="832" cb="55" le="832" ce="72" nbparm="0" id="9306b6949f28c3a31f519bc736944721_97983d69c24a6df0f0d0b6bb6062f7ab">
<exp pvirg="true"/>
<mex lb="832" cb="55" le="832" ce="66" id="9306b6949f28c3a31f519bc736944721_97983d69c24a6df0f0d0b6bb6062f7ab" nm="getOS" point="1">
<n32 lb="832" cb="55" le="832" ce="64">
<n26 lb="832" cb="55" le="832" ce="64">
<n8 lb="832" cb="55" le="832" ce="62" >
<temp/>
<n10 lb="832" cb="55" le="832" ce="62">
<typeptr id="9306b6949f28c3a31f519bc736944721_ba5c37a0b4ce66f6f2f796a9de247fcd"/>
<temp/>
<mte lb="832" cb="62">
<exp pvirg="true"/>
<n32 lb="832" cb="62">
<n10 lb="832" cb="62">
<typeptr id="96ed60b524dd53b8d6b92c178537632e_b98fe74454382f4da0cfd1cb67c1fc92"/>
<temp/>
<n32 lb="832" cb="62">
<drx lb="832" cb="62" kind="lvalue" nm="TT"/>
</n32>
</n10>
</n32>
</mte>
</n10>
</n8>
</n26>
</n32>
</mex>
</mce>
</ce>
</n37>
</Var>
</dst>
<rx lb="833" cb="5" le="833" ce="55" pvirg="true">
<n32 lb="833" cb="12" le="833" ce="55">
<new lb="833" cb="12" le="833" ce="55">
<typeptr id="852f9bdcb70821f89b2fb96f2747c080_b06334c279d49dba1a5a55ac732ef95c"/>
<exp pvirg="true"/>
<n10 lb="833" cb="16" le="833" ce="55">
<typeptr id="852f9bdcb70821f89b2fb96f2747c080_b06334c279d49dba1a5a55ac732ef95c"/>
<temp/>
<drx lb="833" cb="33" kind="lvalue" nm="T"/>
<n10 lb="833" cb="36">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="833" cb="36">
<drx lb="833" cb="36" kind="lvalue" nm="TT"/>
</n32>
</n10>
<n32 lb="833" cb="40">
<drx lb="833" cb="40" kind="lvalue" nm="OSABI"/>
</n32>
<n32 lb="833" cb="47">
<drx lb="833" cb="47" kind="lvalue" nm="isLittle"/>
</n32>
</n10>
</new>
</n32>
</rx>
</u>
</sy>
</u>

</Stmt>
</f>
<f namespace="llvm" name="createARMLEAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_9157e2078230025611d20067c0c62482" file="1" linestart="837" lineend="841" previous="abe9c9901ed6df665760cfaedb018b2e_9157e2078230025611d20067c0c62482" access="none" hasbody="true" isdef="true">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="959c08d76c284892179cb727a3684606_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="839" cb="72" le="841" ce="1">
<rx lb="840" cb="3" le="840" ce="51" pvirg="true">
<ce lb="840" cb="10" le="840" ce="51" nbparm="5" id="abe9c9901ed6df665760cfaedb018b2e_f65a1da414f67a32b4eb133efed7b5b4">
<exp pvirg="true"/>
<n32 lb="840" cb="10">
<drx lb="840" cb="10" kind="lvalue" id="abe9c9901ed6df665760cfaedb018b2e_f65a1da414f67a32b4eb133efed7b5b4" nm="createARMAsmBackend"/>
</n32>
<drx lb="840" cb="30" kind="lvalue" nm="T"/>
<drx lb="840" cb="33" kind="lvalue" nm="MRI"/>
<n10 lb="840" cb="38">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="840" cb="38">
<drx lb="840" cb="38" kind="lvalue" nm="TT"/>
</n32>
</n10>
<n10 lb="840" cb="42">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="840" cb="42">
<drx lb="840" cb="42" kind="lvalue" nm="CPU"/>
</n32>
</n10>
<n9 lb="840" cb="47"/>
</ce>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm" name="createARMBEAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_f010078ed129ff9c197002fda47717f9" file="1" linestart="843" lineend="847" previous="abe9c9901ed6df665760cfaedb018b2e_f010078ed129ff9c197002fda47717f9" access="none" hasbody="true" isdef="true">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="959c08d76c284892179cb727a3684606_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="845" cb="72" le="847" ce="1">
<rx lb="846" cb="3" le="846" ce="52" pvirg="true">
<ce lb="846" cb="10" le="846" ce="52" nbparm="5" id="abe9c9901ed6df665760cfaedb018b2e_f65a1da414f67a32b4eb133efed7b5b4">
<exp pvirg="true"/>
<n32 lb="846" cb="10">
<drx lb="846" cb="10" kind="lvalue" id="abe9c9901ed6df665760cfaedb018b2e_f65a1da414f67a32b4eb133efed7b5b4" nm="createARMAsmBackend"/>
</n32>
<drx lb="846" cb="30" kind="lvalue" nm="T"/>
<drx lb="846" cb="33" kind="lvalue" nm="MRI"/>
<n10 lb="846" cb="38">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="846" cb="38">
<drx lb="846" cb="38" kind="lvalue" nm="TT"/>
</n32>
</n10>
<n10 lb="846" cb="42">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="846" cb="42">
<drx lb="846" cb="42" kind="lvalue" nm="CPU"/>
</n32>
</n10>
<n9 lb="846" cb="47"/>
</ce>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm" name="createThumbLEAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_71a6cf357c56216b730d28f9dc60efc3" file="1" linestart="849" lineend="853" previous="abe9c9901ed6df665760cfaedb018b2e_71a6cf357c56216b730d28f9dc60efc3" access="none" hasbody="true" isdef="true">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="959c08d76c284892179cb727a3684606_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="851" cb="72" le="853" ce="1">
<rx lb="852" cb="3" le="852" ce="51" pvirg="true">
<ce lb="852" cb="10" le="852" ce="51" nbparm="5" id="abe9c9901ed6df665760cfaedb018b2e_f65a1da414f67a32b4eb133efed7b5b4">
<exp pvirg="true"/>
<n32 lb="852" cb="10">
<drx lb="852" cb="10" kind="lvalue" id="abe9c9901ed6df665760cfaedb018b2e_f65a1da414f67a32b4eb133efed7b5b4" nm="createARMAsmBackend"/>
</n32>
<drx lb="852" cb="30" kind="lvalue" nm="T"/>
<drx lb="852" cb="33" kind="lvalue" nm="MRI"/>
<n10 lb="852" cb="38">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="852" cb="38">
<drx lb="852" cb="38" kind="lvalue" nm="TT"/>
</n32>
</n10>
<n10 lb="852" cb="42">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="852" cb="42">
<drx lb="852" cb="42" kind="lvalue" nm="CPU"/>
</n32>
</n10>
<n9 lb="852" cb="47"/>
</ce>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm" name="createThumbBEAsmBackend" id="852f9bdcb70821f89b2fb96f2747c080_5baa89559aa62ea78391640d82aa99b3" file="1" linestart="855" lineend="859" previous="abe9c9901ed6df665760cfaedb018b2e_5baa89559aa62ea78391640d82aa99b3" access="none" hasbody="true" isdef="true">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="959c08d76c284892179cb727a3684606_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="abe9c9901ed6df665760cfaedb018b2e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="857" cb="72" le="859" ce="1">
<rx lb="858" cb="3" le="858" ce="52" pvirg="true">
<ce lb="858" cb="10" le="858" ce="52" nbparm="5" id="abe9c9901ed6df665760cfaedb018b2e_f65a1da414f67a32b4eb133efed7b5b4">
<exp pvirg="true"/>
<n32 lb="858" cb="10">
<drx lb="858" cb="10" kind="lvalue" id="abe9c9901ed6df665760cfaedb018b2e_f65a1da414f67a32b4eb133efed7b5b4" nm="createARMAsmBackend"/>
</n32>
<drx lb="858" cb="30" kind="lvalue" nm="T"/>
<drx lb="858" cb="33" kind="lvalue" nm="MRI"/>
<n10 lb="858" cb="38">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="858" cb="38">
<drx lb="858" cb="38" kind="lvalue" nm="TT"/>
</n32>
</n10>
<n10 lb="858" cb="42">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="858" cb="42">
<drx lb="858" cb="42" kind="lvalue" nm="CPU"/>
</n32>
</n10>
<n9 lb="858" cb="47"/>
</ce>
</rx>
</u>

</Stmt>
</f>
</tun>
</Root>
