#ifndef _PHM_H_
#define _PHM_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
// ******************************************************************************

#ifndef __KERNEL__
#include <stdint.h>
#endif // __KERNEL__
// ******************************************* Base address macros

#define RCS_PHM0_BASE         ( 0x0027c000 )
#define RCS_PHM1_BASE         ( 0x00260000 )

// ******************************************* /Base address macros


// ******************************************* Register offset macros

#define PHM_AXI_FIFO_DATA0_OFFSET ( 0x00000000U )
#define PHM_AXI_FIFO_DATA1_OFFSET ( 0x00000020U )
#define PHM_AXI_FIFO_DATA2_OFFSET ( 0x00000040U )
#define PHM_AXI_FIFO_DATA3_OFFSET ( 0x00000060U )
#define PHM_AXI_FIFO_DATA4_OFFSET ( 0x00000080U )
#define PHM_AXI_FIFO_DATA5_OFFSET ( 0x000000a0U )
#define PHM_AXI_FIFO_DATA6_OFFSET ( 0x000000c0U )
#define PHM_AXI_FIFO_DATA7_OFFSET ( 0x000000e0U )
#define PHM_AXI_FIFO_DATA8_OFFSET ( 0x00000100U )
#define PHM_AXI_FIFO_DATA9_OFFSET ( 0x00000120U )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
#define PHM_AXI_FIFO_DATA0_ADR(_BASE)   (( ( _BASE ) + ( PHM_AXI_FIFO_DATA0_OFFSET ) ))
#define PHM_AXI_FIFO_DATA1_ADR(_BASE)   (( ( _BASE ) + ( PHM_AXI_FIFO_DATA1_OFFSET ) ))
#define PHM_AXI_FIFO_DATA2_ADR(_BASE)   (( ( _BASE ) + ( PHM_AXI_FIFO_DATA2_OFFSET ) ))
#define PHM_AXI_FIFO_DATA3_ADR(_BASE)   (( ( _BASE ) + ( PHM_AXI_FIFO_DATA3_OFFSET ) ))
#define PHM_AXI_FIFO_DATA4_ADR(_BASE)   (( ( _BASE ) + ( PHM_AXI_FIFO_DATA4_OFFSET ) ))
#define PHM_AXI_FIFO_DATA5_ADR(_BASE)   (( ( _BASE ) + ( PHM_AXI_FIFO_DATA5_OFFSET ) ))
#define PHM_AXI_FIFO_DATA6_ADR(_BASE)   (( ( _BASE ) + ( PHM_AXI_FIFO_DATA6_OFFSET ) ))
#define PHM_AXI_FIFO_DATA7_ADR(_BASE)   (( ( _BASE ) + ( PHM_AXI_FIFO_DATA7_OFFSET ) ))
#define PHM_AXI_FIFO_DATA8_ADR(_BASE)   (( ( _BASE ) + ( PHM_AXI_FIFO_DATA8_OFFSET ) ))
#define PHM_AXI_FIFO_DATA9_ADR(_BASE)   (( ( _BASE ) + ( PHM_AXI_FIFO_DATA9_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief PHM_AXI_COM_REG_FIFO_DATA[10] register description at address offset 0x0
  *
  * Register default value:        0x00000000
  * Register full path in IP: phm_axi_com/reg/fifo_data
  * PHM read fifo data
  */

typedef union {
  struct {
    uint32_t PHM_FIFO_DATA : 16;
    ///< The data from phm fifo head. Return data is uncertain if fifo is empty
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
    uint32_t  : 16;
    ///< Reserved
    ///< AccessType="RO" BitOffset="16" ResetValue="None"
  } ;
  uint32_t value;
} phm_axi_fifo_data_reg_t;

#define PHM_AXI_FIFO_DATA_DEFAULT (0x00000000U)
#define PHM_AXI_FIFO_DATA_RD_MASK (0x0000ffffU)
#define PHM_AXI_FIFO_DATA_WR_MASK (0x00000000U)


///< The data from phm fifo head. Return data is uncertain if fifo is empty
#define PHM_AXI_FIFO_DATA_PHM_FIFO_DATA_BF_OFF ( 0)
#define PHM_AXI_FIFO_DATA_PHM_FIFO_DATA_BF_WID (16)
#define PHM_AXI_FIFO_DATA_PHM_FIFO_DATA_BF_MSK (0x0000FFFF)
#define PHM_AXI_FIFO_DATA_PHM_FIFO_DATA_BF_DEF (0x00000000)
#define PHM_AXI_FIFO_DATA_ARR_SZ0 (10)
#define PHM_AXI_FIFO_DATA_ARRAY_STRIDE0 (0x0020)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

#define PHM_AXI_FIFO_DATA0_REG(_BASE) ((phm_axi_fifo_data_reg_t*) PHM_AXI_FIFO_DATA0_ADR(_BASE))
#define PHM_AXI_FIFO_DATA1_REG(_BASE) ((phm_axi_fifo_data_reg_t*) PHM_AXI_FIFO_DATA1_ADR(_BASE))
#define PHM_AXI_FIFO_DATA2_REG(_BASE) ((phm_axi_fifo_data_reg_t*) PHM_AXI_FIFO_DATA2_ADR(_BASE))
#define PHM_AXI_FIFO_DATA3_REG(_BASE) ((phm_axi_fifo_data_reg_t*) PHM_AXI_FIFO_DATA3_ADR(_BASE))
#define PHM_AXI_FIFO_DATA4_REG(_BASE) ((phm_axi_fifo_data_reg_t*) PHM_AXI_FIFO_DATA4_ADR(_BASE))
#define PHM_AXI_FIFO_DATA5_REG(_BASE) ((phm_axi_fifo_data_reg_t*) PHM_AXI_FIFO_DATA5_ADR(_BASE))
#define PHM_AXI_FIFO_DATA6_REG(_BASE) ((phm_axi_fifo_data_reg_t*) PHM_AXI_FIFO_DATA6_ADR(_BASE))
#define PHM_AXI_FIFO_DATA7_REG(_BASE) ((phm_axi_fifo_data_reg_t*) PHM_AXI_FIFO_DATA7_ADR(_BASE))
#define PHM_AXI_FIFO_DATA8_REG(_BASE) ((phm_axi_fifo_data_reg_t*) PHM_AXI_FIFO_DATA8_ADR(_BASE))
#define PHM_AXI_FIFO_DATA9_REG(_BASE) ((phm_axi_fifo_data_reg_t*) PHM_AXI_FIFO_DATA9_ADR(_BASE))

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
typedef struct
{
    phm_axi_fifo_data_reg_t FIFO_DATA0;      /*< Address offset = 0x0 */
    const uint8_t        reservedArea0 [28];  /*< Address offset = 0x4 */
    phm_axi_fifo_data_reg_t FIFO_DATA1;      /*< Address offset = 0x20 */
    const uint8_t        reservedArea1 [28];  /*< Address offset = 0x24 */
    phm_axi_fifo_data_reg_t FIFO_DATA2;      /*< Address offset = 0x40 */
    const uint8_t        reservedArea2 [28];  /*< Address offset = 0x44 */
    phm_axi_fifo_data_reg_t FIFO_DATA3;      /*< Address offset = 0x60 */
    const uint8_t        reservedArea3 [28];  /*< Address offset = 0x64 */
    phm_axi_fifo_data_reg_t FIFO_DATA4;      /*< Address offset = 0x80 */
    const uint8_t        reservedArea4 [28];  /*< Address offset = 0x84 */
    phm_axi_fifo_data_reg_t FIFO_DATA5;      /*< Address offset = 0xa0 */
    const uint8_t        reservedArea5 [28];  /*< Address offset = 0xa4 */
    phm_axi_fifo_data_reg_t FIFO_DATA6;      /*< Address offset = 0xc0 */
    const uint8_t        reservedArea6 [28];  /*< Address offset = 0xc4 */
    phm_axi_fifo_data_reg_t FIFO_DATA7;      /*< Address offset = 0xe0 */
    const uint8_t        reservedArea7 [28];  /*< Address offset = 0xe4 */
    phm_axi_fifo_data_reg_t FIFO_DATA8;      /*< Address offset = 0x100 */
    const uint8_t        reservedArea8 [28];  /*< Address offset = 0x104 */
    phm_axi_fifo_data_reg_t FIFO_DATA9;      /*< Address offset = 0x120 */
} phm_t;     // size: 0x0028

// AddressSpace struct pointer
//
#define RCS_PHM0         ((phm_t*) RCS_PHM0_BASE)
#define RCS_PHM1         ((phm_t*) RCS_PHM1_BASE)

// ******************************************* /Address Space

#endif      // _PHM_H_

