Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/pimmel/DynU/FPGA/Playground/EndOfClass/dds_synthesizer_tb_isim_beh.exe -prj C:/pimmel/DynU/FPGA/Playground/EndOfClass/dds_synthesizer_tb_beh.prj work.dds_synthesizer_tb 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/pimmel/DynU/FPGA/Playground/EndOfClass/sine_lut_8_x_8.vhd" into library work
Parsing VHDL file "C:/pimmel/DynU/FPGA/Playground/EndOfClass/dds_synthesizer.vhd" into library work
Parsing VHDL file "C:/pimmel/DynU/FPGA/Playground/EndOfClass/dds_synthesizer_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package std_logic_signed
Compiling package sine_lut_pkg
Compiling package dds_synthesizer_pkg
Compiling architecture dds_synthesizer_arch of entity dds_synthesizer [\dds_synthesizer(8)\]
Compiling architecture dds_synthesizer_tb_arch of entity dds_synthesizer_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable C:/pimmel/DynU/FPGA/Playground/EndOfClass/dds_synthesizer_tb_isim_beh.exe
Fuse Memory Usage: 33772 KB
Fuse CPU Usage: 810 ms
