{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1641177336686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1641177336686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 03 10:35:36 2022 " "Processing started: Mon Jan 03 10:35:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1641177336686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1641177336686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1641177336686 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1641177337072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/d4050/documents/program/digital system/program_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/d4050/documents/program/digital system/program_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Rom " "Found entity 1: Program_Rom" {  } { { "../Program_Rom.v" "" { Text "C:/Users/d4050/Documents/program/digital system/Program_Rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641177337119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641177337119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/d4050/documents/program/digital system/lab13/advance_asm/stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/d4050/documents/program/digital system/lab13/advance_asm/stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "../lab13/advance_asm/stack.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641177337122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641177337122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/d4050/documents/program/digital system/lab13/advance_asm/single_port_ram_128x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/d4050/documents/program/digital system/lab13/advance_asm/single_port_ram_128x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_128x8 " "Found entity 1: single_port_ram_128x8" {  } { { "../lab13/advance_asm/single_port_ram_128x8.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/single_port_ram_128x8.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641177337125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641177337125 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(187) " "Verilog HDL warning at cpu.v(187): extended using \"x\" or \"z\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1641177337127 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(217) " "Verilog HDL warning at cpu.v(217): extended using \"x\" or \"z\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 217 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1641177337127 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(239) " "Verilog HDL warning at cpu.v(239): extended using \"x\" or \"z\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1641177337127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/d4050/documents/program/digital system/lab13/advance_asm/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/d4050/documents/program/digital system/lab13/advance_asm/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641177337128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641177337128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/d4050/documents/program/digital system/lab12/pipeline/7segment_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/d4050/documents/program/digital system/lab12/pipeline/7segment_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641177337130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641177337130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641177337131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641177337131 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVLW cpu.v(26) " "Verilog HDL Implicit Net warning at cpu.v(26): created implicit net for \"MOVLW\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDLW cpu.v(27) " "Verilog HDL Implicit Net warning at cpu.v(27): created implicit net for \"ADDLW\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBLW cpu.v(28) " "Verilog HDL Implicit Net warning at cpu.v(28): created implicit net for \"SUBLW\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDLW cpu.v(29) " "Verilog HDL Implicit Net warning at cpu.v(29): created implicit net for \"ANDLW\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORLW cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"IORLW\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORLW cpu.v(31) " "Verilog HDL Implicit Net warning at cpu.v(31): created implicit net for \"XORLW\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRF cpu.v(32) " "Verilog HDL Implicit Net warning at cpu.v(32): created implicit net for \"CLRF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRW cpu.v(33) " "Verilog HDL Implicit Net warning at cpu.v(33): created implicit net for \"CLRW\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDWF cpu.v(34) " "Verilog HDL Implicit Net warning at cpu.v(34): created implicit net for \"ADDWF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDWF cpu.v(35) " "Verilog HDL Implicit Net warning at cpu.v(35): created implicit net for \"ANDWF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECF cpu.v(36) " "Verilog HDL Implicit Net warning at cpu.v(36): created implicit net for \"DECF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COMF cpu.v(37) " "Verilog HDL Implicit Net warning at cpu.v(37): created implicit net for \"COMF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GOTO cpu.v(38) " "Verilog HDL Implicit Net warning at cpu.v(38): created implicit net for \"GOTO\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCF cpu.v(39) " "Verilog HDL Implicit Net warning at cpu.v(39): created implicit net for \"INCF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORWF cpu.v(40) " "Verilog HDL Implicit Net warning at cpu.v(40): created implicit net for \"IORWF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVF cpu.v(41) " "Verilog HDL Implicit Net warning at cpu.v(41): created implicit net for \"MOVF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVWF cpu.v(42) " "Verilog HDL Implicit Net warning at cpu.v(42): created implicit net for \"MOVWF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBWF cpu.v(43) " "Verilog HDL Implicit Net warning at cpu.v(43): created implicit net for \"SUBWF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORWF cpu.v(44) " "Verilog HDL Implicit Net warning at cpu.v(44): created implicit net for \"XORWF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECFSZ cpu.v(45) " "Verilog HDL Implicit Net warning at cpu.v(45): created implicit net for \"DECFSZ\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCFSZ cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"INCFSZ\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BCF cpu.v(47) " "Verilog HDL Implicit Net warning at cpu.v(47): created implicit net for \"BCF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BSF cpu.v(48) " "Verilog HDL Implicit Net warning at cpu.v(48): created implicit net for \"BSF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSC cpu.v(49) " "Verilog HDL Implicit Net warning at cpu.v(49): created implicit net for \"BTFSC\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSS cpu.v(50) " "Verilog HDL Implicit Net warning at cpu.v(50): created implicit net for \"BTFSS\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ASRF cpu.v(51) " "Verilog HDL Implicit Net warning at cpu.v(51): created implicit net for \"ASRF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LSLF cpu.v(52) " "Verilog HDL Implicit Net warning at cpu.v(52): created implicit net for \"LSLF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LSRF cpu.v(53) " "Verilog HDL Implicit Net warning at cpu.v(53): created implicit net for \"LSRF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RLF cpu.v(54) " "Verilog HDL Implicit Net warning at cpu.v(54): created implicit net for \"RLF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RRF cpu.v(55) " "Verilog HDL Implicit Net warning at cpu.v(55): created implicit net for \"RRF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SWARF cpu.v(56) " "Verilog HDL Implicit Net warning at cpu.v(56): created implicit net for \"SWARF\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CALL cpu.v(57) " "Verilog HDL Implicit Net warning at cpu.v(57): created implicit net for \"CALL\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RETURN cpu.v(58) " "Verilog HDL Implicit Net warning at cpu.v(58): created implicit net for \"RETURN\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRA cpu.v(59) " "Verilog HDL Implicit Net warning at cpu.v(59): created implicit net for \"BRA\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRW cpu.v(60) " "Verilog HDL Implicit Net warning at cpu.v(60): created implicit net for \"BRW\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NOP cpu.v(61) " "Verilog HDL Implicit Net warning at cpu.v(61): created implicit net for \"NOP\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d cpu.v(63) " "Verilog HDL Implicit Net warning at cpu.v(63): created implicit net for \"d\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_zero cpu.v(64) " "Verilog HDL Implicit Net warning at cpu.v(64): created implicit net for \"alu_zero\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_port_b cpu.v(66) " "Verilog HDL Implicit Net warning at cpu.v(66): created implicit net for \"addr_port_b\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_skip_bit cpu.v(149) " "Verilog HDL Implicit Net warning at cpu.v(149): created implicit net for \"btfsc_skip_bit\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfss_skip_bit cpu.v(150) " "Verilog HDL Implicit Net warning at cpu.v(150): created implicit net for \"btfss_skip_bit\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_btfss_skip_bit cpu.v(151) " "Verilog HDL Implicit Net warning at cpu.v(151): created implicit net for \"btfsc_btfss_skip_bit\"" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177337134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1641177337183 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mcu.v(12) " "Output port \"HEX0\" at mcu.v(12) has no driver" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1641177337184 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcu.v(14) " "Output port \"HEX2\" at mcu.v(14) has no driver" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1641177337184 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcu.v(15) " "Output port \"HEX3\" at mcu.v(15) has no driver" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1641177337184 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9..8\] mcu.v(18) " "Output port \"LED\[9..8\]\" at mcu.v(18) has no driver" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1641177337184 "|mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu1 " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu1\"" {  } { { "mcu.v" "cpu1" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177337185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.v(67) " "Verilog HDL assignment warning at cpu.v(67): truncated value with size 32 to match size of target (11)" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337188 "|mcu|cpu:cpu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.v(68) " "Verilog HDL assignment warning at cpu.v(68): truncated value with size 32 to match size of target (11)" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337188 "|mcu|cpu:cpu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.v(72) " "Verilog HDL assignment warning at cpu.v(72): truncated value with size 32 to match size of target (11)" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337188 "|mcu|cpu:cpu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.v(77) " "Verilog HDL assignment warning at cpu.v(77): truncated value with size 32 to match size of target (11)" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337188 "|mcu|cpu:cpu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.v(207) " "Verilog HDL assignment warning at cpu.v(207): truncated value with size 32 to match size of target (8)" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337188 "|mcu|cpu:cpu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.v(208) " "Verilog HDL assignment warning at cpu.v(208): truncated value with size 32 to match size of target (8)" {  } { { "../lab13/advance_asm/cpu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337188 "|mcu|cpu:cpu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack cpu:cpu1\|stack:Stack " "Elaborating entity \"stack\" for hierarchy \"cpu:cpu1\|stack:Stack\"" {  } { { "../lab13/advance_asm/cpu.v" "Stack" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177337189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stack.v(11) " "Verilog HDL assignment warning at stack.v(11): truncated value with size 32 to match size of target (4)" {  } { { "../lab13/advance_asm/stack.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/stack.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337190 "|mcu|cpu:cpu1|stack:Stack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stack.v(20) " "Verilog HDL assignment warning at stack.v(20): truncated value with size 32 to match size of target (4)" {  } { { "../lab13/advance_asm/stack.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/stack.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337190 "|mcu|cpu:cpu1|stack:Stack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stack.v(23) " "Verilog HDL assignment warning at stack.v(23): truncated value with size 32 to match size of target (4)" {  } { { "../lab13/advance_asm/stack.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/stack.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337190 "|mcu|cpu:cpu1|stack:Stack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Rom cpu:cpu1\|Program_Rom:rom " "Elaborating entity \"Program_Rom\" for hierarchy \"cpu:cpu1\|Program_Rom:rom\"" {  } { { "../lab13/advance_asm/cpu.v" "rom" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177337192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_128x8 cpu:cpu1\|single_port_ram_128x8:ram " "Elaborating entity \"single_port_ram_128x8\" for hierarchy \"cpu:cpu1\|single_port_ram_128x8:ram\"" {  } { { "../lab13/advance_asm/cpu.v" "ram" { Text "C:/Users/d4050/Documents/program/digital system/lab13/advance_asm/cpu.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177337205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:seg1 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:seg1\"" {  } { { "mcu.v" "seg1" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177337207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 7segment_decoder.v(8) " "Verilog HDL assignment warning at 7segment_decoder.v(8): truncated value with size 8 to match size of target (7)" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337208 "|mcu|seven_seg_decoder:seg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 7segment_decoder.v(9) " "Verilog HDL assignment warning at 7segment_decoder.v(9): truncated value with size 8 to match size of target (7)" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337208 "|mcu|seven_seg_decoder:seg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 7segment_decoder.v(10) " "Verilog HDL assignment warning at 7segment_decoder.v(10): truncated value with size 8 to match size of target (7)" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337208 "|mcu|seven_seg_decoder:seg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 7segment_decoder.v(11) " "Verilog HDL assignment warning at 7segment_decoder.v(11): truncated value with size 8 to match size of target (7)" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337208 "|mcu|seven_seg_decoder:seg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 7segment_decoder.v(12) " "Verilog HDL assignment warning at 7segment_decoder.v(12): truncated value with size 8 to match size of target (7)" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337208 "|mcu|seven_seg_decoder:seg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 7segment_decoder.v(13) " "Verilog HDL assignment warning at 7segment_decoder.v(13): truncated value with size 8 to match size of target (7)" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337208 "|mcu|seven_seg_decoder:seg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 7segment_decoder.v(14) " "Verilog HDL assignment warning at 7segment_decoder.v(14): truncated value with size 8 to match size of target (7)" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337208 "|mcu|seven_seg_decoder:seg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 7segment_decoder.v(15) " "Verilog HDL assignment warning at 7segment_decoder.v(15): truncated value with size 8 to match size of target (7)" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337208 "|mcu|seven_seg_decoder:seg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 7segment_decoder.v(16) " "Verilog HDL assignment warning at 7segment_decoder.v(16): truncated value with size 8 to match size of target (7)" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337208 "|mcu|seven_seg_decoder:seg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 7segment_decoder.v(17) " "Verilog HDL assignment warning at 7segment_decoder.v(17): truncated value with size 8 to match size of target (7)" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337208 "|mcu|seven_seg_decoder:seg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 7segment_decoder.v(18) " "Verilog HDL assignment warning at 7segment_decoder.v(18): truncated value with size 8 to match size of target (7)" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337209 "|mcu|seven_seg_decoder:seg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 7segment_decoder.v(19) " "Verilog HDL assignment warning at 7segment_decoder.v(19): truncated value with size 8 to match size of target (7)" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337209 "|mcu|seven_seg_decoder:seg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 7segment_decoder.v(20) " "Verilog HDL assignment warning at 7segment_decoder.v(20): truncated value with size 8 to match size of target (7)" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337209 "|mcu|seven_seg_decoder:seg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 7segment_decoder.v(21) " "Verilog HDL assignment warning at 7segment_decoder.v(21): truncated value with size 8 to match size of target (7)" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337209 "|mcu|seven_seg_decoder:seg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 7segment_decoder.v(22) " "Verilog HDL assignment warning at 7segment_decoder.v(22): truncated value with size 8 to match size of target (7)" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337209 "|mcu|seven_seg_decoder:seg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 7segment_decoder.v(23) " "Verilog HDL assignment warning at 7segment_decoder.v(23): truncated value with size 8 to match size of target (7)" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337209 "|mcu|seven_seg_decoder:seg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 7segment_decoder.v(24) " "Verilog HDL assignment warning at 7segment_decoder.v(24): truncated value with size 8 to match size of target (7)" {  } { { "../lab12/pipeline/7segment_decoder.v" "" { Text "C:/Users/d4050/Documents/program/digital system/lab12/pipeline/7segment_decoder.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641177337209 "|mcu|seven_seg_decoder:seg1"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:cpu1\|single_port_ram_128x8:ram\|ram_rtl_0 " "Inferred RAM node \"cpu:cpu1\|single_port_ram_128x8:ram\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1641177337474 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:cpu1\|stack:Stack\|stack_rtl_0 " "Inferred RAM node \"cpu:cpu1\|stack:Stack\|stack_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1641177337475 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:cpu1\|single_port_ram_128x8:ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:cpu1\|single_port_ram_128x8:ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:cpu1\|stack:Stack\|stack_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:cpu1\|stack:Stack\|stack_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641177338713 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1641177338713 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1641177338713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu1\|single_port_ram_128x8:ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"cpu:cpu1\|single_port_ram_128x8:ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177338782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu1\|single_port_ram_128x8:ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"cpu:cpu1\|single_port_ram_128x8:ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338782 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641177338782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3cc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3cc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3cc1 " "Found entity 1: altsyncram_3cc1" {  } { { "db/altsyncram_3cc1.tdf" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/db/altsyncram_3cc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641177338837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641177338837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu1\|stack:Stack\|altsyncram:stack_rtl_0 " "Elaborated megafunction instantiation \"cpu:cpu1\|stack:Stack\|altsyncram:stack_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177338861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu1\|stack:Stack\|altsyncram:stack_rtl_0 " "Instantiated megafunction \"cpu:cpu1\|stack:Stack\|altsyncram:stack_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641177338861 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641177338861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9bc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9bc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9bc1 " "Found entity 1: altsyncram_9bc1" {  } { { "db/altsyncram_9bc1.tdf" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/db/altsyncram_9bc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641177338914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641177338914 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641177339350 "|mcu|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1641177339350 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1641177339458 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1641177340018 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/d4050/Documents/program/digital system/de0/output_files/mcu.map.smsg " "Generated suppressed messages file C:/Users/d4050/Documents/program/digital system/de0/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1641177340065 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1641177340249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177340249 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177340319 "|mcu|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177340319 "|mcu|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177340319 "|mcu|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177340319 "|mcu|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177340319 "|mcu|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177340319 "|mcu|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177340319 "|mcu|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177340319 "|mcu|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177340319 "|mcu|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177340319 "|mcu|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[1\] " "No output dependent on input pin \"BTN\[1\]\"" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177340319 "|mcu|BTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[2\] " "No output dependent on input pin \"BTN\[2\]\"" {  } { { "mcu.v" "" { Text "C:/Users/d4050/Documents/program/digital system/de0/mcu.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641177340319 "|mcu|BTN[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1641177340319 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "539 " "Implemented 539 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1641177340320 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1641177340320 ""} { "Info" "ICUT_CUT_TM_LCELLS" "468 " "Implemented 468 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1641177340320 ""} { "Info" "ICUT_CUT_TM_RAMS" "19 " "Implemented 19 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1641177340320 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1641177340320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1641177340350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 03 10:35:40 2022 " "Processing ended: Mon Jan 03 10:35:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1641177340350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1641177340350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1641177340350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1641177340350 ""}
