Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 13 21:32:52 2022
| Host         : alveo20 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file full_util_routed.rpt -pb full_util_routed.pb
| Design       : pfm_top_wrapper
| Device       : xcu200fsgd2104-2
| Design State : Routed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Available | Util% |
+----------------------------+--------+--------+-----------+-------+
| CLB LUTs                   | 251730 | 133960 |   1182240 | 21.29 |
|   LUT as Logic             | 214842 | 121497 |   1182240 | 18.17 |
|   LUT as Memory            |  36888 |  12463 |    591840 |  6.23 |
|     LUT as Distributed RAM |  23885 |   6601 |           |       |
|     LUT as Shift Register  |  13003 |   5862 |           |       |
| CLB Registers              | 384749 | 178179 |   2364480 | 16.27 |
|   Register as Flip Flop    | 384744 | 178176 |   2364480 | 16.27 |
|   Register as Latch        |      0 |      0 |   2364480 |  0.00 |
|   Register as AND/OR       |      5 |      3 |   2364480 | <0.01 |
| CARRY8                     |   2412 |   1356 |    147780 |  1.63 |
| F7 Muxes                   |   3874 |   2073 |    591120 |  0.66 |
| F8 Muxes                   |    488 |    204 |    295560 |  0.17 |
| F9 Muxes                   |      0 |      0 |    147780 |  0.00 |
+----------------------------+--------+--------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 5      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 1702   |          Yes |           - |          Set |
| 4859   |          Yes |           - |        Reset |
| 5657   |          Yes |         Set |            - |
| 372526 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+--------+-----------+-------+
|                  Site Type                 |  Used  |  Fixed | Available | Util% |
+--------------------------------------------+--------+--------+-----------+-------+
| CLB                                        |  52061 |      0 |    147780 | 35.23 |
|   CLBL                                     |  25801 |      0 |           |       |
|   CLBM                                     |  26260 |      0 |           |       |
| LUT as Logic                               | 214842 | 121497 |   1182240 | 18.17 |
|   using O5 output only                     |   4818 |        |           |       |
|   using O6 output only                     | 136915 |        |           |       |
|   using O5 and O6                          |  73109 |        |           |       |
| LUT as Memory                              |  36888 |  12463 |    591840 |  6.23 |
|   LUT as Distributed RAM                   |  23885 |   6601 |           |       |
|     using O5 output only                   |      0 |        |           |       |
|     using O6 output only                   |   1411 |        |           |       |
|     using O5 and O6                        |  22474 |        |           |       |
|   LUT as Shift Register                    |  13003 |   5862 |           |       |
|     using O5 output only                   |      0 |        |           |       |
|     using O6 output only                   |  11566 |        |           |       |
|     using O5 and O6                        |   1437 |        |           |       |
| CLB Registers                              | 384749 |      0 |   2364480 | 16.27 |
|   Register driven from within the CLB      | 198362 |        |           |       |
|   Register driven from outside the CLB     | 186387 |        |           |       |
|     LUT in front of the register is unused | 120428 |        |           |       |
|     LUT in front of the register is used   |  65959 |        |           |       |
| Unique Control Sets                        |  12196 |        |    295560 |  4.13 |
+--------------------------------------------+--------+--------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  560 |     0 |      2160 | 25.93 |
|   RAMB36/FIFO*    |  545 |   257 |      2160 | 25.23 |
|     RAMB36E2 only |  545 |       |           |       |
|   RAMB18          |   30 |    15 |      4320 |  0.69 |
|     RAMB18E2 only |   30 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   13 |     7 |      6840 |  0.19 |
|   DSP48E2 only |   13 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  439 |   439 |       676 | 64.94 |
| HPIOB_M          |  216 |   216 |       312 | 69.23 |
|   INPUT          |    7 |       |           |       |
|   OUTPUT         |   45 |       |           |       |
|   BIDIR          |  164 |       |           |       |
| HPIOB_S          |  211 |   211 |       312 | 67.63 |
|   INPUT          |    6 |       |           |       |
|   OUTPUT         |   41 |       |           |       |
|   BIDIR          |  164 |       |           |       |
| HPIOB_SNGL       |   12 |    12 |        52 | 23.08 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |   10 |       |           |       |
|   BIDIR          |    2 |       |           |       |
| HPIOBDIFFINBUF   |   57 |    57 |       720 |  7.92 |
|   DIFFINBUF      |   57 |    57 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |   72 |    24 |       240 | 30.00 |
| BITSLICE_RX_TX   |  351 |   351 |      1560 | 22.50 |
|   RXTX_BITSLICE  |  351 |   351 |           |       |
| BITSLICE_TX      |   72 |    24 |       240 | 30.00 |
| RIU_OR           |   36 |    12 |       120 | 30.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   45 |    39 |      1800 |  2.50 |
|   BUFGCE             |   21 |    15 |       720 |  2.92 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |   22 |    22 |       720 |  3.06 |
|   BUFGCTRL*          |    1 |     1 |       240 |  0.42 |
| PLL                  |   13 |     7 |        60 | 21.67 |
| MMCM                 |    5 |     5 |        30 | 16.67 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |   16 |    16 |        24 | 66.67 |
| GTYE4_COMMON    |    4 |     4 |         6 | 66.67 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |  0.00 |
| PCIE40E4        |    1 |     1 |         6 | 16.67 |
| SYSMONE4        |    1 |     1 |         3 | 33.33 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     1 |        12 |  8.33 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    1 |     1 |         6 | 16.67 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    1 |     1 |         3 | 33.33 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------------+--------+---------------------+
|     Ref Name     |  Used  | Functional Category |
+------------------+--------+---------------------+
| FDRE             | 372526 |            Register |
| LUT3             | 102698 |                 CLB |
| LUT6             |  69781 |                 CLB |
| LUT4             |  40825 |                 CLB |
| LUT5             |  40366 |                 CLB |
| RAMD32           |  38580 |                 CLB |
| LUT2             |  28311 |                 CLB |
| SRLC32E          |   7658 |                 CLB |
| SRL16E           |   6768 |                 CLB |
| RAMS32           |   6439 |                 CLB |
| LUT1             |   5970 |                 CLB |
| FDSE             |   5657 |            Register |
| FDCE             |   4859 |            Register |
| MUXF7            |   3874 |                 CLB |
| CARRY8           |   2412 |                 CLB |
| FDPE             |   1702 |            Register |
| RAMD64E          |   1304 |                 CLB |
| RAMB36E2         |    545 |            BLOCKRAM |
| MUXF8            |    488 |                 CLB |
| RXTX_BITSLICE    |    351 |                 I/O |
| IBUFCTRL         |    286 |              Others |
| INBUF            |    229 |                 I/O |
| OBUFT_DCIEN      |    216 |                 I/O |
| OBUFT            |    114 |                 I/O |
| OBUF             |     96 |                 I/O |
| TX_BITSLICE_TRI  |     72 |                 I/O |
| BITSLICE_CONTROL |     72 |                 I/O |
| INV              |     57 |                 CLB |
| DIFFINBUF        |     57 |                 I/O |
| RIU_OR           |     36 |                 I/O |
| RAMS64E          |     36 |                 CLB |
| RAMB18E2         |     30 |            BLOCKRAM |
| HPIO_VREF        |     27 |                 I/O |
| BUFG_GT          |     22 |               Clock |
| BUFGCE           |     21 |               Clock |
| BUFG_GT_SYNC     |     17 |               Clock |
| GTYE4_CHANNEL    |     16 |            Advanced |
| SRLC16E          |     14 |                 CLB |
| PLLE4_ADV        |     13 |               Clock |
| DSP48E2          |     13 |          Arithmetic |
| MMCME4_ADV       |      5 |               Clock |
| AND2B1L          |      5 |              Others |
| GTYE4_COMMON     |      4 |            Advanced |
| SYSMONE4         |      1 |            Advanced |
| STARTUPE3        |      1 |       Configuration |
| PCIE40E4         |      1 |            Advanced |
| ICAPE3           |      1 |       Configuration |
| IBUFDS_GTE4      |      1 |                 I/O |
| BUFGCTRL         |      1 |               Clock |
| BSCANE2          |      1 |       Configuration |
+------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------------+------+
|                  Ref Name                 | Used |
+-------------------------------------------+------+
| xsdbm                                     |    2 |
| xsdbm_0                                   |    1 |
| pfm_top_xbar_9                            |    1 |
| pfm_top_xbar_8                            |    1 |
| pfm_top_xbar_7                            |    1 |
| pfm_top_xbar_6                            |    1 |
| pfm_top_xbar_5                            |    1 |
| pfm_top_xbar_4                            |    1 |
| pfm_top_xbar_3                            |    1 |
| pfm_top_xbar_2                            |    1 |
| pfm_top_xbar_16                           |    1 |
| pfm_top_xbar_15                           |    1 |
| pfm_top_xbar_14                           |    1 |
| pfm_top_xbar_13                           |    1 |
| pfm_top_xbar_12                           |    1 |
| pfm_top_xbar_11                           |    1 |
| pfm_top_xbar_10                           |    1 |
| pfm_top_xbar_1                            |    1 |
| pfm_top_xbar_0                            |    1 |
| pfm_top_util_vector_logic_0_0             |    1 |
| pfm_top_user_debug_hub_0                  |    1 |
| pfm_top_user_debug_bridge_0               |    1 |
| pfm_top_sys_mgmt_wiz_0                    |    1 |
| pfm_top_static_slr_flops_slr2_0           |    1 |
| pfm_top_static_slr_flops_slr0_0           |    1 |
| pfm_top_scratchpad_ram_ctrl_0             |    1 |
| pfm_top_scratchpad_ram_0                  |    1 |
| pfm_top_scheduler_bram_ctrl_0             |    1 |
| pfm_top_s02_regslice_0                    |    1 |
| pfm_top_s02_mmu_0                         |    1 |
| pfm_top_s01_regslice_2                    |    1 |
| pfm_top_s01_regslice_1                    |    1 |
| pfm_top_s01_regslice_0                    |    1 |
| pfm_top_s01_mmu_0                         |    1 |
| pfm_top_s00_regslice_5                    |    1 |
| pfm_top_s00_regslice_4                    |    1 |
| pfm_top_s00_regslice_3                    |    1 |
| pfm_top_s00_regslice_2                    |    1 |
| pfm_top_s00_regslice_1                    |    1 |
| pfm_top_s00_regslice_0                    |    1 |
| pfm_top_s00_mmu_1                         |    1 |
| pfm_top_s00_mmu_0                         |    1 |
| pfm_top_s00_data_fifo_0                   |    1 |
| pfm_top_reset_wdt_0                       |    1 |
| pfm_top_regslice_freq_cntr_mgntpf_0       |    1 |
| pfm_top_regslice_ddrmem_1_0               |    1 |
| pfm_top_regslice_data_static_0            |    1 |
| pfm_top_regslice_data_slr2_si_0           |    1 |
| pfm_top_regslice_data_slr2_mi_0           |    1 |
| pfm_top_regslice_data_slr0_si_0           |    1 |
| pfm_top_regslice_data_slr0_mi_0           |    1 |
| pfm_top_regslice_data_periph_0            |    1 |
| pfm_top_regslice_data_dynamic_0           |    1 |
| pfm_top_regslice_control_userpf_slr2_si_0 |    1 |
| pfm_top_regslice_control_userpf_slr2_mi_0 |    1 |
| pfm_top_regslice_control_userpf_slr0_si_0 |    1 |
| pfm_top_regslice_control_userpf_slr0_mi_0 |    1 |
| pfm_top_regslice_control_userpf_0         |    1 |
| pfm_top_regslice_control_mgntpf_0         |    1 |
| pfm_top_register_map_ctrl_0               |    1 |
| pfm_top_register_map_bram_0               |    1 |
| pfm_top_psreset_scheduler_0               |    1 |
| pfm_top_psreset_regslice_data_pr_0        |    1 |
| pfm_top_psreset_regslice_data_m00_axi_0   |    1 |
| pfm_top_psreset_regslice_ctrl_pr_0        |    1 |
| pfm_top_psreset_ddrmem_n_1_0              |    1 |
| pfm_top_psreset_ctrlclk_0                 |    1 |
| pfm_top_psreset_board_control_0           |    1 |
| pfm_top_psreset_axi_0                     |    1 |
| pfm_top_pr_decoupler_0_0                  |    1 |
| pfm_top_pf_demux_0_0                      |    1 |
| pfm_top_pcie_0                            |    1 |
| pfm_top_msp432_bsl_crc_gen_0_0            |    1 |
| pfm_top_microblaze_scheduler_0            |    1 |
| pfm_top_microblaze_board_control_0        |    1 |
| pfm_top_mgmt_debug_hub_0                  |    1 |
| pfm_top_mgmt_debug_bridge_0               |    1 |
| pfm_top_mdm_board_control_0               |    1 |
| pfm_top_mb_bram_ctrl_0                    |    1 |
| pfm_top_mailbox_0_0                       |    1 |
| pfm_top_m04_regslice_0                    |    1 |
| pfm_top_m03_regslice_1                    |    1 |
| pfm_top_m03_regslice_0                    |    1 |
| pfm_top_m02_regslice_1                    |    1 |
| pfm_top_m02_regslice_0                    |    1 |
| pfm_top_logic_reset_op_Res_0              |    1 |
| pfm_top_logic_pll_lock_0                  |    1 |
| pfm_top_logic_ddrcalib_op_0               |    1 |
| pfm_top_lmb_bram_if_cntlr_1               |    1 |
| pfm_top_lmb_bram_if_cntlr_0               |    1 |
| pfm_top_lmb_bram_1                        |    1 |
| pfm_top_lmb_bram_0                        |    1 |
| pfm_top_kdma_0_0                          |    1 |
| pfm_top_jtag_fallback_0                   |    1 |
| pfm_top_jtag_axi_xdma_0                   |    1 |
| pfm_top_irq_or_gate_userfirewall_0        |    1 |
| pfm_top_irq_or_gate_userdebug_firewall_0  |    1 |
| pfm_top_irq_or_gate_mgmtfirewall_0        |    1 |
| pfm_top_irq_or_gate_maxifirewall_0        |    1 |
| pfm_top_iob_static_0                      |    1 |
| pfm_top_ilmb_v10_1                        |    1 |
| pfm_top_ilmb_v10_0                        |    1 |
| pfm_top_gate_pr_inv_0                     |    1 |
| pfm_top_gate_pr_0                         |    1 |
| pfm_top_flash_programmer_0                |    1 |
| pfm_top_feature_rom_mmu_0                 |    1 |
| pfm_top_feature_rom_ctrl_0                |    1 |
| pfm_top_feature_rom_0                     |    1 |
| pfm_top_embedded_scheduler_hw_0_0         |    1 |
| pfm_top_dma_pcie_0                        |    1 |
| pfm_top_dlmb_v10_1                        |    1 |
| pfm_top_dlmb_v10_0                        |    1 |
| pfm_top_ddrmem_1_0_phy                    |    1 |
| pfm_top_ddrmem_1_0                        |    1 |
| pfm_top_ddr_calib_status_0                |    1 |
| pfm_top_ddr1_clk_ibufds_0                 |    1 |
| pfm_top_ddr1_clk_bufg_0                   |    1 |
| pfm_top_cuisr_0_0                         |    1 |
| pfm_top_cq_bram_ctlr_0                    |    1 |
| pfm_top_clkwiz_sysclks_0                  |    1 |
| pfm_top_clkwiz_scheduler_0                |    1 |
| pfm_top_clkwiz_pcie_0                     |    1 |
| pfm_top_clkwiz_kernel_0                   |    1 |
| pfm_top_clkwiz_kernel2_0                  |    1 |
| pfm_top_clk_wiz_0_0                       |    1 |
| pfm_top_buf_refclk_ibuf_0                 |    1 |
| pfm_top_board_i2c_ctrl_0                  |    1 |
| pfm_top_axi_vip_data_m00_axi_0            |    1 |
| pfm_top_axi_vip_data_0                    |    1 |
| pfm_top_axi_vip_ctrl_userpf_0             |    1 |
| pfm_top_axi_vip_ctrl_mgntpf_0             |    1 |
| pfm_top_axi_uartlite_usb_0                |    1 |
| pfm_top_axi_uartlite_0_0                  |    1 |
| pfm_top_axi_timebase_wdt_0                |    1 |
| pfm_top_axi_protocol_converter_0_0        |    1 |
| pfm_top_axi_mb_interrupts_0               |    1 |
| pfm_top_axi_intc_0_1                      |    1 |
| pfm_top_axi_intc_0_0                      |    1 |
| pfm_top_axi_hwicap_0                      |    1 |
| pfm_top_axi_gpio_wdt_0                    |    1 |
| pfm_top_axi_gpio_qsfp_0                   |    1 |
| pfm_top_axi_gpio_mb_ctrl_0                |    1 |
| pfm_top_axi_gpio_axi_rstn_0               |    1 |
| pfm_top_axi_firewall_data_0               |    1 |
| pfm_top_axi_firewall_ctrl_user_debug_0    |    1 |
| pfm_top_axi_firewall_ctrl_user_0          |    1 |
| pfm_top_axi_firewall_ctrl_0               |    1 |
| pfm_top_axi_bypass_addr_0_0               |    1 |
| pfm_top_axi_bram_ctrl_0_bram_0            |    1 |
| pfm_top_axi_bmc_gpio_0                    |    1 |
| pfm_top_auto_rs_w_0                       |    1 |
| pfm_top_auto_pc_9                         |    1 |
| pfm_top_auto_pc_8                         |    1 |
| pfm_top_auto_pc_7                         |    1 |
| pfm_top_auto_pc_6                         |    1 |
| pfm_top_auto_pc_5                         |    1 |
| pfm_top_auto_pc_4                         |    1 |
| pfm_top_auto_pc_3                         |    1 |
| pfm_top_auto_pc_2                         |    1 |
| pfm_top_auto_pc_11                        |    1 |
| pfm_top_auto_pc_10                        |    1 |
| pfm_top_auto_pc_1                         |    1 |
| pfm_top_auto_pc_0                         |    1 |
| pfm_top_auto_ds_0                         |    1 |
| pfm_top_auto_cc_9                         |    1 |
| pfm_top_auto_cc_8                         |    1 |
| pfm_top_auto_cc_7                         |    1 |
| pfm_top_auto_cc_6                         |    1 |
| pfm_top_auto_cc_5                         |    1 |
| pfm_top_auto_cc_4                         |    1 |
| pfm_top_auto_cc_3                         |    1 |
| pfm_top_auto_cc_26                        |    1 |
| pfm_top_auto_cc_25                        |    1 |
| pfm_top_auto_cc_24                        |    1 |
| pfm_top_auto_cc_23                        |    1 |
| pfm_top_auto_cc_22                        |    1 |
| pfm_top_auto_cc_21                        |    1 |
| pfm_top_auto_cc_20                        |    1 |
| pfm_top_auto_cc_2                         |    1 |
| pfm_top_auto_cc_19                        |    1 |
| pfm_top_auto_cc_18                        |    1 |
| pfm_top_auto_cc_17                        |    1 |
| pfm_top_auto_cc_16                        |    1 |
| pfm_top_auto_cc_15                        |    1 |
| pfm_top_auto_cc_14                        |    1 |
| pfm_top_auto_cc_13                        |    1 |
| pfm_top_auto_cc_12                        |    1 |
| pfm_top_auto_cc_11                        |    1 |
| pfm_top_auto_cc_10                        |    1 |
| pfm_top_auto_cc_1                         |    1 |
| pfm_top_auto_cc_0                         |    1 |
| pfm_top_Monitor_AXI_Master_p2p_0          |    1 |
| pfm_top_Monitor_AXI_Master_kdma_0         |    1 |
| pfm_top_Monitor_AXI_Master_dma_pcie_0     |    1 |
| pfm_top_CuDmaController_0_0               |    1 |
| pfm_dynamic_xbar_2                        |    1 |
| pfm_dynamic_xbar_0                        |    1 |
| pfm_dynamic_table_serch_1_0               |    1 |
| pfm_dynamic_s00_regslice_13               |    1 |
| pfm_dynamic_s00_regslice_12               |    1 |
| pfm_dynamic_s00_regslice_11               |    1 |
| pfm_dynamic_s00_regslice_10               |    1 |
| pfm_dynamic_regslice_data_static_0        |    1 |
| pfm_dynamic_regslice_data_m00_axi_0       |    1 |
| pfm_dynamic_regslice_data_dynamic_0       |    1 |
| pfm_dynamic_regslice_data_1               |    1 |
| pfm_dynamic_regslice_data_0               |    1 |
| pfm_dynamic_regslice_control_userpf_2     |    1 |
| pfm_dynamic_regslice_control_userpf_1     |    1 |
| pfm_dynamic_regslice_control_userpf_0     |    1 |
| pfm_dynamic_regslice_control_mgntpf_0     |    1 |
| pfm_dynamic_psreset_gate_pr_kernel_2      |    1 |
| pfm_dynamic_psreset_gate_pr_kernel_1      |    1 |
| pfm_dynamic_psreset_gate_pr_kernel_0      |    1 |
| pfm_dynamic_psreset_gate_pr_ddrmem_1_0    |    1 |
| pfm_dynamic_psreset_gate_pr_data_2        |    1 |
| pfm_dynamic_psreset_gate_pr_data_1        |    1 |
| pfm_dynamic_psreset_gate_pr_data_0        |    1 |
| pfm_dynamic_psreset_gate_pr_control_2     |    1 |
| pfm_dynamic_psreset_gate_pr_control_1     |    1 |
| pfm_dynamic_psreset_gate_pr_control_0     |    1 |
| pfm_dynamic_memory_subsystem_0            |    1 |
| pfm_dynamic_m07_regslice_0                |    1 |
| pfm_dynamic_m06_regslice_0                |    1 |
| pfm_dynamic_m05_regslice_0                |    1 |
| pfm_dynamic_m04_regslice_0                |    1 |
| pfm_dynamic_m03_regslice_0                |    1 |
| pfm_dynamic_m02_regslice_0                |    1 |
| pfm_dynamic_m01_regslice_3                |    1 |
| pfm_dynamic_m01_regslice_2                |    1 |
| pfm_dynamic_m00_regslice_3                |    1 |
| pfm_dynamic_m00_regslice_2                |    1 |
| pfm_dynamic_logic_reset_op_0              |    1 |
| pfm_dynamic_freq_counter_0_0              |    1 |
| pfm_dynamic_dpa_reg_slice_0               |    1 |
| pfm_dynamic_dpa_reg_slice2_0              |    1 |
| pfm_dynamic_dpa_mon5_0                    |    1 |
| pfm_dynamic_dpa_mon4_0                    |    1 |
| pfm_dynamic_dpa_mon3_0                    |    1 |
| pfm_dynamic_dpa_mon2_0                    |    1 |
| pfm_dynamic_dpa_mon1_0                    |    1 |
| pfm_dynamic_dpa_mon0_0                    |    1 |
| pfm_dynamic_dpa_hub_0                     |    1 |
| pfm_dynamic_dpa_fifo_0                    |    1 |
| pfm_dynamic_dpa_cdc_0                     |    1 |
| pfm_dynamic_debug_bridge_xsdbm_0          |    1 |
| pfm_dynamic_axi_vip_data_static_0         |    1 |
| pfm_dynamic_axi_vip_data_m00_axi_0        |    1 |
| pfm_dynamic_axi_vip_data_dynamic_0        |    1 |
| pfm_dynamic_axi_vip_data_1                |    1 |
| pfm_dynamic_axi_vip_data_0                |    1 |
| pfm_dynamic_axi_vip_ctrl_userpf_2         |    1 |
| pfm_dynamic_axi_vip_ctrl_userpf_1         |    1 |
| pfm_dynamic_axi_vip_ctrl_userpf_0         |    1 |
| pfm_dynamic_axi_vip_ctrl_mgntpf_0         |    1 |
| pfm_dynamic_axi_gpio_null_2               |    1 |
| pfm_dynamic_axi_gpio_null_0               |    1 |
| pfm_dynamic_axi_cdc_data_static_0         |    1 |
| pfm_dynamic_axi_cdc_data_dynamic_0        |    1 |
| pfm_dynamic_axi_cdc_data_1                |    1 |
| pfm_dynamic_axi_cdc_data_0                |    1 |
| pfm_dynamic_auto_cc_8                     |    1 |
| pfm_dynamic_auto_cc_7                     |    1 |
| pfm_dynamic_auto_cc_6                     |    1 |
| pfm_dynamic_auto_cc_5                     |    1 |
| pfm_dynamic_auto_cc_4                     |    1 |
| pfm_dynamic_auto_cc_3                     |    1 |
| pfm_dynamic_auto_cc_2                     |    1 |
| pfm_dynamic_auto_cc_1                     |    1 |
| pfm_dynamic_auto_cc_0                     |    1 |
| pfm_dynamic                               |    1 |
| bd_ebbe_lut_buffer_0                      |    1 |
| bd_d216_vip_ui_rst_DDR4_MEM01_0           |    1 |
| bd_d216_vip_ui_rst_DDR4_MEM00_0           |    1 |
| bd_d216_vip_ui_clk_DDR4_MEM01_0           |    1 |
| bd_d216_vip_ui_clk_DDR4_MEM00_0           |    1 |
| bd_d216_vip_ctrl_DDR4_MEM01_0             |    1 |
| bd_d216_vip_ctrl_DDR4_MEM00_0             |    1 |
| bd_d216_vip_S08_AXI_0                     |    1 |
| bd_d216_vip_S07_AXI_0                     |    1 |
| bd_d216_vip_S06_AXI_0                     |    1 |
| bd_d216_vip_S05_AXI_0                     |    1 |
| bd_d216_vip_S04_AXI_0                     |    1 |
| bd_d216_vip_S02_AXI_0                     |    1 |
| bd_d216_vip_S01_AXI_0                     |    1 |
| bd_d216_vip_S00_AXI_0                     |    1 |
| bd_d216_vip_PLRAM_MEM01_0                 |    1 |
| bd_d216_vip_PLRAM_MEM00_0                 |    1 |
| bd_d216_vip_M00_AXI_0                     |    1 |
| bd_d216_vip_DDR4_MEM01_0                  |    1 |
| bd_d216_vip_DDR4_MEM00_0                  |    1 |
| bd_d216_rs_M00_AXI_0                      |    1 |
| bd_d216_psr_ddr4_mem01_0                  |    1 |
| bd_d216_psr_ddr4_mem00_0                  |    1 |
| bd_d216_psr_ctrl_interconnect_0           |    1 |
| bd_d216_psr_aclk_SLR1_0                   |    1 |
| bd_d216_psr_aclk_SLR0_0                   |    1 |
| bd_d216_psr_aclk2_SLR1_0                  |    1 |
| bd_d216_plram_mem01_bram_0                |    1 |
| bd_d216_plram_mem01_0                     |    1 |
| bd_d216_plram_mem00_bram_0                |    1 |
| bd_d216_plram_mem00_0                     |    1 |
| bd_d216_interconnect_ddrmem_ctrl_0        |    1 |
| bd_d216_interconnect_S02_AXI_0            |    1 |
| bd_d216_interconnect_S00_AXI_0            |    1 |
| bd_d216_interconnect_PLRAM_MEM01_0        |    1 |
| bd_d216_interconnect_PLRAM_MEM00_0        |    1 |
| bd_d216_interconnect_M00_AXI_MEM00_0      |    1 |
| bd_d216_interconnect_DDR4_MEM01_0         |    1 |
| bd_d216_interconnect_DDR4_MEM00_0         |    1 |
| bd_d216_ddr4_mem01_ctrl_cc_0              |    1 |
| bd_d216_ddr4_mem01_0_phy                  |    1 |
| bd_d216_ddr4_mem01_0                      |    1 |
| bd_d216_ddr4_mem00_ctrl_cc_0              |    1 |
| bd_d216_ddr4_mem00_0_phy                  |    1 |
| bd_d216_ddr4_mem00_0                      |    1 |
| bd_d216_calib_reduce_0                    |    1 |
| bd_4042_bs_switch_0                       |    1 |
| bd_3566_bsip_0                            |    1 |
| bd_3566_bs_switch_1_0                     |    1 |
| bd_3566_axi_jtag_0                        |    1 |
| bd_2e71_lut_buffer_0                      |    1 |
| bd_2e71_bs_switch_0                       |    1 |
| bd_256f_lut_buffer_0                      |    1 |
| bd_256f_bs_switch_0                       |    1 |
| bd_0301_bsip_0                            |    1 |
| bd_0301_bs_switch_1_0                     |    1 |
| bd_0301_bs_switch_0                       |    1 |
| bd_0301_bs_mux_0                          |    1 |
| bd_0301_axi_jtag_0                        |    1 |
+-------------------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    | 1387 |       |     17280 |  8.03 |
|   SLR1 -> SLR2                   |  818 |       |           |  4.73 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |  569 |       |           |  3.29 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    | 2892 |       |     17280 | 16.74 |
|   SLR0 -> SLR1                   | 1799 |       |           | 10.41 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   | 1093 |       |           |  6.33 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  | 4279 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 |  569 |    0 |
| SLR1      |  818 |    0 | 1093 |
| SLR0      |    0 | 1799 |    0 |
+-----------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+--------+------+--------+--------+--------+
|          Site Type         |  SLR0 |  SLR1  | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+--------+------+--------+--------+--------+
| CLB                        | 10856 |  39992 | 1213 |  22.04 |  81.19 |   2.46 |
|   CLBL                     |  5337 |  19841 |  623 |  21.70 |  80.65 |   2.53 |
|   CLBM                     |  5519 |  20151 |  590 |  22.38 |  81.72 |   2.39 |
| CLB LUTs                   | 46385 | 201675 | 3670 |  11.77 |  51.18 |   0.93 |
|   LUT as Logic             | 36244 | 176044 | 2554 |   9.20 |  44.67 |   0.65 |
|     using O5 output only   |  1036 |   3722 |   60 |   0.26 |   0.94 |   0.02 |
|     using O6 output only   | 18724 | 116336 | 1855 |   4.75 |  29.52 |   0.47 |
|     using O5 and O6        | 16484 |  55986 |  639 |   4.18 |  14.21 |   0.16 |
|   LUT as Memory            | 10141 |  25631 | 1116 |   5.14 |  12.99 |   0.57 |
|     LUT as Distributed RAM |  6924 |  16649 |  312 |   3.51 |   8.44 |   0.16 |
|       using O5 output only |     0 |      0 |    0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     8 |   1403 |    0 |  <0.01 |   0.71 |   0.00 |
|       using O5 and O6      |  6916 |  15246 |  312 |   3.51 |   7.73 |   0.16 |
|     LUT as Shift Register  |  3217 |   8982 |  804 |   1.63 |   4.55 |   0.41 |
|       using O5 output only |     0 |      0 |    0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |  3182 |   7580 |  804 |   1.61 |   3.84 |   0.41 |
|       using O5 and O6      |    35 |   1402 |    0 |   0.02 |   0.71 |   0.00 |
| CLB Registers              | 75659 | 303888 | 5202 |   9.60 |  38.56 |   0.66 |
| CARRY8                     |   158 |   2254 |    0 |   0.32 |   4.58 |   0.00 |
| F7 Muxes                   |   436 |   3438 |    0 |   0.22 |   1.74 |   0.00 |
| F8 Muxes                   |    29 |    459 |    0 |   0.03 |   0.47 |   0.00 |
| F9 Muxes                   |     0 |      0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |   113 |    447 |    0 |  15.69 |  62.08 |   0.00 |
|   RAMB36/FIFO              |   111 |    434 |    0 |  15.42 |  60.28 |   0.00 |
|   RAMB18                   |     4 |     26 |    0 |   0.28 |   1.81 |   0.00 |
| URAM                       |     0 |      0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     3 |     10 |    0 |   0.13 |   0.44 |   0.00 |
| PLL                        |     0 |      0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |      0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |  2031 |  10066 |  114 |   2.06 |  10.22 |   0.12 |
+----------------------------+-------+--------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |       300 |   82.42 |          0 |     0.00 |          0 |     0.00 |  16 |
| SLR0      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       439 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


