read -sv run_verilog_mid/adder_32b_17_65_3b75424822b773044f8084e887eb42d6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_65_3b75424822b773044f8084e887eb42d6_yosys.v
