<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='185' ll='188' type='bool llvm::MachineRegisterInfo::isSSA() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='174'>//===--------------------------------------------------------------------===//
  // Function State
  //===--------------------------------------------------------------------===//

  // isSSA - Returns true when the machine function is in SSA form. Early
  // passes require the machine function to be in SSA form where every virtual
  // register has a single defining instruction.
  //
  // The TwoAddressInstructionPass and PHIElimination passes take the machine
  // function out of SSA form when they introduce multiple defs per virtual
  // register.</doc>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='353' u='c' c='_ZN12_GLOBAL__N_111IfConverter20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='635' u='c' c='_ZN4llvm13LiveVariables20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='318' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1525' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1912' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/ProcessImplicitDefs.cpp' l='142' u='c' c='_ZN12_GLOBAL__N_119ProcessImplicitDefs20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='479' u='c' c='_ZN12_GLOBAL__N_113GCNDPPCombine20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='60' u='c' c='_ZL15isImplicitlyDefRN4llvm19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5945' u='c' c='_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5981' u='c' c='_ZN4llvm35isEXECMaskConstantBetweenDefAndUsesEjRNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1533' u='c' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizer20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2341' u='c' c='_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2450' u='c' c='_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillERNS_12MachineInstrES2_j'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2530' u='c' c='_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3230' u='c' c='_ZNK4llvm12PPCInstrInfo27isUseMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3291' u='c' c='_ZNK4llvm12PPCInstrInfo25isRegElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrES6_bRb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3412' u='c' c='_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3494' u='c' c='_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_l'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp' l='146' u='c' c='_ZL8splitMBBR14BlockSplitInfo'/>
<use f='llvm/llvm/lib/Target/X86/X86AvoidStoreForwardingBlocks.cpp' l='673' u='c' c='_ZN12_GLOBAL__N_115X86AvoidSFBPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='740' u='c' c='_ZN12_GLOBAL__N_121X86DomainReassignment20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
