Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jul 16 11:57:40 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_HDMI_Display_timing_summary_routed.rpt -pb OV7670_HDMI_Display_timing_summary_routed.pb -rpx OV7670_HDMI_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_HDMI_Display
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (193)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1898)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (193)
--------------------------
 There are 96 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: U_HDMI_Controller/U_HDMI_Clk_gen/pclk_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: U_HDMI_TMDS_Controller/clk_25mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1898)
---------------------------------------------------
 There are 1898 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.996        0.000                      0                   25        0.264        0.000                      0                   25        3.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.996        0.000                      0                   25        0.264        0.000                      0                   25        3.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 U_HDMI_TMDS_Controller/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_HDMI_TMDS_Controller/tmds_data_p_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.056ns (26.258%)  route 2.966ns (73.742%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 13.383 - 8.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.772     5.870    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.456     6.326 r  U_HDMI_TMDS_Controller/bit_counter_reg[0]/Q
                         net (fo=25, routed)          0.889     7.215    U_HDMI_TMDS_Controller/bit_counter_reg[0]
    SLICE_X87Y82         LUT3 (Prop_lut3_I1_O)        0.150     7.365 r  U_HDMI_TMDS_Controller/tmds_data_p[2]_i_5/O
                         net (fo=3, routed)           1.011     8.376    U_HDMI_TMDS_Controller/tmds_data_p[2]_i_5_n_0
    SLICE_X86Y81         LUT6 (Prop_lut6_I0_O)        0.326     8.702 f  U_HDMI_TMDS_Controller/tmds_data_p[1]_i_2/O
                         net (fo=2, routed)           1.066     9.767    U_HDMI_TMDS_Controller/tmds_data_p[1]_i_2_n_0
    SLICE_X90Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.891 r  U_HDMI_TMDS_Controller/tmds_data_p[1]_i_1/O
                         net (fo=1, routed)           0.000     9.891    U_HDMI_TMDS_Controller/tmds_data_p[1]_i_1_n_0
    SLICE_X90Y81         FDRE                                         r  U_HDMI_TMDS_Controller/tmds_data_p_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    13.383    U_HDMI_TMDS_Controller/CLK
    SLICE_X90Y81         FDRE                                         r  U_HDMI_TMDS_Controller/tmds_data_p_reg[1]/C
                         clock pessimism              0.461    13.844    
                         clock uncertainty           -0.035    13.808    
    SLICE_X90Y81         FDRE (Setup_fdre_C_D)        0.079    13.887    U_HDMI_TMDS_Controller/tmds_data_p_reg[1]
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 U_HDMI_TMDS_Controller/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_HDMI_TMDS_Controller/tmds_data_n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 1.056ns (27.417%)  route 2.796ns (72.583%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 13.383 - 8.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.772     5.870    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.456     6.326 r  U_HDMI_TMDS_Controller/bit_counter_reg[0]/Q
                         net (fo=25, routed)          0.889     7.215    U_HDMI_TMDS_Controller/bit_counter_reg[0]
    SLICE_X87Y82         LUT3 (Prop_lut3_I1_O)        0.150     7.365 f  U_HDMI_TMDS_Controller/tmds_data_p[2]_i_5/O
                         net (fo=3, routed)           1.011     8.376    U_HDMI_TMDS_Controller/tmds_data_p[2]_i_5_n_0
    SLICE_X86Y81         LUT6 (Prop_lut6_I0_O)        0.326     8.702 r  U_HDMI_TMDS_Controller/tmds_data_p[1]_i_2/O
                         net (fo=2, routed)           0.896     9.597    U_HDMI_TMDS_Controller/tmds_data_p[1]_i_2_n_0
    SLICE_X90Y81         LUT6 (Prop_lut6_I5_O)        0.124     9.721 r  U_HDMI_TMDS_Controller/tmds_data_n[1]_i_1/O
                         net (fo=1, routed)           0.000     9.721    U_HDMI_TMDS_Controller/p_2_out[1]
    SLICE_X90Y81         FDRE                                         r  U_HDMI_TMDS_Controller/tmds_data_n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    13.383    U_HDMI_TMDS_Controller/CLK
    SLICE_X90Y81         FDRE                                         r  U_HDMI_TMDS_Controller/tmds_data_n_reg[1]/C
                         clock pessimism              0.461    13.844    
                         clock uncertainty           -0.035    13.808    
    SLICE_X90Y81         FDRE (Setup_fdre_C_D)        0.081    13.889    U_HDMI_TMDS_Controller/tmds_data_n_reg[1]
  -------------------------------------------------------------------
                         required time                         13.889    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 U_HDMI_TMDS_Controller/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_HDMI_TMDS_Controller/tmds_data_n_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.966ns (26.395%)  route 2.694ns (73.605%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 13.383 - 8.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.772     5.870    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.419     6.289 r  U_HDMI_TMDS_Controller/bit_counter_reg[1]/Q
                         net (fo=21, routed)          1.144     7.433    U_HDMI_TMDS_Controller/bit_counter_reg[1]
    SLICE_X88Y81         LUT6 (Prop_lut6_I2_O)        0.299     7.732 f  U_HDMI_TMDS_Controller/tmds_data_p[0]_i_3/O
                         net (fo=3, routed)           0.974     8.707    U_HDMI_TMDS_Controller/tmds_data_p[0]_i_3_n_0
    SLICE_X90Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.831 f  U_HDMI_TMDS_Controller/tmds_data_p[2]_i_3/O
                         net (fo=2, routed)           0.575     9.406    U_HDMI_TMDS_Controller/tmds_data_p[2]_i_3_n_0
    SLICE_X91Y81         LUT5 (Prop_lut5_I3_O)        0.124     9.530 r  U_HDMI_TMDS_Controller/tmds_data_n[2]_i_1/O
                         net (fo=1, routed)           0.000     9.530    U_HDMI_TMDS_Controller/p_2_out[2]
    SLICE_X91Y81         FDRE                                         r  U_HDMI_TMDS_Controller/tmds_data_n_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    13.383    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y81         FDRE                                         r  U_HDMI_TMDS_Controller/tmds_data_n_reg[2]/C
                         clock pessimism              0.461    13.844    
                         clock uncertainty           -0.035    13.808    
    SLICE_X91Y81         FDRE (Setup_fdre_C_D)        0.029    13.837    U_HDMI_TMDS_Controller/tmds_data_n_reg[2]
  -------------------------------------------------------------------
                         required time                         13.837    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 U_HDMI_TMDS_Controller/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_HDMI_TMDS_Controller/tmds_data_p_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.992ns (26.914%)  route 2.694ns (73.086%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 13.383 - 8.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.772     5.870    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.419     6.289 r  U_HDMI_TMDS_Controller/bit_counter_reg[1]/Q
                         net (fo=21, routed)          1.144     7.433    U_HDMI_TMDS_Controller/bit_counter_reg[1]
    SLICE_X88Y81         LUT6 (Prop_lut6_I2_O)        0.299     7.732 r  U_HDMI_TMDS_Controller/tmds_data_p[0]_i_3/O
                         net (fo=3, routed)           0.974     8.707    U_HDMI_TMDS_Controller/tmds_data_p[0]_i_3_n_0
    SLICE_X90Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.831 r  U_HDMI_TMDS_Controller/tmds_data_p[2]_i_3/O
                         net (fo=2, routed)           0.575     9.406    U_HDMI_TMDS_Controller/tmds_data_p[2]_i_3_n_0
    SLICE_X91Y81         LUT5 (Prop_lut5_I1_O)        0.150     9.556 r  U_HDMI_TMDS_Controller/tmds_data_p[2]_i_1/O
                         net (fo=1, routed)           0.000     9.556    U_HDMI_TMDS_Controller/tmds_data_p[2]_i_1_n_0
    SLICE_X91Y81         FDRE                                         r  U_HDMI_TMDS_Controller/tmds_data_p_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    13.383    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y81         FDRE                                         r  U_HDMI_TMDS_Controller/tmds_data_p_reg[2]/C
                         clock pessimism              0.461    13.844    
                         clock uncertainty           -0.035    13.808    
    SLICE_X91Y81         FDRE (Setup_fdre_C_D)        0.075    13.883    U_HDMI_TMDS_Controller/tmds_data_p_reg[2]
  -------------------------------------------------------------------
                         required time                         13.883    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 U_HDMI_TMDS_Controller/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_HDMI_TMDS_Controller/tmds_data_p_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.966ns (26.990%)  route 2.613ns (73.010%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 13.383 - 8.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.772     5.870    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.419     6.289 r  U_HDMI_TMDS_Controller/bit_counter_reg[1]/Q
                         net (fo=21, routed)          0.972     7.261    U_HDMI_TMDS_Controller/bit_counter_reg[1]
    SLICE_X89Y81         LUT6 (Prop_lut6_I2_O)        0.299     7.560 r  U_HDMI_TMDS_Controller/tmds_data_p[2]_i_8/O
                         net (fo=2, routed)           1.040     8.600    U_HDMI_TMDS_Controller/tmds_data_p[2]_i_8_n_0
    SLICE_X90Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.724 f  U_HDMI_TMDS_Controller/tmds_data_p[0]_i_4/O
                         net (fo=2, routed)           0.601     9.325    U_HDMI_TMDS_Controller/tmds_data_p[0]_i_4_n_0
    SLICE_X90Y81         LUT6 (Prop_lut6_I5_O)        0.124     9.449 r  U_HDMI_TMDS_Controller/tmds_data_p[0]_i_1/O
                         net (fo=1, routed)           0.000     9.449    U_HDMI_TMDS_Controller/tmds_data_p[0]_i_1_n_0
    SLICE_X90Y81         FDRE                                         r  U_HDMI_TMDS_Controller/tmds_data_p_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    13.383    U_HDMI_TMDS_Controller/CLK
    SLICE_X90Y81         FDRE                                         r  U_HDMI_TMDS_Controller/tmds_data_p_reg[0]/C
                         clock pessimism              0.461    13.844    
                         clock uncertainty           -0.035    13.808    
    SLICE_X90Y81         FDRE (Setup_fdre_C_D)        0.079    13.887    U_HDMI_TMDS_Controller/tmds_data_p_reg[0]
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 U_HDMI_TMDS_Controller/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_HDMI_TMDS_Controller/tmds_data_n_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.966ns (27.705%)  route 2.521ns (72.295%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 13.383 - 8.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.772     5.870    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.419     6.289 r  U_HDMI_TMDS_Controller/bit_counter_reg[1]/Q
                         net (fo=21, routed)          1.305     7.594    U_HDMI_TMDS_Controller/bit_counter_reg[1]
    SLICE_X87Y81         LUT6 (Prop_lut6_I2_O)        0.299     7.893 f  U_HDMI_TMDS_Controller/tmds_data_p[2]_i_6/O
                         net (fo=2, routed)           0.676     8.569    U_HDMI_TMDS_Controller/tmds_data_p[2]_i_6_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I0_O)        0.124     8.693 r  U_HDMI_TMDS_Controller/tmds_data_p[0]_i_2/O
                         net (fo=2, routed)           0.540     9.232    U_HDMI_TMDS_Controller/tmds_data_p[0]_i_2_n_0
    SLICE_X90Y81         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  U_HDMI_TMDS_Controller/tmds_data_n[0]_i_1/O
                         net (fo=1, routed)           0.000     9.356    U_HDMI_TMDS_Controller/p_2_out[0]
    SLICE_X90Y81         FDSE                                         r  U_HDMI_TMDS_Controller/tmds_data_n_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    13.383    U_HDMI_TMDS_Controller/CLK
    SLICE_X90Y81         FDSE                                         r  U_HDMI_TMDS_Controller/tmds_data_n_reg[0]/C
                         clock pessimism              0.461    13.844    
                         clock uncertainty           -0.035    13.808    
    SLICE_X90Y81         FDSE (Setup_fdse_C_D)        0.077    13.885    U_HDMI_TMDS_Controller/tmds_data_n_reg[0]
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 U_HDMI_TMDS_Controller/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_HDMI_TMDS_Controller/bit_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.580ns (23.548%)  route 1.883ns (76.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 13.385 - 8.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.772     5.870    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.456     6.326 r  U_HDMI_TMDS_Controller/bit_counter_reg[2]/Q
                         net (fo=19, routed)          1.253     7.579    U_HDMI_TMDS_Controller/bit_counter_reg[2]
    SLICE_X89Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.703 r  U_HDMI_TMDS_Controller/bit_counter[4]_i_1/O
                         net (fo=5, routed)           0.630     8.333    U_HDMI_TMDS_Controller/bit_counter[4]_i_1_n_0
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.597    13.385    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[0]/C
                         clock pessimism              0.485    13.870    
                         clock uncertainty           -0.035    13.834    
    SLICE_X91Y82         FDRE (Setup_fdre_C_R)       -0.429    13.405    U_HDMI_TMDS_Controller/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 U_HDMI_TMDS_Controller/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_HDMI_TMDS_Controller/bit_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.580ns (23.548%)  route 1.883ns (76.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 13.385 - 8.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.772     5.870    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.456     6.326 r  U_HDMI_TMDS_Controller/bit_counter_reg[2]/Q
                         net (fo=19, routed)          1.253     7.579    U_HDMI_TMDS_Controller/bit_counter_reg[2]
    SLICE_X89Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.703 r  U_HDMI_TMDS_Controller/bit_counter[4]_i_1/O
                         net (fo=5, routed)           0.630     8.333    U_HDMI_TMDS_Controller/bit_counter[4]_i_1_n_0
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.597    13.385    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[1]/C
                         clock pessimism              0.485    13.870    
                         clock uncertainty           -0.035    13.834    
    SLICE_X91Y82         FDRE (Setup_fdre_C_R)       -0.429    13.405    U_HDMI_TMDS_Controller/bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 U_HDMI_TMDS_Controller/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_HDMI_TMDS_Controller/bit_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.580ns (23.548%)  route 1.883ns (76.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 13.385 - 8.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.772     5.870    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.456     6.326 r  U_HDMI_TMDS_Controller/bit_counter_reg[2]/Q
                         net (fo=19, routed)          1.253     7.579    U_HDMI_TMDS_Controller/bit_counter_reg[2]
    SLICE_X89Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.703 r  U_HDMI_TMDS_Controller/bit_counter[4]_i_1/O
                         net (fo=5, routed)           0.630     8.333    U_HDMI_TMDS_Controller/bit_counter[4]_i_1_n_0
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.597    13.385    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[2]/C
                         clock pessimism              0.485    13.870    
                         clock uncertainty           -0.035    13.834    
    SLICE_X91Y82         FDRE (Setup_fdre_C_R)       -0.429    13.405    U_HDMI_TMDS_Controller/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 U_HDMI_TMDS_Controller/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_HDMI_TMDS_Controller/bit_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.580ns (23.548%)  route 1.883ns (76.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 13.385 - 8.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.772     5.870    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.456     6.326 r  U_HDMI_TMDS_Controller/bit_counter_reg[2]/Q
                         net (fo=19, routed)          1.253     7.579    U_HDMI_TMDS_Controller/bit_counter_reg[2]
    SLICE_X89Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.703 r  U_HDMI_TMDS_Controller/bit_counter[4]_i_1/O
                         net (fo=5, routed)           0.630     8.333    U_HDMI_TMDS_Controller/bit_counter[4]_i_1_n_0
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.597    13.385    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[4]/C
                         clock pessimism              0.485    13.870    
                         clock uncertainty           -0.035    13.834    
    SLICE_X91Y82         FDRE (Setup_fdre_C_R)       -0.429    13.405    U_HDMI_TMDS_Controller/bit_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  5.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_OV7670_Clk_Gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_OV7670_Clk_Gen/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.701    U_OV7670_Clk_Gen/CLK
    SLICE_X26Y46         FDCE                                         r  U_OV7670_Clk_Gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.164     1.865 f  U_OV7670_Clk_Gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     2.040    U_OV7670_Clk_Gen/p_counter[0]
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.085 r  U_OV7670_Clk_Gen/p_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.085    U_OV7670_Clk_Gen/p_counter[0]_i_1_n_0
    SLICE_X26Y46         FDCE                                         r  U_OV7670_Clk_Gen/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.859     2.226    U_OV7670_Clk_Gen/CLK
    SLICE_X26Y46         FDCE                                         r  U_OV7670_Clk_Gen/p_counter_reg[0]/C
                         clock pessimism             -0.525     1.701    
    SLICE_X26Y46         FDCE (Hold_fdce_C_D)         0.120     1.821    U_OV7670_Clk_Gen/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 U_HDMI_TMDS_Controller/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_HDMI_TMDS_Controller/bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.183ns (47.023%)  route 0.206ns (52.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.600     1.710    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.141     1.851 r  U_HDMI_TMDS_Controller/bit_counter_reg[0]/Q
                         net (fo=25, routed)          0.206     2.057    U_HDMI_TMDS_Controller/bit_counter_reg[0]
    SLICE_X91Y82         LUT2 (Prop_lut2_I0_O)        0.042     2.099 r  U_HDMI_TMDS_Controller/bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.099    U_HDMI_TMDS_Controller/p_0_in__1[1]
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.235    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[1]/C
                         clock pessimism             -0.524     1.710    
    SLICE_X91Y82         FDRE (Hold_fdre_C_D)         0.107     1.817    U_HDMI_TMDS_Controller/bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 U_HDMI_Controller/U_HDMI_Clk_gen/pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_HDMI_Controller/U_HDMI_Clk_gen/pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (59.992%)  route 0.166ns (40.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.558     1.668    U_HDMI_Controller/U_HDMI_Clk_gen/CLK
    SLICE_X50Y46         FDCE                                         r  U_HDMI_Controller/U_HDMI_Clk_gen/pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.148     1.816 r  U_HDMI_Controller/U_HDMI_Clk_gen/pclk_reg/Q
                         net (fo=2, routed)           0.166     1.982    U_HDMI_Controller/U_HDMI_Clk_gen/hdmi_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.101     2.083 r  U_HDMI_Controller/U_HDMI_Clk_gen/pclk_i_1/O
                         net (fo=1, routed)           0.000     2.083    U_HDMI_Controller/U_HDMI_Clk_gen/pclk_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  U_HDMI_Controller/U_HDMI_Clk_gen/pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.825     2.192    U_HDMI_Controller/U_HDMI_Clk_gen/CLK
    SLICE_X50Y46         FDCE                                         r  U_HDMI_Controller/U_HDMI_Clk_gen/pclk_reg/C
                         clock pessimism             -0.524     1.668    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.131     1.799    U_HDMI_Controller/U_HDMI_Clk_gen/pclk_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U_OV7670_Clk_Gen/p_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_OV7670_Clk_Gen/pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.208ns (48.473%)  route 0.221ns (51.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.701    U_OV7670_Clk_Gen/CLK
    SLICE_X26Y46         FDCE                                         r  U_OV7670_Clk_Gen/p_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.164     1.865 r  U_OV7670_Clk_Gen/p_counter_reg[1]/Q
                         net (fo=2, routed)           0.221     2.086    U_OV7670_Clk_Gen/p_counter[1]
    SLICE_X26Y46         LUT2 (Prop_lut2_I1_O)        0.044     2.130 r  U_OV7670_Clk_Gen/pclk_i_1__0/O
                         net (fo=1, routed)           0.000     2.130    U_OV7670_Clk_Gen/pclk_i_1__0_n_0
    SLICE_X26Y46         FDCE                                         r  U_OV7670_Clk_Gen/pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.859     2.226    U_OV7670_Clk_Gen/CLK
    SLICE_X26Y46         FDCE                                         r  U_OV7670_Clk_Gen/pclk_reg/C
                         clock pessimism             -0.525     1.701    
    SLICE_X26Y46         FDCE (Hold_fdce_C_D)         0.131     1.832    U_OV7670_Clk_Gen/pclk_reg
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 U_HDMI_TMDS_Controller/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_HDMI_TMDS_Controller/bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.724%)  route 0.204ns (52.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.577     1.687    U_HDMI_TMDS_Controller/CLK
    SLICE_X89Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y82         FDRE (Prop_fdre_C_Q)         0.141     1.828 r  U_HDMI_TMDS_Controller/bit_counter_reg[3]/Q
                         net (fo=17, routed)          0.204     2.032    U_HDMI_TMDS_Controller/bit_counter_reg[3]
    SLICE_X89Y82         LUT4 (Prop_lut4_I0_O)        0.045     2.077 r  U_HDMI_TMDS_Controller/bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.077    U_HDMI_TMDS_Controller/p_0_in__1[3]
    SLICE_X89Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.845     2.212    U_HDMI_TMDS_Controller/CLK
    SLICE_X89Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[3]/C
                         clock pessimism             -0.524     1.687    
    SLICE_X89Y82         FDRE (Hold_fdre_C_D)         0.091     1.778    U_HDMI_TMDS_Controller/bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 U_HDMI_TMDS_Controller/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_HDMI_TMDS_Controller/bit_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.428%)  route 0.206ns (52.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.600     1.710    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.141     1.851 f  U_HDMI_TMDS_Controller/bit_counter_reg[0]/Q
                         net (fo=25, routed)          0.206     2.057    U_HDMI_TMDS_Controller/bit_counter_reg[0]
    SLICE_X91Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.102 r  U_HDMI_TMDS_Controller/bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.102    U_HDMI_TMDS_Controller/p_0_in__1[0]
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.235    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[0]/C
                         clock pessimism             -0.524     1.710    
    SLICE_X91Y82         FDRE (Hold_fdre_C_D)         0.091     1.801    U_HDMI_TMDS_Controller/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 U_OV7670_Clk_Gen/p_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_OV7670_Clk_Gen/p_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.593%)  route 0.221ns (51.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.701    U_OV7670_Clk_Gen/CLK
    SLICE_X26Y46         FDCE                                         r  U_OV7670_Clk_Gen/p_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.164     1.865 r  U_OV7670_Clk_Gen/p_counter_reg[1]/Q
                         net (fo=2, routed)           0.221     2.086    U_OV7670_Clk_Gen/p_counter[1]
    SLICE_X26Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.131 r  U_OV7670_Clk_Gen/p_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.131    U_OV7670_Clk_Gen/p_counter[1]_i_1_n_0
    SLICE_X26Y46         FDCE                                         r  U_OV7670_Clk_Gen/p_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.859     2.226    U_OV7670_Clk_Gen/CLK
    SLICE_X26Y46         FDCE                                         r  U_OV7670_Clk_Gen/p_counter_reg[1]/C
                         clock pessimism             -0.525     1.701    
    SLICE_X26Y46         FDCE (Hold_fdce_C_D)         0.121     1.822    U_OV7670_Clk_Gen/p_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U_HDMI_TMDS_Controller/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_HDMI_TMDS_Controller/bit_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.231ns (54.900%)  route 0.190ns (45.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.600     1.710    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.128     1.838 r  U_HDMI_TMDS_Controller/bit_counter_reg[1]/Q
                         net (fo=21, routed)          0.190     2.028    U_HDMI_TMDS_Controller/bit_counter_reg[1]
    SLICE_X91Y82         LUT4 (Prop_lut4_I3_O)        0.103     2.131 r  U_HDMI_TMDS_Controller/bit_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.131    U_HDMI_TMDS_Controller/p_0_in__1[4]
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.235    U_HDMI_TMDS_Controller/CLK
    SLICE_X91Y82         FDRE                                         r  U_HDMI_TMDS_Controller/bit_counter_reg[4]/C
                         clock pessimism             -0.524     1.710    
    SLICE_X91Y82         FDRE (Hold_fdre_C_D)         0.107     1.817    U_HDMI_TMDS_Controller/bit_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U_HDMI_Controller/U_HDMI_Clk_gen/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_HDMI_Controller/U_HDMI_Clk_gen/clk_div_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.370%)  route 0.232ns (52.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.558     1.668    U_HDMI_Controller/U_HDMI_Clk_gen/CLK
    SLICE_X50Y46         FDCE                                         r  U_HDMI_Controller/U_HDMI_Clk_gen/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.832 f  U_HDMI_Controller/U_HDMI_Clk_gen/clk_div_reg[0]/Q
                         net (fo=3, routed)           0.232     2.064    U_HDMI_Controller/U_HDMI_Clk_gen/clk_div[0]
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.109 r  U_HDMI_Controller/U_HDMI_Clk_gen/clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     2.109    U_HDMI_Controller/U_HDMI_Clk_gen/clk_div[0]_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  U_HDMI_Controller/U_HDMI_Clk_gen/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.825     2.192    U_HDMI_Controller/U_HDMI_Clk_gen/CLK
    SLICE_X50Y46         FDCE                                         r  U_HDMI_Controller/U_HDMI_Clk_gen/clk_div_reg[0]/C
                         clock pessimism             -0.524     1.668    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.121     1.789    U_HDMI_Controller/U_HDMI_Clk_gen/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 U_HDMI_Controller/U_HDMI_Clk_gen/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_HDMI_Controller/U_HDMI_Clk_gen/clk_div_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.156%)  route 0.234ns (52.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.558     1.668    U_HDMI_Controller/U_HDMI_Clk_gen/CLK
    SLICE_X50Y46         FDCE                                         r  U_HDMI_Controller/U_HDMI_Clk_gen/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.832 r  U_HDMI_Controller/U_HDMI_Clk_gen/clk_div_reg[0]/Q
                         net (fo=3, routed)           0.234     2.066    U_HDMI_Controller/U_HDMI_Clk_gen/clk_div[0]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.111 r  U_HDMI_Controller/U_HDMI_Clk_gen/clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     2.111    U_HDMI_Controller/U_HDMI_Clk_gen/clk_div[1]_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  U_HDMI_Controller/U_HDMI_Clk_gen/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.825     2.192    U_HDMI_Controller/U_HDMI_Clk_gen/CLK
    SLICE_X50Y46         FDCE                                         r  U_HDMI_Controller/U_HDMI_Clk_gen/clk_div_reg[1]/C
                         clock pessimism             -0.524     1.668    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.120     1.788    U_HDMI_Controller/U_HDMI_Clk_gen/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y82    U_HDMI_TMDS_Controller/bit_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y82    U_HDMI_TMDS_Controller/bit_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y82    U_HDMI_TMDS_Controller/bit_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X89Y82    U_HDMI_TMDS_Controller/bit_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y82    U_HDMI_TMDS_Controller/bit_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X82Y82    U_HDMI_TMDS_Controller/clk_25mhz_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X106Y96   U_HDMI_TMDS_Controller/tmds_clk_n_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y96   U_HDMI_TMDS_Controller/tmds_clk_p_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X90Y81    U_HDMI_TMDS_Controller/tmds_data_n_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y82    U_HDMI_TMDS_Controller/clk_25mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y82    U_HDMI_TMDS_Controller/bit_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y82    U_HDMI_TMDS_Controller/bit_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y82    U_HDMI_TMDS_Controller/bit_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y82    U_HDMI_TMDS_Controller/bit_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X26Y46    U_OV7670_Clk_Gen/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X26Y46    U_OV7670_Clk_Gen/p_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X26Y46    U_OV7670_Clk_Gen/pclk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y46    U_HDMI_Controller/U_HDMI_Clk_gen/clk_div_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y46    U_HDMI_Controller/U_HDMI_Clk_gen/clk_div_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y82    U_HDMI_TMDS_Controller/bit_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y82    U_HDMI_TMDS_Controller/bit_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y82    U_HDMI_TMDS_Controller/bit_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X89Y82    U_HDMI_TMDS_Controller/bit_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y82    U_HDMI_TMDS_Controller/bit_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y82    U_HDMI_TMDS_Controller/clk_25mhz_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X106Y96   U_HDMI_TMDS_Controller/tmds_clk_n_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y96   U_HDMI_TMDS_Controller/tmds_clk_p_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X90Y81    U_HDMI_TMDS_Controller/tmds_data_n_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y81    U_HDMI_TMDS_Controller/tmds_data_n_reg[1]/C



