// Seed: 288159544
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(1 or id_2++
  )
  begin
    id_3 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  module_0(
      id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_2 (
    input wire id_0,
    input wire id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    output wor id_6
);
  id_8 :
  assert property (@(posedge 1 & id_5) 1)
  else $display(1);
  logic [7:0] id_9;
  assign id_9[1] = "";
  module_0(
      id_8, id_8, id_8, id_8, id_8
  );
endmodule
