--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 14.718 ns
From           : lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]
To             : DCa[0]
From Clock     : CLK
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'CLK'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 500.00 MHz ( period = 2.000 ns )
From           : lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]
To             : lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Hold: 'CLK'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]
To             : lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 10

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 10

--------------------------------------------------------------------------------------

