Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TESTBENCH_behav xil_defaultlib.TESTBENCH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/TOP_LEVEL.sv" Line 3. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/instruction_memory.sv" Line 1. Module instruction_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/mips.sv" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/control_unit.sv" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/main_decoder.sv" Line 25. Module main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/ALU_decoder.sv" Line 1. Module ALU_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/datapath.sv" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/mux2.sv" Line 1. Module mux2(width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/mux2.sv" Line 1. Module mux2(width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/resettable_flipflop.sv" Line 2. Module resettable_flipflop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/adder.sv" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/sl2.sv" Line 2. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/adder.sv" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/mux2.sv" Line 1. Module mux2(width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/mux2.sv" Line 1. Module mux2(width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/sign_extend.sv" Line 1. Module sign_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/mux2.sv" Line 1. Module mux2(width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/ALU.sv" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/mux2.sv" Line 1. Module mux2(width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/adder2.sv" Line 1. Module adder2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/mux4.sv" Line 1. Module mux4(width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/data_memory.sv" Line 1. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/TOP_LEVEL.sv" Line 3. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/instruction_memory.sv" Line 1. Module instruction_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/mips.sv" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/control_unit.sv" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/main_decoder.sv" Line 25. Module main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/ALU_decoder.sv" Line 1. Module ALU_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/datapath.sv" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/mux2.sv" Line 1. Module mux2(width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/mux2.sv" Line 1. Module mux2(width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/resettable_flipflop.sv" Line 2. Module resettable_flipflop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/adder.sv" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/sl2.sv" Line 2. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/adder.sv" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/mux2.sv" Line 1. Module mux2(width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/mux2.sv" Line 1. Module mux2(width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/sign_extend.sv" Line 1. Module sign_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/mux2.sv" Line 1. Module mux2(width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/ALU.sv" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/mux2.sv" Line 1. Module mux2(width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/adder2.sv" Line 1. Module adder2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/mux4.sv" Line 1. Module mux4(width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/JESSE OSEI-SARFOH/vivado_projects/mips_ss_processor/mips_ss_processor.srcs/sources_1/imports/modelsim/data_memory.sv" Line 1. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux2(width=32)
Compiling module xil_defaultlib.resettable_flipflop
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2(width=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.adder2(WIDTH=32)
Compiling module xil_defaultlib.mux4(width=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.TESTBENCH
Compiling module xil_defaultlib.glbl
Built simulation snapshot TESTBENCH_behav
