

================================================================
== Vivado HLS Report for 'xillybus_wrapper_xilly_decprint'
================================================================
* Date:           Mon May 16 17:09:06 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.26|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    10|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    222|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      44|      7|
|Multiplexer      |        -|      -|       -|    122|
|Register         |        -|      -|     198|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     242|    351|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +------------+------------------------------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |                  Module                  | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------------------------+---------+----+----+------+-----+------+-------------+
    |out_U       |xillybus_wrapper_xilly_decprint_out       |        0|  16|   2|    11|    8|     1|           88|
    |powers10_U  |xillybus_wrapper_xilly_decprint_powers10  |        0|  28|   5|    10|   28|     1|          280|
    +------------+------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                                          |        0|  44|   7|    21|   36|     2|          368|
    +------------+------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_153_p2         |     +    |      0|  0|   4|           4|           1|
    |p_rec_i_fu_240_p2   |     +    |      0|  0|  32|          32|           1|
    |sum_i_fu_230_p2     |     +    |      0|  0|   5|           5|           5|
    |x_1_fu_179_p2       |     +    |      0|  0|   8|           8|           1|
    |v_2_fu_185_p2       |     -    |      0|  0|  32|          32|          32|
    |first_1_fu_219_p3   |  Select  |      0|  0|  32|           1|          32|
    |or_cond_fu_213_p2   |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_147_p2  |   icmp   |      0|  0|   4|           4|           4|
    |tmp_7_fu_202_p2     |   icmp   |      0|  0|   8|           8|           1|
    |tmp_8_fu_208_p2     |   icmp   |      0|  0|  40|          32|          32|
    |tmp_fu_174_p2       |   icmp   |      0|  0|  40|          32|          32|
    |tmp_i_fu_246_p2     |   icmp   |      0|  0|   8|           8|           1|
    |tmp_6_fu_195_p2     |    or    |      0|  0|   8|           8|           6|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 222|         175|         149|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   2|          8|    1|          8|
    |first_2_reg_99     |   4|          2|    4|          8|
    |first_reg_87       |  32|          2|   32|         64|
    |out_address0       |   4|          4|    4|         16|
    |out_d0             |   8|          3|    8|         24|
    |p_0_rec_i_reg_121  |  32|          2|   32|         64|
    |v_fu_34            |  32|          2|   32|         64|
    |x_reg_110          |   8|          2|    8|         16|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 122|         25|  121|        264|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   7|   0|    7|          0|
    |first_2_cast1_reg_272       |   4|   0|   32|         28|
    |first_2_reg_99              |   4|   0|    4|          0|
    |first_reg_87                |  32|   0|   32|          0|
    |i_reg_282                   |   4|   0|    4|          0|
    |out_load_reg_326            |   8|   0|    8|          0|
    |p_0_rec_i_reg_121           |  32|   0|   32|          0|
    |p_rec_i_reg_321             |  32|   0|   32|          0|
    |powers10_load_cast_reg_297  |  30|   0|   32|          2|
    |tmp_4_reg_292               |   5|   0|    5|          0|
    |v_fu_34                     |  32|   0|   32|          0|
    |x_reg_110                   |   8|   0|    8|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 198|   0|  228|         30|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | xillybus_wrapper_xilly_decprint | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | xillybus_wrapper_xilly_decprint | return value |
|ap_start          |  in |    1| ap_ctrl_hs | xillybus_wrapper_xilly_decprint | return value |
|ap_done           | out |    1| ap_ctrl_hs | xillybus_wrapper_xilly_decprint | return value |
|ap_idle           | out |    1| ap_ctrl_hs | xillybus_wrapper_xilly_decprint | return value |
|ap_ready          | out |    1| ap_ctrl_hs | xillybus_wrapper_xilly_decprint | return value |
|val_r             |  in |    8|   ap_none  |              val_r              |    scalar    |
|debug_ready       |  in |    8|   ap_none  |           debug_ready           |    pointer   |
|debug_out         | out |    8|   ap_vld   |            debug_out            |    pointer   |
|debug_out_ap_vld  | out |    1|   ap_vld   |            debug_out            |    pointer   |
+------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	5  / (exitcond)
3 --> 
	4  / true
4 --> 
	4  / (!tmp)
	2  / (tmp)
5 --> 
	6  / true
6 --> 
	7  / (!tmp_i)
7 --> 
	7  / (!tmp_9)
	5  / (tmp_9)
* FSM state operations: 

 <State 1>: 2.61ns
ST_1: v [1/1] 0.00ns
:0  %v = alloca i32, align 4

ST_1: val_read [1/1] 1.04ns
:1  %val_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %val_r)

ST_1: v_1 [1/1] 0.00ns
:2  %v_1 = zext i8 %val_read to i32

ST_1: out [1/1] 2.39ns
:3  %out = alloca [11 x i8], align 1

ST_1: stg_12 [1/1] 1.57ns
:4  store i32 %v_1, i32* %v, align 4

ST_1: stg_13 [1/1] 1.57ns
:5  br label %1


 <State 2>: 2.39ns
ST_2: first [1/1] 0.00ns
:0  %first = phi i32 [ 9, %0 ], [ %first_1, %3 ]

ST_2: first_2 [1/1] 0.00ns
:1  %first_2 = phi i4 [ 0, %0 ], [ %i, %3 ]

ST_2: first_2_cast1 [1/1] 0.00ns
:2  %first_2_cast1 = zext i4 %first_2 to i32

ST_2: exitcond [1/1] 1.88ns
:3  %exitcond = icmp eq i4 %first_2, -6

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_2: i [1/1] 0.80ns
:5  %i = add i4 %first_2, 1

ST_2: stg_20 [1/1] 0.00ns
:6  br i1 %exitcond, label %4, label %.preheader.preheader

ST_2: powers10_addr [1/1] 0.00ns
.preheader.preheader:0  %powers10_addr = getelementptr [10 x i28]* @powers10, i32 0, i32 %first_2_cast1

ST_2: powers10_load [2/2] 2.39ns
.preheader.preheader:1  %powers10_load = load i28* %powers10_addr, align 4

ST_2: tmp_4 [1/1] 0.00ns
:0  %tmp_4 = trunc i32 %first to i5

ST_2: out_addr [1/1] 0.00ns
:1  %out_addr = getelementptr inbounds [11 x i8]* %out, i32 0, i32 10

ST_2: stg_25 [1/1] 2.39ns
:2  store i8 0, i8* %out_addr, align 1

ST_2: stg_26 [1/1] 1.57ns
:3  br label %5


 <State 3>: 2.39ns
ST_3: powers10_load [1/2] 2.39ns
.preheader.preheader:1  %powers10_load = load i28* %powers10_addr, align 4

ST_3: powers10_load_cast2 [1/1] 0.00ns
.preheader.preheader:2  %powers10_load_cast2 = sext i28 %powers10_load to i30

ST_3: powers10_load_cast [1/1] 0.00ns
.preheader.preheader:3  %powers10_load_cast = zext i30 %powers10_load_cast2 to i32

ST_3: stg_30 [1/1] 1.57ns
.preheader.preheader:4  br label %.preheader


 <State 4>: 5.26ns
ST_4: x [1/1] 0.00ns
.preheader:0  %x = phi i8 [ %x_1, %2 ], [ 0, %.preheader.preheader ]

ST_4: v_load [1/1] 0.00ns
.preheader:1  %v_load = load i32* %v, align 4

ST_4: tmp [1/1] 2.52ns
.preheader:2  %tmp = icmp ult i32 %v_load, %powers10_load_cast

ST_4: x_1 [1/1] 1.72ns
.preheader:3  %x_1 = add i8 %x, 1

ST_4: stg_35 [1/1] 0.00ns
.preheader:4  br i1 %tmp, label %3, label %2

ST_4: v_2 [1/1] 2.44ns
:0  %v_2 = sub i32 %v_load, %powers10_load_cast

ST_4: stg_37 [1/1] 1.57ns
:1  store i32 %v_2, i32* %v, align 4

ST_4: stg_38 [1/1] 0.00ns
:2  br label %.preheader

ST_4: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = or i8 %x, 48

ST_4: out_addr_1 [1/1] 0.00ns
:1  %out_addr_1 = getelementptr inbounds [11 x i8]* %out, i32 0, i32 %first_2_cast1

ST_4: stg_41 [1/1] 2.39ns
:2  store i8 %tmp_6, i8* %out_addr_1, align 1

ST_4: tmp_7 [1/1] 2.00ns
:3  %tmp_7 = icmp ne i8 %x, 0

ST_4: tmp_8 [1/1] 2.52ns
:4  %tmp_8 = icmp sgt i32 %first, %first_2_cast1

ST_4: or_cond [1/1] 1.37ns
:5  %or_cond = and i1 %tmp_7, %tmp_8

ST_4: first_1 [1/1] 1.37ns
:6  %first_1 = select i1 %or_cond, i32 %first_2_cast1, i32 %first

ST_4: stg_46 [1/1] 0.00ns
:7  br label %1


 <State 5>: 4.11ns
ST_5: p_0_rec_i [1/1] 0.00ns
:0  %p_0_rec_i = phi i32 [ 0, %4 ], [ %p_rec_i, %6 ]

ST_5: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = trunc i32 %p_0_rec_i to i5

ST_5: sum_i [1/1] 1.72ns
:2  %sum_i = add i5 %tmp_5, %tmp_4

ST_5: sum_i_cast [1/1] 0.00ns
:3  %sum_i_cast = zext i5 %sum_i to i32

ST_5: out_addr_2 [1/1] 0.00ns
:4  %out_addr_2 = getelementptr [11 x i8]* %out, i32 0, i32 %sum_i_cast

ST_5: out_load [2/2] 2.39ns
:5  %out_load = load i8* %out_addr_2, align 1

ST_5: p_rec_i [1/1] 2.44ns
:7  %p_rec_i = add i32 %p_0_rec_i, 1


 <State 6>: 4.39ns
ST_6: out_load [1/2] 2.39ns
:5  %out_load = load i8* %out_addr_2, align 1

ST_6: tmp_i [1/1] 2.00ns
:6  %tmp_i = icmp eq i8 %out_load, 0

ST_6: stg_56 [1/1] 0.00ns
:8  br i1 %tmp_i, label %xilly_puts.4.exit, label %.preheader.i

ST_6: stg_57 [1/1] 0.00ns
xilly_puts.4.exit:0  ret void


 <State 7>: 0.00ns
ST_7: debug_ready_load [1/1] 0.00ns
.preheader.i:0  %debug_ready_load = load volatile i8* @debug_ready, align 1

ST_7: tmp_9 [1/1] 0.00ns
.preheader.i:1  %tmp_9 = trunc i8 %debug_ready_load to i1

ST_7: stg_60 [1/1] 0.00ns
.preheader.i:2  br i1 %tmp_9, label %6, label %.preheader.i

ST_7: stg_61 [1/1] 0.00ns
:0  store volatile i8 %out_load, i8* @debug_out, align 1

ST_7: stg_62 [1/1] 0.00ns
:1  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ val_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4382130; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ powers10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x4382910; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ debug_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; mode=0x4382850; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_none:ce=0
Port [ debug_out]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x4382010; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v                   (alloca           ) [ 01111000]
val_read            (read             ) [ 00000000]
v_1                 (zext             ) [ 00000000]
out                 (alloca           ) [ 00111111]
stg_12              (store            ) [ 00000000]
stg_13              (br               ) [ 01111000]
first               (phi              ) [ 00111000]
first_2             (phi              ) [ 00100000]
first_2_cast1       (zext             ) [ 00011000]
exitcond            (icmp             ) [ 00111000]
empty               (speclooptripcount) [ 00000000]
i                   (add              ) [ 01111000]
stg_20              (br               ) [ 00000000]
powers10_addr       (getelementptr    ) [ 00010000]
tmp_4               (trunc            ) [ 00000111]
out_addr            (getelementptr    ) [ 00000000]
stg_25              (store            ) [ 00000000]
stg_26              (br               ) [ 00111111]
powers10_load       (load             ) [ 00000000]
powers10_load_cast2 (sext             ) [ 00000000]
powers10_load_cast  (zext             ) [ 00001000]
stg_30              (br               ) [ 00111000]
x                   (phi              ) [ 00001000]
v_load              (load             ) [ 00000000]
tmp                 (icmp             ) [ 00111000]
x_1                 (add              ) [ 00111000]
stg_35              (br               ) [ 00000000]
v_2                 (sub              ) [ 00000000]
stg_37              (store            ) [ 00000000]
stg_38              (br               ) [ 00111000]
tmp_6               (or               ) [ 00000000]
out_addr_1          (getelementptr    ) [ 00000000]
stg_41              (store            ) [ 00000000]
tmp_7               (icmp             ) [ 00000000]
tmp_8               (icmp             ) [ 00000000]
or_cond             (and              ) [ 00000000]
first_1             (select           ) [ 01111000]
stg_46              (br               ) [ 01111000]
p_0_rec_i           (phi              ) [ 00000100]
tmp_5               (trunc            ) [ 00000000]
sum_i               (add              ) [ 00000000]
sum_i_cast          (zext             ) [ 00000000]
out_addr_2          (getelementptr    ) [ 00000010]
p_rec_i             (add              ) [ 00100111]
out_load            (load             ) [ 00000001]
tmp_i               (icmp             ) [ 00000111]
stg_56              (br               ) [ 00000000]
stg_57              (ret              ) [ 00000000]
debug_ready_load    (load             ) [ 00000000]
tmp_9               (trunc            ) [ 00000111]
stg_60              (br               ) [ 00000000]
stg_61              (store            ) [ 00000000]
stg_62              (br               ) [ 00100111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="val_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="powers10">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="powers10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="debug_ready">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_ready"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="debug_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="v_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="out_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="val_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="powers10_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="28" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="powers10_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="4" slack="0"/>
<pin id="57" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="powers10_load/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="out_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="5" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="0"/>
<pin id="70" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_25/2 stg_41/4 out_load/5 "/>
</bind>
</comp>

<comp id="73" class="1004" name="out_addr_1_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="4" slack="2"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="out_addr_2_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="5" slack="0"/>
<pin id="84" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_2/5 "/>
</bind>
</comp>

<comp id="87" class="1005" name="first_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="first (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="first_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="32" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="first_2_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="1"/>
<pin id="101" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="first_2 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="first_2_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_2/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="x_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="1"/>
<pin id="112" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="x_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="p_0_rec_i_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec_i (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="p_0_rec_i_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="32" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec_i/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="v_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="v_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="stg_12_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_12/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="first_2_cast1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="first_2_cast1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="exitcond_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_4_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="powers10_load_cast2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="28" slack="0"/>
<pin id="165" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="powers10_load_cast2/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="powers10_load_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="28" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="powers10_load_cast/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="v_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="3"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="x_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="v_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="30" slack="1"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="v_2/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="stg_37_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="3"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_37/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_6_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="0"/>
<pin id="198" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_7_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_8_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2"/>
<pin id="210" dir="0" index="1" bw="32" slack="2"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="or_cond_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="first_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="2"/>
<pin id="222" dir="0" index="2" bw="32" slack="2"/>
<pin id="223" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="first_1/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_5_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sum_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="5" slack="1"/>
<pin id="233" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sum_i_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_rec_i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec_i/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_i_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="debug_ready_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="debug_ready_load/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_9_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="stg_61_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="1"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_61/7 "/>
</bind>
</comp>

<comp id="265" class="1005" name="v_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="272" class="1005" name="first_2_cast1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="2"/>
<pin id="274" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="first_2_cast1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="i_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="287" class="1005" name="powers10_addr_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="1"/>
<pin id="289" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="powers10_addr "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_4_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="1"/>
<pin id="294" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="297" class="1005" name="powers10_load_cast_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="powers10_load_cast "/>
</bind>
</comp>

<comp id="306" class="1005" name="x_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="first_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="first_1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="out_addr_2_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="1"/>
<pin id="318" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="p_rec_i_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_rec_i "/>
</bind>
</comp>

<comp id="326" class="1005" name="out_load_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="1"/>
<pin id="328" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="79"><net_src comp="73" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="86"><net_src comp="80" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="91" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="42" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="103" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="151"><net_src comp="103" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="103" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="91" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="55" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="114" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="171" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="185" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="114" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="195" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="206"><net_src comp="114" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="87" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="202" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="87" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="125" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="244"><net_src comp="125" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="67" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="6" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="34" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="275"><net_src comp="142" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="285"><net_src comp="153" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="290"><net_src comp="48" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="295"><net_src comp="159" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="300"><net_src comp="167" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="309"><net_src comp="179" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="314"><net_src comp="219" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="319"><net_src comp="80" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="324"><net_src comp="240" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="329"><net_src comp="67" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="260" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: powers10 | {}
	Port: debug_ready | {}
	Port: debug_out | {}
  - Chain level:
	State 1
		stg_12 : 1
	State 2
		first_2_cast1 : 1
		exitcond : 1
		i : 1
		stg_20 : 2
		powers10_addr : 2
		powers10_load : 3
		tmp_4 : 1
		stg_25 : 1
	State 3
		powers10_load_cast2 : 1
		powers10_load_cast : 2
	State 4
		tmp : 1
		x_1 : 1
		stg_35 : 2
		v_2 : 1
		stg_37 : 2
		tmp_6 : 1
		stg_41 : 1
		tmp_7 : 1
		or_cond : 2
		first_1 : 2
	State 5
		tmp_5 : 1
		sum_i : 2
		sum_i_cast : 3
		out_addr_2 : 4
		out_load : 5
		p_rec_i : 1
	State 6
		tmp_i : 1
		stg_56 : 2
	State 7
		tmp_9 : 1
		stg_60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       exitcond_fu_147      |    0    |    4    |
|          |         tmp_fu_174         |    0    |    40   |
|   icmp   |        tmp_7_fu_202        |    0    |    8    |
|          |        tmp_8_fu_208        |    0    |    40   |
|          |        tmp_i_fu_246        |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |          i_fu_153          |    0    |    4    |
|    add   |         x_1_fu_179         |    0    |    8    |
|          |        sum_i_fu_230        |    0    |    5    |
|          |       p_rec_i_fu_240       |    0    |    32   |
|----------|----------------------------|---------|---------|
|    sub   |         v_2_fu_185         |    0    |    32   |
|----------|----------------------------|---------|---------|
|  select  |       first_1_fu_219       |    0    |    32   |
|----------|----------------------------|---------|---------|
|    and   |       or_cond_fu_213       |    0    |    1    |
|----------|----------------------------|---------|---------|
|   read   |     val_read_read_fu_42    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         v_1_fu_133         |    0    |    0    |
|   zext   |    first_2_cast1_fu_142    |    0    |    0    |
|          |  powers10_load_cast_fu_167 |    0    |    0    |
|          |      sum_i_cast_fu_235     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_4_fu_159        |    0    |    0    |
|   trunc  |        tmp_5_fu_226        |    0    |    0    |
|          |        tmp_9_fu_256        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   | powers10_load_cast2_fu_163 |    0    |    0    |
|----------|----------------------------|---------|---------|
|    or    |        tmp_6_fu_195        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   214   |
|----------|----------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| out|    0   |   16   |    2   |
+----+--------+--------+--------+
|Total|    0   |   16   |    2   |
+----+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      first_1_reg_311     |   32   |
|   first_2_cast1_reg_272  |   32   |
|      first_2_reg_99      |    4   |
|       first_reg_87       |   32   |
|         i_reg_282        |    4   |
|    out_addr_2_reg_316    |    4   |
|     out_load_reg_326     |    8   |
|     p_0_rec_i_reg_121    |   32   |
|      p_rec_i_reg_321     |   32   |
|   powers10_addr_reg_287  |    4   |
|powers10_load_cast_reg_297|   32   |
|       tmp_4_reg_292      |    5   |
|         v_reg_265        |   32   |
|        x_1_reg_306       |    8   |
|         x_reg_110        |    8   |
+--------------------------+--------+
|           Total          |   269  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   4  |    8   ||    4    |
| grp_access_fu_67 |  p0  |   4  |   4  |   16   ||    4    |
| grp_access_fu_67 |  p1  |   2  |   8  |   16   ||    8    |
|   first_reg_87   |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   104  ||  6.284  ||    48   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   214  |
|   Memory  |    0   |    -   |   16   |    2   |
|Multiplexer|    -   |    6   |    -   |   48   |
|  Register |    -   |    -   |   269  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    6   |   285  |   264  |
+-----------+--------+--------+--------+--------+
