0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/34638/Desktop/Uni/Tercero/SegundoCuatri/Modelado_L/Laboratorio/Modelado2024/P1/Project_1/P1.sim/sim_1/synth/timing/xsim/spi_controller_tb_time_synth.v,1711735655,verilog,,,,display_controller;glbl,,,,,,,,
