sp_name,launch_clock_latency,clock_latency_mean,clock_latency_std
ex_stage_i_lsu_i_i_store_unit_store_buffer_i_commit_read_pointer_q_reg[2]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_mult_valid_q_reg/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_nbdcache_valid_dirty_sram_macro_mem[0].i_ram/clk,0.0,0.000000,0.000000
csr_regfile_i_debug_mode_q_reg/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[38]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_operator_q_reg[6]/CLK,0.0,0.000000,0.000000
ex_stage_i_lsu_i_i_store_unit_store_buffer_i_commit_read_pointer_q_reg[0]/CLK,0.0,0.000000,0.000000
ex_stage_i_lsu_i_i_store_unit_store_buffer_i_commit_read_pointer_q_reg[1]/CLK,0.0,0.000000,0.000000
csr_regfile_i_en_ld_st_translation_q_reg/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][rs2][4]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_lsu_valid_q_reg/CLK,0.0,0.000000,0.000000
ex_stage_i_csr_buffer_i_csr_reg_q_reg[csr_address][3]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[36]/CLK,0.0,0.000000,0.000000
i_frontend_i_fetch_fifo_i_fifo_v3_read_pointer_q_reg[1]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_scoreboard_commit_pointer_q_reg[0]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_scoreboard_commit_pointer_q_reg[1]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_alu_valid_q_reg/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_pc_o_reg[1]/CLK,0.0,0.000000,0.000000
i_frontend_icache_vaddr_q_reg[2]/CLK,0.0,0.000000,0.000000
i_frontend_icache_data_q_reg[4]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_pc_o_reg[5]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][rs2][1]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_operator_q_reg[4]/CLK,0.0,0.000000,0.000000
i_frontend_icache_data_q_reg[0]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][rs1][1]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_scoreboard_mem_q_reg[2][sbe][rd][2]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_pc_o_reg[2]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_nbdcache_i_miss_handler_state_q_reg[0]/CLK,0.0,0.000000,0.000000
ex_stage_i_lsu_i_i_store_unit_i_amo_buffer_i_amo_fifo_i_fifo_v3_mem_q_reg[0][op][1]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_scoreboard_mem_q_reg[6][sbe][rd][2]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_csr_valid_q_reg/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_branch_valid_q_reg/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_nbdcache_master_ports[0].i_cache_ctrl_state_q_reg[1]/CLK,0.0,0.000000,0.000000
i_frontend_i_fetch_fifo_i_fifo_v3_status_cnt_q_reg[0]/CLK,0.0,0.000000,0.000000
ex_stage_i_i_mult_i_div_rem_sel_q_reg/CLK,0.0,0.000000,0.000000
ex_stage_i_lsu_i_lsu_bypass_i_status_cnt_q_reg[0]/CLK,0.0,0.000000,0.000000
ex_stage_i_lsu_i_i_store_unit_trans_id_q_reg[0]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[18]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_scoreboard_issue_cnt_q_reg[0]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_nbdcache_master_ports[2].i_cache_ctrl_state_q_reg[1]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][rs2][3]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_state_q_reg[2]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][rs2][0]/CLK,0.0,0.000000,0.000000
i_frontend_icache_vaddr_q_reg[4]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_scoreboard_commit_pointer_q_reg[2]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_nbdcache_i_miss_handler_i_bypass_axi_adapter_state_q_reg[3]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_operand_a_q_reg[0]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_state_q_reg[3]/CLK,0.0,0.000000,0.000000
i_frontend_icache_vaddr_q_reg[6]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_operator_q_reg[3]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_nbdcache_i_miss_handler_i_miss_axi_adapter_state_q_reg[1]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_nbdcache_valid_dirty_sram_macro_mem[1].i_ram/clk,0.0,0.000000,0.000000
i_frontend_icache_valid_q_reg/CLK,0.0,0.000000,0.000000
i_frontend_icache_data_q_reg[28]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_nbdcache_i_miss_handler_state_q_reg[3]/CLK,0.0,0.000000,0.000000
ex_stage_i_lsu_i_i_store_unit_i_amo_buffer_i_amo_fifo_i_fifo_v3_mem_q_reg[0][op][0]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_nbdcache_i_miss_handler_reservation_q_reg[address][36]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_state_q_reg[0]/CLK,0.0,0.000000,0.000000
ex_stage_i_lsu_i_i_mmu_i_ptw_data_rdata_q_reg[1]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_operand_b_q_reg[1]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_state_q_reg[1]/CLK,0.0,0.000000,0.000000
ex_stage_i_lsu_i_lsu_bypass_i_status_cnt_q_reg[1]/CLK,0.0,0.000000,0.000000
i_frontend_icache_data_q_reg[16]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_scoreboard_issue_cnt_q_reg[1]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_nbdcache_i_miss_handler_state_q_reg[2]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_fifo_w_channel_read_pointer_q_reg[0]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][34]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][36]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][32]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][54]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][35]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][45]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][46]/CLK,0.0,0.000000,0.000000
i_frontend_icache_data_q_reg[1]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][fu][2]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][55]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_operand_b_q_reg[10]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[3]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[9]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[11]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_operand_b_q_reg[6]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_nbdcache_i_miss_handler_i_bypass_axi_adapter_state_q_reg[1]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_operand_b_q_reg[8]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[10]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][11]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_operand_b_q_reg[7]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][14]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[2]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][12]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][7]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[4]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][5]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_operand_b_q_reg[0]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[8]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][0]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][62]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_operand_b_q_reg[9]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][8]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][33]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][1]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][49]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][51]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][61]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][53]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][37]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[5]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][47]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][op][5]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][13]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[0]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][44]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][46]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][fu][1]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[6]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][48]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][38]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][52]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][52]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][51]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][58]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][40]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][4]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][47]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][48]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][45]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][49]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][55]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][39]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][53]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][42]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[7]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][24]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[53]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][63]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][28]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][26]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][27]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][54]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][26]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][43]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][41]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][17]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][28]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][29]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][50]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][op][1]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][op][6]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][23]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][25]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][56]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][fu][0]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][60]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][58]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][25]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][6]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][3]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[52]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][59]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][56]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][30]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][3]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][59]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][9]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[1]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][57]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][12]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][60]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][42]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][32]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[47]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][44]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[55]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][61]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[39]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][24]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][57]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][31]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][20]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][9]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[48]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[54]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][op][0]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][39]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[50]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][29]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][10]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][op][4]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][62]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][18]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[49]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][33]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][33]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][40]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][14]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][27]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[42]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][36]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][19]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[43]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][34]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][4]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][39]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][37]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][15]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][7]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][5]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][43]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][23]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_scoreboard_issue_pointer_q_reg[1]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][31]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][13]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][25]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][38]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][31]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][22]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][10]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][50]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][21]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][30]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][40]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][18]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][26]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][17]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][15]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][35]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][16]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][21]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][20]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][52]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][8]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][23]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][29]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][6]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][op][2]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][19]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][38]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][22]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][27]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][42]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][59]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[45]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][61]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][45]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[44]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][41]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[46]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[40]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][58]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[41]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][16]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][48]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[51]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][0]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][22]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][57]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][34]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][53]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][35]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][24]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][51]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][1]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][54]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][30]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][55]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][41]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][50]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][43]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][is_compressed]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][37]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][28]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][op][3]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][47]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][32]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][49]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][2]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][21]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][16]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][60]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][63]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][56]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][17]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][9]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][36]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][44]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][62]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][13]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][7]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][0]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][14]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][1]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][3]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][46]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][18]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][4]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][8]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][63]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][11]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][6]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][2]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][15]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][19]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][pc][11]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][5]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][20]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][10]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][result][2]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_scoreboard_issue_pointer_q_reg[0]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_address][12]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][cf_type][0]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_issue_read_operands_operator_q_reg[1]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[59]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[19]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_scoreboard_issue_pointer_q_reg[2]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][cf_type][1]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[63]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[14]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[57]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[62]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[61]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[60]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[21]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[58]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[56]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[33]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[37]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[20]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[31]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[35]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[26]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[12]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][predict_taken]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[28]/CLK,0.0,0.000000,0.000000
id_stage_i_issue_q_reg[sbe][bp][valid]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[17]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[30]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[34]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[13]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[32]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[29]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[16]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[24]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[27]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[15]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[23]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[22]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_icache_vaddr_q_reg[25]/CLK,0.0,0.000000,0.000000
issue_stage_i_i_scoreboard_mem_q_reg[4][sbe][rd][0]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_nbdcache_valid_dirty_sram_macro_mem[2].i_ram/clk,0.0,0.000000,0.000000
ex_stage_i_lsu_i_i_pipe_reg_load_d_o_reg[194]/CLK,0.0,0.000000,0.000000
ex_stage_i_csr_buffer_i_csr_reg_q_reg[csr_address][7]/CLK,0.0,0.000000,0.000000
i_frontend_icache_vaddr_q_reg[5]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_nbdcache_i_miss_handler_i_miss_axi_adapter_state_q_reg[2]/CLK,0.0,0.000000,0.000000
ex_stage_i_lsu_i_i_mmu_i_ptw_data_rdata_q_reg[2]/CLK,0.0,0.000000,0.000000
i_cache_subsystem_i_fifo_w_channel_status_cnt_q_reg[0]/CLK,0.0,0.000000,0.000000
i_frontend_unaligned_q_reg/CLK,0.0,0.000000,0.000000
