{
  "module_name": "skl_watermark_regs.h",
  "hash_id": "3b98fb6036f18d8bc7f8bb6acac17bf8ea739914be805b5dae863904de409565",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/skl_watermark_regs.h",
  "human_readable_source": " \n \n\n#ifndef __SKL_WATERMARK_REGS_H__\n#define __SKL_WATERMARK_REGS_H__\n\n#include \"intel_display_reg_defs.h\"\n\n#define _PIPEA_MBUS_DBOX_CTL\t\t\t0x7003C\n#define _PIPEB_MBUS_DBOX_CTL\t\t\t0x7103C\n#define PIPE_MBUS_DBOX_CTL(pipe)\t\t_MMIO_PIPE(pipe, _PIPEA_MBUS_DBOX_CTL, \\\n\t\t\t\t\t\t\t   _PIPEB_MBUS_DBOX_CTL)\n#define MBUS_DBOX_B2B_TRANSACTIONS_MAX_MASK\tREG_GENMASK(24, 20)  \n#define MBUS_DBOX_B2B_TRANSACTIONS_MAX(x)\tREG_FIELD_PREP(MBUS_DBOX_B2B_TRANSACTIONS_MAX_MASK, x)\n#define MBUS_DBOX_B2B_TRANSACTIONS_DELAY_MASK\tREG_GENMASK(19, 17)  \n#define MBUS_DBOX_B2B_TRANSACTIONS_DELAY(x)\tREG_FIELD_PREP(MBUS_DBOX_B2B_TRANSACTIONS_DELAY_MASK, x)\n#define MBUS_DBOX_REGULATE_B2B_TRANSACTIONS_EN\tREG_BIT(16)  \n#define MBUS_DBOX_BW_CREDIT_MASK\t\tREG_GENMASK(15, 14)\n#define MBUS_DBOX_BW_CREDIT(x)\t\t\tREG_FIELD_PREP(MBUS_DBOX_BW_CREDIT_MASK, x)\n#define MBUS_DBOX_BW_4CREDITS_MTL\t\tREG_FIELD_PREP(MBUS_DBOX_BW_CREDIT_MASK, 0x2)\n#define MBUS_DBOX_BW_8CREDITS_MTL\t\tREG_FIELD_PREP(MBUS_DBOX_BW_CREDIT_MASK, 0x3)\n#define MBUS_DBOX_B_CREDIT_MASK\t\t\tREG_GENMASK(12, 8)\n#define MBUS_DBOX_B_CREDIT(x)\t\t\tREG_FIELD_PREP(MBUS_DBOX_B_CREDIT_MASK, x)\n#define MBUS_DBOX_I_CREDIT_MASK\t\t\tREG_GENMASK(7, 5)\n#define MBUS_DBOX_I_CREDIT(x)\t\t\tREG_FIELD_PREP(MBUS_DBOX_I_CREDIT_MASK, x)\n#define MBUS_DBOX_A_CREDIT_MASK\t\t\tREG_GENMASK(3, 0)\n#define MBUS_DBOX_A_CREDIT(x)\t\t\tREG_FIELD_PREP(MBUS_DBOX_A_CREDIT_MASK, x)\n\n#define MBUS_UBOX_CTL\t\t\t_MMIO(0x4503C)\n#define MBUS_BBOX_CTL_S1\t\t_MMIO(0x45040)\n#define MBUS_BBOX_CTL_S2\t\t_MMIO(0x45044)\n\n#define MBUS_CTL\t\t\t_MMIO(0x4438C)\n#define MBUS_JOIN\t\t\tREG_BIT(31)\n#define MBUS_HASHING_MODE_MASK\t\tREG_BIT(30)\n#define MBUS_HASHING_MODE_2x2\t\tREG_FIELD_PREP(MBUS_HASHING_MODE_MASK, 0)\n#define MBUS_HASHING_MODE_1x4\t\tREG_FIELD_PREP(MBUS_HASHING_MODE_MASK, 1)\n#define MBUS_JOIN_PIPE_SELECT_MASK\tREG_GENMASK(28, 26)\n#define MBUS_JOIN_PIPE_SELECT(pipe)\tREG_FIELD_PREP(MBUS_JOIN_PIPE_SELECT_MASK, pipe)\n#define MBUS_JOIN_PIPE_SELECT_NONE\tMBUS_JOIN_PIPE_SELECT(7)\n\n \n#define _CUR_WM_A_0\t\t0x70140\n#define _CUR_WM_B_0\t\t0x71140\n#define _CUR_WM_SAGV_A\t\t0x70158\n#define _CUR_WM_SAGV_B\t\t0x71158\n#define _CUR_WM_SAGV_TRANS_A\t0x7015C\n#define _CUR_WM_SAGV_TRANS_B\t0x7115C\n#define _CUR_WM_TRANS_A\t\t0x70168\n#define _CUR_WM_TRANS_B\t\t0x71168\n#define _PLANE_WM_1_A_0\t\t0x70240\n#define _PLANE_WM_1_B_0\t\t0x71240\n#define _PLANE_WM_2_A_0\t\t0x70340\n#define _PLANE_WM_2_B_0\t\t0x71340\n#define _PLANE_WM_SAGV_1_A\t0x70258\n#define _PLANE_WM_SAGV_1_B\t0x71258\n#define _PLANE_WM_SAGV_2_A\t0x70358\n#define _PLANE_WM_SAGV_2_B\t0x71358\n#define _PLANE_WM_SAGV_TRANS_1_A\t0x7025C\n#define _PLANE_WM_SAGV_TRANS_1_B\t0x7125C\n#define _PLANE_WM_SAGV_TRANS_2_A\t0x7035C\n#define _PLANE_WM_SAGV_TRANS_2_B\t0x7135C\n#define _PLANE_WM_TRANS_1_A\t0x70268\n#define _PLANE_WM_TRANS_1_B\t0x71268\n#define _PLANE_WM_TRANS_2_A\t0x70368\n#define _PLANE_WM_TRANS_2_B\t0x71368\n#define   PLANE_WM_EN\t\t(1 << 31)\n#define   PLANE_WM_IGNORE_LINES\t(1 << 30)\n#define   PLANE_WM_LINES_MASK\tREG_GENMASK(26, 14)\n#define   PLANE_WM_BLOCKS_MASK\tREG_GENMASK(11, 0)\n\n#define _CUR_WM_0(pipe) _PIPE(pipe, _CUR_WM_A_0, _CUR_WM_B_0)\n#define CUR_WM(pipe, level) _MMIO(_CUR_WM_0(pipe) + ((4) * (level)))\n#define CUR_WM_SAGV(pipe) _MMIO_PIPE(pipe, _CUR_WM_SAGV_A, _CUR_WM_SAGV_B)\n#define CUR_WM_SAGV_TRANS(pipe) _MMIO_PIPE(pipe, _CUR_WM_SAGV_TRANS_A, _CUR_WM_SAGV_TRANS_B)\n#define CUR_WM_TRANS(pipe) _MMIO_PIPE(pipe, _CUR_WM_TRANS_A, _CUR_WM_TRANS_B)\n#define _PLANE_WM_1(pipe) _PIPE(pipe, _PLANE_WM_1_A_0, _PLANE_WM_1_B_0)\n#define _PLANE_WM_2(pipe) _PIPE(pipe, _PLANE_WM_2_A_0, _PLANE_WM_2_B_0)\n#define _PLANE_WM_BASE(pipe, plane) \\\n\t_PLANE(plane, _PLANE_WM_1(pipe), _PLANE_WM_2(pipe))\n#define PLANE_WM(pipe, plane, level) \\\n\t_MMIO(_PLANE_WM_BASE(pipe, plane) + ((4) * (level)))\n#define _PLANE_WM_SAGV_1(pipe) \\\n\t_PIPE(pipe, _PLANE_WM_SAGV_1_A, _PLANE_WM_SAGV_1_B)\n#define _PLANE_WM_SAGV_2(pipe) \\\n\t_PIPE(pipe, _PLANE_WM_SAGV_2_A, _PLANE_WM_SAGV_2_B)\n#define PLANE_WM_SAGV(pipe, plane) \\\n\t_MMIO(_PLANE(plane, _PLANE_WM_SAGV_1(pipe), _PLANE_WM_SAGV_2(pipe)))\n#define _PLANE_WM_SAGV_TRANS_1(pipe) \\\n\t_PIPE(pipe, _PLANE_WM_SAGV_TRANS_1_A, _PLANE_WM_SAGV_TRANS_1_B)\n#define _PLANE_WM_SAGV_TRANS_2(pipe) \\\n\t_PIPE(pipe, _PLANE_WM_SAGV_TRANS_2_A, _PLANE_WM_SAGV_TRANS_2_B)\n#define PLANE_WM_SAGV_TRANS(pipe, plane) \\\n\t_MMIO(_PLANE(plane, _PLANE_WM_SAGV_TRANS_1(pipe), _PLANE_WM_SAGV_TRANS_2(pipe)))\n#define _PLANE_WM_TRANS_1(pipe) \\\n\t_PIPE(pipe, _PLANE_WM_TRANS_1_A, _PLANE_WM_TRANS_1_B)\n#define _PLANE_WM_TRANS_2(pipe) \\\n\t_PIPE(pipe, _PLANE_WM_TRANS_2_A, _PLANE_WM_TRANS_2_B)\n#define PLANE_WM_TRANS(pipe, plane) \\\n\t_MMIO(_PLANE(plane, _PLANE_WM_TRANS_1(pipe), _PLANE_WM_TRANS_2(pipe)))\n\n#define _PLANE_BUF_CFG_1_B\t\t\t0x7127c\n#define _PLANE_BUF_CFG_2_B\t\t\t0x7137c\n#define _PLANE_BUF_CFG_1(pipe)\t\\\n\t_PIPE(pipe, _PLANE_BUF_CFG_1_A, _PLANE_BUF_CFG_1_B)\n#define _PLANE_BUF_CFG_2(pipe)\t\\\n\t_PIPE(pipe, _PLANE_BUF_CFG_2_A, _PLANE_BUF_CFG_2_B)\n#define PLANE_BUF_CFG(pipe, plane)\t\\\n\t_MMIO_PLANE(plane, _PLANE_BUF_CFG_1(pipe), _PLANE_BUF_CFG_2(pipe))\n\n#define _PLANE_NV12_BUF_CFG_1_B\t\t0x71278\n#define _PLANE_NV12_BUF_CFG_2_B\t\t0x71378\n#define _PLANE_NV12_BUF_CFG_1(pipe)\t\\\n\t_PIPE(pipe, _PLANE_NV12_BUF_CFG_1_A, _PLANE_NV12_BUF_CFG_1_B)\n#define _PLANE_NV12_BUF_CFG_2(pipe)\t\\\n\t_PIPE(pipe, _PLANE_NV12_BUF_CFG_2_A, _PLANE_NV12_BUF_CFG_2_B)\n#define PLANE_NV12_BUF_CFG(pipe, plane)\t\\\n\t_MMIO_PLANE(plane, _PLANE_NV12_BUF_CFG_1(pipe), _PLANE_NV12_BUF_CFG_2(pipe))\n\n \n#define _CUR_BUF_CFG_A\t\t\t\t0x7017c\n#define _CUR_BUF_CFG_B\t\t\t\t0x7117c\n#define CUR_BUF_CFG(pipe)\t_MMIO_PIPE(pipe, _CUR_BUF_CFG_A, _CUR_BUF_CFG_B)\n\n \n#define _DBUF_CTL_S0\t\t\t\t0x45008\n#define _DBUF_CTL_S1\t\t\t\t0x44FE8\n#define _DBUF_CTL_S2\t\t\t\t0x44300\n#define _DBUF_CTL_S3\t\t\t\t0x44304\n#define DBUF_CTL_S(slice)\t\t\t_MMIO(_PICK(slice, \\\n\t\t\t\t\t\t\t    _DBUF_CTL_S0, \\\n\t\t\t\t\t\t\t    _DBUF_CTL_S1, \\\n\t\t\t\t\t\t\t    _DBUF_CTL_S2, \\\n\t\t\t\t\t\t\t    _DBUF_CTL_S3))\n#define  DBUF_POWER_REQUEST\t\t\tREG_BIT(31)\n#define  DBUF_POWER_STATE\t\t\tREG_BIT(30)\n#define  DBUF_TRACKER_STATE_SERVICE_MASK\tREG_GENMASK(23, 19)\n#define  DBUF_TRACKER_STATE_SERVICE(x)\t\tREG_FIELD_PREP(DBUF_TRACKER_STATE_SERVICE_MASK, x)\n#define  DBUF_MIN_TRACKER_STATE_SERVICE_MASK\tREG_GENMASK(18, 16)  \n#define  DBUF_MIN_TRACKER_STATE_SERVICE(x)\t\tREG_FIELD_PREP(DBUF_MIN_TRACKER_STATE_SERVICE_MASK, x)  \n\n#define MTL_LATENCY_LP0_LP1\t\t_MMIO(0x45780)\n#define MTL_LATENCY_LP2_LP3\t\t_MMIO(0x45784)\n#define MTL_LATENCY_LP4_LP5\t\t_MMIO(0x45788)\n#define  MTL_LATENCY_LEVEL_EVEN_MASK\tREG_GENMASK(12, 0)\n#define  MTL_LATENCY_LEVEL_ODD_MASK\tREG_GENMASK(28, 16)\n\n#define MTL_LATENCY_SAGV\t\t_MMIO(0x4578c)\n#define   MTL_LATENCY_QCLK_SAGV\t\tREG_GENMASK(12, 0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}