Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 5c989f424bc7410195f7206696192e25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 32 for port in2 [E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/multiCycleCPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.changeState
Compiling module xil_defaultlib.controlSign
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.signZeroExtend
Compiling module xil_defaultlib.multiCycleCPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav
