$date
	Thu Mar 16 10:15:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " en $end
$var reg 3 # in [2:0] $end
$var integer 32 $ i [31:0] $end
$scope module dut $end
$var wire 1 " en $end
$var wire 3 % in [2:0] $end
$var reg 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#1
b1 #
b1 %
b1 $
#2
b10 #
b10 %
b10 $
#3
b11 #
b11 %
b11 $
#4
b100 #
b100 %
b100 $
#5
b101 #
b101 %
b101 $
#6
b110 #
b110 %
b110 $
#7
b111 #
b111 %
b111 $
#8
b1 !
b1 &
1"
b0 #
b0 %
b1000 $
#9
b10 !
b10 &
b1 #
b1 %
b1001 $
#10
b100 !
b100 &
b10 #
b10 %
b1010 $
#11
b1000 !
b1000 &
b11 #
b11 %
b1011 $
#12
b10000 !
b10000 &
b100 #
b100 %
b1100 $
#13
b100000 !
b100000 &
b101 #
b101 %
b1101 $
#14
b1000000 !
b1000000 &
b110 #
b110 %
b1110 $
#15
b10000000 !
b10000000 &
b111 #
b111 %
b1111 $
#16
b10000 $
