From 8fa37f09fd50ab78b5eada255974a8019fef78ea Mon Sep 17 00:00:00 2001
From: Viorel Suman <viorel.suman@nxp.com>
Date: Thu, 6 Jul 2017 12:02:39 +0300
Subject: [PATCH 2182/5242] MLK-13975 arm64: dts: fsl-imx8qxp: enable SAI4 and
 SAI5

commit  9d07806f6074b9831f98d0fbb57175259dbd7a99 from
https://source.codeaurora.org/external/imx/linux-imx.git

Enable SAI4 and SAI5.

Signed-off-by: Viorel Suman <viorel.suman@nxp.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi |   48 ++++++++++++++++++++++--
 1 file changed, 44 insertions(+), 4 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi b/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
index 1889320..9d2d15c 100644
--- a/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
@@ -1378,19 +1378,27 @@
 			<0x0 0x59A20000 0x0 0x10000>,
 			<0x0 0x59A30000 0x0 0x10000>,
 			<0x0 0x59A40000 0x0 0x10000>,
-			<0x0 0x59A50000 0x0 0x10000>;
+			<0x0 0x59A50000 0x0 0x10000>,
+			<0x0 0x59A80000 0x0 0x10000>, /* sai4 rx */
+			<0x0 0x59A90000 0x0 0x10000>, /* sai4 tx */
+			<0x0 0x59AA0000 0x0 0x10000>; /* sai5 tx */
 		#dma-cells = <3>;
 		shared-interrupt;
-		dma-channels = <6>;
+		dma-channels = <9>;
 		interrupts = <GIC_SPI 382 IRQ_TYPE_LEVEL_HIGH>, /* asrc 1 */
 				<GIC_SPI 383 IRQ_TYPE_LEVEL_HIGH>,
 				<GIC_SPI 384 IRQ_TYPE_LEVEL_HIGH>,
 				<GIC_SPI 385 IRQ_TYPE_LEVEL_HIGH>,
 				<GIC_SPI 386 IRQ_TYPE_LEVEL_HIGH>,
-				<GIC_SPI 387 IRQ_TYPE_LEVEL_HIGH>;
+				<GIC_SPI 387 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>, /* sai4 */
+				<GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>; /* sai5 */
 		interrupt-names = "edma-chan0-tx", "edma-chan1-tx", /* asrc1 */
 				"edma-chan2-tx", "edma-chan3-tx",
-				"edma-chan4-tx", "edma-chan5-tx";
+				"edma-chan4-tx", "edma-chan5-tx",
+				"edma-chan8-tx", "edma-chan9-tx", /* sai4 */
+				"edma-chan10-tx";                 /* sai5 */
 		status = "okay";
 	};
 
@@ -1432,6 +1440,38 @@
 		power-domains = <&pd_sai1>;
 	};
 
+	sai4: sai@59820000 {
+		compatible = "fsl,imx8qm-sai";
+		reg = <0x0 0x59820000 0x0 0x10000>;
+		interrupts = <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&clk IMX8QXP_AUD_SAI_4_IPG>,
+			<&clk IMX8QXP_CLK_DUMMY>,
+			<&clk IMX8QXP_AUD_SAI_4_MCLK>,
+			<&clk IMX8QXP_CLK_DUMMY>,
+			<&clk IMX8QXP_CLK_DUMMY>;
+		dmas = <&edma3 8 0 1>, <&edma3 9 0 0>;
+		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
+		dma-names = "rx", "tx";
+		status = "disabled";
+		power-domains = <&pd_sai4>;
+	};
+
+	sai5: sai@59830000 {
+		compatible = "fsl,imx8qm-sai";
+		reg = <0x0 0x59830000 0x0 0x10000>;
+		interrupts = <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&clk IMX8QXP_AUD_SAI_5_IPG>,
+			<&clk IMX8QXP_CLK_DUMMY>,
+			<&clk IMX8QXP_AUD_SAI_5_MCLK>,
+			<&clk IMX8QXP_CLK_DUMMY>,
+			<&clk IMX8QXP_CLK_DUMMY>;
+		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
+		dma-names = "tx";
+		dmas = <&edma3 10 0 0>;
+		status = "disabled";
+		power-domains = <&pd_sai5>;
+	};
+
 	asrc0: asrc@59000000 {
 		compatible = "fsl,imx8qm-asrc0";
 		reg = <0x0 0x59000000 0x0 0x10000>;
-- 
1.7.9.5

