//==================================================
// This file contains the Excluded objects
// Generated By User: winnimui
// Format Version: 2
// Date: Mon Apr  3 14:42:33 2023
// ExclMode: default
//==================================================
CHECKSUM: "3948014290 1373460438"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dlpc.udlpc
ANNOTATION: " FIFO_DEC_rdstr is a pulse signal, since xtalin and cfg_clk are both the same frequency, so there is only 1 entry at each time in the FIFO. "
Condition 2 "2349012686" "(FIFO_DEC_rdstr_dly1 && ((~FIFO_DEC_rdstr_dly2))) 1 -1" (2 "10")
CHECKSUM: "3948014290 3841273322"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dlpc.udlpc
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [30] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [29] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [28] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [27] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [26] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [25] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [24] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [23] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [22] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [21] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [20] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [19] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [18] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [17] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [16] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [15] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [14] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [13] "net snapshot_value[31:0]"
ANNOTATION: " Did not get covered due to test randomization "
Toggle 1to0 snapshot_value [31] "net snapshot_value[31:0]"
Toggle 1to0 SLAVE_DEC_addr [14] "net SLAVE_DEC_addr[15:0]"
Toggle 0to1 SLAVE_DEC_addr [14] "net SLAVE_DEC_addr[15:0]"
Toggle 1to0 SLAVE_DEC_addr [13] "net SLAVE_DEC_addr[15:0]"
Toggle 0to1 SLAVE_DEC_addr [13] "net SLAVE_DEC_addr[15:0]"
Toggle 1to0 SLAVE_DEC_addr [12] "net SLAVE_DEC_addr[15:0]"
Toggle 0to1 SLAVE_DEC_addr [12] "net SLAVE_DEC_addr[15:0]"
Toggle 1to0 SLAVE_DEC_addr [11] "net SLAVE_DEC_addr[15:0]"
Toggle 0to1 SLAVE_DEC_addr [11] "net SLAVE_DEC_addr[15:0]"
Toggle 1to0 SLAVE_DEC_addr [10] "net SLAVE_DEC_addr[15:0]"
Toggle 0to1 SLAVE_DEC_addr [10] "net SLAVE_DEC_addr[15:0]"
Toggle 1to0 SLAVE_DEC_addr [9] "net SLAVE_DEC_addr[15:0]"
Toggle 0to1 SLAVE_DEC_addr [9] "net SLAVE_DEC_addr[15:0]"
Toggle 1to0 SLAVE_DEC_addr [8] "net SLAVE_DEC_addr[15:0]"
Toggle 0to1 SLAVE_DEC_addr [8] "net SLAVE_DEC_addr[15:0]"
Toggle 1to0 SLAVE_DEC_addr [7] "net SLAVE_DEC_addr[15:0]"
Toggle 0to1 SLAVE_DEC_addr [7] "net SLAVE_DEC_addr[15:0]"
Toggle 1to0 SLAVE_DEC_addr [6] "net SLAVE_DEC_addr[15:0]"
Toggle 0to1 SLAVE_DEC_addr [6] "net SLAVE_DEC_addr[15:0]"
Toggle 1to0 SLAVE_DEC_addr [5] "net SLAVE_DEC_addr[15:0]"
Toggle 0to1 SLAVE_DEC_addr [5] "net SLAVE_DEC_addr[15:0]"
Toggle 1to0 SLAVE_DEC_addr [4] "net SLAVE_DEC_addr[15:0]"
Toggle 0to1 SLAVE_DEC_addr [4] "net SLAVE_DEC_addr[15:0]"
Toggle 1to0 SLAVE_DEC_addr [3] "net SLAVE_DEC_addr[15:0]"
Toggle 0to1 SLAVE_DEC_addr [3] "net SLAVE_DEC_addr[15:0]"
Toggle 1to0 SLAVE_DEC_addr [15] "net SLAVE_DEC_addr[15:0]"
Toggle 0to1 SLAVE_DEC_addr [15] "net SLAVE_DEC_addr[15:0]"
Toggle 1to0 DC_DLPC_cfg_mstrAck_reg "reg DC_DLPC_cfg_mstrAck_reg"
Toggle 0to1 DC_DLPC_cfg_mstrAck_reg "reg DC_DLPC_cfg_mstrAck_reg"
Toggle 1to0 DC_DLPC_cfg_mstrAck "net DC_DLPC_cfg_mstrAck"
Toggle 0to1 DC_DLPC_cfg_mstrAck "net DC_DLPC_cfg_mstrAck"
Toggle 1to0 DEC_SLAVE_rddata [13] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [13] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [31] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [31] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [30] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [30] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [29] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [29] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [28] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [28] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [27] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [27] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [26] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [26] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [25] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [25] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [24] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [24] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [23] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [23] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [22] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [22] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [21] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [21] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [20] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [20] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [19] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [19] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [18] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [18] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [17] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [17] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [16] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [16] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [15] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [15] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [11] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [11] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [13] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [13] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [31] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [31] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [30] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [30] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [29] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [29] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [28] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [28] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [27] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [27] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [26] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [26] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [25] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [25] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [24] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [24] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [23] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [23] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [22] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [22] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [21] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [21] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [20] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [20] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [19] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [19] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [18] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [18] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [17] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [17] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [16] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [16] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [15] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [15] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_cfgclk_sync [11] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_cfgclk_sync [11] "net DEC_SLAVE_rddata_cfgclk_sync[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [30] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [30] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [29] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [29] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [28] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [28] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [27] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [27] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [26] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [26] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [25] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [25] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [24] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [24] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [23] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [23] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [22] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [22] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [21] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [21] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [20] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [20] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [19] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [19] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [18] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [18] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [17] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [17] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [16] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [16] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [15] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [15] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [13] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [13] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [11] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [11] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DEC_SLAVE_rddata_reg [31] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 0to1 DEC_SLAVE_rddata_reg [31] "reg DEC_SLAVE_rddata_reg[31:0]"
Toggle 1to0 DLPC_DC_cfg_slvReq "net DLPC_DC_cfg_slvReq"
Toggle 0to1 DLPC_DC_cfg_slvReq "net DLPC_DC_cfg_slvReq"
Toggle 1to0 DLPC_REG_ADDR [16] "net DLPC_REG_ADDR[17:2]"
Toggle 0to1 DLPC_REG_ADDR [16] "net DLPC_REG_ADDR[17:2]"
Toggle 1to0 DLPC_REG_ADDR [15] "net DLPC_REG_ADDR[17:2]"
Toggle 0to1 DLPC_REG_ADDR [15] "net DLPC_REG_ADDR[17:2]"
Toggle 1to0 DLPC_REG_ADDR [14] "net DLPC_REG_ADDR[17:2]"
Toggle 0to1 DLPC_REG_ADDR [14] "net DLPC_REG_ADDR[17:2]"
Toggle 1to0 DLPC_REG_ADDR [13] "net DLPC_REG_ADDR[17:2]"
Toggle 0to1 DLPC_REG_ADDR [13] "net DLPC_REG_ADDR[17:2]"
Toggle 1to0 DLPC_REG_ADDR [12] "net DLPC_REG_ADDR[17:2]"
Toggle 0to1 DLPC_REG_ADDR [12] "net DLPC_REG_ADDR[17:2]"
Toggle 1to0 DLPC_REG_ADDR [11] "net DLPC_REG_ADDR[17:2]"
Toggle 0to1 DLPC_REG_ADDR [11] "net DLPC_REG_ADDR[17:2]"
Toggle 1to0 DLPC_REG_ADDR [10] "net DLPC_REG_ADDR[17:2]"
Toggle 0to1 DLPC_REG_ADDR [10] "net DLPC_REG_ADDR[17:2]"
Toggle 1to0 DLPC_REG_ADDR [9] "net DLPC_REG_ADDR[17:2]"
Toggle 0to1 DLPC_REG_ADDR [9] "net DLPC_REG_ADDR[17:2]"
Toggle 1to0 DLPC_REG_ADDR [8] "net DLPC_REG_ADDR[17:2]"
Toggle 0to1 DLPC_REG_ADDR [8] "net DLPC_REG_ADDR[17:2]"
Toggle 1to0 DLPC_REG_ADDR [7] "net DLPC_REG_ADDR[17:2]"
Toggle 0to1 DLPC_REG_ADDR [7] "net DLPC_REG_ADDR[17:2]"
Toggle 1to0 DLPC_REG_ADDR [6] "net DLPC_REG_ADDR[17:2]"
Toggle 0to1 DLPC_REG_ADDR [6] "net DLPC_REG_ADDR[17:2]"
Toggle 1to0 DLPC_REG_ADDR [5] "net DLPC_REG_ADDR[17:2]"
Toggle 0to1 DLPC_REG_ADDR [5] "net DLPC_REG_ADDR[17:2]"
Toggle 1to0 DLPC_REG_ADDR [17] "net DLPC_REG_ADDR[17:2]"
Toggle 0to1 DLPC_REG_ADDR [17] "net DLPC_REG_ADDR[17:2]"
Toggle 1to0 FIFO_DEC_addr [14] "net FIFO_DEC_addr[15:0]"
Toggle 0to1 FIFO_DEC_addr [14] "net FIFO_DEC_addr[15:0]"
Toggle 1to0 FIFO_DEC_addr [13] "net FIFO_DEC_addr[15:0]"
Toggle 0to1 FIFO_DEC_addr [13] "net FIFO_DEC_addr[15:0]"
Toggle 1to0 FIFO_DEC_addr [12] "net FIFO_DEC_addr[15:0]"
Toggle 0to1 FIFO_DEC_addr [12] "net FIFO_DEC_addr[15:0]"
Toggle 1to0 FIFO_DEC_addr [11] "net FIFO_DEC_addr[15:0]"
Toggle 0to1 FIFO_DEC_addr [11] "net FIFO_DEC_addr[15:0]"
Toggle 1to0 FIFO_DEC_addr [10] "net FIFO_DEC_addr[15:0]"
Toggle 0to1 FIFO_DEC_addr [10] "net FIFO_DEC_addr[15:0]"
Toggle 1to0 FIFO_DEC_addr [9] "net FIFO_DEC_addr[15:0]"
Toggle 0to1 FIFO_DEC_addr [9] "net FIFO_DEC_addr[15:0]"
Toggle 1to0 FIFO_DEC_addr [8] "net FIFO_DEC_addr[15:0]"
Toggle 0to1 FIFO_DEC_addr [8] "net FIFO_DEC_addr[15:0]"
Toggle 1to0 FIFO_DEC_addr [7] "net FIFO_DEC_addr[15:0]"
Toggle 0to1 FIFO_DEC_addr [7] "net FIFO_DEC_addr[15:0]"
Toggle 1to0 FIFO_DEC_addr [6] "net FIFO_DEC_addr[15:0]"
Toggle 0to1 FIFO_DEC_addr [6] "net FIFO_DEC_addr[15:0]"
Toggle 1to0 FIFO_DEC_addr [5] "net FIFO_DEC_addr[15:0]"
Toggle 0to1 FIFO_DEC_addr [5] "net FIFO_DEC_addr[15:0]"
Toggle 1to0 FIFO_DEC_addr [4] "net FIFO_DEC_addr[15:0]"
Toggle 0to1 FIFO_DEC_addr [4] "net FIFO_DEC_addr[15:0]"
Toggle 1to0 FIFO_DEC_addr [3] "net FIFO_DEC_addr[15:0]"
Toggle 0to1 FIFO_DEC_addr [3] "net FIFO_DEC_addr[15:0]"
Toggle 1to0 FIFO_DEC_addr [15] "net FIFO_DEC_addr[15:0]"
Toggle 0to1 FIFO_DEC_addr [15] "net FIFO_DEC_addr[15:0]"
ANNOTATION: " Unused, there is no debug bus for dlpc "
Toggle CBUS_SLAVE_debug_data "net CBUS_SLAVE_debug_data[31:0]"
Toggle 0to1 ZSC_VDDP_RESETn "net ZSC_VDDP_RESETn"
Toggle 1to0 ZSC_VDDP_RESETn "net ZSC_VDDP_RESETn"
CHECKSUM: "904085502 3642935573"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dlpc
Toggle 0to1 ZSC_VDDP_RESETn "logic ZSC_VDDP_RESETn"
Toggle 1to0 ZSC_VDDP_RESETn "logic ZSC_VDDP_RESETn"
