INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:25:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 2.136ns (29.734%)  route 5.048ns (70.266%))
  Logic Levels:           18  (CARRY4=7 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1985, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X36Y147        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=24, routed)          0.357     1.081    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X37Y146        LUT4 (Prop_lut4_I2_O)        0.043     1.124 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.124    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.381 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.381    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.430 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.430    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.534 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[0]
                         net (fo=5, routed)           0.406     1.940    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_7
    SLICE_X38Y146        LUT3 (Prop_lut3_I1_O)        0.128     2.068 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9/O
                         net (fo=33, routed)          0.289     2.358    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_1
    SLICE_X36Y148        LUT6 (Prop_lut6_I4_O)        0.132     2.490 r  lsq1/handshake_lsq_lsq1_core/dataReg[22]_i_2/O
                         net (fo=2, routed)           0.636     3.126    lsq1/handshake_lsq_lsq1_core/dataReg[22]_i_2_n_0
    SLICE_X23Y148        LUT5 (Prop_lut5_I2_O)        0.043     3.169 r  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_8/O
                         net (fo=14, routed)          0.651     3.820    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_8_n_0
    SLICE_X39Y148        LUT4 (Prop_lut4_I3_O)        0.043     3.863 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7/O
                         net (fo=1, routed)           0.407     4.270    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7_n_0
    SLICE_X39Y149        LUT6 (Prop_lut6_I0_O)        0.043     4.313 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.401     4.713    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X39Y150        LUT5 (Prop_lut5_I4_O)        0.043     4.756 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.308     5.065    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X38Y152        LUT3 (Prop_lut3_I0_O)        0.043     5.108 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.108    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X38Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.281 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.281    addf0/operator/ltOp_carry__2_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.403 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.344     5.747    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X41Y152        LUT6 (Prop_lut6_I5_O)        0.127     5.874 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.168     6.042    addf0/operator/level4_c1_reg[25][0]
    SLICE_X39Y152        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.304 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.304    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.449 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=7, routed)           0.408     6.856    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[3]
    SLICE_X40Y152        LUT5 (Prop_lut5_I2_O)        0.120     6.976 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_4/O
                         net (fo=12, routed)          0.318     7.294    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_4_n_0
    SLICE_X39Y154        LUT3 (Prop_lut3_I1_O)        0.043     7.337 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.354     7.692    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X39Y154        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=1985, unset)         0.483     8.683    addf0/operator/RightShifterComponent/clk
    SLICE_X39Y154        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
    SLICE_X39Y154        FDRE (Setup_fdre_C_R)       -0.295     8.352    addf0/operator/RightShifterComponent/level4_c1_reg[18]
  -------------------------------------------------------------------
                         required time                          8.352    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  0.661    




