Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Sun Dec 06 13:25:54 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 10 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   openmips0/regfile1/Mram_regs11_RAMD_D1_O
   openmips0/regfile1/Mram_regs12_RAMD_D1_O
   openmips0/regfile1/Mram_regs13_RAMD_D1_O
   openmips0/regfile1/Mram_regs14_RAMD_D1_O
   openmips0/regfile1/Mram_regs15_RAMD_D1_O
   openmips0/regfile1/Mram_regs21_RAMD_D1_O
   openmips0/regfile1/Mram_regs22_RAMD_D1_O
   openmips0/regfile1/Mram_regs23_RAMD_D1_O
   openmips0/regfile1/Mram_regs24_RAMD_D1_O
   openmips0/regfile1/Mram_regs25_RAMD_D1_O


