GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/cuda4-matrixmul/sm86_rtx3070/input-512/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f858d500000,1048576
launching memcpy command : MemcpyHtoD,0x00007f858d600000,1048576
Processing kernel /benchrun/accelsim-sass/cuda4-matrixmul/sm86_rtx3070/input-512/results/traces/kernel-1.traceg
-kernel name = _Z8mult_gpuPfS_S_ii
-kernel id = 1
-grid dim = (16,16,1)
-block dim = (32,32,1)
-shmem = 8192
-nregs = 30
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f85b9000000
-local mem base_addr = 0x00007f85b7000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda4-matrixmul/sm86_rtx3070/input-512/results/traces/kernel-1.traceg
launching kernel name: _Z8mult_gpuPfS_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,4,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,5,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,5,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,5,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,5,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,6,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,6,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,6,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,6,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,6,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,6,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,6,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,6,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,7,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,7,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,7,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,7,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,7,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,7,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,7,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,7,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,7,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,8,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,8,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,8,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,8,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,8,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,8,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,8,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,8,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,8,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,8,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,8,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,8,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,8,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,8,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,8,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,9,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,9,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,9,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,9,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,9,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,9,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,9,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,9,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,9,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,9,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,9,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,9,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,9,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,9,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,9,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,10,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,10,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,10,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,10,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,10,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,10,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,10,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,10,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,10,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,10,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,10,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,10,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,10,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,10,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,10,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,11,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,11,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,11,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,11,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,11,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,11,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,11,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,11,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,11,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,11,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,11,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,11,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,11,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,11,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,11,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,12,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,12,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,12,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,12,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,12,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,12,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,12,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,12,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,12,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,12,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,12,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,12,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,12,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,12,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,12,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,13,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,13,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,13,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,13,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,13,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,13,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,13,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,13,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,13,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,13,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,13,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,13,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,13,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,13,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,13,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,14,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,14,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,14,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,14,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,14,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,14,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,14,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,14,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,14,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,14,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,14,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,14,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,14,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,14,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,14,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,15,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,15,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,15,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,15,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,15,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,15,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,15,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,15,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,15,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,15,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,15,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,15,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,15,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,15,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,15,0
Destroy streams for kernel 1: size 0
kernel_name = _Z8mult_gpuPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 256168
gpu_sim_insn = 397410304
gpu_ipc =    1551.3660
gpu_tot_sim_cycle = 256168
gpu_tot_sim_insn = 397410304
gpu_tot_ipc =    1551.3660
gpu_tot_issued_cta = 256
gpu_occupancy = 66.4699% 
gpu_tot_occupancy = 66.4699% 
max_total_param_size = 0
gpu_stall_dramfull = 1060091
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.2212
partiton_level_parallism_total  =       4.2212
partiton_level_parallism_util =       6.2774
partiton_level_parallism_util_total  =       6.2774
L2_BW  =     152.9098 GB/Sec
L2_BW_total  =     152.9098 GB/Sec
gpu_total_sim_rate=718644

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33930
	L1D_cache_core[1]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28226
	L1D_cache_core[2]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33863
	L1D_cache_core[3]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28231
	L1D_cache_core[4]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28191
	L1D_cache_core[5]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28153
	L1D_cache_core[6]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28200
	L1D_cache_core[7]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33913
	L1D_cache_core[8]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28187
	L1D_cache_core[9]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28242
	L1D_cache_core[10]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33846
	L1D_cache_core[11]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33924
	L1D_cache_core[12]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28174
	L1D_cache_core[13]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28203
	L1D_cache_core[14]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28170
	L1D_cache_core[15]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33876
	L1D_cache_core[16]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28227
	L1D_cache_core[17]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33804
	L1D_cache_core[18]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33899
	L1D_cache_core[19]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28164
	L1D_cache_core[20]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33884
	L1D_cache_core[21]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33874
	L1D_cache_core[22]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33895
	L1D_cache_core[23]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33904
	L1D_cache_core[24]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28256
	L1D_cache_core[25]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33890
	L1D_cache_core[26]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28231
	L1D_cache_core[27]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33823
	L1D_cache_core[28]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33874
	L1D_cache_core[29]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33886
	L1D_cache_core[30]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28258
	L1D_cache_core[31]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33782
	L1D_cache_core[32]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33873
	L1D_cache_core[33]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33902
	L1D_cache_core[34]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33885
	L1D_cache_core[35]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28192
	L1D_cache_core[36]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33808
	L1D_cache_core[37]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33804
	L1D_cache_core[38]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28185
	L1D_cache_core[39]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28189
	L1D_cache_core[40]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33800
	L1D_cache_core[41]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28246
	L1D_cache_core[42]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33874
	L1D_cache_core[43]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33836
	L1D_cache_core[44]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28194
	L1D_cache_core[45]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33927
	L1D_total_cache_accesses = 1081344
	L1D_total_cache_misses = 1081344
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1444695
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.099
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1403748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1403748
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40947
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 
gpgpu_n_tot_thrd_icount = 397934592
gpgpu_n_tot_w_icount = 12435456
gpgpu_n_stall_shd_mem = 455613
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1048576
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8388608
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 176160768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 455613
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14760957	W0_Idle:1617349	W0_Scoreboard:13546098	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12419072
single_issue_nums: WS0:3108864	WS1:3108864	WS2:3108864	WS3:3108864	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8388608 {8:1048576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41943040 {40:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
maxmflatency = 3266 
max_icnt2mem_latency = 2939 
maxmrqlatency = 76 
max_icnt2sh_latency = 310 
averagemflatency = 542 
avg_icnt2mem_latency = 165 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 30 
mrq_lat_table:54097 	2836 	2756 	3067 	2473 	278 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	59302 	469053 	496527 	55691 	771 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	193608 	407760 	337618 	84445 	51217 	6408 	288 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	325340 	141975 	127483 	136098 	163371 	147138 	39086 	853 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	248 	207 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     54835     64162    105248    105315     94452     95008     95259     95265    119245    119442    128930    128747     85930     85547    127575    127593 
dram[1]:     64665     65174     95305     96168    104530    104353     85502     85144    129980    129892    119387    119415     96370     96596    117437    116966 
dram[2]:     54825     64135    105224    105343     94450     95024     95290     95323    119234    119477    128960    128903     86064     85542    127614    127605 
dram[3]:     64705     65233     95326     96152    104534    104325     85480     85184    129898    129878    119411    119403     96360     96536    117462    116947 
dram[4]:     64687     65220     95309     96176    104506    104337     85461     85176    129909    129879    119407    119409     96387     96599    117454    116938 
dram[5]:     54844     64126    105266    105305     94453     95018     95278     95247    119273    119431    128918    128776     85956     85542    127618    127629 
dram[6]:     64691     65208     95280     96149    104541    104312     85518     85167    129932    129927    119387    119415     96410     96565    117454    116891 
dram[7]:     54813     64624    105253    105314     94468     95026     95254     95276    119273    119436    128906    128892     85469     85554    127611    127609 
dram[8]:     54815     64084    105225    105334     94497     95016     95262     95264    119259    119467    128931    128811     85956     85553    127606    127658 
dram[9]:     64658     65393     95305     96175    104514    104309     85483     85158    129910    129900    119363    119364     96352     96567    117463    116934 
dram[10]:     54787     64387    105207    105302     94465     95014     95262     95281    119270    119430    128900    128801     85680     85527    127617    127655 
dram[11]:     64669     65151     95320     96193    104502    104302     85498     84894    129907    129904    119381    119366     96345     96565    117463    116903 
dram[12]:     64697     65182     95344     96130    104535    104320     85517     84888    129920    129904    119411    119400     96368     96578    117428    116938 
dram[13]:     54832     64158    105197    105289     94420     95036     95261     95257    119285    119461    128931    128909     85926     85504    127594    127592 
dram[14]:     64704     65201     95309     96156    104534    104319     85509     85152    129920    129877    119379    119376     96337     96591    117446    116941 
dram[15]:     54824     64122    105188    105292     94446     95061     95258     95241    119258    119461    128909    128783     85933     85498    127590    127629 
average row accesses per activate:
dram[0]: 28.444445 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 17.066668 51.200001 51.200001 28.444445 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 19.692308 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 10.240000 51.200001 51.200001 23.272728 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 11.636364 51.200001 51.200001 19.692308 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 19.692308 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]:  8.827586 51.200001 51.200001 51.200001 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 19.692308 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 19.692308 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 12.190476 51.200001 51.200001 19.692308 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 19.692308 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 15.058824 51.200001 51.200001 19.692308 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 12.800000 51.200001 51.200001 28.444445 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 23.272728 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 10.666667 51.200001 51.200001 19.692308 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 23.272728 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 65536/1387 = 47.250179
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[1]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[2]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[3]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[4]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[5]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[6]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[7]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[8]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[9]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[10]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[11]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[12]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[13]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[14]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[15]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
total dram reads = 65536
bank skew: 256/256 = 1.00
chip skew: 4096/4096 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8882      9027      9075      8086      9240      8918      8970      9163     10278      9558      8693      8196      8654      8479      9106      9416
dram[1]:       9510      9240      7545      7825      8672      8851      9283      9496      8109      7756      8093      8938      8082      8137      8855      9273
dram[2]:       9357      9417      9267      8219      9857      9221      9392      9538      9276      9436      8379      8613      8989      8768     10222      9968
dram[3]:      10308      9634      7724      8044      8883      8635      8734      9106      8291      7601      8217      8906      8345      8067      9082      9811
dram[4]:       9420      9773      7685      7972      8783      8844      9157      9545      8515      8454      8353      8696      9232      8507      9549      9947
dram[5]:       8827      9023      8856      7807      8996      8893      8939      9194      9360      9121      8530      9131      8789      8843      9036      9091
dram[6]:      10154     10152      7802      7716      9339      8714      8682      8891      8251      8375      8766      8329      9250      8765     10296     10416
dram[7]:       8575      9241      8989      8025      9030      8927      9197      9777      9489      9676      8864      8998      9428      8422      9197      9133
dram[8]:       9191      9339      8952      7944      9672      8916      9442      9360     10149      9831      8697      9092      8951      8739      9442      9795
dram[9]:       9578      9484      7546      8055      8590      8766      9012      9855      8294      8376      8895      8841      9330      8356      8870      9127
dram[10]:       8444      9088      8810      8182      9250      8865      9598      9285      9735      9267      8408      8858      8844      8929      9269     10124
dram[11]:      10087      9543      8241      8033      8916      8950      9182     10086      8439      8526      9030      9004      8645      8361      9149      9459
dram[12]:       9713      9696      7869      7703      8987      8876      8867      9875      8530      8264      8925      8718      9104      8769      9207      8911
dram[13]:       8828      8981      8465      7783      9283      8646      9232      9278     10190      9565      8412      8767      9398      8694      9465     10272
dram[14]:      10297      9678      7663      7811      9246      8466      8662      9135      8054      8443      8709      8570      8490      8668      8581      9185
dram[15]:       8774      8880      8882      7953      9681      8973      9470      9058      9616      9296      8382      8700      8775      8590      9409      9997
maximum mf latency per bank:
dram[0]:       1443      1695      1361      1327      1557      1305      1422      1481      1472      1468      1366      1184      1494      1381      1672      1636
dram[1]:       1607      2145      2117      2016      1349      1452      1464      1390      1516      1543      1560      1381      1363      1338      1354      1347
dram[2]:       1467      1620      1613      1555      1566      1402      1651      1611      1373      1429      1336      1505      1641      1556      1468      1500
dram[3]:       2441      2601      1309      1365      1682      1197      1359      1362      1370      1312      1331      1336      1381      1360      1359      1367
dram[4]:       1623      1649      1605      1607      1436      1367      1989      1986      2070      2066      1332      1335      2097      1348      1361      2001
dram[5]:       1423      1451      1426      1362      1433      1544      1472      1444      1582      1471      1471      1470      1526      1535      1417      1469
dram[6]:       2363      2413      1881      1881      2162      1378      1769      1771      1838      1846      1339      1333      1888      1772      1676      1791
dram[7]:       1363      1393      1351      1300      1494      1502      1475      1487      1707      1704      1616      1415      1745      1505      1454      1428
dram[8]:       1849      1853      1412      1208      1390      1255      1383      1474      1381      1460      1388      1422      1457      1380      1435      1353
dram[9]:       1623      1770      1360      1305      1334      1339      1775      1764      1725      1790      1350      1353      1830      1335      1328      1737
dram[10]:       1335      1268      1480      1289      1425      1379      1733      1810      1872      1869      1337      1341      1401      1399      1210      1342
dram[11]:       1876      1662      1358      1389      1334      1394      1481      1490      1745      1817      1332      1326      1625      1358      1337      1526
dram[12]:       2070      2109      1589      1359      1639      1366      1340      1326      1437      1321      1338      1326      1388      1350      1418      1401
dram[13]:       1238      1289      1351      1343      1376      1246      1365      1413      1482      1469      1403      1349      1515      1377      1359      1361
dram[14]:       3130      3266      1370      1395      2993      1254      1342      1567      1220      1364      1457      1479      1381      1355      1343      1343
dram[15]:       1393      1425      1420      1343      1414      1399      1527      1404      1396      1448      1346      1362      1472      1444      1361      1330
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=792149 n_nop=787917 n_act=76 n_pre=60 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02068
n_activity=47723 dram_eff=0.3433
bk0: 256a 791232i bk1: 256a 791412i bk2: 256a 791553i bk3: 256a 791552i bk4: 256a 791237i bk5: 256a 791373i bk6: 256a 791506i bk7: 256a 791350i bk8: 256a 791374i bk9: 256a 791258i bk10: 256a 791711i bk11: 256a 791486i bk12: 256a 791323i bk13: 256a 791400i bk14: 256a 791446i bk15: 256a 791408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981445
Row_Buffer_Locality_read = 0.981445
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.069106
Bank_Level_Parallism_Col = 1.066587
Bank_Level_Parallism_Ready = 1.013669
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060506 

BW Util details:
bwutil = 0.020683 
total_CMD = 792149 
util_bw = 16384 
Wasted_Col = 4511 
Wasted_Row = 1335 
Idle = 769919 

BW Util Bottlenecks: 
RCDc_limit = 1687 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2901 
rwq = 0 
CCDLc_limit_alone = 2901 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 792149 
n_nop = 787917 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4096 
Row_Bus_Util =  0.000172 
CoL_Bus_Util = 0.005171 
Either_Row_CoL_Bus_Util = 0.005342 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0223594
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=792149 n_nop=787897 n_act=86 n_pre=70 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02068
n_activity=47696 dram_eff=0.3435
bk0: 256a 790778i bk1: 256a 791476i bk2: 256a 791341i bk3: 256a 790897i bk4: 256a 791421i bk5: 256a 791408i bk6: 256a 791257i bk7: 256a 791304i bk8: 256a 791582i bk9: 256a 791475i bk10: 256a 791283i bk11: 256a 791419i bk12: 256a 791430i bk13: 256a 791392i bk14: 256a 791371i bk15: 256a 791519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979004
Row_Buffer_Locality_read = 0.979004
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.084777
Bank_Level_Parallism_Col = 1.081641
Bank_Level_Parallism_Ready = 1.014641
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071132 

BW Util details:
bwutil = 0.020683 
total_CMD = 792149 
util_bw = 16384 
Wasted_Col = 4963 
Wasted_Row = 1542 
Idle = 769260 

BW Util Bottlenecks: 
RCDc_limit = 1896 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3159 
rwq = 0 
CCDLc_limit_alone = 3159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 792149 
n_nop = 787897 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 4096 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.005171 
Either_Row_CoL_Bus_Util = 0.005368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0317768
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=792149 n_nop=787909 n_act=80 n_pre=64 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02068
n_activity=47994 dram_eff=0.3414
bk0: 256a 790990i bk1: 256a 791456i bk2: 256a 791530i bk3: 256a 791497i bk4: 256a 791287i bk5: 256a 791219i bk6: 256a 791626i bk7: 256a 791472i bk8: 256a 791323i bk9: 256a 791159i bk10: 256a 791563i bk11: 256a 791380i bk12: 256a 791439i bk13: 256a 791531i bk14: 256a 791485i bk15: 256a 791475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980469
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073220
Bank_Level_Parallism_Col = 1.079043
Bank_Level_Parallism_Ready = 1.010742
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078286 

BW Util details:
bwutil = 0.020683 
total_CMD = 792149 
util_bw = 16384 
Wasted_Col = 4559 
Wasted_Row = 1539 
Idle = 769667 

BW Util Bottlenecks: 
RCDc_limit = 1792 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2816 
rwq = 0 
CCDLc_limit_alone = 2816 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 792149 
n_nop = 787909 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 80 
n_pre = 64 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 4096 
Row_Bus_Util =  0.000182 
CoL_Bus_Util = 0.005171 
Either_Row_CoL_Bus_Util = 0.005353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0302582
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=792149 n_nop=787873 n_act=98 n_pre=82 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02068
n_activity=48178 dram_eff=0.3401
bk0: 256a 790251i bk1: 256a 791513i bk2: 256a 791264i bk3: 256a 790827i bk4: 256a 791527i bk5: 256a 791312i bk6: 256a 791185i bk7: 256a 791314i bk8: 256a 791481i bk9: 256a 791382i bk10: 256a 791315i bk11: 256a 791342i bk12: 256a 791472i bk13: 256a 791383i bk14: 256a 791478i bk15: 256a 791502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976074
Row_Buffer_Locality_read = 0.976074
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.069226
Bank_Level_Parallism_Col = 1.075380
Bank_Level_Parallism_Ready = 1.016357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070332 

BW Util details:
bwutil = 0.020683 
total_CMD = 792149 
util_bw = 16384 
Wasted_Col = 5239 
Wasted_Row = 2035 
Idle = 768491 

BW Util Bottlenecks: 
RCDc_limit = 2219 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3085 
rwq = 0 
CCDLc_limit_alone = 3085 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 792149 
n_nop = 787873 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 98 
n_pre = 82 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 180 
issued_total_col = 4096 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.005171 
Either_Row_CoL_Bus_Util = 0.005398 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0311015
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=792149 n_nop=787875 n_act=97 n_pre=81 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02068
n_activity=49368 dram_eff=0.3319
bk0: 256a 790356i bk1: 256a 791516i bk2: 256a 791293i bk3: 256a 790780i bk4: 256a 791490i bk5: 256a 791452i bk6: 256a 791167i bk7: 256a 791388i bk8: 256a 791565i bk9: 256a 791585i bk10: 256a 791538i bk11: 256a 791426i bk12: 256a 791513i bk13: 256a 791336i bk14: 256a 791427i bk15: 256a 791526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976318
Row_Buffer_Locality_read = 0.976318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062590
Bank_Level_Parallism_Col = 1.062582
Bank_Level_Parallism_Ready = 1.009517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059394 

BW Util details:
bwutil = 0.020683 
total_CMD = 792149 
util_bw = 16384 
Wasted_Col = 5123 
Wasted_Row = 1994 
Idle = 768648 

BW Util Bottlenecks: 
RCDc_limit = 2168 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3017 
rwq = 0 
CCDLc_limit_alone = 3017 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 792149 
n_nop = 787875 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 4096 
Row_Bus_Util =  0.000225 
CoL_Bus_Util = 0.005171 
Either_Row_CoL_Bus_Util = 0.005395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0310295
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=792149 n_nop=787909 n_act=80 n_pre=64 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02068
n_activity=47216 dram_eff=0.347
bk0: 256a 790858i bk1: 256a 791299i bk2: 256a 791539i bk3: 256a 791328i bk4: 256a 791260i bk5: 256a 791236i bk6: 256a 791600i bk7: 256a 791427i bk8: 256a 791295i bk9: 256a 791350i bk10: 256a 791566i bk11: 256a 791540i bk12: 256a 791429i bk13: 256a 791517i bk14: 256a 791317i bk15: 256a 791308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980469
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067351
Bank_Level_Parallism_Col = 1.071619
Bank_Level_Parallism_Ready = 1.010005
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066132 

BW Util details:
bwutil = 0.020683 
total_CMD = 792149 
util_bw = 16384 
Wasted_Col = 4783 
Wasted_Row = 1504 
Idle = 769478 

BW Util Bottlenecks: 
RCDc_limit = 1787 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3042 
rwq = 0 
CCDLc_limit_alone = 3042 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 792149 
n_nop = 787909 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 80 
n_pre = 64 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 4096 
Row_Bus_Util =  0.000182 
CoL_Bus_Util = 0.005171 
Either_Row_CoL_Bus_Util = 0.005353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0258777
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=792149 n_nop=787877 n_act=96 n_pre=80 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02068
n_activity=49268 dram_eff=0.3325
bk0: 256a 790020i bk1: 256a 791523i bk2: 256a 791214i bk3: 256a 791157i bk4: 256a 791520i bk5: 256a 791434i bk6: 256a 791122i bk7: 256a 791286i bk8: 256a 791639i bk9: 256a 791509i bk10: 256a 791454i bk11: 256a 791292i bk12: 256a 791463i bk13: 256a 791296i bk14: 256a 791640i bk15: 256a 791537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976562
Row_Buffer_Locality_read = 0.976562
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080450
Bank_Level_Parallism_Col = 1.085122
Bank_Level_Parallism_Ready = 1.011475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.077581 

BW Util details:
bwutil = 0.020683 
total_CMD = 792149 
util_bw = 16384 
Wasted_Col = 5006 
Wasted_Row = 2001 
Idle = 768758 

BW Util Bottlenecks: 
RCDc_limit = 2178 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2895 
rwq = 0 
CCDLc_limit_alone = 2895 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 792149 
n_nop = 787877 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 96 
n_pre = 80 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 176 
issued_total_col = 4096 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.005171 
Either_Row_CoL_Bus_Util = 0.005393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0356827
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=792149 n_nop=787909 n_act=80 n_pre=64 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02068
n_activity=47689 dram_eff=0.3436
bk0: 256a 790827i bk1: 256a 791249i bk2: 256a 791546i bk3: 256a 791438i bk4: 256a 791099i bk5: 256a 791277i bk6: 256a 791657i bk7: 256a 791586i bk8: 256a 791309i bk9: 256a 791252i bk10: 256a 791626i bk11: 256a 791459i bk12: 256a 791587i bk13: 256a 791470i bk14: 256a 791427i bk15: 256a 791313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980469
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061094
Bank_Level_Parallism_Col = 1.064053
Bank_Level_Parallism_Ready = 1.008299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062807 

BW Util details:
bwutil = 0.020683 
total_CMD = 792149 
util_bw = 16384 
Wasted_Col = 4800 
Wasted_Row = 1554 
Idle = 769411 

BW Util Bottlenecks: 
RCDc_limit = 1834 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2997 
rwq = 0 
CCDLc_limit_alone = 2997 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 792149 
n_nop = 787909 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 80 
n_pre = 64 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 4096 
Row_Bus_Util =  0.000182 
CoL_Bus_Util = 0.005171 
Either_Row_CoL_Bus_Util = 0.005353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0260759
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=792149 n_nop=787909 n_act=80 n_pre=64 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02068
n_activity=48064 dram_eff=0.3409
bk0: 256a 790929i bk1: 256a 791416i bk2: 256a 791526i bk3: 256a 791344i bk4: 256a 791037i bk5: 256a 791178i bk6: 256a 791466i bk7: 256a 791478i bk8: 256a 791273i bk9: 256a 791452i bk10: 256a 791626i bk11: 256a 791555i bk12: 256a 791513i bk13: 256a 791514i bk14: 256a 791557i bk15: 256a 791479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980469
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054326
Bank_Level_Parallism_Col = 1.057401
Bank_Level_Parallism_Ready = 1.009766
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056217 

BW Util details:
bwutil = 0.020683 
total_CMD = 792149 
util_bw = 16384 
Wasted_Col = 4766 
Wasted_Row = 1569 
Idle = 769430 

BW Util Bottlenecks: 
RCDc_limit = 1844 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2954 
rwq = 0 
CCDLc_limit_alone = 2954 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 792149 
n_nop = 787909 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 80 
n_pre = 64 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 4096 
Row_Bus_Util =  0.000182 
CoL_Bus_Util = 0.005171 
Either_Row_CoL_Bus_Util = 0.005353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0245434
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=792149 n_nop=787877 n_act=96 n_pre=80 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02068
n_activity=48789 dram_eff=0.3358
bk0: 256a 790412i bk1: 256a 791492i bk2: 256a 791199i bk3: 256a 790810i bk4: 256a 791487i bk5: 256a 791345i bk6: 256a 791336i bk7: 256a 791276i bk8: 256a 791562i bk9: 256a 791585i bk10: 256a 791405i bk11: 256a 791399i bk12: 256a 791578i bk13: 256a 791442i bk14: 256a 791322i bk15: 256a 791413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976562
Row_Buffer_Locality_read = 0.976562
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075876
Bank_Level_Parallism_Col = 1.073905
Bank_Level_Parallism_Ready = 1.015865
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068921 

BW Util details:
bwutil = 0.020683 
total_CMD = 792149 
util_bw = 16384 
Wasted_Col = 5125 
Wasted_Row = 1816 
Idle = 768824 

BW Util Bottlenecks: 
RCDc_limit = 2174 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3001 
rwq = 0 
CCDLc_limit_alone = 3001 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 792149 
n_nop = 787877 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 96 
n_pre = 80 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 176 
issued_total_col = 4096 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.005171 
Either_Row_CoL_Bus_Util = 0.005393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0301332
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=792149 n_nop=787910 n_act=80 n_pre=64 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02068
n_activity=47162 dram_eff=0.3474
bk0: 256a 790868i bk1: 256a 791420i bk2: 256a 791464i bk3: 256a 791418i bk4: 256a 791011i bk5: 256a 791070i bk6: 256a 791559i bk7: 256a 791453i bk8: 256a 791268i bk9: 256a 791147i bk10: 256a 791570i bk11: 256a 791434i bk12: 256a 791366i bk13: 256a 791530i bk14: 256a 791475i bk15: 256a 791554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980469
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.090266
Bank_Level_Parallism_Col = 1.097549
Bank_Level_Parallism_Ready = 1.012204
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095948 

BW Util details:
bwutil = 0.020683 
total_CMD = 792149 
util_bw = 16384 
Wasted_Col = 4624 
Wasted_Row = 1529 
Idle = 769612 

BW Util Bottlenecks: 
RCDc_limit = 1827 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2857 
rwq = 0 
CCDLc_limit_alone = 2857 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 792149 
n_nop = 787910 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 80 
n_pre = 64 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 4096 
Row_Bus_Util =  0.000182 
CoL_Bus_Util = 0.005171 
Either_Row_CoL_Bus_Util = 0.005351 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000236 
queue_avg = 0.035892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0358922
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=792149 n_nop=787885 n_act=92 n_pre=76 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02068
n_activity=48082 dram_eff=0.3408
bk0: 256a 790716i bk1: 256a 791326i bk2: 256a 791407i bk3: 256a 790760i bk4: 256a 791411i bk5: 256a 791361i bk6: 256a 791286i bk7: 256a 791253i bk8: 256a 791561i bk9: 256a 791593i bk10: 256a 791428i bk11: 256a 791465i bk12: 256a 791587i bk13: 256a 791483i bk14: 256a 791457i bk15: 256a 791432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977539
Row_Buffer_Locality_read = 0.977539
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.069480
Bank_Level_Parallism_Col = 1.067608
Bank_Level_Parallism_Ready = 1.013672
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061093 

BW Util details:
bwutil = 0.020683 
total_CMD = 792149 
util_bw = 16384 
Wasted_Col = 4947 
Wasted_Row = 1769 
Idle = 769049 

BW Util Bottlenecks: 
RCDc_limit = 2023 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3033 
rwq = 0 
CCDLc_limit_alone = 3033 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 792149 
n_nop = 787885 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 92 
n_pre = 76 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 168 
issued_total_col = 4096 
Row_Bus_Util =  0.000212 
CoL_Bus_Util = 0.005171 
Either_Row_CoL_Bus_Util = 0.005383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0275996
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=792149 n_nop=787887 n_act=91 n_pre=75 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02068
n_activity=47858 dram_eff=0.3423
bk0: 256a 790542i bk1: 256a 791392i bk2: 256a 791303i bk3: 256a 790885i bk4: 256a 791467i bk5: 256a 791226i bk6: 256a 791132i bk7: 256a 791095i bk8: 256a 791583i bk9: 256a 791528i bk10: 256a 791450i bk11: 256a 791273i bk12: 256a 791500i bk13: 256a 791507i bk14: 256a 791438i bk15: 256a 791405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977783
Row_Buffer_Locality_read = 0.977783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.088729
Bank_Level_Parallism_Col = 1.089302
Bank_Level_Parallism_Ready = 1.016593
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.077657 

BW Util details:
bwutil = 0.020683 
total_CMD = 792149 
util_bw = 16384 
Wasted_Col = 5056 
Wasted_Row = 1777 
Idle = 768932 

BW Util Bottlenecks: 
RCDc_limit = 2049 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3126 
rwq = 0 
CCDLc_limit_alone = 3126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 792149 
n_nop = 787887 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 91 
n_pre = 75 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 166 
issued_total_col = 4096 
Row_Bus_Util =  0.000210 
CoL_Bus_Util = 0.005171 
Either_Row_CoL_Bus_Util = 0.005380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.042487
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=792149 n_nop=787913 n_act=78 n_pre=62 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02068
n_activity=47123 dram_eff=0.3477
bk0: 256a 790930i bk1: 256a 791346i bk2: 256a 791516i bk3: 256a 791460i bk4: 256a 791170i bk5: 256a 791232i bk6: 256a 791511i bk7: 256a 791397i bk8: 256a 791354i bk9: 256a 791411i bk10: 256a 791563i bk11: 256a 791400i bk12: 256a 791516i bk13: 256a 791309i bk14: 256a 791497i bk15: 256a 791440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980957
Row_Buffer_Locality_read = 0.980957
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.088398
Bank_Level_Parallism_Col = 1.091017
Bank_Level_Parallism_Ready = 1.013180
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088643 

BW Util details:
bwutil = 0.020683 
total_CMD = 792149 
util_bw = 16384 
Wasted_Col = 4438 
Wasted_Row = 1435 
Idle = 769892 

BW Util Bottlenecks: 
RCDc_limit = 1735 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2785 
rwq = 0 
CCDLc_limit_alone = 2785 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 792149 
n_nop = 787913 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 4096 
Row_Bus_Util =  0.000177 
CoL_Bus_Util = 0.005171 
Either_Row_CoL_Bus_Util = 0.005347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0271691
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=792149 n_nop=787871 n_act=99 n_pre=83 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02068
n_activity=49214 dram_eff=0.3329
bk0: 256a 790340i bk1: 256a 791460i bk2: 256a 791331i bk3: 256a 790700i bk4: 256a 791521i bk5: 256a 791299i bk6: 256a 791297i bk7: 256a 791188i bk8: 256a 791552i bk9: 256a 791634i bk10: 256a 791324i bk11: 256a 791336i bk12: 256a 791501i bk13: 256a 791594i bk14: 256a 791360i bk15: 256a 791455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975830
Row_Buffer_Locality_read = 0.975830
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.078865
Bank_Level_Parallism_Col = 1.074095
Bank_Level_Parallism_Ready = 1.016842
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.065278 

BW Util details:
bwutil = 0.020683 
total_CMD = 792149 
util_bw = 16384 
Wasted_Col = 5179 
Wasted_Row = 1934 
Idle = 768652 

BW Util Bottlenecks: 
RCDc_limit = 2284 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2982 
rwq = 0 
CCDLc_limit_alone = 2982 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 792149 
n_nop = 787871 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 99 
n_pre = 83 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 182 
issued_total_col = 4096 
Row_Bus_Util =  0.000230 
CoL_Bus_Util = 0.005171 
Either_Row_CoL_Bus_Util = 0.005400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0268068
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=792149 n_nop=787913 n_act=78 n_pre=62 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02068
n_activity=47748 dram_eff=0.3431
bk0: 256a 791094i bk1: 256a 791340i bk2: 256a 791505i bk3: 256a 791472i bk4: 256a 791076i bk5: 256a 791167i bk6: 256a 791572i bk7: 256a 791458i bk8: 256a 791252i bk9: 256a 791394i bk10: 256a 791541i bk11: 256a 791377i bk12: 256a 791472i bk13: 256a 791502i bk14: 256a 791439i bk15: 256a 791354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980957
Row_Buffer_Locality_read = 0.980957
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076721
Bank_Level_Parallism_Col = 1.084186
Bank_Level_Parallism_Ready = 1.011230
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.079915 

BW Util details:
bwutil = 0.020683 
total_CMD = 792149 
util_bw = 16384 
Wasted_Col = 4620 
Wasted_Row = 1514 
Idle = 769631 

BW Util Bottlenecks: 
RCDc_limit = 1792 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2861 
rwq = 0 
CCDLc_limit_alone = 2861 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 792149 
n_nop = 787913 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 4096 
Row_Bus_Util =  0.000177 
CoL_Bus_Util = 0.005171 
Either_Row_CoL_Bus_Util = 0.005347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0281046

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2868, Reservation_fails = 43431
L2_cache_bank[1]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2773, Reservation_fails = 41060
L2_cache_bank[2]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2674, Reservation_fails = 39034
L2_cache_bank[3]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2714, Reservation_fails = 42073
L2_cache_bank[4]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2825, Reservation_fails = 43179
L2_cache_bank[5]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2852, Reservation_fails = 46961
L2_cache_bank[6]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2694, Reservation_fails = 39799
L2_cache_bank[7]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2614, Reservation_fails = 40776
L2_cache_bank[8]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2671, Reservation_fails = 41543
L2_cache_bank[9]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2778, Reservation_fails = 44253
L2_cache_bank[10]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2817, Reservation_fails = 41354
L2_cache_bank[11]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2813, Reservation_fails = 40319
L2_cache_bank[12]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2712, Reservation_fails = 43289
L2_cache_bank[13]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2813, Reservation_fails = 44212
L2_cache_bank[14]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2827, Reservation_fails = 42616
L2_cache_bank[15]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2763, Reservation_fails = 41071
L2_cache_bank[16]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2845, Reservation_fails = 45439
L2_cache_bank[17]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2717, Reservation_fails = 42343
L2_cache_bank[18]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2731, Reservation_fails = 40341
L2_cache_bank[19]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2736, Reservation_fails = 43566
L2_cache_bank[20]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2767, Reservation_fails = 42208
L2_cache_bank[21]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2754, Reservation_fails = 41641
L2_cache_bank[22]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2797, Reservation_fails = 46044
L2_cache_bank[23]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2613, Reservation_fails = 40004
L2_cache_bank[24]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2657, Reservation_fails = 41055
L2_cache_bank[25]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2696, Reservation_fails = 40188
L2_cache_bank[26]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2822, Reservation_fails = 44190
L2_cache_bank[27]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2840, Reservation_fails = 43301
L2_cache_bank[28]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2641, Reservation_fails = 40957
L2_cache_bank[29]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2666, Reservation_fails = 39085
L2_cache_bank[30]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2879, Reservation_fails = 43092
L2_cache_bank[31]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2845, Reservation_fails = 41886
L2_total_cache_accesses = 1081344
L2_total_cache_misses = 98304
L2_total_cache_miss_rate = 0.0909
L2_total_cache_pending_hits = 88214
L2_total_cache_reservation_fails = 1350310
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 894826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 88214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1350310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 88214
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1350310
L2_cache_data_port_util = 0.109
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1081344
icnt_total_pkts_simt_to_mem=1081344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1081344
Req_Network_cycles = 256168
Req_Network_injected_packets_per_cycle =       4.2212 
Req_Network_conflicts_per_cycle =       1.0913
Req_Network_conflicts_per_cycle_util =       1.8227
Req_Bank_Level_Parallism =       7.0501
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.5731
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       6.8594

Reply_Network_injected_packets_num = 1081344
Reply_Network_cycles = 256168
Reply_Network_injected_packets_per_cycle =        4.2212
Reply_Network_conflicts_per_cycle =        4.8746
Reply_Network_conflicts_per_cycle_util =       6.5920
Reply_Bank_Level_Parallism =       5.7084
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.7896
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0918
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 13 sec (553 sec)
gpgpu_simulation_rate = 718644 (inst/sec)
gpgpu_simulation_rate = 463 (cycle/sec)
gpgpu_silicon_slowdown = 2444924x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
