<stg><name>sha224Accel_Pipeline_VITIS_LOOP_43_5</name>


<trans_list>

<trans id="179" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %buffi = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffi"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %store_ln43 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %store_ln42 = store i10 0, i10 %buffi

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %VITIS_LOOP_44_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_44_6:0 %j_2 = load i5 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_44_6:1 %icmp_ln43 = icmp_eq  i5 %j_2, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_44_6:2 %add_ln43 = add i5 %j_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_6:3 %br_ln43 = br i1 %icmp_ln43, void %VITIS_LOOP_44_6.split, void %VITIS_LOOP_49_7.exitStub

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_44_6.split:0 %buffi_load = load i10 %buffi

]]></Node>
<StgValue><ssdm name="buffi_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_6.split:5 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_load, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:6 %zext_ln43_1 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:8 %buffer_addr = getelementptr i1 %buffer_r, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="buffer_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:9 %buffer_load = load i5 %buffer_addr

]]></Node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:10 %buffer_1_addr = getelementptr i1 %buffer_1, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="buffer_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:11 %buffer_1_load = load i5 %buffer_1_addr

]]></Node>
<StgValue><ssdm name="buffer_1_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:12 %buffer_2_addr = getelementptr i1 %buffer_2, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="buffer_2_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:13 %buffer_2_load = load i5 %buffer_2_addr

]]></Node>
<StgValue><ssdm name="buffer_2_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:14 %buffer_3_addr = getelementptr i1 %buffer_3, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="buffer_3_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:15 %buffer_3_load = load i5 %buffer_3_addr

]]></Node>
<StgValue><ssdm name="buffer_3_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:16 %buffer_4_addr = getelementptr i1 %buffer_4, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="buffer_4_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:17 %buffer_4_load = load i5 %buffer_4_addr

]]></Node>
<StgValue><ssdm name="buffer_4_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:18 %buffer_5_addr = getelementptr i1 %buffer_5, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="buffer_5_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:19 %buffer_5_load = load i5 %buffer_5_addr

]]></Node>
<StgValue><ssdm name="buffer_5_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:20 %buffer_6_addr = getelementptr i1 %buffer_6, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="buffer_6_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:21 %buffer_6_load = load i5 %buffer_6_addr

]]></Node>
<StgValue><ssdm name="buffer_6_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:22 %buffer_7_addr = getelementptr i1 %buffer_7, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="buffer_7_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:23 %buffer_7_load = load i5 %buffer_7_addr

]]></Node>
<StgValue><ssdm name="buffer_7_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:24 %buffer_8_addr = getelementptr i1 %buffer_8, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="buffer_8_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:25 %buffer_8_load = load i5 %buffer_8_addr

]]></Node>
<StgValue><ssdm name="buffer_8_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:26 %buffer_9_addr = getelementptr i1 %buffer_9, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="buffer_9_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:27 %buffer_9_load = load i5 %buffer_9_addr

]]></Node>
<StgValue><ssdm name="buffer_9_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:28 %buffer_10_addr = getelementptr i1 %buffer_10, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="buffer_10_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:29 %buffer_10_load = load i5 %buffer_10_addr

]]></Node>
<StgValue><ssdm name="buffer_10_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:30 %buffer_11_addr = getelementptr i1 %buffer_11, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="buffer_11_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:31 %buffer_11_load = load i5 %buffer_11_addr

]]></Node>
<StgValue><ssdm name="buffer_11_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:32 %buffer_12_addr = getelementptr i1 %buffer_12, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="buffer_12_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:33 %buffer_12_load = load i5 %buffer_12_addr

]]></Node>
<StgValue><ssdm name="buffer_12_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:34 %buffer_13_addr = getelementptr i1 %buffer_13, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="buffer_13_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:35 %buffer_13_load = load i5 %buffer_13_addr

]]></Node>
<StgValue><ssdm name="buffer_13_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
VITIS_LOOP_44_6.split:36 %buffi_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %lshr_ln, i4 14

]]></Node>
<StgValue><ssdm name="buffi_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:37 %buffer_14_addr = getelementptr i1 %buffer_14, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="buffer_14_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:38 %buffer_14_load = load i5 %buffer_14_addr

]]></Node>
<StgValue><ssdm name="buffer_14_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:39 %buffer_15_addr = getelementptr i1 %buffer_15, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="buffer_15_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:40 %buffer_15_load = load i5 %buffer_15_addr

]]></Node>
<StgValue><ssdm name="buffer_15_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_44_6.split:41 %buffi_2 = add i9 %buffi_1, i9 2

]]></Node>
<StgValue><ssdm name="buffi_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_6.split:42 %lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_2, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:43 %zext_ln42 = zext i5 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:44 %buffer_addr_1 = getelementptr i1 %buffer_r, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="buffer_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:45 %buffer_load_1 = load i5 %buffer_addr_1

]]></Node>
<StgValue><ssdm name="buffer_load_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_44_6.split:46 %buffi_3 = add i9 %buffi_1, i9 3

]]></Node>
<StgValue><ssdm name="buffi_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_6.split:47 %lshr_ln42_1 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_3, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln42_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:48 %zext_ln42_1 = zext i5 %lshr_ln42_1

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:49 %buffer_1_addr_1 = getelementptr i1 %buffer_1, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="buffer_1_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:50 %buffer_1_load_1 = load i5 %buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="buffer_1_load_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_44_6.split:51 %buffi_4 = add i9 %buffi_1, i9 4

]]></Node>
<StgValue><ssdm name="buffi_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_6.split:52 %lshr_ln42_2 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_4, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln42_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:53 %zext_ln42_2 = zext i5 %lshr_ln42_2

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:54 %buffer_2_addr_1 = getelementptr i1 %buffer_2, i64 0, i64 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="buffer_2_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:55 %buffer_2_load_1 = load i5 %buffer_2_addr_1

]]></Node>
<StgValue><ssdm name="buffer_2_load_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_44_6.split:56 %buffi_5 = add i9 %buffi_1, i9 5

]]></Node>
<StgValue><ssdm name="buffi_5"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_6.split:57 %lshr_ln42_3 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_5, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln42_3"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:58 %zext_ln42_3 = zext i5 %lshr_ln42_3

]]></Node>
<StgValue><ssdm name="zext_ln42_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:59 %buffer_3_addr_1 = getelementptr i1 %buffer_3, i64 0, i64 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="buffer_3_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:60 %buffer_3_load_1 = load i5 %buffer_3_addr_1

]]></Node>
<StgValue><ssdm name="buffer_3_load_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_44_6.split:61 %buffi_6 = add i9 %buffi_1, i9 6

]]></Node>
<StgValue><ssdm name="buffi_6"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_6.split:62 %lshr_ln42_4 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_6, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln42_4"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:63 %zext_ln42_4 = zext i5 %lshr_ln42_4

]]></Node>
<StgValue><ssdm name="zext_ln42_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:64 %buffer_4_addr_1 = getelementptr i1 %buffer_4, i64 0, i64 %zext_ln42_4

]]></Node>
<StgValue><ssdm name="buffer_4_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:65 %buffer_4_load_1 = load i5 %buffer_4_addr_1

]]></Node>
<StgValue><ssdm name="buffer_4_load_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_44_6.split:66 %buffi_7 = add i9 %buffi_1, i9 7

]]></Node>
<StgValue><ssdm name="buffi_7"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_6.split:67 %lshr_ln42_5 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_7, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln42_5"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:68 %zext_ln42_5 = zext i5 %lshr_ln42_5

]]></Node>
<StgValue><ssdm name="zext_ln42_5"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:69 %buffer_5_addr_1 = getelementptr i1 %buffer_5, i64 0, i64 %zext_ln42_5

]]></Node>
<StgValue><ssdm name="buffer_5_addr_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:70 %buffer_5_load_1 = load i5 %buffer_5_addr_1

]]></Node>
<StgValue><ssdm name="buffer_5_load_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_44_6.split:71 %buffi_8 = add i9 %buffi_1, i9 8

]]></Node>
<StgValue><ssdm name="buffi_8"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_6.split:72 %lshr_ln42_6 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_8, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln42_6"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:73 %zext_ln42_6 = zext i5 %lshr_ln42_6

]]></Node>
<StgValue><ssdm name="zext_ln42_6"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:74 %buffer_6_addr_1 = getelementptr i1 %buffer_6, i64 0, i64 %zext_ln42_6

]]></Node>
<StgValue><ssdm name="buffer_6_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:75 %buffer_6_load_1 = load i5 %buffer_6_addr_1

]]></Node>
<StgValue><ssdm name="buffer_6_load_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_44_6.split:76 %buffi_9 = add i9 %buffi_1, i9 9

]]></Node>
<StgValue><ssdm name="buffi_9"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_6.split:77 %lshr_ln42_7 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_9, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln42_7"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:78 %zext_ln42_7 = zext i5 %lshr_ln42_7

]]></Node>
<StgValue><ssdm name="zext_ln42_7"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:79 %buffer_7_addr_1 = getelementptr i1 %buffer_7, i64 0, i64 %zext_ln42_7

]]></Node>
<StgValue><ssdm name="buffer_7_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:80 %buffer_7_load_1 = load i5 %buffer_7_addr_1

]]></Node>
<StgValue><ssdm name="buffer_7_load_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_44_6.split:81 %buffi_10 = add i9 %buffi_1, i9 10

]]></Node>
<StgValue><ssdm name="buffi_10"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_6.split:82 %lshr_ln42_8 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_10, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln42_8"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:83 %zext_ln42_8 = zext i5 %lshr_ln42_8

]]></Node>
<StgValue><ssdm name="zext_ln42_8"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:84 %buffer_8_addr_1 = getelementptr i1 %buffer_8, i64 0, i64 %zext_ln42_8

]]></Node>
<StgValue><ssdm name="buffer_8_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:85 %buffer_8_load_1 = load i5 %buffer_8_addr_1

]]></Node>
<StgValue><ssdm name="buffer_8_load_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_44_6.split:86 %buffi_11 = add i9 %buffi_1, i9 11

]]></Node>
<StgValue><ssdm name="buffi_11"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_6.split:87 %lshr_ln42_9 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_11, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln42_9"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:88 %zext_ln42_9 = zext i5 %lshr_ln42_9

]]></Node>
<StgValue><ssdm name="zext_ln42_9"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:89 %buffer_9_addr_1 = getelementptr i1 %buffer_9, i64 0, i64 %zext_ln42_9

]]></Node>
<StgValue><ssdm name="buffer_9_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:90 %buffer_9_load_1 = load i5 %buffer_9_addr_1

]]></Node>
<StgValue><ssdm name="buffer_9_load_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_44_6.split:91 %buffi_12 = add i9 %buffi_1, i9 12

]]></Node>
<StgValue><ssdm name="buffi_12"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_6.split:92 %lshr_ln42_s = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_12, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln42_s"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:93 %zext_ln42_10 = zext i5 %lshr_ln42_s

]]></Node>
<StgValue><ssdm name="zext_ln42_10"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:94 %buffer_10_addr_1 = getelementptr i1 %buffer_10, i64 0, i64 %zext_ln42_10

]]></Node>
<StgValue><ssdm name="buffer_10_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:95 %buffer_10_load_1 = load i5 %buffer_10_addr_1

]]></Node>
<StgValue><ssdm name="buffer_10_load_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_44_6.split:96 %buffi_13 = add i9 %buffi_1, i9 13

]]></Node>
<StgValue><ssdm name="buffi_13"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_6.split:97 %lshr_ln42_10 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_13, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln42_10"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:98 %zext_ln42_11 = zext i5 %lshr_ln42_10

]]></Node>
<StgValue><ssdm name="zext_ln42_11"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:99 %buffer_11_addr_1 = getelementptr i1 %buffer_11, i64 0, i64 %zext_ln42_11

]]></Node>
<StgValue><ssdm name="buffer_11_addr_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:100 %buffer_11_load_1 = load i5 %buffer_11_addr_1

]]></Node>
<StgValue><ssdm name="buffer_11_load_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_44_6.split:101 %buffi_14 = add i9 %buffi_1, i9 14

]]></Node>
<StgValue><ssdm name="buffi_14"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_6.split:102 %lshr_ln42_11 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_14, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln42_11"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:103 %zext_ln42_12 = zext i5 %lshr_ln42_11

]]></Node>
<StgValue><ssdm name="zext_ln42_12"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:104 %buffer_12_addr_1 = getelementptr i1 %buffer_12, i64 0, i64 %zext_ln42_12

]]></Node>
<StgValue><ssdm name="buffer_12_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:105 %buffer_12_load_1 = load i5 %buffer_12_addr_1

]]></Node>
<StgValue><ssdm name="buffer_12_load_1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_44_6.split:106 %buffi_15 = add i9 %buffi_1, i9 15

]]></Node>
<StgValue><ssdm name="buffi_15"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_6.split:107 %lshr_ln42_12 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_15, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln42_12"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:108 %zext_ln42_13 = zext i5 %lshr_ln42_12

]]></Node>
<StgValue><ssdm name="zext_ln42_13"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:109 %buffer_13_addr_1 = getelementptr i1 %buffer_13, i64 0, i64 %zext_ln42_13

]]></Node>
<StgValue><ssdm name="buffer_13_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:110 %buffer_13_load_1 = load i5 %buffer_13_addr_1

]]></Node>
<StgValue><ssdm name="buffer_13_load_1"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="4" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_6.split:111 %tmp_4 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %buffi_load, i32 5, i32 8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
VITIS_LOOP_44_6.split:112 %or_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_4, i1 1

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:113 %zext_ln45 = zext i5 %or_ln1

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:114 %buffer_14_addr_1 = getelementptr i1 %buffer_14, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="buffer_14_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:115 %buffer_14_load_1 = load i5 %buffer_14_addr_1

]]></Node>
<StgValue><ssdm name="buffer_14_load_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:116 %buffer_15_addr_1 = getelementptr i1 %buffer_15, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="buffer_15_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:117 %buffer_15_load_1 = load i5 %buffer_15_addr_1

]]></Node>
<StgValue><ssdm name="buffer_15_load_1"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_6.split:120 %add_ln45 = add i10 %buffi_load, i10 32

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_44_6.split:121 %store_ln43 = store i5 %add_ln43, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_44_6.split:122 %store_ln42 = store i10 %add_ln45, i10 %buffi

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0">
<![CDATA[
VITIS_LOOP_49_7.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:1 %zext_ln43 = zext i5 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_44_6.split:2 %specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln43"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:3 %speclooptripcount_ln43 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln43"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_44_6.split:4 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_6.split:7 %message_addr = getelementptr i32 %message, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="message_addr"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:9 %buffer_load = load i5 %buffer_addr

]]></Node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:11 %buffer_1_load = load i5 %buffer_1_addr

]]></Node>
<StgValue><ssdm name="buffer_1_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:13 %buffer_2_load = load i5 %buffer_2_addr

]]></Node>
<StgValue><ssdm name="buffer_2_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:15 %buffer_3_load = load i5 %buffer_3_addr

]]></Node>
<StgValue><ssdm name="buffer_3_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:17 %buffer_4_load = load i5 %buffer_4_addr

]]></Node>
<StgValue><ssdm name="buffer_4_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:19 %buffer_5_load = load i5 %buffer_5_addr

]]></Node>
<StgValue><ssdm name="buffer_5_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:21 %buffer_6_load = load i5 %buffer_6_addr

]]></Node>
<StgValue><ssdm name="buffer_6_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:23 %buffer_7_load = load i5 %buffer_7_addr

]]></Node>
<StgValue><ssdm name="buffer_7_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:25 %buffer_8_load = load i5 %buffer_8_addr

]]></Node>
<StgValue><ssdm name="buffer_8_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:27 %buffer_9_load = load i5 %buffer_9_addr

]]></Node>
<StgValue><ssdm name="buffer_9_load"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:29 %buffer_10_load = load i5 %buffer_10_addr

]]></Node>
<StgValue><ssdm name="buffer_10_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:31 %buffer_11_load = load i5 %buffer_11_addr

]]></Node>
<StgValue><ssdm name="buffer_11_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:33 %buffer_12_load = load i5 %buffer_12_addr

]]></Node>
<StgValue><ssdm name="buffer_12_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:35 %buffer_13_load = load i5 %buffer_13_addr

]]></Node>
<StgValue><ssdm name="buffer_13_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:38 %buffer_14_load = load i5 %buffer_14_addr

]]></Node>
<StgValue><ssdm name="buffer_14_load"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:40 %buffer_15_load = load i5 %buffer_15_addr

]]></Node>
<StgValue><ssdm name="buffer_15_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:45 %buffer_load_1 = load i5 %buffer_addr_1

]]></Node>
<StgValue><ssdm name="buffer_load_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:50 %buffer_1_load_1 = load i5 %buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="buffer_1_load_1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:55 %buffer_2_load_1 = load i5 %buffer_2_addr_1

]]></Node>
<StgValue><ssdm name="buffer_2_load_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:60 %buffer_3_load_1 = load i5 %buffer_3_addr_1

]]></Node>
<StgValue><ssdm name="buffer_3_load_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:65 %buffer_4_load_1 = load i5 %buffer_4_addr_1

]]></Node>
<StgValue><ssdm name="buffer_4_load_1"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:70 %buffer_5_load_1 = load i5 %buffer_5_addr_1

]]></Node>
<StgValue><ssdm name="buffer_5_load_1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:75 %buffer_6_load_1 = load i5 %buffer_6_addr_1

]]></Node>
<StgValue><ssdm name="buffer_6_load_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:80 %buffer_7_load_1 = load i5 %buffer_7_addr_1

]]></Node>
<StgValue><ssdm name="buffer_7_load_1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:85 %buffer_8_load_1 = load i5 %buffer_8_addr_1

]]></Node>
<StgValue><ssdm name="buffer_8_load_1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:90 %buffer_9_load_1 = load i5 %buffer_9_addr_1

]]></Node>
<StgValue><ssdm name="buffer_9_load_1"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:95 %buffer_10_load_1 = load i5 %buffer_10_addr_1

]]></Node>
<StgValue><ssdm name="buffer_10_load_1"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:100 %buffer_11_load_1 = load i5 %buffer_11_addr_1

]]></Node>
<StgValue><ssdm name="buffer_11_load_1"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:105 %buffer_12_load_1 = load i5 %buffer_12_addr_1

]]></Node>
<StgValue><ssdm name="buffer_12_load_1"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:110 %buffer_13_load_1 = load i5 %buffer_13_addr_1

]]></Node>
<StgValue><ssdm name="buffer_13_load_1"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:115 %buffer_14_load_1 = load i5 %buffer_14_addr_1

]]></Node>
<StgValue><ssdm name="buffer_14_load_1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_44_6.split:117 %buffer_15_load_1 = load i5 %buffer_15_addr_1

]]></Node>
<StgValue><ssdm name="buffer_15_load_1"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
VITIS_LOOP_44_6.split:118 %tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %buffer_load, i1 %buffer_1_load, i1 %buffer_2_load, i1 %buffer_3_load, i1 %buffer_4_load, i1 %buffer_5_load, i1 %buffer_6_load, i1 %buffer_7_load, i1 %buffer_8_load, i1 %buffer_9_load, i1 %buffer_10_load, i1 %buffer_11_load, i1 %buffer_12_load, i1 %buffer_13_load, i1 %buffer_14_load, i1 %buffer_15_load, i1 %buffer_load_1, i1 %buffer_1_load_1, i1 %buffer_2_load_1, i1 %buffer_3_load_1, i1 %buffer_4_load_1, i1 %buffer_5_load_1, i1 %buffer_6_load_1, i1 %buffer_7_load_1, i1 %buffer_8_load_1, i1 %buffer_9_load_1, i1 %buffer_10_load_1, i1 %buffer_11_load_1, i1 %buffer_12_load_1, i1 %buffer_13_load_1, i1 %buffer_14_load_1, i1 %buffer_15_load_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
VITIS_LOOP_44_6.split:119 %store_ln45 = store i32 %tmp_7, i4 %message_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_44_6.split:123 %br_ln43 = br void %VITIS_LOOP_44_6

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
