// Seed: 992624289
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    input  wand  id_2,
    output wor   id_3,
    output uwire id_4,
    output wor   id_5,
    output uwire id_6,
    output wire  id_7,
    output wor   id_8
);
  assign id_4 = -1;
  assign module_1.id_1 = 0;
  wire id_10;
  assign module_2.id_2 = 0;
  assign id_7 = id_1;
  logic id_11;
  ;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1,
    output wor  id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2
  );
endmodule
module module_2 (
    output tri0 id_0,
    input supply1 id_1,
    input supply1 id_2
    , id_4
);
  always @(negedge id_1 & id_2) id_4 = id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
