###############################################################
#  Generated by:      Cadence Innovus 21.19-s058_1
#  OS:                Linux x86_64(Host ID kataja8.oulu.fi)
#  Generated on:      Sun May  4 13:59:58 2025
#  Design:            audioport
#  Command:           report_clock_trees -summary -out_file reports/6_innovus_audioport_postlayout_clock_report.txt
###############################################################

Clock DAG stats:
================

----------------------------------------------------------
Cell type                 Count    Area        Capacitance
----------------------------------------------------------
Buffers                    175      197.904      227.770
Inverters                    1        0.532        1.700
Integrated Clock Gates     329     1565.942     1165.327
Discrete Clock Gates         0        0.000        0.000
Clock Logic                  2        4.256        5.219
All                        507     1768.634     1400.016
----------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular             15141
Enable Latch            0
Load Capacitance        0
Antenna Diode           0
Node Sink               0
Total               15141
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk      8395.060
Leaf     144925.935
Total    153320.995
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top             0.000
Trunk        6685.290
Leaf        94889.510
Total      101574.800
-----------------------


Clock DAG capacitances:
=======================

--------------------------------------------
Type     Gate         Wire         Total
--------------------------------------------
Top          0.000        0.000        0.000
Trunk     1398.610      999.241     2397.851
Leaf     15540.935    17620.941    33161.876
Total    16939.546    18620.181    35559.727
--------------------------------------------


Clock DAG sink capacitances:
============================

---------------------------------------------------
Total        Average    Std. Dev.    Min      Max
---------------------------------------------------
15539.527     1.026       0.001      0.977    1.026
---------------------------------------------------


Clock DAG net violations:
=========================

--------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
--------------------------------------------------------------------------------------------
Remaining Transition    ns         2       0.001       0.001      0.002    [0.002, 0.001]
--------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                     Over Target
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.100      116      0.027       0.018      0.002    0.077    {109 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}                                           -
Leaf        0.100      393      0.072       0.018      0.010    0.102    {136 <= 0.060ns, 102 <= 0.080ns, 72 <= 0.090ns, 39 <= 0.095ns, 42 <= 0.100ns}    {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

------------------------------------------------
Name             Type        Inst     Inst Area 
                             Count    (um^2)
------------------------------------------------
CLKBUF_X3        buffer        75       99.750
CLKBUF_X2        buffer        69       73.416
CLKBUF_X1        buffer        31       24.738
INV_X1           inverter       1        0.532
CLKGATETST_X8    icg            9       69.426
CLKGATETST_X4    icg          132      702.240
CLKGATETST_X2    icg          166      706.496
CLKGATETST_X1    icg           22       87.780
MUX2_X2          logic          1        2.394
MUX2_X1          logic          1        1.862
------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-----------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire       Gate       Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap        cap        
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (fF)       (fF)       
                                                                (Ohms)                                        
-----------------------------------------------------------------------------------------------------------------------------
clk          329   175    0      2       19       96    414.08   10280.4     1768.102   18605.857  16935.307  clk
mclk           3     1    1      2        4       48    222.39    5533.68      28.994     144.396    196.618  mclk
-----------------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0       15141      0       0       0         0         0
mclk             0             0             0            0           0          0         163      0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

--------------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire       Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap        cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)       (fF)
                                                                        (Ohms)                             
--------------------------------------------------------------------------------------------------------------------
 329   175    1      2       19     4.37931     96    38.5293  414.080   1028.041    1768.634   18620.181  16939.546
--------------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0       15141      0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    0.570   149.503   414.080  103.145
Source-sink manhattan distance (um)   0.945   141.854   413.095   97.681
Source-sink resistance (Ohm)          3.094   351.503  1028.041  190.334
------------------------------------------------------------------------

Transition distribution for half-corner WorstDelayCorner:setup.late:
====================================================================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                     Over Target
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.100      116      0.027       0.018      0.002    0.077    {109 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}                                           -
Leaf        0.100      393      0.072       0.018      0.010    0.102    {136 <= 0.060ns, 102 <= 0.080ns, 72 <= 0.090ns, 39 <= 0.095ns, 42 <= 0.100ns}    {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0           175
mclk                0                 0               0             0             0
---------------------------------------------------------------------------------------
Total               0                 0               0             0           175
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 175 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 10 violating pins:
======================================================================

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Half corner                  Violation  Slew    Slew      Dont   Ideal  Target    Pin
                             amount     target  achieved  touch  net?   source    
                                                          net?                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------
WorstDelayCorner:setup.late    0.002    0.100    0.102    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_0_reg_10_/CK
WorstDelayCorner:setup.late    0.002    0.100    0.102    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_0_reg_12_/CK
WorstDelayCorner:setup.late    0.002    0.100    0.102    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_2_reg_2_/CK
WorstDelayCorner:setup.late    0.002    0.100    0.102    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_2_reg_3_/CK
WorstDelayCorner:setup.late    0.002    0.100    0.102    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_2_reg_4_/CK
WorstDelayCorner:setup.late    0.002    0.100    0.102    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_2_reg_5_/CK
WorstDelayCorner:setup.late    0.002    0.100    0.102    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_2_reg_8_/CK
WorstDelayCorner:setup.late    0.002    0.100    0.102    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_2_reg_10_/CK
WorstDelayCorner:setup.late    0.002    0.100    0.102    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_2_reg_11_/CK
WorstDelayCorner:setup.late    0.002    0.100    0.102    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_2_reg_14_/CK
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via cts_target_max_transition_time attribute.
pin explicit - target is explicitly set for this pin via cts_pin_target_max_transition_time attribute.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner                 Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                          Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------------------
clk         WorstDelayCorner:setup.early     0.102          0.100         0.087          0.086      ignored          -      ignored          -
clk         WorstDelayCorner:setup.late      0.102          0.100         0.087          0.086      explicit     *0.100     explicit      0.100
clk         BestDelayCorner:hold.early       0.102          0.100         0.087          0.086      ignored          -      ignored          -
clk         BestDelayCorner:hold.late        0.102          0.100         0.087          0.086      ignored          -      ignored          -
mclk        WorstDelayCorner:setup.early     0.037          0.034         0.034          0.018      ignored          -      ignored          -
mclk        WorstDelayCorner:setup.late      0.037          0.034         0.035          0.021      explicit      0.100     explicit      0.100
mclk        BestDelayCorner:hold.early       0.037          0.034         0.034          0.018      ignored          -      ignored          -
mclk        BestDelayCorner:hold.late        0.037          0.034         0.035          0.021      ignored          -      ignored          -
---------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.002        0.002        -19.274      -10.816       0.001       0.001       0.001       0.002
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner WorstDelayCorner:setup.late

Top Overslews:

-----------------------------------------------
Driving node                      Overslew (ns)
-----------------------------------------------
dsp_unit_1/CTS_ccl_a_buf_00011        0.002
dsp_unit_1/CTS_ccl_a_buf_00012        0.001
-----------------------------------------------

Top Underslews:

------------------------------------------------------------------------------------
Driving node                                                          Underslew (ns)
------------------------------------------------------------------------------------
mclk                                                                      -0.098
CTS_cdb_buf_00176                                                         -0.093
dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/CTS_cdb_buf_00173        -0.092
control_unit_1/CTS_cdb_buf_00185                                          -0.092
control_unit_1/clk_gate_rdata_r_reg_23__0/latch_clone                     -0.092
control_unit_1/clk_gate_rdata_r_reg_55__0/latch_clone                     -0.091
control_unit_1/clk_gate_rdata_r_reg_19__0/latch_clone                     -0.091
control_unit_1/clk_gate_ldata_r_reg_17__0/latch_clone                     -0.091
dsp_unit_1/CTS_cdb_buf_00162                                              -0.091
control_unit_1/CTS_csk_buf_00285                                          -0.090
------------------------------------------------------------------------------------

