<profile>

<section name = "Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5'" level="0">
<item name = "Date">Fri Mar 10 17:23:19 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">crypto_sign</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200t-fbg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 6.352 ns, 13.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">42, 42, 2.100 us, 2.100 us, 42, 42, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_416_5">40, 40, 5, 4, 1, 10, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 257, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 117, -</column>
<column name="Register">-, -, 132, -, -</column>
<specialColumn name="Available">730, 740, 269200, 134600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln31_1_fu_204_p2">+, 0, 0, 15, 8, 7</column>
<column name="add_ln31_2_fu_229_p2">+, 0, 0, 15, 8, 7</column>
<column name="add_ln31_3_fu_249_p2">+, 0, 0, 15, 8, 7</column>
<column name="add_ln31_4_fu_269_p2">+, 0, 0, 15, 8, 7</column>
<column name="add_ln31_5_fu_289_p2">+, 0, 0, 15, 8, 7</column>
<column name="add_ln31_6_fu_309_p2">+, 0, 0, 15, 8, 7</column>
<column name="add_ln31_7_fu_329_p2">+, 0, 0, 15, 8, 7</column>
<column name="add_ln31_fu_183_p2">+, 0, 0, 15, 8, 7</column>
<column name="i_9_fu_160_p2">+, 0, 0, 13, 4, 1</column>
<column name="icmp_ln416_fu_154_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="or_ln31_1_fu_220_p2">or, 0, 0, 7, 7, 2</column>
<column name="or_ln31_2_fu_240_p2">or, 0, 0, 7, 7, 2</column>
<column name="or_ln31_3_fu_260_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln31_4_fu_280_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln31_5_fu_300_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln31_6_fu_320_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln31_fu_194_p2">or, 0, 0, 7, 7, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="state_s_0_d0">xor, 0, 0, 64, 64, 64</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_8">9, 2, 4, 8</column>
<column name="i_fu_52">9, 2, 4, 8</column>
<column name="seedbuf_address0">21, 5, 8, 40</column>
<column name="seedbuf_address1">21, 5, 8, 40</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_52">4, 0, 4, 0</column>
<column name="icmp_ln416_reg_367">1, 0, 1, 0</column>
<column name="seedbuf_load_1_reg_402">8, 0, 8, 0</column>
<column name="seedbuf_load_2_reg_422">8, 0, 8, 0</column>
<column name="seedbuf_load_3_reg_427">8, 0, 8, 0</column>
<column name="seedbuf_load_4_reg_442">8, 0, 8, 0</column>
<column name="seedbuf_load_5_reg_447">8, 0, 8, 0</column>
<column name="seedbuf_load_reg_397">8, 0, 8, 0</column>
<column name="shl_ln4_reg_371">4, 0, 7, 3</column>
<column name="state_s_0_addr_reg_391">4, 0, 5, 1</column>
<column name="state_s_0_load_reg_417">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5, return value</column>
<column name="seedbuf_address0">out, 8, ap_memory, seedbuf, array</column>
<column name="seedbuf_ce0">out, 1, ap_memory, seedbuf, array</column>
<column name="seedbuf_q0">in, 8, ap_memory, seedbuf, array</column>
<column name="seedbuf_address1">out, 8, ap_memory, seedbuf, array</column>
<column name="seedbuf_ce1">out, 1, ap_memory, seedbuf, array</column>
<column name="seedbuf_q1">in, 8, ap_memory, seedbuf, array</column>
<column name="state_s_0_address0">out, 5, ap_memory, state_s_0, array</column>
<column name="state_s_0_ce0">out, 1, ap_memory, state_s_0, array</column>
<column name="state_s_0_we0">out, 1, ap_memory, state_s_0, array</column>
<column name="state_s_0_d0">out, 64, ap_memory, state_s_0, array</column>
<column name="state_s_0_address1">out, 5, ap_memory, state_s_0, array</column>
<column name="state_s_0_ce1">out, 1, ap_memory, state_s_0, array</column>
<column name="state_s_0_q1">in, 64, ap_memory, state_s_0, array</column>
</table>
</item>
</section>
</profile>
