0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/MEYERSM/Desktop/lab06_project/lab06_project.sim/sim_2/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/MEYERSM/Desktop/lab06_project/lab06_project.srcs/sim_2/new/sseg_decoder_test.sv,1582060133,systemVerilog,,,,sseg_decoder_test,,,,,,,,
C:/Users/MEYERSM/Desktop/lab06_project/lab06_project.srcs/sources_1/new/sseg_decoder.sv,1582059840,systemVerilog,,C:/Users/MEYERSM/Desktop/lab06_project/lab06_project.srcs/sim_2/new/sseg_decoder_test.sv,,sseg_decoder,,,,,,,,
