/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2025. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#include "ka_kernel_def_pub.h"
#include "ka_task_pub.h"
#include "ka_compiler_pub.h"
#include "ka_pci_pub.h"
#include "dvt.h"
#include "vfio_ops.h"
#include "priv_ops.h"

#define DAVINCI_PCI_BASE_CLASS     0xb
#define DAVINCI_COMMON_CFG_COMMAND_IO_ENABLE    1
#define DAVINCI_COMMON_CFG_COMMAND_MEM_ENABLE    (1 << 1)
#define DAVINCI_COMMON_CFG_COMMAND_BUSMASTER_ENABLE    (1 << 2)
#define DAVINCI_COMMON_CFG_COMMAND_PARERR_ENABLE    (1 << 6)
#define DAVINCI_COMMON_CFG_COMMAND_SERR_ENABLE    (1 << 8)
#define DAVINCI_COMMON_CFG_COMMAND_DISINTX_ENABLE    (1 << 10)
#define DAVINCI_COMMON_CFG_COMMAND    (DAVINCI_COMMON_CFG_COMMAND_IO_ENABLE | \
                DAVINCI_COMMON_CFG_COMMAND_MEM_ENABLE | \
                DAVINCI_COMMON_CFG_COMMAND_BUSMASTER_ENABLE | \
                DAVINCI_COMMON_CFG_COMMAND_PARERR_ENABLE | \
                DAVINCI_COMMON_CFG_COMMAND_SERR_ENABLE | \
                DAVINCI_COMMON_CFG_COMMAND_DISINTX_ENABLE)

#define DAVINCI_COMMON_CFG_STATUS_CAP_ENABLE    (1 << 4)
#define DAVINCI_COMMON_CFG_STATUS    DAVINCI_COMMON_CFG_STATUS_CAP_ENABLE
#define DAVINCI_COMMON_CFG_REV_ID    0x71
#define DAVINCI_COMMON_CFG_BASE_CLASS    0x12
#define DAVINCI_COMMON_CFG_CACHE_LINE_SIZE    0x8
#define DAVINCI_COMMON_CFG_BAR_64B    (1 << 2)
#define DAVINCI_COMMON_CFG_BAR_PREFETCHABLE    (1 << 3)
#define DAVINCI_COMMON_CFG_BAR_0    (DAVINCI_COMMON_CFG_BAR_64B | \
                DAVINCI_COMMON_CFG_BAR_PREFETCHABLE)
#define DAVINCI_COMMON_CFG_BAR_2    (DAVINCI_COMMON_CFG_BAR_64B)
#define DAVINCI_COMMON_CFG_BAR_4    (DAVINCI_COMMON_CFG_BAR_64B | \
                DAVINCI_COMMON_CFG_BAR_PREFETCHABLE)
#define DAVINCI_COMMON_CFG_SUBSYSTEM_ID    0x01000300
#define DAVINCI_COMMON_CFG_INT_LINE    0xff
#define DAVINCI_COMMON_CFG_INT_PIN     0x1

#define DAVINCI_PCI_EXP     0x40
#define DAVINCI_PCI_EXP_NEXT_CAP_POINTER    (DAVINCI_PCI_EXP + 1)
#define DAVINCI_PCI_EXP_FLAGS    (DAVINCI_PCI_EXP + PCI_EXP_FLAGS)
#define DAVINCI_PCI_EXP_DEVCAP    (DAVINCI_PCI_EXP + PCI_EXP_DEVCAP)
#define DAVINCI_PCI_EXP_DEVCTL    (DAVINCI_PCI_EXP + PCI_EXP_DEVCTL)
#define DAVINCI_PCI_EXP_LNKCAP    (DAVINCI_PCI_EXP + PCI_EXP_LNKCAP)
#define DAVINCI_PCI_EXP_LNKCTL    (DAVINCI_PCI_EXP + PCI_EXP_LNKCTL)
#define DAVINCI_PCI_EXP_LNKSTA    (DAVINCI_PCI_EXP + PCI_EXP_LNKSTA)
#define DAVINCI_PCI_EXP_DEVCAP2    (DAVINCI_PCI_EXP + PCI_EXP_DEVCAP2)
#define DAVINCI_PCI_EXP_LNKCAP2    (DAVINCI_PCI_EXP + PCI_EXP_LNKCAP2)
#define DAVINCI_PCI_EXP_LNKCTL2    (DAVINCI_PCI_EXP + PCI_EXP_LNKCTL2)
#define DAVINCI_PCI_EXP_LNKSTA2    (DAVINCI_PCI_EXP + PCI_EXP_LNKSTA2)
#define DAVINCI_PCI_EXP_SLTCTL2    (DAVINCI_PCI_EXP + PCI_EXP_SLTCTL2)

#define DAVINCI_EXP_CAP_CFG_CAP_REG     0x0002
#define DAVINCI_EXP_CAP_CFG_DEV_CAP_REG     0x10008fe2
#define DAVINCI_EXP_CAP_CFG_DEV_CONTROL_REG     0x291f
#define DAVINCI_EXP_CAP_CFG_LINK_CAP_REG     0x0043f043
#define DAVINCI_EXP_CAP_CFG_LINK_CONTROL_REG     0x0008
#define DAVINCI_EXP_CAP_CFG_LINK_STATUS_REG     0x0043
#define DAVINCI_EXP_CAP_CFG_DEV_2_CAP_REG     0x00100000
#define DAVINCI_EXP_CAP_CFG_LINK_2_CAP_REG     0x0000000e
#define DAVINCI_EXP_CAP_CFG_LINK_2_CONTROL_REG     0x0003
#define DAVINCI_EXP_CAP_CFG_LINK_2_STATUS_REG     0x001e
#define DAVINCI_EXP_CAP_CFG_SLOT_2_CONTROL_REG     0x001e

#define DAVINCI_MSIX_CAP_CFG_TABLE_SIZE     0x7f
#define DAVINCI_MSIX_CAP_CFG_TABLE_SIZE_VF  0xff
#define DAVINCI_MSIX_CAP_CFG_MSIX_ENABLE    (1 << 15)
#define DAVINCI_MSIX_CAP_CFG_CONTROL    (DAVINCI_MSIX_CAP_CFG_TABLE_SIZE | \
                DAVINCI_MSIX_CAP_CFG_MSIX_ENABLE)
#define DAVINCI_MSIX_CAP_CFG_CONTROL_VF  (DAVINCI_MSIX_CAP_CFG_TABLE_SIZE_VF | \
                DAVINCI_MSIX_CAP_CFG_MSIX_ENABLE)
#define DAVINCI_MSIX_CAP_CFG_MSIX_TABLE_OFFSET    0x00010000
#define DAVINCI_MSIX_CAP_CFG_PBA_TABLE_OFFSET    0x00014000
#define DAVINCI_MSIX_CAP_CFG_MSIX_TABLE_OFFSET_VF   0x7000000
#define DAVINCI_MSIX_CAP_CFG_PBA_TABLE_OFFSET_VF    0x7004000

#define DAVINCI_PCI_CFG_RW                          0xFF
#define DAVINCI_PCI_COMMAND_HI_RW_MASK              0x07
#define DAVINCI_PCI_CFG_RO                          0x00
#define DAVINCI_PCI_STATUS_HI_RW1C                  0xF9

struct hw_vdavinci_cfg_init_ops {
    unsigned short device;
    void (*init_cfg_space)(struct hw_vdavinci *vdavinci);
};

static void init_910b_cfg_space(struct hw_vdavinci *vdavinci);
static void init_910_93_cfg_space(struct hw_vdavinci *vdavinci);
static void init_950_cfg_space(struct hw_vdavinci *vdavinci);
static void init_common_cfg_space(struct hw_vdavinci *vdavinci);

STATIC const struct hw_vdavinci_cfg_init_ops vdavinci_cfg_init_ops[] = {
    { PCI_DEVICE_ID_ASCEND910B, init_910b_cfg_space },
    { PCI_DEVICE_ID_ASCEND910_93, init_910_93_cfg_space },
    { PCI_DEVICE_ID_ASCEND950, init_950_cfg_space },
    { KA_PCI_ANY_ID, init_common_cfg_space },
    { }
};

STATIC const u8 vdavinci_pci_cfg_rw_bmp[] = {
    [KA_PCI_COMMAND]                                        = DAVINCI_PCI_CFG_RW,
    [KA_PCI_COMMAND + 1]                                    = DAVINCI_PCI_COMMAND_HI_RW_MASK,
    [KA_PCI_STATUS]                                         = DAVINCI_PCI_CFG_RO,
    [KA_PCI_STATUS +1]                                      = DAVINCI_PCI_STATUS_HI_RW1C,
    [KA_PCI_CACHE_LINE_SIZE]                                = DAVINCI_PCI_CFG_RW,
    [KA_PCI_BASE_ADDRESS_0 ... KA_PCI_CARDBUS_CIS - 1]      = DAVINCI_PCI_CFG_RW,
};

static inline void hw_vdavinci_write_pci_bar(struct hw_vdavinci *vdavinci,
                                             u32 offset, u32 val, bool low)
{
    u32 *pval;
    u32 pval_offset;

    /* BAR offset should be 32 bits algiend */
    pval_offset = ka_base_rounddown(offset, BAR_OFFSET_ALIGN);
    pval = (u32 *)(vdavinci_cfg_space(vdavinci) + pval_offset);

    if (low) {
        /*
         * only update bit 31 - bit 4,
         * leave the bit 3 - bit 0 unchanged.
         */
        *pval = (val & KA_GENMASK(MASK_HIGH_BIT, MASK_MID_LOW_BIT)) |
                (*pval & KA_GENMASK(MASK_MID_HIGH_BIT, 0));
    } else {
        *pval = val;
    }
}

STATIC inline u8 vdavinci_compute_pci_bype_write(u8 old, u8 src, u8 mask, bool is_rw1c)
{
    if (is_rw1c) {
        /* RW1C: Write 1 to clear, 0 to keep. Only affects bits in mask. */
        return (old & ~(src & mask));
    }
    /* RW: Update bits where mask is 1, keep old value where mask is 0. */
    return (old & ~mask) | (src & mask);
}

STATIC bool vdavinci_pci_cfg_msix_check(struct hw_vdavinci *vdavinci, unsigned int off,
                                        u8 *src, unsigned int bytes)
{
#define CFG_MSIX_LEN        2
#define CFG_MSIX_MASK       0xFF
#define CFG_MSIX_BYTE       8
    u8 temp_flags[CFG_MSIX_LEN] = { 0 };
    u16 old_flags = 0, shadow_new_flags = 0;
    u32 current_byte_off = 0, i = 0;
    u32 target_start = DAVINCI_PCI_MSIX_FLAGS, target_end = DAVINCI_PCI_MSIX_FLAGS + CFG_MSIX_LEN;

    if (off < target_end && (off + bytes) > target_start) {
        if (vdavinci->vdev.ctx == NULL) {
            return true;
        }
        g_hw_vdavinci_ops.emulate_cfg_read(vdavinci, DAVINCI_PCI_MSIX_FLAGS, &old_flags, CFG_MSIX_LEN);

        temp_flags[0] = (u8)(old_flags & CFG_MSIX_MASK);
        temp_flags[1] = (u8)((old_flags >> CFG_MSIX_BYTE) & CFG_MSIX_MASK);

        for (i = 0; i < bytes; i++) {
            current_byte_off = off + i;
            if (current_byte_off >= target_start && current_byte_off < target_end) {
                u32 index = current_byte_off - target_start;
                temp_flags[index] = src[i];
            }
        }
        shadow_new_flags = (u16)temp_flags[0] | ((u16)temp_flags[1] << CFG_MSIX_BYTE);
        if ((old_flags & PCI_MSIX_FLAGS_QSIZE) != (shadow_new_flags & PCI_MSIX_FLAGS_QSIZE)) {
            vascend_err(vdavinci_to_dev(vdavinci), "modification forbidden. Old QSIZE/EN: 0x%x, "
                        "New QSIZE/EN: 0x%x\n", old_flags, shadow_new_flags);
            return false;
        }
    }

    return true;
}

STATIC bool vdavinci_pci_cfg_mem_check(struct hw_vdavinci *vdavinci, unsigned int off,
                                       u8 *src, unsigned int bytes)
{
    u8 *cfg_base = NULL;

    if (off + bytes < off) {
        return false;
    }
    if (ka_unlikely(vdavinci == NULL || src == NULL)) {
        vascend_debug("vdavinci or src is null\n");
        return false;
    }
    cfg_base = vdavinci_cfg_space(vdavinci);
    if (ka_unlikely(cfg_base == NULL)) {
        vascend_debug("cfg_base is null\n");
        return false;
    }
    if (ka_unlikely(off >= KA_PCI_CFG_SPACE_EXP_SIZE)) {
        vascend_debug("off is larger than KA_PCI_CFG_SPACE_EXP_SIZE\n");
        return false;
    }

    return vdavinci_pci_cfg_msix_check(vdavinci, off, src, bytes);
}

/**
 * vdavinci_pci_cfg_mem_write - write virtual cfg space memory
 * @vdavinci: target vdavinci
 * @off: offset
 * @src: src ptr to write
 * @bytes: number of bytes
 *
 * Use this function to write virtual cfg space memory.
 * For standard cfg space, only RW bits can be changed,
 * and we emulates the RW1C behavior of KA_PCI_STATUS register.
 */
STATIC void vdavinci_pci_cfg_mem_write(struct hw_vdavinci *vdavinci, unsigned int off,
                                       u8 *src, unsigned int bytes)
{
    int ret = 0;
    u8 mask = 0;
    bool is_rw1c = 0;
    unsigned int i = 0, current_off = 0, count = bytes;
    unsigned int bmp_size = sizeof(vdavinci_pci_cfg_rw_bmp);
    u8 *cfg_base = NULL;

    if (!vdavinci_pci_cfg_mem_check(vdavinci, off, src, bytes)) {
        return;
    }
    cfg_base = vdavinci_cfg_space(vdavinci);
    if (off + count > KA_PCI_CFG_SPACE_EXP_SIZE) {
        count = KA_PCI_CFG_SPACE_EXP_SIZE - off;
    }
    for (i = 0; i < count && off + i < bmp_size; i++) {
        current_off = off + i;
        mask = vdavinci_pci_cfg_rw_bmp[current_off];
        is_rw1c = (current_off == KA_PCI_STATUS + 1);
        cfg_base[current_off] = vdavinci_compute_pci_bype_write(cfg_base[current_off],
                                                                src[i], mask, is_rw1c);
    }
    if (i < count) {
        ret = memcpy_s(cfg_base + off + i, KA_PCI_CFG_SPACE_EXP_SIZE - off - i,
                       src + i, count - i);
    }
    if (ret != 0) {
        vascend_err(vdavinci_to_dev(vdavinci), "write to vdavinic pci cfg failed, "
                    "vid: %u, ret: %d\n", vdavinci->id, ret);
    }
}

int hw_vdavinci_emulate_cfg_read(struct hw_vdavinci *vdavinci,
                                 unsigned int offset, void *buf, unsigned int bytes)
{
    int ret;
    unsigned int maxsize;

    if (KA_WARN_ON(bytes > 8)) {
        return -EINVAL;
    }

    if (KA_WARN_ON(offset + bytes > KA_PCI_CFG_SPACE_EXP_SIZE)) {
        return -EINVAL;
    }

    maxsize = KA_PCI_CFG_SPACE_EXP_SIZE - offset;
    maxsize = maxsize < bytes ? maxsize : bytes;
    ret = memcpy_s(buf, bytes, vdavinci_cfg_space(vdavinci) + offset, maxsize);
    if (ret) {
        vascend_err(vdavinci_to_dev(vdavinci), "read vdavinci cfg failed, "
                "err happen in memcpy_s, vid: %u, ret: %d,"
                "bytes: %u, minsize: %u\n", vdavinci->id, ret, bytes, maxsize);
    }
    return 0;
}

STATIC int emulate_pci_bar_write(struct hw_vdavinci *vdavinci,
                                 unsigned int offset, const void *p_data, unsigned int bytes)
{
    u32 val = 0;
    bool lo = KA_MM_IS_ALIGNED(offset, BAR_SIZE_ALIGN);
    u64 size;
    struct hw_vdavinci_pci_bar *bars = NULL;

    if (vdavinci == NULL || p_data == NULL) {
        return -EINVAL;
    }
    bars = vdavinci->cfg_space.bar;
    val = *(u32 *)(p_data);
    if (ka_likely(val != 0xffffffff)) {
        hw_vdavinci_write_pci_bar(vdavinci, offset, val, lo);
        return 0;
    }
    /*
     * Standard PCI BAR sizing sequence:
     * 1. Software writes all '1's to the BAR.
     * 2. Device returns 0's in 'don't care' (low) bits.
     * 3. The resulting value is the size mask (two's complement of size).
     */
    switch (offset) {
        case KA_PCI_BASE_ADDRESS_0:
        case KA_PCI_BASE_ADDRESS_1:
            size = ~(bars[VFIO_PCI_BAR0_REGION_INDEX].size - 1);
            hw_vdavinci_write_pci_bar(vdavinci, offset,
                                      size >> (lo ? 0 : BAR_OFFSET_LENGTH), lo);
            break;
        case KA_PCI_BASE_ADDRESS_2:
        case KA_PCI_BASE_ADDRESS_3:
            size = ~(bars[VFIO_PCI_BAR2_REGION_INDEX].size - 1);
            hw_vdavinci_write_pci_bar(vdavinci, offset,
                                      size >> (lo ? 0 : BAR_OFFSET_LENGTH), lo);
            break;
        case KA_PCI_BASE_ADDRESS_4:
        case KA_PCI_BASE_ADDRESS_5:
            size = ~(bars[VFIO_PCI_BAR4_REGION_INDEX].size - 1);
            hw_vdavinci_write_pci_bar(vdavinci, offset,
                                      size >> (lo ? 0 : BAR_OFFSET_LENGTH), lo);
            break;
        default:
            /* Unimplemented BARs vascend_err */
            vascend_err(vdavinci_to_dev(vdavinci), "PCI config write @0x%x of "
                "%d bytes not handled, vid: %u\n", offset, bytes, vdavinci->id);
            return -EINVAL;
    }

    return 0;
}

STATIC int vdavinci_func_level_reset(struct hw_vdavinci *vdavinci)
{
    int ret;

    if (!(*(u32 *)&vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_EXP_DEVCAP]
                & KA_PCI_EXP_DEVCAP_FLR)) {
        vascend_info(vdavinci_to_dev(vdavinci), "FLR isn't supported.\n");
        return 0;
    }

    vascend_info(vdavinci_to_dev(vdavinci), "Begin to FLR, vid: %u.\n", vdavinci->id);
    ka_task_mutex_lock(&vdavinci->vdavinci_lock);
    ret = vdavinci_priv_vdev_flr(vdavinci);
    if (ret != 0) {
        vascend_err(vdavinci_to_dev(vdavinci),
                    "reset vdavinci failed, call vdavinci_flr failed, "
                    "vid: %u, ret: %d\n", vdavinci->id, ret);
        ka_task_mutex_unlock(&vdavinci->vdavinci_lock);
        return ret;
    }

    ka_task_mutex_unlock(&vdavinci->vdavinci_lock);
    vascend_info(vdavinci_to_dev(vdavinci), "FLR End, vid: %u.\n", vdavinci->id);
    return 0;
}

STATIC int vdavinci_devctl_handle_write(struct hw_vdavinci *vdavinci, void *buf)
{
    /* FLR control, now our flr buf is 16 bits */
    if (*(u16 *)buf & KA_PCI_EXP_DEVCTL_BCR_FLR) {
        return vdavinci_func_level_reset(vdavinci);
    }
    return 0;
}

int hw_vdavinci_emulate_cfg_write(struct hw_vdavinci *vdavinci,
                                  unsigned int offset, void *buf, unsigned int bytes)
{
    if (KA_WARN_ON(bytes > 4)) {
        return -EINVAL;
    }

    if (KA_WARN_ON(offset + bytes > vdavinci->dvt->device_info.cfg_space_size)) {
        return -EINVAL;
    }

    switch (ka_base_rounddown(offset, 4)) {
        case KA_PCI_BASE_ADDRESS_0 ... KA_PCI_BASE_ADDRESS_5:
            if (KA_WARN_ON(!KA_MM_IS_ALIGNED(offset, 4))) {
                return -EINVAL;
            }
            return emulate_pci_bar_write(vdavinci, offset, buf, bytes);
        case DAVINCI_PCI_EXP_DEVCTL:
            if (vdavinci_devctl_handle_write(vdavinci, buf)) {
                return -EINVAL;
            }
            break;
        default:
            vdavinci_pci_cfg_mem_write(vdavinci, offset, buf, bytes);
            break;
    }
    return 0;
}

STATIC void init_910b_cfg_space(struct hw_vdavinci *vdavinci)
{
    ka_pci_dev_t *pdev = ka_pci_to_pci_dev(vdavinci_resource_dev(vdavinci));
    /* VF BAR */
    STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_BASE_ADDRESS_0],
               DAVINCI_COMMON_CFG_BAR_0);
    vdavinci->cfg_space.bar[VFIO_PCI_BAR0_REGION_INDEX].size = VF_MMIO_BAR0_SIZE_910B;

    STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_BASE_ADDRESS_2],
               DAVINCI_COMMON_CFG_BAR_2 | DAVINCI_COMMON_CFG_BAR_PREFETCHABLE);
    vdavinci->cfg_space.bar[VFIO_PCI_BAR2_REGION_INDEX].size = (u64)ka_pci_resource_len(pdev,
        VFIO_PCI_BAR2_REGION_INDEX);

    STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_BASE_ADDRESS_4],
               DAVINCI_COMMON_CFG_BAR_4);
    vdavinci->cfg_space.bar[VFIO_PCI_BAR4_REGION_INDEX].size = (u64)ka_pci_resource_len(pdev,
        VFIO_PCI_BAR4_REGION_INDEX);

    /* Subsystem ID for VF */
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_SUBSYSTEM_VENDOR_ID],
               pdev->subsystem_vendor);
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_SUBSYSTEM_ID],
               pdev->subsystem_device);

    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_VENDOR_ID],
               pdev->vendor);
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_DEVICE_ID],
               pdev->device);
    /* Base class : 12 */
    vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_BASE_CLASS] = DAVINCI_COMMON_CFG_BASE_CLASS;
}

STATIC void init_910_93_cfg_space(struct hw_vdavinci *vdavinci)
{
    ka_pci_dev_t *pdev = ka_pci_to_pci_dev(vdavinci_resource_dev(vdavinci));
    /* VF BAR */
    STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_BASE_ADDRESS_0],
               DAVINCI_COMMON_CFG_BAR_0);
    vdavinci->cfg_space.bar[VFIO_PCI_BAR0_REGION_INDEX].size = VF_MMIO_BAR0_SIZE_910_93;

    STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_BASE_ADDRESS_2],
               DAVINCI_COMMON_CFG_BAR_2 | DAVINCI_COMMON_CFG_BAR_PREFETCHABLE);
    vdavinci->cfg_space.bar[VFIO_PCI_BAR2_REGION_INDEX].size = (u64)ka_pci_resource_len(pdev,
        VFIO_PCI_BAR2_REGION_INDEX);

    STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_BASE_ADDRESS_4],
               DAVINCI_COMMON_CFG_BAR_4);
    vdavinci->cfg_space.bar[VFIO_PCI_BAR4_REGION_INDEX].size = vdavinci->type->bar4_size;

    /* Subsystem ID for VF */
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_SUBSYSTEM_VENDOR_ID],
               pdev->subsystem_vendor);
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_SUBSYSTEM_ID],
               pdev->subsystem_device);

    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_VENDOR_ID],
               pdev->vendor);
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_DEVICE_ID],
               pdev->device);
    /* Base class : 12 */
    vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_BASE_CLASS] = DAVINCI_COMMON_CFG_BASE_CLASS;
}

STATIC void init_950_cfg_space(struct hw_vdavinci *vdavinci)
{
    ka_pci_dev_t *pdev = ka_pci_to_pci_dev(vdavinci_resource_dev(vdavinci));
    /* VF BAR */
    STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_BASE_ADDRESS_0],
               DAVINCI_COMMON_CFG_BAR_0);
    vdavinci->cfg_space.bar[VFIO_PCI_BAR0_REGION_INDEX].size = VF_MMIO_BAR0_SIZE_950;
 
    STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_BASE_ADDRESS_2],
               DAVINCI_COMMON_CFG_BAR_2 | DAVINCI_COMMON_CFG_BAR_PREFETCHABLE);
    vdavinci->cfg_space.bar[VFIO_PCI_BAR2_REGION_INDEX].size = (u64)ka_pci_resource_len(pdev,
        VFIO_PCI_BAR2_REGION_INDEX);
 
    STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_BASE_ADDRESS_4],
               DAVINCI_COMMON_CFG_BAR_4);
    vdavinci->cfg_space.bar[VFIO_PCI_BAR4_REGION_INDEX].size = (u64)ka_pci_resource_len(pdev,
        VFIO_PCI_BAR4_REGION_INDEX);
 
    /* Subsystem ID for VF */
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_SUBSYSTEM_VENDOR_ID],
               pdev->subsystem_vendor);
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_SUBSYSTEM_ID],
               pdev->subsystem_device);
 
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_VENDOR_ID],
               pdev->vendor);
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_DEVICE_ID],
               pdev->device);
    /* Base class : 12 */
    vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_BASE_CLASS] = DAVINCI_COMMON_CFG_BASE_CLASS;
}

static void init_common_cfg_space(struct hw_vdavinci *vdavinci)
{
    /* base address registers */
    /* Region 0: (64-bit, prefetchable) */
    STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_BASE_ADDRESS_0],
               DAVINCI_COMMON_CFG_BAR_0);
    vdavinci->cfg_space.bar[VFIO_PCI_BAR0_REGION_INDEX].size = vdavinci->type->bar0_size;

    /* Region 2: (64-bit, non-prefetchable) */
    STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_BASE_ADDRESS_2],
               DAVINCI_COMMON_CFG_BAR_2);
    vdavinci->cfg_space.bar[VFIO_PCI_BAR2_REGION_INDEX].size = vdavinci->type->bar2_size;

    /* Region 4: (64-bit, prefetchable) */
    STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_BASE_ADDRESS_4],
               DAVINCI_COMMON_CFG_BAR_4);
    vdavinci->cfg_space.bar[VFIO_PCI_BAR4_REGION_INDEX].size = vdavinci->type->bar4_size;

    /* Subsystem ID */
    STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_SUBSYSTEM_VENDOR_ID],
               DAVINCI_COMMON_CFG_SUBSYSTEM_ID);

    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_VENDOR_ID],
               vdavinci->dvt->vendor);
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_DEVICE_ID],
               vdavinci->dvt->device);
    /* Base class : 12 */
    vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_BASE_CLASS] = DAVINCI_COMMON_CFG_BASE_CLASS;
}

static void vdavinci_init_common_cfg_space(struct hw_vdavinci *vdavinci)
{
    /* I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr+
     * Stepping- SERR+ FastB2B- DisINTx-
     */
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_COMMAND],
               DAVINCI_COMMON_CFG_COMMAND);
    /* Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort-
     * <TAbort- <MAbort- >SERR- <PERR- INTx-
     */
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[KA_PCI_STATUS],
               DAVINCI_COMMON_CFG_STATUS);

    /* Rev ID:rev 71 */
    vdavinci_cfg_space(vdavinci)[KA_PCI_REVISION_ID] = DAVINCI_COMMON_CFG_REV_ID;
    /* Cache Line Size */
    vdavinci_cfg_space(vdavinci)[KA_PCI_CACHE_LINE_SIZE] = DAVINCI_COMMON_CFG_CACHE_LINE_SIZE;

    /* Capabilities Pointer */
    vdavinci_cfg_space(vdavinci)[KA_PCI_CAPABILITY_LIST] =  DAVINCI_PCI_EXP;
    /* Interrupt Line : ff */
    vdavinci_cfg_space(vdavinci)[KA_PCI_INTERRUPT_LINE] =  DAVINCI_COMMON_CFG_INT_LINE;
    /* interrupt pin (INTA#) */
    vdavinci_cfg_space(vdavinci)[KA_PCI_INTERRUPT_PIN] =  DAVINCI_COMMON_CFG_INT_PIN;

    vdavinci->cfg_space.init_cfg_space(vdavinci);
}

STATIC void vdavinci_init_express_cap_cfg_space(struct hw_vdavinci *vdavinci)
{
    /* PCI Express Capability List Register Capability ID */
    vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_EXP] = KA_PCI_CAP_ID_EXP;
    /* PCI Express Capability List Register Next Capability Pointer */
    vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_EXP_NEXT_CAP_POINTER] =  DAVINCI_PCI_MSIX;
    /* PCI Express Capabilities Register */
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_EXP_FLAGS],
               DAVINCI_EXP_CAP_CFG_CAP_REG);

    /* Device Capabilities Register */
    STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_EXP_DEVCAP],
               DAVINCI_EXP_CAP_CFG_DEV_CAP_REG);
    /* Device Control Register */
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_EXP_DEVCTL],
               DAVINCI_EXP_CAP_CFG_DEV_CONTROL_REG);
    /* Link Capabilities Register */
    STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_EXP_LNKCAP],
               DAVINCI_EXP_CAP_CFG_LINK_CAP_REG);
    /* Link Control Register */
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_EXP_LNKCTL],
               DAVINCI_EXP_CAP_CFG_LINK_CONTROL_REG);
    /* Link Status Register */
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_EXP_LNKSTA],
               DAVINCI_EXP_CAP_CFG_LINK_STATUS_REG);
    /* Device Capabilities 2 Register */
    STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_EXP_DEVCAP2],
               DAVINCI_EXP_CAP_CFG_DEV_2_CAP_REG);
    /* Link Capabilities 2 Register */
    STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_EXP_LNKCAP2],
               DAVINCI_EXP_CAP_CFG_LINK_2_CAP_REG);
    /* Link Control 2 Register */
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_EXP_LNKCTL2],
               DAVINCI_EXP_CAP_CFG_LINK_2_CONTROL_REG);
    /* Link Status 2 Register */
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_EXP_LNKSTA2],
               DAVINCI_EXP_CAP_CFG_LINK_2_STATUS_REG);
    /* Slot Control 2 Register */
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_EXP_SLTCTL2],
               DAVINCI_EXP_CAP_CFG_SLOT_2_CONTROL_REG);
}

STATIC void vdavinci_init_msix_cap_cfg_space(struct hw_vdavinci *vdavinci)
{
    /* Capability ID for MSI-X */
    vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_MSIX] = KA_PCI_CAP_ID_MSIX;
    /* Next Pointer for MSI-X */
    vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_MSIX_NEXT_CAP_POINTER] =  DAVINCI_PCI_PM;
    /* Message Control for MSI-X */
    if (vdavinci->is_passthrough) {
        STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_MSIX_FLAGS],
                   DAVINCI_MSIX_CAP_CFG_CONTROL_VF);
        /* Message Upper Address for MSI-X */
        STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_MSIX_TABLE],
                   DAVINCI_MSIX_CAP_CFG_MSIX_TABLE_OFFSET_VF);
        /* Table Offset/BIR for MSI-X
         * offset should be less than the size of bar
         */
        STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_MSIX_PBA],
                   DAVINCI_MSIX_CAP_CFG_PBA_TABLE_OFFSET_VF);
    } else {
        STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_MSIX_FLAGS],
                   DAVINCI_MSIX_CAP_CFG_CONTROL);
        /* Message Upper Address for MSI-X */
        STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_MSIX_TABLE],
                   DAVINCI_MSIX_CAP_CFG_MSIX_TABLE_OFFSET);
        /* Table Offset/BIR for MSI-X
         * offset should be less than the size of bar
         */
        STORE_LE32((u32 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_MSIX_PBA],
                   DAVINCI_MSIX_CAP_CFG_PBA_TABLE_OFFSET);
    }
}

STATIC void vdavinci_init_pm_cap_cfg_space(struct hw_vdavinci *vdavinci)
{
    /* Power Management Register */
    /* Capability Identifier */
    vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_PM] = KA_PCI_CAP_ID_PM;
    /* PMC - Power Management Capabilities */
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_PM_PMC],
               DAVINCI_PM_CAP_CFG_CAP);
    /* PMCSR - Power Management Control/Status */
    STORE_LE16((u16 *) &vdavinci_cfg_space(vdavinci)[DAVINCI_PCI_PM_CTRL],
               DAVINCI_PM_CAP_CFG_CSR);
}

STATIC void vdavinci_init_ops(struct hw_vdavinci *vdavinci)
{
    int i;
    struct hw_vdavinci_cfg_space *cfg = &(vdavinci->cfg_space);
 
    for (i = 0; vdavinci_cfg_init_ops[i].init_cfg_space != NULL; i++) {
        if (vdavinci->dvt->device == vdavinci_cfg_init_ops[i].device ||
            vdavinci_cfg_init_ops[i].device == (unsigned short)KA_PCI_ANY_ID) {
            cfg->init_cfg_space = vdavinci_cfg_init_ops[i].init_cfg_space;
            break;
        }
    }
}

void hw_vdavinci_init_cfg_space(struct hw_vdavinci *vdavinci)
{
    vdavinci_init_ops(vdavinci);
    vdavinci_init_common_cfg_space(vdavinci);
    vdavinci_init_express_cap_cfg_space(vdavinci);
    vdavinci_init_msix_cap_cfg_space(vdavinci);
    vdavinci_init_pm_cap_cfg_space(vdavinci);
}

void hw_vdavinci_reset_cfg_space(struct hw_vdavinci *vdavinci)
{
    hw_vdavinci_init_cfg_space(vdavinci);
}
