// Seed: 1526559922
module module_0 ();
  assign id_1 = id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  if (1) wire id_2;
  else begin : LABEL_0
    id_3 :
    assert property (@(1 or posedge id_3) id_1)
    else;
    assign id_1 = 1;
  end
  wire id_4;
  wire id_5;
endmodule
module module_1;
  supply1 id_2 = id_1;
  module_0 modCall_1 ();
  wire id_3, id_4;
  wire id_5;
  id_6(
      .id_0(1), .id_1(1'b0 + id_2)
  );
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    input tri  id_2,
    input wand id_3
);
  tri  id_5 = id_1;
  wire id_6;
  id_7 :
  assert property (@(1 + id_5) id_2)
  else;
  assign id_7 = 1 << ~1;
  module_0 modCall_1 ();
  wire id_8, id_9;
  wire id_10;
  wor  id_11 = id_2;
  always begin : LABEL_0
    id_7 = id_0;
  end
  assign id_5 = 1;
endmodule
