

================================================================
== Vitis HLS Report for 'accelerate'
================================================================
* Date:           Fri May 13 23:48:26 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        SPMV_CSR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %label_r"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %label_r, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %init_vector"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %init_vector, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_0"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_1"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_2"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_3"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_4"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_4, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_5"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_5, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_6"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_6, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_7"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_7, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_8"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_8, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_9"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_9, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_10"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_10, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_11"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_11, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_12"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_12, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_13"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_13, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_14"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_14, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_15"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_15, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_16"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_16, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_17"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_17, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_18"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_18, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_19"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_19, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_20"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_20, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_21"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_21, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_22"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_22, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%init_vector_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %init_vector" [SPMV_CSR_src/accelerator/accelerator.cpp:42]   --->   Operation 68 'read' 'init_vector_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%label_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %label_r" [SPMV_CSR_src/accelerator/accelerator.cpp:42]   --->   Operation 69 'read' 'label_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %init_vector_read, void %_Z11set_storagePiS_b.exit_ifconv, void" [SPMV_CSR_src/accelerator/accelerator.cpp:8]   --->   Operation 70 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%vector_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_0" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 71 'read' 'vector_0_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_0_read, i32 %accelerate_int_int_int_bool_int_bool_int_storage" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 72 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%vector_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_1" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 73 'read' 'vector_1_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_1_read, i32 %accelerate_int_int_int_bool_int_bool_int_storage_1" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 74 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%vector_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_2" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 75 'read' 'vector_2_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_2_read, i32 %accelerate_int_int_int_bool_int_bool_int_storage_2" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 76 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%vector_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_3" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 77 'read' 'vector_3_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_3_read, i32 %accelerate_int_int_int_bool_int_bool_int_storage_3" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 78 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%vector_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_4" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 79 'read' 'vector_4_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_4_read, i32 %accelerate_int_int_int_bool_int_bool_int_storage_4" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 80 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%vector_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_5" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 81 'read' 'vector_5_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_5_read, i32 %accelerate_int_int_int_bool_int_bool_int_storage_5" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 82 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%vector_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_6" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 83 'read' 'vector_6_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_6_read, i32 %accelerate_int_int_int_bool_int_bool_int_storage_6" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 84 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%vector_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_7" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 85 'read' 'vector_7_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_7_read, i32 %accelerate_int_int_int_bool_int_bool_int_storage_7" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 86 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%vector_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_8" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 87 'read' 'vector_8_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_8_read, i32 %accelerate_int_int_int_bool_int_bool_int_storage_8" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 88 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%vector_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_9" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 89 'read' 'vector_9_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_9_read, i32 %accelerate_int_int_int_bool_int_bool_int_storage_9" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 90 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%vector_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_10" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 91 'read' 'vector_10_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_10_read, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_10" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 92 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%vector_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_11" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 93 'read' 'vector_11_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_11_read, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_11" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 94 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%vector_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_12" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 95 'read' 'vector_12_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_12_read, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_12" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 96 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%vector_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_13" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 97 'read' 'vector_13_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_13_read, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_13" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 98 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%vector_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_14" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 99 'read' 'vector_14_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_14_read, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_14" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 100 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%vector_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_15" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 101 'read' 'vector_15_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_15_read, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_15" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 102 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%vector_16_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_16" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 103 'read' 'vector_16_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_16_read, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_16" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 104 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%vector_17_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_17" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 105 'read' 'vector_17_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_17_read, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_17" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 106 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%vector_18_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_18" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 107 'read' 'vector_18_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_18_read, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_18" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 108 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%vector_19_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_19" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 109 'read' 'vector_19_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_19_read, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_19" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 110 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%vector_20_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_20" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 111 'read' 'vector_20_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_20_read, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_20" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 112 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%vector_21_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_21" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 113 'read' 'vector_21_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_21_read, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_21" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 114 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%vector_22_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %vector_22" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 115 'read' 'vector_22_read' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %vector_22_read, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_22" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 116 'store' 'store_ln11' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln12 = br void %_Z11set_storagePiS_b.exit_ifconv" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 117 'br' 'br_ln12' <Predicate = (init_vector_read)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%mult_enables_addr = getelementptr i1 %mult_enables, i64 0, i64 0" [SPMV_CSR_src/accelerator/accelerator.cpp:22]   --->   Operation 118 'getelementptr' 'mult_enables_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [2/2] (2.32ns)   --->   "%mult_enables_load = load i2 %mult_enables_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:22]   --->   Operation 119 'load' 'mult_enables_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%subrow_vals_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_vals" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 120 'read' 'subrow_vals_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%subrow_col_indices_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_col_indices" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 121 'read' 'subrow_col_indices_read' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 122 [1/2] (2.32ns)   --->   "%mult_enables_load = load i2 %mult_enables_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:22]   --->   Operation 122 'load' 'mult_enables_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_bool_int_storage_load = load i32 %accelerate_int_int_int_bool_int_bool_int_storage" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 123 'load' 'accelerate_int_int_int_bool_int_bool_int_storage_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_bool_int_storage_1_load = load i32 %accelerate_int_int_int_bool_int_bool_int_storage_1" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 124 'load' 'accelerate_int_int_int_bool_int_bool_int_storage_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_bool_int_storage_2_load = load i32 %accelerate_int_int_int_bool_int_bool_int_storage_2" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 125 'load' 'accelerate_int_int_int_bool_int_bool_int_storage_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_bool_int_storage_3_load = load i32 %accelerate_int_int_int_bool_int_bool_int_storage_3" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 126 'load' 'accelerate_int_int_int_bool_int_bool_int_storage_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_bool_int_storage_4_load = load i32 %accelerate_int_int_int_bool_int_bool_int_storage_4" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 127 'load' 'accelerate_int_int_int_bool_int_bool_int_storage_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_bool_int_storage_5_load = load i32 %accelerate_int_int_int_bool_int_bool_int_storage_5" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 128 'load' 'accelerate_int_int_int_bool_int_bool_int_storage_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_bool_int_storage_6_load = load i32 %accelerate_int_int_int_bool_int_bool_int_storage_6" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 129 'load' 'accelerate_int_int_int_bool_int_bool_int_storage_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_bool_int_storage_7_load = load i32 %accelerate_int_int_int_bool_int_bool_int_storage_7" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 130 'load' 'accelerate_int_int_int_bool_int_bool_int_storage_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_bool_int_storage_8_load = load i32 %accelerate_int_int_int_bool_int_bool_int_storage_8" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 131 'load' 'accelerate_int_int_int_bool_int_bool_int_storage_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_bool_int_storage_9_load = load i32 %accelerate_int_int_int_bool_int_bool_int_storage_9" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 132 'load' 'accelerate_int_int_int_bool_int_bool_int_storage_9_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRiPiS0_PbibS0_E7storage_10_load = load i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_10" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 133 'load' 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_bool_int_storage = load i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_11" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 134 'load' 'accelerate_int_int_int_bool_int_bool_int_storage' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_bool_int_storage_7 = load i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_12" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 135 'load' 'accelerate_int_int_int_bool_int_bool_int_storage_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_bool_int_storage_8 = load i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_13" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 136 'load' 'accelerate_int_int_int_bool_int_bool_int_storage_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_bool_int_storage_9 = load i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_14" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 137 'load' 'accelerate_int_int_int_bool_int_bool_int_storage_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_bool_int_storage_10 = load i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_15" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 138 'load' 'accelerate_int_int_int_bool_int_bool_int_storage_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRiPiS0_PbibS0_E7storage_16_load = load i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_16" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 139 'load' 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_16_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRiPiS0_PbibS0_E7storage_17_load = load i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_17" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 140 'load' 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRiPiS0_PbibS0_E7storage_18_load = load i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_18" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 141 'load' 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_18_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRiPiS0_PbibS0_E7storage_19_load = load i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_19" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 142 'load' 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRiPiS0_PbibS0_E7storage_20_load = load i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_20" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 143 'load' 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_20_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_bool_int_storage_11 = load i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_21" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 144 'load' 'accelerate_int_int_int_bool_int_bool_int_storage_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_bool_int_storage_12 = load i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_22" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 145 'load' 'accelerate_int_int_int_bool_int_bool_int_storage_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (3.20ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.23i32.i32, i32 %accelerate_int_int_int_bool_int_bool_int_storage_load, i32 %accelerate_int_int_int_bool_int_bool_int_storage_1_load, i32 %accelerate_int_int_int_bool_int_bool_int_storage_2_load, i32 %accelerate_int_int_int_bool_int_bool_int_storage_3_load, i32 %accelerate_int_int_int_bool_int_bool_int_storage_4_load, i32 %accelerate_int_int_int_bool_int_bool_int_storage_5_load, i32 %accelerate_int_int_int_bool_int_bool_int_storage_6_load, i32 %accelerate_int_int_int_bool_int_bool_int_storage_7_load, i32 %accelerate_int_int_int_bool_int_bool_int_storage_8_load, i32 %accelerate_int_int_int_bool_int_bool_int_storage_9_load, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_10_load, i32 %accelerate_int_int_int_bool_int_bool_int_storage, i32 %accelerate_int_int_int_bool_int_bool_int_storage_7, i32 %accelerate_int_int_int_bool_int_bool_int_storage_8, i32 %accelerate_int_int_int_bool_int_bool_int_storage_9, i32 %accelerate_int_int_int_bool_int_bool_int_storage_10, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_16_load, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_17_load, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_18_load, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_19_load, i32 %p_ZZ10accelerateRiPiS0_PbibS0_E7storage_20_load, i32 %accelerate_int_int_int_bool_int_bool_int_storage_11, i32 %accelerate_int_int_int_bool_int_bool_int_storage_12, i32 %subrow_col_indices_read" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 146 'mux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 147 [2/2] (6.91ns)   --->   "%mul_ln23 = mul i32 %subrow_vals_read, i32 %tmp" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 147 'mul' 'mul_ln23' <Predicate = (mult_enables_load)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 148 [1/2] (6.91ns)   --->   "%mul_ln23 = mul i32 %subrow_vals_read, i32 %tmp" [SPMV_CSR_src/accelerator/accelerator.cpp:23]   --->   Operation 148 'mul' 'mul_ln23' <Predicate = (mult_enables_load)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.69>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln37)   --->   "%select_ln22 = select i1 %mult_enables_load, i32 %mul_ln23, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:22]   --->   Operation 149 'select' 'select_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [SPMV_CSR_src/accelerator/accelerator.cpp:37->SPMV_CSR_src/accelerator/accelerator.cpp:52]   --->   Operation 150 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln37 = add i32 %sum_load, i32 %select_ln22" [SPMV_CSR_src/accelerator/accelerator.cpp:37->SPMV_CSR_src/accelerator/accelerator.cpp:52]   --->   Operation 151 'add' 'add_ln37' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln37 = store i32 %add_ln37, i32 %sum" [SPMV_CSR_src/accelerator/accelerator.cpp:37->SPMV_CSR_src/accelerator/accelerator.cpp:52]   --->   Operation 152 'store' 'store_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [3/3] (4.14ns)   --->   "%call_ln53 = call void @reduce, i32 %out_r, i32 %add_ln37, i32 %label_r_read, i32 %reducer_circuit_levels_num_items_0, i32 %reducer_circuit_levels_buffer_value_0_0, i32 %reducer_circuit_levels_buffer_label_0_0, i32 %reducer_circuit_levels_num_items_1, i32 %reducer_circuit_levels_buffer_value_1_0, i1 %reducer_circuit_levels_valid_0, i32 %reducer_circuit_levels_buffer_value_0_1, i1 %reducer_circuit_levels_valid_1, i32 %reducer_circuit_levels_buffer_value_1_1, i32 %reducer_circuit_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:53]   --->   Operation 153 'call' 'call_ln53' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.03>
ST_6 : Operation 154 [2/3] (5.03ns)   --->   "%call_ln53 = call void @reduce, i32 %out_r, i32 %add_ln37, i32 %label_r_read, i32 %reducer_circuit_levels_num_items_0, i32 %reducer_circuit_levels_buffer_value_0_0, i32 %reducer_circuit_levels_buffer_label_0_0, i32 %reducer_circuit_levels_num_items_1, i32 %reducer_circuit_levels_buffer_value_1_0, i1 %reducer_circuit_levels_valid_0, i32 %reducer_circuit_levels_buffer_value_0_1, i1 %reducer_circuit_levels_valid_1, i32 %reducer_circuit_levels_buffer_value_1_1, i32 %reducer_circuit_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:53]   --->   Operation 154 'call' 'call_ln53' <Predicate = true> <Delay = 5.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.25>
ST_7 : Operation 155 [1/3] (4.25ns)   --->   "%call_ln53 = call void @reduce, i32 %out_r, i32 %add_ln37, i32 %label_r_read, i32 %reducer_circuit_levels_num_items_0, i32 %reducer_circuit_levels_buffer_value_0_0, i32 %reducer_circuit_levels_buffer_label_0_0, i32 %reducer_circuit_levels_num_items_1, i32 %reducer_circuit_levels_buffer_value_1_0, i1 %reducer_circuit_levels_valid_0, i32 %reducer_circuit_levels_buffer_value_0_1, i1 %reducer_circuit_levels_valid_1, i32 %reducer_circuit_levels_buffer_value_1_1, i32 %reducer_circuit_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:53]   --->   Operation 155 'call' 'call_ln53' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln54 = ret" [SPMV_CSR_src/accelerator/accelerator.cpp:54]   --->   Operation 156 'ret' 'ret_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('mult_enables_addr', SPMV_CSR_src/accelerator/accelerator.cpp:22) [176]  (0 ns)
	'load' operation ('mult_enables_load', SPMV_CSR_src/accelerator/accelerator.cpp:22) on array 'mult_enables' [177]  (2.32 ns)

 <State 2>: 3.2ns
The critical path consists of the following:
	'load' operation ('accelerate_int_int_int_bool_int_bool_int_storage_load', SPMV_CSR_src/accelerator/accelerator.cpp:23) on static variable 'accelerate_int_int_int_bool_int_bool_int_storage' [180]  (0 ns)
	'mux' operation ('tmp', SPMV_CSR_src/accelerator/accelerator.cpp:23) [203]  (3.2 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln23', SPMV_CSR_src/accelerator/accelerator.cpp:23) [204]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln23', SPMV_CSR_src/accelerator/accelerator.cpp:23) [204]  (6.91 ns)

 <State 5>: 6.69ns
The critical path consists of the following:
	'select' operation ('select_ln22', SPMV_CSR_src/accelerator/accelerator.cpp:22) [205]  (0 ns)
	'add' operation ('add_ln37', SPMV_CSR_src/accelerator/accelerator.cpp:37->SPMV_CSR_src/accelerator/accelerator.cpp:52) [207]  (2.55 ns)
	'call' operation ('call_ln53', SPMV_CSR_src/accelerator/accelerator.cpp:53) to 'reduce' [209]  (4.14 ns)

 <State 6>: 5.04ns
The critical path consists of the following:
	'call' operation ('call_ln53', SPMV_CSR_src/accelerator/accelerator.cpp:53) to 'reduce' [209]  (5.04 ns)

 <State 7>: 4.26ns
The critical path consists of the following:
	'call' operation ('call_ln53', SPMV_CSR_src/accelerator/accelerator.cpp:53) to 'reduce' [209]  (4.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
