// Seed: 3249877973
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output tri1 id_2,
    output wand id_3,
    input tri id_4,
    input wor id_5,
    input wand id_6
    , id_22,
    input tri0 id_7,
    input supply1 id_8,
    output wand id_9,
    output tri1 id_10,
    output uwire id_11,
    output tri0 id_12,
    output tri1 id_13,
    output wor id_14,
    input tri id_15
    , id_23,
    output tri1 id_16,
    input tri id_17,
    input tri0 id_18,
    output tri1 id_19,
    output supply0 id_20
);
  assign module_1.id_1 = 0;
  initial $clog2(23);
  ;
  assign id_11 = id_18;
endmodule
module module_0 #(
    parameter id_10 = 32'd92,
    parameter id_5  = 32'd86,
    parameter id_8  = 32'd25
) (
    input tri0 id_0,
    output wand id_1,
    output supply0 id_2,
    output uwire id_3,
    input wire id_4,
    input supply0 module_1,
    input tri1 id_6,
    input wor id_7,
    inout uwire _id_8,
    input tri1 id_9,
    input wire _id_10
);
  localparam id_12 = 1;
  wire [id_8 : id_5] id_13;
  assign id_3 = ~id_7;
  parameter id_14 = id_12;
  wire [id_8 : id_10] id_15;
  wire id_16;
  logic id_17;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_3,
      id_2,
      id_9,
      id_9,
      id_4,
      id_7,
      id_9,
      id_3,
      id_3,
      id_1,
      id_2,
      id_1,
      id_2,
      id_4,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
  parameter id_18 = -1;
endmodule
