Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  4 00:58:58 2020
| Host         : BenjiaH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mod_cpu_ps_wrapper_control_sets_placed.rpt
| Design       : mod_cpu_ps_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    72 |
| Unused register locations in slices containing registers |   110 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|      8 |           20 |
|     10 |            4 |
|     12 |            1 |
|    16+ |           44 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             752 |          114 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |             654 |           98 |
| Yes          | No                    | No                     |            1862 |          212 |
| Yes          | No                    | Yes                    |              36 |            4 |
| Yes          | Yes                   | No                     |            6228 |          795 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                           Enable Signal                                                                          |                                                               Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  NCSSK_top_inst/zero_point_find_inst/data_input_en_reg3        |                                                                                                                                                                  | NCSSK_top_inst/zero_point_find_inst/SCLR                                                                                                     |                1 |              2 |
|  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/gpio_core_1/gpio_io_o[0] |                                                                                                                                                                  | NCSSK_top_inst/zero_point_find_inst/SCLR                                                                                                     |                1 |              4 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                              |                1 |              4 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                   |                                                                                                                                                                  | NCSSK_top_inst/zero_point_find_inst/SCLR                                                                                                     |                3 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                 | mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                   | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                  |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                        |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                       | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  | mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                   | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                  |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                  |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                 | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                     | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                    |                2 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                   | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                  |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                 | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                      |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                   | mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                  |                2 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                   |                                                                                                                                                                  | NCSSK_top_inst/get_angle_inst/cnt[4]_i_1__1_n_0                                                                                              |                1 |             10 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                   | NCSSK_top_inst/get_zero_diff_inst/E[0]                                                                                                                           | NCSSK_top_inst/zero_point_find_inst/SCLR                                                                                                     |                1 |             10 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                   | NCSSK_top_inst/get_zero_diff_inst/div_gen_0_inst/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid                                                                       | NCSSK_top_inst/zero_point_find_inst/SCLR                                                                                                     |                1 |             10 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  | mod_cpu_ps_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                |                4 |             10 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | mod_cpu_ps_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                          |                1 |             12 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  NCSSK_top_inst/zero_point_find_inst/data_input_en_reg3        | NCSSK_top_inst/zero_point_find_inst/delay_t_all[18]_i_1_n_0                                                                                                      | NCSSK_top_inst/zero_point_find_inst/SCLR                                                                                                     |                2 |             18 |
|  NCSSK_top_inst/zero_point_find_inst/data_input_en_reg3        | NCSSK_top_inst/zero_point_find_inst/delay_t_all[8]_i_1_n_0                                                                                                       | NCSSK_top_inst/zero_point_find_inst/SCLR                                                                                                     |                2 |             18 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                              |                6 |             24 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                              |                3 |             24 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                              |                3 |             24 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                              |                2 |             24 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  | mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                5 |             26 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                              |                4 |             26 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                              |                2 |             28 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                              |                2 |             28 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                              |                3 |             32 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                |                5 |             36 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                  |                8 |             36 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  | mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                |                5 |             36 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                6 |             38 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                              |                7 |             40 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                              |                6 |             40 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                   | NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0]                                                                      | NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                              |                6 |             42 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                   | NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.output_stage/ce_and_rdy__0                                                                    | NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                            |                6 |             42 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                           | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                5 |             64 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  | mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Read_Reg_Rst__0                                                                             |                5 |             64 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                            | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                7 |             64 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[0]                   |               11 |             64 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                7 |             64 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                 | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                6 |             64 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                              |                9 |             68 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                              |                5 |             70 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                   |                                                                                                                                                                  |                                                                                                                                              |               11 |             90 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                              |                6 |             94 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                              |                7 |             94 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |               14 |             94 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |               14 |             94 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                              |                9 |             96 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                              |                9 |             96 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                              |               11 |             96 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                              |               10 |             96 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                   | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                       | NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                              |               17 |            120 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               12 |            120 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                   | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                       | NCSSK_top_inst/zero_point_find_inst/SCLR                                                                                                     |               22 |            160 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                  |                                                                                                                                              |              108 |            706 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                   | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                       |                                                                                                                                              |              143 |           1066 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                   | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                       | NCSSK_top_inst/get_zero_diff_inst/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                |              131 |           1344 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                   | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                       | NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                            |              561 |           4082 |
+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


