\indexentry{CMSIS@{CMSIS}|hyperpage}{5}
\indexentry{Stm32l4xx\_system@{Stm32l4xx\_system}|hyperpage}{5}
\indexentry{STM32L4xx\_System\_Private\_Includes@{STM32L4xx\_System\_Private\_Includes}|hyperpage}{5}
\indexentry{STM32L4xx\_System\_Private\_TypesDefinitions@{STM32L4xx\_System\_Private\_TypesDefinitions}|hyperpage}{5}
\indexentry{STM32L4xx\_System\_Private\_Defines@{STM32L4xx\_System\_Private\_Defines}|hyperpage}{5}
\indexentry{STM32L4xx\_System\_Private\_Defines@{STM32L4xx\_System\_Private\_Defines}!HSE\_VALUE@{HSE\_VALUE}|hyperpage}{6}
\indexentry{HSE\_VALUE@{HSE\_VALUE}!STM32L4xx\_System\_Private\_Defines@{STM32L4xx\_System\_Private\_Defines}|hyperpage}{6}
\indexentry{STM32L4xx\_System\_Private\_Defines@{STM32L4xx\_System\_Private\_Defines}!HSI\_VALUE@{HSI\_VALUE}|hyperpage}{6}
\indexentry{HSI\_VALUE@{HSI\_VALUE}!STM32L4xx\_System\_Private\_Defines@{STM32L4xx\_System\_Private\_Defines}|hyperpage}{6}
\indexentry{STM32L4xx\_System\_Private\_Defines@{STM32L4xx\_System\_Private\_Defines}!MSI\_VALUE@{MSI\_VALUE}|hyperpage}{6}
\indexentry{MSI\_VALUE@{MSI\_VALUE}!STM32L4xx\_System\_Private\_Defines@{STM32L4xx\_System\_Private\_Defines}|hyperpage}{6}
\indexentry{STM32L4xx\_System\_Private\_Macros@{STM32L4xx\_System\_Private\_Macros}|hyperpage}{6}
\indexentry{STM32L4xx\_System\_Private\_Variables@{STM32L4xx\_System\_Private\_Variables}|hyperpage}{6}
\indexentry{STM32L4xx\_System\_Private\_Variables@{STM32L4xx\_System\_Private\_Variables}!MSIRangeTable@{MSIRangeTable}|hyperpage}{6}
\indexentry{MSIRangeTable@{MSIRangeTable}!STM32L4xx\_System\_Private\_Variables@{STM32L4xx\_System\_Private\_Variables}|hyperpage}{6}
\indexentry{STM32L4xx\_System\_Private\_FunctionPrototypes@{STM32L4xx\_System\_Private\_FunctionPrototypes}|hyperpage}{7}
\indexentry{STM32L4xx\_System\_Private\_Functions@{STM32L4xx\_System\_Private\_Functions}|hyperpage}{7}
\indexentry{STM32L4xx\_System\_Private\_Functions@{STM32L4xx\_System\_Private\_Functions}!SystemCoreClockUpdate@{SystemCoreClockUpdate}|hyperpage}{7}
\indexentry{SystemCoreClockUpdate@{SystemCoreClockUpdate}!STM32L4xx\_System\_Private\_Functions@{STM32L4xx\_System\_Private\_Functions}|hyperpage}{7}
\indexentry{STM32L4xx\_System\_Private\_Functions@{STM32L4xx\_System\_Private\_Functions}!SystemInit@{SystemInit}|hyperpage}{8}
\indexentry{SystemInit@{SystemInit}!STM32L4xx\_System\_Private\_Functions@{STM32L4xx\_System\_Private\_Functions}|hyperpage}{8}
\indexentry{Core/Src/adc.c@{Core/Src/adc.c}|hyperpage}{9}
\indexentry{adc.c@{adc.c}!HAL\_ADC\_MspDeInit@{HAL\_ADC\_MspDeInit}|hyperpage}{10}
\indexentry{HAL\_ADC\_MspDeInit@{HAL\_ADC\_MspDeInit}!adc.c@{adc.c}|hyperpage}{10}
\indexentry{adc.c@{adc.c}!HAL\_ADC\_MspInit@{HAL\_ADC\_MspInit}|hyperpage}{10}
\indexentry{HAL\_ADC\_MspInit@{HAL\_ADC\_MspInit}!adc.c@{adc.c}|hyperpage}{10}
\indexentry{adc.c@{adc.c}!MX\_ADC1\_Init@{MX\_ADC1\_Init}|hyperpage}{10}
\indexentry{MX\_ADC1\_Init@{MX\_ADC1\_Init}!adc.c@{adc.c}|hyperpage}{10}
\indexentry{Core/Src/display.c@{Core/Src/display.c}|hyperpage}{10}
\indexentry{display.c@{display.c}!display\_send\_instruction@{display\_send\_instruction}|hyperpage}{11}
\indexentry{display\_send\_instruction@{display\_send\_instruction}!display.c@{display.c}|hyperpage}{11}
\indexentry{display.c@{display.c}!display\_transmit@{display\_transmit}|hyperpage}{12}
\indexentry{display\_transmit@{display\_transmit}!display.c@{display.c}|hyperpage}{12}
\indexentry{display.c@{display.c}!display\_write@{display\_write}|hyperpage}{12}
\indexentry{display\_write@{display\_write}!display.c@{display.c}|hyperpage}{12}
\indexentry{display.c@{display.c}!display\_write\_row@{display\_write\_row}|hyperpage}{12}
\indexentry{display\_write\_row@{display\_write\_row}!display.c@{display.c}|hyperpage}{12}
\indexentry{display.c@{display.c}!set\_row@{set\_row}|hyperpage}{13}
\indexentry{set\_row@{set\_row}!display.c@{display.c}|hyperpage}{13}
\indexentry{display.c@{display.c}!split\_byte@{split\_byte}|hyperpage}{13}
\indexentry{split\_byte@{split\_byte}!display.c@{display.c}|hyperpage}{13}
\indexentry{Core/Src/gpio.c@{Core/Src/gpio.c}|hyperpage}{13}
\indexentry{gpio.c@{gpio.c}!MX\_GPIO\_Init@{MX\_GPIO\_Init}|hyperpage}{14}
\indexentry{MX\_GPIO\_Init@{MX\_GPIO\_Init}!gpio.c@{gpio.c}|hyperpage}{14}
\indexentry{Core/Src/main.c@{Core/Src/main.c}|hyperpage}{14}
\indexentry{main.c@{main.c}!Error\_Handler@{Error\_Handler}|hyperpage}{15}
\indexentry{Error\_Handler@{Error\_Handler}!main.c@{main.c}|hyperpage}{15}
\indexentry{main.c@{main.c}!HAL\_TIM\_PeriodElapsedCallback@{HAL\_TIM\_PeriodElapsedCallback}|hyperpage}{16}
\indexentry{HAL\_TIM\_PeriodElapsedCallback@{HAL\_TIM\_PeriodElapsedCallback}!main.c@{main.c}|hyperpage}{16}
\indexentry{main.c@{main.c}!HAL\_UART\_RxCpltCallback@{HAL\_UART\_RxCpltCallback}|hyperpage}{16}
\indexentry{HAL\_UART\_RxCpltCallback@{HAL\_UART\_RxCpltCallback}!main.c@{main.c}|hyperpage}{16}
\indexentry{main.c@{main.c}!HAL\_UART\_TxCpltCallback@{HAL\_UART\_TxCpltCallback}|hyperpage}{17}
\indexentry{HAL\_UART\_TxCpltCallback@{HAL\_UART\_TxCpltCallback}!main.c@{main.c}|hyperpage}{17}
\indexentry{main.c@{main.c}!main@{main}|hyperpage}{17}
\indexentry{main@{main}!main.c@{main.c}|hyperpage}{17}
\indexentry{main.c@{main.c}!MX\_FREERTOS\_Init@{MX\_FREERTOS\_Init}|hyperpage}{17}
\indexentry{MX\_FREERTOS\_Init@{MX\_FREERTOS\_Init}!main.c@{main.c}|hyperpage}{17}
\indexentry{main.c@{main.c}!SystemClock\_Config@{SystemClock\_Config}|hyperpage}{18}
\indexentry{SystemClock\_Config@{SystemClock\_Config}!main.c@{main.c}|hyperpage}{18}
\indexentry{Core/Src/potentiometer.c@{Core/Src/potentiometer.c}|hyperpage}{18}
\indexentry{potentiometer.c@{potentiometer.c}!get\_potentiometer\_value@{get\_potentiometer\_value}|hyperpage}{18}
\indexentry{get\_potentiometer\_value@{get\_potentiometer\_value}!potentiometer.c@{potentiometer.c}|hyperpage}{18}
\indexentry{Core/Src/rtc.c@{Core/Src/rtc.c}|hyperpage}{19}
\indexentry{rtc.c@{rtc.c}!HAL\_RTC\_MspInit@{HAL\_RTC\_MspInit}|hyperpage}{19}
\indexentry{HAL\_RTC\_MspInit@{HAL\_RTC\_MspInit}!rtc.c@{rtc.c}|hyperpage}{19}
\indexentry{rtc.c@{rtc.c}!MX\_RTC\_Init@{MX\_RTC\_Init}|hyperpage}{20}
\indexentry{MX\_RTC\_Init@{MX\_RTC\_Init}!rtc.c@{rtc.c}|hyperpage}{20}
\indexentry{Core/Src/spi.c@{Core/Src/spi.c}|hyperpage}{20}
\indexentry{spi.c@{spi.c}!HAL\_SPI\_MspDeInit@{HAL\_SPI\_MspDeInit}|hyperpage}{21}
\indexentry{HAL\_SPI\_MspDeInit@{HAL\_SPI\_MspDeInit}!spi.c@{spi.c}|hyperpage}{21}
\indexentry{spi.c@{spi.c}!HAL\_SPI\_MspInit@{HAL\_SPI\_MspInit}|hyperpage}{21}
\indexentry{HAL\_SPI\_MspInit@{HAL\_SPI\_MspInit}!spi.c@{spi.c}|hyperpage}{21}
\indexentry{Core/Src/stm32l4xx\_hal\_msp.c@{Core/Src/stm32l4xx\_hal\_msp.c}|hyperpage}{21}
\indexentry{stm32l4xx\_hal\_msp.c@{stm32l4xx\_hal\_msp.c}!HAL\_MspInit@{HAL\_MspInit}|hyperpage}{22}
\indexentry{HAL\_MspInit@{HAL\_MspInit}!stm32l4xx\_hal\_msp.c@{stm32l4xx\_hal\_msp.c}|hyperpage}{22}
\indexentry{Core/Src/stm32l4xx\_hal\_timebase\_tim.c@{Core/Src/stm32l4xx\_hal\_timebase\_tim.c}|hyperpage}{22}
\indexentry{stm32l4xx\_hal\_timebase\_tim.c@{stm32l4xx\_hal\_timebase\_tim.c}!HAL\_InitTick@{HAL\_InitTick}|hyperpage}{23}
\indexentry{HAL\_InitTick@{HAL\_InitTick}!stm32l4xx\_hal\_timebase\_tim.c@{stm32l4xx\_hal\_timebase\_tim.c}|hyperpage}{23}
\indexentry{stm32l4xx\_hal\_timebase\_tim.c@{stm32l4xx\_hal\_timebase\_tim.c}!HAL\_ResumeTick@{HAL\_ResumeTick}|hyperpage}{23}
\indexentry{HAL\_ResumeTick@{HAL\_ResumeTick}!stm32l4xx\_hal\_timebase\_tim.c@{stm32l4xx\_hal\_timebase\_tim.c}|hyperpage}{23}
\indexentry{stm32l4xx\_hal\_timebase\_tim.c@{stm32l4xx\_hal\_timebase\_tim.c}!HAL\_SuspendTick@{HAL\_SuspendTick}|hyperpage}{23}
\indexentry{HAL\_SuspendTick@{HAL\_SuspendTick}!stm32l4xx\_hal\_timebase\_tim.c@{stm32l4xx\_hal\_timebase\_tim.c}|hyperpage}{23}
\indexentry{Core/Src/stm32l4xx\_it.c@{Core/Src/stm32l4xx\_it.c}|hyperpage}{24}
\indexentry{Core/Src/syscalls.c@{Core/Src/syscalls.c}|hyperpage}{25}
\indexentry{Core/Src/sysmem.c@{Core/Src/sysmem.c}|hyperpage}{26}
\indexentry{sysmem.c@{sysmem.c}!\_sbrk@{\_sbrk}|hyperpage}{27}
\indexentry{\_sbrk@{\_sbrk}!sysmem.c@{sysmem.c}|hyperpage}{27}
\indexentry{Core/Src/system\_stm32l4xx.c@{Core/Src/system\_stm32l4xx.c}|hyperpage}{28}
\indexentry{Core/Src/tim.c@{Core/Src/tim.c}|hyperpage}{29}
\indexentry{tim.c@{tim.c}!HAL\_TIM\_MspPostInit@{HAL\_TIM\_MspPostInit}|hyperpage}{30}
\indexentry{HAL\_TIM\_MspPostInit@{HAL\_TIM\_MspPostInit}!tim.c@{tim.c}|hyperpage}{30}
\indexentry{Core/Src/uart.c@{Core/Src/uart.c}|hyperpage}{30}
\indexentry{uart.c@{uart.c}!uart\_get\_clock\_input@{uart\_get\_clock\_input}|hyperpage}{31}
\indexentry{uart\_get\_clock\_input@{uart\_get\_clock\_input}!uart.c@{uart.c}|hyperpage}{31}
\indexentry{uart.c@{uart.c}!uart\_println@{uart\_println}|hyperpage}{31}
\indexentry{uart\_println@{uart\_println}!uart.c@{uart.c}|hyperpage}{31}
\indexentry{uart.c@{uart.c}!uart\_printnum@{uart\_printnum}|hyperpage}{31}
\indexentry{uart\_printnum@{uart\_printnum}!uart.c@{uart.c}|hyperpage}{31}
\indexentry{uart.c@{uart.c}!uart\_receive@{uart\_receive}|hyperpage}{31}
\indexentry{uart\_receive@{uart\_receive}!uart.c@{uart.c}|hyperpage}{31}
\indexentry{uart.c@{uart.c}!uart\_send@{uart\_send}|hyperpage}{31}
\indexentry{uart\_send@{uart\_send}!uart.c@{uart.c}|hyperpage}{31}
\indexentry{Core/Src/usart.c@{Core/Src/usart.c}|hyperpage}{32}
\indexentry{usart.c@{usart.c}!HAL\_UART\_MspDeInit@{HAL\_UART\_MspDeInit}|hyperpage}{32}
\indexentry{HAL\_UART\_MspDeInit@{HAL\_UART\_MspDeInit}!usart.c@{usart.c}|hyperpage}{32}
\indexentry{usart.c@{usart.c}!HAL\_UART\_MspInit@{HAL\_UART\_MspInit}|hyperpage}{32}
\indexentry{HAL\_UART\_MspInit@{HAL\_UART\_MspInit}!usart.c@{usart.c}|hyperpage}{32}
