## David Raibaut
**BSE ECE, BS Mathematics, & BS Computer Science @ Duke University**

_Focused on Hardware-Software Co-Design, Ultra-Low Latency FPGA Systems, and Computational Physics._

### üõ†Ô∏è Technical Focus¬†
I build systems at the intersection of mathematical rigor and physical hardware constraints.

My work spans from high-energy physics data triggers at the LHC to architecting custom SIMD accelerators for real-time rendering and sparse AI workloads.

- **FPGA / RTL**: SystemVerilog, Verilog, Vivado, Timing Closure (Artix-7), CDC Synchronization.
- **Systems**: C/C++, RISC-V/MIPS ISA, Drivers, Memory-Mapped I/O.
- **Mathematics**: Real Analysis (Measure Theory), PDEs, Dynamical Systems, Probability.

### üî¨ Research & Impact
- Duke Physics (Kotwal Lab): Optimizing real-time particle detection algorithms for the LHC. Reduced data pipeline latency by 40% through hardware-centric algorithmic redesign. 
- Duke ECE (APEX Lab): Incoming researcher under Dr. Lisa Wu Wills, exploring Domain-Specific Architectures (DSAs) for complex scientific workloads. 
- Publication: Acknowledged in [Nature](https://www.nature.com/articles/s41598-025-17888-0) (2024) for FPGA-optimized algorithms in HEP.

### üèóÔ∏è Featured Projects
| Project	| Description	| Tech Stack |
| --- | --- | --- |
| DIAMOND SoC |	25-core SIMD GPU + 32-bit RISC CPU with 2D orthogonal broadcast network. Capable of rendering dynamic 3D raytraced scenes at 60FPS on A7 fabric | Verilog, Artix-7, CDC, Assembly |
| HSA Sparse TPU	| Hybrid MMM/MVM accelerator for Transformer workloads; 100MHz timing closure. Custom transmission protocol and python driver for host - fpga (nexys a7) communication. | SystemVerilog, Python |

### üèÜ Honors
- First-year Julia Dale Prize in Mathematics
