// Seed: 991825703
module module_0;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input tri0 id_2
);
  logic id_4;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_12 = 32'd46,
    parameter id_4  = 32'd66
) (
    input uwire id_0,
    input supply1 id_1,
    input tri id_2,
    output wire id_3,
    input wor _id_4,
    output tri1 id_5,
    output tri id_6,
    output uwire id_7,
    output logic id_8,
    output logic id_9,
    output wire id_10,
    output tri id_11,
    input tri1 _id_12,
    output wor id_13,
    output tri0 id_14,
    output tri0 id_15#(1, 1),
    input tri1 id_16,
    input uwire id_17,
    output tri0 id_18,
    input uwire id_19,
    output tri1 id_20,
    output tri1 id_21,
    input wand id_22,
    input tri id_23
);
  module_0 modCall_1 ();
  bit [id_4 : id_12  &  1 'h0] id_25 = id_19;
  always @(posedge 1) begin : LABEL_0
    begin : LABEL_1
      $clog2(37);
      ;
      id_25 <= id_23;
      wait (-1);
      id_8 <= -1 == id_25;
      id_9 <= ~id_1;
    end
  end
  logic id_26;
endmodule
