<!DOCTYPE html>
<html lang="en">

<head>
  <title>
  Qemu - Data object exchange DOE · Techiedeepdive
</title>
  <meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="color-scheme" content="light dark">




<meta name="description" content="This is a quick write-up about Qemu DOE emulation. DOE is part of PCIe and CXL extended capabilities. Technically, It&rsquo;s optional but is important part of IDE starting gen5.
Starting with cxl_usp_read_config is one of the places where pcie_doe_read_config is called. It seems it&rsquo;s only supported with CXL which kinda matches what kernel implements. If it&rsquo;s DOE extended address, it will fall back to pci_default_read_config.
static uint32_t cxl_usp_read_config(PCIDevice *d, uint32_t address, int len) { CXLUpstreamPort *usp = CXL_USP(d); uint32_t val; if (pcie_doe_read_config(&amp;usp-&gt;doe_cdat, address, len, &amp;val)) { return val; } return pci_default_read_config(d, address, len); } pcie_doe_read_config reads the fields when address matches the DW in DOW extended configuration address space.">
<meta name="keywords" content="">

<meta name="twitter:card" content="summary_large_image"/>
<meta name="twitter:image" content=""/>

<meta name="twitter:title" content="Qemu - Data object exchange DOE"/>
<meta name="twitter:description" content="This is a quick write-up about Qemu DOE emulation. DOE is part of PCIe and CXL extended capabilities. Technically, It&rsquo;s optional but is important part of IDE starting gen5.
Starting with cxl_usp_read_config is one of the places where pcie_doe_read_config is called. It seems it&rsquo;s only supported with CXL which kinda matches what kernel implements. If it&rsquo;s DOE extended address, it will fall back to pci_default_read_config.
static uint32_t cxl_usp_read_config(PCIDevice *d, uint32_t address, int len) { CXLUpstreamPort *usp = CXL_USP(d); uint32_t val; if (pcie_doe_read_config(&amp;usp-&gt;doe_cdat, address, len, &amp;val)) { return val; } return pci_default_read_config(d, address, len); } pcie_doe_read_config reads the fields when address matches the DW in DOW extended configuration address space."/>

<meta property="og:title" content="Qemu - Data object exchange DOE" />
<meta property="og:description" content="This is a quick write-up about Qemu DOE emulation. DOE is part of PCIe and CXL extended capabilities. Technically, It&rsquo;s optional but is important part of IDE starting gen5.
Starting with cxl_usp_read_config is one of the places where pcie_doe_read_config is called. It seems it&rsquo;s only supported with CXL which kinda matches what kernel implements. If it&rsquo;s DOE extended address, it will fall back to pci_default_read_config.
static uint32_t cxl_usp_read_config(PCIDevice *d, uint32_t address, int len) { CXLUpstreamPort *usp = CXL_USP(d); uint32_t val; if (pcie_doe_read_config(&amp;usp-&gt;doe_cdat, address, len, &amp;val)) { return val; } return pci_default_read_config(d, address, len); } pcie_doe_read_config reads the fields when address matches the DW in DOW extended configuration address space." />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/2023/04/qemu-data-object-exchange-doe/" /><meta property="og:image" content=""/><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-04-01T00:00:00+00:00" />
<meta property="article:modified_time" content="2023-04-01T00:00:00+00:00" /><meta property="og:site_name" content="Techiedeepdive" />





<link rel="canonical" href="/posts/2023/04/qemu-data-object-exchange-doe/">


<link rel="preload" href="/fonts/forkawesome-webfont.woff2?v=1.2.0" as="font" type="font/woff2" crossorigin>


  
  
  <link rel="stylesheet" href="/css/coder.min.0669b62fc2c181a12a4ba10be9984e385c9a5e83dc7cb7ae3759ad0b98d7e8b2.css" integrity="sha256-Bmm2L8LBgaEqS6EL6ZhOOFyaXoPcfLeuN1mtC5jX6LI=" crossorigin="anonymous" media="screen" />






  
    
    
    <link rel="stylesheet" href="/css/coder-dark.min.f6534b0b446b75d9b6ad77a97d43ede2ddaeff1b6e2361fb7198d6f8fcb7f83f.css" integrity="sha256-9lNLC0Rrddm2rXepfUPt4t2u/xtuI2H7cZjW&#43;Py3&#43;D8=" crossorigin="anonymous" media="screen" />
  



 




<link rel="icon" type="image/png" href="/images/favicon-32x32.png" sizes="32x32">
<link rel="icon" type="image/png" href="/images/favicon-16x16.png" sizes="16x16">

<link rel="apple-touch-icon" href="/images/apple-touch-icon.png">
<link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon.png">

<link rel="manifest" href="/site.webmanifest">
<link rel="mask-icon" href="/images/safari-pinned-tab.svg" color="#5bbad5">




<meta name="generator" content="Hugo 0.92.2" />





</head>






<body class="preload-transitions colorscheme-auto">
  
<div class="float-container">
    <a id="dark-mode-toggle" class="colorscheme-toggle">
        <i class="fa fa-adjust fa-fw" aria-hidden="true"></i>
    </a>
</div>


  <main class="wrapper">
    <nav class="navigation">
  <section class="container">
    <a class="navigation-title" href="/">
      Techiedeepdive
    </a>
    
      <input type="checkbox" id="menu-toggle" />
      <label class="menu-button float-right" for="menu-toggle">
        <i class="fa fa-bars fa-fw" aria-hidden="true"></i>
      </label>
      <ul class="navigation-list">
        
          
            <li class="navigation-item">
              <a class="navigation-link" href="/posts">Blog</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link" href="/reading-list/">Reading list</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link" href="/tags/">Tags</a>
            </li>
          
        
        
      </ul>
    
  </section>
</nav>


    <div class="content">
      
  <section class="container post">
    <article>
      <header>
        <div class="post-title">
          <h1 class="title">
            <a class="title-link" href="/posts/2023/04/qemu-data-object-exchange-doe/">
              Qemu - Data object exchange DOE
            </a>
          </h1>
        </div>
        <div class="post-meta">
          <div class="date">
            <span class="posted-on">
              <i class="fa fa-calendar" aria-hidden="true"></i>
              <time datetime="2023-04-01T00:00:00Z">
                April 1, 2023
              </time>
            </span>
            <span class="reading-time">
              <i class="fa fa-clock-o" aria-hidden="true"></i>
              3-minute read
            </span>
          </div>
          
          
          <div class="tags">
  <i class="fa fa-tag" aria-hidden="true"></i>
    <span class="tag">
      <a href="/tags/qemu/">qemu</a>
    </span>
      <span class="separator">•</span>
    <span class="tag">
      <a href="/tags/pcie/">pcie</a>
    </span></div>

        </div>
      </header>

      <div class="post-content">
        
        <p>This is a quick write-up about Qemu DOE emulation. DOE is part of PCIe and CXL extended capabilities. Technically, It&rsquo;s optional but is important part of IDE starting gen5.</p>
<p>Starting with <code>cxl_usp_read_config</code> is one of the places where <code>pcie_doe_read_config</code> is called. It seems it&rsquo;s only supported with CXL which kinda matches what kernel implements. If it&rsquo;s DOE extended address, it will fall back to <code>pci_default_read_config</code>.</p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-c" data-lang="c"><span style="color:#fff;font-weight:bold">static</span> <span style="color:#fff;font-weight:bold">uint32_t</span> cxl_usp_read_config(PCIDevice *d, <span style="color:#fff;font-weight:bold">uint32_t</span> address, <span style="color:#fff;font-weight:bold">int</span> len)
{
    CXLUpstreamPort *usp = CXL_USP(d);
    <span style="color:#fff;font-weight:bold">uint32_t</span> val;

    <span style="color:#fff;font-weight:bold">if</span> (pcie_doe_read_config(&amp;usp-&gt;doe_cdat, address, len, &amp;val)) {
        <span style="color:#fff;font-weight:bold">return</span> val;
    }

    <span style="color:#fff;font-weight:bold">return</span> pci_default_read_config(d, address, len);
}
</code></pre></div><p><code>pcie_doe_read_config</code> reads the fields when address matches the DW in DOW extended configuration address space. Other than configuration access, The important thing here is reading/writing from <code>read_mbox</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-c" data-lang="c"><span style="color:#fff;font-weight:bold">bool</span> pcie_doe_read_config(DOECap *doe_cap, <span style="color:#fff;font-weight:bold">uint32_t</span> addr, <span style="color:#fff;font-weight:bold">int</span> size,
                          <span style="color:#fff;font-weight:bold">uint32_t</span> *buf)
{
    <span style="color:#fff;font-weight:bold">uint16_t</span> doe_offset = doe_cap-&gt;offset;


    addr -= doe_offset;
    *buf = <span style="color:#ff0;font-weight:bold">0</span>;

    <span style="color:#fff;font-weight:bold">if</span> (range_covers_byte(PCI_EXP_DOE_CAP, DWORD_BYTE, addr)) {
        *buf = FIELD_DP32(*buf, PCI_DOE_CAP_REG, INTR_SUPP,
                          doe_cap-&gt;cap.intr);
        *buf = FIELD_DP32(*buf, PCI_DOE_CAP_REG, DOE_INTR_MSG_NUM,
                          doe_cap-&gt;cap.vec);
    } <span style="color:#fff;font-weight:bold">else</span> <span style="color:#fff;font-weight:bold">if</span> (range_covers_byte(PCI_EXP_DOE_CTRL, DWORD_BYTE, addr)) {
        <span style="color:#007f7f">/* Must return ABORT=0 and GO=0 */</span>
        *buf = FIELD_DP32(*buf, PCI_DOE_CAP_CONTROL, DOE_INTR_EN,
                          doe_cap-&gt;ctrl.intr);
    } <span style="color:#fff;font-weight:bold">else</span> <span style="color:#fff;font-weight:bold">if</span> (range_covers_byte(PCI_EXP_DOE_STATUS, DWORD_BYTE, addr)) {
        *buf = FIELD_DP32(*buf, PCI_DOE_CAP_STATUS, DOE_BUSY,
                          doe_cap-&gt;status.busy);
        *buf = FIELD_DP32(*buf, PCI_DOE_CAP_STATUS, DOE_INTR_STATUS,
                          doe_cap-&gt;status.intr);
        *buf = FIELD_DP32(*buf, PCI_DOE_CAP_STATUS, DOE_ERROR,
                          doe_cap-&gt;status.error);
        *buf = FIELD_DP32(*buf, PCI_DOE_CAP_STATUS, DATA_OBJ_RDY,
                          doe_cap-&gt;status.ready);
    <span style="color:#007f7f">/* Mailbox should be DW accessed */</span>
    } <span style="color:#fff;font-weight:bold">else</span> <span style="color:#fff;font-weight:bold">if</span> (addr == PCI_EXP_DOE_RD_DATA_MBOX &amp;&amp; size == DWORD_BYTE) {
        <span style="color:#fff;font-weight:bold">if</span> (doe_cap-&gt;status.ready &amp;&amp; !doe_cap-&gt;status.error) {
            *buf = doe_cap-&gt;read_mbox[doe_cap-&gt;read_mbox_idx];
        }
    }

  ...
}
</code></pre></div><p>It&rsquo;s probably good idea to start from the top. <code>pcie_doe_init</code> adds capability and creates mailboxes. It&rsquo;s called from <code>cxl_usp_realize</code>.</p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-c" data-lang="c"><span style="color:#fff;font-weight:bold">void</span> pcie_doe_init(PCIDevice *dev, DOECap *doe_cap, <span style="color:#fff;font-weight:bold">uint16_t</span> offset,
                   DOEProtocol *protocols, <span style="color:#fff;font-weight:bold">bool</span> intr, <span style="color:#fff;font-weight:bold">uint16_t</span> vec)
{
    pcie_add_capability(dev, PCI_EXT_CAP_ID_DOE, <span style="color:#ff0;font-weight:bold">0x1</span>, offset,
                        PCI_DOE_SIZEOF);

    doe_cap-&gt;write_mbox = g_malloc0(PCI_DOE_DW_SIZE_MAX * DWORD_BYTE);
    doe_cap-&gt;read_mbox = g_malloc0(PCI_DOE_DW_SIZE_MAX * DWORD_BYTE);

    pcie_doe_reset_mbox(doe_cap);
}

</code></pre></div><p>Back to post-init write, when sender (linux kernel) writes to control register, it calls some handlers to handle control bits change. Also, in case of RD mailbox, qemu sets the ready bit in control reg.</p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-c" data-lang="c"><span style="color:#fff;font-weight:bold">void</span> pcie_doe_write_config(DOECap *doe_cap,
                           <span style="color:#fff;font-weight:bold">uint32_t</span> addr, <span style="color:#fff;font-weight:bold">uint32_t</span> val, <span style="color:#fff;font-weight:bold">int</span> size)
{

    <span style="color:#fff;font-weight:bold">switch</span> (addr) {
    <span style="color:#fff;font-weight:bold">case</span> PCI_EXP_DOE_CTRL:
        <span style="color:#fff;font-weight:bold">if</span> (FIELD_EX32(val, PCI_DOE_CAP_CONTROL, DOE_ABORT)) {
            pcie_doe_set_ready(doe_cap, <span style="color:#ff0;font-weight:bold">0</span>);
            pcie_doe_set_error(doe_cap, <span style="color:#ff0;font-weight:bold">0</span>);
            pcie_doe_reset_mbox(doe_cap);
            <span style="color:#fff;font-weight:bold">return</span>;
        }

        <span style="color:#fff;font-weight:bold">if</span> (FIELD_EX32(val, PCI_DOE_CAP_CONTROL, DOE_GO)) {
            pcie_doe_prepare_rsp(doe_cap);
        }
    ...
    ...
    ...
    <span style="color:#fff;font-weight:bold">case</span> PCI_EXP_DOE_RD_DATA_MBOX:
        <span style="color:#007f7f">/* Mailbox should be DW accessed */</span>
        <span style="color:#fff;font-weight:bold">if</span> (size != DWORD_BYTE) {
            <span style="color:#fff;font-weight:bold">return</span>;
        }
        doe_cap-&gt;read_mbox_idx++;
        <span style="color:#fff;font-weight:bold">if</span> (doe_cap-&gt;read_mbox_idx == doe_cap-&gt;read_mbox_len) {
            pcie_doe_reset_mbox(doe_cap);
            pcie_doe_set_ready(doe_cap, <span style="color:#ff0;font-weight:bold">0</span>);
        } <span style="color:#fff;font-weight:bold">else</span> <span style="color:#fff;font-weight:bold">if</span> (doe_cap-&gt;read_mbox_idx &gt; doe_cap-&gt;read_mbox_len) {
            <span style="color:#007f7f">/* Underflow */</span>
            pcie_doe_set_error(doe_cap, <span style="color:#ff0;font-weight:bold">1</span>);
        }
        <span style="color:#fff;font-weight:bold">break</span>;
    <span style="color:#fff;font-weight:bold">case</span> PCI_EXP_DOE_WR_DATA_MBOX:
        <span style="color:#007f7f">/* Mailbox should be DW accessed */</span>
        <span style="color:#fff;font-weight:bold">if</span> (size != DWORD_BYTE) {
            <span style="color:#fff;font-weight:bold">return</span>;
        }
        doe_cap-&gt;write_mbox[doe_cap-&gt;write_mbox_len] = val;
        doe_cap-&gt;write_mbox_len++;
        <span style="color:#fff;font-weight:bold">break</span>;
</code></pre></div><p><code>handle_request</code> is set depending on the protocol. In case of discovery request is sent, <code>pcie_doe_discovery</code> is called</p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-c" data-lang="c"><span style="color:#fff;font-weight:bold">static</span> <span style="color:#fff;font-weight:bold">void</span> pcie_doe_prepare_rsp(DOECap *doe_cap)
{

    <span style="color:#fff;font-weight:bold">if</span> (doe_cap-&gt;write_mbox[<span style="color:#ff0;font-weight:bold">0</span>] ==
        DATA_OBJ_BUILD_HEADER1(PCI_VENDOR_ID_PCI_SIG, PCI_SIG_DOE_DISCOVERY)) {
        handle_request = pcie_doe_discovery;
    } <span style="color:#fff;font-weight:bold">else</span> {
        <span style="color:#fff;font-weight:bold">for</span> (p = <span style="color:#ff0;font-weight:bold">0</span>; p &lt; doe_cap-&gt;protocol_num - <span style="color:#ff0;font-weight:bold">1</span>; p++) {
            <span style="color:#fff;font-weight:bold">if</span> (doe_cap-&gt;write_mbox[<span style="color:#ff0;font-weight:bold">0</span>] ==
                pcie_doe_build_protocol(&amp;doe_cap-&gt;protocols[p])) {
                handle_request = doe_cap-&gt;protocols[p].handle_request;
                <span style="color:#fff;font-weight:bold">break</span>;
            }
        }
    }

   ...
   ...
    <span style="color:#fff;font-weight:bold">if</span> (handle_request &amp;&amp; (doe_cap-&gt;write_mbox_len ==
        pcie_doe_get_obj_len(pcie_doe_get_write_mbox_ptr(doe_cap)))) {
        success = handle_request(doe_cap);
    }

    <span style="color:#fff;font-weight:bold">if</span> (success) {
        pcie_doe_set_ready(doe_cap, <span style="color:#ff0;font-weight:bold">1</span>);
    } <span style="color:#fff;font-weight:bold">else</span> {
        pcie_doe_reset_mbox(doe_cap);
    }
}

</code></pre></div><p>In <code>pcie_doe_discovery</code>, response is created(including setting next index) and call <code>pcie_doe_set_rsp</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-c" data-lang="c"><span style="color:#fff;font-weight:bold">static</span> <span style="color:#fff;font-weight:bold">bool</span> pcie_doe_discovery(DOECap *doe_cap)
{
    ...
    ...
    rsp.header = (DOEHeader) {
        .vendor_id = PCI_VENDOR_ID_PCI_SIG,
        .data_obj_type = PCI_SIG_DOE_DISCOVERY,
        .length = DIV_ROUND_UP(<span style="color:#fff;font-weight:bold">sizeof</span>(DoeDiscoveryRsp), DWORD_BYTE),
    };

    <span style="color:#fff;font-weight:bold">if</span> (index == <span style="color:#ff0;font-weight:bold">0</span>) {
        rsp.vendor_id = PCI_VENDOR_ID_PCI_SIG;
        rsp.data_obj_type = PCI_SIG_DOE_DISCOVERY;
    } <span style="color:#fff;font-weight:bold">else</span> {
        <span style="color:#fff;font-weight:bold">if</span> (index &lt; doe_cap-&gt;protocol_num) {
            prot = &amp;doe_cap-&gt;protocols[index - <span style="color:#ff0;font-weight:bold">1</span>];
            rsp.vendor_id = prot-&gt;vendor_id;
            rsp.data_obj_type = prot-&gt;data_obj_type;
        } <span style="color:#fff;font-weight:bold">else</span> {
            rsp.vendor_id = <span style="color:#ff0;font-weight:bold">0xFFFF</span>;
            rsp.data_obj_type = <span style="color:#ff0;font-weight:bold">0xFF</span>;
        }
    }

    <span style="color:#fff;font-weight:bold">if</span> (index + <span style="color:#ff0;font-weight:bold">1</span> == doe_cap-&gt;protocol_num) {
        rsp.next_index = <span style="color:#ff0;font-weight:bold">0</span>;
    } <span style="color:#fff;font-weight:bold">else</span> {
        rsp.next_index = index + <span style="color:#ff0;font-weight:bold">1</span>;
    }

    pcie_doe_set_rsp(doe_cap, &amp;rsp);

    <span style="color:#fff;font-weight:bold">return</span> <span style="color:#fff;font-weight:bold">true</span>;
}
</code></pre></div><p><code>pcie_doe_set_rsp</code> just puts the response in <code>read_mbox</code></p>
<pre tabindex="0"><code>void pcie_doe_set_rsp(DOECap *doe_cap, void *rsp)
{
    uint32_t len = pcie_doe_get_obj_len(rsp);

    memcpy(doe_cap-&gt;read_mbox + doe_cap-&gt;read_mbox_len, rsp, len * DWORD_BYTE);
    doe_cap-&gt;read_mbox_len += len;
}
</code></pre>
      </div>


      <footer>
        


        
        
        
        
      </footer>
    </article>

    
  </section>

    </div>

    <footer class="footer">
  <section class="container">
    ©
    
    2023
    
    ·
    
    Powered by <a href="https://gohugo.io/">Hugo</a> & <a href="https://github.com/luizdepra/hugo-coder/">Coder</a>.
    
  </section>
</footer>

  </main>

  

  
  
  <script src="/js/coder.min.369d90111ae4409b4e51de5efd23a46b92663fcc82dc9a0efde7f70bffc3f949.js" integrity="sha256-Np2QERrkQJtOUd5e/SOka5JmP8yC3JoO/ef3C//D&#43;Uk="></script>
  

  

  


  

  

  

  

  

  

  

  

  

  

  

  
</body>

</html>