// Seed: 1407213098
module module_0 (
    output wor id_0,
    input tri id_1,
    output supply0 id_2,
    output tri id_3,
    output tri id_4
);
  assign id_2 = 1;
  assign module_1.id_7 = 0;
  assign id_4 = id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    output wor id_3,
    input supply1 id_4,
    input wire id_5,
    output logic id_6,
    input tri1 id_7,
    output wor id_8,
    output tri id_9,
    output supply1 id_10,
    output logic id_11,
    output uwire id_12,
    input wor id_13,
    input tri1 id_14,
    input wand id_15,
    output uwire id_16
);
  always id_11 = 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_16,
      id_9
  );
  always @(posedge id_13 or posedge 1) id_6 <= id_7;
endmodule
