
ATmega_w5500.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000025a  00800100  0000075e  000007f2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000075e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000002  0080035a  0080035a  00000a4c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000a4c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000a7c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000148  00000000  00000000  00000abc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001f0e  00000000  00000000  00000c04  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d0d  00000000  00000000  00002b12  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d62  00000000  00000000  0000381f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000310  00000000  00000000  00004584  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000069d  00000000  00000000  00004894  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000010ff  00000000  00000000  00004f31  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000110  00000000  00000000  00006030  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	13 e0       	ldi	r17, 0x03	; 3
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ee e5       	ldi	r30, 0x5E	; 94
  7c:	f7 e0       	ldi	r31, 0x07	; 7
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	aa 35       	cpi	r26, 0x5A	; 90
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	23 e0       	ldi	r18, 0x03	; 3
  8c:	aa e5       	ldi	r26, 0x5A	; 90
  8e:	b3 e0       	ldi	r27, 0x03	; 3
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	ac 35       	cpi	r26, 0x5C	; 92
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
  9e:	0c 94 ad 03 	jmp	0x75a	; 0x75a <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:

uint8_t gateway_addr[4] = { 192, 128, 1, 1 };
uint8_t dest_addr[4] = { 169, 254, 202, 190 };

int main(void)
{
  a6:	cf 93       	push	r28
  a8:	df 93       	push	r29
  aa:	cd b7       	in	r28, 0x3d	; 61
  ac:	de b7       	in	r29, 0x3e	; 62
  ae:	d2 50       	subi	r29, 0x02	; 2
  b0:	0f b6       	in	r0, 0x3f	; 63
  b2:	f8 94       	cli
  b4:	de bf       	out	0x3e, r29	; 62
  b6:	0f be       	out	0x3f, r0	; 63
  b8:	cd bf       	out	0x3d, r28	; 61
	uart0_Init(103); // 9600bps
  ba:	87 e6       	ldi	r24, 0x67	; 103
  bc:	0e 94 3f 01 	call	0x27e	; 0x27e <uart0_Init>
	w5500_Init();
  c0:	0e 94 90 02 	call	0x520	; 0x520 <w5500_Init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  c4:	2f ef       	ldi	r18, 0xFF	; 255
  c6:	39 e6       	ldi	r19, 0x69	; 105
  c8:	88 e1       	ldi	r24, 0x18	; 24
  ca:	21 50       	subi	r18, 0x01	; 1
  cc:	30 40       	sbci	r19, 0x00	; 0
  ce:	80 40       	sbci	r24, 0x00	; 0
  d0:	e1 f7       	brne	.-8      	; 0xca <main+0x24>
  d2:	00 c0       	rjmp	.+0      	; 0xd4 <main+0x2e>
  d4:	00 00       	nop
	
	_delay_ms(500);
	
	uint8_t data[512] = "Hi~\n";
  d6:	85 e0       	ldi	r24, 0x05	; 5
  d8:	e8 e1       	ldi	r30, 0x18	; 24
  da:	f1 e0       	ldi	r31, 0x01	; 1
  dc:	de 01       	movw	r26, r28
  de:	11 96       	adiw	r26, 0x01	; 1
  e0:	01 90       	ld	r0, Z+
  e2:	0d 92       	st	X+, r0
  e4:	8a 95       	dec	r24
  e6:	e1 f7       	brne	.-8      	; 0xe0 <main+0x3a>
  e8:	fe 01       	movw	r30, r28
  ea:	36 96       	adiw	r30, 0x06	; 6
  ec:	8b ef       	ldi	r24, 0xFB	; 251
  ee:	91 e0       	ldi	r25, 0x01	; 1
  f0:	df 01       	movw	r26, r30
  f2:	9c 01       	movw	r18, r24
  f4:	1d 92       	st	X+, r1
  f6:	21 50       	subi	r18, 0x01	; 1
  f8:	30 40       	sbci	r19, 0x00	; 0
  fa:	e1 f7       	brne	.-8      	; 0xf4 <main+0x4e>
	uint8_t status = SOCK_CLOSED;
	uint8_t length[2] = { 0, 0 };
	
	// Soft Reset
	w5500_WriteByte(W5500_BSB_COMMON, W5500_MODE, 0x80);
  fc:	40 e8       	ldi	r20, 0x80	; 128
  fe:	60 e0       	ldi	r22, 0x00	; 0
 100:	70 e0       	ldi	r23, 0x00	; 0
 102:	80 e0       	ldi	r24, 0x00	; 0
 104:	0e 94 cc 02 	call	0x598	; 0x598 <w5500_WriteByte>
	
	// IP Address Setting
	w5500_WriteBuff(W5500_BSB_COMMON, W5500_SOURCE_IP_ADDR, sock.ip, 4);
 108:	24 e0       	ldi	r18, 0x04	; 4
 10a:	44 e0       	ldi	r20, 0x04	; 4
 10c:	51 e0       	ldi	r21, 0x01	; 1
 10e:	6f e0       	ldi	r22, 0x0F	; 15
 110:	70 e0       	ldi	r23, 0x00	; 0
 112:	80 e0       	ldi	r24, 0x00	; 0
 114:	0e 94 3b 03 	call	0x676	; 0x676 <w5500_WriteBuff>
	
	// Socket Setting
	w5500_WriteByte(W5500_BSB_Sn_REG(0), W5500_Sn_MR, 0x01); 
 118:	41 e0       	ldi	r20, 0x01	; 1
 11a:	60 e0       	ldi	r22, 0x00	; 0
 11c:	70 e0       	ldi	r23, 0x00	; 0
 11e:	81 e0       	ldi	r24, 0x01	; 1
 120:	0e 94 cc 02 	call	0x598	; 0x598 <w5500_WriteByte>
	w5500_WriteBuff(W5500_BSB_Sn_REG(0), W5500_Sn_DIPR, dest_addr, 4);
 124:	24 e0       	ldi	r18, 0x04	; 4
 126:	40 e0       	ldi	r20, 0x00	; 0
 128:	51 e0       	ldi	r21, 0x01	; 1
 12a:	6c e0       	ldi	r22, 0x0C	; 12
 12c:	70 e0       	ldi	r23, 0x00	; 0
 12e:	81 e0       	ldi	r24, 0x01	; 1
 130:	0e 94 3b 03 	call	0x676	; 0x676 <w5500_WriteBuff>
	w5500_WriteBuff(W5500_BSB_Sn_REG(0), W5500_Sn_PORT, sock.port, 2);
 134:	22 e0       	ldi	r18, 0x02	; 2
 136:	48 e0       	ldi	r20, 0x08	; 8
 138:	51 e0       	ldi	r21, 0x01	; 1
 13a:	64 e0       	ldi	r22, 0x04	; 4
 13c:	70 e0       	ldi	r23, 0x00	; 0
 13e:	81 e0       	ldi	r24, 0x01	; 1
 140:	0e 94 3b 03 	call	0x676	; 0x676 <w5500_WriteBuff>
	w5500_WriteBuff(W5500_BSB_Sn_REG(0), W5500_Sn_DPORT, sock.port, 2);
 144:	22 e0       	ldi	r18, 0x02	; 2
 146:	48 e0       	ldi	r20, 0x08	; 8
 148:	51 e0       	ldi	r21, 0x01	; 1
 14a:	60 e1       	ldi	r22, 0x10	; 16
 14c:	70 e0       	ldi	r23, 0x00	; 0
 14e:	81 e0       	ldi	r24, 0x01	; 1
 150:	0e 94 3b 03 	call	0x676	; 0x676 <w5500_WriteBuff>
	
	w5500_WriteByte(W5500_BSB_Sn_REG(0), W5500_Sn_CR, OPEN);
 154:	41 e0       	ldi	r20, 0x01	; 1
 156:	61 e0       	ldi	r22, 0x01	; 1
 158:	70 e0       	ldi	r23, 0x00	; 0
 15a:	81 e0       	ldi	r24, 0x01	; 1
 15c:	0e 94 cc 02 	call	0x598	; 0x598 <w5500_WriteByte>

	while (w5500_ReadByte(W5500_BSB_Sn_REG(0), W5500_Sn_CR) != 0);
 160:	61 e0       	ldi	r22, 0x01	; 1
 162:	70 e0       	ldi	r23, 0x00	; 0
 164:	81 e0       	ldi	r24, 0x01	; 1
 166:	0e 94 a3 02 	call	0x546	; 0x546 <w5500_ReadByte>
 16a:	81 11       	cpse	r24, r1
 16c:	f9 cf       	rjmp	.-14     	; 0x160 <main+0xba>
	while (w5500_ReadByte(W5500_BSB_Sn_REG(0), W5500_Sn_SR) != SOCK_INIT);
 16e:	63 e0       	ldi	r22, 0x03	; 3
 170:	70 e0       	ldi	r23, 0x00	; 0
 172:	81 e0       	ldi	r24, 0x01	; 1
 174:	0e 94 a3 02 	call	0x546	; 0x546 <w5500_ReadByte>
 178:	83 31       	cpi	r24, 0x13	; 19
 17a:	c9 f7       	brne	.-14     	; 0x16e <main+0xc8>
	
	// Connect
	w5500_WriteByte(W5500_BSB_Sn_REG(0), W5500_Sn_CR, CONNECT);
 17c:	44 e0       	ldi	r20, 0x04	; 4
 17e:	61 e0       	ldi	r22, 0x01	; 1
 180:	70 e0       	ldi	r23, 0x00	; 0
 182:	81 e0       	ldi	r24, 0x01	; 1
 184:	0e 94 cc 02 	call	0x598	; 0x598 <w5500_WriteByte>
	while (w5500_ReadByte(W5500_BSB_Sn_REG(0), W5500_Sn_CR) != 0);
 188:	61 e0       	ldi	r22, 0x01	; 1
 18a:	70 e0       	ldi	r23, 0x00	; 0
 18c:	81 e0       	ldi	r24, 0x01	; 1
 18e:	0e 94 a3 02 	call	0x546	; 0x546 <w5500_ReadByte>
 192:	81 11       	cpse	r24, r1
 194:	f9 cf       	rjmp	.-14     	; 0x188 <main+0xe2>
	do
	{
		status = w5500_ReadByte(W5500_BSB_Sn_REG(0), W5500_Sn_SR);
 196:	63 e0       	ldi	r22, 0x03	; 3
 198:	70 e0       	ldi	r23, 0x00	; 0
 19a:	81 e0       	ldi	r24, 0x01	; 1
 19c:	0e 94 a3 02 	call	0x546	; 0x546 <w5500_ReadByte>
 1a0:	18 2f       	mov	r17, r24
 1a2:	3f ef       	ldi	r19, 0xFF	; 255
 1a4:	83 ed       	ldi	r24, 0xD3	; 211
 1a6:	90 e3       	ldi	r25, 0x30	; 48
 1a8:	31 50       	subi	r19, 0x01	; 1
 1aa:	80 40       	sbci	r24, 0x00	; 0
 1ac:	90 40       	sbci	r25, 0x00	; 0
 1ae:	e1 f7       	brne	.-8      	; 0x1a8 <main+0x102>
 1b0:	00 c0       	rjmp	.+0      	; 0x1b2 <main+0x10c>
 1b2:	00 00       	nop
		_delay_ms(1000);
		uart0_printf("status = %d\n", status);
 1b4:	1f 92       	push	r1
 1b6:	1f 93       	push	r17
 1b8:	88 e1       	ldi	r24, 0x18	; 24
 1ba:	93 e0       	ldi	r25, 0x03	; 3
 1bc:	9f 93       	push	r25
 1be:	8f 93       	push	r24
 1c0:	0e 94 51 01 	call	0x2a2	; 0x2a2 <uart0_printf>
	} while (status != SOCK_ESTABLISHED);
 1c4:	0f 90       	pop	r0
 1c6:	0f 90       	pop	r0
 1c8:	0f 90       	pop	r0
 1ca:	0f 90       	pop	r0
 1cc:	17 31       	cpi	r17, 0x17	; 23
 1ce:	19 f7       	brne	.-58     	; 0x196 <main+0xf0>
	while (w5500_ReadByte(W5500_BSB_Sn_REG(0), W5500_Sn_CR) != 0);
 1d0:	61 e0       	ldi	r22, 0x01	; 1
 1d2:	70 e0       	ldi	r23, 0x00	; 0
 1d4:	81 e0       	ldi	r24, 0x01	; 1
 1d6:	0e 94 a3 02 	call	0x546	; 0x546 <w5500_ReadByte>
 1da:	81 11       	cpse	r24, r1
 1dc:	f9 cf       	rjmp	.-14     	; 0x1d0 <main+0x12a>
	uart0_printf("Test5\n");
 1de:	85 e2       	ldi	r24, 0x25	; 37
 1e0:	93 e0       	ldi	r25, 0x03	; 3
 1e2:	9f 93       	push	r25
 1e4:	8f 93       	push	r24
 1e6:	0e 94 51 01 	call	0x2a2	; 0x2a2 <uart0_printf>
 1ea:	0f 90       	pop	r0
 1ec:	0f 90       	pop	r0
	
    /* Replace with your application code */
    while (1) 
    {
		size_t len = strnlen((const char*)data, sizeof(data));
 1ee:	60 e0       	ldi	r22, 0x00	; 0
 1f0:	72 e0       	ldi	r23, 0x02	; 2
 1f2:	8e 01       	movw	r16, r28
 1f4:	0f 5f       	subi	r16, 0xFF	; 255
 1f6:	1f 4f       	sbci	r17, 0xFF	; 255
 1f8:	c8 01       	movw	r24, r16
 1fa:	0e 94 a2 03 	call	0x744	; 0x744 <strnlen>
		Socket_Transmit(0, data, len);
 1fe:	48 2f       	mov	r20, r24
 200:	b8 01       	movw	r22, r16
 202:	80 e0       	ldi	r24, 0x00	; 0
 204:	0e 94 23 02 	call	0x446	; 0x446 <Socket_Transmit>
		uart0_printf("%s\n", data);
 208:	1f 93       	push	r17
 20a:	0f 93       	push	r16
 20c:	8c e2       	ldi	r24, 0x2C	; 44
 20e:	93 e0       	ldi	r25, 0x03	; 3
 210:	9f 93       	push	r25
 212:	8f 93       	push	r24
 214:	0e 94 51 01 	call	0x2a2	; 0x2a2 <uart0_printf>
 218:	af ef       	ldi	r26, 0xFF	; 255
 21a:	b7 ea       	ldi	r27, 0xA7	; 167
 21c:	21 e6       	ldi	r18, 0x61	; 97
 21e:	a1 50       	subi	r26, 0x01	; 1
 220:	b0 40       	sbci	r27, 0x00	; 0
 222:	20 40       	sbci	r18, 0x00	; 0
 224:	e1 f7       	brne	.-8      	; 0x21e <main+0x178>
 226:	00 c0       	rjmp	.+0      	; 0x228 <main+0x182>
 228:	00 00       	nop
 22a:	0f 90       	pop	r0
 22c:	0f 90       	pop	r0
 22e:	0f 90       	pop	r0
 230:	0f 90       	pop	r0
 232:	dd cf       	rjmp	.-70     	; 0x1ee <main+0x148>

00000234 <spi_MasterInit>:
 */ 

#include "spi.h"

void spi_MasterInit(volatile uint8_t* ddr, spi_pins_t spi)
{
 234:	fc 01       	movw	r30, r24
	*ddr |= 1 << spi.mosi | 1 << spi.sck;
 236:	90 81       	ld	r25, Z
 238:	21 e0       	ldi	r18, 0x01	; 1
 23a:	30 e0       	ldi	r19, 0x00	; 0
 23c:	d9 01       	movw	r26, r18
 23e:	02 c0       	rjmp	.+4      	; 0x244 <spi_MasterInit+0x10>
 240:	aa 0f       	add	r26, r26
 242:	bb 1f       	adc	r27, r27
 244:	5a 95       	dec	r21
 246:	e2 f7       	brpl	.-8      	; 0x240 <spi_MasterInit+0xc>
 248:	02 c0       	rjmp	.+4      	; 0x24e <spi_MasterInit+0x1a>
 24a:	22 0f       	add	r18, r18
 24c:	33 1f       	adc	r19, r19
 24e:	6a 95       	dec	r22
 250:	e2 f7       	brpl	.-8      	; 0x24a <spi_MasterInit+0x16>
 252:	2a 2b       	or	r18, r26
 254:	29 2b       	or	r18, r25
 256:	20 83       	st	Z, r18
	// SPI enable, Master, F_CPU/16
	SPCR |= (1 << SPE) | (1 << MSTR) | (1 << SPR0);
 258:	8c b5       	in	r24, 0x2c	; 44
 25a:	81 65       	ori	r24, 0x51	; 81
 25c:	8c bd       	out	0x2c, r24	; 44
	// MSB first + Mode 0 (CPOL=0, CPHA=0)
	SPCR &= ~((1 << DORD) | (1 << CPOL) | (1 << CPHA));
 25e:	8c b5       	in	r24, 0x2c	; 44
 260:	83 7d       	andi	r24, 0xD3	; 211
 262:	8c bd       	out	0x2c, r24	; 44
 264:	08 95       	ret

00000266 <spi_MasterWrite>:
}

void spi_MasterWrite(uint8_t data)
{
	SPDR = data;
 266:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1 << SPIF)));
 268:	0d b4       	in	r0, 0x2d	; 45
 26a:	07 fe       	sbrs	r0, 7
 26c:	fd cf       	rjmp	.-6      	; 0x268 <spi_MasterWrite+0x2>
}
 26e:	08 95       	ret

00000270 <spi_MasterRead>:

uint8_t spi_MasterRead(void)
{
	SPDR = 0xFF;
 270:	8f ef       	ldi	r24, 0xFF	; 255
 272:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1 << SPIF)));
 274:	0d b4       	in	r0, 0x2d	; 45
 276:	07 fe       	sbrs	r0, 7
 278:	fd cf       	rjmp	.-6      	; 0x274 <spi_MasterRead+0x4>
	return SPDR;
 27a:	8e b5       	in	r24, 0x2e	; 46
}
 27c:	08 95       	ret

0000027e <uart0_Init>:
	{
		uart0_Write(*str);
		str++;
	}
	uart0_Write('\n');
}
 27e:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
 282:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
 286:	88 e1       	ldi	r24, 0x18	; 24
 288:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
 28c:	86 e0       	ldi	r24, 0x06	; 6
 28e:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
 292:	08 95       	ret

00000294 <uart0_Write>:
 294:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 298:	95 ff       	sbrs	r25, 5
 29a:	fc cf       	rjmp	.-8      	; 0x294 <uart0_Write>
 29c:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 2a0:	08 95       	ret

000002a2 <uart0_printf>:

void uart0_printf(const char *fmt, ...)
{
 2a2:	af 92       	push	r10
 2a4:	bf 92       	push	r11
 2a6:	cf 92       	push	r12
 2a8:	df 92       	push	r13
 2aa:	ef 92       	push	r14
 2ac:	ff 92       	push	r15
 2ae:	0f 93       	push	r16
 2b0:	1f 93       	push	r17
 2b2:	cf 93       	push	r28
 2b4:	df 93       	push	r29
 2b6:	cd b7       	in	r28, 0x3d	; 61
 2b8:	de b7       	in	r29, 0x3e	; 62
 2ba:	2c 97       	sbiw	r28, 0x0c	; 12
 2bc:	0f b6       	in	r0, 0x3f	; 63
 2be:	f8 94       	cli
 2c0:	de bf       	out	0x3e, r29	; 62
 2c2:	0f be       	out	0x3f, r0	; 63
 2c4:	cd bf       	out	0x3d, r28	; 61
 2c6:	fe 01       	movw	r30, r28
 2c8:	79 96       	adiw	r30, 0x19	; 25
 2ca:	01 91       	ld	r16, Z+
 2cc:	11 91       	ld	r17, Z+
	va_list ap;
	va_start(ap, fmt);
 2ce:	7f 01       	movw	r14, r30
	
	while (*fmt)
 2d0:	78 c0       	rjmp	.+240    	; 0x3c2 <uart0_printf+0x120>
	{
		if (*fmt == '%')
 2d2:	85 32       	cpi	r24, 0x25	; 37
 2d4:	09 f0       	breq	.+2      	; 0x2d8 <uart0_printf+0x36>
 2d6:	6f c0       	rjmp	.+222    	; 0x3b6 <uart0_printf+0x114>
		{
			fmt++;
 2d8:	68 01       	movw	r12, r16
 2da:	8f ef       	ldi	r24, 0xFF	; 255
 2dc:	c8 1a       	sub	r12, r24
 2de:	d8 0a       	sbc	r13, r24
			switch (*fmt)
 2e0:	f8 01       	movw	r30, r16
 2e2:	81 81       	ldd	r24, Z+1	; 0x01
 2e4:	83 36       	cpi	r24, 0x63	; 99
 2e6:	51 f0       	breq	.+20     	; 0x2fc <uart0_printf+0x5a>
 2e8:	20 f4       	brcc	.+8      	; 0x2f2 <uart0_printf+0x50>
 2ea:	85 32       	cpi	r24, 0x25	; 37
 2ec:	09 f4       	brne	.+2      	; 0x2f0 <uart0_printf+0x4e>
 2ee:	5f c0       	rjmp	.+190    	; 0x3ae <uart0_printf+0x10c>
 2f0:	65 c0       	rjmp	.+202    	; 0x3bc <uart0_printf+0x11a>
 2f2:	84 36       	cpi	r24, 0x64	; 100
 2f4:	f1 f0       	breq	.+60     	; 0x332 <uart0_printf+0x90>
 2f6:	83 37       	cpi	r24, 0x73	; 115
 2f8:	51 f0       	breq	.+20     	; 0x30e <uart0_printf+0x6c>
 2fa:	60 c0       	rjmp	.+192    	; 0x3bc <uart0_printf+0x11a>
			{
				case 'c':
				{
					int ch = va_arg(ap, int);
 2fc:	87 01       	movw	r16, r14
 2fe:	0e 5f       	subi	r16, 0xFE	; 254
 300:	1f 4f       	sbci	r17, 0xFF	; 255
					uart0_Write((uint8_t)ch);
 302:	f7 01       	movw	r30, r14
 304:	80 81       	ld	r24, Z
 306:	0e 94 4a 01 	call	0x294	; 0x294 <uart0_Write>
			fmt++;
			switch (*fmt)
			{
				case 'c':
				{
					int ch = va_arg(ap, int);
 30a:	78 01       	movw	r14, r16
					uart0_Write((uint8_t)ch);
					break;
 30c:	57 c0       	rjmp	.+174    	; 0x3bc <uart0_printf+0x11a>
				}
				case 's':
				{
					const char *s = va_arg(ap, const char *);
 30e:	57 01       	movw	r10, r14
 310:	f2 e0       	ldi	r31, 0x02	; 2
 312:	af 0e       	add	r10, r31
 314:	b1 1c       	adc	r11, r1
 316:	f7 01       	movw	r30, r14
 318:	00 81       	ld	r16, Z
 31a:	11 81       	ldd	r17, Z+1	; 0x01
					while (*s)
 31c:	04 c0       	rjmp	.+8      	; 0x326 <uart0_printf+0x84>
					{
						uart0_Write((uint8_t)(*s++));
 31e:	0f 5f       	subi	r16, 0xFF	; 255
 320:	1f 4f       	sbci	r17, 0xFF	; 255
 322:	0e 94 4a 01 	call	0x294	; 0x294 <uart0_Write>
					break;
				}
				case 's':
				{
					const char *s = va_arg(ap, const char *);
					while (*s)
 326:	f8 01       	movw	r30, r16
 328:	80 81       	ld	r24, Z
 32a:	81 11       	cpse	r24, r1
 32c:	f8 cf       	rjmp	.-16     	; 0x31e <uart0_printf+0x7c>
					uart0_Write((uint8_t)ch);
					break;
				}
				case 's':
				{
					const char *s = va_arg(ap, const char *);
 32e:	75 01       	movw	r14, r10
 330:	45 c0       	rjmp	.+138    	; 0x3bc <uart0_printf+0x11a>
					}
					break;
				}
				case 'd':
				{
					int n = va_arg(ap, int);
 332:	57 01       	movw	r10, r14
 334:	f2 e0       	ldi	r31, 0x02	; 2
 336:	af 0e       	add	r10, r31
 338:	b1 1c       	adc	r11, r1
 33a:	f7 01       	movw	r30, r14
 33c:	e0 80       	ld	r14, Z
 33e:	f1 80       	ldd	r15, Z+1	; 0x01
					char buff[12];
					int i = 0;
					if (n == 0)
 340:	e1 14       	cp	r14, r1
 342:	f1 04       	cpc	r15, r1
 344:	21 f4       	brne	.+8      	; 0x34e <uart0_printf+0xac>
					{
						uart0_Write('0');
 346:	80 e3       	ldi	r24, 0x30	; 48
 348:	0e 94 4a 01 	call	0x294	; 0x294 <uart0_Write>
						break;
 34c:	2e c0       	rjmp	.+92     	; 0x3aa <uart0_printf+0x108>
					}
					if (n < 0)
 34e:	ff 20       	and	r15, r15
 350:	34 f4       	brge	.+12     	; 0x35e <uart0_printf+0xbc>
					{
						uart0_Write('-');
 352:	8d e2       	ldi	r24, 0x2D	; 45
 354:	0e 94 4a 01 	call	0x294	; 0x294 <uart0_Write>
						n = -n;
 358:	f1 94       	neg	r15
 35a:	e1 94       	neg	r14
 35c:	f1 08       	sbc	r15, r1
	}
	uart0_Write('\n');
}

void uart0_printf(const char *fmt, ...)
{
 35e:	00 e0       	ldi	r16, 0x00	; 0
 360:	10 e0       	ldi	r17, 0x00	; 0
 362:	11 c0       	rjmp	.+34     	; 0x386 <uart0_printf+0xe4>
						uart0_Write('-');
						n = -n;
					}
					while (n > 0)
					{
						buff[i++] = (uint8_t)('0' + (n % 10));
 364:	c7 01       	movw	r24, r14
 366:	6a e0       	ldi	r22, 0x0A	; 10
 368:	70 e0       	ldi	r23, 0x00	; 0
 36a:	0e 94 7a 03 	call	0x6f4	; 0x6f4 <__divmodhi4>
 36e:	80 5d       	subi	r24, 0xD0	; 208
 370:	e1 e0       	ldi	r30, 0x01	; 1
 372:	f0 e0       	ldi	r31, 0x00	; 0
 374:	ec 0f       	add	r30, r28
 376:	fd 1f       	adc	r31, r29
 378:	e0 0f       	add	r30, r16
 37a:	f1 1f       	adc	r31, r17
 37c:	80 83       	st	Z, r24
						n /= 10;
 37e:	e6 2e       	mov	r14, r22
 380:	f7 2e       	mov	r15, r23
						uart0_Write('-');
						n = -n;
					}
					while (n > 0)
					{
						buff[i++] = (uint8_t)('0' + (n % 10));
 382:	0f 5f       	subi	r16, 0xFF	; 255
 384:	1f 4f       	sbci	r17, 0xFF	; 255
					if (n < 0)
					{
						uart0_Write('-');
						n = -n;
					}
					while (n > 0)
 386:	1e 14       	cp	r1, r14
 388:	1f 04       	cpc	r1, r15
 38a:	64 f3       	brlt	.-40     	; 0x364 <uart0_printf+0xc2>
 38c:	0b c0       	rjmp	.+22     	; 0x3a4 <uart0_printf+0x102>
						buff[i++] = (uint8_t)('0' + (n % 10));
						n /= 10;
					}
					while (i > 0)
					{
						uart0_Write(buff[--i]);
 38e:	01 50       	subi	r16, 0x01	; 1
 390:	11 09       	sbc	r17, r1
 392:	e1 e0       	ldi	r30, 0x01	; 1
 394:	f0 e0       	ldi	r31, 0x00	; 0
 396:	ec 0f       	add	r30, r28
 398:	fd 1f       	adc	r31, r29
 39a:	e0 0f       	add	r30, r16
 39c:	f1 1f       	adc	r31, r17
 39e:	80 81       	ld	r24, Z
 3a0:	0e 94 4a 01 	call	0x294	; 0x294 <uart0_Write>
					while (n > 0)
					{
						buff[i++] = (uint8_t)('0' + (n % 10));
						n /= 10;
					}
					while (i > 0)
 3a4:	10 16       	cp	r1, r16
 3a6:	11 06       	cpc	r1, r17
 3a8:	94 f3       	brlt	.-28     	; 0x38e <uart0_printf+0xec>
					}
					break;
				}
				case 'd':
				{
					int n = va_arg(ap, int);
 3aa:	75 01       	movw	r14, r10
 3ac:	07 c0       	rjmp	.+14     	; 0x3bc <uart0_printf+0x11a>
					}
					break;
				}
				case '%':
				{
					uart0_Write('%');
 3ae:	85 e2       	ldi	r24, 0x25	; 37
 3b0:	0e 94 4a 01 	call	0x294	; 0x294 <uart0_Write>
					break;
 3b4:	03 c0       	rjmp	.+6      	; 0x3bc <uart0_printf+0x11a>
				}
			}
		}
		else
		{
			uart0_Write((uint8_t)(*fmt));
 3b6:	0e 94 4a 01 	call	0x294	; 0x294 <uart0_Write>
 3ba:	68 01       	movw	r12, r16
		}
		fmt++;
 3bc:	86 01       	movw	r16, r12
 3be:	0f 5f       	subi	r16, 0xFF	; 255
 3c0:	1f 4f       	sbci	r17, 0xFF	; 255
void uart0_printf(const char *fmt, ...)
{
	va_list ap;
	va_start(ap, fmt);
	
	while (*fmt)
 3c2:	f8 01       	movw	r30, r16
 3c4:	80 81       	ld	r24, Z
 3c6:	81 11       	cpse	r24, r1
 3c8:	84 cf       	rjmp	.-248    	; 0x2d2 <uart0_printf+0x30>
			uart0_Write((uint8_t)(*fmt));
		}
		fmt++;
	}
	va_end(ap);
 3ca:	2c 96       	adiw	r28, 0x0c	; 12
 3cc:	0f b6       	in	r0, 0x3f	; 63
 3ce:	f8 94       	cli
 3d0:	de bf       	out	0x3e, r29	; 62
 3d2:	0f be       	out	0x3f, r0	; 63
 3d4:	cd bf       	out	0x3d, r28	; 61
 3d6:	df 91       	pop	r29
 3d8:	cf 91       	pop	r28
 3da:	1f 91       	pop	r17
 3dc:	0f 91       	pop	r16
 3de:	ff 90       	pop	r15
 3e0:	ef 90       	pop	r14
 3e2:	df 90       	pop	r13
 3e4:	cf 90       	pop	r12
 3e6:	bf 90       	pop	r11
 3e8:	af 90       	pop	r10
 3ea:	08 95       	ret

000003ec <getSnTX_FSR>:
uint8_t getSnRX_WR(uint8_t socket, uint8_t* data)
{
	uint8_t ret;
	ret = w5500_ReadBuff(W5500_BSB_Sn_REG(socket), W5500_Sn_RX_WR, data, 2);
	return (ret == 1) ? 1 : 0;
}
 3ec:	ab 01       	movw	r20, r22
 3ee:	88 0f       	add	r24, r24
 3f0:	88 0f       	add	r24, r24
 3f2:	22 e0       	ldi	r18, 0x02	; 2
 3f4:	60 e2       	ldi	r22, 0x20	; 32
 3f6:	70 e0       	ldi	r23, 0x00	; 0
 3f8:	8f 5f       	subi	r24, 0xFF	; 255
 3fa:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <w5500_ReadBuff>
 3fe:	91 e0       	ldi	r25, 0x01	; 1
 400:	81 30       	cpi	r24, 0x01	; 1
 402:	09 f0       	breq	.+2      	; 0x406 <__EEPROM_REGION_LENGTH__+0x6>
 404:	90 e0       	ldi	r25, 0x00	; 0
 406:	89 2f       	mov	r24, r25
 408:	08 95       	ret

0000040a <getSnTX_WR>:
 40a:	ab 01       	movw	r20, r22
 40c:	88 0f       	add	r24, r24
 40e:	88 0f       	add	r24, r24
 410:	22 e0       	ldi	r18, 0x02	; 2
 412:	64 e2       	ldi	r22, 0x24	; 36
 414:	70 e0       	ldi	r23, 0x00	; 0
 416:	8f 5f       	subi	r24, 0xFF	; 255
 418:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <w5500_ReadBuff>
 41c:	91 e0       	ldi	r25, 0x01	; 1
 41e:	81 30       	cpi	r24, 0x01	; 1
 420:	09 f0       	breq	.+2      	; 0x424 <getSnTX_WR+0x1a>
 422:	90 e0       	ldi	r25, 0x00	; 0
 424:	89 2f       	mov	r24, r25
 426:	08 95       	ret

00000428 <setSnTX_WR>:
 428:	ab 01       	movw	r20, r22
 42a:	88 0f       	add	r24, r24
 42c:	88 0f       	add	r24, r24
 42e:	22 e0       	ldi	r18, 0x02	; 2
 430:	64 e2       	ldi	r22, 0x24	; 36
 432:	70 e0       	ldi	r23, 0x00	; 0
 434:	8f 5f       	subi	r24, 0xFF	; 255
 436:	0e 94 3b 03 	call	0x676	; 0x676 <w5500_WriteBuff>
 43a:	91 e0       	ldi	r25, 0x01	; 1
 43c:	81 30       	cpi	r24, 0x01	; 1
 43e:	09 f0       	breq	.+2      	; 0x442 <setSnTX_WR+0x1a>
 440:	90 e0       	ldi	r25, 0x00	; 0
 442:	89 2f       	mov	r24, r25
 444:	08 95       	ret

00000446 <Socket_Transmit>:

uint8_t Socket_Transmit(uint8_t socket, uint8_t* data, uint8_t len)
{
 446:	df 92       	push	r13
 448:	ef 92       	push	r14
 44a:	ff 92       	push	r15
 44c:	0f 93       	push	r16
 44e:	1f 93       	push	r17
 450:	cf 93       	push	r28
 452:	df 93       	push	r29
 454:	00 d0       	rcall	.+0      	; 0x456 <Socket_Transmit+0x10>
 456:	cd b7       	in	r28, 0x3d	; 61
 458:	de b7       	in	r29, 0x3e	; 62
 45a:	f8 2e       	mov	r15, r24
 45c:	8b 01       	movw	r16, r22
 45e:	e4 2e       	mov	r14, r20
	uint8_t buff[2];
	uint16_t fsr = 0;
	static uint16_t wr = 0;
	
	getSnTX_FSR(socket, buff);
 460:	be 01       	movw	r22, r28
 462:	6f 5f       	subi	r22, 0xFF	; 255
 464:	7f 4f       	sbci	r23, 0xFF	; 255
 466:	0e 94 f6 01 	call	0x3ec	; 0x3ec <getSnTX_FSR>
	out[1] = (uint8_t)(v & 0xFF); // 하위 바이트
}

static inline uint16_t arr2_to_u16(uint8_t in[2])
{
	return (uint16_t)((uint16_t)in[0] << 8) | (uint16_t)in[1];
 46a:	89 81       	ldd	r24, Y+1	; 0x01
 46c:	90 e0       	ldi	r25, 0x00	; 0
 46e:	2a 81       	ldd	r18, Y+2	; 0x02
 470:	98 2f       	mov	r25, r24
 472:	88 27       	eor	r24, r24
 474:	82 2b       	or	r24, r18
	static uint16_t wr = 0;
	
	getSnTX_FSR(socket, buff);
	
	fsr = arr2_to_u16(buff);
	uart0_printf("fsr : %d\n", fsr);
 476:	9f 93       	push	r25
 478:	8f 93       	push	r24
 47a:	80 e3       	ldi	r24, 0x30	; 48
 47c:	93 e0       	ldi	r25, 0x03	; 3
 47e:	9f 93       	push	r25
 480:	8f 93       	push	r24
 482:	0e 94 51 01 	call	0x2a2	; 0x2a2 <uart0_printf>
	
	getSnTX_WR(socket, buff);
 486:	be 01       	movw	r22, r28
 488:	6f 5f       	subi	r22, 0xFF	; 255
 48a:	7f 4f       	sbci	r23, 0xFF	; 255
 48c:	8f 2d       	mov	r24, r15
 48e:	0e 94 05 02 	call	0x40a	; 0x40a <getSnTX_WR>
	out[1] = (uint8_t)(v & 0xFF); // 하위 바이트
}

static inline uint16_t arr2_to_u16(uint8_t in[2])
{
	return (uint16_t)((uint16_t)in[0] << 8) | (uint16_t)in[1];
 492:	89 81       	ldd	r24, Y+1	; 0x01
 494:	90 e0       	ldi	r25, 0x00	; 0
 496:	2a 81       	ldd	r18, Y+2	; 0x02
 498:	98 2f       	mov	r25, r24
 49a:	88 27       	eor	r24, r24
 49c:	82 2b       	or	r24, r18
	
	fsr = arr2_to_u16(buff);
	uart0_printf("fsr : %d\n", fsr);
	
	getSnTX_WR(socket, buff);
	wr = arr2_to_u16(buff);
 49e:	90 93 5b 03 	sts	0x035B, r25	; 0x80035b <__data_end+0x1>
 4a2:	80 93 5a 03 	sts	0x035A, r24	; 0x80035a <__data_end>
	uart0_printf("wr : %d\n", wr);
 4a6:	9f 93       	push	r25
 4a8:	8f 93       	push	r24
 4aa:	8a e3       	ldi	r24, 0x3A	; 58
 4ac:	93 e0       	ldi	r25, 0x03	; 3
 4ae:	9f 93       	push	r25
 4b0:	8f 93       	push	r24
 4b2:	0e 94 51 01 	call	0x2a2	; 0x2a2 <uart0_printf>
	
	w5500_WriteBuff(W5500_BSB_Sn_TX(socket), wr, data, len);
 4b6:	df 2c       	mov	r13, r15
 4b8:	dd 0c       	add	r13, r13
 4ba:	dd 0c       	add	r13, r13
 4bc:	60 91 5a 03 	lds	r22, 0x035A	; 0x80035a <__data_end>
 4c0:	70 91 5b 03 	lds	r23, 0x035B	; 0x80035b <__data_end+0x1>
 4c4:	2e 2d       	mov	r18, r14
 4c6:	a8 01       	movw	r20, r16
 4c8:	82 e0       	ldi	r24, 0x02	; 2
 4ca:	8d 0d       	add	r24, r13
 4cc:	0e 94 3b 03 	call	0x676	; 0x676 <w5500_WriteBuff>
	wr += len;
 4d0:	80 91 5a 03 	lds	r24, 0x035A	; 0x80035a <__data_end>
 4d4:	90 91 5b 03 	lds	r25, 0x035B	; 0x80035b <__data_end+0x1>
 4d8:	8e 0d       	add	r24, r14
 4da:	91 1d       	adc	r25, r1
 4dc:	90 93 5b 03 	sts	0x035B, r25	; 0x80035b <__data_end+0x1>
 4e0:	80 93 5a 03 	sts	0x035A, r24	; 0x80035a <__data_end>
#include "w5500.h"
#include "../peripheral/uart.h"		// 디버깅용

static inline void u16_to_arr2(uint16_t v, uint8_t out[2])
{
	out[0] = (uint8_t)(v >> 8);   // 상위 바이트
 4e4:	99 83       	std	Y+1, r25	; 0x01
	out[1] = (uint8_t)(v & 0xFF); // 하위 바이트
 4e6:	8a 83       	std	Y+2, r24	; 0x02
	uart0_printf("wr : %d\n", wr);
	
	w5500_WriteBuff(W5500_BSB_Sn_TX(socket), wr, data, len);
	wr += len;
	u16_to_arr2(wr, buff);
	setSnTX_WR(socket, buff);
 4e8:	be 01       	movw	r22, r28
 4ea:	6f 5f       	subi	r22, 0xFF	; 255
 4ec:	7f 4f       	sbci	r23, 0xFF	; 255
 4ee:	8f 2d       	mov	r24, r15
 4f0:	0e 94 14 02 	call	0x428	; 0x428 <setSnTX_WR>
	
	w5500_WriteByte(W5500_BSB_Sn_REG(socket), W5500_Sn_CR, SEND);
 4f4:	40 e2       	ldi	r20, 0x20	; 32
 4f6:	61 e0       	ldi	r22, 0x01	; 1
 4f8:	70 e0       	ldi	r23, 0x00	; 0
 4fa:	81 e0       	ldi	r24, 0x01	; 1
 4fc:	8d 0d       	add	r24, r13
 4fe:	0e 94 cc 02 	call	0x598	; 0x598 <w5500_WriteByte>
}
 502:	0f b6       	in	r0, 0x3f	; 63
 504:	f8 94       	cli
 506:	de bf       	out	0x3e, r29	; 62
 508:	0f be       	out	0x3f, r0	; 63
 50a:	cd bf       	out	0x3d, r28	; 61
 50c:	0f 90       	pop	r0
 50e:	0f 90       	pop	r0
 510:	df 91       	pop	r29
 512:	cf 91       	pop	r28
 514:	1f 91       	pop	r17
 516:	0f 91       	pop	r16
 518:	ff 90       	pop	r15
 51a:	ef 90       	pop	r14
 51c:	df 90       	pop	r13
 51e:	08 95       	ret

00000520 <w5500_Init>:
	
	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
	
	return (value == 0x04) ? 1 : 0;
}
 520:	40 91 56 03 	lds	r20, 0x0356	; 0x800356 <spi_pins>
 524:	50 91 57 03 	lds	r21, 0x0357	; 0x800357 <spi_pins+0x1>
 528:	60 91 58 03 	lds	r22, 0x0358	; 0x800358 <spi_pins+0x2>
 52c:	70 91 59 03 	lds	r23, 0x0359	; 0x800359 <spi_pins+0x3>
 530:	84 e2       	ldi	r24, 0x24	; 36
 532:	90 e0       	ldi	r25, 0x00	; 0
 534:	0e 94 1a 01 	call	0x234	; 0x234 <spi_MasterInit>
 538:	8f e3       	ldi	r24, 0x3F	; 63
 53a:	9c e9       	ldi	r25, 0x9C	; 156
 53c:	01 97       	sbiw	r24, 0x01	; 1
 53e:	f1 f7       	brne	.-4      	; 0x53c <w5500_Init+0x1c>
 540:	00 c0       	rjmp	.+0      	; 0x542 <w5500_Init+0x22>
 542:	00 00       	nop
 544:	08 95       	ret

00000546 <w5500_ReadByte>:

uint8_t w5500_ReadByte(uint8_t bsb, uint16_t addr)
{
 546:	cf 93       	push	r28
 548:	df 93       	push	r29
 54a:	c8 2f       	mov	r28, r24
 54c:	d6 2f       	mov	r29, r22
 54e:	87 2f       	mov	r24, r23
	SPI_CS_RESET(DDRB, PORTB, spi_pins.cs);
 550:	94 b1       	in	r25, 0x04	; 4
 552:	94 60       	ori	r25, 0x04	; 4
 554:	94 b9       	out	0x04, r25	; 4
 556:	95 b1       	in	r25, 0x05	; 5
 558:	9b 7f       	andi	r25, 0xFB	; 251
 55a:	95 b9       	out	0x05, r25	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 55c:	9a e0       	ldi	r25, 0x0A	; 10
 55e:	9a 95       	dec	r25
 560:	f1 f7       	brne	.-4      	; 0x55e <w5500_ReadByte+0x18>
 562:	00 c0       	rjmp	.+0      	; 0x564 <w5500_ReadByte+0x1e>
	_delay_us(2);
		
	spi_MasterWrite((uint8_t)(addr >> 8));
 564:	0e 94 33 01 	call	0x266	; 0x266 <spi_MasterWrite>
	spi_MasterWrite((uint8_t)(addr & 0xFF));
 568:	8d 2f       	mov	r24, r29
 56a:	0e 94 33 01 	call	0x266	; 0x266 <spi_MasterWrite>
		
	spi_MasterWrite(W5500_CTRL(bsb, RWB_READ, 0x00));
 56e:	8c 2f       	mov	r24, r28
 570:	88 0f       	add	r24, r24
 572:	88 0f       	add	r24, r24
 574:	88 0f       	add	r24, r24
 576:	0e 94 33 01 	call	0x266	; 0x266 <spi_MasterWrite>
		
	uint8_t value = spi_MasterRead();
 57a:	0e 94 38 01 	call	0x270	; 0x270 <spi_MasterRead>
 57e:	9a e0       	ldi	r25, 0x0A	; 10
 580:	9a 95       	dec	r25
 582:	f1 f7       	brne	.-4      	; 0x580 <w5500_ReadByte+0x3a>
 584:	00 c0       	rjmp	.+0      	; 0x586 <w5500_ReadByte+0x40>
		
	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
 586:	94 b1       	in	r25, 0x04	; 4
 588:	94 60       	ori	r25, 0x04	; 4
 58a:	94 b9       	out	0x04, r25	; 4
 58c:	95 b1       	in	r25, 0x05	; 5
 58e:	94 60       	ori	r25, 0x04	; 4
 590:	95 b9       	out	0x05, r25	; 5
		
	return value;
}
 592:	df 91       	pop	r29
 594:	cf 91       	pop	r28
 596:	08 95       	ret

00000598 <w5500_WriteByte>:

void w5500_WriteByte(uint8_t bsb, uint16_t addr, uint8_t data)
{
 598:	1f 93       	push	r17
 59a:	cf 93       	push	r28
 59c:	df 93       	push	r29
 59e:	c8 2f       	mov	r28, r24
 5a0:	16 2f       	mov	r17, r22
 5a2:	87 2f       	mov	r24, r23
 5a4:	d4 2f       	mov	r29, r20
	SPI_CS_RESET(DDRB, PORTB, spi_pins.cs);
 5a6:	94 b1       	in	r25, 0x04	; 4
 5a8:	94 60       	ori	r25, 0x04	; 4
 5aa:	94 b9       	out	0x04, r25	; 4
 5ac:	95 b1       	in	r25, 0x05	; 5
 5ae:	9b 7f       	andi	r25, 0xFB	; 251
 5b0:	95 b9       	out	0x05, r25	; 5
 5b2:	9a e0       	ldi	r25, 0x0A	; 10
 5b4:	9a 95       	dec	r25
 5b6:	f1 f7       	brne	.-4      	; 0x5b4 <w5500_WriteByte+0x1c>
 5b8:	00 c0       	rjmp	.+0      	; 0x5ba <w5500_WriteByte+0x22>
	_delay_us(2);
		
	spi_MasterWrite((uint8_t)(addr >> 8));
 5ba:	0e 94 33 01 	call	0x266	; 0x266 <spi_MasterWrite>
	spi_MasterWrite((uint8_t)(addr & 0xFF));
 5be:	81 2f       	mov	r24, r17
 5c0:	0e 94 33 01 	call	0x266	; 0x266 <spi_MasterWrite>
		
	spi_MasterWrite(W5500_CTRL(bsb, RWB_WRITE, 0x00));
 5c4:	8c 2f       	mov	r24, r28
 5c6:	88 0f       	add	r24, r24
 5c8:	88 0f       	add	r24, r24
 5ca:	88 0f       	add	r24, r24
 5cc:	84 60       	ori	r24, 0x04	; 4
 5ce:	0e 94 33 01 	call	0x266	; 0x266 <spi_MasterWrite>
		
	spi_MasterWrite(data);
 5d2:	8d 2f       	mov	r24, r29
 5d4:	0e 94 33 01 	call	0x266	; 0x266 <spi_MasterWrite>
 5d8:	8a e0       	ldi	r24, 0x0A	; 10
 5da:	8a 95       	dec	r24
 5dc:	f1 f7       	brne	.-4      	; 0x5da <w5500_WriteByte+0x42>
 5de:	00 c0       	rjmp	.+0      	; 0x5e0 <w5500_WriteByte+0x48>
		
	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
 5e0:	84 b1       	in	r24, 0x04	; 4
 5e2:	84 60       	ori	r24, 0x04	; 4
 5e4:	84 b9       	out	0x04, r24	; 4
 5e6:	85 b1       	in	r24, 0x05	; 5
 5e8:	84 60       	ori	r24, 0x04	; 4
 5ea:	85 b9       	out	0x05, r24	; 5
}
 5ec:	df 91       	pop	r29
 5ee:	cf 91       	pop	r28
 5f0:	1f 91       	pop	r17
 5f2:	08 95       	ret

000005f4 <w5500_ReadBuff>:

uint8_t w5500_ReadBuff(uint8_t bsb, uint16_t addr, uint8_t* data, uint8_t len)
{
 5f4:	ef 92       	push	r14
 5f6:	ff 92       	push	r15
 5f8:	0f 93       	push	r16
 5fa:	1f 93       	push	r17
 5fc:	cf 93       	push	r28
 5fe:	df 93       	push	r29
 600:	c8 2f       	mov	r28, r24
 602:	16 2f       	mov	r17, r22
 604:	87 2f       	mov	r24, r23
 606:	7a 01       	movw	r14, r20
 608:	d2 2f       	mov	r29, r18
	SPI_CS_RESET(DDRB, PORTB, spi_pins.cs);
 60a:	94 b1       	in	r25, 0x04	; 4
 60c:	94 60       	ori	r25, 0x04	; 4
 60e:	94 b9       	out	0x04, r25	; 4
 610:	95 b1       	in	r25, 0x05	; 5
 612:	9b 7f       	andi	r25, 0xFB	; 251
 614:	95 b9       	out	0x05, r25	; 5
 616:	9a e0       	ldi	r25, 0x0A	; 10
 618:	9a 95       	dec	r25
 61a:	f1 f7       	brne	.-4      	; 0x618 <w5500_ReadBuff+0x24>
 61c:	00 c0       	rjmp	.+0      	; 0x61e <w5500_ReadBuff+0x2a>
	_delay_us(2);
	
	spi_MasterWrite((uint8_t)(addr >> 8));
 61e:	0e 94 33 01 	call	0x266	; 0x266 <spi_MasterWrite>
	spi_MasterWrite((uint8_t)(addr & 0xFF));
 622:	81 2f       	mov	r24, r17
 624:	0e 94 33 01 	call	0x266	; 0x266 <spi_MasterWrite>
	
	spi_MasterWrite(W5500_CTRL(bsb, RWB_READ, 0x00));
 628:	8c 2f       	mov	r24, r28
 62a:	88 0f       	add	r24, r24
 62c:	88 0f       	add	r24, r24
 62e:	88 0f       	add	r24, r24
 630:	0e 94 33 01 	call	0x266	; 0x266 <spi_MasterWrite>
	
    uint8_t i = 0;
 634:	80 e0       	ldi	r24, 0x00	; 0
    do {
	    data[i++] = spi_MasterRead();
 636:	c1 e0       	ldi	r28, 0x01	; 1
 638:	c8 0f       	add	r28, r24
 63a:	87 01       	movw	r16, r14
 63c:	08 0f       	add	r16, r24
 63e:	11 1d       	adc	r17, r1
 640:	0e 94 38 01 	call	0x270	; 0x270 <spi_MasterRead>
 644:	f8 01       	movw	r30, r16
 646:	80 83       	st	Z, r24
 648:	8c 2f       	mov	r24, r28
   } while (i < len);
 64a:	cd 17       	cp	r28, r29
 64c:	a0 f3       	brcs	.-24     	; 0x636 <w5500_ReadBuff+0x42>
 64e:	fa e0       	ldi	r31, 0x0A	; 10
 650:	fa 95       	dec	r31
 652:	f1 f7       	brne	.-4      	; 0x650 <w5500_ReadBuff+0x5c>
 654:	00 c0       	rjmp	.+0      	; 0x656 <w5500_ReadBuff+0x62>

	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
 656:	84 b1       	in	r24, 0x04	; 4
 658:	84 60       	ori	r24, 0x04	; 4
 65a:	84 b9       	out	0x04, r24	; 4
 65c:	85 b1       	in	r24, 0x05	; 5
 65e:	84 60       	ori	r24, 0x04	; 4
 660:	85 b9       	out	0x05, r24	; 5
	
	return (i == len) ? 1 : 0;
 662:	81 e0       	ldi	r24, 0x01	; 1
 664:	cd 13       	cpse	r28, r29
 666:	80 e0       	ldi	r24, 0x00	; 0
}
 668:	df 91       	pop	r29
 66a:	cf 91       	pop	r28
 66c:	1f 91       	pop	r17
 66e:	0f 91       	pop	r16
 670:	ff 90       	pop	r15
 672:	ef 90       	pop	r14
 674:	08 95       	ret

00000676 <w5500_WriteBuff>:

uint8_t w5500_WriteBuff(uint8_t bsb, uint16_t addr, uint8_t* data, uint8_t len)
{
 676:	ff 92       	push	r15
 678:	0f 93       	push	r16
 67a:	1f 93       	push	r17
 67c:	cf 93       	push	r28
 67e:	df 93       	push	r29
 680:	c8 2f       	mov	r28, r24
 682:	f6 2e       	mov	r15, r22
 684:	87 2f       	mov	r24, r23
 686:	8a 01       	movw	r16, r20
 688:	d2 2f       	mov	r29, r18
	SPI_CS_RESET(DDRB, PORTB, spi_pins.cs);
 68a:	94 b1       	in	r25, 0x04	; 4
 68c:	94 60       	ori	r25, 0x04	; 4
 68e:	94 b9       	out	0x04, r25	; 4
 690:	95 b1       	in	r25, 0x05	; 5
 692:	9b 7f       	andi	r25, 0xFB	; 251
 694:	95 b9       	out	0x05, r25	; 5
 696:	9a e0       	ldi	r25, 0x0A	; 10
 698:	9a 95       	dec	r25
 69a:	f1 f7       	brne	.-4      	; 0x698 <w5500_WriteBuff+0x22>
 69c:	00 c0       	rjmp	.+0      	; 0x69e <w5500_WriteBuff+0x28>
	_delay_us(2);
	
	spi_MasterWrite((uint8_t)(addr >> 8));
 69e:	0e 94 33 01 	call	0x266	; 0x266 <spi_MasterWrite>
	spi_MasterWrite((uint8_t)(addr & 0xFF));
 6a2:	8f 2d       	mov	r24, r15
 6a4:	0e 94 33 01 	call	0x266	; 0x266 <spi_MasterWrite>
	
	spi_MasterWrite(W5500_CTRL(bsb, RWB_WRITE, 0x00));
 6a8:	8c 2f       	mov	r24, r28
 6aa:	88 0f       	add	r24, r24
 6ac:	88 0f       	add	r24, r24
 6ae:	88 0f       	add	r24, r24
 6b0:	84 60       	ori	r24, 0x04	; 4
 6b2:	0e 94 33 01 	call	0x266	; 0x266 <spi_MasterWrite>
	
	uint8_t i = 0;
 6b6:	80 e0       	ldi	r24, 0x00	; 0
	do {
	    spi_MasterWrite(data[i++]);
 6b8:	c1 e0       	ldi	r28, 0x01	; 1
 6ba:	c8 0f       	add	r28, r24
 6bc:	f8 01       	movw	r30, r16
 6be:	e8 0f       	add	r30, r24
 6c0:	f1 1d       	adc	r31, r1
 6c2:	80 81       	ld	r24, Z
 6c4:	0e 94 33 01 	call	0x266	; 0x266 <spi_MasterWrite>
 6c8:	8c 2f       	mov	r24, r28
	} while (i < len);
 6ca:	cd 17       	cp	r28, r29
 6cc:	a8 f3       	brcs	.-22     	; 0x6b8 <w5500_WriteBuff+0x42>
 6ce:	8a e0       	ldi	r24, 0x0A	; 10
 6d0:	8a 95       	dec	r24
 6d2:	f1 f7       	brne	.-4      	; 0x6d0 <w5500_WriteBuff+0x5a>
 6d4:	00 c0       	rjmp	.+0      	; 0x6d6 <w5500_WriteBuff+0x60>
	
	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
 6d6:	84 b1       	in	r24, 0x04	; 4
 6d8:	84 60       	ori	r24, 0x04	; 4
 6da:	84 b9       	out	0x04, r24	; 4
 6dc:	85 b1       	in	r24, 0x05	; 5
 6de:	84 60       	ori	r24, 0x04	; 4
 6e0:	85 b9       	out	0x05, r24	; 5
	
	return (i == len) ? 1 : 0;
 6e2:	81 e0       	ldi	r24, 0x01	; 1
 6e4:	cd 13       	cpse	r28, r29
 6e6:	80 e0       	ldi	r24, 0x00	; 0
 6e8:	df 91       	pop	r29
 6ea:	cf 91       	pop	r28
 6ec:	1f 91       	pop	r17
 6ee:	0f 91       	pop	r16
 6f0:	ff 90       	pop	r15
 6f2:	08 95       	ret

000006f4 <__divmodhi4>:
 6f4:	97 fb       	bst	r25, 7
 6f6:	07 2e       	mov	r0, r23
 6f8:	16 f4       	brtc	.+4      	; 0x6fe <__divmodhi4+0xa>
 6fa:	00 94       	com	r0
 6fc:	07 d0       	rcall	.+14     	; 0x70c <__divmodhi4_neg1>
 6fe:	77 fd       	sbrc	r23, 7
 700:	09 d0       	rcall	.+18     	; 0x714 <__divmodhi4_neg2>
 702:	0e 94 8e 03 	call	0x71c	; 0x71c <__udivmodhi4>
 706:	07 fc       	sbrc	r0, 7
 708:	05 d0       	rcall	.+10     	; 0x714 <__divmodhi4_neg2>
 70a:	3e f4       	brtc	.+14     	; 0x71a <__divmodhi4_exit>

0000070c <__divmodhi4_neg1>:
 70c:	90 95       	com	r25
 70e:	81 95       	neg	r24
 710:	9f 4f       	sbci	r25, 0xFF	; 255
 712:	08 95       	ret

00000714 <__divmodhi4_neg2>:
 714:	70 95       	com	r23
 716:	61 95       	neg	r22
 718:	7f 4f       	sbci	r23, 0xFF	; 255

0000071a <__divmodhi4_exit>:
 71a:	08 95       	ret

0000071c <__udivmodhi4>:
 71c:	aa 1b       	sub	r26, r26
 71e:	bb 1b       	sub	r27, r27
 720:	51 e1       	ldi	r21, 0x11	; 17
 722:	07 c0       	rjmp	.+14     	; 0x732 <__udivmodhi4_ep>

00000724 <__udivmodhi4_loop>:
 724:	aa 1f       	adc	r26, r26
 726:	bb 1f       	adc	r27, r27
 728:	a6 17       	cp	r26, r22
 72a:	b7 07       	cpc	r27, r23
 72c:	10 f0       	brcs	.+4      	; 0x732 <__udivmodhi4_ep>
 72e:	a6 1b       	sub	r26, r22
 730:	b7 0b       	sbc	r27, r23

00000732 <__udivmodhi4_ep>:
 732:	88 1f       	adc	r24, r24
 734:	99 1f       	adc	r25, r25
 736:	5a 95       	dec	r21
 738:	a9 f7       	brne	.-22     	; 0x724 <__udivmodhi4_loop>
 73a:	80 95       	com	r24
 73c:	90 95       	com	r25
 73e:	bc 01       	movw	r22, r24
 740:	cd 01       	movw	r24, r26
 742:	08 95       	ret

00000744 <strnlen>:
 744:	fc 01       	movw	r30, r24
 746:	61 50       	subi	r22, 0x01	; 1
 748:	70 40       	sbci	r23, 0x00	; 0
 74a:	01 90       	ld	r0, Z+
 74c:	01 10       	cpse	r0, r1
 74e:	d8 f7       	brcc	.-10     	; 0x746 <strnlen+0x2>
 750:	80 95       	com	r24
 752:	90 95       	com	r25
 754:	8e 0f       	add	r24, r30
 756:	9f 1f       	adc	r25, r31
 758:	08 95       	ret

0000075a <_exit>:
 75a:	f8 94       	cli

0000075c <__stop_program>:
 75c:	ff cf       	rjmp	.-2      	; 0x75c <__stop_program>
