// Seed: 1129043196
`endcelldefine
module module_0 (
    output reg id_0,
    output id_1
);
  reg id_3;
  assign id_0 = 1;
  always @(posedge id_2) begin
    id_1 <= id_2;
  end
  initial begin
    if (1) begin
      SystemTFIdentifier;
      id_2 <= id_3;
      @(posedge 1, posedge 1) begin
        id_0 <= id_3;
      end
      id_2 <= id_2;
      id_2 = id_3;
    end
    #1 begin
      SystemTFIdentifier(id_2 && 1'b0 && id_3);
    end
  end
  logic id_4;
  logic id_5;
  assign id_2 = 1;
  logic id_6, id_7;
endmodule
