{"Source Block": ["hdl/library/axi_dmac/dest_fifo_inf.v@73:83@HdlIdDef", "  output [1:0] response_resp\n);\n\n`include \"inc_id.vh\"\n\nreg active = 1'b0;\n\n/* Last beat of the burst */\nwire fifo_last_beat;\n/* Last beat of the segment */\nwire fifo_eot_beat;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[78, "reg active = 1'b0;\n"]], "Add": [[78, "  reg active = 1'b0;\n"]]}}