Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Oct 31 14:31:49 2016
| Host         : seunghwan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_module_timing_summary_routed.rpt -rpx Top_module_timing_summary_routed.rpx
| Design       : Top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.482        0.000                      0                   67        0.179        0.000                      0                   67        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.482        0.000                      0                   67        0.179        0.000                      0                   67        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 counter_ss_drive/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.671ns (44.342%)  route 2.097ns (55.658%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.710     5.312    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  counter_ss_drive/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  counter_ss_drive/cnt_reg[4]/Q
                         net (fo=2, routed)           0.961     6.730    counter_ss_drive/cnt_reg[4]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     6.854 r  counter_ss_drive/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.854    counter_ss_drive/cnt1_carry_i_6_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.404 r  counter_ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.404    counter_ss_drive/cnt1_carry_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  counter_ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.518    counter_ss_drive/cnt1_carry__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  counter_ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.632    counter_ss_drive/cnt1_carry__1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.945 r  counter_ss_drive/cnt1_carry__2/O[3]
                         net (fo=35, routed)          1.136     9.081    counter_ss_drive/clear
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606    15.029    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[0]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.611    14.562    counter_ss_drive/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 counter_ss_drive/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.671ns (44.342%)  route 2.097ns (55.658%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.710     5.312    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  counter_ss_drive/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  counter_ss_drive/cnt_reg[4]/Q
                         net (fo=2, routed)           0.961     6.730    counter_ss_drive/cnt_reg[4]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     6.854 r  counter_ss_drive/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.854    counter_ss_drive/cnt1_carry_i_6_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.404 r  counter_ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.404    counter_ss_drive/cnt1_carry_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  counter_ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.518    counter_ss_drive/cnt1_carry__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  counter_ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.632    counter_ss_drive/cnt1_carry__1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.945 r  counter_ss_drive/cnt1_carry__2/O[3]
                         net (fo=35, routed)          1.136     9.081    counter_ss_drive/clear
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606    15.029    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[1]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.611    14.562    counter_ss_drive/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 counter_ss_drive/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.671ns (44.342%)  route 2.097ns (55.658%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.710     5.312    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  counter_ss_drive/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  counter_ss_drive/cnt_reg[4]/Q
                         net (fo=2, routed)           0.961     6.730    counter_ss_drive/cnt_reg[4]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     6.854 r  counter_ss_drive/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.854    counter_ss_drive/cnt1_carry_i_6_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.404 r  counter_ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.404    counter_ss_drive/cnt1_carry_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  counter_ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.518    counter_ss_drive/cnt1_carry__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  counter_ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.632    counter_ss_drive/cnt1_carry__1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.945 r  counter_ss_drive/cnt1_carry__2/O[3]
                         net (fo=35, routed)          1.136     9.081    counter_ss_drive/clear
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606    15.029    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[2]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.611    14.562    counter_ss_drive/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 counter_ss_drive/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.671ns (44.342%)  route 2.097ns (55.658%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.710     5.312    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  counter_ss_drive/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  counter_ss_drive/cnt_reg[4]/Q
                         net (fo=2, routed)           0.961     6.730    counter_ss_drive/cnt_reg[4]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     6.854 r  counter_ss_drive/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.854    counter_ss_drive/cnt1_carry_i_6_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.404 r  counter_ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.404    counter_ss_drive/cnt1_carry_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  counter_ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.518    counter_ss_drive/cnt1_carry__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  counter_ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.632    counter_ss_drive/cnt1_carry__1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.945 r  counter_ss_drive/cnt1_carry__2/O[3]
                         net (fo=35, routed)          1.136     9.081    counter_ss_drive/clear
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606    15.029    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[3]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.611    14.562    counter_ss_drive/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 counter_ss_drive/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.653ns (45.889%)  route 1.949ns (54.111%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.726     5.329    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  counter_ss_drive/cnt_reg[2]/Q
                         net (fo=3, routed)           0.970     6.754    counter_ss_drive/cnt_reg[2]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     6.878 r  counter_ss_drive/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.878    counter_ss_drive/cnt1_carry_i_7_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.410 r  counter_ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.410    counter_ss_drive/cnt1_carry_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  counter_ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.524    counter_ss_drive/cnt1_carry__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  counter_ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    counter_ss_drive/cnt1_carry__1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.951 r  counter_ss_drive/cnt1_carry__2/O[3]
                         net (fo=35, routed)          0.979     8.931    counter_ss_drive/clear
    SLICE_X0Y106         FDRE                                         r  counter_ss_drive/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.589    15.011    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  counter_ss_drive/cnt_reg[28]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.611    14.545    counter_ss_drive/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 counter_ss_drive/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.653ns (45.889%)  route 1.949ns (54.111%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.726     5.329    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  counter_ss_drive/cnt_reg[2]/Q
                         net (fo=3, routed)           0.970     6.754    counter_ss_drive/cnt_reg[2]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     6.878 r  counter_ss_drive/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.878    counter_ss_drive/cnt1_carry_i_7_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.410 r  counter_ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.410    counter_ss_drive/cnt1_carry_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  counter_ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.524    counter_ss_drive/cnt1_carry__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  counter_ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    counter_ss_drive/cnt1_carry__1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.951 r  counter_ss_drive/cnt1_carry__2/O[3]
                         net (fo=35, routed)          0.979     8.931    counter_ss_drive/clear
    SLICE_X0Y106         FDRE                                         r  counter_ss_drive/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.589    15.011    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  counter_ss_drive/cnt_reg[29]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.611    14.545    counter_ss_drive/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 counter_ss_drive/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.653ns (45.889%)  route 1.949ns (54.111%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.726     5.329    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  counter_ss_drive/cnt_reg[2]/Q
                         net (fo=3, routed)           0.970     6.754    counter_ss_drive/cnt_reg[2]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     6.878 r  counter_ss_drive/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.878    counter_ss_drive/cnt1_carry_i_7_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.410 r  counter_ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.410    counter_ss_drive/cnt1_carry_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  counter_ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.524    counter_ss_drive/cnt1_carry__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  counter_ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    counter_ss_drive/cnt1_carry__1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.951 r  counter_ss_drive/cnt1_carry__2/O[3]
                         net (fo=35, routed)          0.979     8.931    counter_ss_drive/clear
    SLICE_X0Y106         FDRE                                         r  counter_ss_drive/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.589    15.011    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  counter_ss_drive/cnt_reg[30]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.611    14.545    counter_ss_drive/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 counter_ss_drive/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.653ns (45.889%)  route 1.949ns (54.111%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.726     5.329    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  counter_ss_drive/cnt_reg[2]/Q
                         net (fo=3, routed)           0.970     6.754    counter_ss_drive/cnt_reg[2]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     6.878 r  counter_ss_drive/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.878    counter_ss_drive/cnt1_carry_i_7_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.410 r  counter_ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.410    counter_ss_drive/cnt1_carry_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  counter_ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.524    counter_ss_drive/cnt1_carry__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  counter_ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    counter_ss_drive/cnt1_carry__1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.951 r  counter_ss_drive/cnt1_carry__2/O[3]
                         net (fo=35, routed)          0.979     8.931    counter_ss_drive/clear
    SLICE_X0Y106         FDRE                                         r  counter_ss_drive/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.589    15.011    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  counter_ss_drive/cnt_reg[31]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.611    14.545    counter_ss_drive/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 counter_ss_drive/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 1.653ns (47.527%)  route 1.825ns (52.473%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.726     5.329    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  counter_ss_drive/cnt_reg[2]/Q
                         net (fo=3, routed)           0.970     6.754    counter_ss_drive/cnt_reg[2]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     6.878 r  counter_ss_drive/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.878    counter_ss_drive/cnt1_carry_i_7_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.410 r  counter_ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.410    counter_ss_drive/cnt1_carry_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  counter_ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.524    counter_ss_drive/cnt1_carry__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  counter_ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    counter_ss_drive/cnt1_carry__1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.951 r  counter_ss_drive/cnt1_carry__2/O[3]
                         net (fo=35, routed)          0.855     8.807    counter_ss_drive/clear
    SLICE_X0Y100         FDRE                                         r  counter_ss_drive/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.590    15.012    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  counter_ss_drive/cnt_reg[4]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.611    14.546    counter_ss_drive/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 counter_ss_drive/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 1.653ns (47.527%)  route 1.825ns (52.473%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.726     5.329    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  counter_ss_drive/cnt_reg[2]/Q
                         net (fo=3, routed)           0.970     6.754    counter_ss_drive/cnt_reg[2]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     6.878 r  counter_ss_drive/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.878    counter_ss_drive/cnt1_carry_i_7_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.410 r  counter_ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.410    counter_ss_drive/cnt1_carry_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  counter_ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.524    counter_ss_drive/cnt1_carry__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  counter_ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    counter_ss_drive/cnt1_carry__1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.951 r  counter_ss_drive/cnt1_carry__2/O[3]
                         net (fo=35, routed)          0.855     8.807    counter_ss_drive/clear
    SLICE_X0Y100         FDRE                                         r  counter_ss_drive/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.590    15.012    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  counter_ss_drive/cnt_reg[5]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.611    14.546    counter_ss_drive/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  5.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 counter_ss_drive/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.355ns (64.458%)  route 0.196ns (35.542%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_ss_drive/cnt_reg[3]/Q
                         net (fo=3, routed)           0.195     1.860    counter_ss_drive/cnt_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.020 r  counter_ss_drive/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.021    counter_ss_drive/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.075 r  counter_ss_drive/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.075    counter_ss_drive/cnt_reg[4]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  counter_ss_drive/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.872     2.037    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  counter_ss_drive/cnt_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    counter_ss_drive/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 counter_ss_drive/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.366ns (65.154%)  route 0.196ns (34.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_ss_drive/cnt_reg[3]/Q
                         net (fo=3, routed)           0.195     1.860    counter_ss_drive/cnt_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.020 r  counter_ss_drive/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.021    counter_ss_drive/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.086 r  counter_ss_drive/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.086    counter_ss_drive/cnt_reg[4]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  counter_ss_drive/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.872     2.037    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  counter_ss_drive/cnt_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    counter_ss_drive/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 counter_ss_drive/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.391ns (66.639%)  route 0.196ns (33.361%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_ss_drive/cnt_reg[3]/Q
                         net (fo=3, routed)           0.195     1.860    counter_ss_drive/cnt_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.020 r  counter_ss_drive/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.021    counter_ss_drive/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.111 r  counter_ss_drive/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.111    counter_ss_drive/cnt_reg[4]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  counter_ss_drive/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.872     2.037    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  counter_ss_drive/cnt_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    counter_ss_drive/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 counter_ss_drive/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.391ns (66.639%)  route 0.196ns (33.361%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_ss_drive/cnt_reg[3]/Q
                         net (fo=3, routed)           0.195     1.860    counter_ss_drive/cnt_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.020 r  counter_ss_drive/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.021    counter_ss_drive/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.111 r  counter_ss_drive/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.111    counter_ss_drive/cnt_reg[4]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  counter_ss_drive/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.872     2.037    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  counter_ss_drive/cnt_reg[7]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    counter_ss_drive/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 counter_ss_drive/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.394ns (66.808%)  route 0.196ns (33.192%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_ss_drive/cnt_reg[3]/Q
                         net (fo=3, routed)           0.195     1.860    counter_ss_drive/cnt_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.020 r  counter_ss_drive/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.021    counter_ss_drive/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.060 r  counter_ss_drive/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.060    counter_ss_drive/cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.114 r  counter_ss_drive/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.114    counter_ss_drive/cnt_reg[8]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  counter_ss_drive/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.872     2.037    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  counter_ss_drive/cnt_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    counter_ss_drive/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 counter_ss_drive/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.405ns (67.416%)  route 0.196ns (32.584%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_ss_drive/cnt_reg[3]/Q
                         net (fo=3, routed)           0.195     1.860    counter_ss_drive/cnt_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.020 r  counter_ss_drive/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.021    counter_ss_drive/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.060 r  counter_ss_drive/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.060    counter_ss_drive/cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.125 r  counter_ss_drive/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.125    counter_ss_drive/cnt_reg[8]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  counter_ss_drive/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.872     2.037    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  counter_ss_drive/cnt_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    counter_ss_drive/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 counter_ss_drive/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.208ns (56.469%)  route 0.160ns (43.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  counter_ss_drive/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  counter_ss_drive/sel_reg[1]/Q
                         net (fo=8, routed)           0.160     1.842    counter_ss_drive/sel[1]
    SLICE_X2Y103         LUT4 (Prop_lut4_I0_O)        0.044     1.886 r  counter_ss_drive/sel[2]_i_1/O
                         net (fo=1, routed)           0.000     1.886    counter_ss_drive/sel[2]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  counter_ss_drive/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.871     2.036    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  counter_ss_drive/sel_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.131     1.648    counter_ss_drive/sel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 counter_ss_drive/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  counter_ss_drive/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  counter_ss_drive/sel_reg[1]/Q
                         net (fo=8, routed)           0.160     1.842    counter_ss_drive/sel[1]
    SLICE_X2Y103         LUT3 (Prop_lut3_I2_O)        0.045     1.887 r  counter_ss_drive/sel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    counter_ss_drive/sel[1]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  counter_ss_drive/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.871     2.036    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  counter_ss_drive/sel_reg[1]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.121     1.638    counter_ss_drive/sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_ss_drive/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.430ns (68.718%)  route 0.196ns (31.282%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_ss_drive/cnt_reg[3]/Q
                         net (fo=3, routed)           0.195     1.860    counter_ss_drive/cnt_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.020 r  counter_ss_drive/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.021    counter_ss_drive/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.060 r  counter_ss_drive/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.060    counter_ss_drive/cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.150 r  counter_ss_drive/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.150    counter_ss_drive/cnt_reg[8]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  counter_ss_drive/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.872     2.037    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  counter_ss_drive/cnt_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    counter_ss_drive/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_ss_drive/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.430ns (68.718%)  route 0.196ns (31.282%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_ss_drive/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_ss_drive/cnt_reg[3]/Q
                         net (fo=3, routed)           0.195     1.860    counter_ss_drive/cnt_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.020 r  counter_ss_drive/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.021    counter_ss_drive/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.060 r  counter_ss_drive/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.060    counter_ss_drive/cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.150 r  counter_ss_drive/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.150    counter_ss_drive/cnt_reg[8]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  counter_ss_drive/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.872     2.037    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  counter_ss_drive/cnt_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    counter_ss_drive/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     counter_ss_drive/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    counter_ss_drive/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    counter_ss_drive/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    counter_ss_drive/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    counter_ss_drive/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    counter_ss_drive/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    counter_ss_drive/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    counter_ss_drive/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    counter_ss_drive/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    counter_ss_drive/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    counter_ss_drive/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    counter_ss_drive/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    counter_ss_drive/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    counter_ss_drive/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    counter_ss_drive/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    counter_ss_drive/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    counter_ss_drive/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    counter_ss_drive/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    counter_ss_drive/cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     counter_ss_drive/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    counter_ss_drive/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    counter_ss_drive/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    counter_ss_drive/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    counter_ss_drive/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    counter_ss_drive/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    counter_ss_drive/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    counter_ss_drive/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    counter_ss_drive/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    counter_ss_drive/cnt_reg[18]/C



