library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity adder1 is
	port(
		a,b,cin:in std_logic;
		s,cout:out std_logic;
		p,g:buffer std_logic
	);
end adder1;

architecture plus of adder1 is
begin
	process(a,b)
	begin
		p <= a xor b;
		g <= a and b;
	end process;
	process(cin,p,g)
	begin
		s <=cin xor p;
		cout <=g or (p and cin);
	end process;
end plus;
