<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p133" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_133{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.1px;}
#t2_133{left:820px;bottom:48px;letter-spacing:0.08px;}
#t3_133{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.59px;}
#t4_133{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t5_133{left:96px;bottom:1038px;letter-spacing:0.12px;}
#t6_133{left:162px;bottom:1038px;letter-spacing:0.19px;word-spacing:0.04px;}
#t7_133{left:96px;bottom:1005px;letter-spacing:0.15px;word-spacing:-0.5px;}
#t8_133{left:96px;bottom:983px;letter-spacing:0.14px;word-spacing:-0.52px;}
#t9_133{left:96px;bottom:962px;letter-spacing:0.12px;word-spacing:-1.03px;}
#ta_133{left:96px;bottom:941px;letter-spacing:0.13px;word-spacing:-0.71px;}
#tb_133{left:96px;bottom:919px;letter-spacing:0.13px;word-spacing:-0.55px;}
#tc_133{left:96px;bottom:884px;letter-spacing:0.13px;word-spacing:-0.43px;}
#td_133{left:96px;bottom:863px;letter-spacing:0.13px;word-spacing:-0.49px;}
#te_133{left:96px;bottom:841px;letter-spacing:0.12px;word-spacing:-0.5px;}
#tf_133{left:96px;bottom:820px;letter-spacing:0.14px;}
#tg_133{left:96px;bottom:780px;letter-spacing:0.18px;}
#th_133{left:147px;bottom:780px;letter-spacing:0.15px;word-spacing:0.05px;}
#ti_133{left:96px;bottom:745px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tj_133{left:96px;bottom:724px;letter-spacing:0.12px;word-spacing:-1.1px;}
#tk_133{left:96px;bottom:702px;letter-spacing:0.12px;word-spacing:-0.42px;}
#tl_133{left:96px;bottom:662px;letter-spacing:0.12px;}
#tm_133{left:162px;bottom:662px;letter-spacing:0.15px;word-spacing:0.06px;}
#tn_133{left:96px;bottom:629px;letter-spacing:0.12px;word-spacing:-0.48px;}
#to_133{left:96px;bottom:607px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tp_133{left:96px;bottom:586px;letter-spacing:0.14px;word-spacing:-0.53px;}
#tq_133{left:96px;bottom:565px;letter-spacing:0.12px;word-spacing:-0.36px;}
#tr_133{left:351px;bottom:565px;letter-spacing:0.14px;}
#ts_133{left:424px;bottom:565px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tt_133{left:96px;bottom:543px;letter-spacing:0.13px;word-spacing:-0.4px;}
#tu_133{left:96px;bottom:522px;letter-spacing:0.08px;word-spacing:-0.5px;}
#tv_133{left:96px;bottom:487px;letter-spacing:0.12px;word-spacing:-0.42px;}
#tw_133{left:96px;bottom:465px;letter-spacing:0.13px;word-spacing:-0.44px;}
#tx_133{left:96px;bottom:444px;letter-spacing:0.12px;word-spacing:-0.44px;}
#ty_133{left:96px;bottom:422px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tz_133{left:96px;bottom:401px;letter-spacing:0.13px;word-spacing:-0.55px;}
#t10_133{left:96px;bottom:361px;letter-spacing:0.12px;}
#t11_133{left:162px;bottom:361px;letter-spacing:0.19px;word-spacing:0.04px;}
#t12_133{left:96px;bottom:328px;letter-spacing:0.11px;word-spacing:-0.38px;}
#t13_133{left:96px;bottom:306px;letter-spacing:0.11px;word-spacing:-1.05px;}
#t14_133{left:96px;bottom:285px;letter-spacing:0.05px;word-spacing:-0.82px;}
#t15_133{left:208px;bottom:285px;letter-spacing:0.15px;word-spacing:-1px;}
#t16_133{left:555px;bottom:285px;letter-spacing:0.15px;word-spacing:-0.85px;}
#t17_133{left:96px;bottom:264px;letter-spacing:0.11px;word-spacing:-0.41px;}
#t18_133{left:96px;bottom:242px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t19_133{left:96px;bottom:221px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t1a_133{left:96px;bottom:199px;letter-spacing:0.09px;word-spacing:-0.42px;}
#t1b_133{left:96px;bottom:164px;letter-spacing:0.14px;word-spacing:-0.53px;}
#t1c_133{left:96px;bottom:143px;letter-spacing:0.15px;word-spacing:-0.56px;}
#t1d_133{left:96px;bottom:121px;letter-spacing:0.13px;word-spacing:-0.42px;}
#t1e_133{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_133{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_133{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s3_133{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_133{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s5_133{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts133" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg133Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg133" style="-webkit-user-select: none;"><object width="935" height="1210" data="133/133.svg" type="image/svg+xml" id="pdf133" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_133" class="t s1_133">General-Purpose Programming </span><span id="t2_133" class="t s1_133">97 </span>
<span id="t3_133" class="t s1_133">24592—Rev. 3.23—October 2020 </span><span id="t4_133" class="t s1_133">AMD64 Technology </span>
<span id="t5_133" class="t s2_133">3.8.1.2 </span><span id="t6_133" class="t s2_133">Memory-Mapped I/O </span>
<span id="t7_133" class="t s3_133">Memory-mapped I/O devices are attached to the system memory bus and respond to memory </span>
<span id="t8_133" class="t s3_133">transactions as if they were memory devices, such as DRAM. Access to memory-mapped I/O devices </span>
<span id="t9_133" class="t s3_133">can be performed using any instruction that accesses memory, but typically MOV instructions are used </span>
<span id="ta_133" class="t s3_133">to transfer data between the processor and the device. Some I/O devices may have restrictions on read- </span>
<span id="tb_133" class="t s3_133">modify-write accesses. </span>
<span id="tc_133" class="t s3_133">Any location in memory can be used as a memory-mapped I/O address. System software can use the </span>
<span id="td_133" class="t s3_133">paging facilities to virtualize memory devices and protect them from unauthorized access. See </span>
<span id="te_133" class="t s3_133">“System-Management Instructions” in Volume 2 for a discussion of memory virtualization and </span>
<span id="tf_133" class="t s3_133">paging. </span>
<span id="tg_133" class="t s2_133">3.8.2 </span><span id="th_133" class="t s2_133">I/O Ordering </span>
<span id="ti_133" class="t s3_133">The order of read and write accesses between the processor and an I/O device is usually important for </span>
<span id="tj_133" class="t s3_133">properly controlling device operation. Accesses to I/O-address space and memory-address space differ </span>
<span id="tk_133" class="t s3_133">in the default ordering enforced by the processor and the ability of software to control ordering. </span>
<span id="tl_133" class="t s2_133">3.8.2.1 </span><span id="tm_133" class="t s2_133">I/O-Address Space </span>
<span id="tn_133" class="t s3_133">The processor always orders I/O-address space operations strongly, with respect to other I/O and </span>
<span id="to_133" class="t s3_133">memory operations. Software cannot modify the I/O ordering enforced by the processor. IN </span>
<span id="tp_133" class="t s3_133">instructions are not executed until all previous writes to I/O space and memory have completed. OUT </span>
<span id="tq_133" class="t s3_133">instructions delay execution of the </span><span id="tr_133" class="t s4_133">following </span><span id="ts_133" class="t s3_133">instruction until all writes—including the write </span>
<span id="tt_133" class="t s3_133">performed by the OUT—have completed. Unlike memory writes, writes to I/O addresses are never </span>
<span id="tu_133" class="t s3_133">buffered by the processor. </span>
<span id="tv_133" class="t s3_133">The processor can use more than one bus transaction to access an unaligned, multi-byte I/O port. </span>
<span id="tw_133" class="t s3_133">Unaligned accesses to I/O-address space do not have a defined bus transaction ordering, and that </span>
<span id="tx_133" class="t s3_133">ordering can change from one implementation to another. If the use of an unaligned I/O port is </span>
<span id="ty_133" class="t s3_133">required, and the order of bus transactions to that port is important, software should decompose the </span>
<span id="tz_133" class="t s3_133">access into multiple, smaller aligned accesses. </span>
<span id="t10_133" class="t s2_133">3.8.2.2 </span><span id="t11_133" class="t s2_133">Memory-Mapped I/O </span>
<span id="t12_133" class="t s3_133">To maximize software performance, processor implementations can execute instructions out of </span>
<span id="t13_133" class="t s3_133">program order. This can cause the sequence of memory accesses to also be out of program order, called </span>
<span id="t14_133" class="t s4_133">weakly ordered</span><span id="t15_133" class="t s3_133">. As described in “Accessing Memory” on page </span><span id="t16_133" class="t s3_133">99, the processor can perform memory </span>
<span id="t17_133" class="t s3_133">reads in any order, it can perform reads without knowing whether it requires the result (speculation), </span>
<span id="t18_133" class="t s3_133">and it can reorder reads ahead of writes. In the case of writes, multiple writes to memory locations in </span>
<span id="t19_133" class="t s3_133">close proximity to each other can be combined into a single write or a burst of multiple writes. Writes </span>
<span id="t1a_133" class="t s3_133">can also be delayed, or buffered, by the processor. </span>
<span id="t1b_133" class="t s3_133">Application software that needs to force memory ordering to memory-mapped I/O devices can do so </span>
<span id="t1c_133" class="t s3_133">using the read/write barrier instructions: LFENCE, SFENCE, and MFENCE. These instructions are </span>
<span id="t1d_133" class="t s3_133">described in “Forcing Memory Order” on page 100. Serializing instructions, I/O instructions, and </span>
<span id="t1e_133" class="t s5_133">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
