<stg><name>fir_Pipeline_VITIS_LOOP_14_2</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %result = alloca i32 1

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %taps, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i5 0, i5 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i32 0, i32 %result

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc12:0 %i = load i5 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc12:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc12:2 %icmp_ln14 = icmp_eq  i5 %i, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc12:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc12:4 %add_ln14 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc12:5 %br_ln14 = br i1 %icmp_ln14, void %for.inc12.split, void %for.end13.exitStub

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="5">
<![CDATA[
for.inc12.split:1 %i_1_cast = zext i5 %i

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12.split:3 %delay_lane_addr = getelementptr i32 %delay_lane, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="delay_lane_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="5">
<![CDATA[
for.inc12.split:4 %delay_lane_load = load i5 %delay_lane_addr

]]></Node>
<StgValue><ssdm name="delay_lane_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12.split:5 %taps_addr = getelementptr i32 %taps, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="taps_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="5">
<![CDATA[
for.inc12.split:6 %taps_load = load i5 %taps_addr

]]></Node>
<StgValue><ssdm name="taps_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc12.split:9 %store_ln14 = store i5 %add_ln14, i5 %i_1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="5">
<![CDATA[
for.inc12.split:4 %delay_lane_load = load i5 %delay_lane_addr

]]></Node>
<StgValue><ssdm name="delay_lane_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="5">
<![CDATA[
for.inc12.split:6 %taps_load = load i5 %taps_addr

]]></Node>
<StgValue><ssdm name="taps_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc12.split:7 %mul_ln15 = mul i32 %taps_load, i32 %delay_lane_load

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end13.exitStub:0 %result_load_1 = load i32 %result

]]></Node>
<StgValue><ssdm name="result_load_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end13.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %result_out, i32 %result_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
for.end13.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc12.split:0 %result_load = load i32 %result

]]></Node>
<StgValue><ssdm name="result_load"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc12.split:2 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc12.split:8 %result_1 = add i32 %mul_ln15, i32 %result_load

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc12.split:10 %store_ln14 = store i32 %result_1, i32 %result

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc12.split:11 %br_ln14 = br void %for.inc12

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="taps" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="taps"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="result_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="result_out"/></StgValue>
</port>
<port id="51" name="delay_lane" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="delay_lane"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="53" from="StgValue_52" to="result" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_52" to="i_1" fromId="52" toId="8">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="57" from="taps" to="specinterface_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="59" from="empty_1" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="62" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="64" from="empty_0" to="specinterface_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="67" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="73" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="74" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="77" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="78" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_79" to="store_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="81" from="i_1" to="store_ln0" fromId="8" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_60" to="store_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="83" from="result" to="store_ln0" fromId="7" toId="11">
</dataflow>
<dataflow id="84" from="i_1" to="i" fromId="8" toId="13">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="85" toId="14">
</dataflow>
<dataflow id="87" from="StgValue_65" to="specpipeline_ln0" fromId="65" toId="14">
</dataflow>
<dataflow id="88" from="StgValue_60" to="specpipeline_ln0" fromId="60" toId="14">
</dataflow>
<dataflow id="89" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="14">
</dataflow>
<dataflow id="90" from="StgValue_60" to="specpipeline_ln0" fromId="60" toId="14">
</dataflow>
<dataflow id="92" from="p_str" to="specpipeline_ln0" fromId="91" toId="14">
</dataflow>
<dataflow id="93" from="i" to="icmp_ln14" fromId="13" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_94" to="icmp_ln14" fromId="94" toId="15">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="96" toId="16">
</dataflow>
<dataflow id="99" from="StgValue_98" to="empty" fromId="98" toId="16">
</dataflow>
<dataflow id="100" from="StgValue_98" to="empty" fromId="98" toId="16">
</dataflow>
<dataflow id="101" from="StgValue_98" to="empty" fromId="98" toId="16">
</dataflow>
<dataflow id="102" from="i" to="add_ln14" fromId="13" toId="17">
</dataflow>
<dataflow id="104" from="StgValue_103" to="add_ln14" fromId="103" toId="17">
</dataflow>
<dataflow id="105" from="icmp_ln14" to="br_ln14" fromId="15" toId="18">
</dataflow>
<dataflow id="106" from="i" to="i_1_cast" fromId="13" toId="19">
</dataflow>
<dataflow id="107" from="delay_lane" to="delay_lane_addr" fromId="51" toId="20">
</dataflow>
<dataflow id="109" from="StgValue_108" to="delay_lane_addr" fromId="108" toId="20">
</dataflow>
<dataflow id="110" from="i_1_cast" to="delay_lane_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="111" from="delay_lane_addr" to="delay_lane_load" fromId="20" toId="21">
</dataflow>
<dataflow id="112" from="taps" to="taps_addr" fromId="49" toId="22">
</dataflow>
<dataflow id="113" from="StgValue_108" to="taps_addr" fromId="108" toId="22">
</dataflow>
<dataflow id="114" from="i_1_cast" to="taps_addr" fromId="19" toId="22">
</dataflow>
<dataflow id="115" from="taps_addr" to="taps_load" fromId="22" toId="23">
</dataflow>
<dataflow id="116" from="add_ln14" to="store_ln14" fromId="17" toId="24">
</dataflow>
<dataflow id="117" from="i_1" to="store_ln14" fromId="8" toId="24">
</dataflow>
<dataflow id="118" from="delay_lane_addr" to="delay_lane_load" fromId="20" toId="25">
</dataflow>
<dataflow id="119" from="taps_addr" to="taps_load" fromId="22" toId="26">
</dataflow>
<dataflow id="120" from="taps_load" to="mul_ln15" fromId="26" toId="27">
</dataflow>
<dataflow id="121" from="delay_lane_load" to="mul_ln15" fromId="25" toId="27">
</dataflow>
<dataflow id="122" from="result" to="result_load" fromId="7" toId="28">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="123" toId="29">
</dataflow>
<dataflow id="126" from="empty_3" to="specloopname_ln8" fromId="125" toId="29">
</dataflow>
<dataflow id="127" from="mul_ln15" to="result_1" fromId="27" toId="30">
</dataflow>
<dataflow id="128" from="result_load" to="result_1" fromId="28" toId="30">
</dataflow>
<dataflow id="129" from="result_1" to="store_ln14" fromId="30" toId="31">
</dataflow>
<dataflow id="130" from="result" to="store_ln14" fromId="7" toId="31">
</dataflow>
<dataflow id="131" from="result" to="result_load_1" fromId="7" toId="33">
</dataflow>
<dataflow id="133" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="132" toId="34">
</dataflow>
<dataflow id="134" from="result_out" to="write_ln0" fromId="50" toId="34">
</dataflow>
<dataflow id="135" from="result_load_1" to="write_ln0" fromId="33" toId="34">
</dataflow>
<dataflow id="136" from="icmp_ln14" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="137" from="icmp_ln14" to="StgValue_4" fromId="15" toId="4">
</dataflow>
</dataflows>


</stg>
