{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501592371380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501592371381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  1 14:59:31 2017 " "Processing started: Tue Aug  1 14:59:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501592371381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592371381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592371381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501592371732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501592371733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/Qsys/synthesis/Qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/Qsys/synthesis/Qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys " "Found entity 1: Qsys" {  } { { "Qsys/Qsys/synthesis/Qsys.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/Qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592398140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/Qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/Qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Qsys/Qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592398145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/Qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/Qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Qsys/Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592398147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_new_sdram_controller_0_input_efifo_module " "Found entity 1: Qsys_new_sdram_controller_0_input_efifo_module" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592398150 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_new_sdram_controller_0 " "Found entity 2: Qsys_new_sdram_controller_0" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592398150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Seven_Seg_Driver.v 1 1 " "Found 1 design units, including 1 entities, in source file Seven_Seg_Driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Seg_Driver " "Found entity 1: Seven_Seg_Driver" {  } { { "Seven_Seg_Driver.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Seven_Seg_Driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592398150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vJtag/vJTAG/synthesis/vJTAG.v 1 1 " "Found 1 design units, including 1 entities, in source file vJtag/vJTAG/synthesis/vJTAG.v" { { "Info" "ISGN_ENTITY_NAME" "1 vJTAG " "Found entity 1: vJTAG" {  } { { "vJtag/vJTAG/synthesis/vJTAG.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/vJtag/vJTAG/synthesis/vJTAG.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592398151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Virtual_JTAG_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file Virtual_JTAG_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Virtual_JTAG_v1 " "Found entity 1: Virtual_JTAG_v1" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592398152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL/PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL/PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/PLL/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592398154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM/RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM/RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM/RAM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/RAM/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592398155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398155 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "virtual_state_e1dr Virtual_JTAG_v1.v(54) " "Verilog HDL Implicit Net warning at Virtual_JTAG_v1.v(54): created implicit net for \"virtual_state_e1dr\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592398155 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "virtual_state_e2dr Virtual_JTAG_v1.v(54) " "Verilog HDL Implicit Net warning at Virtual_JTAG_v1.v(54): created implicit net for \"virtual_state_e2dr\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592398155 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at Qsys_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501592398157 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at Qsys_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501592398157 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at Qsys_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501592398157 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at Qsys_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501592398160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Virtual_JTAG_v1 " "Elaborating entity \"Virtual_JTAG_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501592398253 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst Virtual_JTAG_v1.v(34) " "Verilog HDL or VHDL warning at Virtual_JTAG_v1.v(34): object \"rst\" assigned a value but never read" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501592398254 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 Virtual_JTAG_v1.v(92) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(92): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501592398257 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 Virtual_JTAG_v1.v(94) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(94): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501592398257 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 Virtual_JTAG_v1.v(96) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(96): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501592398257 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 Virtual_JTAG_v1.v(98) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(98): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501592398257 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 Virtual_JTAG_v1.v(100) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(100): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501592398258 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 Virtual_JTAG_v1.v(102) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(102): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501592398258 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 Virtual_JTAG_v1.v(104) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(104): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501592398259 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED Virtual_JTAG_v1.v(90) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(90): inferring latch(es) for variable \"LED\", which holds its previous value in one or more paths through the always construct" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501592398260 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OP_DRAM_ADDR Virtual_JTAG_v1.v(14) " "Output port \"OP_DRAM_ADDR\" at Virtual_JTAG_v1.v(14) has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501592398262 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OP_DRAM_Bank_Address Virtual_JTAG_v1.v(15) " "Output port \"OP_DRAM_Bank_Address\" at Virtual_JTAG_v1.v(15) has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501592398262 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OP_DRAM_Data_Mask Virtual_JTAG_v1.v(20) " "Output port \"OP_DRAM_Data_Mask\" at Virtual_JTAG_v1.v(20) has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501592398262 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OP_DRAM_Column_Address_Strobe Virtual_JTAG_v1.v(16) " "Output port \"OP_DRAM_Column_Address_Strobe\" at Virtual_JTAG_v1.v(16) has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501592398262 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OP_DRAM_Clock_Enable Virtual_JTAG_v1.v(17) " "Output port \"OP_DRAM_Clock_Enable\" at Virtual_JTAG_v1.v(17) has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501592398262 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OP_DRAM_Chip_Select Virtual_JTAG_v1.v(18) " "Output port \"OP_DRAM_Chip_Select\" at Virtual_JTAG_v1.v(18) has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501592398263 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OP_DRAM_Row_Address_Strobe Virtual_JTAG_v1.v(21) " "Output port \"OP_DRAM_Row_Address_Strobe\" at Virtual_JTAG_v1.v(21) has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501592398263 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OP_DRAM_Write_Enable Virtual_JTAG_v1.v(22) " "Output port \"OP_DRAM_Write_Enable\" at Virtual_JTAG_v1.v(22) has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501592398263 "|Virtual_JTAG_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] Virtual_JTAG_v1.v(90) " "Inferred latch for \"LED\[0\]\" at Virtual_JTAG_v1.v(90)" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398264 "|Virtual_JTAG_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[1\] Virtual_JTAG_v1.v(90) " "Inferred latch for \"LED\[1\]\" at Virtual_JTAG_v1.v(90)" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398265 "|Virtual_JTAG_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[2\] Virtual_JTAG_v1.v(90) " "Inferred latch for \"LED\[2\]\" at Virtual_JTAG_v1.v(90)" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398265 "|Virtual_JTAG_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[3\] Virtual_JTAG_v1.v(90) " "Inferred latch for \"LED\[3\]\" at Virtual_JTAG_v1.v(90)" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398265 "|Virtual_JTAG_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[4\] Virtual_JTAG_v1.v(90) " "Inferred latch for \"LED\[4\]\" at Virtual_JTAG_v1.v(90)" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398265 "|Virtual_JTAG_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[5\] Virtual_JTAG_v1.v(90) " "Inferred latch for \"LED\[5\]\" at Virtual_JTAG_v1.v(90)" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398266 "|Virtual_JTAG_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[6\] Virtual_JTAG_v1.v(90) " "Inferred latch for \"LED\[6\]\" at Virtual_JTAG_v1.v(90)" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398266 "|Virtual_JTAG_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[7\] Virtual_JTAG_v1.v(90) " "Inferred latch for \"LED\[7\]\" at Virtual_JTAG_v1.v(90)" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398266 "|Virtual_JTAG_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[8\] Virtual_JTAG_v1.v(90) " "Inferred latch for \"LED\[8\]\" at Virtual_JTAG_v1.v(90)" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398266 "|Virtual_JTAG_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[9\] Virtual_JTAG_v1.v(90) " "Inferred latch for \"LED\[9\]\" at Virtual_JTAG_v1.v(90)" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398266 "|Virtual_JTAG_v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:my_PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:my_PLL\"" {  } { { "Virtual_JTAG_v1.v" "my_PLL" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592398313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:my_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:my_PLL\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "altpll_component" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/PLL/PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592398423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:my_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:my_PLL\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/PLL/PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592398443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:my_PLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:my_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 64 " "Parameter \"clk2_divide_by\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398444 ""}  } { { "PLL/PLL.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/PLL/PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501592398444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/PLL_altpll.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/PLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592398508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592398508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592398509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vJTAG vJTAG:vJTAG_inst " "Elaborating entity \"vJTAG\" for hierarchy \"vJTAG:vJTAG_inst\"" {  } { { "Virtual_JTAG_v1.v" "vJTAG_inst" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592398523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0 " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "vJtag/vJTAG/synthesis/vJTAG.v" "virtual_jtag_0" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/vJtag/vJTAG/synthesis/vJTAG.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592398529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "vJtag/vJTAG/synthesis/vJTAG.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/vJtag/vJTAG/synthesis/vJTAG.v" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592398532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0 " "Instantiated megafunction \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 1 " "Parameter \"sld_ir_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501592398532 ""}  } { { "vJtag/vJTAG/synthesis/vJTAG.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/vJtag/vJTAG/synthesis/vJTAG.v" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501592398532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592398537 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "vJtag/vJTAG/synthesis/vJTAG.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/vJtag/vJTAG/synthesis/vJTAG.v" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592398542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592398542 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "vJtag/vJTAG/synthesis/vJTAG.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/vJtag/vJTAG/synthesis/vJTAG.v" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592398547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592399468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592399758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Seg_Driver Seven_Seg_Driver:Seven_Seg_Driver_inst " "Elaborating entity \"Seven_Seg_Driver\" for hierarchy \"Seven_Seg_Driver:Seven_Seg_Driver_inst\"" {  } { { "Virtual_JTAG_v1.v" "Seven_Seg_Driver_inst" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592399831 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1501592400206 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.08.01.15:00:13 Progress: Loading sld27be4727/alt_sld_fab_wrapper_hw.tcl " "2017.08.01.15:00:13 Progress: Loading sld27be4727/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592413501 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592418994 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592419747 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592422050 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592422291 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592422497 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592422734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592422739 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592422744 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1501592423456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld27be4727/alt_sld_fab.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592423766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592423766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592423872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592423872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592423873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592423873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592423968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592423968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592424080 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592424080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592424080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501592424172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592424172 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1501592426883 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BP_DRAM_Data\[0\] " "bidirectional pin \"BP_DRAM_Data\[0\]\" has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501592427037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BP_DRAM_Data\[1\] " "bidirectional pin \"BP_DRAM_Data\[1\]\" has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501592427037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BP_DRAM_Data\[2\] " "bidirectional pin \"BP_DRAM_Data\[2\]\" has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501592427037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BP_DRAM_Data\[3\] " "bidirectional pin \"BP_DRAM_Data\[3\]\" has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501592427037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BP_DRAM_Data\[4\] " "bidirectional pin \"BP_DRAM_Data\[4\]\" has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501592427037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BP_DRAM_Data\[5\] " "bidirectional pin \"BP_DRAM_Data\[5\]\" has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501592427037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BP_DRAM_Data\[6\] " "bidirectional pin \"BP_DRAM_Data\[6\]\" has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501592427037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BP_DRAM_Data\[7\] " "bidirectional pin \"BP_DRAM_Data\[7\]\" has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501592427037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BP_DRAM_Data\[8\] " "bidirectional pin \"BP_DRAM_Data\[8\]\" has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501592427037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BP_DRAM_Data\[9\] " "bidirectional pin \"BP_DRAM_Data\[9\]\" has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501592427037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BP_DRAM_Data\[10\] " "bidirectional pin \"BP_DRAM_Data\[10\]\" has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501592427037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BP_DRAM_Data\[11\] " "bidirectional pin \"BP_DRAM_Data\[11\]\" has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501592427037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BP_DRAM_Data\[12\] " "bidirectional pin \"BP_DRAM_Data\[12\]\" has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501592427037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BP_DRAM_Data\[13\] " "bidirectional pin \"BP_DRAM_Data\[13\]\" has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501592427037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BP_DRAM_Data\[14\] " "bidirectional pin \"BP_DRAM_Data\[14\]\" has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501592427037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BP_DRAM_Data\[15\] " "bidirectional pin \"BP_DRAM_Data\[15\]\" has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501592427037 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1501592427037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED\[0\]\$latch " "Latch LED\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DR1\[10\] " "Ports D and ENA on the latch are fed by the same signal DR1\[10\]" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501592427042 ""}  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501592427042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED\[1\]\$latch " "Latch LED\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DR1\[10\] " "Ports D and ENA on the latch are fed by the same signal DR1\[10\]" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501592427042 ""}  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501592427042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED\[2\]\$latch " "Latch LED\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DR1\[10\] " "Ports D and ENA on the latch are fed by the same signal DR1\[10\]" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501592427043 ""}  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501592427043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED\[3\]\$latch " "Latch LED\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DR1\[10\] " "Ports D and ENA on the latch are fed by the same signal DR1\[10\]" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501592427043 ""}  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501592427043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED\[4\]\$latch " "Latch LED\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DR1\[10\] " "Ports D and ENA on the latch are fed by the same signal DR1\[10\]" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501592427043 ""}  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501592427043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED\[5\]\$latch " "Latch LED\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DR1\[10\] " "Ports D and ENA on the latch are fed by the same signal DR1\[10\]" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501592427043 ""}  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501592427043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED\[6\]\$latch " "Latch LED\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DR1\[10\] " "Ports D and ENA on the latch are fed by the same signal DR1\[10\]" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501592427043 ""}  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501592427043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED\[7\]\$latch " "Latch LED\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DR1\[10\] " "Ports D and ENA on the latch are fed by the same signal DR1\[10\]" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501592427044 ""}  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501592427044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED\[8\]\$latch " "Latch LED\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DR1\[10\] " "Ports D and ENA on the latch are fed by the same signal DR1\[10\]" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501592427044 ""}  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501592427044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED\[9\]\$latch " "Latch LED\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DR1\[10\] " "Ports D and ENA on the latch are fed by the same signal DR1\[10\]" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501592427044 ""}  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501592427044 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SS0\[1\] VCC " "Pin \"SS0\[1\]\" is stuck at VCC" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|SS0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS0\[2\] VCC " "Pin \"SS0\[2\]\" is stuck at VCC" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|SS0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_ADDR\[0\] GND " "Pin \"OP_DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_ADDR\[1\] GND " "Pin \"OP_DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_ADDR\[2\] GND " "Pin \"OP_DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_ADDR\[3\] GND " "Pin \"OP_DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_ADDR\[4\] GND " "Pin \"OP_DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_ADDR\[5\] GND " "Pin \"OP_DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_ADDR\[6\] GND " "Pin \"OP_DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_ADDR\[7\] GND " "Pin \"OP_DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_ADDR\[8\] GND " "Pin \"OP_DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_ADDR\[9\] GND " "Pin \"OP_DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_ADDR\[10\] GND " "Pin \"OP_DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_ADDR\[11\] GND " "Pin \"OP_DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_ADDR\[12\] GND " "Pin \"OP_DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Bank_Address\[0\] GND " "Pin \"OP_DRAM_Bank_Address\[0\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_Bank_Address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Bank_Address\[1\] GND " "Pin \"OP_DRAM_Bank_Address\[1\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_Bank_Address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Column_Address_Strobe GND " "Pin \"OP_DRAM_Column_Address_Strobe\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_Column_Address_Strobe"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Clock_Enable GND " "Pin \"OP_DRAM_Clock_Enable\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_Clock_Enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Chip_Select GND " "Pin \"OP_DRAM_Chip_Select\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_Chip_Select"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Data_Mask\[0\] GND " "Pin \"OP_DRAM_Data_Mask\[0\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_Data_Mask[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Data_Mask\[1\] GND " "Pin \"OP_DRAM_Data_Mask\[1\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_Data_Mask[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Row_Address_Strobe GND " "Pin \"OP_DRAM_Row_Address_Strobe\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_Row_Address_Strobe"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Write_Enable GND " "Pin \"OP_DRAM_Write_Enable\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501592427105 "|Virtual_JTAG_v1|OP_DRAM_Write_Enable"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1501592427105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592427278 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1501592427950 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1501592427950 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592428231 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Qsys 19 " "Ignored 19 assignments for entity \"Qsys\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1501592428845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Qsys_new_sdram_controller_0 34 " "Ignored 34 assignments for entity \"Qsys_new_sdram_controller_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1501592428845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1501592428845 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1501592430378 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501592430378 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/PLL_altpll.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/PLL_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL/PLL.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/PLL/PLL.v" 103 0 0 } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 36 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1501592430476 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/PLL_altpll.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/PLL_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL/PLL.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/PLL/PLL.v" 103 0 0 } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 36 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1501592430476 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501592430520 "|Virtual_JTAG_v1|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501592430520 "|Virtual_JTAG_v1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501592430520 "|Virtual_JTAG_v1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501592430520 "|Virtual_JTAG_v1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501592430520 "|Virtual_JTAG_v1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501592430520 "|Virtual_JTAG_v1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501592430520 "|Virtual_JTAG_v1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501592430520 "|Virtual_JTAG_v1|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1501592430520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "335 " "Implemented 335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1501592430521 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1501592430521 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1501592430521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "221 " "Implemented 221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1501592430521 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1501592430521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1501592430521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1057 " "Peak virtual memory: 1057 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501592430543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  1 15:00:30 2017 " "Processing ended: Tue Aug  1 15:00:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501592430543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501592430543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501592430543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501592430543 ""}
