<profile>

<section name = "Vivado HLS Report for 'CvtColor_1'" level="0">
<item name = "Date">Thu May 31 13:28:38 2018
</item>
<item name = "Version">2017.4_AR70530_AR70530 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">cvt_colour</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.40, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 4012001, 1, 4012001, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">0, 4012000, 3 ~ 2006, -, -, 0 ~ 2000, no</column>
<column name=" + loop_width">0, 2003, 5, 1, 1, 0 ~ 2000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 3, -, -</column>
<column name="Expression">-, -, 0, 159</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 126</column>
<column name="Register">0, -, 280, 32</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="image_filter_mac_cud_U24">image_filter_mac_cud, i0 + i1 * i2</column>
<column name="image_filter_mac_dEe_U25">image_filter_mac_dEe, i0 * i1 + i2</column>
<column name="image_filter_mul_bkb_U23">image_filter_mul_bkb, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_226_p2">+, 0, 0, 18, 11, 1</column>
<column name="j_fu_241_p2">+, 0, 0, 18, 11, 1</column>
<column name="p_Val2_4_fu_285_p2">+, 0, 0, 15, 8, 8</column>
<column name="ap_block_state7_pp0_stage0_iter4">and, 0, 0, 8, 1, 1</column>
<column name="tmp_2_i_fu_236_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_i_fu_221_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 8, 1, 1</column>
<column name="not_carry_fu_304_p2">or, 0, 0, 8, 1, 1</column>
<column name="p_dst_data_stream_V_din">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
<column name="p_Result_2_i_i_i_i_1_fu_298_p2">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="i_i_reg_195">9, 2, 11, 22</column>
<column name="j_i_reg_206">9, 2, 11, 22</column>
<column name="p_dst_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="p_src_cols_V_blk_n">9, 2, 1, 2</column>
<column name="p_src_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="p_src_data_stream_1_V_blk_n">9, 2, 1, 2</column>
<column name="p_src_data_stream_2_V_blk_n">9, 2, 1, 2</column>
<column name="p_src_rows_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter2_tmp_10_reg_371">8, 0, 8, 0</column>
<column name="ap_reg_pp0_iter2_tmp_11_reg_376">8, 0, 8, 0</column>
<column name="cols_reg_343">32, 0, 32, 0</column>
<column name="i_i_reg_195">11, 0, 11, 0</column>
<column name="i_reg_357">11, 0, 11, 0</column>
<column name="j_i_reg_206">11, 0, 11, 0</column>
<column name="p_Val2_3_reg_396">8, 0, 8, 0</column>
<column name="r_V_1_reg_391">30, 0, 30, 0</column>
<column name="r_V_4_i_i_reg_386">29, 0, 29, 0</column>
<column name="rows_reg_348">32, 0, 32, 0</column>
<column name="tmp_10_reg_371">8, 0, 8, 0</column>
<column name="tmp_11_reg_376">8, 0, 8, 0</column>
<column name="tmp_12_reg_381">8, 0, 8, 0</column>
<column name="tmp_2_i_reg_362">1, 0, 1, 0</column>
<column name="tmp_reg_401">1, 0, 1, 0</column>
<column name="tmp_2_i_reg_362">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, CvtColor.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, CvtColor.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, CvtColor.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, CvtColor.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, CvtColor.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, CvtColor.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, CvtColor.1, return value</column>
<column name="p_src_rows_V_dout">in, 32, ap_fifo, p_src_rows_V, pointer</column>
<column name="p_src_rows_V_empty_n">in, 1, ap_fifo, p_src_rows_V, pointer</column>
<column name="p_src_rows_V_read">out, 1, ap_fifo, p_src_rows_V, pointer</column>
<column name="p_src_cols_V_dout">in, 32, ap_fifo, p_src_cols_V, pointer</column>
<column name="p_src_cols_V_empty_n">in, 1, ap_fifo, p_src_cols_V, pointer</column>
<column name="p_src_cols_V_read">out, 1, ap_fifo, p_src_cols_V, pointer</column>
<column name="p_src_data_stream_0_V_dout">in, 8, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_0_V_empty_n">in, 1, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_0_V_read">out, 1, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_1_V_dout">in, 8, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_1_V_empty_n">in, 1, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_1_V_read">out, 1, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_2_V_dout">in, 8, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_src_data_stream_2_V_empty_n">in, 1, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_src_data_stream_2_V_read">out, 1, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_V_din">out, 8, ap_fifo, p_dst_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_full_n">in, 1, ap_fifo, p_dst_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_write">out, 1, ap_fifo, p_dst_data_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
