#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Aug  1 22:37:21 2022
# Process ID: 21116
# Current directory: C:/Users/bened/Desktop/Proj/uec2_projekt/src
# Command line: vivado.exe -mode tcl -source run.tcl -tclargs open
# Log file: C:/Users/bened/Desktop/Proj/uec2_projekt/src/vivado.log
# Journal file: C:/Users/bened/Desktop/Proj/uec2_projekt/src\vivado.jou
#-----------------------------------------------------------
source run.tcl
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name frame_buffer -dir c:/Users/bened/Desktop/Proj/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {frame_buffer} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {131072} CONFIG.Read_Width_A {12} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips frame_buffer]
generate_target {instantiation_template} [get_files c:/Users/bened/Desktop/Proj/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/ip/frame_buffer/frame_buffer.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/bened/Desktop/Proj/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/ip/frame_buffer/frame_buffer.xci]
catch { config_ip_cache -export [get_ips -all frame_buffer] }
export_ip_user_files -of_objects [get_files c:/Users/bened/Desktop/Proj/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/ip/frame_buffer/frame_buffer.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/bened/Desktop/Proj/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/ip/frame_buffer/frame_buffer.xci]
launch_runs -jobs 6 frame_buffer_synth_1
export_simulation -of_objects [get_files c:/Users/bened/Desktop/Proj/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/ip/frame_buffer/frame_buffer.xci] -directory C:/Users/bened/Desktop/Proj/uec2_projekt/src/build/PROJEKT_UEC2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/bened/Desktop/Proj/uec2_projekt/src/build/PROJEKT_UEC2.ip_user_files -ipstatic_source_dir C:/Users/bened/Desktop/Proj/uec2_projekt/src/build/PROJEKT_UEC2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/bened/Desktop/Proj/uec2_projekt/src/build/PROJEKT_UEC2.cache/compile_simlib/modelsim} {questa=C:/Users/bened/Desktop/Proj/uec2_projekt/src/build/PROJEKT_UEC2.cache/compile_simlib/questa} {riviera=C:/Users/bened/Desktop/Proj/uec2_projekt/src/build/PROJEKT_UEC2.cache/compile_simlib/riviera} {activehdl=C:/Users/bened/Desktop/Proj/uec2_projekt/src/build/PROJEKT_UEC2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/bened/Desktop/Proj/uec2_projekt/src/build/PROJEKT_UEC2.runs/impl_1/top_level.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
