{
  "module_name": "smu7.h",
  "hash_id": "94e0b61b2d3e7c09ab40ea603ff1b36dba896128956864836b256696f66ebd5f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/inc/smu7.h",
  "human_readable_source": " \n\n#ifndef SMU7_H\n#define SMU7_H\n\n#pragma pack(push, 1)\n\n#define SMU7_CONTEXT_ID_SMC        1\n#define SMU7_CONTEXT_ID_VBIOS      2\n\n\n#define SMU7_CONTEXT_ID_SMC        1\n#define SMU7_CONTEXT_ID_VBIOS      2\n\n#define SMU7_MAX_LEVELS_VDDC            8\n#define SMU7_MAX_LEVELS_VDDCI           4\n#define SMU7_MAX_LEVELS_MVDD            4\n#define SMU7_MAX_LEVELS_VDDNB           8\n\n#define SMU7_MAX_LEVELS_GRAPHICS        SMU__NUM_SCLK_DPM_STATE   \n#define SMU7_MAX_LEVELS_MEMORY          SMU__NUM_MCLK_DPM_LEVELS   \n#define SMU7_MAX_LEVELS_GIO             SMU__NUM_LCLK_DPM_LEVELS  \n#define SMU7_MAX_LEVELS_LINK            SMU__NUM_PCIE_DPM_LEVELS  \n#define SMU7_MAX_LEVELS_UVD             8   \n#define SMU7_MAX_LEVELS_VCE             8   \n#define SMU7_MAX_LEVELS_ACP             8   \n#define SMU7_MAX_LEVELS_SAMU            8   \n#define SMU7_MAX_ENTRIES_SMIO           32  \n\n#define DPM_NO_LIMIT 0\n#define DPM_NO_UP 1\n#define DPM_GO_DOWN 2\n#define DPM_GO_UP 3\n\n#define SMU7_FIRST_DPM_GRAPHICS_LEVEL    0\n#define SMU7_FIRST_DPM_MEMORY_LEVEL      0\n\n#define GPIO_CLAMP_MODE_VRHOT      1\n#define GPIO_CLAMP_MODE_THERM      2\n#define GPIO_CLAMP_MODE_DC         4\n\n#define SCRATCH_B_TARG_PCIE_INDEX_SHIFT 0\n#define SCRATCH_B_TARG_PCIE_INDEX_MASK  (0x7<<SCRATCH_B_TARG_PCIE_INDEX_SHIFT)\n#define SCRATCH_B_CURR_PCIE_INDEX_SHIFT 3\n#define SCRATCH_B_CURR_PCIE_INDEX_MASK  (0x7<<SCRATCH_B_CURR_PCIE_INDEX_SHIFT)\n#define SCRATCH_B_TARG_UVD_INDEX_SHIFT  6\n#define SCRATCH_B_TARG_UVD_INDEX_MASK   (0x7<<SCRATCH_B_TARG_UVD_INDEX_SHIFT)\n#define SCRATCH_B_CURR_UVD_INDEX_SHIFT  9\n#define SCRATCH_B_CURR_UVD_INDEX_MASK   (0x7<<SCRATCH_B_CURR_UVD_INDEX_SHIFT)\n#define SCRATCH_B_TARG_VCE_INDEX_SHIFT  12\n#define SCRATCH_B_TARG_VCE_INDEX_MASK   (0x7<<SCRATCH_B_TARG_VCE_INDEX_SHIFT)\n#define SCRATCH_B_CURR_VCE_INDEX_SHIFT  15\n#define SCRATCH_B_CURR_VCE_INDEX_MASK   (0x7<<SCRATCH_B_CURR_VCE_INDEX_SHIFT)\n#define SCRATCH_B_TARG_ACP_INDEX_SHIFT  18\n#define SCRATCH_B_TARG_ACP_INDEX_MASK   (0x7<<SCRATCH_B_TARG_ACP_INDEX_SHIFT)\n#define SCRATCH_B_CURR_ACP_INDEX_SHIFT  21\n#define SCRATCH_B_CURR_ACP_INDEX_MASK   (0x7<<SCRATCH_B_CURR_ACP_INDEX_SHIFT)\n#define SCRATCH_B_TARG_SAMU_INDEX_SHIFT 24\n#define SCRATCH_B_TARG_SAMU_INDEX_MASK  (0x7<<SCRATCH_B_TARG_SAMU_INDEX_SHIFT)\n#define SCRATCH_B_CURR_SAMU_INDEX_SHIFT 27\n#define SCRATCH_B_CURR_SAMU_INDEX_MASK  (0x7<<SCRATCH_B_CURR_SAMU_INDEX_SHIFT)\n\n\n \n \n\n#define VRCONF_VDDC_MASK         0x000000FF\n#define VRCONF_VDDC_SHIFT        0\n#define VRCONF_VDDGFX_MASK       0x0000FF00\n#define VRCONF_VDDGFX_SHIFT      8\n#define VRCONF_VDDCI_MASK        0x00FF0000\n#define VRCONF_VDDCI_SHIFT       16\n#define VRCONF_MVDD_MASK         0xFF000000\n#define VRCONF_MVDD_SHIFT        24\n\n#define VR_MERGED_WITH_VDDC      0\n#define VR_SVI2_PLANE_1          1\n#define VR_SVI2_PLANE_2          2\n#define VR_SMIO_PATTERN_1        3\n#define VR_SMIO_PATTERN_2        4\n#define VR_STATIC_VOLTAGE        5\n\nstruct SMU7_PIDController {\n    uint32_t Ki;\n    int32_t LFWindupUL;\n    int32_t LFWindupLL;\n    uint32_t StatePrecision;\n    uint32_t LfPrecision;\n    uint32_t LfOffset;\n    uint32_t MaxState;\n    uint32_t MaxLfFraction;\n    uint32_t StateShift;\n};\n\ntypedef struct SMU7_PIDController SMU7_PIDController;\n\n\n#define SMU7_MAX_PCIE_LINK_SPEEDS 3  \n\n#define SMU7_SCLK_DPM_CONFIG_MASK                        0x01\n#define SMU7_VOLTAGE_CONTROLLER_CONFIG_MASK              0x02\n#define SMU7_THERMAL_CONTROLLER_CONFIG_MASK              0x04\n#define SMU7_MCLK_DPM_CONFIG_MASK                        0x08\n#define SMU7_UVD_DPM_CONFIG_MASK                         0x10\n#define SMU7_VCE_DPM_CONFIG_MASK                         0x20\n#define SMU7_ACP_DPM_CONFIG_MASK                         0x40\n#define SMU7_SAMU_DPM_CONFIG_MASK                        0x80\n#define SMU7_PCIEGEN_DPM_CONFIG_MASK                    0x100\n\n#define SMU7_ACP_MCLK_HANDSHAKE_DISABLE                  0x00000001\n#define SMU7_ACP_SCLK_HANDSHAKE_DISABLE                  0x00000002\n#define SMU7_UVD_MCLK_HANDSHAKE_DISABLE                  0x00000100\n#define SMU7_UVD_SCLK_HANDSHAKE_DISABLE                  0x00000200\n#define SMU7_VCE_MCLK_HANDSHAKE_DISABLE                  0x00010000\n#define SMU7_VCE_SCLK_HANDSHAKE_DISABLE                  0x00020000\n\nstruct SMU7_Firmware_Header {\n    uint32_t Digest[5];\n    uint32_t Version;\n    uint32_t HeaderSize;\n    uint32_t Flags;\n    uint32_t EntryPoint;\n    uint32_t CodeSize;\n    uint32_t ImageSize;\n\n    uint32_t Rtos;\n    uint32_t SoftRegisters;\n    uint32_t DpmTable;\n    uint32_t FanTable;\n    uint32_t CacConfigTable;\n    uint32_t CacStatusTable;\n\n    uint32_t mcRegisterTable;\n\n    uint32_t mcArbDramTimingTable;\n\n    uint32_t PmFuseTable;\n    uint32_t Globals;\n    uint32_t Reserved[42];\n    uint32_t Signature;\n};\n\ntypedef struct SMU7_Firmware_Header SMU7_Firmware_Header;\n\n#define SMU7_FIRMWARE_HEADER_LOCATION 0x20000\n\nenum  DisplayConfig {\n    PowerDown = 1,\n    DP54x4,\n    DP54x2,\n    DP54x1,\n    DP27x4,\n    DP27x2,\n    DP27x1,\n    HDMI297,\n    HDMI162,\n    LVDS,\n    DP324x4,\n    DP324x2,\n    DP324x1\n};\n\n#pragma pack(pop)\n\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}