# abs.py -- Python script to generate integer absolute value modules.

## Description

Python script to generate Verilog modules which compute the absolute value of arbitrarily wide signed integers.
The user must specify how many bits wide the integer input will be.

This script was used in writing the Verilog code for the video series [Building an FPU in Verilog](https://www.youtube.com/watch?v=rYkVdJnVJFQ&list=PLlO9sSrh8HrwcDHAtwec1ycV-m50nfUVs).
See the video *Building an FPU in Verilog: Calculating the Absolute Value of Integers*.

You're welcome to use this code but please include a citation of my code authorship. A reference to my GitHub repository would be even better. Thanks!

**Usage**: `python abs.py <number of bits>`

## Manifest

|   Filename   |                        Description                        |
|--------------|-----------------------------------------------------------|
| README.md | This file. |
| abs.py | Python script. |

## Copyright

:copyright: Chris Larsen, 2023-2024
