

================================================================
== Vitis HLS Report for 'mq_process_requests_ap_uint_64_s'
================================================================
* Date:           Tue Aug 15 18:30:20 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.066 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      72|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     358|    -|
|Register         |        -|     -|     474|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     474|     430|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_112                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_353                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_385                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_408                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_411                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_512                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op10_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op113_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op122_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op128_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op131_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op132_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op146_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op35_read_state1     |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_142_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_131_i_nbreadreq_fu_156_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_133_i_nbreadreq_fu_178_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_134_i_nbreadreq_fu_186_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_170_p3         |       and|   0|  0|   2|           1|           0|
    |icmp_ln497_fu_554_p2              |      icmp|   0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_condition_97                   |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op141_write_state2   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln500_fu_560_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  72|          59|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                         | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                               |   9|          2|    1|          2|
    |ap_phi_mux_ptrMeta_head_V_flag_6_i_phi_fu_313_p16     |  13|          3|    1|          3|
    |ap_phi_mux_ptrMeta_head_V_new_6_i_phi_fu_343_p16      |  13|          3|   16|         48|
    |ap_phi_mux_ptrMeta_tail_V_flag_3_i_phi_fu_372_p16     |  13|          3|    1|          3|
    |ap_phi_mux_ptrMeta_tail_V_new_3_i_phi_fu_402_p16      |   9|          2|   16|         32|
    |ap_phi_mux_ptrMeta_valid_new_6_i_phi_fu_430_p16       |  13|          3|    1|          3|
    |ap_phi_mux_storemerge1_i_phi_fu_261_p4                |  13|          3|    2|          6|
    |ap_phi_mux_storemerge_i_phi_fu_250_p4                 |  13|          3|    3|          9|
    |ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_4_i_reg_278  |  13|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_6_i_reg_308  |  13|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_i_reg_269   |  13|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_i_reg_339   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_3_i_reg_367  |  13|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_i_reg_398   |  13|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_i_reg_294    |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_i_reg_425    |  13|          3|    1|          3|
    |mq_freeListFifo_blk_n                                 |   9|          2|    1|          2|
    |mq_metaReqFifo_blk_n                                  |   9|          2|    1|          2|
    |mq_metaReqFifo_din                                    |  21|          5|  256|       1280|
    |mq_metaRspFifo_blk_n                                  |   9|          2|    1|          2|
    |mq_pointerReqFifo_blk_n                               |   9|          2|    1|          2|
    |mq_pointerReqFifo_din                                 |  13|          3|   32|         96|
    |mq_pointerRspFifo_blk_n                               |   9|          2|    1|          2|
    |mq_pointerUpdFifo_blk_n                               |   9|          2|    1|          2|
    |mq_pointerUpdFifo_din                                 |  17|          4|   64|        256|
    |mq_releaseFifo_blk_n                                  |   9|          2|    1|          2|
    |rt_state                                              |  25|          6|    3|         18|
    |rx_readReqAddr_pop_req_blk_n                          |   9|          2|    1|          2|
    |rx_readReqAddr_pop_rsp_blk_n                          |   9|          2|    1|          2|
    |tx_readReqAddr_push_blk_n                             |   9|          2|    1|          2|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                 | 358|         82|  459|       1918|
    +------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |   1|   0|    1|          0|
    |ap_done_reg                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_4_i_reg_278  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_6_i_reg_308  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_i_reg_269   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_i_reg_339   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_3_i_reg_367  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_i_reg_398   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_i_reg_294    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_i_reg_425    |   1|   0|    1|          0|
    |icmp_ln497_reg_864                                    |   1|   0|    1|          0|
    |insert_key_V                                          |  16|   0|   16|          0|
    |insert_value_V                                        |  64|   0|   64|          0|
    |insert_value_V_load_reg_811                           |  64|   0|   64|          0|
    |newMetaIdx_V                                          |  16|   0|   16|          0|
    |newMetaIdx_V_load_reg_799                             |  16|   0|   16|          0|
    |popRequest_key_V                                      |  16|   0|   16|          0|
    |popRequest_op                                         |  32|   0|   32|          0|
    |ptrMeta_head_V                                        |  16|   0|   16|          0|
    |ptrMeta_tail_V                                        |  16|   0|   16|          0|
    |ptrMeta_valid                                         |   1|   0|    1|          0|
    |reg_473                                               |  16|   0|   16|          0|
    |rt_state                                              |   3|   0|    3|          0|
    |rt_state_load_reg_795                                 |   3|   0|    3|          0|
    |tmp_131_i_reg_845                                     |   1|   0|    1|          0|
    |tmp_132_i_reg_817                                     |   1|   0|    1|          0|
    |tmp_133_i_reg_878                                     |   1|   0|    1|          0|
    |tmp_134_i_reg_882                                     |   1|   0|    1|          0|
    |tmp_135_i_reg_854                                     |  16|   0|   16|          0|
    |tmp_35_reg_841                                        |   1|   0|    1|          0|
    |tmp_36_reg_827                                        |   1|   0|    1|          0|
    |tmp_i_253_reg_832                                     |   1|   0|    1|          0|
    |tmp_i_reg_874                                         |   1|   0|    1|          0|
    |tmp_reg_860                                           |   1|   0|    1|          0|
    |trunc_ln275_reg_891                                   |  16|   0|   16|          0|
    |trunc_ln288_1_reg_886                                 |  16|   0|   16|          0|
    |trunc_ln476_reg_821                                   |  16|   0|   16|          0|
    |trunc_ln493_reg_849                                   |  64|   0|   64|          0|
    |xor_ln500_reg_868                                     |   1|   0|    1|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 474|   0|  474|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  mq_process_requests<ap_uint<64> >|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  mq_process_requests<ap_uint<64> >|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  mq_process_requests<ap_uint<64> >|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  mq_process_requests<ap_uint<64> >|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|  mq_process_requests<ap_uint<64> >|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  mq_process_requests<ap_uint<64> >|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  mq_process_requests<ap_uint<64> >|  return value|
|mq_pointerRspFifo_dout                 |   in|   48|     ap_fifo|                  mq_pointerRspFifo|       pointer|
|mq_pointerRspFifo_num_data_valid       |   in|    2|     ap_fifo|                  mq_pointerRspFifo|       pointer|
|mq_pointerRspFifo_fifo_cap             |   in|    2|     ap_fifo|                  mq_pointerRspFifo|       pointer|
|mq_pointerRspFifo_empty_n              |   in|    1|     ap_fifo|                  mq_pointerRspFifo|       pointer|
|mq_pointerRspFifo_read                 |  out|    1|     ap_fifo|                  mq_pointerRspFifo|       pointer|
|mq_metaRspFifo_dout                    |   in|  128|     ap_fifo|                     mq_metaRspFifo|       pointer|
|mq_metaRspFifo_num_data_valid          |   in|    2|     ap_fifo|                     mq_metaRspFifo|       pointer|
|mq_metaRspFifo_fifo_cap                |   in|    2|     ap_fifo|                     mq_metaRspFifo|       pointer|
|mq_metaRspFifo_empty_n                 |   in|    1|     ap_fifo|                     mq_metaRspFifo|       pointer|
|mq_metaRspFifo_read                    |  out|    1|     ap_fifo|                     mq_metaRspFifo|       pointer|
|rx_readReqAddr_pop_req_dout            |   in|   48|     ap_fifo|             rx_readReqAddr_pop_req|       pointer|
|rx_readReqAddr_pop_req_num_data_valid  |   in|    2|     ap_fifo|             rx_readReqAddr_pop_req|       pointer|
|rx_readReqAddr_pop_req_fifo_cap        |   in|    2|     ap_fifo|             rx_readReqAddr_pop_req|       pointer|
|rx_readReqAddr_pop_req_empty_n         |   in|    1|     ap_fifo|             rx_readReqAddr_pop_req|       pointer|
|rx_readReqAddr_pop_req_read            |  out|    1|     ap_fifo|             rx_readReqAddr_pop_req|       pointer|
|mq_freeListFifo_dout                   |   in|   16|     ap_fifo|                    mq_freeListFifo|       pointer|
|mq_freeListFifo_num_data_valid         |   in|   12|     ap_fifo|                    mq_freeListFifo|       pointer|
|mq_freeListFifo_fifo_cap               |   in|   12|     ap_fifo|                    mq_freeListFifo|       pointer|
|mq_freeListFifo_empty_n                |   in|    1|     ap_fifo|                    mq_freeListFifo|       pointer|
|mq_freeListFifo_read                   |  out|    1|     ap_fifo|                    mq_freeListFifo|       pointer|
|tx_readReqAddr_push_dout               |   in|  128|     ap_fifo|                tx_readReqAddr_push|       pointer|
|tx_readReqAddr_push_num_data_valid     |   in|    2|     ap_fifo|                tx_readReqAddr_push|       pointer|
|tx_readReqAddr_push_fifo_cap           |   in|    2|     ap_fifo|                tx_readReqAddr_push|       pointer|
|tx_readReqAddr_push_empty_n            |   in|    1|     ap_fifo|                tx_readReqAddr_push|       pointer|
|tx_readReqAddr_push_read               |  out|    1|     ap_fifo|                tx_readReqAddr_push|       pointer|
|mq_metaReqFifo_din                     |  out|  256|     ap_fifo|                     mq_metaReqFifo|       pointer|
|mq_metaReqFifo_num_data_valid          |   in|    2|     ap_fifo|                     mq_metaReqFifo|       pointer|
|mq_metaReqFifo_fifo_cap                |   in|    2|     ap_fifo|                     mq_metaReqFifo|       pointer|
|mq_metaReqFifo_full_n                  |   in|    1|     ap_fifo|                     mq_metaReqFifo|       pointer|
|mq_metaReqFifo_write                   |  out|    1|     ap_fifo|                     mq_metaReqFifo|       pointer|
|mq_pointerUpdFifo_din                  |  out|   64|     ap_fifo|                  mq_pointerUpdFifo|       pointer|
|mq_pointerUpdFifo_num_data_valid       |   in|    2|     ap_fifo|                  mq_pointerUpdFifo|       pointer|
|mq_pointerUpdFifo_fifo_cap             |   in|    2|     ap_fifo|                  mq_pointerUpdFifo|       pointer|
|mq_pointerUpdFifo_full_n               |   in|    1|     ap_fifo|                  mq_pointerUpdFifo|       pointer|
|mq_pointerUpdFifo_write                |  out|    1|     ap_fifo|                  mq_pointerUpdFifo|       pointer|
|rx_readReqAddr_pop_rsp_din             |  out|   64|     ap_fifo|             rx_readReqAddr_pop_rsp|       pointer|
|rx_readReqAddr_pop_rsp_num_data_valid  |   in|    2|     ap_fifo|             rx_readReqAddr_pop_rsp|       pointer|
|rx_readReqAddr_pop_rsp_fifo_cap        |   in|    2|     ap_fifo|             rx_readReqAddr_pop_rsp|       pointer|
|rx_readReqAddr_pop_rsp_full_n          |   in|    1|     ap_fifo|             rx_readReqAddr_pop_rsp|       pointer|
|rx_readReqAddr_pop_rsp_write           |  out|    1|     ap_fifo|             rx_readReqAddr_pop_rsp|       pointer|
|mq_releaseFifo_din                     |  out|   16|     ap_fifo|                     mq_releaseFifo|       pointer|
|mq_releaseFifo_num_data_valid          |   in|    2|     ap_fifo|                     mq_releaseFifo|       pointer|
|mq_releaseFifo_fifo_cap                |   in|    2|     ap_fifo|                     mq_releaseFifo|       pointer|
|mq_releaseFifo_full_n                  |   in|    1|     ap_fifo|                     mq_releaseFifo|       pointer|
|mq_releaseFifo_write                   |  out|    1|     ap_fifo|                     mq_releaseFifo|       pointer|
|mq_pointerReqFifo_din                  |  out|   32|     ap_fifo|                  mq_pointerReqFifo|       pointer|
|mq_pointerReqFifo_num_data_valid       |   in|    2|     ap_fifo|                  mq_pointerReqFifo|       pointer|
|mq_pointerReqFifo_fifo_cap             |   in|    2|     ap_fifo|                  mq_pointerReqFifo|       pointer|
|mq_pointerReqFifo_full_n               |   in|    1|     ap_fifo|                  mq_pointerReqFifo|       pointer|
|mq_pointerReqFifo_write                |  out|    1|     ap_fifo|                  mq_pointerReqFifo|       pointer|
+---------------------------------------+-----+-----+------------+-----------------------------------+--------------+

