Checking out license 'RTL_Compiler_Physical'... (1 seconds elapsed)
License RTL_Compiler_Physical checkout failed
Checking out license 'RTL_Compiler_Ultra'... (1 seconds elapsed)

                                                                                 Cadence Encounter(R) RTL Compiler
                                                                         Version v08.10-s213_1 (32-bit), built Jan 28 2009



====================================================================================================================================================================================================
                                                                            Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

       object  attribute
       ------  ---------
       design  checkpoint_dofile_naming_style
       design  checkpoint_netlist_naming_style
       design  multipass_mux_optimization
       design  timing_driven_muxopto
     instance  black_box
     instance  dft_inherited_dont_scan
     instance  write_positional_connections
      libcell  black_box
          net  logic0_driven
          net  logic1_driven
         root  bit_blast_constants
         root  bit_blast_mapped_ports
         root  checkpoint_flow
         root  checkpoint_gzipped_netlist
         root  degenerate_complex_seqs
         root  delayed_pragma_commands_interpreter
         root  exact_match_seqs_async_controls
         root  gen_no_negative_index
         root  gen_unconnected_port_style
         root  gen_write_empty_module_for_logic_abstract
         root  hdl_array_generator
         root  hdl_flatten_array
         root  hdl_old_reg_naming
         root  hdl_record_generator
         root  hdl_reg_naming_style_scalar
         root  hdl_reg_naming_style_vector
         root  hdl_trim_target_index
         root  hdl_vector_naming_style
         root  lbr_async_clr_pre_seqs_interchangable
         root  pqos_virtual_buffer
         root  retime_preserve_state_points
         root  wlec_env_var
         root  wlec_flat_r2n
         root  wlec_new_hier_comp
         root  wlec_no_exit
         root  wlec_save_ssion
         root  wlec_sim_lib
         root  wlec_sim_plus_lib
         root  wlec_verbose
    subdesign  multipass_mux_optimization
    subdesign  timing_driven_muxopto

Send us feedback at rc_feedback@cadence.com.
====================================================================================================================================================================================================

Sourcing './multiplier_top_synth.tcl' (Sun Jun 22 18:32:55 EEST 2014)...

############################################
# DEFINING Environment variables
############################################


############################################
# DEFINING Variables for STD Cell Library
############################################

  Setting attribute of root '/': 'lib_search_path' = /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/
  Setting attribute of root '/': 'hdl_language' = verilog
  Setting attribute of root '/': 'hdl_search_path' = /scratch3/aelhosiny/masters/ece612_project/scripts/synthesis
  Setting attribute of root '/': 'information_level' = 4

############################################
# DEFINING Top-level name
############################################


############################################
# DEFINING Synthesis directory
############################################

  Setting attribute of root '/': 'command_log' = ../../synth/logs/rc_cmd

############################################
# Sourcing Automatic Tie insertion script
############################################

Sourcing '/tools/CADENCE/RC/etc/synth/ae_utils/toolbox/insert_tiehilo_cells.tcl' (Sun Jun 22 18:32:55 EEST 2014)...

############################################
# DEFINING LIRARY AND ITS CELLS USAGE
############################################

    Loading library /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:30:18: Construct 'library_features' is not supported.
        : Check to see if this construct is really needed for synthesis.  Many liberty constructs are not actually required.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:58:31: Construct 'slew_lower_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:59:31: Construct 'slew_upper_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:60:31: Construct 'slew_lower_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:61:31: Construct 'slew_upper_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:193:16: Construct 'output_voltage' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:199:15: Construct 'input_voltage' is not supported.
