\hypertarget{group__RCC__PLL__Clock__Output}{}\doxysection{PLL Clock Output}
\label{group__RCC__PLL__Clock__Output}\index{PLL Clock Output@{PLL Clock Output}}
Collaboration diagram for PLL Clock Output\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__PLL__Clock__Output}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__PLL__Clock__Output_ga951a7b0946764a1067f5dbcb359761cf}{RCC\+\_\+\+PLL\+\_\+48\+M1\+CLK}}~RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN
\item 
\#define \mbox{\hyperlink{group__RCC__PLL__Clock__Output_ga2452d1b434015696d6129a247e9bfee9}{RCC\+\_\+\+PLL\+\_\+\+SYSCLK}}~RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__PLL__Clock__Output_ga951a7b0946764a1067f5dbcb359761cf}\label{group__RCC__PLL__Clock__Output_ga951a7b0946764a1067f5dbcb359761cf}} 
\index{PLL Clock Output@{PLL Clock Output}!RCC\_PLL\_48M1CLK@{RCC\_PLL\_48M1CLK}}
\index{RCC\_PLL\_48M1CLK@{RCC\_PLL\_48M1CLK}!PLL Clock Output@{PLL Clock Output}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL\_48M1CLK}{RCC\_PLL\_48M1CLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL\+\_\+48\+M1\+CLK~RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN}

PLL48\+M1\+CLK selection from main PLL \mbox{\Hypertarget{group__RCC__PLL__Clock__Output_ga2452d1b434015696d6129a247e9bfee9}\label{group__RCC__PLL__Clock__Output_ga2452d1b434015696d6129a247e9bfee9}} 
\index{PLL Clock Output@{PLL Clock Output}!RCC\_PLL\_SYSCLK@{RCC\_PLL\_SYSCLK}}
\index{RCC\_PLL\_SYSCLK@{RCC\_PLL\_SYSCLK}!PLL Clock Output@{PLL Clock Output}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL\_SYSCLK}{RCC\_PLL\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL\+\_\+\+SYSCLK~RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN}

PLLCLK selection from main PLL 