/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2023 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef PABLO_SFR_YUVSC_H
#define PABLO_SFR_YUVSC_H

#define INT_PULSE				(0)
#define INT_LEVEL				(1)

#define YUVSC_TRY_COUNT			(20000)

#include "pablo-mmio.h"

enum yuvsc_interrupt_map0 {
	INTR0_YUVSC_FRAME_START_INT = 0,
	INTR0_YUVSC_FRAME_END_INT = 1,
	INTR0_YUVSC_CMDQ_HOLD_INT = 2,
	INTR0_YUVSC_SETTING_DONE_INT = 3,
	INTR0_YUVSC_C_LOADER_END_INT = 4,
	INTR0_YUVSC_COREX_END_INT_0 = 5,
	INTR0_YUVSC_COREX_END_INT_1 = 6,
	INTR0_YUVSC_ROW_COL_INT = 7,
	INTR0_YUVSC_FREEZE_ON_ROW_COL_INT = 8,
	INTR0_YUVSC_TRANS_STOP_DONE_INT = 9,
	INTR0_YUVSC_CMDQ_ERROR_INT = 10,
	INTR0_YUVSC_C_LOADER_ERROR_INT = 11,
	INTR0_YUVSC_COREX_ERROR_INT = 12,
	INTR0_YUVSC_CINFIFO_0_ERROR_INT = 13,
	INTR0_YUVSC_COUTFIFO_0_ERROR_INT = 21,
	INTR0_YUVSC_OTF_SEQ_ID_ERROR_INT = 29,
	INTR0_YUVSC_MAX = 32,
};

#define INT0_EN_MASK	((0)\
			|(1 << INTR0_YUVSC_FRAME_START_INT)\
			|(1 << INTR0_YUVSC_FRAME_END_INT)\
			|(1 << INTR0_YUVSC_CMDQ_HOLD_INT)\
			|(1 << INTR0_YUVSC_SETTING_DONE_INT)\
			|(1 << INTR0_YUVSC_C_LOADER_END_INT)\
			|(1 << INTR0_YUVSC_COREX_END_INT_0)\
			|(1 << INTR0_YUVSC_COREX_END_INT_1)\
			|(1 << INTR0_YUVSC_ROW_COL_INT)\
			|(1 << INTR0_YUVSC_FREEZE_ON_ROW_COL_INT)\
			|(1 << INTR0_YUVSC_TRANS_STOP_DONE_INT)\
			|(1 << INTR0_YUVSC_CMDQ_ERROR_INT)\
			|(1 << INTR0_YUVSC_C_LOADER_ERROR_INT)\
			|(1 << INTR0_YUVSC_COREX_ERROR_INT)\
			|(1 << INTR0_YUVSC_CINFIFO_0_ERROR_INT)\
			|(1 << INTR0_YUVSC_COUTFIFO_0_ERROR_INT)\
			|(1 << INTR0_YUVSC_OTF_SEQ_ID_ERROR_INT)\
)

#define INT0_ERR_MASK	((0)\
			/* |(1 << INTR0_YUVSC_FRAME_START_INT) */\
			/* |(1 << INTR0_YUVSC_FRAME_END_INT) */\
			/* |(1 << INTR0_YUVSC_CMDQ_HOLD_INT) */\
			/* |(1 << INTR0_YUVSC_SETTING_DONE_INT) */\
			/* |(1 << INTR0_YUVSC_C_LOADER_END_INT) */\
			/* |(1 << INTR0_YUVSC_COREX_END_INT_0) */\
			/* |(1 << INTR0_YUVSC_COREX_END_INT_1) */\
			/* |(1 << INTR0_YUVSC_ROW_COL_INT) */\
			/* |(1 << INTR0_YUVSC_FREEZE_ON_ROW_COL_INT) */\
			/* |(1 << INTR0_YUVSC_TRANS_STOP_DONE_INT) */\
			|(1 << INTR0_YUVSC_CMDQ_ERROR_INT)\
			|(1 << INTR0_YUVSC_C_LOADER_ERROR_INT)\
			|(1 << INTR0_YUVSC_COREX_ERROR_INT)\
			|(1 << INTR0_YUVSC_CINFIFO_0_ERROR_INT)\
			|(1 << INTR0_YUVSC_COUTFIFO_0_ERROR_INT)\
			|(1 << INTR0_YUVSC_OTF_SEQ_ID_ERROR_INT)\
)

enum yuvsc_interrupt_map1 {
	INTR1_YUVSC_LIC_LITE_DBG_CNT_ERR = 2,
	INTR1_YUVSC_CCM_DBG_CNT_ERR = 3,
	INTR1_YUVSC_RGB_GAMMA_DBG_CNT_ERR = 4,
	INTR1_YUVSC_RGB2YUV_DBG_CNT_ERR = 5,
	INTR1_YUVSC_YUV444TO422_DBG_CNT_ERR = 6,
	INTR1_YUVSC_CROP_OUT_DBG_CNT_ERR = 8,
	INTR1_YUVSC_MAX = 32,
};

#define INT1_EN_MASK	((0)\
			|(1 << INTR1_YUVSC_LIC_LITE_DBG_CNT_ERR)\
			|(1 << INTR1_YUVSC_CCM_DBG_CNT_ERR)\
			|(1 << INTR1_YUVSC_RGB_GAMMA_DBG_CNT_ERR)\
			|(1 << INTR1_YUVSC_RGB2YUV_DBG_CNT_ERR)\
			|(1 << INTR1_YUVSC_YUV444TO422_DBG_CNT_ERR)\
			|(1 << INTR1_YUVSC_CROP_OUT_DBG_CNT_ERR)\
)

#define INT1_ERR_MASK	((0)\
			|(1 << INTR1_YUVSC_LIC_LITE_DBG_CNT_ERR)\
			|(1 << INTR1_YUVSC_CCM_DBG_CNT_ERR)\
			|(1 << INTR1_YUVSC_RGB_GAMMA_DBG_CNT_ERR)\
			|(1 << INTR1_YUVSC_RGB2YUV_DBG_CNT_ERR)\
			|(1 << INTR1_YUVSC_YUV444TO422_DBG_CNT_ERR)\
			|(1 << INTR1_YUVSC_CROP_OUT_DBG_CNT_ERR)\
)

#define YUVSC_REG_CNT	447

static const struct is_reg yuvsc_regs[YUVSC_REG_CNT] = {
	{0x0000,"CMDQ_ENABLE"},
	{0x0008,"CMDQ_STOP_CRPT_ENABLE"},
	{0x0010,"SW_RESET"},
	{0x0014,"SW_CORE_RESET"},
	{0x0018,"SW_APB_RESET"},
	{0x001c,"TRANS_STOP_REQ"},
	{0x0020,"TRANS_STOP_REQ_RDY"},
	{0x002c,"IP_CLOCK_DOWN_MODE"},
	{0x0030,"IP_PROCESSING"},
	{0x0034,"FORCE_INTERNAL_CLOCK"},
	{0x0038,"DEBUG_CLOCK_ENABLE"},
	{0x003c,"IP_POST_FRAME_GAP"},
	{0x0040,"IP_DRCG_ENABLE"},
	{0x0050,"AUTO_IGNORE_INTERRUPT_ENABLE"},
	{0x0054,"AUTO_IGNORE_PREADY_ENABLE"},
	{0x0058,"IP_USE_SW_FINISH_COND"},
	{0x005c,"SW_FINISH_COND_ENABLE"},
	{0x006c,"IP_CORRUPTED_COND_ENABLE"},
	{0x0080,"IP_USE_OTF_PATH_01"},
	{0x0084,"IP_USE_CINFIFO_NEW_FRAME_IN"},
	{0x0200,"CHAIN_SRC_IMG_SIZE"},
	{0x0204,"CHAIN_SCALED_IMG_SIZE"},
	{0x0208,"CHAIN_DST_IMG_SIZE"},
	{0x0220,"CHAIN_LBCTRL_HBLANK"},
	{0x0230,"CHAIN_LBCTRL_OFFSET_GRP0TO1_C0"},
	{0x0240,"CHAIN_LBCTRL_OFFSET_GRP0TO1_C1"},
	{0x0250,"CHAIN_LBCTRL_OFFSET_GRP0TO1_C2"},
	{0x0260,"CHAIN_LBCTRL_OFFSET_GRP0TO1_C3"},
	{0x02f0,"CHAIN_DEBUG_CNT_SEL"},
	{0x02f4,"CHAIN_DEBUG_CNT_VAL"},
	{0x0400,"CMDQ_QUE_CMD_H"},
	{0x0404,"CMDQ_QUE_CMD_M"},
	{0x0408,"CMDQ_QUE_CMD_L"},
	{0x040c,"CMDQ_ADD_TO_QUEUE_0"},
	{0x0410,"CMDQ_QUE_CMD_H_NFI1"},
	{0x0414,"CMDQ_QUE_CMD_M_NFI1"},
	{0x042c,"CMDQ_NFI_EN"},
	{0x0440,"CMDQ_LOCK"},
	{0x0450,"CMDQ_CTRL_SETSEL_EN"},
	{0x0454,"CMDQ_SETSEL"},
	{0x0460,"CMDQ_FLUSH_QUEUE_0"},
	{0x046c,"CMDQ_SWAP_QUEUE_0"},
	{0x0478,"CMDQ_ROTATE_QUEUE_0"},
	{0x0484,"CMDQ_HOLD_MARK_QUEUE_0"},
	{0x0494,"CMDQ_DEBUG_STATUS_PRE_LOAD"},
	{0x049c,"CMDQ_VHD_CONTROL"},
	{0x04a0,"CMDQ_FRAME_COUNTER_INC_TYPE"},
	{0x04a4,"CMDQ_FRAME_COUNTER_RESET"},
	{0x04a8,"CMDQ_FRAME_COUNTER"},
	{0x04ac,"CMDQ_FRAME_ID"},
	{0x04b0,"CMDQ_QUEUE_0_INFO"},
	{0x04b4,"CMDQ_QUEUE_0_RPTR_FOR_DEBUG"},
	{0x04b8,"CMDQ_DEBUG_QUE_0_CMD_H"},
	{0x04bc,"CMDQ_DEBUG_QUE_0_CMD_M"},
	{0x04c0,"CMDQ_DEBUG_QUE_0_CMD_L"},
	{0x04ec,"CMDQ_DEBUG_STATUS"},
	{0x04f0,"CMDQ_INT"},
	{0x04f4,"CMDQ_INT_ENABLE"},
	{0x04f8,"CMDQ_INT_STATUS"},
	{0x04fc,"CMDQ_INT_CLEAR"},
	{0x0500,"C_LOADER_ENABLE"},
	{0x0504,"C_LOADER_RESET"},
	{0x0508,"C_LOADER_FAST_MODE"},
	{0x050c,"C_LOADER_REMAP_EN"},
	{0x0510,"C_LOADER_ACCESS_INTERVAL"},
	{0x0540,"C_LOADER_REMAP_00_ADDR"},
	{0x0544,"C_LOADER_REMAP_01_ADDR"},
	{0x0548,"C_LOADER_REMAP_02_ADDR"},
	{0x054c,"C_LOADER_REMAP_03_ADDR"},
	{0x0550,"C_LOADER_REMAP_04_ADDR"},
	{0x0554,"C_LOADER_REMAP_05_ADDR"},
	{0x0558,"C_LOADER_REMAP_06_ADDR"},
	{0x055c,"C_LOADER_REMAP_07_ADDR"},
	{0x0580,"C_LOADER_LOGICAL_OFFSET_EN"},
	{0x0584,"C_LOADER_LOGICAL_OFFSET"},
	{0x05c0,"C_LOADER_DEBUG_STATUS"},
	{0x05c4,"C_LOADER_DEBUG_HEADER_REQ_COUNTER"},
	{0x05c8,"C_LOADER_DEBUG_HEADER_APB_COUNTER"},
	{0x05e0,"C_LOADER_HEADER_CRC_SEED"},
	{0x05e4,"C_LOADER_PAYLOAD_CRC_SEED"},
	{0x05f0,"C_LOADER_HEADER_CRC_RESULT"},
	{0x05f4,"C_LOADER_PAYLOAD_CRC_RESULT"},
	{0x0600,"COREX_ENABLE"},
	{0x0604,"COREX_RESET"},
	{0x0608,"COREX_FAST_MODE"},
	{0x060c,"COREX_UPDATE_TYPE_0"},
	{0x0610,"COREX_UPDATE_TYPE_1"},
	{0x0614,"COREX_UPDATE_MODE_0"},
	{0x0618,"COREX_UPDATE_MODE_1"},
	{0x061c,"COREX_START_0"},
	{0x0620,"COREX_START_1"},
	{0x0624,"COREX_COPY_FROM_IP_0"},
	{0x0628,"COREX_COPY_FROM_IP_1"},
	{0x062c,"COREX_STATUS_0"},
	{0x0630,"COREX_STATUS_1"},
	{0x0634,"COREX_PRE_ADDR_CONFIG"},
	{0x0638,"COREX_PRE_DATA_CONFIG"},
	{0x063c,"COREX_POST_ADDR_CONFIG"},
	{0x0640,"COREX_POST_DATA_CONFIG"},
	{0x0644,"COREX_PRE_POST_CONFIG_EN"},
	{0x0648,"COREX_TYPE_WRITE"},
	{0x064c,"COREX_TYPE_WRITE_TRIGGER"},
	{0x0650,"COREX_TYPE_READ"},
	{0x0654,"COREX_TYPE_READ_OFFSET"},
	{0x0658,"COREX_INT"},
	{0x065c,"COREX_INT_STATUS"},
	{0x0660,"COREX_INT_CLEAR"},
	{0x0664,"COREX_INT_ENABLE"},
	{0x0800,"INT_REQ_INT0"},
	{0x0804,"INT_REQ_INT0_ENABLE"},
	{0x0808,"INT_REQ_INT0_STATUS"},
	{0x080c,"INT_REQ_INT0_CLEAR"},
	{0x0810,"INT_REQ_INT1"},
	{0x0814,"INT_REQ_INT1_ENABLE"},
	{0x0818,"INT_REQ_INT1_STATUS"},
	{0x081c,"INT_REQ_INT1_CLEAR"},
	{0x0900,"INT_HIST_CURINT0"},
	{0x0904,"INT_HIST_CURINT0_ENABLE"},
	{0x0908,"INT_HIST_CURINT0_STATUS"},
	{0x090c,"INT_HIST_CURINT1"},
	{0x0910,"INT_HIST_CURINT1_ENABLE"},
	{0x0914,"INT_HIST_CURINT1_STATUS"},
	{0x0918,"INT_HIST_00_FRAME_ID"},
	{0x091c,"INT_HIST_00_INT0"},
	{0x0920,"INT_HIST_00_INT1"},
	{0x0924,"INT_HIST_01_FRAME_ID"},
	{0x0928,"INT_HIST_01_INT0"},
	{0x092c,"INT_HIST_01_INT1"},
	{0x0930,"INT_HIST_02_FRAME_ID"},
	{0x0934,"INT_HIST_02_INT0"},
	{0x0938,"INT_HIST_02_INT1"},
	{0x093c,"INT_HIST_03_FRAME_ID"},
	{0x0940,"INT_HIST_03_INT0"},
	{0x0944,"INT_HIST_03_INT1"},
	{0x0948,"INT_HIST_04_FRAME_ID"},
	{0x094c,"INT_HIST_04_INT0"},
	{0x0950,"INT_HIST_04_INT1"},
	{0x0954,"INT_HIST_05_FRAME_ID"},
	{0x0958,"INT_HIST_05_INT0"},
	{0x095c,"INT_HIST_05_INT1"},
	{0x0960,"INT_HIST_06_FRAME_ID"},
	{0x0964,"INT_HIST_06_INT0"},
	{0x0968,"INT_HIST_06_INT1"},
	{0x096c,"INT_HIST_07_FRAME_ID"},
	{0x0970,"INT_HIST_07_INT0"},
	{0x0974,"INT_HIST_07_INT1"},
	{0x0b00,"SECU_CTRL_SEQID"},
	{0x0b10,"SECU_CTRL_TZINFO_SEQID_0"},
	{0x0b14,"SECU_CTRL_TZINFO_SEQID_1"},
	{0x0b18,"SECU_CTRL_TZINFO_SEQID_2"},
	{0x0b1c,"SECU_CTRL_TZINFO_SEQID_3"},
	{0x0b20,"SECU_CTRL_TZINFO_SEQID_4"},
	{0x0b24,"SECU_CTRL_TZINFO_SEQID_5"},
	{0x0b28,"SECU_CTRL_TZINFO_SEQID_6"},
	{0x0b2c,"SECU_CTRL_TZINFO_SEQID_7"},
	{0x0b58,"SECU_OTF_SEQ_ID_PROT_ENABLE"},
	{0x0e00,"PERF_MONITOR_ENABLE"},
	{0x0e04,"PERF_MONITOR_CLEAR"},
	{0x0e08,"PERF_MONITOR_INT_USER_SEL"},
	{0x0e40,"PERF_MONITOR_INT_START"},
	{0x0e44,"PERF_MONITOR_INT_END"},
	{0x0e48,"PERF_MONITOR_INT_USER"},
	{0x0e4c,"PERF_MONITOR_PROCESS_PRE_CONFIG"},
	{0x0e50,"PERF_MONITOR_PROCESS_FRAME"},
	{0x0f00,"IP_VERSION"},
	{0x0f04,"COMMON_CTRL_VERSION"},
	{0x0f08,"QCH_STATUS"},
	{0x0f0c,"IDLENESS_STATUS"},
	{0x0f40,"IP_BUSY_MONITOR_0"},
	{0x0f44,"IP_BUSY_MONITOR_1"},
	{0x0f48,"IP_BUSY_MONITOR_2"},
	{0x0f4c,"IP_BUSY_MONITOR_3"},
	{0x0f60,"IP_STALL_OUT_STATUS_0"},
	{0x0f64,"IP_STALL_OUT_STATUS_1"},
	{0x0f68,"IP_STALL_OUT_STATUS_2"},
	{0x0f6c,"IP_STALL_OUT_STATUS_3"},
	{0x0f80,"STOPEN_CRC_STOP_VALID_COUNT"},
	{0x0f88,"SFR_ACCESS_LOG_ENABLE"},
	{0x0f8c,"SFR_ACCESS_LOG_CLEAR"},
	{0x0f90,"SFR_ACCESS_LOG_0"},
	{0x0f94,"SFR_ACCESS_LOG_0_ADDRESS"},
	{0x0f98,"SFR_ACCESS_LOG_1"},
	{0x0f9c,"SFR_ACCESS_LOG_1_ADDRESS"},
	{0x0fa0,"SFR_ACCESS_LOG_2"},
	{0x0fa4,"SFR_ACCESS_LOG_2_ADDRESS"},
	{0x0fa8,"SFR_ACCESS_LOG_3"},
	{0x0fac,"SFR_ACCESS_LOG_3_ADDRESS"},
	{0x0fd0,"IP_ROL_RESET"},
	{0x0fd4,"IP_ROL_MODE"},
	{0x0fd8,"IP_ROL_SELECT"},
	{0x0fe0,"IP_INT_ON_COL_ROW"},
	{0x0fe4,"IP_INT_ON_COL_ROW_POS"},
	{0x0fe8,"FREEZE_FOR_DEBUG"},
	{0x0fec,"FREEZE_EXTENSION_ENABLE"},
	{0x0ff0,"FREEZE_EN"},
	{0x0ff4,"FREEZE_COL_ROW_POS"},
	{0x0ff8,"FREEZE_CORRUPTED_ENABLE"},
	{0x1000,"RGB_CINFIFO_ENABLE"},
	{0x1004,"RGB_CINFIFO_CONFIG"},
	{0x1008,"RGB_CINFIFO_STALL_CTRL"},
	{0x100c,"RGB_CINFIFO_INTERVAL_VBLANK"},
	{0x1010,"RGB_CINFIFO_INTERVALS"},
	{0x1014,"RGB_CINFIFO_STATUS"},
	{0x1018,"RGB_CINFIFO_INPUT_CNT"},
	{0x101c,"RGB_CINFIFO_STALL_CNT"},
	{0x1020,"RGB_CINFIFO_FIFO_FULLNESS"},
	{0x1040,"RGB_CINFIFO_INT"},
	{0x1044,"RGB_CINFIFO_INT_ENABLE"},
	{0x1048,"RGB_CINFIFO_INT_STATUS"},
	{0x104c,"RGB_CINFIFO_INT_CLEAR"},
	{0x1050,"RGB_CINFIFO_CORRUPTED_COND_ENABLE"},
	{0x1054,"RGB_CINFIFO_ROL_SELECT"},
	{0x10f0,"CINFIFO_INTERVAL_VBLANK_AR"},
	{0x10f4,"CINFIFO_INTERVAL_HBLANK_AR"},
	{0x10fc,"RGB_CINFIFO_STREAM_CRC"},
	{0x1200,"YUV_COUTFIFO_ENABLE"},
	{0x1204,"YUV_COUTFIFO_CONFIG"},
	{0x1208,"YUV_COUTFIFO_STALL_CTRL"},
	{0x120c,"YUV_COUTFIFO_INTERVAL_VBLANK"},
	{0x1210,"YUV_COUTFIFO_INTERVALS"},
	{0x1214,"YUV_COUTFIFO_STATUS"},
	{0x1218,"YUV_COUTFIFO_INPUT_CNT"},
	{0x121c,"YUV_COUTFIFO_STALL_CNT"},
	{0x1220,"YUV_COUTFIFO_FIFO_FULLNESS"},
	{0x1224,"YUV_COUTFIFO_VVALID_RISE_MODE"},
	{0x1240,"YUV_COUTFIFO_INT"},
	{0x1244,"YUV_COUTFIFO_INT_ENABLE"},
	{0x1248,"YUV_COUTFIFO_INT_STATUS"},
	{0x124c,"YUV_COUTFIFO_INT_CLEAR"},
	{0x1250,"YUV_COUTFIFO_CORRUPTED_COND_ENABLE"},
	{0x1254,"YUV_COUTFIFO_ROL_SELECT"},
	{0x12fc,"YUV_COUTFIFO_STREAM_CRC"},
	{0x1600,"STAT_RDMACL_EN"},
	{0x1610,"STAT_RDMACL_DATA_FORMAT"},
	{0x1620,"STAT_RDMACL_WIDTH"},
	{0x1624,"STAT_RDMACL_HEIGHT"},
	{0x1628,"STAT_RDMACL_IMG_STRIDE_1P"},
	{0x1640,"STAT_RDMACL_MAX_MO"},
	{0x1644,"STAT_RDMACL_LINEGAP"},
	{0x164c,"STAT_RDMACL_BUSINFO"},
	{0x1650,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0"},
	{0x1654,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1"},
	{0x1658,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2"},
	{0x165c,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3"},
	{0x1660,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4"},
	{0x1664,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5"},
	{0x1668,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6"},
	{0x166c,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7"},
	{0x1670,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B"},
	{0x1674,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B"},
	{0x1678,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B"},
	{0x167c,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B"},
	{0x1680,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B"},
	{0x1684,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B"},
	{0x1688,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B"},
	{0x168c,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B"},
	{0x1790,"STAT_RDMACL_IMG_CRC_1P"},
	{0x17b0,"STAT_RDMACL_MON_STATUS0"},
	{0x17b4,"STAT_RDMACL_MON_STATUS1"},
	{0x17b8,"STAT_RDMACL_MON_STATUS2"},
	{0x17bc,"STAT_RDMACL_MON_STATUS3"},
	{0x17e4,"STAT_RDMACL_AXI_DEBUG_CONTROL"},
	{0x4000,"LIC_LITE_OVERLAP_CTRL"},
	{0x4004,"LIC_LITE_STALL_CTRL"},
	{0x4010,"LIC_LITE_HBLANK"},
	{0x4020,"LIC_LITE_DEBUG_FIFO_STATUS"},
	{0x4030,"LIC_LITE_DEBUG_OVERLAP_CTRL_CTXT_FIFO"},
	{0x4034,"LIC_LITE_DEBUG_OVERLAP_CTRL_DATA_FIFO"},
	{0x4038,"LIC_LITE_DEBUG_STALL_THR_CTXT_FIFO"},
	{0x403c,"LIC_LITE_DEBUG_STALL_THR_DATA_FIFO"},
	{0x4400,"RGB_CCM33_BYPASS"},
	{0x4404,"RGB_CCM33_RED_ACC_SHIFT_OUTER"},
	{0x4408,"RGB_CCM33_GREEN_ACC_SHIFT_OUTER"},
	{0x440c,"RGB_CCM33_BLUE_ACC_SHIFT_OUTER"},
	{0x4410,"RGB_CCM33_SIMPLECCM"},
	{0x4414,"RGB_CCM33_SIMPLECCM_1"},
	{0x4418,"RGB_CCM33_SIMPLECCM_2"},
	{0x441c,"RGB_CCM33_SIMPLECCM_3"},
	{0x4420,"RGB_CCM33_SIMPLECCM_4"},
	{0x44fc,"RGB_CCM33_CRC"},
	{0x4c00,"RGB_RGBTOYUV_BYPASS"},
	{0x4c04,"RGB_RGBTOYUV_R1"},
	{0x4c08,"RGB_RGBTOYUV_R2"},
	{0x4c0c,"RGB_RGBTOYUV_R3"},
	{0x4c10,"RGB_RGBTOYUV_G1"},
	{0x4c14,"RGB_RGBTOYUV_G2"},
	{0x4c18,"RGB_RGBTOYUV_G3"},
	{0x4c1c,"RGB_RGBTOYUV_B1"},
	{0x4c20,"RGB_RGBTOYUV_B2"},
	{0x4c24,"RGB_RGBTOYUV_B3"},
	{0x4c28,"RGB_RGBTOYUV_YMIN"},
	{0x4c2c,"RGB_RGBTOYUV_YMAX"},
	{0x4c30,"RGB_RGBTOYUV_UMIN"},
	{0x4c34,"RGB_RGBTOYUV_UMAX"},
	{0x4c38,"RGB_RGBTOYUV_VMIN"},
	{0x4c3c,"RGB_RGBTOYUV_VMAX"},
	{0x4c40,"RGB_RGBTOYUV_LS"},
	{0x4c44,"RGB_RGBTOYUV_YOS"},
	{0x4c48,"RGB_RGBTOYUV_UOS"},
	{0x4c4c,"RGB_RGBTOYUV_VOS"},
	{0x4c50,"RGB_RGBTOYUV_PEDESTAL_EN"},
	{0x4c54,"RGB_RGBTOYUV_PEDESTAL_GAIN"},
	{0x4c58,"RGB_RGBTOYUV_PEDESTAL_RSHIFT"},
	{0x4cfc,"RGB_RGBTOYUV_STREAM_CRC"},
	{0x4d00,"YUV_YUV444TO422_ISP_BYPASS"},
	{0x4d08,"YUV_YUV444TO422_COEFFS"},
	{0x4d0c,"YUV_YUV444TO422_COEFFS_1"},
	{0x4dfc,"YUV_YUV444TO422_STREAM_CRC"},
	{0x5200,"YUV_SCALER_CTRL0"},
	{0x5204,"YUV_SCALER_CTRL1"},
	{0x5208,"YUV_SCALER_H_INIT_PHASE_OFFSET"},
	{0x520c,"YUV_SCALER_V_INIT_PHASE_OFFSET"},
	{0x521c,"YUV_SCALER_DST_SIZE"},
	{0x5220,"YUV_SCALER_H_RATIO"},
	{0x5224,"YUV_SCALER_V_RATIO"},
	{0x5300,"YUV_SCALER_V_COEFF_0_01"},
	{0x5304,"YUV_SCALER_V_COEFF_0_23"},
	{0x5308,"YUV_SCALER_V_COEFF_1_01"},
	{0x530c,"YUV_SCALER_V_COEFF_1_23"},
	{0x5310,"YUV_SCALER_V_COEFF_2_01"},
	{0x5314,"YUV_SCALER_V_COEFF_2_23"},
	{0x5318,"YUV_SCALER_V_COEFF_3_01"},
	{0x531c,"YUV_SCALER_V_COEFF_3_23"},
	{0x5320,"YUV_SCALER_V_COEFF_4_01"},
	{0x5324,"YUV_SCALER_V_COEFF_4_23"},
	{0x5328,"YUV_SCALER_V_COEFF_5_01"},
	{0x532c,"YUV_SCALER_V_COEFF_5_23"},
	{0x5330,"YUV_SCALER_V_COEFF_6_01"},
	{0x5334,"YUV_SCALER_V_COEFF_6_23"},
	{0x5338,"YUV_SCALER_V_COEFF_7_01"},
	{0x533c,"YUV_SCALER_V_COEFF_7_23"},
	{0x5340,"YUV_SCALER_V_COEFF_8_01"},
	{0x5344,"YUV_SCALER_V_COEFF_8_23"},
	{0x5348,"YUV_SCALER_H_COEFF_0_01"},
	{0x534c,"YUV_SCALER_H_COEFF_0_23"},
	{0x5350,"YUV_SCALER_H_COEFF_0_45"},
	{0x5354,"YUV_SCALER_H_COEFF_0_67"},
	{0x5358,"YUV_SCALER_H_COEFF_1_01"},
	{0x535c,"YUV_SCALER_H_COEFF_1_23"},
	{0x5360,"YUV_SCALER_H_COEFF_1_45"},
	{0x5364,"YUV_SCALER_H_COEFF_1_67"},
	{0x5368,"YUV_SCALER_H_COEFF_2_01"},
	{0x536c,"YUV_SCALER_H_COEFF_2_23"},
	{0x5370,"YUV_SCALER_H_COEFF_2_45"},
	{0x5374,"YUV_SCALER_H_COEFF_2_67"},
	{0x5378,"YUV_SCALER_H_COEFF_3_01"},
	{0x537c,"YUV_SCALER_H_COEFF_3_23"},
	{0x5380,"YUV_SCALER_H_COEFF_3_45"},
	{0x5384,"YUV_SCALER_H_COEFF_3_67"},
	{0x5388,"YUV_SCALER_H_COEFF_4_01"},
	{0x538c,"YUV_SCALER_H_COEFF_4_23"},
	{0x5390,"YUV_SCALER_H_COEFF_4_45"},
	{0x5394,"YUV_SCALER_H_COEFF_4_67"},
	{0x5398,"YUV_SCALER_H_COEFF_5_01"},
	{0x539c,"YUV_SCALER_H_COEFF_5_23"},
	{0x53a0,"YUV_SCALER_H_COEFF_5_45"},
	{0x53a4,"YUV_SCALER_H_COEFF_5_67"},
	{0x53a8,"YUV_SCALER_H_COEFF_6_01"},
	{0x53ac,"YUV_SCALER_H_COEFF_6_23"},
	{0x53b0,"YUV_SCALER_H_COEFF_6_45"},
	{0x53b4,"YUV_SCALER_H_COEFF_6_67"},
	{0x53b8,"YUV_SCALER_H_COEFF_7_01"},
	{0x53bc,"YUV_SCALER_H_COEFF_7_23"},
	{0x53c0,"YUV_SCALER_H_COEFF_7_45"},
	{0x53c4,"YUV_SCALER_H_COEFF_7_67"},
	{0x53c8,"YUV_SCALER_H_COEFF_8_01"},
	{0x53cc,"YUV_SCALER_H_COEFF_8_23"},
	{0x53d0,"YUV_SCALER_H_COEFF_8_45"},
	{0x53d4,"YUV_SCALER_H_COEFF_8_67"},
	{0x53fc,"YUV_SCALER_STREAM_CRC"},
	{0x5a00,"RGB_GAMMA_BYPASS"},
	{0x5a04,"RGB_GAMMA_PEDESTAL_EN"},
	{0x5a08,"RGB_GAMMA_PEDESTAL"},
	{0x5a10,"RGB_GAMMA_R_TBL"},
	{0x5a14,"RGB_GAMMA_R_GAMMA_TBL_1"},
	{0x5a18,"RGB_GAMMA_R_GAMMA_TBL_2"},
	{0x5a1c,"RGB_GAMMA_R_GAMMA_TBL_3"},
	{0x5a20,"RGB_GAMMA_R_GAMMA_TBL_4"},
	{0x5a24,"RGB_GAMMA_R_GAMMA_TBL_5"},
	{0x5a28,"RGB_GAMMA_R_GAMMA_TBL_6"},
	{0x5a2c,"RGB_GAMMA_R_GAMMA_TBL_7"},
	{0x5a30,"RGB_GAMMA_R_GAMMA_TBL_8"},
	{0x5a34,"RGB_GAMMA_R_GAMMA_TBL_9"},
	{0x5a38,"RGB_GAMMA_R_GAMMA_TBL_10"},
	{0x5a3c,"RGB_GAMMA_R_GAMMA_TBL_11"},
	{0x5a40,"RGB_GAMMA_R_GAMMA_TBL_12"},
	{0x5a44,"RGB_GAMMA_R_GAMMA_TBL_13"},
	{0x5a48,"RGB_GAMMA_R_GAMMA_TBL_14"},
	{0x5a4c,"RGB_GAMMA_R_GAMMA_TBL_15"},
	{0x5a50,"RGB_GAMMA_R_GAMMA_TBL_16"},
	{0x5a54,"RGB_GAMMA_R_GAMMA_TBL_17"},
	{0x5a58,"RGB_GAMMA_R_GAMMA_TBL_18"},
	{0x5a5c,"RGB_GAMMA_R_GAMMA_TBL_19"},
	{0x5a60,"RGB_GAMMA_R_GAMMA_TBL_20"},
	{0x5a64,"RGB_GAMMA_R_GAMMA_TBL_21"},
	{0x5a68,"RGB_GAMMA_R_GAMMA_TBL_22"},
	{0x5a6c,"RGB_GAMMA_R_GAMMA_TBL_23"},
	{0x5a70,"RGB_GAMMA_R_GAMMA_TBL_24"},
	{0x5a74,"RGB_GAMMA_R_GAMMA_TBL_25"},
	{0x5a78,"RGB_GAMMA_R_GAMMA_TBL_26"},
	{0x5a7c,"RGB_GAMMA_R_GAMMA_TBL_27"},
	{0x5a80,"RGB_GAMMA_R_GAMMA_TBL_28"},
	{0x5a84,"RGB_GAMMA_R_GAMMA_TBL_29"},
	{0x5a88,"RGB_GAMMA_R_GAMMA_TBL_30"},
	{0x5a8c,"RGB_GAMMA_R_GAMMA_TBL_31"},
	{0x5a90,"RGB_GAMMA_R_GAMMA_TBL_32"},
	{0x5b00,"RGB_GAMMA_X_PNTS_TBL"},
	{0x5b04,"RGB_GAMMA_X_PNTS_TBL_1"},
	{0x5b08,"RGB_GAMMA_X_PNTS_TBL_2"},
	{0x5b0c,"RGB_GAMMA_X_PNTS_TBL_3"},
	{0x5b10,"RGB_GAMMA_X_PNTS_TBL_4"},
	{0x5b14,"RGB_GAMMA_X_PNTS_TBL_5"},
	{0x5b18,"RGB_GAMMA_X_PNTS_TBL_6"},
	{0x5b1c,"RGB_GAMMA_X_PNTS_TBL_7"},
	{0x5b20,"RGB_GAMMA_X_PNTS_TBL_8"},
	{0x5b24,"RGB_GAMMA_X_PNTS_TBL_9"},
	{0x5b28,"RGB_GAMMA_X_PNTS_TBL_10"},
	{0x5b2c,"RGB_GAMMA_X_PNTS_TBL_11"},
	{0x5b30,"RGB_GAMMA_X_PNTS_TBL_12"},
	{0x5b34,"RGB_GAMMA_X_PNTS_TBL_13"},
	{0x5b38,"RGB_GAMMA_X_PNTS_TBL_14"},
	{0x5b3c,"RGB_GAMMA_X_PNTS_TBL_15"},
	{0x5b40,"RGB_GAMMA_X_PNTS_TBL_16"},
	{0x5b44,"RGB_GAMMA_X_PNTS_TBL_17"},
	{0x5b48,"RGB_GAMMA_X_PNTS_TBL_18"},
	{0x5b4c,"RGB_GAMMA_X_PNTS_TBL_19"},
	{0x5b50,"RGB_GAMMA_X_PNTS_TBL_20"},
	{0x5b54,"RGB_GAMMA_X_PNTS_TBL_21"},
	{0x5b58,"RGB_GAMMA_X_PNTS_TBL_22"},
	{0x5b5c,"RGB_GAMMA_X_PNTS_TBL_23"},
	{0x5b60,"RGB_GAMMA_X_PNTS_TBL_24"},
	{0x5b64,"RGB_GAMMA_X_PNTS_TBL_25"},
	{0x5b68,"RGB_GAMMA_X_PNTS_TBL_26"},
	{0x5b6c,"RGB_GAMMA_X_PNTS_TBL_27"},
	{0x5b70,"RGB_GAMMA_X_PNTS_TBL_28"},
	{0x5b74,"RGB_GAMMA_X_PNTS_TBL_29"},
	{0x5b78,"RGB_GAMMA_X_PNTS_TBL_30"},
	{0x5b7c,"RGB_GAMMA_X_PNTS_TBL_31"},
	{0x5b80,"RGB_GAMMA_X_PNTS_TBL_32"},
	{0x5b84,"RGB_GAMMA_R_DELTA_SIGN"},
	{0x5bfc,"RGB_GAMMA_STREAM_CRC"},
	{0x6100,"YUV_CROP_BYPASS"},
	{0x6104,"YUV_CROP_START_X"},
	{0x6108,"YUV_CROP_START_Y"},
	{0x610c,"YUV_CROP_SIZE_X"},
	{0x6110,"YUV_CROP_SIZE_Y"},
	{0x61fc,"YUV_CROP_STREAM_CRC"},
};

#define YUVSC_R_CMDQ_ENABLE	0x0000
#define YUVSC_R_CMDQ_STOP_CRPT_ENABLE	0x0008
#define YUVSC_R_SW_RESET	0x0010
#define YUVSC_R_SW_CORE_RESET	0x0014
#define YUVSC_R_SW_APB_RESET	0x0018
#define YUVSC_R_TRANS_STOP_REQ	0x001c
#define YUVSC_R_TRANS_STOP_REQ_RDY	0x0020
#define YUVSC_R_IP_CLOCK_DOWN_MODE	0x002c
#define YUVSC_R_IP_PROCESSING	0x0030
#define YUVSC_R_FORCE_INTERNAL_CLOCK	0x0034
#define YUVSC_R_DEBUG_CLOCK_ENABLE	0x0038
#define YUVSC_R_IP_POST_FRAME_GAP	0x003c
#define YUVSC_R_IP_DRCG_ENABLE	0x0040
#define YUVSC_R_AUTO_IGNORE_INTERRUPT_ENABLE	0x0050
#define YUVSC_R_AUTO_IGNORE_PREADY_ENABLE	0x0054
#define YUVSC_R_IP_USE_SW_FINISH_COND	0x0058
#define YUVSC_R_SW_FINISH_COND_ENABLE	0x005c
#define YUVSC_R_IP_CORRUPTED_COND_ENABLE	0x006c
#define YUVSC_R_IP_USE_OTF_PATH_01	0x0080
#define YUVSC_R_IP_USE_CINFIFO_NEW_FRAME_IN	0x0084
#define YUVSC_R_CHAIN_SRC_IMG_SIZE	0x0200
#define YUVSC_R_CHAIN_SCALED_IMG_SIZE	0x0204
#define YUVSC_R_CHAIN_DST_IMG_SIZE	0x0208
#define YUVSC_R_CHAIN_LBCTRL_HBLANK	0x0220
#define YUVSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C0	0x0230
#define YUVSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C1	0x0240
#define YUVSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C2	0x0250
#define YUVSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C3	0x0260
#define YUVSC_R_CHAIN_DEBUG_CNT_SEL	0x02f0
#define YUVSC_R_CHAIN_DEBUG_CNT_VAL	0x02f4
#define YUVSC_R_CMDQ_QUE_CMD_H	0x0400
#define YUVSC_R_CMDQ_QUE_CMD_M	0x0404
#define YUVSC_R_CMDQ_QUE_CMD_L	0x0408
#define YUVSC_R_CMDQ_ADD_TO_QUEUE_0	0x040c
#define YUVSC_R_CMDQ_QUE_CMD_H_NFI1	0x0410
#define YUVSC_R_CMDQ_QUE_CMD_M_NFI1	0x0414
#define YUVSC_R_CMDQ_NFI_EN	0x042c
#define YUVSC_R_CMDQ_LOCK	0x0440
#define YUVSC_R_CMDQ_CTRL_SETSEL_EN	0x0450
#define YUVSC_R_CMDQ_SETSEL	0x0454
#define YUVSC_R_CMDQ_FLUSH_QUEUE_0	0x0460
#define YUVSC_R_CMDQ_SWAP_QUEUE_0	0x046c
#define YUVSC_R_CMDQ_ROTATE_QUEUE_0	0x0478
#define YUVSC_R_CMDQ_HOLD_MARK_QUEUE_0	0x0484
#define YUVSC_R_CMDQ_DEBUG_STATUS_PRE_LOAD	0x0494
#define YUVSC_R_CMDQ_VHD_CONTROL	0x049c
#define YUVSC_R_CMDQ_FRAME_COUNTER_INC_TYPE	0x04a0
#define YUVSC_R_CMDQ_FRAME_COUNTER_RESET	0x04a4
#define YUVSC_R_CMDQ_FRAME_COUNTER	0x04a8
#define YUVSC_R_CMDQ_FRAME_ID	0x04ac
#define YUVSC_R_CMDQ_QUEUE_0_INFO	0x04b0
#define YUVSC_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG	0x04b4
#define YUVSC_R_CMDQ_DEBUG_QUE_0_CMD_H	0x04b8
#define YUVSC_R_CMDQ_DEBUG_QUE_0_CMD_M	0x04bc
#define YUVSC_R_CMDQ_DEBUG_QUE_0_CMD_L	0x04c0
#define YUVSC_R_CMDQ_DEBUG_STATUS	0x04ec
#define YUVSC_R_CMDQ_INT	0x04f0
#define YUVSC_R_CMDQ_INT_ENABLE	0x04f4
#define YUVSC_R_CMDQ_INT_STATUS	0x04f8
#define YUVSC_R_CMDQ_INT_CLEAR	0x04fc
#define YUVSC_R_C_LOADER_ENABLE	0x0500
#define YUVSC_R_C_LOADER_RESET	0x0504
#define YUVSC_R_C_LOADER_FAST_MODE	0x0508
#define YUVSC_R_C_LOADER_REMAP_EN	0x050c
#define YUVSC_R_C_LOADER_ACCESS_INTERVAL	0x0510
#define YUVSC_R_C_LOADER_REMAP_00_ADDR	0x0540
#define YUVSC_R_C_LOADER_REMAP_01_ADDR	0x0544
#define YUVSC_R_C_LOADER_REMAP_02_ADDR	0x0548
#define YUVSC_R_C_LOADER_REMAP_03_ADDR	0x054c
#define YUVSC_R_C_LOADER_REMAP_04_ADDR	0x0550
#define YUVSC_R_C_LOADER_REMAP_05_ADDR	0x0554
#define YUVSC_R_C_LOADER_REMAP_06_ADDR	0x0558
#define YUVSC_R_C_LOADER_REMAP_07_ADDR	0x055c
#define YUVSC_R_C_LOADER_LOGICAL_OFFSET_EN	0x0580
#define YUVSC_R_C_LOADER_LOGICAL_OFFSET	0x0584
#define YUVSC_R_C_LOADER_DEBUG_STATUS	0x05c0
#define YUVSC_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER	0x05c4
#define YUVSC_R_C_LOADER_DEBUG_HEADER_APB_COUNTER	0x05c8
#define YUVSC_R_C_LOADER_HEADER_CRC_SEED	0x05e0
#define YUVSC_R_C_LOADER_PAYLOAD_CRC_SEED	0x05e4
#define YUVSC_R_C_LOADER_HEADER_CRC_RESULT	0x05f0
#define YUVSC_R_C_LOADER_PAYLOAD_CRC_RESULT	0x05f4
#define YUVSC_R_COREX_ENABLE	0x0600
#define YUVSC_R_COREX_RESET	0x0604
#define YUVSC_R_COREX_FAST_MODE	0x0608
#define YUVSC_R_COREX_UPDATE_TYPE_0	0x060c
#define YUVSC_R_COREX_UPDATE_TYPE_1	0x0610
#define YUVSC_R_COREX_UPDATE_MODE_0	0x0614
#define YUVSC_R_COREX_UPDATE_MODE_1	0x0618
#define YUVSC_R_COREX_START_0	0x061c
#define YUVSC_R_COREX_START_1	0x0620
#define YUVSC_R_COREX_COPY_FROM_IP_0	0x0624
#define YUVSC_R_COREX_COPY_FROM_IP_1	0x0628
#define YUVSC_R_COREX_STATUS_0	0x062c
#define YUVSC_R_COREX_STATUS_1	0x0630
#define YUVSC_R_COREX_PRE_ADDR_CONFIG	0x0634
#define YUVSC_R_COREX_PRE_DATA_CONFIG	0x0638
#define YUVSC_R_COREX_POST_ADDR_CONFIG	0x063c
#define YUVSC_R_COREX_POST_DATA_CONFIG	0x0640
#define YUVSC_R_COREX_PRE_POST_CONFIG_EN	0x0644
#define YUVSC_R_COREX_TYPE_WRITE	0x0648
#define YUVSC_R_COREX_TYPE_WRITE_TRIGGER	0x064c
#define YUVSC_R_COREX_TYPE_READ	0x0650
#define YUVSC_R_COREX_TYPE_READ_OFFSET	0x0654
#define YUVSC_R_COREX_INT	0x0658
#define YUVSC_R_COREX_INT_STATUS	0x065c
#define YUVSC_R_COREX_INT_CLEAR	0x0660
#define YUVSC_R_COREX_INT_ENABLE	0x0664
#define YUVSC_R_INT_REQ_INT0	0x0800
#define YUVSC_R_INT_REQ_INT0_ENABLE	0x0804
#define YUVSC_R_INT_REQ_INT0_STATUS	0x0808
#define YUVSC_R_INT_REQ_INT0_CLEAR	0x080c
#define YUVSC_R_INT_REQ_INT1	0x0810
#define YUVSC_R_INT_REQ_INT1_ENABLE	0x0814
#define YUVSC_R_INT_REQ_INT1_STATUS	0x0818
#define YUVSC_R_INT_REQ_INT1_CLEAR	0x081c
#define YUVSC_R_INT_HIST_CURINT0	0x0900
#define YUVSC_R_INT_HIST_CURINT0_ENABLE	0x0904
#define YUVSC_R_INT_HIST_CURINT0_STATUS	0x0908
#define YUVSC_R_INT_HIST_CURINT1	0x090c
#define YUVSC_R_INT_HIST_CURINT1_ENABLE	0x0910
#define YUVSC_R_INT_HIST_CURINT1_STATUS	0x0914
#define YUVSC_R_INT_HIST_00_FRAME_ID	0x0918
#define YUVSC_R_INT_HIST_00_INT0	0x091c
#define YUVSC_R_INT_HIST_00_INT1	0x0920
#define YUVSC_R_INT_HIST_01_FRAME_ID	0x0924
#define YUVSC_R_INT_HIST_01_INT0	0x0928
#define YUVSC_R_INT_HIST_01_INT1	0x092c
#define YUVSC_R_INT_HIST_02_FRAME_ID	0x0930
#define YUVSC_R_INT_HIST_02_INT0	0x0934
#define YUVSC_R_INT_HIST_02_INT1	0x0938
#define YUVSC_R_INT_HIST_03_FRAME_ID	0x093c
#define YUVSC_R_INT_HIST_03_INT0	0x0940
#define YUVSC_R_INT_HIST_03_INT1	0x0944
#define YUVSC_R_INT_HIST_04_FRAME_ID	0x0948
#define YUVSC_R_INT_HIST_04_INT0	0x094c
#define YUVSC_R_INT_HIST_04_INT1	0x0950
#define YUVSC_R_INT_HIST_05_FRAME_ID	0x0954
#define YUVSC_R_INT_HIST_05_INT0	0x0958
#define YUVSC_R_INT_HIST_05_INT1	0x095c
#define YUVSC_R_INT_HIST_06_FRAME_ID	0x0960
#define YUVSC_R_INT_HIST_06_INT0	0x0964
#define YUVSC_R_INT_HIST_06_INT1	0x0968
#define YUVSC_R_INT_HIST_07_FRAME_ID	0x096c
#define YUVSC_R_INT_HIST_07_INT0	0x0970
#define YUVSC_R_INT_HIST_07_INT1	0x0974
#define YUVSC_R_SECU_CTRL_SEQID	0x0b00
#define YUVSC_R_SECU_CTRL_TZINFO_SEQID_0	0x0b10
#define YUVSC_R_SECU_CTRL_TZINFO_SEQID_1	0x0b14
#define YUVSC_R_SECU_CTRL_TZINFO_SEQID_2	0x0b18
#define YUVSC_R_SECU_CTRL_TZINFO_SEQID_3	0x0b1c
#define YUVSC_R_SECU_CTRL_TZINFO_SEQID_4	0x0b20
#define YUVSC_R_SECU_CTRL_TZINFO_SEQID_5	0x0b24
#define YUVSC_R_SECU_CTRL_TZINFO_SEQID_6	0x0b28
#define YUVSC_R_SECU_CTRL_TZINFO_SEQID_7	0x0b2c
#define YUVSC_R_SECU_OTF_SEQ_ID_PROT_ENABLE	0x0b58
#define YUVSC_R_PERF_MONITOR_ENABLE	0x0e00
#define YUVSC_R_PERF_MONITOR_CLEAR	0x0e04
#define YUVSC_R_PERF_MONITOR_INT_USER_SEL	0x0e08
#define YUVSC_R_PERF_MONITOR_INT_START	0x0e40
#define YUVSC_R_PERF_MONITOR_INT_END	0x0e44
#define YUVSC_R_PERF_MONITOR_INT_USER	0x0e48
#define YUVSC_R_PERF_MONITOR_PROCESS_PRE_CONFIG	0x0e4c
#define YUVSC_R_PERF_MONITOR_PROCESS_FRAME	0x0e50
#define YUVSC_R_IP_VERSION	0x0f00
#define YUVSC_R_COMMON_CTRL_VERSION	0x0f04
#define YUVSC_R_QCH_STATUS	0x0f08
#define YUVSC_R_IDLENESS_STATUS	0x0f0c
#define YUVSC_R_IP_BUSY_MONITOR_0	0x0f40
#define YUVSC_R_IP_BUSY_MONITOR_1	0x0f44
#define YUVSC_R_IP_BUSY_MONITOR_2	0x0f48
#define YUVSC_R_IP_BUSY_MONITOR_3	0x0f4c
#define YUVSC_R_IP_STALL_OUT_STATUS_0	0x0f60
#define YUVSC_R_IP_STALL_OUT_STATUS_1	0x0f64
#define YUVSC_R_IP_STALL_OUT_STATUS_2	0x0f68
#define YUVSC_R_IP_STALL_OUT_STATUS_3	0x0f6c
#define YUVSC_R_STOPEN_CRC_STOP_VALID_COUNT	0x0f80
#define YUVSC_R_SFR_ACCESS_LOG_ENABLE	0x0f88
#define YUVSC_R_SFR_ACCESS_LOG_CLEAR	0x0f8c
#define YUVSC_R_SFR_ACCESS_LOG_0	0x0f90
#define YUVSC_R_SFR_ACCESS_LOG_0_ADDRESS	0x0f94
#define YUVSC_R_SFR_ACCESS_LOG_1	0x0f98
#define YUVSC_R_SFR_ACCESS_LOG_1_ADDRESS	0x0f9c
#define YUVSC_R_SFR_ACCESS_LOG_2	0x0fa0
#define YUVSC_R_SFR_ACCESS_LOG_2_ADDRESS	0x0fa4
#define YUVSC_R_SFR_ACCESS_LOG_3	0x0fa8
#define YUVSC_R_SFR_ACCESS_LOG_3_ADDRESS	0x0fac
#define YUVSC_R_IP_ROL_RESET	0x0fd0
#define YUVSC_R_IP_ROL_MODE	0x0fd4
#define YUVSC_R_IP_ROL_SELECT	0x0fd8
#define YUVSC_R_IP_INT_ON_COL_ROW	0x0fe0
#define YUVSC_R_IP_INT_ON_COL_ROW_POS	0x0fe4
#define YUVSC_R_FREEZE_FOR_DEBUG	0x0fe8
#define YUVSC_R_FREEZE_EXTENSION_ENABLE	0x0fec
#define YUVSC_R_FREEZE_EN	0x0ff0
#define YUVSC_R_FREEZE_COL_ROW_POS	0x0ff4
#define YUVSC_R_FREEZE_CORRUPTED_ENABLE	0x0ff8
#define YUVSC_R_RGB_CINFIFO_ENABLE	0x1000
#define YUVSC_R_RGB_CINFIFO_CONFIG	0x1004
#define YUVSC_R_RGB_CINFIFO_STALL_CTRL	0x1008
#define YUVSC_R_RGB_CINFIFO_INTERVAL_VBLANK	0x100c
#define YUVSC_R_RGB_CINFIFO_INTERVALS	0x1010
#define YUVSC_R_RGB_CINFIFO_STATUS	0x1014
#define YUVSC_R_RGB_CINFIFO_INPUT_CNT	0x1018
#define YUVSC_R_RGB_CINFIFO_STALL_CNT	0x101c
#define YUVSC_R_RGB_CINFIFO_FIFO_FULLNESS	0x1020
#define YUVSC_R_RGB_CINFIFO_INT	0x1040
#define YUVSC_R_RGB_CINFIFO_INT_ENABLE	0x1044
#define YUVSC_R_RGB_CINFIFO_INT_STATUS	0x1048
#define YUVSC_R_RGB_CINFIFO_INT_CLEAR	0x104c
#define YUVSC_R_RGB_CINFIFO_CORRUPTED_COND_ENABLE	0x1050
#define YUVSC_R_RGB_CINFIFO_ROL_SELECT	0x1054
#define YUVSC_R_CINFIFO_INTERVAL_VBLANK_AR	0x10f0
#define YUVSC_R_CINFIFO_INTERVAL_HBLANK_AR	0x10f4
#define YUVSC_R_RGB_CINFIFO_STREAM_CRC	0x10fc
#define YUVSC_R_YUV_COUTFIFO_ENABLE	0x1200
#define YUVSC_R_YUV_COUTFIFO_CONFIG	0x1204
#define YUVSC_R_YUV_COUTFIFO_STALL_CTRL	0x1208
#define YUVSC_R_YUV_COUTFIFO_INTERVAL_VBLANK	0x120c
#define YUVSC_R_YUV_COUTFIFO_INTERVALS	0x1210
#define YUVSC_R_YUV_COUTFIFO_STATUS	0x1214
#define YUVSC_R_YUV_COUTFIFO_INPUT_CNT	0x1218
#define YUVSC_R_YUV_COUTFIFO_STALL_CNT	0x121c
#define YUVSC_R_YUV_COUTFIFO_FIFO_FULLNESS	0x1220
#define YUVSC_R_YUV_COUTFIFO_VVALID_RISE_MODE	0x1224
#define YUVSC_R_YUV_COUTFIFO_INT	0x1240
#define YUVSC_R_YUV_COUTFIFO_INT_ENABLE	0x1244
#define YUVSC_R_YUV_COUTFIFO_INT_STATUS	0x1248
#define YUVSC_R_YUV_COUTFIFO_INT_CLEAR	0x124c
#define YUVSC_R_YUV_COUTFIFO_CORRUPTED_COND_ENABLE	0x1250
#define YUVSC_R_YUV_COUTFIFO_ROL_SELECT	0x1254
#define YUVSC_R_YUV_COUTFIFO_STREAM_CRC	0x12fc
#define YUVSC_R_STAT_RDMACL_EN	0x1600
#define YUVSC_R_STAT_RDMACL_DATA_FORMAT	0x1610
#define YUVSC_R_STAT_RDMACL_WIDTH	0x1620
#define YUVSC_R_STAT_RDMACL_HEIGHT	0x1624
#define YUVSC_R_STAT_RDMACL_IMG_STRIDE_1P	0x1628
#define YUVSC_R_STAT_RDMACL_MAX_MO	0x1640
#define YUVSC_R_STAT_RDMACL_LINEGAP	0x1644
#define YUVSC_R_STAT_RDMACL_BUSINFO	0x164c
#define YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0	0x1650
#define YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1	0x1654
#define YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2	0x1658
#define YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3	0x165c
#define YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4	0x1660
#define YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5	0x1664
#define YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6	0x1668
#define YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7	0x166c
#define YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B	0x1670
#define YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B	0x1674
#define YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B	0x1678
#define YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B	0x167c
#define YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B	0x1680
#define YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B	0x1684
#define YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B	0x1688
#define YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B	0x168c
#define YUVSC_R_STAT_RDMACL_IMG_CRC_1P	0x1790
#define YUVSC_R_STAT_RDMACL_MON_STATUS0	0x17b0
#define YUVSC_R_STAT_RDMACL_MON_STATUS1	0x17b4
#define YUVSC_R_STAT_RDMACL_MON_STATUS2	0x17b8
#define YUVSC_R_STAT_RDMACL_MON_STATUS3	0x17bc
#define YUVSC_R_STAT_RDMACL_AXI_DEBUG_CONTROL	0x17e4
#define YUVSC_R_LIC_LITE_OVERLAP_CTRL	0x4000
#define YUVSC_R_LIC_LITE_STALL_CTRL	0x4004
#define YUVSC_R_LIC_LITE_HBLANK	0x4010
#define YUVSC_R_LIC_LITE_DEBUG_FIFO_STATUS	0x4020
#define YUVSC_R_LIC_LITE_DEBUG_OVERLAP_CTRL_CTXT_FIFO	0x4030
#define YUVSC_R_LIC_LITE_DEBUG_OVERLAP_CTRL_DATA_FIFO	0x4034
#define YUVSC_R_LIC_LITE_DEBUG_STALL_THR_CTXT_FIFO	0x4038
#define YUVSC_R_LIC_LITE_DEBUG_STALL_THR_DATA_FIFO	0x403c
#define YUVSC_R_RGB_CCM33_BYPASS	0x4400
#define YUVSC_R_RGB_CCM33_RED_ACC_SHIFT_OUTER	0x4404
#define YUVSC_R_RGB_CCM33_GREEN_ACC_SHIFT_OUTER	0x4408
#define YUVSC_R_RGB_CCM33_BLUE_ACC_SHIFT_OUTER	0x440c
#define YUVSC_R_RGB_CCM33_SIMPLECCM	0x4410
#define YUVSC_R_RGB_CCM33_SIMPLECCM_1	0x4414
#define YUVSC_R_RGB_CCM33_SIMPLECCM_2	0x4418
#define YUVSC_R_RGB_CCM33_SIMPLECCM_3	0x441c
#define YUVSC_R_RGB_CCM33_SIMPLECCM_4	0x4420
#define YUVSC_R_RGB_CCM33_CRC	0x44fc
#define YUVSC_R_RGB_RGBTOYUV_BYPASS	0x4c00
#define YUVSC_R_RGB_RGBTOYUV_R1	0x4c04
#define YUVSC_R_RGB_RGBTOYUV_R2	0x4c08
#define YUVSC_R_RGB_RGBTOYUV_R3	0x4c0c
#define YUVSC_R_RGB_RGBTOYUV_G1	0x4c10
#define YUVSC_R_RGB_RGBTOYUV_G2	0x4c14
#define YUVSC_R_RGB_RGBTOYUV_G3	0x4c18
#define YUVSC_R_RGB_RGBTOYUV_B1	0x4c1c
#define YUVSC_R_RGB_RGBTOYUV_B2	0x4c20
#define YUVSC_R_RGB_RGBTOYUV_B3	0x4c24
#define YUVSC_R_RGB_RGBTOYUV_YMIN	0x4c28
#define YUVSC_R_RGB_RGBTOYUV_YMAX	0x4c2c
#define YUVSC_R_RGB_RGBTOYUV_UMIN	0x4c30
#define YUVSC_R_RGB_RGBTOYUV_UMAX	0x4c34
#define YUVSC_R_RGB_RGBTOYUV_VMIN	0x4c38
#define YUVSC_R_RGB_RGBTOYUV_VMAX	0x4c3c
#define YUVSC_R_RGB_RGBTOYUV_LS	0x4c40
#define YUVSC_R_RGB_RGBTOYUV_YOS	0x4c44
#define YUVSC_R_RGB_RGBTOYUV_UOS	0x4c48
#define YUVSC_R_RGB_RGBTOYUV_VOS	0x4c4c
#define YUVSC_R_RGB_RGBTOYUV_PEDESTAL_EN	0x4c50
#define YUVSC_R_RGB_RGBTOYUV_PEDESTAL_GAIN	0x4c54
#define YUVSC_R_RGB_RGBTOYUV_PEDESTAL_RSHIFT	0x4c58
#define YUVSC_R_RGB_RGBTOYUV_STREAM_CRC	0x4cfc
#define YUVSC_R_YUV_YUV444TO422_ISP_BYPASS	0x4d00
#define YUVSC_R_YUV_YUV444TO422_COEFFS	0x4d08
#define YUVSC_R_YUV_YUV444TO422_COEFFS_1	0x4d0c
#define YUVSC_R_YUV_YUV444TO422_STREAM_CRC	0x4dfc
#define YUVSC_R_YUV_SCALER_CTRL0	0x5200
#define YUVSC_R_YUV_SCALER_CTRL1	0x5204
#define YUVSC_R_YUV_SCALER_H_INIT_PHASE_OFFSET	0x5208
#define YUVSC_R_YUV_SCALER_V_INIT_PHASE_OFFSET	0x520c
#define YUVSC_R_YUV_SCALER_DST_SIZE	0x521c
#define YUVSC_R_YUV_SCALER_H_RATIO	0x5220
#define YUVSC_R_YUV_SCALER_V_RATIO	0x5224
#define YUVSC_R_YUV_SCALER_V_COEFF_0_01	0x5300
#define YUVSC_R_YUV_SCALER_V_COEFF_0_23	0x5304
#define YUVSC_R_YUV_SCALER_V_COEFF_1_01	0x5308
#define YUVSC_R_YUV_SCALER_V_COEFF_1_23	0x530c
#define YUVSC_R_YUV_SCALER_V_COEFF_2_01	0x5310
#define YUVSC_R_YUV_SCALER_V_COEFF_2_23	0x5314
#define YUVSC_R_YUV_SCALER_V_COEFF_3_01	0x5318
#define YUVSC_R_YUV_SCALER_V_COEFF_3_23	0x531c
#define YUVSC_R_YUV_SCALER_V_COEFF_4_01	0x5320
#define YUVSC_R_YUV_SCALER_V_COEFF_4_23	0x5324
#define YUVSC_R_YUV_SCALER_V_COEFF_5_01	0x5328
#define YUVSC_R_YUV_SCALER_V_COEFF_5_23	0x532c
#define YUVSC_R_YUV_SCALER_V_COEFF_6_01	0x5330
#define YUVSC_R_YUV_SCALER_V_COEFF_6_23	0x5334
#define YUVSC_R_YUV_SCALER_V_COEFF_7_01	0x5338
#define YUVSC_R_YUV_SCALER_V_COEFF_7_23	0x533c
#define YUVSC_R_YUV_SCALER_V_COEFF_8_01	0x5340
#define YUVSC_R_YUV_SCALER_V_COEFF_8_23	0x5344
#define YUVSC_R_YUV_SCALER_H_COEFF_0_01	0x5348
#define YUVSC_R_YUV_SCALER_H_COEFF_0_23	0x534c
#define YUVSC_R_YUV_SCALER_H_COEFF_0_45	0x5350
#define YUVSC_R_YUV_SCALER_H_COEFF_0_67	0x5354
#define YUVSC_R_YUV_SCALER_H_COEFF_1_01	0x5358
#define YUVSC_R_YUV_SCALER_H_COEFF_1_23	0x535c
#define YUVSC_R_YUV_SCALER_H_COEFF_1_45	0x5360
#define YUVSC_R_YUV_SCALER_H_COEFF_1_67	0x5364
#define YUVSC_R_YUV_SCALER_H_COEFF_2_01	0x5368
#define YUVSC_R_YUV_SCALER_H_COEFF_2_23	0x536c
#define YUVSC_R_YUV_SCALER_H_COEFF_2_45	0x5370
#define YUVSC_R_YUV_SCALER_H_COEFF_2_67	0x5374
#define YUVSC_R_YUV_SCALER_H_COEFF_3_01	0x5378
#define YUVSC_R_YUV_SCALER_H_COEFF_3_23	0x537c
#define YUVSC_R_YUV_SCALER_H_COEFF_3_45	0x5380
#define YUVSC_R_YUV_SCALER_H_COEFF_3_67	0x5384
#define YUVSC_R_YUV_SCALER_H_COEFF_4_01	0x5388
#define YUVSC_R_YUV_SCALER_H_COEFF_4_23	0x538c
#define YUVSC_R_YUV_SCALER_H_COEFF_4_45	0x5390
#define YUVSC_R_YUV_SCALER_H_COEFF_4_67	0x5394
#define YUVSC_R_YUV_SCALER_H_COEFF_5_01	0x5398
#define YUVSC_R_YUV_SCALER_H_COEFF_5_23	0x539c
#define YUVSC_R_YUV_SCALER_H_COEFF_5_45	0x53a0
#define YUVSC_R_YUV_SCALER_H_COEFF_5_67	0x53a4
#define YUVSC_R_YUV_SCALER_H_COEFF_6_01	0x53a8
#define YUVSC_R_YUV_SCALER_H_COEFF_6_23	0x53ac
#define YUVSC_R_YUV_SCALER_H_COEFF_6_45	0x53b0
#define YUVSC_R_YUV_SCALER_H_COEFF_6_67	0x53b4
#define YUVSC_R_YUV_SCALER_H_COEFF_7_01	0x53b8
#define YUVSC_R_YUV_SCALER_H_COEFF_7_23	0x53bc
#define YUVSC_R_YUV_SCALER_H_COEFF_7_45	0x53c0
#define YUVSC_R_YUV_SCALER_H_COEFF_7_67	0x53c4
#define YUVSC_R_YUV_SCALER_H_COEFF_8_01	0x53c8
#define YUVSC_R_YUV_SCALER_H_COEFF_8_23	0x53cc
#define YUVSC_R_YUV_SCALER_H_COEFF_8_45	0x53d0
#define YUVSC_R_YUV_SCALER_H_COEFF_8_67	0x53d4
#define YUVSC_R_YUV_SCALER_STREAM_CRC	0x53fc
#define YUVSC_R_RGB_GAMMA_BYPASS	0x5a00
#define YUVSC_R_RGB_GAMMA_PEDESTAL_EN	0x5a04
#define YUVSC_R_RGB_GAMMA_PEDESTAL	0x5a08
#define YUVSC_R_RGB_GAMMA_R_TBL	0x5a10
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_1	0x5a14
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_2	0x5a18
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_3	0x5a1c
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_4	0x5a20
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_5	0x5a24
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_6	0x5a28
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_7	0x5a2c
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_8	0x5a30
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_9	0x5a34
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_10	0x5a38
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_11	0x5a3c
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_12	0x5a40
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_13	0x5a44
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_14	0x5a48
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_15	0x5a4c
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_16	0x5a50
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_17	0x5a54
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_18	0x5a58
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_19	0x5a5c
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_20	0x5a60
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_21	0x5a64
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_22	0x5a68
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_23	0x5a6c
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_24	0x5a70
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_25	0x5a74
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_26	0x5a78
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_27	0x5a7c
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_28	0x5a80
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_29	0x5a84
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_30	0x5a88
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_31	0x5a8c
#define YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_32	0x5a90
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL	0x5b00
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_1	0x5b04
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_2	0x5b08
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_3	0x5b0c
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_4	0x5b10
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_5	0x5b14
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_6	0x5b18
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_7	0x5b1c
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_8	0x5b20
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_9	0x5b24
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_10	0x5b28
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_11	0x5b2c
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_12	0x5b30
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_13	0x5b34
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_14	0x5b38
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_15	0x5b3c
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_16	0x5b40
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_17	0x5b44
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_18	0x5b48
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_19	0x5b4c
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_20	0x5b50
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_21	0x5b54
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_22	0x5b58
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_23	0x5b5c
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_24	0x5b60
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_25	0x5b64
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_26	0x5b68
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_27	0x5b6c
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_28	0x5b70
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_29	0x5b74
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_30	0x5b78
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_31	0x5b7c
#define YUVSC_R_RGB_GAMMA_X_PNTS_TBL_32	0x5b80
#define YUVSC_R_RGB_GAMMA_R_DELTA_SIGN	0x5b84
#define YUVSC_R_RGB_GAMMA_STREAM_CRC	0x5bfc
#define YUVSC_R_YUV_CROP_BYPASS	0x6100
#define YUVSC_R_YUV_CROP_START_X	0x6104
#define YUVSC_R_YUV_CROP_START_Y	0x6108
#define YUVSC_R_YUV_CROP_SIZE_X	0x610c
#define YUVSC_R_YUV_CROP_SIZE_Y	0x6110
#define YUVSC_R_YUV_CROP_STREAM_CRC	0x61fc

enum yuvsc_fields {
	YUVSC_F_CMDQ_ENABLE,
	YUVSC_F_CMDQ_STOP_CRPT_ENABLE,
	YUVSC_F_SW_RESET,
	YUVSC_F_SW_CORE_RESET,
	YUVSC_F_SW_APB_RESET,
	YUVSC_F_TRANS_STOP_REQ,
	YUVSC_F_TRANS_STOP_REQ_RDY,
	YUVSC_F_IP_CLOCK_DOWN_MODE,
	YUVSC_F_IP_PROCESSING,
	YUVSC_F_FORCE_INTERNAL_CLOCK,
	YUVSC_F_DEBUG_CLOCK_ENABLE,
	YUVSC_F_IP_POST_FRAME_GAP,
	YUVSC_F_IP_DRCG_ENABLE,
	YUVSC_F_AUTO_IGNORE_INTERRUPT_ENABLE,
	YUVSC_F_AUTO_IGNORE_PREADY_ENABLE,
	YUVSC_F_IP_USE_SW_FINISH_COND,
	YUVSC_F_SW_FINISH_COND_ENABLE,
	YUVSC_F_IP_CORRUPTED_COND_ENABLE,
	YUVSC_F_IP_USE_OTF_IN_FOR_PATH_0,
	YUVSC_F_IP_USE_OTF_IN_FOR_PATH_1,
	YUVSC_F_IP_USE_OTF_OUT_FOR_PATH_0,
	YUVSC_F_IP_USE_OTF_OUT_FOR_PATH_1,
	YUVSC_F_IP_USE_CINFIFO_NEW_FRAME_IN,
	YUVSC_F_CHAIN_SRC_IMG_HEIGHT,
	YUVSC_F_CHAIN_SRC_IMG_WIDTH,
	YUVSC_F_CHAIN_SCALED_IMG_HEIGHT,
	YUVSC_F_CHAIN_SCALED_IMG_WIDTH,
	YUVSC_F_CHAIN_DST_IMG_HEIGHT,
	YUVSC_F_CHAIN_DST_IMG_WIDTH,
	YUVSC_F_CHAIN_LBCTRL_HBLANK,
	YUVSC_F_CHAIN_LBCTRL_OFFSET_GRP0_C0,
	YUVSC_F_CHAIN_LBCTRL_OFFSET_GRP0_C1,
	YUVSC_F_CHAIN_LBCTRL_OFFSET_GRP0_C2,
	YUVSC_F_CHAIN_LBCTRL_OFFSET_GRP0_C3,
	YUVSC_F_CHAIN_DEBUG_CNT_SEL,
	YUVSC_F_CHAIN_DEBUG_ROW_CNT,
	YUVSC_F_CHAIN_DEBUG_COL_CNT,
	YUVSC_F_CMDQ_QUE_CMD_BASE_ADDR,
	YUVSC_F_CMDQ_QUE_CMD_HEADER_NUM,
	YUVSC_F_CMDQ_QUE_CMD_SETTING_MODE,
	YUVSC_F_CMDQ_QUE_CMD_HOLD_MODE,
	YUVSC_F_CMDQ_QUE_CMD_FRAME_ID,
	YUVSC_F_CMDQ_QUE_CMD_INT_GROUP_ENABLE,
	YUVSC_F_CMDQ_QUE_CMD_FRO_INDEX,
	YUVSC_F_CMDQ_ADD_TO_QUEUE_0,
	YUVSC_F_CMDQ_QUE_CMD_BASE_ADDR_NFI1,
	YUVSC_F_CMDQ_QUE_CMD_HEADER_NUM_NFI1,
	YUVSC_F_CMDQ_NFI_EN,
	YUVSC_F_CMDQ_POP_LOCK,
	YUVSC_F_CMDQ_RELOAD_LOCK,
	YUVSC_F_CMDQ_CTRL_SETSEL_EN,
	YUVSC_F_CMDQ_SETSEL,
	YUVSC_F_CMDQ_FLUSH_QUEUE_0,
	YUVSC_F_CMDQ_SWAP_QUEUE_0_TRIG,
	YUVSC_F_CMDQ_SWAP_QUEUE_0_POS_A,
	YUVSC_F_CMDQ_SWAP_QUEUE_0_POS_B,
	YUVSC_F_CMDQ_ROTATE_QUEUE_0_TRIG,
	YUVSC_F_CMDQ_ROTATE_QUEUE_0_POS_S,
	YUVSC_F_CMDQ_ROTATE_QUEUE_0_POS_E,
	YUVSC_F_CMDQ_HM_QUEUE_0_TRIG,
	YUVSC_F_CMDQ_HM_QUEUE_0,
	YUVSC_F_CMDQ_HM_FRAME_ID_QUEUE_0,
	YUVSC_F_CMDQ_CHARGED_FRAME_ID,
	YUVSC_F_CMDQ_CHARGED_FOR_NEXT_FRAME,
	YUVSC_F_CMDQ_VHD_VBLANK_QRUN_ENABLE,
	YUVSC_F_CMDQ_VHD_STALL_ON_QSTOP_ENABLE,
	YUVSC_F_CMDQ_FRAME_COUNTER_INC_TYPE,
	YUVSC_F_CMDQ_FRAME_COUNTER_RESET,
	YUVSC_F_CMDQ_FRAME_COUNTER,
	YUVSC_F_CMDQ_PRE_FRAME_ID,
	YUVSC_F_CMDQ_CURRENT_FRAME_ID,
	YUVSC_F_CMDQ_QUEUE_0_FULLNESS,
	YUVSC_F_CMDQ_QUEUE_0_WPTR,
	YUVSC_F_CMDQ_QUEUE_0_RPTR,
	YUVSC_F_CMDQ_QUEUE_0_RPTR_FOR_DEBUG,
	YUVSC_F_CMDQ_DEBUG_QUE_0_CMD_H,
	YUVSC_F_CMDQ_DEBUG_QUE_0_CMD_M,
	YUVSC_F_CMDQ_DEBUG_QUE_0_CMD_L,
	YUVSC_F_CMDQ_DEBUG_PROCESS,
	YUVSC_F_CMDQ_DEBUG_HOLD,
	YUVSC_F_CMDQ_DEBUG_PERIOD,
	YUVSC_F_CMDQ_INT,
	YUVSC_F_CMDQ_INT_ENABLE,
	YUVSC_F_CMDQ_INT_STATUS,
	YUVSC_F_CMDQ_INT_CLEAR,
	YUVSC_F_C_LOADER_ENABLE,
	YUVSC_F_C_LOADER_RESET,
	YUVSC_F_C_LOADER_FAST_MODE,
	YUVSC_F_C_LOADER_REMAP_TO_SHADOW_EN,
	YUVSC_F_C_LOADER_REMAP_TO_DIRECT_EN,
	YUVSC_F_C_LOADER_REMAP_SETSEL_EN,
	YUVSC_F_C_LOADER_ACCESS_INTERVAL,
	YUVSC_F_C_LOADER_REMAP_00_SETA_ADDR,
	YUVSC_F_C_LOADER_REMAP_00_SETB_ADDR,
	YUVSC_F_C_LOADER_REMAP_01_SETA_ADDR,
	YUVSC_F_C_LOADER_REMAP_01_SETB_ADDR,
	YUVSC_F_C_LOADER_REMAP_02_SETA_ADDR,
	YUVSC_F_C_LOADER_REMAP_02_SETB_ADDR,
	YUVSC_F_C_LOADER_REMAP_03_SETA_ADDR,
	YUVSC_F_C_LOADER_REMAP_03_SETB_ADDR,
	YUVSC_F_C_LOADER_REMAP_04_SETA_ADDR,
	YUVSC_F_C_LOADER_REMAP_04_SETB_ADDR,
	YUVSC_F_C_LOADER_REMAP_05_SETA_ADDR,
	YUVSC_F_C_LOADER_REMAP_05_SETB_ADDR,
	YUVSC_F_C_LOADER_REMAP_06_SETA_ADDR,
	YUVSC_F_C_LOADER_REMAP_06_SETB_ADDR,
	YUVSC_F_C_LOADER_REMAP_07_SETA_ADDR,
	YUVSC_F_C_LOADER_REMAP_07_SETB_ADDR,
	YUVSC_F_C_LOADER_LOGICAL_OFFSET_EN,
	YUVSC_F_C_LOADER_LOGICAL_OFFSET_IP,
	YUVSC_F_C_LOADER_LOGICAL_OFFSET_VOTF_R,
	YUVSC_F_C_LOADER_LOGICAL_OFFSET_VOTF_W,
	YUVSC_F_C_LOADER_BUSY,
	YUVSC_F_C_LOADER_NUM_OF_HEADER_TO_REQ,
	YUVSC_F_C_LOADER_NUM_OF_HEADER_REQED,
	YUVSC_F_C_LOADER_NUM_OF_HEADER_APBED,
	YUVSC_F_C_LOADER_NUM_OF_HEADER_SKIPED,
	YUVSC_F_C_LOADER_HEADER_CRC_SEED,
	YUVSC_F_C_LOADER_PAYLOAD_CRC_SEED,
	YUVSC_F_C_LOADER_HEADER_CRC_RESULT,
	YUVSC_F_C_LOADER_PAYLOAD_CRC_RESULT,
	YUVSC_F_COREX_ENABLE,
	YUVSC_F_COREX_RESET,
	YUVSC_F_COREX_FAST_MODE,
	YUVSC_F_COREX_UPDATE_TYPE_0,
	YUVSC_F_COREX_UPDATE_TYPE_1,
	YUVSC_F_COREX_UPDATE_MODE_0,
	YUVSC_F_COREX_UPDATE_MODE_1,
	YUVSC_F_COREX_START_0,
	YUVSC_F_COREX_START_1,
	YUVSC_F_COREX_COPY_FROM_IP_0,
	YUVSC_F_COREX_COPY_FROM_IP_1,
	YUVSC_F_COREX_BUSY_0,
	YUVSC_F_COREX_IP_SET_0,
	YUVSC_F_COREX_BUSY_1,
	YUVSC_F_COREX_IP_SET_1,
	YUVSC_F_COREX_PRE_ADDR_CONFIG,
	YUVSC_F_COREX_PRE_DATA_CONFIG,
	YUVSC_F_COREX_POST_ADDR_CONFIG,
	YUVSC_F_COREX_POST_DATA_CONFIG,
	YUVSC_F_COREX_PRE_CONFIG_EN,
	YUVSC_F_COREX_POST_CONFIG_EN,
	YUVSC_F_COREX_TYPE_WRITE,
	YUVSC_F_COREX_TYPE_WRITE_TRIGGER,
	YUVSC_F_COREX_TYPE_READ,
	YUVSC_F_COREX_TYPE_READ_OFFSET,
	YUVSC_F_COREX_INT,
	YUVSC_F_COREX_INT_STATUS,
	YUVSC_F_COREX_INT_CLEAR,
	YUVSC_F_COREX_INT_ENABLE,
	YUVSC_F_INT_REQ_INT0,
	YUVSC_F_INT_REQ_INT0_ENABLE,
	YUVSC_F_INT_REQ_INT0_STATUS,
	YUVSC_F_INT_REQ_INT0_CLEAR,
	YUVSC_F_INT_REQ_INT1,
	YUVSC_F_INT_REQ_INT1_ENABLE,
	YUVSC_F_INT_REQ_INT1_STATUS,
	YUVSC_F_INT_REQ_INT1_CLEAR,
	YUVSC_F_INT_HIST_CURINT0,
	YUVSC_F_INT_HIST_CURINT0_ENABLE,
	YUVSC_F_INT_HIST_CURINT0_STATUS,
	YUVSC_F_INT_HIST_CURINT1,
	YUVSC_F_INT_HIST_CURINT1_ENABLE,
	YUVSC_F_INT_HIST_CURINT1_STATUS,
	YUVSC_F_INT_HIST_00_FRAME_ID,
	YUVSC_F_INT_HIST_00_INT0,
	YUVSC_F_INT_HIST_00_INT1,
	YUVSC_F_INT_HIST_01_FRAME_ID,
	YUVSC_F_INT_HIST_01_INT0,
	YUVSC_F_INT_HIST_01_INT1,
	YUVSC_F_INT_HIST_02_FRAME_ID,
	YUVSC_F_INT_HIST_02_INT0,
	YUVSC_F_INT_HIST_02_INT1,
	YUVSC_F_INT_HIST_03_FRAME_ID,
	YUVSC_F_INT_HIST_03_INT0,
	YUVSC_F_INT_HIST_03_INT1,
	YUVSC_F_INT_HIST_04_FRAME_ID,
	YUVSC_F_INT_HIST_04_INT0,
	YUVSC_F_INT_HIST_04_INT1,
	YUVSC_F_INT_HIST_05_FRAME_ID,
	YUVSC_F_INT_HIST_05_INT0,
	YUVSC_F_INT_HIST_05_INT1,
	YUVSC_F_INT_HIST_06_FRAME_ID,
	YUVSC_F_INT_HIST_06_INT0,
	YUVSC_F_INT_HIST_06_INT1,
	YUVSC_F_INT_HIST_07_FRAME_ID,
	YUVSC_F_INT_HIST_07_INT0,
	YUVSC_F_INT_HIST_07_INT1,
	YUVSC_F_SECU_CTRL_SEQID,
	YUVSC_F_SECU_CTRL_TZINFO_SEQID_0,
	YUVSC_F_SECU_CTRL_TZINFO_SEQID_1,
	YUVSC_F_SECU_CTRL_TZINFO_SEQID_2,
	YUVSC_F_SECU_CTRL_TZINFO_SEQID_3,
	YUVSC_F_SECU_CTRL_TZINFO_SEQID_4,
	YUVSC_F_SECU_CTRL_TZINFO_SEQID_5,
	YUVSC_F_SECU_CTRL_TZINFO_SEQID_6,
	YUVSC_F_SECU_CTRL_TZINFO_SEQID_7,
	YUVSC_F_SECU_OTF_SEQ_ID_PROT_ENABLE,
	YUVSC_F_PERF_MONITOR_ENABLE,
	YUVSC_F_PERF_MONITOR_CLEAR,
	YUVSC_F_PERF_MONITOR_INT_USER_SEL,
	YUVSC_F_PERF_MONITOR_INT_START,
	YUVSC_F_PERF_MONITOR_INT_END,
	YUVSC_F_PERF_MONITOR_INT_USER,
	YUVSC_F_PERF_MONITOR_PROCESS_PRE_CONFIG,
	YUVSC_F_PERF_MONITOR_PROCESS_FRAME,
	YUVSC_F_IP_MICRO,
	YUVSC_F_IP_MINOR,
	YUVSC_F_IP_MAJOR,
	YUVSC_F_CTRL_MICRO,
	YUVSC_F_CTRL_MINOR,
	YUVSC_F_CTRL_MAJOR,
	YUVSC_F_QCH_STATUS,
	YUVSC_F_IDLENESS_STATUS,
	YUVSC_F_CHAIN_IDLENESS_STATUS,
	YUVSC_F_IP_BUSY_MONITOR_0,
	YUVSC_F_IP_BUSY_MONITOR_1,
	YUVSC_F_IP_BUSY_MONITOR_2,
	YUVSC_F_IP_BUSY_MONITOR_3,
	YUVSC_F_IP_STALL_OUT_STATUS_0,
	YUVSC_F_IP_STALL_OUT_STATUS_1,
	YUVSC_F_IP_STALL_OUT_STATUS_2,
	YUVSC_F_IP_STALL_OUT_STATUS_3,
	YUVSC_F_STOPEN_CRC_STOP_VALID_COUNT,
	YUVSC_F_SFR_ACCESS_LOG_ENABLE,
	YUVSC_F_SFR_ACCESS_LOG_CLEAR,
	YUVSC_F_SFR_ACCESS_LOG_0_ADJUST_RANGE,
	YUVSC_F_SFR_ACCESS_LOG_0,
	YUVSC_F_SFR_ACCESS_LOG_0_ADDRESS,
	YUVSC_F_SFR_ACCESS_LOG_1_ADJUST_RANGE,
	YUVSC_F_SFR_ACCESS_LOG_1,
	YUVSC_F_SFR_ACCESS_LOG_1_ADDRESS,
	YUVSC_F_SFR_ACCESS_LOG_2_ADJUST_RANGE,
	YUVSC_F_SFR_ACCESS_LOG_2,
	YUVSC_F_SFR_ACCESS_LOG_2_ADDRESS,
	YUVSC_F_SFR_ACCESS_LOG_3_ADJUST_RANGE,
	YUVSC_F_SFR_ACCESS_LOG_3,
	YUVSC_F_SFR_ACCESS_LOG_3_ADDRESS,
	YUVSC_F_IP_ROL_RESET,
	YUVSC_F_IP_ROL_MODE,
	YUVSC_F_IP_ROL_SELECT,
	YUVSC_F_IP_INT_SRC_SEL,
	YUVSC_F_IP_INT_COL_EN,
	YUVSC_F_IP_INT_ROW_EN,
	YUVSC_F_IP_INT_COL_POS,
	YUVSC_F_IP_INT_ROW_POS,
	YUVSC_F_FREEZE_FOR_DEBUG,
	YUVSC_F_FREEZE_BY_SFR_ENABLE,
	YUVSC_F_FREEZE_BY_INT1_ENABLE,
	YUVSC_F_FREEZE_BY_INT0_ENABLE,
	YUVSC_F_FREEZE_SRC_SEL,
	YUVSC_F_FREEZE_EN,
	YUVSC_F_FREEZE_COL_POS,
	YUVSC_F_FREEZE_ROW_POS,
	YUVSC_F_FREEZE_CORRUPTED_ENABLE,
	YUVSC_F_RGB_CINFIFO_ENABLE,
	YUVSC_F_RGB_CINFIFO_STALL_BEFORE_FRAME_START_EN,
	YUVSC_F_RGB_CINFIFO_AUTO_RECOVERY_EN,
	YUVSC_F_RGB_CINFIFO_ROL_EN,
	YUVSC_F_RGB_CINFIFO_ROL_RESET_ON_FRAME_START,
	YUVSC_F_RGB_CINFIFO_DEBUG_EN,
	YUVSC_F_RGB_CINFIFO_STRGEN_MODE_EN,
	YUVSC_F_RGB_CINFIFO_STRGEN_MODE_DATA_TYPE,
	YUVSC_F_RGB_CINFIFO_STRGEN_MODE_DATA,
	YUVSC_F_RGB_CINFIFO_STALL_THROTTLE_EN,
	YUVSC_F_RGB_CINFIFO_INTERVAL_VBLANK,
	YUVSC_F_RGB_CINFIFO_INTERVAL_HBLANK,
	YUVSC_F_RGB_CINFIFO_INTERVAL_PIXEL,
	YUVSC_F_RGB_CINFIFO_OP_STATE_MONITOR,
	YUVSC_F_RGB_CINFIFO_ERROR_STATE_MONITOR,
	YUVSC_F_RGB_CINFIFO_COL_CNT,
	YUVSC_F_RGB_CINFIFO_ROW_CNT,
	YUVSC_F_RGB_CINFIFO_STALL_CNT,
	YUVSC_F_RGB_CINFIFO_FIFO_FULLNESS,
	YUVSC_F_RGB_CINFIFO_INT,
	YUVSC_F_RGB_CINFIFO_INT_ENABLE,
	YUVSC_F_RGB_CINFIFO_INT_STATUS,
	YUVSC_F_RGB_CINFIFO_INT_CLEAR,
	YUVSC_F_RGB_CINFIFO_CORRUPTED_COND_ENABLE,
	YUVSC_F_RGB_CINFIFO_ROL_SELECT,
	YUVSC_F_CINFIFO_INTERVAL_VBLANK_AR,
	YUVSC_F_CINFIFO_INTERVAL_HBLANK_AR,
	YUVSC_F_RGB_CINFIFO_CRC_SEED,
	YUVSC_F_RGB_CINFIFO_CRC_RESULT,
	YUVSC_F_YUV_COUTFIFO_ENABLE,
	YUVSC_F_YUV_COUTFIFO_VVALID_RISE_AT_FIRST_DATA_EN,
	YUVSC_F_YUV_COUTFIFO_AUTO_RECOVERY_EN,
	YUVSC_F_YUV_COUTFIFO_ROL_EN,
	YUVSC_F_YUV_COUTFIFO_ROL_RESET_ON_FRAME_START,
	YUVSC_F_YUV_COUTFIFO_DEBUG_EN,
	YUVSC_F_YUV_COUTFIFO_BACK_STALL_EN,
	YUVSC_F_YUV_COUTFIFO_STALL_THROTTLE_EN,
	YUVSC_F_YUV_COUTFIFO_INTERVAL_VBLANK,
	YUVSC_F_YUV_COUTFIFO_INTERVAL_HBLANK,
	YUVSC_F_YUV_COUTFIFO_INTERVAL_PIXEL,
	YUVSC_F_YUV_COUTFIFO_OP_STATE_MONITOR,
	YUVSC_F_YUV_COUTFIFO_ERROR_STATE_MONITOR,
	YUVSC_F_YUV_COUTFIFO_COL_CNT,
	YUVSC_F_YUV_COUTFIFO_ROW_CNT,
	YUVSC_F_YUV_COUTFIFO_STALL_CNT,
	YUVSC_F_YUV_COUTFIFO_FIFO_FULLNESS,
	YUVSC_F_YUV_COUTFIFO_VVALID_RISE_MODE,
	YUVSC_F_YUV_COUTFIFO_INT,
	YUVSC_F_YUV_COUTFIFO_INT_ENABLE,
	YUVSC_F_YUV_COUTFIFO_INT_STATUS,
	YUVSC_F_YUV_COUTFIFO_INT_CLEAR,
	YUVSC_F_YUV_COUTFIFO_CORRUPTED_COND_ENABLE,
	YUVSC_F_YUV_COUTFIFO_ROL_SELECT,
	YUVSC_F_YUV_COUTFIFO_CRC_SEED,
	YUVSC_F_YUV_COUTFIFO_CRC_RESULT,
	YUVSC_F_STAT_RDMACL_EN,
	YUVSC_F_STAT_RDMACL_CLK_ALWAYS_ON_EN,
	YUVSC_F_STAT_RDMACL_DATA_FORMAT_BAYER,
	YUVSC_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN,
	YUVSC_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN_UNSIGN,
	YUVSC_F_STAT_RDMACL_WIDTH,
	YUVSC_F_STAT_RDMACL_HEIGHT,
	YUVSC_F_STAT_RDMACL_IMG_STRIDE_1P,
	YUVSC_F_STAT_RDMACL_MAX_MO,
	YUVSC_F_STAT_RDMACL_QURGENT_MO,
	YUVSC_F_STAT_RDMACL_LINEGAP,
	YUVSC_F_STAT_RDMACL_BUSINFO,
	YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0,
	YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1,
	YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2,
	YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3,
	YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4,
	YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5,
	YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6,
	YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7,
	YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	YUVSC_F_STAT_RDMACL_IMG_CRC_1P,
	YUVSC_F_STAT_RDMACL_MON_STATUS0,
	YUVSC_F_STAT_RDMACL_MON_STATUS1,
	YUVSC_F_STAT_RDMACL_MON_STATUS2,
	YUVSC_F_STAT_RDMACL_MON_STATUS3,
	YUVSC_F_STAT_RDMACL_DMA_DEBUG_ENABLE,
	YUVSC_F_LIC_LITE_OVERLAP_CTRL_FIFO_EN,
	YUVSC_F_LIC_LITE_OVERLAP_CTRL_ALLOW_STALL,
	YUVSC_F_LIC_LITE_STALL_THR_EN,
	YUVSC_F_LIC_LITE_HBLANK_CTRL_EN,
	YUVSC_F_LIC_LITE_HBLANK,
	YUVSC_F_LIC_LITE_OVERLAP_CTRL_CTXT_FIFO_STATUS,
	YUVSC_F_LIC_LITE_OVERLAP_CTRL_DATA_FIFO_STATUS,
	YUVSC_F_LIC_LITE_STALL_THR_CTXT_FIFO_STATUS,
	YUVSC_F_LIC_LITE_STALL_THR_DATA_FIFO_STATUS,
	YUVSC_F_LIC_LITE_OVERLAP_CTRL_CTXT_FIFO_WR_CNT,
	YUVSC_F_LIC_LITE_OVERLAP_CTRL_CTXT_FIFO_RD_CNT,
	YUVSC_F_LIC_LITE_OVERLAP_CTRL_DATA_FIFO_WR_CNT,
	YUVSC_F_LIC_LITE_OVERLAP_CTRL_DATA_FIFO_RD_CNT,
	YUVSC_F_LIC_LITE_STALL_THR_CTXT_FIFO_WR_CNT,
	YUVSC_F_LIC_LITE_STALL_THR_CTXT_FIFO_RD_CNT,
	YUVSC_F_LIC_LITE_STALL_THR_DATA_FIFO_WR_CNT,
	YUVSC_F_LIC_LITE_STALL_THR_DATA_FIFO_RD_CNT,
	YUVSC_F_RGB_CCM33_BYPASS,
	YUVSC_F_RGB_CCM33_RED_ACC_SHIFT_OUTER,
	YUVSC_F_RGB_CCM33_GREEN_ACC_SHIFT_OUTER,
	YUVSC_F_RGB_CCM33_BLUE_ACC_SHIFT_OUTER,
	YUVSC_F_RGB_CCM33_SIMPLECCM_0_0,
	YUVSC_F_RGB_CCM33_SIMPLECCM_0_1,
	YUVSC_F_RGB_CCM33_SIMPLECCM_0_2,
	YUVSC_F_RGB_CCM33_SIMPLECCM_1_0,
	YUVSC_F_RGB_CCM33_SIMPLECCM_1_1,
	YUVSC_F_RGB_CCM33_SIMPLECCM_1_2,
	YUVSC_F_RGB_CCM33_SIMPLECCM_2_0,
	YUVSC_F_RGB_CCM33_SIMPLECCM_2_1,
	YUVSC_F_RGB_CCM33_SIMPLECCM_2_2,
	YUVSC_F_RGB_CCM33_CRC_SEED,
	YUVSC_F_RGB_CCM33_CRC_RESULT,
	YUVSC_F_RGB_RGBTOYUV_BYPASS,
	YUVSC_F_RGB_RGBTOYUV_COEFF_0_0,
	YUVSC_F_RGB_RGBTOYUV_COEFF_0_1,
	YUVSC_F_RGB_RGBTOYUV_COEFF_0_2,
	YUVSC_F_RGB_RGBTOYUV_COEFF_1_0,
	YUVSC_F_RGB_RGBTOYUV_COEFF_1_1,
	YUVSC_F_RGB_RGBTOYUV_COEFF_1_2,
	YUVSC_F_RGB_RGBTOYUV_COEFF_2_0,
	YUVSC_F_RGB_RGBTOYUV_COEFF_2_1,
	YUVSC_F_RGB_RGBTOYUV_COEFF_2_2,
	YUVSC_F_RGB_RGBTOYUV_LIMITS_0_0,
	YUVSC_F_RGB_RGBTOYUV_LIMITS_0_1,
	YUVSC_F_RGB_RGBTOYUV_LIMITS_1_0,
	YUVSC_F_RGB_RGBTOYUV_LIMITS_1_1,
	YUVSC_F_RGB_RGBTOYUV_LIMITS_2_0,
	YUVSC_F_RGB_RGBTOYUV_LIMITS_2_1,
	YUVSC_F_RGB_RGBTOYUV_LSHIFT,
	YUVSC_F_RGB_RGBTOYUV_OFFSET_0_0,
	YUVSC_F_RGB_RGBTOYUV_OFFSET_0_1,
	YUVSC_F_RGB_RGBTOYUV_OFFSET_0_2,
	YUVSC_F_RGB_RGBTOYUV_BPEDESTALGAIN_EN,
	YUVSC_F_RGB_RGBTOYUV_IPEDESTALGAIN,
	YUVSC_F_RGB_RGBTOYUV_IPEDESTALGAINRSHIFT,
	YUVSC_F_RGB_RGBTOYUV_CRC_SEED,
	YUVSC_F_RGB_RGBTOYUV_CRC_RESULT,
	YUVSC_F_YUV_YUV444TO422_BYPASS,
	YUVSC_F_YUV_YUV444TO422_MCOEFFS_0_0,
	YUVSC_F_YUV_YUV444TO422_MCOEFFS_0_1,
	YUVSC_F_YUV_YUV444TO422_MCOEFFS_0_2,
	YUVSC_F_YUV_YUV444TO422_MCOEFFS_0_3,
	YUVSC_F_YUV_YUV444TO422_MCOEFFS_0_4,
	YUVSC_F_YUV_YUV444TO422_CRC_SEED,
	YUVSC_F_YUV_YUV444TO422_CRC_RESULT,
	YUVSC_F_YUV_SCALER_BYPASS,
	YUVSC_F_YUV_SCALER_ROUND_MODE,
	YUVSC_F_YUV_SCALER_H_INIT_PHASE_OFFSET,
	YUVSC_F_YUV_SCALER_V_INIT_PHASE_OFFSET,
	YUVSC_F_YUV_SCALER_DST_VSIZE,
	YUVSC_F_YUV_SCALER_DST_HSIZE,
	YUVSC_F_YUV_SCALER_H_RATIO,
	YUVSC_F_YUV_SCALER_V_RATIO,
	YUVSC_F_YUV_SCALER_V_COEFF_0_0,
	YUVSC_F_YUV_SCALER_V_COEFF_0_1,
	YUVSC_F_YUV_SCALER_V_COEFF_0_2,
	YUVSC_F_YUV_SCALER_V_COEFF_0_3,
	YUVSC_F_YUV_SCALER_V_COEFF_1_0,
	YUVSC_F_YUV_SCALER_V_COEFF_1_1,
	YUVSC_F_YUV_SCALER_V_COEFF_1_2,
	YUVSC_F_YUV_SCALER_V_COEFF_1_3,
	YUVSC_F_YUV_SCALER_V_COEFF_2_0,
	YUVSC_F_YUV_SCALER_V_COEFF_2_1,
	YUVSC_F_YUV_SCALER_V_COEFF_2_2,
	YUVSC_F_YUV_SCALER_V_COEFF_2_3,
	YUVSC_F_YUV_SCALER_V_COEFF_3_0,
	YUVSC_F_YUV_SCALER_V_COEFF_3_1,
	YUVSC_F_YUV_SCALER_V_COEFF_3_2,
	YUVSC_F_YUV_SCALER_V_COEFF_3_3,
	YUVSC_F_YUV_SCALER_V_COEFF_4_0,
	YUVSC_F_YUV_SCALER_V_COEFF_4_1,
	YUVSC_F_YUV_SCALER_V_COEFF_4_2,
	YUVSC_F_YUV_SCALER_V_COEFF_4_3,
	YUVSC_F_YUV_SCALER_V_COEFF_5_0,
	YUVSC_F_YUV_SCALER_V_COEFF_5_1,
	YUVSC_F_YUV_SCALER_V_COEFF_5_2,
	YUVSC_F_YUV_SCALER_V_COEFF_5_3,
	YUVSC_F_YUV_SCALER_V_COEFF_6_0,
	YUVSC_F_YUV_SCALER_V_COEFF_6_1,
	YUVSC_F_YUV_SCALER_V_COEFF_6_2,
	YUVSC_F_YUV_SCALER_V_COEFF_6_3,
	YUVSC_F_YUV_SCALER_V_COEFF_7_0,
	YUVSC_F_YUV_SCALER_V_COEFF_7_1,
	YUVSC_F_YUV_SCALER_V_COEFF_7_2,
	YUVSC_F_YUV_SCALER_V_COEFF_7_3,
	YUVSC_F_YUV_SCALER_V_COEFF_8_0,
	YUVSC_F_YUV_SCALER_V_COEFF_8_1,
	YUVSC_F_YUV_SCALER_V_COEFF_8_2,
	YUVSC_F_YUV_SCALER_V_COEFF_8_3,
	YUVSC_F_YUV_SCALER_H_COEFF_0_0,
	YUVSC_F_YUV_SCALER_H_COEFF_0_1,
	YUVSC_F_YUV_SCALER_H_COEFF_0_2,
	YUVSC_F_YUV_SCALER_H_COEFF_0_3,
	YUVSC_F_YUV_SCALER_H_COEFF_0_4,
	YUVSC_F_YUV_SCALER_H_COEFF_0_5,
	YUVSC_F_YUV_SCALER_H_COEFF_0_6,
	YUVSC_F_YUV_SCALER_H_COEFF_0_7,
	YUVSC_F_YUV_SCALER_H_COEFF_1_0,
	YUVSC_F_YUV_SCALER_H_COEFF_1_1,
	YUVSC_F_YUV_SCALER_H_COEFF_1_2,
	YUVSC_F_YUV_SCALER_H_COEFF_1_3,
	YUVSC_F_YUV_SCALER_H_COEFF_1_4,
	YUVSC_F_YUV_SCALER_H_COEFF_1_5,
	YUVSC_F_YUV_SCALER_H_COEFF_1_6,
	YUVSC_F_YUV_SCALER_H_COEFF_1_7,
	YUVSC_F_YUV_SCALER_H_COEFF_2_0,
	YUVSC_F_YUV_SCALER_H_COEFF_2_1,
	YUVSC_F_YUV_SCALER_H_COEFF_2_2,
	YUVSC_F_YUV_SCALER_H_COEFF_2_3,
	YUVSC_F_YUV_SCALER_H_COEFF_2_4,
	YUVSC_F_YUV_SCALER_H_COEFF_2_5,
	YUVSC_F_YUV_SCALER_H_COEFF_2_6,
	YUVSC_F_YUV_SCALER_H_COEFF_2_7,
	YUVSC_F_YUV_SCALER_H_COEFF_3_0,
	YUVSC_F_YUV_SCALER_H_COEFF_3_1,
	YUVSC_F_YUV_SCALER_H_COEFF_3_2,
	YUVSC_F_YUV_SCALER_H_COEFF_3_3,
	YUVSC_F_YUV_SCALER_H_COEFF_3_4,
	YUVSC_F_YUV_SCALER_H_COEFF_3_5,
	YUVSC_F_YUV_SCALER_H_COEFF_3_6,
	YUVSC_F_YUV_SCALER_H_COEFF_3_7,
	YUVSC_F_YUV_SCALER_H_COEFF_4_0,
	YUVSC_F_YUV_SCALER_H_COEFF_4_1,
	YUVSC_F_YUV_SCALER_H_COEFF_4_2,
	YUVSC_F_YUV_SCALER_H_COEFF_4_3,
	YUVSC_F_YUV_SCALER_H_COEFF_4_4,
	YUVSC_F_YUV_SCALER_H_COEFF_4_5,
	YUVSC_F_YUV_SCALER_H_COEFF_4_6,
	YUVSC_F_YUV_SCALER_H_COEFF_4_7,
	YUVSC_F_YUV_SCALER_H_COEFF_5_0,
	YUVSC_F_YUV_SCALER_H_COEFF_5_1,
	YUVSC_F_YUV_SCALER_H_COEFF_5_2,
	YUVSC_F_YUV_SCALER_H_COEFF_5_3,
	YUVSC_F_YUV_SCALER_H_COEFF_5_4,
	YUVSC_F_YUV_SCALER_H_COEFF_5_5,
	YUVSC_F_YUV_SCALER_H_COEFF_5_6,
	YUVSC_F_YUV_SCALER_H_COEFF_5_7,
	YUVSC_F_YUV_SCALER_H_COEFF_6_0,
	YUVSC_F_YUV_SCALER_H_COEFF_6_1,
	YUVSC_F_YUV_SCALER_H_COEFF_6_2,
	YUVSC_F_YUV_SCALER_H_COEFF_6_3,
	YUVSC_F_YUV_SCALER_H_COEFF_6_4,
	YUVSC_F_YUV_SCALER_H_COEFF_6_5,
	YUVSC_F_YUV_SCALER_H_COEFF_6_6,
	YUVSC_F_YUV_SCALER_H_COEFF_6_7,
	YUVSC_F_YUV_SCALER_H_COEFF_7_0,
	YUVSC_F_YUV_SCALER_H_COEFF_7_1,
	YUVSC_F_YUV_SCALER_H_COEFF_7_2,
	YUVSC_F_YUV_SCALER_H_COEFF_7_3,
	YUVSC_F_YUV_SCALER_H_COEFF_7_4,
	YUVSC_F_YUV_SCALER_H_COEFF_7_5,
	YUVSC_F_YUV_SCALER_H_COEFF_7_6,
	YUVSC_F_YUV_SCALER_H_COEFF_7_7,
	YUVSC_F_YUV_SCALER_H_COEFF_8_0,
	YUVSC_F_YUV_SCALER_H_COEFF_8_1,
	YUVSC_F_YUV_SCALER_H_COEFF_8_2,
	YUVSC_F_YUV_SCALER_H_COEFF_8_3,
	YUVSC_F_YUV_SCALER_H_COEFF_8_4,
	YUVSC_F_YUV_SCALER_H_COEFF_8_5,
	YUVSC_F_YUV_SCALER_H_COEFF_8_6,
	YUVSC_F_YUV_SCALER_H_COEFF_8_7,
	YUVSC_F_YUV_SCALER_CRC_SEED,
	YUVSC_F_YUV_SCALER_CRC_RESULT,
	YUVSC_F_RGB_GAMMA_BYPASS,
	YUVSC_F_RGB_GAMMA_PEDESTAL_EN,
	YUVSC_F_RGB_GAMMA_PEDESTAL_IN,
	YUVSC_F_RGB_GAMMA_PEDESTAL_OUT,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_0,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_1,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_2,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_3,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_4,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_5,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_6,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_7,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_8,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_9,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_10,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_11,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_12,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_13,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_14,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_15,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_16,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_17,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_18,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_19,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_20,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_21,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_22,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_23,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_24,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_25,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_26,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_27,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_28,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_29,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_30,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_31,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_32,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_33,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_34,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_35,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_36,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_37,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_38,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_39,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_40,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_41,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_42,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_43,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_44,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_45,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_46,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_47,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_48,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_49,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_50,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_51,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_52,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_53,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_54,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_55,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_56,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_57,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_58,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_59,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_60,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_61,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_62,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_63,
	YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_64,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_0,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_1,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_2,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_3,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_4,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_5,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_6,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_7,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_8,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_9,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_10,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_11,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_12,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_13,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_14,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_15,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_16,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_17,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_18,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_19,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_20,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_21,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_22,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_23,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_24,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_25,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_26,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_27,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_28,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_29,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_30,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_31,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_32,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_33,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_34,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_35,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_36,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_37,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_38,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_39,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_40,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_41,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_42,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_43,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_44,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_45,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_46,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_47,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_48,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_49,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_50,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_51,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_52,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_53,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_54,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_55,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_56,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_57,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_58,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_59,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_60,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_61,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_62,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_63,
	YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_64,
	YUVSC_F_RGB_GAMMA_R_DELTA_SIGN,
	YUVSC_F_RGB_GAMMA_CRC_SEED,
	YUVSC_F_RGB_GAMMA_CRC_RESULT,
	YUVSC_F_YUV_CROP_BYPASS,
	YUVSC_F_YUV_CROP_START_X,
	YUVSC_F_YUV_CROP_START_Y,
	YUVSC_F_YUV_CROP_SIZE_X,
	YUVSC_F_YUV_CROP_SIZE_Y,
	YUVSC_F_YUV_CROP_CRC_SEED,
	YUVSC_F_YUV_CROP_CRC_RESULT,
	YUVSC_REG_FIELD_CNT
};

struct pmio_field_desc yuvsc_field_descs[] = {
	[YUVSC_F_CMDQ_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_ENABLE, 0, 0),
	[YUVSC_F_CMDQ_STOP_CRPT_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_STOP_CRPT_ENABLE, 0, 0),
	[YUVSC_F_SW_RESET] = PMIO_FIELD_DESC(YUVSC_R_SW_RESET, 0, 0),
	[YUVSC_F_SW_CORE_RESET] = PMIO_FIELD_DESC(YUVSC_R_SW_CORE_RESET, 0, 0),
	[YUVSC_F_SW_APB_RESET] = PMIO_FIELD_DESC(YUVSC_R_SW_APB_RESET, 0, 0),
	[YUVSC_F_TRANS_STOP_REQ] = PMIO_FIELD_DESC(YUVSC_R_TRANS_STOP_REQ, 0, 0),
	[YUVSC_F_TRANS_STOP_REQ_RDY] = PMIO_FIELD_DESC(YUVSC_R_TRANS_STOP_REQ_RDY, 0, 0),
	[YUVSC_F_IP_CLOCK_DOWN_MODE] = PMIO_FIELD_DESC(YUVSC_R_IP_CLOCK_DOWN_MODE, 0, 0),
	[YUVSC_F_IP_PROCESSING] = PMIO_FIELD_DESC(YUVSC_R_IP_PROCESSING, 0, 0),
	[YUVSC_F_FORCE_INTERNAL_CLOCK] = PMIO_FIELD_DESC(YUVSC_R_FORCE_INTERNAL_CLOCK, 0, 0),
	[YUVSC_F_DEBUG_CLOCK_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_DEBUG_CLOCK_ENABLE, 0, 0),
	[YUVSC_F_IP_POST_FRAME_GAP] = PMIO_FIELD_DESC(YUVSC_R_IP_POST_FRAME_GAP, 0, 31),
	[YUVSC_F_IP_DRCG_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_IP_DRCG_ENABLE, 0, 0),
	[YUVSC_F_AUTO_IGNORE_INTERRUPT_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_AUTO_IGNORE_INTERRUPT_ENABLE, 0, 0),
	[YUVSC_F_AUTO_IGNORE_PREADY_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_AUTO_IGNORE_PREADY_ENABLE, 0, 0),
	[YUVSC_F_IP_USE_SW_FINISH_COND] = PMIO_FIELD_DESC(YUVSC_R_IP_USE_SW_FINISH_COND, 0, 0),
	[YUVSC_F_SW_FINISH_COND_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_SW_FINISH_COND_ENABLE, 0, 3),
	[YUVSC_F_IP_CORRUPTED_COND_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_IP_CORRUPTED_COND_ENABLE, 0, 17),
	[YUVSC_F_IP_USE_OTF_IN_FOR_PATH_0] = PMIO_FIELD_DESC(YUVSC_R_IP_USE_OTF_PATH_01, 0, 0),
	[YUVSC_F_IP_USE_OTF_IN_FOR_PATH_1] = PMIO_FIELD_DESC(YUVSC_R_IP_USE_OTF_PATH_01, 8, 8),
	[YUVSC_F_IP_USE_OTF_OUT_FOR_PATH_0] = PMIO_FIELD_DESC(YUVSC_R_IP_USE_OTF_PATH_01, 16, 16),
	[YUVSC_F_IP_USE_OTF_OUT_FOR_PATH_1] = PMIO_FIELD_DESC(YUVSC_R_IP_USE_OTF_PATH_01, 24, 24),
	[YUVSC_F_IP_USE_CINFIFO_NEW_FRAME_IN] = PMIO_FIELD_DESC(YUVSC_R_IP_USE_CINFIFO_NEW_FRAME_IN, 0, 0),
	[YUVSC_F_CHAIN_SRC_IMG_HEIGHT] = PMIO_FIELD_DESC(YUVSC_R_CHAIN_SRC_IMG_SIZE, 0, 15),
	[YUVSC_F_CHAIN_SRC_IMG_WIDTH] = PMIO_FIELD_DESC(YUVSC_R_CHAIN_SRC_IMG_SIZE, 16, 31),
	[YUVSC_F_CHAIN_SCALED_IMG_HEIGHT] = PMIO_FIELD_DESC(YUVSC_R_CHAIN_SCALED_IMG_SIZE, 0, 15),
	[YUVSC_F_CHAIN_SCALED_IMG_WIDTH] = PMIO_FIELD_DESC(YUVSC_R_CHAIN_SCALED_IMG_SIZE, 16, 31),
	[YUVSC_F_CHAIN_DST_IMG_HEIGHT] = PMIO_FIELD_DESC(YUVSC_R_CHAIN_DST_IMG_SIZE, 0, 15),
	[YUVSC_F_CHAIN_DST_IMG_WIDTH] = PMIO_FIELD_DESC(YUVSC_R_CHAIN_DST_IMG_SIZE, 16, 31),
	[YUVSC_F_CHAIN_LBCTRL_HBLANK] = PMIO_FIELD_DESC(YUVSC_R_CHAIN_LBCTRL_HBLANK, 0, 7),
	[YUVSC_F_CHAIN_LBCTRL_OFFSET_GRP0_C0] = PMIO_FIELD_DESC(YUVSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C0, 0, 15),
	[YUVSC_F_CHAIN_LBCTRL_OFFSET_GRP0_C1] = PMIO_FIELD_DESC(YUVSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C1, 0, 15),
	[YUVSC_F_CHAIN_LBCTRL_OFFSET_GRP0_C2] = PMIO_FIELD_DESC(YUVSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C2, 0, 15),
	[YUVSC_F_CHAIN_LBCTRL_OFFSET_GRP0_C3] = PMIO_FIELD_DESC(YUVSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C3, 0, 15),
	[YUVSC_F_CHAIN_DEBUG_CNT_SEL] = PMIO_FIELD_DESC(YUVSC_R_CHAIN_DEBUG_CNT_SEL, 0, 7),
	[YUVSC_F_CHAIN_DEBUG_ROW_CNT] = PMIO_FIELD_DESC(YUVSC_R_CHAIN_DEBUG_CNT_VAL, 0, 15),
	[YUVSC_F_CHAIN_DEBUG_COL_CNT] = PMIO_FIELD_DESC(YUVSC_R_CHAIN_DEBUG_CNT_VAL, 16, 31),
	[YUVSC_F_CMDQ_QUE_CMD_BASE_ADDR] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_QUE_CMD_H, 0, 31),
	[YUVSC_F_CMDQ_QUE_CMD_HEADER_NUM] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_QUE_CMD_M, 0, 11),
	[YUVSC_F_CMDQ_QUE_CMD_SETTING_MODE] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_QUE_CMD_M, 12, 13),
	[YUVSC_F_CMDQ_QUE_CMD_HOLD_MODE] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_QUE_CMD_M, 14, 15),
	[YUVSC_F_CMDQ_QUE_CMD_FRAME_ID] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_QUE_CMD_M, 16, 31),
	[YUVSC_F_CMDQ_QUE_CMD_INT_GROUP_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_QUE_CMD_L, 0, 7),
	[YUVSC_F_CMDQ_QUE_CMD_FRO_INDEX] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_QUE_CMD_L, 8, 11),
	[YUVSC_F_CMDQ_ADD_TO_QUEUE_0] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_ADD_TO_QUEUE_0, 0, 0),
	[YUVSC_F_CMDQ_QUE_CMD_BASE_ADDR_NFI1] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_QUE_CMD_H_NFI1, 0, 31),
	[YUVSC_F_CMDQ_QUE_CMD_HEADER_NUM_NFI1] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_QUE_CMD_M_NFI1, 0, 11),
	[YUVSC_F_CMDQ_NFI_EN] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_NFI_EN, 0, 0),
	[YUVSC_F_CMDQ_POP_LOCK] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_LOCK, 0, 0),
	[YUVSC_F_CMDQ_RELOAD_LOCK] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_LOCK, 8, 8),
	[YUVSC_F_CMDQ_CTRL_SETSEL_EN] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_CTRL_SETSEL_EN, 0, 0),
	[YUVSC_F_CMDQ_SETSEL] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_SETSEL, 0, 0),
	[YUVSC_F_CMDQ_FLUSH_QUEUE_0] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_FLUSH_QUEUE_0, 0, 0),
	[YUVSC_F_CMDQ_SWAP_QUEUE_0_TRIG] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_SWAP_QUEUE_0, 0, 0),
	[YUVSC_F_CMDQ_SWAP_QUEUE_0_POS_A] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_SWAP_QUEUE_0, 8, 11),
	[YUVSC_F_CMDQ_SWAP_QUEUE_0_POS_B] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_SWAP_QUEUE_0, 16, 19),
	[YUVSC_F_CMDQ_ROTATE_QUEUE_0_TRIG] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_ROTATE_QUEUE_0, 0, 0),
	[YUVSC_F_CMDQ_ROTATE_QUEUE_0_POS_S] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_ROTATE_QUEUE_0, 8, 11),
	[YUVSC_F_CMDQ_ROTATE_QUEUE_0_POS_E] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_ROTATE_QUEUE_0, 16, 19),
	[YUVSC_F_CMDQ_HM_QUEUE_0_TRIG] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_HOLD_MARK_QUEUE_0, 0, 0),
	[YUVSC_F_CMDQ_HM_QUEUE_0] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_HOLD_MARK_QUEUE_0, 8, 9),
	[YUVSC_F_CMDQ_HM_FRAME_ID_QUEUE_0] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_HOLD_MARK_QUEUE_0, 16, 31),
	[YUVSC_F_CMDQ_CHARGED_FRAME_ID] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_DEBUG_STATUS_PRE_LOAD, 0, 15),
	[YUVSC_F_CMDQ_CHARGED_FOR_NEXT_FRAME] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_DEBUG_STATUS_PRE_LOAD, 16, 16),
	[YUVSC_F_CMDQ_VHD_VBLANK_QRUN_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_VHD_CONTROL, 0, 0),
	[YUVSC_F_CMDQ_VHD_STALL_ON_QSTOP_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_VHD_CONTROL, 24, 24),
	[YUVSC_F_CMDQ_FRAME_COUNTER_INC_TYPE] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_FRAME_COUNTER_INC_TYPE, 0, 0),
	[YUVSC_F_CMDQ_FRAME_COUNTER_RESET] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_FRAME_COUNTER_RESET, 0, 0),
	[YUVSC_F_CMDQ_FRAME_COUNTER] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_FRAME_COUNTER, 0, 31),
	[YUVSC_F_CMDQ_PRE_FRAME_ID] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_FRAME_ID, 0, 15),
	[YUVSC_F_CMDQ_CURRENT_FRAME_ID] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_FRAME_ID, 16, 31),
	[YUVSC_F_CMDQ_QUEUE_0_FULLNESS] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_QUEUE_0_INFO, 0, 4),
	[YUVSC_F_CMDQ_QUEUE_0_WPTR] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_QUEUE_0_INFO, 8, 11),
	[YUVSC_F_CMDQ_QUEUE_0_RPTR] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_QUEUE_0_INFO, 16, 19),
	[YUVSC_F_CMDQ_QUEUE_0_RPTR_FOR_DEBUG] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG, 0, 3),
	[YUVSC_F_CMDQ_DEBUG_QUE_0_CMD_H] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_DEBUG_QUE_0_CMD_H, 0, 31),
	[YUVSC_F_CMDQ_DEBUG_QUE_0_CMD_M] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_DEBUG_QUE_0_CMD_M, 0, 31),
	[YUVSC_F_CMDQ_DEBUG_QUE_0_CMD_L] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_DEBUG_QUE_0_CMD_L, 0, 11),
	[YUVSC_F_CMDQ_DEBUG_PROCESS] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_DEBUG_STATUS, 0, 4),
	[YUVSC_F_CMDQ_DEBUG_HOLD] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_DEBUG_STATUS, 8, 9),
	[YUVSC_F_CMDQ_DEBUG_PERIOD] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_DEBUG_STATUS, 16, 18),
	[YUVSC_F_CMDQ_INT] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_INT, 0, 9),
	[YUVSC_F_CMDQ_INT_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_INT_ENABLE, 0, 9),
	[YUVSC_F_CMDQ_INT_STATUS] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_INT_STATUS, 0, 9),
	[YUVSC_F_CMDQ_INT_CLEAR] = PMIO_FIELD_DESC(YUVSC_R_CMDQ_INT_CLEAR, 0, 9),
	[YUVSC_F_C_LOADER_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_ENABLE, 0, 0),
	[YUVSC_F_C_LOADER_RESET] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_RESET, 0, 0),
	[YUVSC_F_C_LOADER_FAST_MODE] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_FAST_MODE, 0, 0),
	[YUVSC_F_C_LOADER_REMAP_TO_SHADOW_EN] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_EN, 0, 0),
	[YUVSC_F_C_LOADER_REMAP_TO_DIRECT_EN] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_EN, 8, 8),
	[YUVSC_F_C_LOADER_REMAP_SETSEL_EN] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_EN, 16, 16),
	[YUVSC_F_C_LOADER_ACCESS_INTERVAL] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_ACCESS_INTERVAL, 0, 3),
	[YUVSC_F_C_LOADER_REMAP_00_SETA_ADDR] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_00_ADDR, 0, 15),
	[YUVSC_F_C_LOADER_REMAP_00_SETB_ADDR] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_00_ADDR, 16, 31),
	[YUVSC_F_C_LOADER_REMAP_01_SETA_ADDR] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_01_ADDR, 0, 15),
	[YUVSC_F_C_LOADER_REMAP_01_SETB_ADDR] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_01_ADDR, 16, 31),
	[YUVSC_F_C_LOADER_REMAP_02_SETA_ADDR] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_02_ADDR, 0, 15),
	[YUVSC_F_C_LOADER_REMAP_02_SETB_ADDR] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_02_ADDR, 16, 31),
	[YUVSC_F_C_LOADER_REMAP_03_SETA_ADDR] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_03_ADDR, 0, 15),
	[YUVSC_F_C_LOADER_REMAP_03_SETB_ADDR] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_03_ADDR, 16, 31),
	[YUVSC_F_C_LOADER_REMAP_04_SETA_ADDR] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_04_ADDR, 0, 15),
	[YUVSC_F_C_LOADER_REMAP_04_SETB_ADDR] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_04_ADDR, 16, 31),
	[YUVSC_F_C_LOADER_REMAP_05_SETA_ADDR] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_05_ADDR, 0, 15),
	[YUVSC_F_C_LOADER_REMAP_05_SETB_ADDR] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_05_ADDR, 16, 31),
	[YUVSC_F_C_LOADER_REMAP_06_SETA_ADDR] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_06_ADDR, 0, 15),
	[YUVSC_F_C_LOADER_REMAP_06_SETB_ADDR] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_06_ADDR, 16, 31),
	[YUVSC_F_C_LOADER_REMAP_07_SETA_ADDR] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_07_ADDR, 0, 15),
	[YUVSC_F_C_LOADER_REMAP_07_SETB_ADDR] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_REMAP_07_ADDR, 16, 31),
	[YUVSC_F_C_LOADER_LOGICAL_OFFSET_EN] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_LOGICAL_OFFSET_EN, 0, 0),
	[YUVSC_F_C_LOADER_LOGICAL_OFFSET_IP] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_LOGICAL_OFFSET, 0, 3),
	[YUVSC_F_C_LOADER_LOGICAL_OFFSET_VOTF_R] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_LOGICAL_OFFSET, 8, 11),
	[YUVSC_F_C_LOADER_LOGICAL_OFFSET_VOTF_W] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_LOGICAL_OFFSET, 16, 19),
	[YUVSC_F_C_LOADER_BUSY] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_DEBUG_STATUS, 0, 0),
	[YUVSC_F_C_LOADER_NUM_OF_HEADER_TO_REQ] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER, 0, 13),
	[YUVSC_F_C_LOADER_NUM_OF_HEADER_REQED] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER, 16, 29),
	[YUVSC_F_C_LOADER_NUM_OF_HEADER_APBED] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_DEBUG_HEADER_APB_COUNTER, 0, 13),
	[YUVSC_F_C_LOADER_NUM_OF_HEADER_SKIPED] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_DEBUG_HEADER_APB_COUNTER, 16, 29),
	[YUVSC_F_C_LOADER_HEADER_CRC_SEED] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_HEADER_CRC_SEED, 0, 31),
	[YUVSC_F_C_LOADER_PAYLOAD_CRC_SEED] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_PAYLOAD_CRC_SEED, 0, 31),
	[YUVSC_F_C_LOADER_HEADER_CRC_RESULT] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_HEADER_CRC_RESULT, 0, 31),
	[YUVSC_F_C_LOADER_PAYLOAD_CRC_RESULT] = PMIO_FIELD_DESC(YUVSC_R_C_LOADER_PAYLOAD_CRC_RESULT, 0, 31),
	[YUVSC_F_COREX_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_COREX_ENABLE, 0, 0),
	[YUVSC_F_COREX_RESET] = PMIO_FIELD_DESC(YUVSC_R_COREX_RESET, 0, 0),
	[YUVSC_F_COREX_FAST_MODE] = PMIO_FIELD_DESC(YUVSC_R_COREX_FAST_MODE, 0, 0),
	[YUVSC_F_COREX_UPDATE_TYPE_0] = PMIO_FIELD_DESC(YUVSC_R_COREX_UPDATE_TYPE_0, 0, 1),
	[YUVSC_F_COREX_UPDATE_TYPE_1] = PMIO_FIELD_DESC(YUVSC_R_COREX_UPDATE_TYPE_1, 0, 1),
	[YUVSC_F_COREX_UPDATE_MODE_0] = PMIO_FIELD_DESC(YUVSC_R_COREX_UPDATE_MODE_0, 0, 0),
	[YUVSC_F_COREX_UPDATE_MODE_1] = PMIO_FIELD_DESC(YUVSC_R_COREX_UPDATE_MODE_1, 0, 0),
	[YUVSC_F_COREX_START_0] = PMIO_FIELD_DESC(YUVSC_R_COREX_START_0, 0, 0),
	[YUVSC_F_COREX_START_1] = PMIO_FIELD_DESC(YUVSC_R_COREX_START_1, 0, 0),
	[YUVSC_F_COREX_COPY_FROM_IP_0] = PMIO_FIELD_DESC(YUVSC_R_COREX_COPY_FROM_IP_0, 0, 0),
	[YUVSC_F_COREX_COPY_FROM_IP_1] = PMIO_FIELD_DESC(YUVSC_R_COREX_COPY_FROM_IP_1, 0, 0),
	[YUVSC_F_COREX_BUSY_0] = PMIO_FIELD_DESC(YUVSC_R_COREX_STATUS_0, 0, 0),
	[YUVSC_F_COREX_IP_SET_0] = PMIO_FIELD_DESC(YUVSC_R_COREX_STATUS_0, 1, 1),
	[YUVSC_F_COREX_BUSY_1] = PMIO_FIELD_DESC(YUVSC_R_COREX_STATUS_1, 0, 0),
	[YUVSC_F_COREX_IP_SET_1] = PMIO_FIELD_DESC(YUVSC_R_COREX_STATUS_1, 1, 1),
	[YUVSC_F_COREX_PRE_ADDR_CONFIG] = PMIO_FIELD_DESC(YUVSC_R_COREX_PRE_ADDR_CONFIG, 0, 31),
	[YUVSC_F_COREX_PRE_DATA_CONFIG] = PMIO_FIELD_DESC(YUVSC_R_COREX_PRE_DATA_CONFIG, 0, 31),
	[YUVSC_F_COREX_POST_ADDR_CONFIG] = PMIO_FIELD_DESC(YUVSC_R_COREX_POST_ADDR_CONFIG, 0, 31),
	[YUVSC_F_COREX_POST_DATA_CONFIG] = PMIO_FIELD_DESC(YUVSC_R_COREX_POST_DATA_CONFIG, 0, 31),
	[YUVSC_F_COREX_PRE_CONFIG_EN] = PMIO_FIELD_DESC(YUVSC_R_COREX_PRE_POST_CONFIG_EN, 0, 0),
	[YUVSC_F_COREX_POST_CONFIG_EN] = PMIO_FIELD_DESC(YUVSC_R_COREX_PRE_POST_CONFIG_EN, 1, 1),
	[YUVSC_F_COREX_TYPE_WRITE] = PMIO_FIELD_DESC(YUVSC_R_COREX_TYPE_WRITE, 0, 31),
	[YUVSC_F_COREX_TYPE_WRITE_TRIGGER] = PMIO_FIELD_DESC(YUVSC_R_COREX_TYPE_WRITE_TRIGGER, 0, 0),
	[YUVSC_F_COREX_TYPE_READ] = PMIO_FIELD_DESC(YUVSC_R_COREX_TYPE_READ, 0, 31),
	[YUVSC_F_COREX_TYPE_READ_OFFSET] = PMIO_FIELD_DESC(YUVSC_R_COREX_TYPE_READ_OFFSET, 0, 8),
	[YUVSC_F_COREX_INT] = PMIO_FIELD_DESC(YUVSC_R_COREX_INT, 0, 8),
	[YUVSC_F_COREX_INT_STATUS] = PMIO_FIELD_DESC(YUVSC_R_COREX_INT_STATUS, 0, 8),
	[YUVSC_F_COREX_INT_CLEAR] = PMIO_FIELD_DESC(YUVSC_R_COREX_INT_CLEAR, 0, 8),
	[YUVSC_F_COREX_INT_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_COREX_INT_ENABLE, 0, 8),
	[YUVSC_F_INT_REQ_INT0] = PMIO_FIELD_DESC(YUVSC_R_INT_REQ_INT0, 0, 31),
	[YUVSC_F_INT_REQ_INT0_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_INT_REQ_INT0_ENABLE, 0, 31),
	[YUVSC_F_INT_REQ_INT0_STATUS] = PMIO_FIELD_DESC(YUVSC_R_INT_REQ_INT0_STATUS, 0, 31),
	[YUVSC_F_INT_REQ_INT0_CLEAR] = PMIO_FIELD_DESC(YUVSC_R_INT_REQ_INT0_CLEAR, 0, 31),
	[YUVSC_F_INT_REQ_INT1] = PMIO_FIELD_DESC(YUVSC_R_INT_REQ_INT1, 0, 31),
	[YUVSC_F_INT_REQ_INT1_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_INT_REQ_INT1_ENABLE, 0, 31),
	[YUVSC_F_INT_REQ_INT1_STATUS] = PMIO_FIELD_DESC(YUVSC_R_INT_REQ_INT1_STATUS, 0, 31),
	[YUVSC_F_INT_REQ_INT1_CLEAR] = PMIO_FIELD_DESC(YUVSC_R_INT_REQ_INT1_CLEAR, 0, 31),
	[YUVSC_F_INT_HIST_CURINT0] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_CURINT0, 0, 31),
	[YUVSC_F_INT_HIST_CURINT0_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_CURINT0_ENABLE, 0, 31),
	[YUVSC_F_INT_HIST_CURINT0_STATUS] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_CURINT0_STATUS, 0, 31),
	[YUVSC_F_INT_HIST_CURINT1] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_CURINT1, 0, 31),
	[YUVSC_F_INT_HIST_CURINT1_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_CURINT1_ENABLE, 0, 31),
	[YUVSC_F_INT_HIST_CURINT1_STATUS] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_CURINT1_STATUS, 0, 31),
	[YUVSC_F_INT_HIST_00_FRAME_ID] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_00_FRAME_ID, 0, 15),
	[YUVSC_F_INT_HIST_00_INT0] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_00_INT0, 0, 31),
	[YUVSC_F_INT_HIST_00_INT1] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_00_INT1, 0, 31),
	[YUVSC_F_INT_HIST_01_FRAME_ID] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_01_FRAME_ID, 0, 15),
	[YUVSC_F_INT_HIST_01_INT0] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_01_INT0, 0, 31),
	[YUVSC_F_INT_HIST_01_INT1] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_01_INT1, 0, 31),
	[YUVSC_F_INT_HIST_02_FRAME_ID] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_02_FRAME_ID, 0, 15),
	[YUVSC_F_INT_HIST_02_INT0] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_02_INT0, 0, 31),
	[YUVSC_F_INT_HIST_02_INT1] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_02_INT1, 0, 31),
	[YUVSC_F_INT_HIST_03_FRAME_ID] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_03_FRAME_ID, 0, 15),
	[YUVSC_F_INT_HIST_03_INT0] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_03_INT0, 0, 31),
	[YUVSC_F_INT_HIST_03_INT1] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_03_INT1, 0, 31),
	[YUVSC_F_INT_HIST_04_FRAME_ID] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_04_FRAME_ID, 0, 15),
	[YUVSC_F_INT_HIST_04_INT0] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_04_INT0, 0, 31),
	[YUVSC_F_INT_HIST_04_INT1] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_04_INT1, 0, 31),
	[YUVSC_F_INT_HIST_05_FRAME_ID] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_05_FRAME_ID, 0, 15),
	[YUVSC_F_INT_HIST_05_INT0] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_05_INT0, 0, 31),
	[YUVSC_F_INT_HIST_05_INT1] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_05_INT1, 0, 31),
	[YUVSC_F_INT_HIST_06_FRAME_ID] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_06_FRAME_ID, 0, 15),
	[YUVSC_F_INT_HIST_06_INT0] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_06_INT0, 0, 31),
	[YUVSC_F_INT_HIST_06_INT1] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_06_INT1, 0, 31),
	[YUVSC_F_INT_HIST_07_FRAME_ID] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_07_FRAME_ID, 0, 15),
	[YUVSC_F_INT_HIST_07_INT0] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_07_INT0, 0, 31),
	[YUVSC_F_INT_HIST_07_INT1] = PMIO_FIELD_DESC(YUVSC_R_INT_HIST_07_INT1, 0, 31),
	[YUVSC_F_SECU_CTRL_SEQID] = PMIO_FIELD_DESC(YUVSC_R_SECU_CTRL_SEQID, 0, 2),
	[YUVSC_F_SECU_CTRL_TZINFO_SEQID_0] = PMIO_FIELD_DESC(YUVSC_R_SECU_CTRL_TZINFO_SEQID_0, 0, 31),
	[YUVSC_F_SECU_CTRL_TZINFO_SEQID_1] = PMIO_FIELD_DESC(YUVSC_R_SECU_CTRL_TZINFO_SEQID_1, 0, 31),
	[YUVSC_F_SECU_CTRL_TZINFO_SEQID_2] = PMIO_FIELD_DESC(YUVSC_R_SECU_CTRL_TZINFO_SEQID_2, 0, 31),
	[YUVSC_F_SECU_CTRL_TZINFO_SEQID_3] = PMIO_FIELD_DESC(YUVSC_R_SECU_CTRL_TZINFO_SEQID_3, 0, 31),
	[YUVSC_F_SECU_CTRL_TZINFO_SEQID_4] = PMIO_FIELD_DESC(YUVSC_R_SECU_CTRL_TZINFO_SEQID_4, 0, 31),
	[YUVSC_F_SECU_CTRL_TZINFO_SEQID_5] = PMIO_FIELD_DESC(YUVSC_R_SECU_CTRL_TZINFO_SEQID_5, 0, 31),
	[YUVSC_F_SECU_CTRL_TZINFO_SEQID_6] = PMIO_FIELD_DESC(YUVSC_R_SECU_CTRL_TZINFO_SEQID_6, 0, 31),
	[YUVSC_F_SECU_CTRL_TZINFO_SEQID_7] = PMIO_FIELD_DESC(YUVSC_R_SECU_CTRL_TZINFO_SEQID_7, 0, 31),
	[YUVSC_F_SECU_OTF_SEQ_ID_PROT_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_SECU_OTF_SEQ_ID_PROT_ENABLE, 0, 0),
	[YUVSC_F_PERF_MONITOR_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_PERF_MONITOR_ENABLE, 0, 4),
	[YUVSC_F_PERF_MONITOR_CLEAR] = PMIO_FIELD_DESC(YUVSC_R_PERF_MONITOR_CLEAR, 0, 4),
	[YUVSC_F_PERF_MONITOR_INT_USER_SEL] = PMIO_FIELD_DESC(YUVSC_R_PERF_MONITOR_INT_USER_SEL, 0, 5),
	[YUVSC_F_PERF_MONITOR_INT_START] = PMIO_FIELD_DESC(YUVSC_R_PERF_MONITOR_INT_START, 0, 31),
	[YUVSC_F_PERF_MONITOR_INT_END] = PMIO_FIELD_DESC(YUVSC_R_PERF_MONITOR_INT_END, 0, 31),
	[YUVSC_F_PERF_MONITOR_INT_USER] = PMIO_FIELD_DESC(YUVSC_R_PERF_MONITOR_INT_USER, 0, 31),
	[YUVSC_F_PERF_MONITOR_PROCESS_PRE_CONFIG] = PMIO_FIELD_DESC(YUVSC_R_PERF_MONITOR_PROCESS_PRE_CONFIG, 0, 31),
	[YUVSC_F_PERF_MONITOR_PROCESS_FRAME] = PMIO_FIELD_DESC(YUVSC_R_PERF_MONITOR_PROCESS_FRAME, 0, 31),
	[YUVSC_F_IP_MICRO] = PMIO_FIELD_DESC(YUVSC_R_IP_VERSION, 0, 15),
	[YUVSC_F_IP_MINOR] = PMIO_FIELD_DESC(YUVSC_R_IP_VERSION, 16, 23),
	[YUVSC_F_IP_MAJOR] = PMIO_FIELD_DESC(YUVSC_R_IP_VERSION, 24, 31),
	[YUVSC_F_CTRL_MICRO] = PMIO_FIELD_DESC(YUVSC_R_COMMON_CTRL_VERSION, 0, 15),
	[YUVSC_F_CTRL_MINOR] = PMIO_FIELD_DESC(YUVSC_R_COMMON_CTRL_VERSION, 16, 23),
	[YUVSC_F_CTRL_MAJOR] = PMIO_FIELD_DESC(YUVSC_R_COMMON_CTRL_VERSION, 24, 31),
	[YUVSC_F_QCH_STATUS] = PMIO_FIELD_DESC(YUVSC_R_QCH_STATUS, 0, 3),
	[YUVSC_F_IDLENESS_STATUS] = PMIO_FIELD_DESC(YUVSC_R_IDLENESS_STATUS, 0, 0),
	[YUVSC_F_CHAIN_IDLENESS_STATUS] = PMIO_FIELD_DESC(YUVSC_R_IDLENESS_STATUS, 16, 16),
	[YUVSC_F_IP_BUSY_MONITOR_0] = PMIO_FIELD_DESC(YUVSC_R_IP_BUSY_MONITOR_0, 0, 31),
	[YUVSC_F_IP_BUSY_MONITOR_1] = PMIO_FIELD_DESC(YUVSC_R_IP_BUSY_MONITOR_1, 0, 31),
	[YUVSC_F_IP_BUSY_MONITOR_2] = PMIO_FIELD_DESC(YUVSC_R_IP_BUSY_MONITOR_2, 0, 31),
	[YUVSC_F_IP_BUSY_MONITOR_3] = PMIO_FIELD_DESC(YUVSC_R_IP_BUSY_MONITOR_3, 0, 31),
	[YUVSC_F_IP_STALL_OUT_STATUS_0] = PMIO_FIELD_DESC(YUVSC_R_IP_STALL_OUT_STATUS_0, 0, 31),
	[YUVSC_F_IP_STALL_OUT_STATUS_1] = PMIO_FIELD_DESC(YUVSC_R_IP_STALL_OUT_STATUS_1, 0, 31),
	[YUVSC_F_IP_STALL_OUT_STATUS_2] = PMIO_FIELD_DESC(YUVSC_R_IP_STALL_OUT_STATUS_2, 0, 31),
	[YUVSC_F_IP_STALL_OUT_STATUS_3] = PMIO_FIELD_DESC(YUVSC_R_IP_STALL_OUT_STATUS_3, 0, 31),
	[YUVSC_F_STOPEN_CRC_STOP_VALID_COUNT] = PMIO_FIELD_DESC(YUVSC_R_STOPEN_CRC_STOP_VALID_COUNT, 0, 27),
	[YUVSC_F_SFR_ACCESS_LOG_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_SFR_ACCESS_LOG_ENABLE, 0, 0),
	[YUVSC_F_SFR_ACCESS_LOG_CLEAR] = PMIO_FIELD_DESC(YUVSC_R_SFR_ACCESS_LOG_CLEAR, 0, 0),
	[YUVSC_F_SFR_ACCESS_LOG_0_ADJUST_RANGE] = PMIO_FIELD_DESC(YUVSC_R_SFR_ACCESS_LOG_0, 0, 7),
	[YUVSC_F_SFR_ACCESS_LOG_0] = PMIO_FIELD_DESC(YUVSC_R_SFR_ACCESS_LOG_0, 8, 31),
	[YUVSC_F_SFR_ACCESS_LOG_0_ADDRESS] = PMIO_FIELD_DESC(YUVSC_R_SFR_ACCESS_LOG_0_ADDRESS, 0, 31),
	[YUVSC_F_SFR_ACCESS_LOG_1_ADJUST_RANGE] = PMIO_FIELD_DESC(YUVSC_R_SFR_ACCESS_LOG_1, 0, 7),
	[YUVSC_F_SFR_ACCESS_LOG_1] = PMIO_FIELD_DESC(YUVSC_R_SFR_ACCESS_LOG_1, 8, 31),
	[YUVSC_F_SFR_ACCESS_LOG_1_ADDRESS] = PMIO_FIELD_DESC(YUVSC_R_SFR_ACCESS_LOG_1_ADDRESS, 0, 31),
	[YUVSC_F_SFR_ACCESS_LOG_2_ADJUST_RANGE] = PMIO_FIELD_DESC(YUVSC_R_SFR_ACCESS_LOG_2, 0, 7),
	[YUVSC_F_SFR_ACCESS_LOG_2] = PMIO_FIELD_DESC(YUVSC_R_SFR_ACCESS_LOG_2, 8, 31),
	[YUVSC_F_SFR_ACCESS_LOG_2_ADDRESS] = PMIO_FIELD_DESC(YUVSC_R_SFR_ACCESS_LOG_2_ADDRESS, 0, 31),
	[YUVSC_F_SFR_ACCESS_LOG_3_ADJUST_RANGE] = PMIO_FIELD_DESC(YUVSC_R_SFR_ACCESS_LOG_3, 0, 7),
	[YUVSC_F_SFR_ACCESS_LOG_3] = PMIO_FIELD_DESC(YUVSC_R_SFR_ACCESS_LOG_3, 8, 31),
	[YUVSC_F_SFR_ACCESS_LOG_3_ADDRESS] = PMIO_FIELD_DESC(YUVSC_R_SFR_ACCESS_LOG_3_ADDRESS, 0, 31),
	[YUVSC_F_IP_ROL_RESET] = PMIO_FIELD_DESC(YUVSC_R_IP_ROL_RESET, 0, 0),
	[YUVSC_F_IP_ROL_MODE] = PMIO_FIELD_DESC(YUVSC_R_IP_ROL_MODE, 0, 1),
	[YUVSC_F_IP_ROL_SELECT] = PMIO_FIELD_DESC(YUVSC_R_IP_ROL_SELECT, 0, 17),
	[YUVSC_F_IP_INT_SRC_SEL] = PMIO_FIELD_DESC(YUVSC_R_IP_INT_ON_COL_ROW, 0, 1),
	[YUVSC_F_IP_INT_COL_EN] = PMIO_FIELD_DESC(YUVSC_R_IP_INT_ON_COL_ROW, 8, 8),
	[YUVSC_F_IP_INT_ROW_EN] = PMIO_FIELD_DESC(YUVSC_R_IP_INT_ON_COL_ROW, 16, 16),
	[YUVSC_F_IP_INT_COL_POS] = PMIO_FIELD_DESC(YUVSC_R_IP_INT_ON_COL_ROW_POS, 0, 15),
	[YUVSC_F_IP_INT_ROW_POS] = PMIO_FIELD_DESC(YUVSC_R_IP_INT_ON_COL_ROW_POS, 16, 31),
	[YUVSC_F_FREEZE_FOR_DEBUG] = PMIO_FIELD_DESC(YUVSC_R_FREEZE_FOR_DEBUG, 0, 0),
	[YUVSC_F_FREEZE_BY_SFR_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_FREEZE_EXTENSION_ENABLE, 0, 0),
	[YUVSC_F_FREEZE_BY_INT1_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_FREEZE_EXTENSION_ENABLE, 8, 8),
	[YUVSC_F_FREEZE_BY_INT0_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_FREEZE_EXTENSION_ENABLE, 16, 16),
	[YUVSC_F_FREEZE_SRC_SEL] = PMIO_FIELD_DESC(YUVSC_R_FREEZE_EN, 0, 1),
	[YUVSC_F_FREEZE_EN] = PMIO_FIELD_DESC(YUVSC_R_FREEZE_EN, 8, 8),
	[YUVSC_F_FREEZE_COL_POS] = PMIO_FIELD_DESC(YUVSC_R_FREEZE_COL_ROW_POS, 0, 15),
	[YUVSC_F_FREEZE_ROW_POS] = PMIO_FIELD_DESC(YUVSC_R_FREEZE_COL_ROW_POS, 16, 31),
	[YUVSC_F_FREEZE_CORRUPTED_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_FREEZE_CORRUPTED_ENABLE, 0, 0),
	[YUVSC_F_RGB_CINFIFO_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_ENABLE, 0, 0),
	[YUVSC_F_RGB_CINFIFO_STALL_BEFORE_FRAME_START_EN] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_CONFIG, 0, 0),
	[YUVSC_F_RGB_CINFIFO_AUTO_RECOVERY_EN] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_CONFIG, 1, 1),
	[YUVSC_F_RGB_CINFIFO_ROL_EN] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_CONFIG, 2, 2),
	[YUVSC_F_RGB_CINFIFO_ROL_RESET_ON_FRAME_START] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_CONFIG, 3, 3),
	[YUVSC_F_RGB_CINFIFO_DEBUG_EN] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_CONFIG, 4, 4),
	[YUVSC_F_RGB_CINFIFO_STRGEN_MODE_EN] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_CONFIG, 5, 5),
	[YUVSC_F_RGB_CINFIFO_STRGEN_MODE_DATA_TYPE] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_CONFIG, 6, 6),
	[YUVSC_F_RGB_CINFIFO_STRGEN_MODE_DATA] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_CONFIG, 16, 31),
	[YUVSC_F_RGB_CINFIFO_STALL_THROTTLE_EN] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_STALL_CTRL, 0, 0),
	[YUVSC_F_RGB_CINFIFO_INTERVAL_VBLANK] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_INTERVAL_VBLANK, 0, 31),
	[YUVSC_F_RGB_CINFIFO_INTERVAL_HBLANK] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_INTERVALS, 0, 15),
	[YUVSC_F_RGB_CINFIFO_INTERVAL_PIXEL] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_INTERVALS, 16, 31),
	[YUVSC_F_RGB_CINFIFO_OP_STATE_MONITOR] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_STATUS, 0, 8),
	[YUVSC_F_RGB_CINFIFO_ERROR_STATE_MONITOR] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_STATUS, 16, 24),
	[YUVSC_F_RGB_CINFIFO_COL_CNT] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_INPUT_CNT, 0, 15),
	[YUVSC_F_RGB_CINFIFO_ROW_CNT] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_INPUT_CNT, 16, 31),
	[YUVSC_F_RGB_CINFIFO_STALL_CNT] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_STALL_CNT, 0, 31),
	[YUVSC_F_RGB_CINFIFO_FIFO_FULLNESS] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_FIFO_FULLNESS, 0, 4),
	[YUVSC_F_RGB_CINFIFO_INT] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_INT, 0, 3),
	[YUVSC_F_RGB_CINFIFO_INT_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_INT_ENABLE, 0, 3),
	[YUVSC_F_RGB_CINFIFO_INT_STATUS] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_INT_STATUS, 0, 3),
	[YUVSC_F_RGB_CINFIFO_INT_CLEAR] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_INT_CLEAR, 0, 3),
	[YUVSC_F_RGB_CINFIFO_CORRUPTED_COND_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_CORRUPTED_COND_ENABLE, 0, 3),
	[YUVSC_F_RGB_CINFIFO_ROL_SELECT] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_ROL_SELECT, 0, 3),
	[YUVSC_F_CINFIFO_INTERVAL_VBLANK_AR] = PMIO_FIELD_DESC(YUVSC_R_CINFIFO_INTERVAL_VBLANK_AR, 0, 31),
	[YUVSC_F_CINFIFO_INTERVAL_HBLANK_AR] = PMIO_FIELD_DESC(YUVSC_R_CINFIFO_INTERVAL_HBLANK_AR, 0, 15),
	[YUVSC_F_RGB_CINFIFO_CRC_SEED] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_STREAM_CRC, 0, 7),
	[YUVSC_F_RGB_CINFIFO_CRC_RESULT] = PMIO_FIELD_DESC(YUVSC_R_RGB_CINFIFO_STREAM_CRC, 8, 15),
	[YUVSC_F_YUV_COUTFIFO_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_ENABLE, 0, 0),
	[YUVSC_F_YUV_COUTFIFO_VVALID_RISE_AT_FIRST_DATA_EN] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_CONFIG, 0, 0),
	[YUVSC_F_YUV_COUTFIFO_AUTO_RECOVERY_EN] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_CONFIG, 1, 1),
	[YUVSC_F_YUV_COUTFIFO_ROL_EN] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_CONFIG, 2, 2),
	[YUVSC_F_YUV_COUTFIFO_ROL_RESET_ON_FRAME_START] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_CONFIG, 3, 3),
	[YUVSC_F_YUV_COUTFIFO_DEBUG_EN] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_CONFIG, 4, 4),
	[YUVSC_F_YUV_COUTFIFO_BACK_STALL_EN] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_CONFIG, 5, 5),
	[YUVSC_F_YUV_COUTFIFO_STALL_THROTTLE_EN] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_STALL_CTRL, 0, 0),
	[YUVSC_F_YUV_COUTFIFO_INTERVAL_VBLANK] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_INTERVAL_VBLANK, 0, 31),
	[YUVSC_F_YUV_COUTFIFO_INTERVAL_HBLANK] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_INTERVALS, 0, 15),
	[YUVSC_F_YUV_COUTFIFO_INTERVAL_PIXEL] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_INTERVALS, 16, 31),
	[YUVSC_F_YUV_COUTFIFO_OP_STATE_MONITOR] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_STATUS, 0, 4),
	[YUVSC_F_YUV_COUTFIFO_ERROR_STATE_MONITOR] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_STATUS, 16, 23),
	[YUVSC_F_YUV_COUTFIFO_COL_CNT] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_INPUT_CNT, 0, 15),
	[YUVSC_F_YUV_COUTFIFO_ROW_CNT] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_INPUT_CNT, 16, 31),
	[YUVSC_F_YUV_COUTFIFO_STALL_CNT] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_STALL_CNT, 0, 31),
	[YUVSC_F_YUV_COUTFIFO_FIFO_FULLNESS] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_FIFO_FULLNESS, 0, 4),
	[YUVSC_F_YUV_COUTFIFO_VVALID_RISE_MODE] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_VVALID_RISE_MODE, 16, 16),
	[YUVSC_F_YUV_COUTFIFO_INT] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_INT, 0, 2),
	[YUVSC_F_YUV_COUTFIFO_INT_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_INT_ENABLE, 0, 2),
	[YUVSC_F_YUV_COUTFIFO_INT_STATUS] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_INT_STATUS, 0, 2),
	[YUVSC_F_YUV_COUTFIFO_INT_CLEAR] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_INT_CLEAR, 0, 2),
	[YUVSC_F_YUV_COUTFIFO_CORRUPTED_COND_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_CORRUPTED_COND_ENABLE, 0, 2),
	[YUVSC_F_YUV_COUTFIFO_ROL_SELECT] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_ROL_SELECT, 0, 2),
	[YUVSC_F_YUV_COUTFIFO_CRC_SEED] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_STREAM_CRC, 0, 7),
	[YUVSC_F_YUV_COUTFIFO_CRC_RESULT] = PMIO_FIELD_DESC(YUVSC_R_YUV_COUTFIFO_STREAM_CRC, 8, 15),
	[YUVSC_F_STAT_RDMACL_EN] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_EN, 0, 0),
	[YUVSC_F_STAT_RDMACL_CLK_ALWAYS_ON_EN] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_EN, 1, 1),
	[YUVSC_F_STAT_RDMACL_DATA_FORMAT_BAYER] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_DATA_FORMAT, 0, 4),
	[YUVSC_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_DATA_FORMAT, 21, 21),
	[YUVSC_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN_UNSIGN] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_DATA_FORMAT, 22, 22),
	[YUVSC_F_STAT_RDMACL_WIDTH] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_WIDTH, 0, 13),
	[YUVSC_F_STAT_RDMACL_HEIGHT] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_HEIGHT, 0, 13),
	[YUVSC_F_STAT_RDMACL_IMG_STRIDE_1P] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_STRIDE_1P, 0, 16),
	[YUVSC_F_STAT_RDMACL_MAX_MO] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_MAX_MO, 0, 8),
	[YUVSC_F_STAT_RDMACL_QURGENT_MO] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_MAX_MO, 16, 24),
	[YUVSC_F_STAT_RDMACL_LINEGAP] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_LINEGAP, 0, 15),
	[YUVSC_F_STAT_RDMACL_BUSINFO] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_BUSINFO, 0, 10),
	[YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[YUVSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[YUVSC_F_STAT_RDMACL_IMG_CRC_1P] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_IMG_CRC_1P, 0, 31),
	[YUVSC_F_STAT_RDMACL_MON_STATUS0] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_MON_STATUS0, 0, 31),
	[YUVSC_F_STAT_RDMACL_MON_STATUS1] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_MON_STATUS1, 0, 31),
	[YUVSC_F_STAT_RDMACL_MON_STATUS2] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_MON_STATUS2, 0, 31),
	[YUVSC_F_STAT_RDMACL_MON_STATUS3] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_MON_STATUS3, 0, 31),
	[YUVSC_F_STAT_RDMACL_DMA_DEBUG_ENABLE] = PMIO_FIELD_DESC(YUVSC_R_STAT_RDMACL_AXI_DEBUG_CONTROL, 0, 0),
	[YUVSC_F_LIC_LITE_OVERLAP_CTRL_FIFO_EN] = PMIO_FIELD_DESC(YUVSC_R_LIC_LITE_OVERLAP_CTRL, 4, 4),
	[YUVSC_F_LIC_LITE_OVERLAP_CTRL_ALLOW_STALL] = PMIO_FIELD_DESC(YUVSC_R_LIC_LITE_OVERLAP_CTRL, 8, 8),
	[YUVSC_F_LIC_LITE_STALL_THR_EN] = PMIO_FIELD_DESC(YUVSC_R_LIC_LITE_STALL_CTRL, 0, 0),
	[YUVSC_F_LIC_LITE_HBLANK_CTRL_EN] = PMIO_FIELD_DESC(YUVSC_R_LIC_LITE_HBLANK, 0, 0),
	[YUVSC_F_LIC_LITE_HBLANK] = PMIO_FIELD_DESC(YUVSC_R_LIC_LITE_HBLANK, 16, 23),
	[YUVSC_F_LIC_LITE_OVERLAP_CTRL_CTXT_FIFO_STATUS] = PMIO_FIELD_DESC(YUVSC_R_LIC_LITE_DEBUG_FIFO_STATUS, 0, 3),
	[YUVSC_F_LIC_LITE_OVERLAP_CTRL_DATA_FIFO_STATUS] = PMIO_FIELD_DESC(YUVSC_R_LIC_LITE_DEBUG_FIFO_STATUS, 4, 7),
	[YUVSC_F_LIC_LITE_STALL_THR_CTXT_FIFO_STATUS] = PMIO_FIELD_DESC(YUVSC_R_LIC_LITE_DEBUG_FIFO_STATUS, 8, 11),
	[YUVSC_F_LIC_LITE_STALL_THR_DATA_FIFO_STATUS] = PMIO_FIELD_DESC(YUVSC_R_LIC_LITE_DEBUG_FIFO_STATUS, 12, 15),
	[YUVSC_F_LIC_LITE_OVERLAP_CTRL_CTXT_FIFO_WR_CNT] = PMIO_FIELD_DESC(YUVSC_R_LIC_LITE_DEBUG_OVERLAP_CTRL_CTXT_FIFO, 0, 15),
	[YUVSC_F_LIC_LITE_OVERLAP_CTRL_CTXT_FIFO_RD_CNT] = PMIO_FIELD_DESC(YUVSC_R_LIC_LITE_DEBUG_OVERLAP_CTRL_CTXT_FIFO, 16, 31),
	[YUVSC_F_LIC_LITE_OVERLAP_CTRL_DATA_FIFO_WR_CNT] = PMIO_FIELD_DESC(YUVSC_R_LIC_LITE_DEBUG_OVERLAP_CTRL_DATA_FIFO, 0, 15),
	[YUVSC_F_LIC_LITE_OVERLAP_CTRL_DATA_FIFO_RD_CNT] = PMIO_FIELD_DESC(YUVSC_R_LIC_LITE_DEBUG_OVERLAP_CTRL_DATA_FIFO, 16, 31),
	[YUVSC_F_LIC_LITE_STALL_THR_CTXT_FIFO_WR_CNT] = PMIO_FIELD_DESC(YUVSC_R_LIC_LITE_DEBUG_STALL_THR_CTXT_FIFO, 0, 15),
	[YUVSC_F_LIC_LITE_STALL_THR_CTXT_FIFO_RD_CNT] = PMIO_FIELD_DESC(YUVSC_R_LIC_LITE_DEBUG_STALL_THR_CTXT_FIFO, 16, 31),
	[YUVSC_F_LIC_LITE_STALL_THR_DATA_FIFO_WR_CNT] = PMIO_FIELD_DESC(YUVSC_R_LIC_LITE_DEBUG_STALL_THR_DATA_FIFO, 0, 15),
	[YUVSC_F_LIC_LITE_STALL_THR_DATA_FIFO_RD_CNT] = PMIO_FIELD_DESC(YUVSC_R_LIC_LITE_DEBUG_STALL_THR_DATA_FIFO, 16, 31),
	[YUVSC_F_RGB_CCM33_BYPASS] = PMIO_FIELD_DESC(YUVSC_R_RGB_CCM33_BYPASS, 0, 0),
	[YUVSC_F_RGB_CCM33_RED_ACC_SHIFT_OUTER] = PMIO_FIELD_DESC(YUVSC_R_RGB_CCM33_RED_ACC_SHIFT_OUTER, 0, 2),
	[YUVSC_F_RGB_CCM33_GREEN_ACC_SHIFT_OUTER] = PMIO_FIELD_DESC(YUVSC_R_RGB_CCM33_GREEN_ACC_SHIFT_OUTER, 0, 2),
	[YUVSC_F_RGB_CCM33_BLUE_ACC_SHIFT_OUTER] = PMIO_FIELD_DESC(YUVSC_R_RGB_CCM33_BLUE_ACC_SHIFT_OUTER, 0, 2),
	[YUVSC_F_RGB_CCM33_SIMPLECCM_0_0] = PMIO_FIELD_DESC(YUVSC_R_RGB_CCM33_SIMPLECCM, 0, 10),
	[YUVSC_F_RGB_CCM33_SIMPLECCM_0_1] = PMIO_FIELD_DESC(YUVSC_R_RGB_CCM33_SIMPLECCM, 16, 26),
	[YUVSC_F_RGB_CCM33_SIMPLECCM_0_2] = PMIO_FIELD_DESC(YUVSC_R_RGB_CCM33_SIMPLECCM_1, 0, 10),
	[YUVSC_F_RGB_CCM33_SIMPLECCM_1_0] = PMIO_FIELD_DESC(YUVSC_R_RGB_CCM33_SIMPLECCM_1, 16, 26),
	[YUVSC_F_RGB_CCM33_SIMPLECCM_1_1] = PMIO_FIELD_DESC(YUVSC_R_RGB_CCM33_SIMPLECCM_2, 0, 10),
	[YUVSC_F_RGB_CCM33_SIMPLECCM_1_2] = PMIO_FIELD_DESC(YUVSC_R_RGB_CCM33_SIMPLECCM_2, 16, 26),
	[YUVSC_F_RGB_CCM33_SIMPLECCM_2_0] = PMIO_FIELD_DESC(YUVSC_R_RGB_CCM33_SIMPLECCM_3, 0, 10),
	[YUVSC_F_RGB_CCM33_SIMPLECCM_2_1] = PMIO_FIELD_DESC(YUVSC_R_RGB_CCM33_SIMPLECCM_3, 16, 26),
	[YUVSC_F_RGB_CCM33_SIMPLECCM_2_2] = PMIO_FIELD_DESC(YUVSC_R_RGB_CCM33_SIMPLECCM_4, 0, 10),
	[YUVSC_F_RGB_CCM33_CRC_SEED] = PMIO_FIELD_DESC(YUVSC_R_RGB_CCM33_CRC, 0, 7),
	[YUVSC_F_RGB_CCM33_CRC_RESULT] = PMIO_FIELD_DESC(YUVSC_R_RGB_CCM33_CRC, 8, 15),
	[YUVSC_F_RGB_RGBTOYUV_BYPASS] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_BYPASS, 0, 0),
	[YUVSC_F_RGB_RGBTOYUV_COEFF_0_0] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_R1, 0, 13),
	[YUVSC_F_RGB_RGBTOYUV_COEFF_0_1] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_R2, 0, 13),
	[YUVSC_F_RGB_RGBTOYUV_COEFF_0_2] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_R3, 0, 13),
	[YUVSC_F_RGB_RGBTOYUV_COEFF_1_0] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_G1, 0, 13),
	[YUVSC_F_RGB_RGBTOYUV_COEFF_1_1] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_G2, 0, 13),
	[YUVSC_F_RGB_RGBTOYUV_COEFF_1_2] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_G3, 0, 13),
	[YUVSC_F_RGB_RGBTOYUV_COEFF_2_0] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_B1, 0, 13),
	[YUVSC_F_RGB_RGBTOYUV_COEFF_2_1] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_B2, 0, 13),
	[YUVSC_F_RGB_RGBTOYUV_COEFF_2_2] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_B3, 0, 13),
	[YUVSC_F_RGB_RGBTOYUV_LIMITS_0_0] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_YMIN, 0, 11),
	[YUVSC_F_RGB_RGBTOYUV_LIMITS_0_1] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_YMAX, 0, 11),
	[YUVSC_F_RGB_RGBTOYUV_LIMITS_1_0] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_UMIN, 0, 11),
	[YUVSC_F_RGB_RGBTOYUV_LIMITS_1_1] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_UMAX, 0, 11),
	[YUVSC_F_RGB_RGBTOYUV_LIMITS_2_0] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_VMIN, 0, 11),
	[YUVSC_F_RGB_RGBTOYUV_LIMITS_2_1] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_VMAX, 0, 11),
	[YUVSC_F_RGB_RGBTOYUV_LSHIFT] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_LS, 0, 1),
	[YUVSC_F_RGB_RGBTOYUV_OFFSET_0_0] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_YOS, 0, 13),
	[YUVSC_F_RGB_RGBTOYUV_OFFSET_0_1] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_UOS, 0, 13),
	[YUVSC_F_RGB_RGBTOYUV_OFFSET_0_2] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_VOS, 0, 13),
	[YUVSC_F_RGB_RGBTOYUV_BPEDESTALGAIN_EN] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_PEDESTAL_EN, 0, 0),
	[YUVSC_F_RGB_RGBTOYUV_IPEDESTALGAIN] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_PEDESTAL_GAIN, 0, 11),
	[YUVSC_F_RGB_RGBTOYUV_IPEDESTALGAINRSHIFT] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_PEDESTAL_RSHIFT, 0, 3),
	[YUVSC_F_RGB_RGBTOYUV_CRC_SEED] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_STREAM_CRC, 0, 7),
	[YUVSC_F_RGB_RGBTOYUV_CRC_RESULT] = PMIO_FIELD_DESC(YUVSC_R_RGB_RGBTOYUV_STREAM_CRC, 8, 15),
	[YUVSC_F_YUV_YUV444TO422_BYPASS] = PMIO_FIELD_DESC(YUVSC_R_YUV_YUV444TO422_ISP_BYPASS, 0, 0),
	[YUVSC_F_YUV_YUV444TO422_MCOEFFS_0_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_YUV444TO422_COEFFS, 0, 7),
	[YUVSC_F_YUV_YUV444TO422_MCOEFFS_0_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_YUV444TO422_COEFFS, 8, 15),
	[YUVSC_F_YUV_YUV444TO422_MCOEFFS_0_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_YUV444TO422_COEFFS, 16, 23),
	[YUVSC_F_YUV_YUV444TO422_MCOEFFS_0_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_YUV444TO422_COEFFS, 24, 31),
	[YUVSC_F_YUV_YUV444TO422_MCOEFFS_0_4] = PMIO_FIELD_DESC(YUVSC_R_YUV_YUV444TO422_COEFFS_1, 0, 7),
	[YUVSC_F_YUV_YUV444TO422_CRC_SEED] = PMIO_FIELD_DESC(YUVSC_R_YUV_YUV444TO422_STREAM_CRC, 0, 7),
	[YUVSC_F_YUV_YUV444TO422_CRC_RESULT] = PMIO_FIELD_DESC(YUVSC_R_YUV_YUV444TO422_STREAM_CRC, 8, 15),
	[YUVSC_F_YUV_SCALER_BYPASS] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_CTRL0, 8, 8),
	[YUVSC_F_YUV_SCALER_ROUND_MODE] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_CTRL1, 0, 0),
	[YUVSC_F_YUV_SCALER_H_INIT_PHASE_OFFSET] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_INIT_PHASE_OFFSET, 0, 19),
	[YUVSC_F_YUV_SCALER_V_INIT_PHASE_OFFSET] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_INIT_PHASE_OFFSET, 0, 19),
	[YUVSC_F_YUV_SCALER_DST_VSIZE] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_DST_SIZE, 0, 13),
	[YUVSC_F_YUV_SCALER_DST_HSIZE] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_DST_SIZE, 16, 30),
	[YUVSC_F_YUV_SCALER_H_RATIO] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_RATIO, 0, 27),
	[YUVSC_F_YUV_SCALER_V_RATIO] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_RATIO, 0, 27),
	[YUVSC_F_YUV_SCALER_V_COEFF_0_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_0_01, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_0_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_0_01, 16, 26),
	[YUVSC_F_YUV_SCALER_V_COEFF_0_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_0_23, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_0_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_0_23, 16, 26),
	[YUVSC_F_YUV_SCALER_V_COEFF_1_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_1_01, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_1_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_1_01, 16, 26),
	[YUVSC_F_YUV_SCALER_V_COEFF_1_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_1_23, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_1_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_1_23, 16, 26),
	[YUVSC_F_YUV_SCALER_V_COEFF_2_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_2_01, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_2_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_2_01, 16, 26),
	[YUVSC_F_YUV_SCALER_V_COEFF_2_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_2_23, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_2_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_2_23, 16, 26),
	[YUVSC_F_YUV_SCALER_V_COEFF_3_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_3_01, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_3_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_3_01, 16, 26),
	[YUVSC_F_YUV_SCALER_V_COEFF_3_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_3_23, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_3_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_3_23, 16, 26),
	[YUVSC_F_YUV_SCALER_V_COEFF_4_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_4_01, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_4_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_4_01, 16, 26),
	[YUVSC_F_YUV_SCALER_V_COEFF_4_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_4_23, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_4_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_4_23, 16, 26),
	[YUVSC_F_YUV_SCALER_V_COEFF_5_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_5_01, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_5_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_5_01, 16, 26),
	[YUVSC_F_YUV_SCALER_V_COEFF_5_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_5_23, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_5_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_5_23, 16, 26),
	[YUVSC_F_YUV_SCALER_V_COEFF_6_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_6_01, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_6_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_6_01, 16, 26),
	[YUVSC_F_YUV_SCALER_V_COEFF_6_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_6_23, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_6_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_6_23, 16, 26),
	[YUVSC_F_YUV_SCALER_V_COEFF_7_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_7_01, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_7_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_7_01, 16, 26),
	[YUVSC_F_YUV_SCALER_V_COEFF_7_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_7_23, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_7_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_7_23, 16, 26),
	[YUVSC_F_YUV_SCALER_V_COEFF_8_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_8_01, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_8_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_8_01, 16, 26),
	[YUVSC_F_YUV_SCALER_V_COEFF_8_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_8_23, 0, 10),
	[YUVSC_F_YUV_SCALER_V_COEFF_8_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_V_COEFF_8_23, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_0_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_0_01, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_0_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_0_01, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_0_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_0_23, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_0_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_0_23, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_0_4] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_0_45, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_0_5] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_0_45, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_0_6] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_0_67, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_0_7] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_0_67, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_1_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_1_01, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_1_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_1_01, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_1_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_1_23, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_1_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_1_23, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_1_4] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_1_45, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_1_5] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_1_45, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_1_6] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_1_67, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_1_7] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_1_67, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_2_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_2_01, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_2_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_2_01, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_2_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_2_23, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_2_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_2_23, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_2_4] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_2_45, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_2_5] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_2_45, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_2_6] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_2_67, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_2_7] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_2_67, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_3_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_3_01, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_3_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_3_01, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_3_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_3_23, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_3_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_3_23, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_3_4] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_3_45, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_3_5] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_3_45, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_3_6] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_3_67, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_3_7] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_3_67, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_4_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_4_01, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_4_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_4_01, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_4_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_4_23, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_4_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_4_23, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_4_4] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_4_45, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_4_5] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_4_45, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_4_6] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_4_67, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_4_7] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_4_67, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_5_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_5_01, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_5_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_5_01, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_5_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_5_23, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_5_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_5_23, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_5_4] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_5_45, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_5_5] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_5_45, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_5_6] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_5_67, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_5_7] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_5_67, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_6_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_6_01, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_6_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_6_01, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_6_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_6_23, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_6_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_6_23, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_6_4] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_6_45, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_6_5] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_6_45, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_6_6] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_6_67, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_6_7] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_6_67, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_7_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_7_01, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_7_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_7_01, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_7_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_7_23, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_7_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_7_23, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_7_4] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_7_45, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_7_5] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_7_45, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_7_6] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_7_67, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_7_7] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_7_67, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_8_0] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_8_01, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_8_1] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_8_01, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_8_2] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_8_23, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_8_3] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_8_23, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_8_4] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_8_45, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_8_5] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_8_45, 16, 26),
	[YUVSC_F_YUV_SCALER_H_COEFF_8_6] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_8_67, 0, 10),
	[YUVSC_F_YUV_SCALER_H_COEFF_8_7] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_H_COEFF_8_67, 16, 26),
	[YUVSC_F_YUV_SCALER_CRC_SEED] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_STREAM_CRC, 0, 7),
	[YUVSC_F_YUV_SCALER_CRC_RESULT] = PMIO_FIELD_DESC(YUVSC_R_YUV_SCALER_STREAM_CRC, 8, 15),
	[YUVSC_F_RGB_GAMMA_BYPASS] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_BYPASS, 0, 0),
	[YUVSC_F_RGB_GAMMA_PEDESTAL_EN] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_PEDESTAL_EN, 0, 0),
	[YUVSC_F_RGB_GAMMA_PEDESTAL_IN] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_PEDESTAL, 0, 11),
	[YUVSC_F_RGB_GAMMA_PEDESTAL_OUT] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_PEDESTAL, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_0] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_TBL, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_1] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_TBL, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_2] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_1, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_3] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_1, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_4] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_2, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_5] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_2, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_6] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_3, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_7] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_3, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_8] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_4, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_9] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_4, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_10] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_5, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_11] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_5, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_12] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_6, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_13] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_6, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_14] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_7, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_15] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_7, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_16] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_8, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_17] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_8, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_18] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_9, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_19] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_9, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_20] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_10, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_21] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_10, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_22] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_11, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_23] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_11, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_24] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_12, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_25] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_12, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_26] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_13, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_27] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_13, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_28] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_14, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_29] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_14, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_30] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_15, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_31] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_15, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_32] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_16, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_33] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_16, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_34] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_17, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_35] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_17, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_36] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_18, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_37] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_18, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_38] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_19, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_39] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_19, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_40] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_20, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_41] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_20, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_42] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_21, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_43] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_21, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_44] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_22, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_45] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_22, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_46] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_23, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_47] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_23, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_48] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_24, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_49] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_24, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_50] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_25, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_51] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_25, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_52] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_26, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_53] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_26, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_54] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_27, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_55] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_27, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_56] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_28, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_57] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_28, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_58] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_29, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_59] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_29, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_60] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_30, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_61] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_30, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_62] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_31, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_63] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_31, 16, 27),
	[YUVSC_F_RGB_GAMMA_R_GAMMA_TBL_0_64] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_GAMMA_TBL_32, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_0] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_1] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_2] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_1, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_3] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_1, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_4] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_2, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_5] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_2, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_6] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_3, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_7] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_3, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_8] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_4, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_9] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_4, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_10] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_5, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_11] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_5, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_12] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_6, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_13] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_6, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_14] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_7, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_15] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_7, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_16] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_8, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_17] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_8, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_18] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_9, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_19] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_9, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_20] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_10, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_21] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_10, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_22] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_11, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_23] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_11, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_24] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_12, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_25] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_12, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_26] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_13, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_27] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_13, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_28] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_14, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_29] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_14, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_30] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_15, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_31] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_15, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_32] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_16, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_33] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_16, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_34] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_17, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_35] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_17, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_36] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_18, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_37] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_18, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_38] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_19, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_39] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_19, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_40] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_20, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_41] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_20, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_42] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_21, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_43] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_21, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_44] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_22, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_45] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_22, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_46] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_23, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_47] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_23, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_48] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_24, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_49] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_24, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_50] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_25, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_51] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_25, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_52] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_26, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_53] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_26, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_54] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_27, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_55] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_27, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_56] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_28, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_57] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_28, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_58] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_29, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_59] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_29, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_60] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_30, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_61] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_30, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_62] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_31, 0, 11),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_63] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_31, 16, 27),
	[YUVSC_F_RGB_GAMMA_X_PNTS_TBL_0_64] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_X_PNTS_TBL_32, 0, 11),
	[YUVSC_F_RGB_GAMMA_R_DELTA_SIGN] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_R_DELTA_SIGN, 0, 0),
	[YUVSC_F_RGB_GAMMA_CRC_SEED] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_STREAM_CRC, 0, 7),
	[YUVSC_F_RGB_GAMMA_CRC_RESULT] = PMIO_FIELD_DESC(YUVSC_R_RGB_GAMMA_STREAM_CRC, 8, 15),
	[YUVSC_F_YUV_CROP_BYPASS] = PMIO_FIELD_DESC(YUVSC_R_YUV_CROP_BYPASS, 0, 0),
	[YUVSC_F_YUV_CROP_START_X] = PMIO_FIELD_DESC(YUVSC_R_YUV_CROP_START_X, 0, 15),
	[YUVSC_F_YUV_CROP_START_Y] = PMIO_FIELD_DESC(YUVSC_R_YUV_CROP_START_Y, 0, 15),
	[YUVSC_F_YUV_CROP_SIZE_X] = PMIO_FIELD_DESC(YUVSC_R_YUV_CROP_SIZE_X, 0, 15),
	[YUVSC_F_YUV_CROP_SIZE_Y] = PMIO_FIELD_DESC(YUVSC_R_YUV_CROP_SIZE_Y, 0, 15),
	[YUVSC_F_YUV_CROP_CRC_SEED] = PMIO_FIELD_DESC(YUVSC_R_YUV_CROP_STREAM_CRC, 0, 7),
	[YUVSC_F_YUV_CROP_CRC_RESULT] = PMIO_FIELD_DESC(YUVSC_R_YUV_CROP_STREAM_CRC, 8, 15),
};

static const struct pmio_range yuvsc_readable_ranges[] = {
	pmio_reg_range(YUVSC_R_CMDQ_ENABLE, YUVSC_R_CMDQ_STOP_CRPT_ENABLE),
	pmio_reg_range(YUVSC_R_TRANS_STOP_REQ, YUVSC_R_CMDQ_QUE_CMD_L),
	pmio_reg_range(YUVSC_R_CMDQ_QUE_CMD_H_NFI1, YUVSC_R_CMDQ_SETSEL),
	pmio_reg_range(YUVSC_R_CMDQ_DEBUG_STATUS_PRE_LOAD, YUVSC_R_CMDQ_FRAME_COUNTER_INC_TYPE),
	pmio_reg_range(YUVSC_R_CMDQ_FRAME_COUNTER, YUVSC_R_CMDQ_INT_STATUS),
	pmio_reg_range(YUVSC_R_C_LOADER_ENABLE, YUVSC_R_C_LOADER_ENABLE),
	pmio_reg_range(YUVSC_R_C_LOADER_FAST_MODE, YUVSC_R_COREX_ENABLE),
	pmio_reg_range(YUVSC_R_COREX_FAST_MODE, YUVSC_R_COREX_UPDATE_MODE_1),
	pmio_reg_range(YUVSC_R_COREX_STATUS_0, YUVSC_R_COREX_PRE_POST_CONFIG_EN),
	pmio_reg_range(YUVSC_R_COREX_TYPE_READ, YUVSC_R_COREX_INT_STATUS),
	pmio_reg_range(YUVSC_R_COREX_INT_ENABLE, YUVSC_R_INT_REQ_INT0_STATUS),
	pmio_reg_range(YUVSC_R_INT_REQ_INT1, YUVSC_R_INT_REQ_INT1_STATUS),
	pmio_reg_range(YUVSC_R_INT_HIST_CURINT0, YUVSC_R_PERF_MONITOR_ENABLE),
	pmio_reg_range(YUVSC_R_PERF_MONITOR_INT_USER_SEL, YUVSC_R_SFR_ACCESS_LOG_ENABLE),
	pmio_reg_range(YUVSC_R_SFR_ACCESS_LOG_0, YUVSC_R_SFR_ACCESS_LOG_3_ADDRESS),
	pmio_reg_range(YUVSC_R_IP_ROL_MODE, YUVSC_R_IP_INT_ON_COL_ROW_POS),
	pmio_reg_range(YUVSC_R_FREEZE_EXTENSION_ENABLE, YUVSC_R_RGB_CINFIFO_INT_STATUS),
	pmio_reg_range(YUVSC_R_RGB_CINFIFO_CORRUPTED_COND_ENABLE, YUVSC_R_YUV_COUTFIFO_INT_STATUS),
};

static const struct pmio_access_table yuvsc_readable_ranges_table = {
	.yes_ranges = yuvsc_readable_ranges,
	.n_yes_ranges = ARRAY_SIZE(yuvsc_readable_ranges),
	.no_ranges	= yuvsc_readable_ranges,
	.n_no_ranges = ARRAY_SIZE(yuvsc_readable_ranges),
};

static const struct pmio_range yuvsc_writable_ranges[] = {
	pmio_reg_range(YUVSC_R_CMDQ_ENABLE, YUVSC_R_TRANS_STOP_REQ),
	pmio_reg_range(YUVSC_R_IP_CLOCK_DOWN_MODE, YUVSC_R_CHAIN_DEBUG_CNT_SEL),
	pmio_reg_range(YUVSC_R_CMDQ_QUE_CMD_H, YUVSC_R_CMDQ_CTRL_SETSEL_EN),
	pmio_reg_range(YUVSC_R_CMDQ_FLUSH_QUEUE_0, YUVSC_R_CMDQ_HOLD_MARK_QUEUE_0),
	pmio_reg_range(YUVSC_R_CMDQ_VHD_CONTROL, YUVSC_R_CMDQ_FRAME_COUNTER_RESET),
	pmio_reg_range(YUVSC_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG, YUVSC_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG),
	pmio_reg_range(YUVSC_R_CMDQ_INT_ENABLE, YUVSC_R_CMDQ_INT_ENABLE),
	pmio_reg_range(YUVSC_R_CMDQ_INT_CLEAR, YUVSC_R_C_LOADER_LOGICAL_OFFSET),
	pmio_reg_range(YUVSC_R_C_LOADER_HEADER_CRC_SEED, YUVSC_R_C_LOADER_PAYLOAD_CRC_SEED),
	pmio_reg_range(YUVSC_R_COREX_ENABLE, YUVSC_R_COREX_COPY_FROM_IP_1),
	pmio_reg_range(YUVSC_R_COREX_PRE_ADDR_CONFIG, YUVSC_R_COREX_TYPE_WRITE_TRIGGER),
	pmio_reg_range(YUVSC_R_COREX_TYPE_READ_OFFSET, YUVSC_R_COREX_TYPE_READ_OFFSET),
	pmio_reg_range(YUVSC_R_COREX_INT_CLEAR, YUVSC_R_COREX_INT_ENABLE),
	pmio_reg_range(YUVSC_R_INT_REQ_INT0_ENABLE, YUVSC_R_INT_REQ_INT0_ENABLE),
	pmio_reg_range(YUVSC_R_INT_REQ_INT0_CLEAR, YUVSC_R_INT_REQ_INT0_CLEAR),
	pmio_reg_range(YUVSC_R_INT_REQ_INT1_ENABLE, YUVSC_R_INT_REQ_INT1_ENABLE),
	pmio_reg_range(YUVSC_R_INT_REQ_INT1_CLEAR, YUVSC_R_INT_REQ_INT1_CLEAR),
	pmio_reg_range(YUVSC_R_INT_HIST_CURINT0_ENABLE, YUVSC_R_INT_HIST_CURINT0_ENABLE),
	pmio_reg_range(YUVSC_R_INT_HIST_CURINT1_ENABLE, YUVSC_R_INT_HIST_CURINT1_ENABLE),
	pmio_reg_range(YUVSC_R_SECU_CTRL_SEQID, YUVSC_R_PERF_MONITOR_INT_USER_SEL),
	pmio_reg_range(YUVSC_R_STOPEN_CRC_STOP_VALID_COUNT, YUVSC_R_SFR_ACCESS_LOG_0),
	pmio_reg_range(YUVSC_R_SFR_ACCESS_LOG_0_ADDRESS, YUVSC_R_SFR_ACCESS_LOG_1),
	pmio_reg_range(YUVSC_R_SFR_ACCESS_LOG_1_ADDRESS, YUVSC_R_SFR_ACCESS_LOG_2),
	pmio_reg_range(YUVSC_R_SFR_ACCESS_LOG_2_ADDRESS, YUVSC_R_SFR_ACCESS_LOG_3),
	pmio_reg_range(YUVSC_R_SFR_ACCESS_LOG_3_ADDRESS, YUVSC_R_RGB_CINFIFO_INTERVALS),
	pmio_reg_range(YUVSC_R_RGB_CINFIFO_INT_ENABLE, YUVSC_R_RGB_CINFIFO_INT_ENABLE),
	pmio_reg_range(YUVSC_R_RGB_CINFIFO_INT_CLEAR, YUVSC_R_RGB_CINFIFO_STREAM_CRC),
	pmio_reg_range(YUVSC_R_YUV_COUTFIFO_ENABLE, YUVSC_R_YUV_COUTFIFO_INTERVALS),
	pmio_reg_range(YUVSC_R_YUV_COUTFIFO_VVALID_RISE_MODE, YUVSC_R_YUV_COUTFIFO_VVALID_RISE_MODE),
	pmio_reg_range(YUVSC_R_YUV_COUTFIFO_INT_ENABLE, YUVSC_R_YUV_COUTFIFO_INT_ENABLE),
	pmio_reg_range(YUVSC_R_YUV_COUTFIFO_INT_CLEAR, YUVSC_R_YUV_COUTFIFO_STREAM_CRC),
	pmio_reg_range(YUVSC_R_STAT_RDMACL_EN, YUVSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B),
	pmio_reg_range(YUVSC_R_STAT_RDMACL_AXI_DEBUG_CONTROL, YUVSC_R_LIC_LITE_HBLANK),
	pmio_reg_range(YUVSC_R_RGB_CCM33_BYPASS, YUVSC_R_RGB_CCM33_CRC),
	pmio_reg_range(YUVSC_R_RGB_RGBTOYUV_BYPASS, YUVSC_R_RGB_RGBTOYUV_STREAM_CRC),
	pmio_reg_range(YUVSC_R_YUV_YUV444TO422_ISP_BYPASS, YUVSC_R_YUV_YUV444TO422_STREAM_CRC),
	pmio_reg_range(YUVSC_R_YUV_SCALER_CTRL0, YUVSC_R_YUV_SCALER_STREAM_CRC),
	pmio_reg_range(YUVSC_R_RGB_GAMMA_BYPASS, YUVSC_R_RGB_GAMMA_STREAM_CRC),
	pmio_reg_range(YUVSC_R_YUV_CROP_BYPASS, YUVSC_R_YUV_CROP_STREAM_CRC),
};

static const struct pmio_access_table yuvsc_writable_ranges_table = {
	.yes_ranges = yuvsc_writable_ranges,
	.n_yes_ranges = ARRAY_SIZE(yuvsc_writable_ranges),
	.no_ranges	= yuvsc_writable_ranges,
	.n_no_ranges = ARRAY_SIZE(yuvsc_writable_ranges),
};

static const struct pmio_range yuvsc_volatile_ranges[] = {
	pmio_reg_range(YUVSC_R_TRANS_STOP_REQ_RDY, YUVSC_R_TRANS_STOP_REQ_RDY),
	pmio_reg_range(YUVSC_R_CHAIN_DEBUG_CNT_VAL, YUVSC_R_CHAIN_DEBUG_CNT_VAL),
	pmio_reg_range(YUVSC_R_CMDQ_SETSEL, YUVSC_R_CMDQ_SETSEL),
	pmio_reg_range(YUVSC_R_CMDQ_DEBUG_STATUS_PRE_LOAD, YUVSC_R_CMDQ_DEBUG_STATUS_PRE_LOAD),
	pmio_reg_range(YUVSC_R_CMDQ_FRAME_COUNTER, YUVSC_R_CMDQ_QUEUE_0_INFO),
	pmio_reg_range(YUVSC_R_CMDQ_DEBUG_QUE_0_CMD_H, YUVSC_R_CMDQ_INT),
	pmio_reg_range(YUVSC_R_CMDQ_INT_STATUS, YUVSC_R_CMDQ_INT_STATUS),
	pmio_reg_range(YUVSC_R_C_LOADER_DEBUG_STATUS, YUVSC_R_C_LOADER_DEBUG_HEADER_APB_COUNTER),
	pmio_reg_range(YUVSC_R_C_LOADER_HEADER_CRC_RESULT, YUVSC_R_C_LOADER_PAYLOAD_CRC_RESULT),
	pmio_reg_range(YUVSC_R_COREX_STATUS_0, YUVSC_R_COREX_STATUS_1),
	pmio_reg_range(YUVSC_R_COREX_TYPE_READ, YUVSC_R_COREX_TYPE_READ),
	pmio_reg_range(YUVSC_R_COREX_INT, YUVSC_R_COREX_INT_STATUS),
	pmio_reg_range(YUVSC_R_INT_REQ_INT0, YUVSC_R_INT_REQ_INT0),
	pmio_reg_range(YUVSC_R_INT_REQ_INT0_STATUS, YUVSC_R_INT_REQ_INT0_STATUS),
	pmio_reg_range(YUVSC_R_INT_REQ_INT1, YUVSC_R_INT_REQ_INT1),
	pmio_reg_range(YUVSC_R_INT_REQ_INT1_STATUS, YUVSC_R_INT_REQ_INT1_STATUS),
	pmio_reg_range(YUVSC_R_INT_HIST_CURINT0, YUVSC_R_INT_HIST_CURINT0),
	pmio_reg_range(YUVSC_R_INT_HIST_CURINT0_STATUS, YUVSC_R_INT_HIST_CURINT1),
	pmio_reg_range(YUVSC_R_INT_HIST_CURINT1_STATUS, YUVSC_R_INT_HIST_07_INT1),
	pmio_reg_range(YUVSC_R_PERF_MONITOR_INT_START, YUVSC_R_IP_STALL_OUT_STATUS_3),
	pmio_reg_range(YUVSC_R_SFR_ACCESS_LOG_0, YUVSC_R_SFR_ACCESS_LOG_0),
	pmio_reg_range(YUVSC_R_SFR_ACCESS_LOG_1, YUVSC_R_SFR_ACCESS_LOG_1),
	pmio_reg_range(YUVSC_R_SFR_ACCESS_LOG_2, YUVSC_R_SFR_ACCESS_LOG_2),
	pmio_reg_range(YUVSC_R_SFR_ACCESS_LOG_3, YUVSC_R_SFR_ACCESS_LOG_3),
	pmio_reg_range(YUVSC_R_RGB_CINFIFO_STATUS, YUVSC_R_RGB_CINFIFO_INT),
	pmio_reg_range(YUVSC_R_RGB_CINFIFO_INT_STATUS, YUVSC_R_RGB_CINFIFO_INT_STATUS),
	pmio_reg_range(YUVSC_R_RGB_CINFIFO_STREAM_CRC, YUVSC_R_RGB_CINFIFO_STREAM_CRC),
	pmio_reg_range(YUVSC_R_YUV_COUTFIFO_STATUS, YUVSC_R_YUV_COUTFIFO_FIFO_FULLNESS),
	pmio_reg_range(YUVSC_R_YUV_COUTFIFO_INT, YUVSC_R_YUV_COUTFIFO_INT),
	pmio_reg_range(YUVSC_R_YUV_COUTFIFO_INT_STATUS, YUVSC_R_YUV_COUTFIFO_INT_STATUS),
	pmio_reg_range(YUVSC_R_YUV_COUTFIFO_STREAM_CRC, YUVSC_R_YUV_COUTFIFO_STREAM_CRC),
	pmio_reg_range(YUVSC_R_STAT_RDMACL_IMG_CRC_1P, YUVSC_R_STAT_RDMACL_MON_STATUS3),
	pmio_reg_range(YUVSC_R_LIC_LITE_DEBUG_FIFO_STATUS, YUVSC_R_LIC_LITE_DEBUG_STALL_THR_DATA_FIFO),
	pmio_reg_range(YUVSC_R_RGB_CCM33_CRC, YUVSC_R_RGB_CCM33_CRC),
	pmio_reg_range(YUVSC_R_RGB_RGBTOYUV_STREAM_CRC, YUVSC_R_RGB_RGBTOYUV_STREAM_CRC),
	pmio_reg_range(YUVSC_R_YUV_YUV444TO422_STREAM_CRC, YUVSC_R_YUV_YUV444TO422_STREAM_CRC),
	pmio_reg_range(YUVSC_R_YUV_SCALER_STREAM_CRC, YUVSC_R_YUV_SCALER_STREAM_CRC),
	pmio_reg_range(YUVSC_R_RGB_GAMMA_STREAM_CRC, YUVSC_R_RGB_GAMMA_STREAM_CRC),
};

static const struct pmio_access_table yuvsc_volatile_ranges_table = {
	.yes_ranges = yuvsc_volatile_ranges,
	.n_yes_ranges = ARRAY_SIZE(yuvsc_volatile_ranges),
	.no_ranges	= yuvsc_volatile_ranges,
	.n_no_ranges = ARRAY_SIZE(yuvsc_volatile_ranges),
};

static const struct pmio_range yuvsc_cacheable_ranges[] = {
};

static const struct pmio_access_table yuvsc_cacheable_ranges_table = {
	.yes_ranges = yuvsc_cacheable_ranges,
	.n_yes_ranges = ARRAY_SIZE(yuvsc_cacheable_ranges),
	.no_ranges	= yuvsc_cacheable_ranges,
	.n_no_ranges = ARRAY_SIZE(yuvsc_cacheable_ranges),
};

static const struct pmio_range yuvsc_none_ranges[] = {
};

static const struct pmio_access_table yuvsc_none_ranges_table = {
	.yes_ranges = yuvsc_none_ranges,
	.n_yes_ranges = ARRAY_SIZE(yuvsc_none_ranges),
	.no_ranges	= yuvsc_none_ranges,
	.n_no_ranges = ARRAY_SIZE(yuvsc_none_ranges),
};

#endif
