{
    "nl": "/workspaces/tt25a_openram_testchip/runs/wokwi/34-openroad-cts/tt_um_openram_top.nl.v",
    "pnl": "/workspaces/tt25a_openram_testchip/runs/wokwi/34-openroad-cts/tt_um_openram_top.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/workspaces/tt25a_openram_testchip/runs/wokwi/34-openroad-cts/tt_um_openram_top.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/workspaces/tt25a_openram_testchip/runs/wokwi/34-openroad-cts/tt_um_openram_top.odb",
    "sdc": "/workspaces/tt25a_openram_testchip/runs/wokwi/34-openroad-cts/tt_um_openram_top.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/12-openroad-staprepnr/nom_tt_025C_1v80/tt_um_openram_top__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/12-openroad-staprepnr/nom_ss_100C_1v60/tt_um_openram_top__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/12-openroad-staprepnr/nom_ff_n40C_1v95/tt_um_openram_top__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/workspaces/tt25a_openram_testchip/runs/wokwi/05-yosys-jsonheader/tt_um_openram_top.h.json",
    "vh": "/workspaces/tt25a_openram_testchip/runs/wokwi/28-odb-writeverilogheader/tt_um_openram_top.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 4,
        "design__inferred_latch__count": 0,
        "design__instance__count": 706,
        "design__instance__area": 59840.6,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 359,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 6,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 3,
        "power__internal__total": 8.72843e-07,
        "power__switching__total": 1.23451e-07,
        "power__leakage__total": 3.50102e-09,
        "power__total": 9.99796e-07,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.310763,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.306903,
        "timing__hold__ws__corner:nom_tt_025C_1v80": -0.200456,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 9997.28,
        "timing__hold__tns__corner:nom_tt_025C_1v80": -13.9687,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": -0.200456,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 72,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.341262,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9998.94,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 359,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 4,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 3,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.4694669230689807,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 9994.801358335704,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.737926,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9998.033203,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 145,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 4,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.07026260327988756,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 9997.967309482116,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.070263,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9999.283203,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 359,
        "design__max_fanout_violation__count": 6,
        "design__max_cap_violation__count": 3,
        "clock__skew__worst_hold": -0.310763,
        "clock__skew__worst_setup": 0.306903,
        "timing__hold__ws": -0.200456,
        "timing__setup__ws": 9997.28,
        "timing__hold__tns": -13.9687,
        "timing__setup__tns": 0,
        "timing__hold__wns": -0.200456,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 72,
        "timing__hold_r2r__ws": 0.341262,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 9998.94,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 334.88 225.76",
        "design__core__bbox": "2.76 2.72 332.12 223.04",
        "design__io": 45,
        "design__die__area": 75602.5,
        "design__core__area": 72564.6,
        "design__instance__count__stdcell": 705,
        "design__instance__area__stdcell": 7779.96,
        "design__instance__count__macros": 1,
        "design__instance__area__macros": 52060.6,
        "design__instance__utilization": 0.824653,
        "design__instance__utilization__stdcell": 0.379437,
        "design__instance__count__class:macro": 1,
        "design__instance__count__class:buffer": 2,
        "design__instance__count__class:sequential_cell": 144,
        "design__instance__count__class:multi_input_combinational_cell": 272,
        "flow__warnings__count": 2,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 162,
        "design__instance__count__class:tap_cell": 200,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 781.118,
        "design__instance__displacement__mean": 0.899,
        "design__instance__displacement__max": 72.054,
        "route__wirelength__estimated": 26034.2,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 56,
        "design__instance__count__class:clock_buffer": 21,
        "design__instance__count__class:clock_inverter": 10
    }
}