<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>kernel_gemm</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4564197</Best-caseLatency>
            <Average-caseLatency>4564197</Average-caseLatency>
            <Worst-caseLatency>4564197</Worst-caseLatency>
            <Best-caseRealTimeLatency>18.257 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>18.257 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>18.257 ms</Worst-caseRealTimeLatency>
            <Interval-min>4564198</Interval-min>
            <Interval-max>4564198</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <merlinL5>
                <Slack>2.92</Slack>
                <TripCount>10</TripCount>
                <Latency>4559120</Latency>
                <AbsoluteTimeLatency>18236480</AbsoluteTimeLatency>
                <IterationLatency>455912</IterationLatency>
                <InstanceList/>
                <merlinL4_merlinL3_merlinL2>
                    <Slack>2.92</Slack>
                    <TripCount>640</TripCount>
                    <Latency>455680</Latency>
                    <AbsoluteTimeLatency>1822720</AbsoluteTimeLatency>
                    <IterationLatency>712</IterationLatency>
                    <InstanceList/>
                </merlinL4_merlinL3_merlinL2>
            </merlinL5>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:76</SourceLocation>
            <SummaryOfLoopViolations>
                <merlinL5>
                    <Name>merlinL5</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:86</SourceLocation>
                    <merlinL4_merlinL3_merlinL2>
                        <Name>merlinL4_merlinL3_merlinL2</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:99</SourceLocation>
                    </merlinL4_merlinL3_merlinL2>
                </merlinL5>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>110</BRAM_18K>
            <DSP>5</DSP>
            <FF>21692</FF>
            <LUT>27811</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_AWVALID</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_AWREADY</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_AWADDR</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_AWID</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_AWLEN</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_AWBURST</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_AWPROT</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_AWQOS</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_AWREGION</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_AWUSER</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_WVALID</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_WREADY</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_WDATA</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_WSTRB</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_WLAST</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_WID</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_WUSER</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_ARVALID</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_ARREADY</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_ARADDR</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_ARID</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_ARLEN</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_ARBURST</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_ARPROT</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_ARQOS</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_ARREGION</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_ARUSER</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_RVALID</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_RREADY</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_RDATA</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_RLAST</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_RID</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_RUSER</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_RRESP</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_BVALID</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_BREADY</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_BRESP</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_BID</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_C_BUSER</name>
            <Object>merlin_gmem_kernel_gemm_512_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_AWVALID</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_AWREADY</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_AWADDR</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_AWID</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_AWLEN</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_AWBURST</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_AWPROT</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_AWQOS</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_AWREGION</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_AWUSER</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_WVALID</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_WREADY</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_WDATA</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_WSTRB</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_WLAST</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_WID</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_WUSER</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_ARVALID</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_ARREADY</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_ARADDR</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_ARID</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_ARLEN</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_ARBURST</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_ARPROT</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_ARQOS</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_ARREGION</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_ARUSER</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_RVALID</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_RREADY</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_RDATA</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_RLAST</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_RID</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_RUSER</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_RRESP</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_BVALID</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_BREADY</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_BRESP</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_BID</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_64_0_BUSER</name>
            <Object>merlin_gmem_kernel_gemm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_AWVALID</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_AWREADY</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_AWADDR</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_AWID</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_AWLEN</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_AWBURST</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_AWPROT</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_AWQOS</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_AWREGION</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_AWUSER</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_WVALID</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_WREADY</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_WDATA</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_WSTRB</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_WLAST</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_WID</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_WUSER</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_ARVALID</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_ARREADY</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_ARADDR</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_ARID</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_ARLEN</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_ARBURST</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_ARPROT</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_ARQOS</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_ARREGION</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_ARUSER</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_RVALID</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_RREADY</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_RDATA</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_RLAST</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_RID</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_RUSER</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_RRESP</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_BVALID</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_BREADY</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_BRESP</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_BID</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemm_512_0_BUSER</name>
            <Object>merlin_gmem_kernel_gemm_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>kernel_gemm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_gemm_Pipeline_L2_fu_1225</InstName>
                    <ModuleName>kernel_gemm_Pipeline_L2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1225</ID>
                    <BindInstances>i_7_fu_329_p2 index1_4_fu_462_p2 index4_6_fu_474_p2 index3_11_fu_480_p2 index2_7_fu_502_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemm_Pipeline_L21_fu_1242</InstName>
                    <ModuleName>kernel_gemm_Pipeline_L21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1242</ID>
                    <BindInstances>i_5_fu_2600_p2 add_ln2106_fu_2640_p2 index4_1_fu_2815_p2 index3_7_fu_2821_p2 index2_5_fu_2843_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemm_Pipeline_L22_fu_1409</InstName>
                    <ModuleName>kernel_gemm_Pipeline_L22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1409</ID>
                    <BindInstances>i_4_fu_407_p2 add_ln1733_fu_594_p2 index3_4_fu_690_p2 index2_3_fu_696_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemm_Pipeline_merlinL1_fu_1432</InstName>
                    <ModuleName>kernel_gemm_Pipeline_merlinL1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1432</ID>
                    <BindInstances>add_ln117_fu_2696_p2 add_ln136_fu_2878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U194 fadd_32ns_32ns_32_7_full_dsp_1_U193 fmul_32ns_32ns_32_4_max_dsp_1_U194 fadd_32ns_32ns_32_7_full_dsp_1_U193 fmul_32ns_32ns_32_4_max_dsp_1_U194 fadd_32ns_32ns_32_7_full_dsp_1_U193 fmul_32ns_32ns_32_4_max_dsp_1_U194 fadd_32ns_32ns_32_7_full_dsp_1_U193 fmul_32ns_32ns_32_4_max_dsp_1_U194 fadd_32ns_32ns_32_7_full_dsp_1_U193 fmul_32ns_32ns_32_4_max_dsp_1_U194 fadd_32ns_32ns_32_7_full_dsp_1_U193 fmul_32ns_32ns_32_4_max_dsp_1_U194 fadd_32ns_32ns_32_7_full_dsp_1_U193 fmul_32ns_32ns_32_4_max_dsp_1_U194 fadd_32ns_32ns_32_7_full_dsp_1_U193 fmul_32ns_32ns_32_4_max_dsp_1_U194 fadd_32ns_32ns_32_7_full_dsp_1_U193 fmul_32ns_32ns_32_4_max_dsp_1_U194 fadd_32ns_32ns_32_7_full_dsp_1_U193</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemm_Pipeline_L3_fu_1611</InstName>
                    <ModuleName>kernel_gemm_Pipeline_L3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1611</ID>
                    <BindInstances>i_2_fu_371_p2 add_ln1870_fu_384_p2 index3_2_fu_416_p2 index2_1_fu_422_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>B_7_0_buf_U B_7_0_buf_160_U B_7_0_buf_161_U B_7_0_buf_162_U B_7_0_buf_163_U B_7_0_buf_164_U B_7_0_buf_165_U B_7_0_buf_166_U B_7_0_buf_167_U B_7_0_buf_168_U B_7_0_buf_169_U B_7_0_buf_170_U B_7_0_buf_171_U B_7_0_buf_172_U B_7_0_buf_173_U B_7_0_buf_174_U B_7_0_buf_175_U B_7_0_buf_176_U B_7_0_buf_177_U B_7_0_buf_178_U B_7_0_buf_179_U B_7_0_buf_180_U B_7_0_buf_181_U B_7_0_buf_182_U B_7_0_buf_183_U B_7_0_buf_184_U B_7_0_buf_185_U B_7_0_buf_186_U B_7_0_buf_187_U B_7_0_buf_188_U B_7_0_buf_189_U B_7_0_buf_190_U B_7_0_buf_191_U B_7_0_buf_192_U B_7_0_buf_193_U B_7_0_buf_194_U B_7_0_buf_195_U B_7_0_buf_196_U B_7_0_buf_197_U B_7_0_buf_198_U B_7_0_buf_199_U B_7_0_buf_200_U B_7_0_buf_201_U B_7_0_buf_202_U B_7_0_buf_203_U B_7_0_buf_204_U B_7_0_buf_205_U B_7_0_buf_206_U B_7_0_buf_207_U B_7_0_buf_208_U B_7_0_buf_209_U B_7_0_buf_210_U B_7_0_buf_211_U B_7_0_buf_212_U B_7_0_buf_213_U B_7_0_buf_214_U B_7_0_buf_215_U B_7_0_buf_216_U B_7_0_buf_217_U B_7_0_buf_218_U B_7_0_buf_219_U B_7_0_buf_220_U B_7_0_buf_221_U B_7_0_buf_222_U B_7_0_buf_223_U B_7_0_buf_224_U B_7_0_buf_225_U B_7_0_buf_226_U B_7_0_buf_227_U B_7_0_buf_228_U B_7_0_buf_229_U B_7_0_buf_230_U B_7_0_buf_231_U B_7_0_buf_232_U B_7_0_buf_233_U B_7_0_buf_234_U B_7_0_buf_235_U B_7_0_buf_236_U B_7_0_buf_237_U B_7_0_buf_238_U B_7_0_buf_239_U B_7_0_buf_240_U B_7_0_buf_241_U B_7_0_buf_242_U B_7_0_buf_243_U B_7_0_buf_244_U B_7_0_buf_245_U B_7_0_buf_246_U B_7_0_buf_247_U B_7_0_buf_248_U B_7_0_buf_249_U B_7_0_buf_250_U B_7_0_buf_251_U B_7_0_buf_252_U B_7_0_buf_253_U B_7_0_buf_254_U B_7_0_buf_255_U B_7_0_buf_256_U B_7_0_buf_257_U B_7_0_buf_258_U B_7_0_buf_259_U B_7_0_buf_260_U B_7_0_buf_261_U B_7_0_buf_262_U B_7_0_buf_263_U B_7_0_buf_264_U B_7_0_buf_265_U B_7_0_buf_266_U B_7_0_buf_267_U B_7_0_buf_268_U B_7_0_buf_269_U B_7_0_buf_270_U B_7_0_buf_271_U B_7_0_buf_272_U B_7_0_buf_273_U B_7_0_buf_274_U B_7_0_buf_275_U B_7_0_buf_276_U B_7_0_buf_277_U B_7_0_buf_278_U B_7_0_buf_279_U B_7_0_buf_280_U B_7_0_buf_281_U B_7_0_buf_282_U B_7_0_buf_283_U B_7_0_buf_284_U B_7_0_buf_285_U B_7_0_buf_286_U B_7_0_buf_287_U B_7_0_buf_288_U B_7_0_buf_289_U B_7_0_buf_290_U B_7_0_buf_291_U B_7_0_buf_292_U B_7_0_buf_293_U B_7_0_buf_294_U B_7_0_buf_295_U B_7_0_buf_296_U B_7_0_buf_297_U B_7_0_buf_298_U B_7_0_buf_299_U B_7_0_buf_300_U B_7_0_buf_301_U B_7_0_buf_302_U B_7_0_buf_303_U B_7_0_buf_304_U B_7_0_buf_305_U B_7_0_buf_306_U B_7_0_buf_307_U B_7_0_buf_308_U B_7_0_buf_309_U B_7_0_buf_310_U B_7_0_buf_311_U B_7_0_buf_312_U B_7_0_buf_313_U B_7_0_buf_314_U B_7_0_buf_315_U B_7_0_buf_316_U B_7_0_buf_317_U B_7_0_buf_318_U A_7_0_buf_U A_7_0_buf_10_U A_7_0_buf_11_U A_7_0_buf_12_U A_7_0_buf_13_U A_7_0_buf_14_U A_7_0_buf_15_U A_7_0_buf_16_U A_7_0_buf_17_U A_7_0_buf_18_U C_buf_U C_buf_16_U C_buf_17_U C_buf_18_U C_buf_19_U C_buf_20_U C_buf_21_U C_buf_22_U C_buf_23_U C_buf_24_U C_buf_25_U C_buf_26_U C_buf_27_U C_buf_28_U C_buf_29_U C_buf_30_U add_ln86_fu_1688_p2 add_ln136_fu_1771_p2 add_ln99_1_fu_1797_p2 add_ln99_fu_1803_p2 add_ln136_1_fu_1835_p2 add_ln136_2_fu_1864_p2 add_ln105_fu_1902_p2 add_ln110_fu_2015_p2 add_ln105_1_fu_2020_p2 control_s_axi_U merlin_gmem_kernel_gemm_512_0_m_axi_U merlin_gmem_kernel_gemm_512_C_m_axi_U merlin_gmem_kernel_gemm_64_0_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_gemm_Pipeline_L2</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5003</Best-caseLatency>
                    <Average-caseLatency>5003</Average-caseLatency>
                    <Worst-caseLatency>5003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.012 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.012 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.012 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>5000</TripCount>
                        <Latency>5001</Latency>
                        <AbsoluteTimeLatency>20.004 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2027~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:80</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:80</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1090</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>586</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_329_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078" STORAGESUBTYPE="" URAM="0" VARIABLE="i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_4_fu_462_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index4_6_fu_474_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index3_11_fu_480_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index3_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_7_fu_502_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemm_Pipeline_L21</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>403</Best-caseLatency>
                    <Average-caseLatency>403</Average-caseLatency>
                    <Worst-caseLatency>403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.612 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.612 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.612 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>400</TripCount>
                        <Latency>401</Latency>
                        <AbsoluteTimeLatency>1.604 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2027~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:83</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:83</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>671</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>621</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_2600_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078" STORAGESUBTYPE="" URAM="0" VARIABLE="i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2106_fu_2640_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln2106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index4_1_fu_2815_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2110" STORAGESUBTYPE="" URAM="0" VARIABLE="index4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index3_7_fu_2821_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2110" STORAGESUBTYPE="" URAM="0" VARIABLE="index3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_5_fu_2843_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2110" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemm_Pipeline_L22</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>43</Best-caseLatency>
                    <Average-caseLatency>43</Average-caseLatency>
                    <Worst-caseLatency>43</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.172 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.172 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.172 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>43</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>40</TripCount>
                        <Latency>41</Latency>
                        <AbsoluteTimeLatency>0.164 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1664~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:96</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:96</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>593</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>330</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_407_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1733_fu_594_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1733" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1733"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index3_4_fu_690_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1737" STORAGESUBTYPE="" URAM="0" VARIABLE="index3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_3_fu_696_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1737" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemm_Pipeline_merlinL1</Name>
            <Loops>
                <merlinL1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>707</Best-caseLatency>
                    <Average-caseLatency>707</Average-caseLatency>
                    <Worst-caseLatency>707</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.828 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.828 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.828 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>707</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL1>
                        <Name>merlinL1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>10</TripCount>
                        <Latency>705</Latency>
                        <AbsoluteTimeLatency>2.820 us</AbsoluteTimeLatency>
                        <PipelineII>70</PipelineII>
                        <PipelineDepth>76</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:78</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL1>
                            <Name>merlinL1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:117</SourceLocation>
                        </merlinL1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1531</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2066</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_2696_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_2878_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U194" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U193" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U194" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U193" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U194" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul41_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U193" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U194" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul41_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U193" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U194" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul41_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U193" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U194" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul41_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U193" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U194" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul41_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U193" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U194" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul41_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U193" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U194" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul41_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U193" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U194" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul41_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U193" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemm_Pipeline_L3</Name>
            <Loops>
                <L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>43</Best-caseLatency>
                    <Average-caseLatency>43</Average-caseLatency>
                    <Worst-caseLatency>43</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.172 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.172 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.172 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>43</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L3>
                        <Name>L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>40</TripCount>
                        <Latency>41</Latency>
                        <AbsoluteTimeLatency>0.164 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1785~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:143</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L3>
                            <Name>L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1845~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:143</SourceLocation>
                        </L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>652</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>445</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_371_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1845" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1870_fu_384_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1870" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1870"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index3_2_fu_416_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1875" STORAGESUBTYPE="" URAM="0" VARIABLE="index3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index2_1_fu_422_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1875" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemm</Name>
            <Loops>
                <merlinL5>
                    <merlinL4_merlinL3_merlinL2/>
                </merlinL5>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4564197</Best-caseLatency>
                    <Average-caseLatency>4564197</Average-caseLatency>
                    <Worst-caseLatency>4564197</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.257 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.257 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.257 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4564198</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL5>
                        <Name>merlinL5</Name>
                        <Slack>2.92</Slack>
                        <TripCount>10</TripCount>
                        <Latency>4559120</Latency>
                        <AbsoluteTimeLatency>18.236 ms</AbsoluteTimeLatency>
                        <IterationLatency>455912</IterationLatency>
                        <PipelineDepth>455912</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_gemm_Pipeline_L22_fu_1409</Instance>
                            <Instance>grp_kernel_gemm_Pipeline_L3_fu_1611</Instance>
                        </InstanceList>
                        <merlinL4_merlinL3_merlinL2>
                            <Name>merlinL4_merlinL3_merlinL2</Name>
                            <Slack>2.92</Slack>
                            <TripCount>640</TripCount>
                            <Latency>455680</Latency>
                            <AbsoluteTimeLatency>1.823 ms</AbsoluteTimeLatency>
                            <IterationLatency>712</IterationLatency>
                            <PipelineDepth>712</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_kernel_gemm_Pipeline_merlinL1_fu_1432</Instance>
                            </InstanceList>
                        </merlinL4_merlinL3_merlinL2>
                    </merlinL5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL5>
                            <Name>merlinL5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:86</SourceLocation>
                            <merlinL4_merlinL3_merlinL2>
                                <Name>merlinL4_merlinL3_merlinL2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:99</SourceLocation>
                            </merlinL4_merlinL3_merlinL2>
                        </merlinL5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>110</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>21692</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>27811</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_160_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_160"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_161_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_161"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_162_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_162"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_163_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_163"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_164_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_164"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_165_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_165"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_166_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_166"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_167_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_167"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_168_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_168"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_169_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_169"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_170_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_170"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_171_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_171"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_172_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_172"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_173_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_173"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_174_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_174"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_175_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_175"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_176_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_176"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_177_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_177"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_178_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_178"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_179_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_179"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_180_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_180"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_181_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_181"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_182_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_182"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_183_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_183"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_184_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_184"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_185_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_185"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_186_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_186"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_187_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_187"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_188_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_188"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_189_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_189"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_190_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_190"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_191_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_191"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_192_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_192"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_193_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_193"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_194_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_194"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_195_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_195"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_196_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_196"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_197_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_197"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_198_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_198"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_199_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_199"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_200_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_200"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_201_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_201"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_202_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_202"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_203_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_203"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_204_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_204"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_205_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_205"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_206_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_206"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_207_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_207"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_208_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_208"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_209_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_209"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_210_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_210"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_211_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_211"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_212_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_212"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_213_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_213"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_214_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_214"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_215_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_215"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_216_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_216"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_217_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_217"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_218_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_218"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_219_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_219"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_220_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_220"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_221_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_221"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_222_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_222"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_223_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_223"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_224_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_224"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_225_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_225"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_226_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_226"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_227_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_227"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_228_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_228"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_229_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_229"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_230_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_230"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_231_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_231"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_232_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_232"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_233_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_233"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_234_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_234"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_235_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_235"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_236_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_236"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_237_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_237"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_238_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_238"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_239_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_239"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_240_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_240"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_241_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_241"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_242_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_242"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_243_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_243"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_244_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_244"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_245_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_245"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_246_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_246"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_247_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_247"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_248_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_248"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_249_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_249"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_250_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_250"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_251_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_251"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_252_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_252"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_253_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_253"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_254_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_254"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_255_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_255"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_256_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_256"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_257_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_257"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_258_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_258"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_259_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_259"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_260_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_260"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_261_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_261"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_262_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_262"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_263_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_263"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_264_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_264"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_265_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_265"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_266_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_266"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_267_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_267"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_268_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_268"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_269_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_269"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_270_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_270"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_271_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_271"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_272_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_272"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_273_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_273"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_274_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_274"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_275_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_275"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_276_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_276"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_277_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_277"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_278_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_278"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_279_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_279"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_280_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_280"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_281_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_281"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_282_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_282"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_283_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_283"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_284_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_284"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_285_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_285"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_286_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_286"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_287_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_287"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_288_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_288"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_289_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_289"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_290_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_290"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_291_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_291"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_292_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_292"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_293_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_293"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_294_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_294"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_295_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_295"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_296_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_296"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_297_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_297"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_298_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_298"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_299_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_299"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_300_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_300"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_301_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_301"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_302_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_302"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_303_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_303"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_304_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_304"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_305_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_305"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_306_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_306"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_307_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_307"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_308_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_308"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_309_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_309"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_310_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_310"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_311_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_311"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_312_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_312"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_313_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_313"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_314_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_314"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_315_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_315"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_316_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_316"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_317_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_317"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_0_buf_318_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:66" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7_0_buf_318"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:73" STORAGESIZE="32 1000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_7_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_10_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:73" STORAGESIZE="32 1000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_7_0_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_11_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:73" STORAGESIZE="32 1000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_7_0_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_12_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:73" STORAGESIZE="32 1000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_7_0_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_13_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:73" STORAGESIZE="32 1000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_7_0_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_14_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:73" STORAGESIZE="32 1000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_7_0_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_15_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:73" STORAGESIZE="32 1000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_7_0_buf_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:73" STORAGESIZE="32 1000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_7_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:73" STORAGESIZE="32 1000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_7_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:73" STORAGESIZE="32 1000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_7_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:90" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:90" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:90" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:90" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:90" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:90" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:90" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:90" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:90" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:90" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:90" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:90" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:90" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_buf_28_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:90" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_buf_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:90" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:90" STORAGESIZE="32 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_buf_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_1688_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_1771_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3_merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_1_fu_1797_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3_merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_1803_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3_merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_1_fu_1835_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3_merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_2_fu_1864_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3_merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_1902_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3_merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_2015_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3_merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_1_fu_2020_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105_1"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemm_512_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemm_512_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemm_512_C" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemm_512_C_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemm_64_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemm_64_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="xo" ipname="kernel_gemm"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="C" index="0" direction="inout" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemm_512_C" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="C_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="1" direction="in" srcType="merlin_uint_64*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemm_64_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="2" direction="in" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemm_512_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="C_1" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 31 to 0 of C"/>
                    </fields>
                </register>
                <register offset="0x14" name="C_2" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 63 to 32 of C"/>
                    </fields>
                </register>
                <register offset="0x1c" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x20" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x28" name="B_1" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 31 to 0 of B"/>
                    </fields>
                </register>
                <register offset="0x2c" name="B_2" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 63 to 32 of B"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="C"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_merlin_gmem_kernel_gemm_512_C:m_axi_merlin_gmem_kernel_gemm_64_0:m_axi_merlin_gmem_kernel_gemm_512_0</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemm_512_C" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemm_512_C_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMM_512_C_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_C_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="C"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemm_64_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemm_64_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMM_64_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemm_64_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="512" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemm_512_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemm_512_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMM_512_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemm_512_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="B"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_merlin_gmem_kernel_gemm_512_0">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemm_512_C">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemm_64_0">64 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">C_1, 0x10, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">C_2, 0x14, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">A_1, 0x1c, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x20, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">B_1, 0x28, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">B_2, 0x2c, 32, W, Data signal of B, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="C">inout, merlin_uint_512*</column>
                    <column name="A">in, merlin_uint_64*</column>
                    <column name="B">in, merlin_uint_512*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="C">m_axi_merlin_gmem_kernel_gemm_512_C, interface, , </column>
                    <column name="C">s_axi_control, register, offset, name=C_1 offset=0x10 range=32</column>
                    <column name="C">s_axi_control, register, offset, name=C_2 offset=0x14 range=32</column>
                    <column name="A">m_axi_merlin_gmem_kernel_gemm_64_0, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x1c range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x20 range=32</column>
                    <column name="B">m_axi_merlin_gmem_kernel_gemm_512_0, interface, , </column>
                    <column name="B">s_axi_control, register, offset, name=B_1 offset=0x28 range=32</column>
                    <column name="B">s_axi_control, register, offset, name=B_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_merlin_gmem_kernel_gemm_512_0">read, 400, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemm_512_C">read, 40, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemm_512_C">write, 40, 512, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1845:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemm_64_0">read, 625, 512, , </column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_merlin_gmem_kernel_gemm_512_0">B, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemm_512_0">B, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 400, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemm_512_C">C, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemm_512_C">C, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_merlin_gmem_kernel_gemm_512_C">C, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 40, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemm_512_C">C, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Widen Fail, , L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1845:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemm_512_C">C, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_merlin_gmem_kernel_gemm_512_C">C, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Inferred, 40, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1845:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemm_64_0">A, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widened, 625, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemm_64_0">A, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Inferred, 5000, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/bert_100_64_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078:3, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemm.c:41" status="valid" parentFunction="kernel_gemm" variable="A" isDirective="0" options="m_axi port=A offset=slave depth=5000 bundle=merlin_gmem_kernel_gemm_64_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemm.c:43" status="valid" parentFunction="kernel_gemm" variable="B" isDirective="0" options="m_axi port=B offset=slave depth=400 bundle=merlin_gmem_kernel_gemm_512_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemm.c:45" status="valid" parentFunction="kernel_gemm" variable="C" isDirective="0" options="m_axi port=C offset=slave depth=400 bundle=merlin_gmem_kernel_gemm_512_C"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemm.c:47" status="valid" parentFunction="kernel_gemm" variable="A" isDirective="0" options="s_axilite port=A bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemm.c:49" status="valid" parentFunction="kernel_gemm" variable="B" isDirective="0" options="s_axilite port=B bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemm.c:51" status="valid" parentFunction="kernel_gemm" variable="C" isDirective="0" options="s_axilite port=C bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemm.c:53" status="valid" parentFunction="kernel_gemm" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemm.c:55" status="invalid" parentFunction="kernel_gemm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemm.c:57" status="invalid" parentFunction="kernel_gemm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemm.c:59" status="invalid" parentFunction="kernel_gemm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemm.c:68" status="valid" parentFunction="kernel_gemm" variable="B_7_0_buf" isDirective="0" options="variable=B_7_0_buf complete dim=4"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemm.c:70" status="valid" parentFunction="kernel_gemm" variable="B_7_0_buf" isDirective="0" options="variable=B_7_0_buf cyclic factor=2 dim=3"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemm.c:72" status="valid" parentFunction="kernel_gemm" variable="B_7_0_buf" isDirective="0" options="variable=B_7_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemm.c:75" status="valid" parentFunction="kernel_gemm" variable="A_7_0_buf" isDirective="0" options="variable=A_7_0_buf complete dim=4"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemm.c:92" status="valid" parentFunction="kernel_gemm" variable="C_buf" isDirective="0" options="variable=C_buf complete dim=3"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemm.c:94" status="valid" parentFunction="kernel_gemm" variable="C_buf" isDirective="0" options="variable=C_buf cyclic factor=2 dim=2"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemm.c:125" status="valid" parentFunction="kernel_gemm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_gemm.c:135" status="valid" parentFunction="kernel_gemm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:50" status="valid" parentFunction="memcpy_wide_bus_single_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:64" status="valid" parentFunction="memcpy_wide_bus_single_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:78" status="valid" parentFunction="memcpy_wide_bus_single_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:92" status="valid" parentFunction="memcpy_wide_bus_single_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:105" status="valid" parentFunction="memcpy_wide_bus_single_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:119" status="valid" parentFunction="memcpy_wide_bus_single_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:132" status="valid" parentFunction="memcpy_wide_bus_single_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:146" status="valid" parentFunction="memcpy_wide_bus_single_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:160" status="valid" parentFunction="memcpy_wide_bus_single_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:175" status="valid" parentFunction="memcpy_wide_bus_single_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:189" status="valid" parentFunction="memcpy_wide_bus_single_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:205" status="valid" parentFunction="memcpy_wide_bus_single_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:221" status="valid" parentFunction="memcpy_wide_bus_single_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:238" status="valid" parentFunction="memcpy_wide_bus_single_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:255" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:276" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:286" status="invalid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:290" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:295" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:305" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:317" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:329" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:341" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:353" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:365" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:377" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:389" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:401" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:413" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:425" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:437" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:449" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:461" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:473" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:489" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:507" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:518" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:533" status="invalid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:537" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:542" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:551" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:559" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:567" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:575" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:583" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:591" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:599" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:607" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:615" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:623" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:631" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:639" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:647" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:655" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:663" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:673" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:685" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:706" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:716" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:720" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:725" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:735" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:747" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:759" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:771" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:783" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:795" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:807" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:823" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:841" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:852" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:867" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:871" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:876" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:885" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:893" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:901" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:909" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:917" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:925" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:933" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:943" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:955" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:976" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:986" status="invalid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:990" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:995" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1005" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1017" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1029" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1041" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1053" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1065" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1077" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1089" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1101" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1113" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1125" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1137" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1149" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1161" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1173" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1189" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1207" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1218" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1233" status="invalid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1237" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1242" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1251" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1259" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1267" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1275" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1283" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1291" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1299" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1307" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1315" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1323" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1331" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1339" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1347" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1355" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1363" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1373" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1385" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1406" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1416" status="invalid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1420" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1425" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1435" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1447" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1459" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1471" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1483" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1495" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1507" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1519" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1531" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1543" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1555" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1567" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1579" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1591" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1601" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1611" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1621" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1631" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1641" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1651" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1661" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1671" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1681" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1691" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1701" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1711" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1721" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1731" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1741" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1751" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1761" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1777" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1795" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1806" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1821" status="invalid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1825" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1830" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1837" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1845" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1853" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1861" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1869" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1877" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1885" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1893" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1901" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1909" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1917" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1925" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1933" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1941" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1949" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1957" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1965" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1973" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1981" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1989" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1997" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2005" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2013" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2021" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2029" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2037" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2045" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2053" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2061" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2069" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2077" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2087" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2099" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2120" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2130" status="invalid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2134" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2139" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2149" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2161" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2173" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2185" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2197" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2209" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2221" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2233" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2245" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2257" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2269" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2281" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2293" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2305" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2315" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2325" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2335" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2345" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2355" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2365" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2375" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2385" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2395" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2405" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2415" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2425" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2435" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2445" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2455" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2465" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2475" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2485" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2495" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2505" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2515" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2525" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2535" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2545" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2555" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2565" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2575" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2585" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2595" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2605" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2615" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2625" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2635" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2645" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2655" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2665" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2675" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2685" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2695" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2705" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2715" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2725" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2735" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2745" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2755" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2765" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2775" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2785" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2795" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2811" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2829" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2840" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2855" status="invalid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2859" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2864" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2871" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2879" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2887" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2895" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2903" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2911" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2919" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2927" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2935" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2943" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2951" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2959" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2967" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2975" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2983" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2991" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2999" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3007" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3015" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3023" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3031" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3039" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3047" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3055" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3063" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3071" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3079" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3087" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3095" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3103" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3111" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3119" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3127" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3135" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3143" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3151" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3159" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3167" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3175" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3183" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3191" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3199" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3207" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3215" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3223" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3231" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3239" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3247" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3255" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3263" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3271" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3279" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3287" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3295" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3303" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3311" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3319" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3327" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3335" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3343" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3351" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3359" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3367" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3377" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3389" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3411" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3422" status="invalid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3426" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3431" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3441" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3453" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3465" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3477" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3489" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3501" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3513" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3525" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3537" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3549" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3561" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3573" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3585" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3597" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3609" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3625" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3642" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3656" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3673" status="invalid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3677" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3682" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3692" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3701" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3710" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3719" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3728" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3737" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3746" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3755" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3764" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3773" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3782" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3791" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3800" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3809" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3818" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3829" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3843" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3864" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3875" status="invalid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3879" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3884" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3894" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3906" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3918" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3930" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3942" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3954" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3966" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3982" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3999" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4013" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:4030" status="invalid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:4034" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4039" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4049" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4058" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4067" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4076" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4085" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4094" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4103" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4114" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:346" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:388" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:400" status="invalid" parentFunction="memcpy_wide_bus_read_char_3d_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:404" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:410" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:421" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:434" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:449" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:467" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:488" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:502" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:538" status="invalid" parentFunction="memcpy_wide_bus_write_char_3d_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:542" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:548" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:556" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:579" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:592" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:607" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:649" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:661" status="invalid" parentFunction="memcpy_wide_bus_read_short_3d_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:665" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:671" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:682" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:695" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:710" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:728" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:749" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:763" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:799" status="invalid" parentFunction="memcpy_wide_bus_write_short_3d_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:803" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:809" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:817" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:840" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:853" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:868" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:911" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:923" status="invalid" parentFunction="memcpy_wide_bus_read_int_3d_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:927" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:933" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:944" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:971" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:989" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1010" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1024" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1060" status="invalid" parentFunction="memcpy_wide_bus_write_int_3d_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1064" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1070" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1078" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1101" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1114" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1129" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1172" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1184" status="invalid" parentFunction="memcpy_wide_bus_read_long_3d_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1188" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1194" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1205" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1232" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1250" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1271" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1285" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1321" status="invalid" parentFunction="memcpy_wide_bus_write_long_3d_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1325" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1331" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1339" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1362" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1375" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1390" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1433" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1445" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_3d_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1449" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1455" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1466" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1493" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1511" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1532" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1546" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1582" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_3d_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1586" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1592" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1600" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1624" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1637" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1652" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1694" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1706" status="invalid" parentFunction="memcpy_wide_bus_read_float_3d_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1710" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1716" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1727" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1755" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1773" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1793" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1809" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1846" status="invalid" parentFunction="memcpy_wide_bus_write_float_3d_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1850" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1856" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1866" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1892" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1907" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1923" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1965" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1978" status="invalid" parentFunction="memcpy_wide_bus_read_double_3d_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1982" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1988" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1999" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2028" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:2046" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2084" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2101" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:2121" status="invalid" parentFunction="memcpy_wide_bus_write_double_3d_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:2125" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2131" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2141" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2167" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2182" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:423" status="valid" parentFunction="memcpy_wide_bus_read_char_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:473" status="valid" parentFunction="memcpy_wide_bus_read_char_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:486" status="invalid" parentFunction="memcpy_wide_bus_read_char_4d_10_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:490" status="valid" parentFunction="memcpy_wide_bus_read_char_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:496" status="valid" parentFunction="memcpy_wide_bus_read_char_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:551" status="valid" parentFunction="memcpy_wide_bus_read_char_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:571" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:619" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:634" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:653" status="invalid" parentFunction="memcpy_wide_bus_write_char_4d_10_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:657" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:663" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:710" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:724" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:741" status="valid" parentFunction="memcpy_wide_bus_read_short_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:791" status="valid" parentFunction="memcpy_wide_bus_read_short_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:804" status="invalid" parentFunction="memcpy_wide_bus_read_short_4d_10_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:808" status="valid" parentFunction="memcpy_wide_bus_read_short_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:814" status="valid" parentFunction="memcpy_wide_bus_read_short_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:869" status="valid" parentFunction="memcpy_wide_bus_read_short_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:889" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:937" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:952" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:971" status="invalid" parentFunction="memcpy_wide_bus_write_short_4d_10_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:975" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:981" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1028" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1042" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1059" status="valid" parentFunction="memcpy_wide_bus_read_int_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1110" status="valid" parentFunction="memcpy_wide_bus_read_int_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1123" status="invalid" parentFunction="memcpy_wide_bus_read_int_4d_10_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1127" status="valid" parentFunction="memcpy_wide_bus_read_int_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1133" status="valid" parentFunction="memcpy_wide_bus_read_int_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1188" status="valid" parentFunction="memcpy_wide_bus_read_int_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1208" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1255" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1270" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1289" status="invalid" parentFunction="memcpy_wide_bus_write_int_4d_10_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1293" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1299" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1346" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1360" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1377" status="valid" parentFunction="memcpy_wide_bus_read_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1428" status="valid" parentFunction="memcpy_wide_bus_read_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1441" status="invalid" parentFunction="memcpy_wide_bus_read_long_4d_10_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1445" status="valid" parentFunction="memcpy_wide_bus_read_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1451" status="valid" parentFunction="memcpy_wide_bus_read_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1506" status="valid" parentFunction="memcpy_wide_bus_read_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1526" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1573" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1588" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1607" status="invalid" parentFunction="memcpy_wide_bus_write_long_4d_10_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1611" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1617" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1664" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1678" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1695" status="valid" parentFunction="memcpy_wide_bus_read_long_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1746" status="valid" parentFunction="memcpy_wide_bus_read_long_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1759" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_4d_10_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1763" status="valid" parentFunction="memcpy_wide_bus_read_long_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1769" status="valid" parentFunction="memcpy_wide_bus_read_long_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1824" status="valid" parentFunction="memcpy_wide_bus_read_long_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1845" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1892" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1907" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1926" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_4d_10_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1930" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1936" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1984" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1998" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:2015" status="valid" parentFunction="memcpy_wide_bus_read_float_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2065" status="valid" parentFunction="memcpy_wide_bus_read_float_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:2079" status="invalid" parentFunction="memcpy_wide_bus_read_float_4d_10_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:2083" status="valid" parentFunction="memcpy_wide_bus_read_float_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2089" status="valid" parentFunction="memcpy_wide_bus_read_float_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2147" status="valid" parentFunction="memcpy_wide_bus_read_float_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:2168" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2214" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2232" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:2253" status="invalid" parentFunction="memcpy_wide_bus_write_float_4d_10_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:2257" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2263" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2314" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2329" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:2348" status="valid" parentFunction="memcpy_wide_bus_read_double_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2398" status="valid" parentFunction="memcpy_wide_bus_read_double_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:2413" status="invalid" parentFunction="memcpy_wide_bus_read_double_4d_10_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:2417" status="valid" parentFunction="memcpy_wide_bus_read_double_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2423" status="valid" parentFunction="memcpy_wide_bus_read_double_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2483" status="valid" parentFunction="memcpy_wide_bus_read_double_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:2504" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2550" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2568" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:2589" status="invalid" parentFunction="memcpy_wide_bus_write_double_4d_10_8_8_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:2593" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2599" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2650" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2666" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_10_8_8_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_64.h:33" status="warning" parentFunction="merlin_get_range_64" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_64.h:40" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:47" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:54" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:61" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_64.h:74" status="warning" parentFunction="merlin_set_range_64" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_64.h:80" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:87" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:94" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:101" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_512.h:33" status="warning" parentFunction="merlin_get_range_512" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_512.h:40" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:47" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:54" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:61" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_512.h:74" status="warning" parentFunction="merlin_set_range_512" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_512.h:80" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:87" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:94" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:101" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

