{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547129127236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547129127237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 10 22:05:26 2019 " "Processing started: Thu Jan 10 22:05:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547129127237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547129127237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sc_computer -c sc_computer " "Command: quartus_sta sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547129127237 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1547129127474 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1547129129246 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547129129327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547129129327 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1547129130998 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sc_computer.sdc " "Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1547129131149 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1547129131149 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131195 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_and_mem_clock:inst2\|clock_out clock_and_mem_clock:inst2\|clock_out " "create_clock -period 1.000 -name clock_and_mem_clock:inst2\|clock_out clock_and_mem_clock:inst2\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131195 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " "create_clock -period 1.000 -name sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131195 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131195 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~143  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|Add0~143  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~5  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~27  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~14  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~16  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~30  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~31  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~33  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~44  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~44  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~48  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~48  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~49  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~49  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~6  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131211 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547129131211 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1547129131224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547129131225 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1547129131229 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1547129131249 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547129132520 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547129132520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.155 " "Worst-case setup slack is -22.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129132523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129132523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.155          -23373.874 clock_and_mem_clock:inst2\|clock_out  " "  -22.155          -23373.874 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129132523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.805             -83.137 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -16.805             -83.137 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129132523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.474           -2179.325 CLK  " "  -16.474           -2179.325 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129132523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547129132523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.032 " "Worst-case hold slack is -7.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129132697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129132697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.032            -731.111 CLK  " "   -7.032            -731.111 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129132697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.330             -30.480 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -6.330             -30.480 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129132697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.802           -1353.567 clock_and_mem_clock:inst2\|clock_out  " "   -2.802           -1353.567 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129132697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547129132697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547129132703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547129132707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.523 " "Worst-case minimum pulse width slack is -4.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129132710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129132710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.523            -617.782 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -4.523            -617.782 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129132710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -802.423 clock_and_mem_clock:inst2\|clock_out  " "   -2.174            -802.423 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129132710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -310.832 CLK  " "   -2.174            -310.832 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129132710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547129132710 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1547129133951 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1547129134013 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1547129134013 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1547129144973 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~143  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|Add0~143  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~5  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~27  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~14  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~16  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~30  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~31  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~33  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~44  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~44  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~48  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~48  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~49  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~49  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~6  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145342 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547129145342 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145344 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547129145753 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547129145753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.294 " "Worst-case setup slack is -22.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.294          -23498.910 clock_and_mem_clock:inst2\|clock_out  " "  -22.294          -23498.910 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.805           -2212.826 CLK  " "  -16.805           -2212.826 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.652             -82.519 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -16.652             -82.519 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547129145757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.832 " "Worst-case hold slack is -6.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.832            -706.853 CLK  " "   -6.832            -706.853 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.411             -30.806 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -6.411             -30.806 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.734           -1226.675 clock_and_mem_clock:inst2\|clock_out  " "   -2.734           -1226.675 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547129145930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547129145933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547129145936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.472 " "Worst-case minimum pulse width slack is -4.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.472            -625.582 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -4.472            -625.582 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -799.758 clock_and_mem_clock:inst2\|clock_out  " "   -2.174            -799.758 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -319.907 CLK  " "   -2.174            -319.907 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129145940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547129145940 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1547129147121 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1547129147295 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1547129147295 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1547129158098 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~143  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|Add0~143  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~5  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~27  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~14  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~16  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~30  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~31  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~33  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~44  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~44  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~48  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~48  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~49  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~49  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~6  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158456 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547129158456 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158459 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547129158619 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547129158619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.636 " "Worst-case setup slack is -14.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.636          -15097.488 clock_and_mem_clock:inst2\|clock_out  " "  -14.636          -15097.488 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.071           -1535.553 CLK  " "  -12.071           -1535.553 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.030             -54.565 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -11.030             -54.565 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547129158623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.881 " "Worst-case hold slack is -3.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.881            -398.031 CLK  " "   -3.881            -398.031 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.661             -17.710 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -3.661             -17.710 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.486            -609.629 clock_and_mem_clock:inst2\|clock_out  " "   -1.486            -609.629 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547129158789 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547129158793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547129158797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.912 " "Worst-case minimum pulse width slack is -2.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.912            -309.926 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -2.912            -309.926 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -332.258 CLK  " "   -2.174            -332.258 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -207.617 clock_and_mem_clock:inst2\|clock_out  " "   -2.174            -207.617 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129158801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547129158801 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1547129159959 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~143  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|Add0~143  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~5  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~27  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~14  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~16  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~30  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~31  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~33  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~44  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~44  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~48  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~48  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~49  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~49  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~6  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160646 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547129160646 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160649 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547129160807 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547129160807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.641 " "Worst-case setup slack is -13.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.641          -14099.452 clock_and_mem_clock:inst2\|clock_out  " "  -13.641          -14099.452 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.298           -1436.473 CLK  " "  -11.298           -1436.473 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.263             -50.834 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -10.263             -50.834 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547129160812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.734 " "Worst-case hold slack is -3.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.734            -383.264 CLK  " "   -3.734            -383.264 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.397             -16.387 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -3.397             -16.387 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470            -671.247 clock_and_mem_clock:inst2\|clock_out  " "   -1.470            -671.247 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547129160983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547129160988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547129160992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.576 " "Worst-case minimum pulse width slack is -2.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.576            -276.685 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -2.576            -276.685 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -323.403 CLK  " "   -2.174            -323.403 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -177.295 clock_and_mem_clock:inst2\|clock_out  " "   -2.174            -177.295 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547129160998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547129160998 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547129163807 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547129163811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5060 " "Peak virtual memory: 5060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547129164024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 10 22:06:04 2019 " "Processing ended: Thu Jan 10 22:06:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547129164024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547129164024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547129164024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547129164024 ""}
