#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct 25 00:23:16 2022
# Process ID: 4812
# Current directory: C:/SSTU Dosyalar/project_experiment_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10828 C:\SSTU Dosyalar\project_experiment_2\project_experiment_2.xpr
# Log file: C:/SSTU Dosyalar/project_experiment_2/vivado.log
# Journal file: C:/SSTU Dosyalar/project_experiment_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TOP_Module
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1168.387 ; gain = 172.832
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_Module' [C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sources_1/new/TOP_Module.v:4]
INFO: [Synth 8-6157] synthesizing module 'DECODER' [C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sources_1/new/MSI_Library.v:5]
INFO: [Synth 8-226] default block is never used [C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sources_1/new/MSI_Library.v:11]
INFO: [Synth 8-6155] done synthesizing module 'DECODER' (1#1) [C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sources_1/new/MSI_Library.v:5]
INFO: [Synth 8-6155] done synthesizing module 'TOP_Module' (2#1) [C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sources_1/new/TOP_Module.v:4]
WARNING: [Synth 8-3917] design TOP_Module has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design TOP_Module has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design TOP_Module has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design TOP_Module has port an[0] driven by constant 0
WARNING: [Synth 8-3331] design TOP_Module has unconnected port sw[7]
WARNING: [Synth 8-3331] design TOP_Module has unconnected port sw[6]
WARNING: [Synth 8-3331] design TOP_Module has unconnected port sw[5]
WARNING: [Synth 8-3331] design TOP_Module has unconnected port sw[4]
WARNING: [Synth 8-3331] design TOP_Module has unconnected port btn[3]
WARNING: [Synth 8-3331] design TOP_Module has unconnected port btn[2]
WARNING: [Synth 8-3331] design TOP_Module has unconnected port btn[1]
WARNING: [Synth 8-3331] design TOP_Module has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1231.938 ; gain = 236.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1231.938 ; gain = 236.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1231.938 ; gain = 236.383
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1274.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1389.520 ; gain = 393.965
10 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1389.520 ; gain = 613.320
close_design
set_property top DECODER [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: DECODER
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1418.816 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DECODER' [C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sources_1/new/MSI_Library.v:5]
INFO: [Synth 8-226] default block is never used [C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sources_1/new/MSI_Library.v:11]
INFO: [Synth 8-6155] done synthesizing module 'DECODER' (1#1) [C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sources_1/new/MSI_Library.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1418.816 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1418.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1418.816 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1418.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1418.816 ; gain = 0.000
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1418.816 ; gain = 0.000
set_property top TOP_Module [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1431.422 ; gain = 12.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_Module' [C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sources_1/new/TOP_Module.v:4]
INFO: [Synth 8-6157] synthesizing module 'DECODER' [C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sources_1/new/MSI_Library.v:5]
INFO: [Synth 8-226] default block is never used [C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sources_1/new/MSI_Library.v:11]
INFO: [Synth 8-6155] done synthesizing module 'DECODER' (1#1) [C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sources_1/new/MSI_Library.v:5]
INFO: [Synth 8-6155] done synthesizing module 'TOP_Module' (2#1) [C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sources_1/new/TOP_Module.v:4]
WARNING: [Synth 8-3917] design TOP_Module has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design TOP_Module has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design TOP_Module has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design TOP_Module has port an[0] driven by constant 0
WARNING: [Synth 8-3331] design TOP_Module has unconnected port sw[7]
WARNING: [Synth 8-3331] design TOP_Module has unconnected port sw[6]
WARNING: [Synth 8-3331] design TOP_Module has unconnected port sw[5]
WARNING: [Synth 8-3331] design TOP_Module has unconnected port sw[4]
WARNING: [Synth 8-3331] design TOP_Module has unconnected port btn[3]
WARNING: [Synth 8-3331] design TOP_Module has unconnected port btn[2]
WARNING: [Synth 8-3331] design TOP_Module has unconnected port btn[1]
WARNING: [Synth 8-3331] design TOP_Module has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1458.574 ; gain = 39.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1458.574 ; gain = 39.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1458.574 ; gain = 39.758
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1458.574 ; gain = 39.758
