{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491285580312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491285580313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 13:59:40 2017 " "Processing started: Tue Apr 04 13:59:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491285580313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491285580313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verilog_yunfang -c verilog_yunfang " "Command: quartus_map --read_settings_files=on --write_settings_files=off verilog_yunfang -c verilog_yunfang" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491285580313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1491285580819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_yunfang.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_yunfang.v" { { "Info" "ISGN_ENTITY_NAME" "1 verilog_yunfang " "Found entity 1: verilog_yunfang" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491285580907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491285580907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_module " "Found entity 1: pwm_module" {  } { { "pwm_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/pwm_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491285580911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491285580911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_module.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_module " "Found entity 1: adc_module" {  } { { "adc_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/adc_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491285580913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491285580913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pid_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pid_module " "Found entity 1: pid_module" {  } { { "pid_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/pid_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491285580916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491285580916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_400m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_400m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_400M " "Found entity 1: pll_400M" {  } { { "pll_400M.v" "" { Text "D:/program/d amplifier/verilog_yunfang/pll_400M.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491285580921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491285580921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_module.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_module " "Found entity 1: reset_module" {  } { { "reset_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/reset_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491285580923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491285580923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "verilog_yunfang " "Elaborating entity \"verilog_yunfang\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1491285580984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_400M pll_400M:pll_400M_inst " "Elaborating entity \"pll_400M\" for hierarchy \"pll_400M:pll_400M_inst\"" {  } { { "verilog_yunfang.v" "pll_400M_inst" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285580991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_400M:pll_400M_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_400M:pll_400M_inst\|altpll:altpll_component\"" {  } { { "pll_400M.v" "altpll_component" { Text "D:/program/d amplifier/verilog_yunfang/pll_400M.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_400M:pll_400M_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_400M:pll_400M_inst\|altpll:altpll_component\"" {  } { { "pll_400M.v" "" { Text "D:/program/d amplifier/verilog_yunfang/pll_400M.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_400M:pll_400M_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_400M:pll_400M_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_400M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_400M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581059 ""}  } { { "pll_400M.v" "" { Text "D:/program/d amplifier/verilog_yunfang/pll_400M.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491285581059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_400m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_400m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_400M_altpll " "Found entity 1: pll_400M_altpll" {  } { { "db/pll_400m_altpll.v" "" { Text "D:/program/d amplifier/verilog_yunfang/db/pll_400m_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491285581183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491285581183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_400M_altpll pll_400M:pll_400M_inst\|altpll:altpll_component\|pll_400M_altpll:auto_generated " "Elaborating entity \"pll_400M_altpll\" for hierarchy \"pll_400M:pll_400M_inst\|altpll:altpll_component\|pll_400M_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_module reset_module:U0 " "Elaborating entity \"reset_module\" for hierarchy \"reset_module:U0\"" {  } { { "verilog_yunfang.v" "U0" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reset_module.v(20) " "Verilog HDL assignment warning at reset_module.v(20): truncated value with size 32 to match size of target (4)" {  } { { "reset_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/reset_module.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491285581192 "|verilog_yunfang|reset_module:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "signal_module.v 1 1 " "Using design file signal_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 signal_module " "Found entity 1: signal_module" {  } { { "signal_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/signal_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491285581205 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1491285581205 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "expect_signal packed signal_module.v(13) " "Verilog HDL Port Declaration warning at signal_module.v(13): data type declaration for \"expect_signal\" declares packed dimensions but the port declaration declaration does not" {  } { { "signal_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/signal_module.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1491285581205 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "expect_signal signal_module.v(7) " "HDL info at signal_module.v(7): see declaration for object \"expect_signal\"" {  } { { "signal_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/signal_module.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285581206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_module signal_module:U1 " "Elaborating entity \"signal_module\" for hierarchy \"signal_module:U1\"" {  } { { "verilog_yunfang.v" "U1" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581208 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 signal_module.v(21) " "Verilog HDL assignment warning at signal_module.v(21): truncated value with size 32 to match size of target (1)" {  } { { "signal_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/signal_module.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491285581211 "|verilog_yunfang|signal_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 signal_module.v(45) " "Verilog HDL assignment warning at signal_module.v(45): truncated value with size 32 to match size of target (10)" {  } { { "signal_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/signal_module.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491285581211 "|verilog_yunfang|signal_module:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_module adc_module:U2 " "Elaborating entity \"adc_module\" for hierarchy \"adc_module:U2\"" {  } { { "verilog_yunfang.v" "U2" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc_module.v(47) " "Verilog HDL assignment warning at adc_module.v(47): truncated value with size 32 to match size of target (1)" {  } { { "adc_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/adc_module.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491285581217 "|verilog_yunfang|adc_module:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adc_module.v(49) " "Verilog HDL assignment warning at adc_module.v(49): truncated value with size 32 to match size of target (6)" {  } { { "adc_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/adc_module.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491285581218 "|verilog_yunfang|adc_module:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_module.v(55) " "Verilog HDL assignment warning at adc_module.v(55): truncated value with size 32 to match size of target (3)" {  } { { "adc_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/adc_module.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491285581218 "|verilog_yunfang|adc_module:U2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adc_oc adc_module.v(10) " "Output port \"adc_oc\" at adc_module.v(10) has no driver" {  } { { "adc_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/adc_module.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491285581218 "|verilog_yunfang|adc_module:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pid_module pid_module:U3 " "Elaborating entity \"pid_module\" for hierarchy \"pid_module:U3\"" {  } { { "verilog_yunfang.v" "U3" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pid_module.v(36) " "Verilog HDL assignment warning at pid_module.v(36): truncated value with size 32 to match size of target (1)" {  } { { "pid_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/pid_module.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491285581222 "|verilog_yunfang|pid_module:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pid_module.v(38) " "Verilog HDL assignment warning at pid_module.v(38): truncated value with size 32 to match size of target (6)" {  } { { "pid_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/pid_module.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491285581222 "|verilog_yunfang|pid_module:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_module pwm_module:U4 " "Elaborating entity \"pwm_module\" for hierarchy \"pwm_module:U4\"" {  } { { "verilog_yunfang.v" "U4" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491285581226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm_module.v(43) " "Verilog HDL assignment warning at pwm_module.v(43): truncated value with size 32 to match size of target (8)" {  } { { "pwm_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/pwm_module.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491285581230 "|verilog_yunfang|pwm_module:U4"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pwm2 GND " "Pin \"pwm2\" is stuck at GND" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491285582902 "|verilog_yunfang|pwm2"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_oc GND " "Pin \"adc_oc\" is stuck at GND" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491285582902 "|verilog_yunfang|adc_oc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1491285582902 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1491285583212 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1491285583584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1491285583926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285583926 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[0\] " "No output dependent on input pin \"adc_q\[0\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_q[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[1\] " "No output dependent on input pin \"adc_q\[1\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_q[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[2\] " "No output dependent on input pin \"adc_q\[2\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_q[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[3\] " "No output dependent on input pin \"adc_q\[3\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_q[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[4\] " "No output dependent on input pin \"adc_q\[4\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_q[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[5\] " "No output dependent on input pin \"adc_q\[5\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_q[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[6\] " "No output dependent on input pin \"adc_q\[6\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_q[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[7\] " "No output dependent on input pin \"adc_q\[7\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_q[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[8\] " "No output dependent on input pin \"adc_q\[8\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_q[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[9\] " "No output dependent on input pin \"adc_q\[9\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_q[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[0\] " "No output dependent on input pin \"adc_i\[0\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[1\] " "No output dependent on input pin \"adc_i\[1\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[2\] " "No output dependent on input pin \"adc_i\[2\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[3\] " "No output dependent on input pin \"adc_i\[3\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[4\] " "No output dependent on input pin \"adc_i\[4\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[5\] " "No output dependent on input pin \"adc_i\[5\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[6\] " "No output dependent on input pin \"adc_i\[6\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[7\] " "No output dependent on input pin \"adc_i\[7\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[8\] " "No output dependent on input pin \"adc_i\[8\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[9\] " "No output dependent on input pin \"adc_i\[9\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_iq " "No output dependent on input pin \"adc_iq\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491285584019 "|verilog_yunfang|adc_iq"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1491285584019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "403 " "Implemented 403 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1491285584022 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1491285584022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "375 " "Implemented 375 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1491285584022 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1491285584022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1491285584022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491285584054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 13:59:44 2017 " "Processing ended: Tue Apr 04 13:59:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491285584054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491285584054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491285584054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491285584054 ""}
