/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Apr 22 17:29:26 2010
 *                 MD5 Checksum         e645cb91be669b614b9400e5da71f4fa
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_HD_DVI_0_H__
#define BCHP_HD_DVI_0_H__

/***************************************************************************
 *HD_DVI_0 - HD Digital Input Registers
 ***************************************************************************/
#define BCHP_HD_DVI_0_CORE_REV                   0x0079c000 /* CORE_REV          Register */
#define BCHP_HD_DVI_0_SW_RESET_CNTRL             0x0079c004 /* SW_RESET_CNTRL    Register */
#define BCHP_HD_DVI_0_INPUT_CNTRL                0x0079c008 /* Controls the input selections to get the video source */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A  0x0079c00c /* Adjusts input timing at the pins for the msw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B  0x0079c010 /* Adjusts input timing at the pins for the msw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C  0x0079c014 /* Adjusts input timing at the pins for the msw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A  0x0079c018 /* Adjusts input timing at the pins for the lsw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B  0x0079c01c /* Adjusts input timing at the pins for the lsw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C  0x0079c020 /* Adjusts input timing at the pins for the lsw capture */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW             0x0079c024 /* Deskews the msw clock relative to all msw input pins */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW             0x0079c028 /* Deskews the lsw clock relative to all lsw input pins */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_0  0x0079c02c /* HD_DVI_INPUT_MUX_SELECT_0 */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_1  0x0079c030 /* HD_DVI_INPUT_MUX_SELECT_1 */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_2  0x0079c034 /* HD_DVI_INPUT_MUX_SELECT_2 */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_3  0x0079c038 /* HD_DVI_INPUT_MUX_SELECT_3 */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_4  0x0079c03c /* HD_DVI_INPUT_MUX_SELECT_4 */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_5  0x0079c040 /* HD_DVI_INPUT_MUX_SELECT_5 */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_6  0x0079c044 /* HD_DVI_INPUT_MUX_SELECT_6 */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_7  0x0079c048 /* HD_DVI_INPUT_MUX_SELECT_7 */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_8  0x0079c04c /* HD_DVI_INPUT_MUX_SELECT_8 */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_9  0x0079c050 /* HD_DVI_INPUT_MUX_SELECT_9 */
#define BCHP_HD_DVI_0_BVB_CONVERT                0x0079c054 /* BVB_CONVERT       Register */
#define BCHP_HD_DVI_0_DMA_TRIG_CNTRL             0x0079c058 /* DMA_TRIG_CNTRL Register */
#define BCHP_HD_DVI_0_HOST_LEGACY                0x0079c05c /* Allows individual selection of some new features */
#define BCHP_HD_DVI_0_AUTO_REPEAT                0x0079c060 /* DMA Trigger auto repeat value */
#define BCHP_HD_DVI_0_PICTURE_DELAY              0x0079c064 /* DMA Trigger delay from the end of picture */
#define BCHP_HD_DVI_0_REGISTER_METHOD            0x0079c068 /* Register update method */
#define BCHP_HD_DVI_0_RDB_TRIGGER                0x0079c06c /* RDB Trigger */
#define BCHP_HD_DVI_0_UNMUTE                     0x0079c070 /* UNMUTE */
#define BCHP_HD_DVI_0_HOST_ENABLE                0x0079c074 /* HOST_ENABLE */
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS          0x0079c078 /* HOST_CONTROL_BITS */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR    0x0079c07c /* Video Format Detection Circuit Clear Update Register */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_1     0x0079c080 /* FORMAT_THRESHOLD_CFG_1 - Min Vsync Count */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_2     0x0079c084 /* FORMAT_THRESHOLD_CFG_2 - Max Vsync Count */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_3     0x0079c088 /* FORMAT_THRESHOLD_CFG_3 - Set Min and Max Hsync Count */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4     0x0079c08c /* FORMAT_THRESHOLD_CFG_4 - Set Min and Max Ver. Active Line Count */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5     0x0079c090 /* FORMAT_THRESHOLD_CFG_5 - Set Min and Max Hor. Active Pixel Count */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1           0x0079c094 /* PCTR_CLEAN_CFG_1     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2           0x0079c098 /* PCTR_CLEAN_CFG_2     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3           0x0079c09c /* PCTR_CLEAN_CFG_3     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4           0x0079c0a0 /* PCTR_CLEAN_CFG_4     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5           0x0079c0a4 /* PCTR_CLEAN_CFG_5     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_6           0x0079c0a8 /* PCTR_CLEAN_CFG_6     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_7           0x0079c0ac /* PCTR_CLEAN_CFG_7     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_8           0x0079c0b0 /* PCTR_CLEAN_CFG_8     Register */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL              0x0079c0b4 /* CHANNEL_CNTRL        Register */
#define BCHP_HD_DVI_0_US_422_TO_444_CONV         0x0079c0b8 /* US_422_TO_444_CONV   Register */
#define BCHP_HD_DVI_0_PORT_CONFIG                0x0079c0bc /* PORT_CONFIG Register */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1          0x0079c0c0 /* RGB Pixel Monitor Configuration Register 1 */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2          0x0079c0c4 /* RGB Pixel Monitor Configuration Register 2 */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3          0x0079c0c8 /* RGB Pixel Monitor Configuration Register 3 */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4          0x0079c0cc /* RGB Pixel Monitor Configuration Register 4 */
#define BCHP_HD_DVI_0_V0_COEFF_C01_C00           0x0079c0d0 /* Video Surface 0 Color Matrix coefficients c01 and c00: 8-bit in, 8-bit out */
#define BCHP_HD_DVI_0_V0_COEFF_C03_C02           0x0079c0d4 /* Video Surface 0 Color Matrix coefficients c03 and c02: 8-bit in, 8-bit out */
#define BCHP_HD_DVI_0_V0_COEFF_C11_C10           0x0079c0d8 /* Video Surface 0 Color Matrix coefficients c11 and c10: 8-bit in, 8-bit out */
#define BCHP_HD_DVI_0_V0_COEFF_C13_C12           0x0079c0dc /* Video Surface 0 Color Matrix coefficients c13 and c12: 8-bit in, 8-bit out */
#define BCHP_HD_DVI_0_V0_COEFF_C21_C20           0x0079c0e0 /* Video Surface 0 Color Matrix coefficients c21 and c20: 8-bit in, 8-bit out */
#define BCHP_HD_DVI_0_V0_COEFF_C23_C22           0x0079c0e4 /* Video Surface 0 Color Matrix coefficients c23 and c22: 8-bit in, 8-bit out */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1             0x0079c0e8 /* DE_GEN_CONFIG1     Register */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2             0x0079c0ec /* DE_GEN_CONFIG2 Register */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3             0x0079c0f0 /* DE_GEN_CONFIG3 Register */
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT           0x0079c0f4 /* DITHER_LFSR_INIT Register */
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL           0x0079c0f8 /* DITHER_LFSR_CTRL Register */
#define BCHP_HD_DVI_0_DITHER_CTRL                0x0079c0fc /* DITHER_CTRL Register */
#define BCHP_HD_DVI_0_MUTE_CFG_1                 0x0079c100 /* MUTE_CFG_1  Video Mute configuration register */
#define BCHP_HD_DVI_0_MUTE_CFG_2                 0x0079c104 /* MUTE_CFG_2  Video Mute Mask register 1 */
#define BCHP_HD_DVI_0_MUTE_CFG_3                 0x0079c108 /* MUTE_CFG_3  Video Mute Mask register 2 */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG             0x0079c10c /* Video Format Detection Circuit Configuration Register */
#define BCHP_HD_DVI_0_VID_FORMAT_1               0x0079c110 /* VID_FORMAT_1  Register */
#define BCHP_HD_DVI_0_VID_FORMAT_2               0x0079c114 /* VID_FORMAT_2  Register */
#define BCHP_HD_DVI_0_VID_FORMAT_3               0x0079c118 /* VID_FORMAT_3  Register */
#define BCHP_HD_DVI_0_VID_FORMAT_4               0x0079c11c /* VID_FORMAT_4  Register */
#define BCHP_HD_DVI_0_VID_FORMAT_5               0x0079c120 /* VID_FORMAT_5 Register */
#define BCHP_HD_DVI_0_VID_FORMAT_6               0x0079c124 /* VID_FORMAT_6 Register */
#define BCHP_HD_DVI_0_VID_FORMAT_7               0x0079c128 /* VID_FORMAT_7 Register */
#define BCHP_HD_DVI_0_VID_FORMAT_8               0x0079c12c /* VID_FORMAT_8 Register */
#define BCHP_HD_DVI_0_HSYNC_CNT                  0x0079c130 /* HSYNC_CNT    Register */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD0           0x0079c134 /* VSYNC_CNT_FIELD0 Register */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD1           0x0079c138 /* VSYNC_CNT_FIELD1 Register */
#define BCHP_HD_DVI_0_COUNT_AT_FIRST_PIXEL       0x0079c13c /* The DMA trigger count down value at the time of the first picture pixel */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS   0x0079c140 /* Video Format Detection Circuit Update Register */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS          0x0079c144 /* PCTR_ERROR_STATUS    Register */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR     0x0079c148 /* BRIDGE_ERRORS_AUTO_CLR */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR      0x0079c14c /* BRIDGE_ERRORS_RDB_CLR */
#define BCHP_HD_DVI_0_BUFFER_FIFO                0x0079c150 /* BUFFER_FIFO    Register */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1       0x0079c154 /* RGB Pixel Monitor Status Register 1 */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2       0x0079c158 /* RGB Pixel Monitor Status Register 2 */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3       0x0079c15c /* RGB Pixel Monitor Status Register 3 */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4       0x0079c160 /* RGB Pixel Monitor Status Register 4 */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5       0x0079c164 /* RGB Pixel Monitor Status Register 5 */
#define BCHP_HD_DVI_0_TEST_CONFIG                0x0079c168 /* TEST_CONFIG Register */
#define BCHP_HD_DVI_0_HD_DVI_POSTING_MASTER      0x0079c16c /* HD_DVI Posting Master count control */
#define BCHP_HD_DVI_0_SPARE_REG2                 0x0079c180 /* SPARE_REG2   Register */

/***************************************************************************
 *CORE_REV - CORE_REV          Register
 ***************************************************************************/
/* HD_DVI_0 :: CORE_REV :: reserved0 [31:16] */
#define BCHP_HD_DVI_0_CORE_REV_reserved0_MASK                      0xffff0000
#define BCHP_HD_DVI_0_CORE_REV_reserved0_SHIFT                     16

/* HD_DVI_0 :: CORE_REV :: MAJOR_REV_NUMBER [15:08] */
#define BCHP_HD_DVI_0_CORE_REV_MAJOR_REV_NUMBER_MASK               0x0000ff00
#define BCHP_HD_DVI_0_CORE_REV_MAJOR_REV_NUMBER_SHIFT              8

/* HD_DVI_0 :: CORE_REV :: MINOR_REV_NUMBER [07:00] */
#define BCHP_HD_DVI_0_CORE_REV_MINOR_REV_NUMBER_MASK               0x000000ff
#define BCHP_HD_DVI_0_CORE_REV_MINOR_REV_NUMBER_SHIFT              0

/***************************************************************************
 *SW_RESET_CNTRL - SW_RESET_CNTRL    Register
 ***************************************************************************/
/* HD_DVI_0 :: SW_RESET_CNTRL :: reserved0 [31:05] */
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_reserved0_MASK                0xffffffe0
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_reserved0_SHIFT               5

/* HD_DVI_0 :: SW_RESET_CNTRL :: SW_RESET_BVB_BRIDGE [04:04] */
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_SW_RESET_BVB_BRIDGE_MASK      0x00000010
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_SW_RESET_BVB_BRIDGE_SHIFT     4

/* HD_DVI_0 :: SW_RESET_CNTRL :: reserved1 [03:03] */
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_reserved1_MASK                0x00000008
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_reserved1_SHIFT               3

/* HD_DVI_0 :: SW_RESET_CNTRL :: SW_RESET_FORMAT_DETECT [02:02] */
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_SW_RESET_FORMAT_DETECT_MASK   0x00000004
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_SW_RESET_FORMAT_DETECT_SHIFT  2

/* HD_DVI_0 :: SW_RESET_CNTRL :: reserved2 [01:01] */
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_reserved2_MASK                0x00000002
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_reserved2_SHIFT               1

/* HD_DVI_0 :: SW_RESET_CNTRL :: SW_RESET_HD_DVI [00:00] */
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_SW_RESET_HD_DVI_MASK          0x00000001
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_SW_RESET_HD_DVI_SHIFT         0

/***************************************************************************
 *INPUT_CNTRL - Controls the input selections to get the video source
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_CNTRL :: USE_444_TO_422 [31:31] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_444_TO_422_MASK              0x80000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_444_TO_422_SHIFT             31

/* HD_DVI_0 :: INPUT_CNTRL :: FILTER_MODE_444_TO_422 [30:29] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_FILTER_MODE_444_TO_422_MASK      0x60000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_FILTER_MODE_444_TO_422_SHIFT     29

/* HD_DVI_0 :: INPUT_CNTRL :: USE_RNG_SUPPRESSION [28:28] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_RNG_SUPPRESSION_MASK         0x10000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_RNG_SUPPRESSION_SHIFT        28

/* HD_DVI_0 :: INPUT_CNTRL :: USE_RGB_TO_YCRCB [27:27] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_RGB_TO_YCRCB_MASK            0x08000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_RGB_TO_YCRCB_SHIFT           27

/* HD_DVI_0 :: INPUT_CNTRL :: RGB_CONVERT_MODE [26:25] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_RGB_CONVERT_MODE_MASK            0x06000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_RGB_CONVERT_MODE_SHIFT           25

/* HD_DVI_0 :: INPUT_CNTRL :: DOUBLE_PUMPED_24 [24:24] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_DOUBLE_PUMPED_24_MASK            0x01000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_DOUBLE_PUMPED_24_SHIFT           24
#define BCHP_HD_DVI_0_INPUT_CNTRL_DOUBLE_PUMPED_24_DOUBLE_PUMPED   1
#define BCHP_HD_DVI_0_INPUT_CNTRL_DOUBLE_PUMPED_24_SINGLE_PUMPED   0

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_DE [23:21] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_MASK                   0x00e00000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_SHIFT                  21
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_lsw_of_port_0_at_stage_a2 0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_msw_of_port_0_at_stage_a2 1
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_lsw_of_port_0_at_stage_a1 2
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_msw_of_port_0_at_stage_a1 3
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_lsw_of_port_1_at_stage_a2 4
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_msw_of_port_1_at_stage_a2 5
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_lsw_of_port_1_at_stage_a1 6
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_msw_of_port_1_at_stage_a1 7

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_VSYNC [20:18] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_MASK                0x001c0000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_SHIFT               18
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_lsw_of_port_0_at_stage_a2 0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_msw_of_port_0_at_stage_a2 1
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_lsw_of_port_0_at_stage_a1 2
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_msw_of_port_0_at_stage_a1 3
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_lsw_of_port_1_at_stage_a2 4
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_msw_of_port_1_at_stage_a2 5
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_lsw_of_port_1_at_stage_a1 6
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_msw_of_port_1_at_stage_a1 7

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_HSYNC [17:15] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_MASK                0x00038000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_SHIFT               15
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_lsw_of_port_0_at_stage_a2 0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_msw_of_port_0_at_stage_a2 1
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_lsw_of_port_0_at_stage_a1 2
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_msw_of_port_0_at_stage_a1 3
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_lsw_of_port_1_at_stage_a2 4
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_msw_of_port_1_at_stage_a2 5
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_lsw_of_port_1_at_stage_a1 6
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_msw_of_port_1_at_stage_a1 7

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_DATA_MSW [14:12] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_MASK             0x00007000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_SHIFT            12
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_lsw_of_port_0_at_stage_a2 0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_msw_of_port_0_at_stage_a2 1
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_lsw_of_port_0_at_stage_a1 2
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_msw_of_port_0_at_stage_a1 3
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_lsw_of_port_1_at_stage_a2 4
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_msw_of_port_1_at_stage_a2 5
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_lsw_of_port_1_at_stage_a1 6
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_msw_of_port_1_at_stage_a1 7

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_DATA_LSW [11:09] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_MASK             0x00000e00
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_SHIFT            9
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_lsw_of_port_0_at_stage_a2 0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_msw_of_port_0_at_stage_a2 1
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_lsw_of_port_0_at_stage_a1 2
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_msw_of_port_0_at_stage_a1 3
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_lsw_of_port_1_at_stage_a2 4
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_msw_of_port_1_at_stage_a2 5
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_lsw_of_port_1_at_stage_a1 6
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_msw_of_port_1_at_stage_a1 7

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_AUX_INPUT [08:08] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_AUX_INPUT_MASK            0x00000100
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_AUX_INPUT_SHIFT           8

/* HD_DVI_0 :: INPUT_CNTRL :: reserved0 [07:05] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_reserved0_MASK                   0x000000e0
#define BCHP_HD_DVI_0_INPUT_CNTRL_reserved0_SHIFT                  5

/* HD_DVI_0 :: INPUT_CNTRL :: USE_PORT_0_CLOCKS_FOR_PORT_1 [04:04] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_PORT_0_CLOCKS_FOR_PORT_1_MASK 0x00000010
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_PORT_0_CLOCKS_FOR_PORT_1_SHIFT 4

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_CLOCK_MSW [03:02] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_MSW_MASK            0x0000000c
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_MSW_SHIFT           2
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_MSW_rising_edge_of_HD_DVI0_CLK_P 0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_MSW_falling_edge_of_HD_DVI0_CLK_P 1
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_MSW_rising_edge_of_HD_DVI0_CLK_N 2
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_MSW_falling_edge_of_HD_DVI0_CLK_N 3

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_CLOCK_LSW [01:00] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_LSW_MASK            0x00000003
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_LSW_SHIFT           0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_LSW_rising_edge_of_HD_DVI0_CLK_P 0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_LSW_falling_edge_of_HD_DVI0_CLK_P 1
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_LSW_rising_edge_of_HD_DVI0_CLK_N 2
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_LSW_falling_edge_of_HD_DVI0_CLK_N 3

/***************************************************************************
 *INPUT_TIMING_ADJUST_MSW_A - Adjusts input timing at the pins for the msw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_reserved0_MASK     0xf0000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_reserved0_SHIFT    28

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_14 [27:24] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_14_MASK   0x0f000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_14_SHIFT  24

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_13 [23:20] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_13_MASK   0x00f00000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_13_SHIFT  20

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_12 [19:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_12_MASK   0x000f0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_12_SHIFT  16

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_11 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_11_MASK   0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_11_SHIFT  12

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_10 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_10_MASK   0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_10_SHIFT  8

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_9 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_9_MASK    0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_9_SHIFT   4

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_8 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_8_MASK    0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_8_SHIFT   0

/***************************************************************************
 *INPUT_TIMING_ADJUST_MSW_B - Adjusts input timing at the pins for the msw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_7 [31:28] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_7_MASK    0xf0000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_7_SHIFT   28

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_6 [27:24] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_6_MASK    0x0f000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_6_SHIFT   24

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_5 [23:20] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_5_MASK    0x00f00000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_5_SHIFT   20

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_4 [19:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_4_MASK    0x000f0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_4_SHIFT   16

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_3 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_3_MASK    0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_3_SHIFT   12

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_2 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_2_MASK    0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_2_SHIFT   8

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_1 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_1_MASK    0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_1_SHIFT   4

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_0 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_0_MASK    0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_0_SHIFT   0

/***************************************************************************
 *INPUT_TIMING_ADJUST_MSW_C - Adjusts input timing at the pins for the msw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_C :: reserved0 [31:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_reserved0_MASK     0xfffff000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_reserved0_SHIFT    12

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_C :: DE_MSW [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_DE_MSW_MASK        0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_DE_MSW_SHIFT       8

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_C :: VSYNC_MSW [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_VSYNC_MSW_MASK     0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_VSYNC_MSW_SHIFT    4

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_C :: HSYNC_MSW [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_HSYNC_MSW_MASK     0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_HSYNC_MSW_SHIFT    0

/***************************************************************************
 *INPUT_TIMING_ADJUST_LSW_A - Adjusts input timing at the pins for the lsw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_reserved0_MASK     0xf0000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_reserved0_SHIFT    28

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_14 [27:24] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_14_MASK   0x0f000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_14_SHIFT  24

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_13 [23:20] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_13_MASK   0x00f00000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_13_SHIFT  20

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_12 [19:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_12_MASK   0x000f0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_12_SHIFT  16

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_11 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_11_MASK   0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_11_SHIFT  12

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_10 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_10_MASK   0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_10_SHIFT  8

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_9 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_9_MASK    0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_9_SHIFT   4

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_8 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_8_MASK    0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_8_SHIFT   0

/***************************************************************************
 *INPUT_TIMING_ADJUST_LSW_B - Adjusts input timing at the pins for the lsw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_7 [31:28] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_7_MASK    0xf0000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_7_SHIFT   28

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_6 [27:24] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_6_MASK    0x0f000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_6_SHIFT   24

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_5 [23:20] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_5_MASK    0x00f00000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_5_SHIFT   20

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_4 [19:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_4_MASK    0x000f0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_4_SHIFT   16

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_3 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_3_MASK    0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_3_SHIFT   12

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_2 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_2_MASK    0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_2_SHIFT   8

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_1 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_1_MASK    0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_1_SHIFT   4

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_0 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_0_MASK    0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_0_SHIFT   0

/***************************************************************************
 *INPUT_TIMING_ADJUST_LSW_C - Adjusts input timing at the pins for the lsw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_C :: reserved0 [31:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_reserved0_MASK     0xfffff000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_reserved0_SHIFT    12

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_C :: DE_LSW [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_DE_LSW_MASK        0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_DE_LSW_SHIFT       8

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_C :: VSYNC_LSW [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_VSYNC_LSW_MASK     0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_VSYNC_LSW_SHIFT    4

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_C :: HSYNC_LSW [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_HSYNC_LSW_MASK     0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_HSYNC_LSW_SHIFT    0

/***************************************************************************
 *DESKEW_CLK_MSW - Deskews the msw clock relative to all msw input pins
 ***************************************************************************/
/* HD_DVI_0 :: DESKEW_CLK_MSW :: reserved0 [31:11] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_reserved0_MASK                0xfffff800
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_reserved0_SHIFT               11

/* HD_DVI_0 :: DESKEW_CLK_MSW :: DELAY_SELECTION_CLK_MSW [10:09] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_SELECTION_CLK_MSW_MASK  0x00000600
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_SELECTION_CLK_MSW_SHIFT 9

/* HD_DVI_0 :: DESKEW_CLK_MSW :: DELAY_FOUR_CTL_CLK_MSW [08:08] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_FOUR_CTL_CLK_MSW_MASK   0x00000100
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_FOUR_CTL_CLK_MSW_SHIFT  8

/* HD_DVI_0 :: DESKEW_CLK_MSW :: DELAY_THREE_CTL_CLK_MSW [07:06] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_THREE_CTL_CLK_MSW_MASK  0x000000c0
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_THREE_CTL_CLK_MSW_SHIFT 6

/* HD_DVI_0 :: DESKEW_CLK_MSW :: DELAY_TWO_CTL_CLK_MSW [05:04] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_TWO_CTL_CLK_MSW_MASK    0x00000030
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_TWO_CTL_CLK_MSW_SHIFT   4

/* HD_DVI_0 :: DESKEW_CLK_MSW :: DELAY_ONE_CTL_CLK_MSW [03:00] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_ONE_CTL_CLK_MSW_MASK    0x0000000f
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_ONE_CTL_CLK_MSW_SHIFT   0

/***************************************************************************
 *DESKEW_CLK_LSW - Deskews the lsw clock relative to all lsw input pins
 ***************************************************************************/
/* HD_DVI_0 :: DESKEW_CLK_LSW :: reserved0 [31:11] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_reserved0_MASK                0xfffff800
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_reserved0_SHIFT               11

/* HD_DVI_0 :: DESKEW_CLK_LSW :: DELAY_SELECTION_CLK_LSW [10:09] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_SELECTION_CLK_LSW_MASK  0x00000600
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_SELECTION_CLK_LSW_SHIFT 9

/* HD_DVI_0 :: DESKEW_CLK_LSW :: DELAY_FOUR_CTL_CLK_LSW [08:08] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_FOUR_CTL_CLK_LSW_MASK   0x00000100
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_FOUR_CTL_CLK_LSW_SHIFT  8

/* HD_DVI_0 :: DESKEW_CLK_LSW :: DELAY_THREE_CTL_CLK_LSW [07:06] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_THREE_CTL_CLK_LSW_MASK  0x000000c0
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_THREE_CTL_CLK_LSW_SHIFT 6

/* HD_DVI_0 :: DESKEW_CLK_LSW :: DELAY_TWO_CTL_CLK_LSW [05:04] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_TWO_CTL_CLK_LSW_MASK    0x00000030
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_TWO_CTL_CLK_LSW_SHIFT   4

/* HD_DVI_0 :: DESKEW_CLK_LSW :: DELAY_ONE_CTL_CLK_LSW [03:00] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_ONE_CTL_CLK_LSW_MASK    0x0000000f
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_ONE_CTL_CLK_LSW_SHIFT   0

/***************************************************************************
 *HD_DVI_INPUT_MUX_SELECT_0 - HD_DVI_INPUT_MUX_SELECT_0
 ***************************************************************************/
/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_0 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_0_reserved0_MASK     0xc0000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_0_reserved0_SHIFT    30

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_0 :: MUX_DATA_3 [29:24] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_0_MUX_DATA_3_MASK    0x3f000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_0_MUX_DATA_3_SHIFT   24

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_0 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_0_reserved1_MASK     0x00c00000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_0_reserved1_SHIFT    22

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_0 :: MUX_DATA_2 [21:16] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_0_MUX_DATA_2_MASK    0x003f0000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_0_MUX_DATA_2_SHIFT   16

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_0 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_0_reserved2_MASK     0x0000c000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_0_reserved2_SHIFT    14

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_0 :: MUX_DATA_1 [13:08] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_0_MUX_DATA_1_MASK    0x00003f00
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_0_MUX_DATA_1_SHIFT   8

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_0 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_0_reserved3_MASK     0x000000c0
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_0_reserved3_SHIFT    6

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_0 :: MUX_DATA_0 [05:00] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_0_MUX_DATA_0_MASK    0x0000003f
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_0_MUX_DATA_0_SHIFT   0

/***************************************************************************
 *HD_DVI_INPUT_MUX_SELECT_1 - HD_DVI_INPUT_MUX_SELECT_1
 ***************************************************************************/
/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_1 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_1_reserved0_MASK     0xc0000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_1_reserved0_SHIFT    30

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_1 :: MUX_DATA_7 [29:24] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_1_MUX_DATA_7_MASK    0x3f000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_1_MUX_DATA_7_SHIFT   24

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_1 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_1_reserved1_MASK     0x00c00000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_1_reserved1_SHIFT    22

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_1 :: MUX_DATA_6 [21:16] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_1_MUX_DATA_6_MASK    0x003f0000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_1_MUX_DATA_6_SHIFT   16

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_1 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_1_reserved2_MASK     0x0000c000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_1_reserved2_SHIFT    14

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_1 :: MUX_DATA_5 [13:08] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_1_MUX_DATA_5_MASK    0x00003f00
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_1_MUX_DATA_5_SHIFT   8

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_1 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_1_reserved3_MASK     0x000000c0
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_1_reserved3_SHIFT    6

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_1 :: MUX_DATA_4 [05:00] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_1_MUX_DATA_4_MASK    0x0000003f
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_1_MUX_DATA_4_SHIFT   0

/***************************************************************************
 *HD_DVI_INPUT_MUX_SELECT_2 - HD_DVI_INPUT_MUX_SELECT_2
 ***************************************************************************/
/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_2 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_2_reserved0_MASK     0xc0000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_2_reserved0_SHIFT    30

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_2 :: MUX_DATA_11 [29:24] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_2_MUX_DATA_11_MASK   0x3f000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_2_MUX_DATA_11_SHIFT  24

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_2 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_2_reserved1_MASK     0x00c00000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_2_reserved1_SHIFT    22

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_2 :: MUX_DATA_10 [21:16] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_2_MUX_DATA_10_MASK   0x003f0000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_2_MUX_DATA_10_SHIFT  16

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_2 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_2_reserved2_MASK     0x0000c000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_2_reserved2_SHIFT    14

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_2 :: MUX_DATA_9 [13:08] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_2_MUX_DATA_9_MASK    0x00003f00
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_2_MUX_DATA_9_SHIFT   8

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_2 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_2_reserved3_MASK     0x000000c0
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_2_reserved3_SHIFT    6

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_2 :: MUX_DATA_8 [05:00] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_2_MUX_DATA_8_MASK    0x0000003f
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_2_MUX_DATA_8_SHIFT   0

/***************************************************************************
 *HD_DVI_INPUT_MUX_SELECT_3 - HD_DVI_INPUT_MUX_SELECT_3
 ***************************************************************************/
/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_3 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_3_reserved0_MASK     0xc0000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_3_reserved0_SHIFT    30

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_3 :: MUX_DATA_15 [29:24] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_3_MUX_DATA_15_MASK   0x3f000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_3_MUX_DATA_15_SHIFT  24

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_3 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_3_reserved1_MASK     0x00c00000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_3_reserved1_SHIFT    22

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_3 :: MUX_DATA_14 [21:16] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_3_MUX_DATA_14_MASK   0x003f0000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_3_MUX_DATA_14_SHIFT  16

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_3 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_3_reserved2_MASK     0x0000c000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_3_reserved2_SHIFT    14

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_3 :: MUX_DATA_13 [13:08] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_3_MUX_DATA_13_MASK   0x00003f00
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_3_MUX_DATA_13_SHIFT  8

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_3 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_3_reserved3_MASK     0x000000c0
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_3_reserved3_SHIFT    6

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_3 :: MUX_DATA_12 [05:00] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_3_MUX_DATA_12_MASK   0x0000003f
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_3_MUX_DATA_12_SHIFT  0

/***************************************************************************
 *HD_DVI_INPUT_MUX_SELECT_4 - HD_DVI_INPUT_MUX_SELECT_4
 ***************************************************************************/
/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_4 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_4_reserved0_MASK     0xc0000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_4_reserved0_SHIFT    30

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_4 :: MUX_DATA_19 [29:24] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_4_MUX_DATA_19_MASK   0x3f000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_4_MUX_DATA_19_SHIFT  24

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_4 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_4_reserved1_MASK     0x00c00000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_4_reserved1_SHIFT    22

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_4 :: MUX_DATA_18 [21:16] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_4_MUX_DATA_18_MASK   0x003f0000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_4_MUX_DATA_18_SHIFT  16

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_4 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_4_reserved2_MASK     0x0000c000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_4_reserved2_SHIFT    14

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_4 :: MUX_DATA_17 [13:08] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_4_MUX_DATA_17_MASK   0x00003f00
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_4_MUX_DATA_17_SHIFT  8

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_4 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_4_reserved3_MASK     0x000000c0
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_4_reserved3_SHIFT    6

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_4 :: MUX_DATA_16 [05:00] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_4_MUX_DATA_16_MASK   0x0000003f
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_4_MUX_DATA_16_SHIFT  0

/***************************************************************************
 *HD_DVI_INPUT_MUX_SELECT_5 - HD_DVI_INPUT_MUX_SELECT_5
 ***************************************************************************/
/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_5 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_5_reserved0_MASK     0xc0000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_5_reserved0_SHIFT    30

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_5 :: MUX_DATA_23 [29:24] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_5_MUX_DATA_23_MASK   0x3f000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_5_MUX_DATA_23_SHIFT  24

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_5 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_5_reserved1_MASK     0x00c00000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_5_reserved1_SHIFT    22

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_5 :: MUX_DATA_22 [21:16] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_5_MUX_DATA_22_MASK   0x003f0000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_5_MUX_DATA_22_SHIFT  16

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_5 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_5_reserved2_MASK     0x0000c000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_5_reserved2_SHIFT    14

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_5 :: MUX_DATA_21 [13:08] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_5_MUX_DATA_21_MASK   0x00003f00
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_5_MUX_DATA_21_SHIFT  8

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_5 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_5_reserved3_MASK     0x000000c0
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_5_reserved3_SHIFT    6

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_5 :: MUX_DATA_20 [05:00] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_5_MUX_DATA_20_MASK   0x0000003f
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_5_MUX_DATA_20_SHIFT  0

/***************************************************************************
 *HD_DVI_INPUT_MUX_SELECT_6 - HD_DVI_INPUT_MUX_SELECT_6
 ***************************************************************************/
/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_6 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_6_reserved0_MASK     0xc0000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_6_reserved0_SHIFT    30

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_6 :: MUX_DATA_27 [29:24] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_6_MUX_DATA_27_MASK   0x3f000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_6_MUX_DATA_27_SHIFT  24

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_6 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_6_reserved1_MASK     0x00c00000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_6_reserved1_SHIFT    22

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_6 :: MUX_DATA_26 [21:16] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_6_MUX_DATA_26_MASK   0x003f0000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_6_MUX_DATA_26_SHIFT  16

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_6 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_6_reserved2_MASK     0x0000c000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_6_reserved2_SHIFT    14

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_6 :: MUX_DATA_25 [13:08] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_6_MUX_DATA_25_MASK   0x00003f00
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_6_MUX_DATA_25_SHIFT  8

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_6 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_6_reserved3_MASK     0x000000c0
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_6_reserved3_SHIFT    6

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_6 :: MUX_DATA_24 [05:00] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_6_MUX_DATA_24_MASK   0x0000003f
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_6_MUX_DATA_24_SHIFT  0

/***************************************************************************
 *HD_DVI_INPUT_MUX_SELECT_7 - HD_DVI_INPUT_MUX_SELECT_7
 ***************************************************************************/
/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_7 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_7_reserved0_MASK     0xc0000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_7_reserved0_SHIFT    30

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_7 :: MUX_DATA_31 [29:24] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_7_MUX_DATA_31_MASK   0x3f000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_7_MUX_DATA_31_SHIFT  24

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_7 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_7_reserved1_MASK     0x00c00000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_7_reserved1_SHIFT    22

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_7 :: MUX_DATA_30 [21:16] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_7_MUX_DATA_30_MASK   0x003f0000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_7_MUX_DATA_30_SHIFT  16

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_7 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_7_reserved2_MASK     0x0000c000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_7_reserved2_SHIFT    14

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_7 :: MUX_DATA_29 [13:08] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_7_MUX_DATA_29_MASK   0x00003f00
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_7_MUX_DATA_29_SHIFT  8

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_7 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_7_reserved3_MASK     0x000000c0
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_7_reserved3_SHIFT    6

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_7 :: MUX_DATA_28 [05:00] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_7_MUX_DATA_28_MASK   0x0000003f
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_7_MUX_DATA_28_SHIFT  0

/***************************************************************************
 *HD_DVI_INPUT_MUX_SELECT_8 - HD_DVI_INPUT_MUX_SELECT_8
 ***************************************************************************/
/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_8 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_8_reserved0_MASK     0xc0000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_8_reserved0_SHIFT    30

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_8 :: MUX_DATA_35 [29:24] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_8_MUX_DATA_35_MASK   0x3f000000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_8_MUX_DATA_35_SHIFT  24

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_8 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_8_reserved1_MASK     0x00c00000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_8_reserved1_SHIFT    22

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_8 :: MUX_DATA_34 [21:16] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_8_MUX_DATA_34_MASK   0x003f0000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_8_MUX_DATA_34_SHIFT  16

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_8 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_8_reserved2_MASK     0x0000c000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_8_reserved2_SHIFT    14

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_8 :: MUX_DATA_33 [13:08] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_8_MUX_DATA_33_MASK   0x00003f00
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_8_MUX_DATA_33_SHIFT  8

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_8 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_8_reserved3_MASK     0x000000c0
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_8_reserved3_SHIFT    6

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_8 :: MUX_DATA_32 [05:00] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_8_MUX_DATA_32_MASK   0x0000003f
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_8_MUX_DATA_32_SHIFT  0

/***************************************************************************
 *HD_DVI_INPUT_MUX_SELECT_9 - HD_DVI_INPUT_MUX_SELECT_9
 ***************************************************************************/
/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_9 :: reserved0 [31:22] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_9_reserved0_MASK     0xffc00000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_9_reserved0_SHIFT    22

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_9 :: MUX_VSYNC [21:16] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_9_MUX_VSYNC_MASK     0x003f0000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_9_MUX_VSYNC_SHIFT    16

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_9 :: reserved1 [15:14] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_9_reserved1_MASK     0x0000c000
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_9_reserved1_SHIFT    14

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_9 :: MUX_HSYNC [13:08] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_9_MUX_HSYNC_MASK     0x00003f00
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_9_MUX_HSYNC_SHIFT    8

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_9 :: reserved2 [07:06] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_9_reserved2_MASK     0x000000c0
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_9_reserved2_SHIFT    6

/* HD_DVI_0 :: HD_DVI_INPUT_MUX_SELECT_9 :: MUX_DE [05:00] */
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_9_MUX_DE_MASK        0x0000003f
#define BCHP_HD_DVI_0_HD_DVI_INPUT_MUX_SELECT_9_MUX_DE_SHIFT       0

/***************************************************************************
 *BVB_CONVERT - BVB_CONVERT       Register
 ***************************************************************************/
/* HD_DVI_0 :: BVB_CONVERT :: reserved0 [31:25] */
#define BCHP_HD_DVI_0_BVB_CONVERT_reserved0_MASK                   0xfe000000
#define BCHP_HD_DVI_0_BVB_CONVERT_reserved0_SHIFT                  25

/* HD_DVI_0 :: BVB_CONVERT :: DATA_IS_C_Y [24:24] */
#define BCHP_HD_DVI_0_BVB_CONVERT_DATA_IS_C_Y_MASK                 0x01000000
#define BCHP_HD_DVI_0_BVB_CONVERT_DATA_IS_C_Y_SHIFT                24

/* HD_DVI_0 :: BVB_CONVERT :: reserved1 [23:12] */
#define BCHP_HD_DVI_0_BVB_CONVERT_reserved1_MASK                   0x00fff000
#define BCHP_HD_DVI_0_BVB_CONVERT_reserved1_SHIFT                  12

/* HD_DVI_0 :: BVB_CONVERT :: LAST_LINE_CNT [11:00] */
#define BCHP_HD_DVI_0_BVB_CONVERT_LAST_LINE_CNT_MASK               0x00000fff
#define BCHP_HD_DVI_0_BVB_CONVERT_LAST_LINE_CNT_SHIFT              0

/***************************************************************************
 *DMA_TRIG_CNTRL - DMA_TRIG_CNTRL Register
 ***************************************************************************/
/* HD_DVI_0 :: DMA_TRIG_CNTRL :: reserved0 [31:26] */
#define BCHP_HD_DVI_0_DMA_TRIG_CNTRL_reserved0_MASK                0xfc000000
#define BCHP_HD_DVI_0_DMA_TRIG_CNTRL_reserved0_SHIFT               26

/* HD_DVI_0 :: DMA_TRIG_CNTRL :: LINE_CNT_1 [25:13] */
#define BCHP_HD_DVI_0_DMA_TRIG_CNTRL_LINE_CNT_1_MASK               0x03ffe000
#define BCHP_HD_DVI_0_DMA_TRIG_CNTRL_LINE_CNT_1_SHIFT              13

/* HD_DVI_0 :: DMA_TRIG_CNTRL :: LINE_CNT_0 [12:00] */
#define BCHP_HD_DVI_0_DMA_TRIG_CNTRL_LINE_CNT_0_MASK               0x00001fff
#define BCHP_HD_DVI_0_DMA_TRIG_CNTRL_LINE_CNT_0_SHIFT              0

/***************************************************************************
 *HOST_LEGACY - Allows individual selection of some new features
 ***************************************************************************/
/* HD_DVI_0 :: HOST_LEGACY :: reserved0 [31:04] */
#define BCHP_HD_DVI_0_HOST_LEGACY_reserved0_MASK                   0xfffffff0
#define BCHP_HD_DVI_0_HOST_LEGACY_reserved0_SHIFT                  4

/* HD_DVI_0 :: HOST_LEGACY :: USE_LEGACY_TRIGGER [03:03] */
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_LEGACY_TRIGGER_MASK          0x00000008
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_LEGACY_TRIGGER_SHIFT         3

/* HD_DVI_0 :: HOST_LEGACY :: USE_HOST_EN_DIS [02:02] */
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_HOST_EN_DIS_MASK             0x00000004
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_HOST_EN_DIS_SHIFT            2

/* HD_DVI_0 :: HOST_LEGACY :: USE_BRIDGE_DISCARD_PICTURE [01:01] */
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_BRIDGE_DISCARD_PICTURE_MASK  0x00000002
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_BRIDGE_DISCARD_PICTURE_SHIFT 1

/* HD_DVI_0 :: HOST_LEGACY :: USE_PCTR_CU_DISCARD_PICTURE [00:00] */
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_PCTR_CU_DISCARD_PICTURE_MASK 0x00000001
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_PCTR_CU_DISCARD_PICTURE_SHIFT 0

/***************************************************************************
 *AUTO_REPEAT - DMA Trigger auto repeat value
 ***************************************************************************/
/* HD_DVI_0 :: AUTO_REPEAT :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_AUTO_REPEAT_reserved0_MASK                   0xf0000000
#define BCHP_HD_DVI_0_AUTO_REPEAT_reserved0_SHIFT                  28

/* HD_DVI_0 :: AUTO_REPEAT :: AUTO_REPEAT [27:00] */
#define BCHP_HD_DVI_0_AUTO_REPEAT_AUTO_REPEAT_MASK                 0x0fffffff
#define BCHP_HD_DVI_0_AUTO_REPEAT_AUTO_REPEAT_SHIFT                0

/***************************************************************************
 *PICTURE_DELAY - DMA Trigger delay from the end of picture
 ***************************************************************************/
/* HD_DVI_0 :: PICTURE_DELAY :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_PICTURE_DELAY_reserved0_MASK                 0xf0000000
#define BCHP_HD_DVI_0_PICTURE_DELAY_reserved0_SHIFT                28

/* HD_DVI_0 :: PICTURE_DELAY :: PICTURE_DELAY [27:00] */
#define BCHP_HD_DVI_0_PICTURE_DELAY_PICTURE_DELAY_MASK             0x0fffffff
#define BCHP_HD_DVI_0_PICTURE_DELAY_PICTURE_DELAY_SHIFT            0

/***************************************************************************
 *REGISTER_METHOD - Register update method
 ***************************************************************************/
/* HD_DVI_0 :: REGISTER_METHOD :: reserved0 [31:12] */
#define BCHP_HD_DVI_0_REGISTER_METHOD_reserved0_MASK               0xfffff000
#define BCHP_HD_DVI_0_REGISTER_METHOD_reserved0_SHIFT              12

/* HD_DVI_0 :: REGISTER_METHOD :: DLY_COUNTER_INIT [11:08] */
#define BCHP_HD_DVI_0_REGISTER_METHOD_DLY_COUNTER_INIT_MASK        0x00000f00
#define BCHP_HD_DVI_0_REGISTER_METHOD_DLY_COUNTER_INIT_SHIFT       8

/* HD_DVI_0 :: REGISTER_METHOD :: WAIT_COUNTER_INIT [07:04] */
#define BCHP_HD_DVI_0_REGISTER_METHOD_WAIT_COUNTER_INIT_MASK       0x000000f0
#define BCHP_HD_DVI_0_REGISTER_METHOD_WAIT_COUNTER_INIT_SHIFT      4

/* HD_DVI_0 :: REGISTER_METHOD :: reserved1 [03:03] */
#define BCHP_HD_DVI_0_REGISTER_METHOD_reserved1_MASK               0x00000008
#define BCHP_HD_DVI_0_REGISTER_METHOD_reserved1_SHIFT              3

/* HD_DVI_0 :: REGISTER_METHOD :: BYPASS_TRIGGER_GEN [02:02] */
#define BCHP_HD_DVI_0_REGISTER_METHOD_BYPASS_TRIGGER_GEN_MASK      0x00000004
#define BCHP_HD_DVI_0_REGISTER_METHOD_BYPASS_TRIGGER_GEN_SHIFT     2

/* HD_DVI_0 :: REGISTER_METHOD :: CLEAR_ERROR_BY_PICTURE [01:01] */
#define BCHP_HD_DVI_0_REGISTER_METHOD_CLEAR_ERROR_BY_PICTURE_MASK  0x00000002
#define BCHP_HD_DVI_0_REGISTER_METHOD_CLEAR_ERROR_BY_PICTURE_SHIFT 1

/* HD_DVI_0 :: REGISTER_METHOD :: UPDATE_RDB_BY_PICTURE [00:00] */
#define BCHP_HD_DVI_0_REGISTER_METHOD_UPDATE_RDB_BY_PICTURE_MASK   0x00000001
#define BCHP_HD_DVI_0_REGISTER_METHOD_UPDATE_RDB_BY_PICTURE_SHIFT  0

/***************************************************************************
 *RDB_TRIGGER - RDB Trigger
 ***************************************************************************/
/* HD_DVI_0 :: RDB_TRIGGER :: reserved0 [31:01] */
#define BCHP_HD_DVI_0_RDB_TRIGGER_reserved0_MASK                   0xfffffffe
#define BCHP_HD_DVI_0_RDB_TRIGGER_reserved0_SHIFT                  1

/* HD_DVI_0 :: RDB_TRIGGER :: RDB_TRIGGER [00:00] */
#define BCHP_HD_DVI_0_RDB_TRIGGER_RDB_TRIGGER_MASK                 0x00000001
#define BCHP_HD_DVI_0_RDB_TRIGGER_RDB_TRIGGER_SHIFT                0

/***************************************************************************
 *UNMUTE - UNMUTE
 ***************************************************************************/
/* HD_DVI_0 :: UNMUTE :: reserved0 [31:01] */
#define BCHP_HD_DVI_0_UNMUTE_reserved0_MASK                        0xfffffffe
#define BCHP_HD_DVI_0_UNMUTE_reserved0_SHIFT                       1

/* HD_DVI_0 :: UNMUTE :: UNMUTE [00:00] */
#define BCHP_HD_DVI_0_UNMUTE_UNMUTE_MASK                           0x00000001
#define BCHP_HD_DVI_0_UNMUTE_UNMUTE_SHIFT                          0

/***************************************************************************
 *HOST_ENABLE - HOST_ENABLE
 ***************************************************************************/
/* HD_DVI_0 :: HOST_ENABLE :: reserved0 [31:01] */
#define BCHP_HD_DVI_0_HOST_ENABLE_reserved0_MASK                   0xfffffffe
#define BCHP_HD_DVI_0_HOST_ENABLE_reserved0_SHIFT                  1

/* HD_DVI_0 :: HOST_ENABLE :: HOST_ENABLE [00:00] */
#define BCHP_HD_DVI_0_HOST_ENABLE_HOST_ENABLE_MASK                 0x00000001
#define BCHP_HD_DVI_0_HOST_ENABLE_HOST_ENABLE_SHIFT                0

/***************************************************************************
 *HOST_CONTROL_BITS - HOST_CONTROL_BITS
 ***************************************************************************/
/* HD_DVI_0 :: HOST_CONTROL_BITS :: reserved0 [31:03] */
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_reserved0_MASK             0xfffffff8
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_reserved0_SHIFT            3

/* HD_DVI_0 :: HOST_CONTROL_BITS :: HOST_DEBUG [02:02] */
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_HOST_DEBUG_MASK            0x00000004
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_HOST_DEBUG_SHIFT           2

/* HD_DVI_0 :: HOST_CONTROL_BITS :: HOST_DISABLE [01:01] */
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_HOST_DISABLE_MASK          0x00000002
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_HOST_DISABLE_SHIFT         1

/* HD_DVI_0 :: HOST_CONTROL_BITS :: CLEAR_ERRORS [00:00] */
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_CLEAR_ERRORS_MASK          0x00000001
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_CLEAR_ERRORS_SHIFT         0

/***************************************************************************
 *VID_FORMAT_UPDATE_CLEAR - Video Format Detection Circuit Clear Update Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_VSYNC_PERIOD [31:31] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_PERIOD_MASK 0x80000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_PERIOD_SHIFT 31

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_DE [30:30] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_DE_MASK 0x40000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_DE_SHIFT 30

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_HSYNC_RISE [29:29] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_RISE_MASK 0x20000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_RISE_SHIFT 29

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_HSYNC_FALL [28:28] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_FALL_MASK 0x10000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_FALL_SHIFT 28

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_HSYNC [27:27] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_MASK 0x08000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_SHIFT 27

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_VSYNC [26:26] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_MASK 0x04000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_SHIFT 26

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_VAL [25:25] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VAL_MASK 0x02000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VAL_SHIFT 25

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_VFP [24:24] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VFP_MASK 0x01000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VFP_SHIFT 24

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_VBP [23:23] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VBP_MASK 0x00800000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VBP_SHIFT 23

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_HSYNC_DELAY [22:22] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_DELAY_MASK 0x00400000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_DELAY_SHIFT 22

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: reserved0 [21:18] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_reserved0_MASK       0x003c0000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_reserved0_SHIFT      18

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_HPOL [17:17] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HPOL_MASK 0x00020000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HPOL_SHIFT 17

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_HAP [16:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HAP_MASK 0x00010000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HAP_SHIFT 16

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_HFP [15:15] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HFP_MASK 0x00008000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HFP_SHIFT 15

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_HSP [14:14] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HSP_MASK 0x00004000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HSP_SHIFT 14

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_HBP [13:13] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HBP_MASK 0x00002000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HBP_SHIFT 13

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VPOL [12:12] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VPOL_MASK 0x00001000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VPOL_SHIFT 12

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VAL1 [11:11] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VAL1_MASK 0x00000800
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VAL1_SHIFT 11

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VFP_1 [10:10] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VFP_1_MASK 0x00000400
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VFP_1_SHIFT 10

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VSP_1 [09:09] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSP_1_MASK 0x00000200
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSP_1_SHIFT 9

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VBP_1 [08:08] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VBP_1_MASK 0x00000100
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VBP_1_SHIFT 8

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VSPO_1 [07:07] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_1_MASK 0x00000080
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_1_SHIFT 7

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VAL2 [06:06] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VAL2_MASK 0x00000040
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VAL2_SHIFT 6

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VFP_2 [05:05] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VFP_2_MASK 0x00000020
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VFP_2_SHIFT 5

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VSP_2 [04:04] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSP_2_MASK 0x00000010
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSP_2_SHIFT 4

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VBP_2 [03:03] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VBP_2_MASK 0x00000008
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VBP_2_SHIFT 3

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VSPO_2 [02:02] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_2_MASK 0x00000004
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_2_SHIFT 2

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_PROGRESSIVE [01:01] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_PROGRESSIVE_MASK 0x00000002
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_PROGRESSIVE_SHIFT 1

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_INTERLACED [00:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_INTERLACED_MASK 0x00000001
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_INTERLACED_SHIFT 0

/***************************************************************************
 *FORMAT_THRESHOLD_CFG_1 - FORMAT_THRESHOLD_CFG_1 - Min Vsync Count
 ***************************************************************************/
/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_1 :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_1_reserved0_MASK        0xf0000000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_1_reserved0_SHIFT       28

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_1 :: MIN_VSYNC_CNT [27:00] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_1_MIN_VSYNC_CNT_MASK    0x0fffffff
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_1_MIN_VSYNC_CNT_SHIFT   0

/***************************************************************************
 *FORMAT_THRESHOLD_CFG_2 - FORMAT_THRESHOLD_CFG_2 - Max Vsync Count
 ***************************************************************************/
/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_2 :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_2_reserved0_MASK        0xf0000000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_2_reserved0_SHIFT       28

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_2 :: MAX_VSYNC_CNT [27:00] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_2_MAX_VSYNC_CNT_MASK    0x0fffffff
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_2_MAX_VSYNC_CNT_SHIFT   0

/***************************************************************************
 *FORMAT_THRESHOLD_CFG_3 - FORMAT_THRESHOLD_CFG_3 - Set Min and Max Hsync Count
 ***************************************************************************/
/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_3 :: MAX_HSYNC_CNT [31:16] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_3_MAX_HSYNC_CNT_MASK    0xffff0000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_3_MAX_HSYNC_CNT_SHIFT   16

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_3 :: MIN_HSYNC_CNT [15:00] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_3_MIN_HSYNC_CNT_MASK    0x0000ffff
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_3_MIN_HSYNC_CNT_SHIFT   0

/***************************************************************************
 *FORMAT_THRESHOLD_CFG_4 - FORMAT_THRESHOLD_CFG_4 - Set Min and Max Ver. Active Line Count
 ***************************************************************************/
/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_4 :: reserved0 [31:29] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_reserved0_MASK        0xe0000000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_reserved0_SHIFT       29

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_4 :: MAX_VAL_CNT [28:16] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_MAX_VAL_CNT_MASK      0x1fff0000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_MAX_VAL_CNT_SHIFT     16

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_4 :: reserved1 [15:13] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_reserved1_MASK        0x0000e000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_reserved1_SHIFT       13

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_4 :: MIN_VAL_CNT [12:00] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_MIN_VAL_CNT_MASK      0x00001fff
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_MIN_VAL_CNT_SHIFT     0

/***************************************************************************
 *FORMAT_THRESHOLD_CFG_5 - FORMAT_THRESHOLD_CFG_5 - Set Min and Max Hor. Active Pixel Count
 ***************************************************************************/
/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_5 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_reserved0_MASK        0xc0000000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_reserved0_SHIFT       30

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_5 :: MAX_HAP_CNT [29:16] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_MAX_HAP_CNT_MASK      0x3fff0000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_MAX_HAP_CNT_SHIFT     16

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_5 :: reserved1 [15:14] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_reserved1_MASK        0x0000c000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_reserved1_SHIFT       14

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_5 :: MIN_HAP_CNT [13:00] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_MIN_HAP_CNT_MASK      0x00003fff
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_MIN_HAP_CNT_SHIFT     0

/***************************************************************************
 *PCTR_CLEAN_CFG_1 - PCTR_CLEAN_CFG_1     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: BYPASS [31:31] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_BYPASS_MASK                 0x80000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_BYPASS_SHIFT                31

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: MASK_SYNC_ON_TIMING_ERROR [30:30] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_MASK_SYNC_ON_TIMING_ERROR_MASK 0x40000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_MASK_SYNC_ON_TIMING_ERROR_SHIFT 30

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: CLEAR_ERRORS [29:29] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_CLEAR_ERRORS_MASK           0x20000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_CLEAR_ERRORS_SHIFT          29

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: INPUT_HSYNC_POLARITY [28:28] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_INPUT_HSYNC_POLARITY_MASK   0x10000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_INPUT_HSYNC_POLARITY_SHIFT  28

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: INPUT_VSYNC_POLARITY [27:27] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_INPUT_VSYNC_POLARITY_MASK   0x08000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_INPUT_VSYNC_POLARITY_SHIFT  27

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: IGNORE_SYNCS [26:26] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_IGNORE_SYNCS_MASK           0x04000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_IGNORE_SYNCS_SHIFT          26

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: reserved0 [25:24] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_reserved0_MASK              0x03000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_reserved0_SHIFT             24

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: MASK_PIXEL_VALUE [23:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_MASK_PIXEL_VALUE_MASK       0x00ffffff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_MASK_PIXEL_VALUE_SHIFT      0

/***************************************************************************
 *PCTR_CLEAN_CFG_2 - PCTR_CLEAN_CFG_2     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_2 :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_reserved0_MASK              0xf0000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_reserved0_SHIFT             28

/* HD_DVI_0 :: PCTR_CLEAN_CFG_2 :: MAX_PICTURE_PIXELS [27:16] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_MAX_PICTURE_PIXELS_MASK     0x0fff0000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_MAX_PICTURE_PIXELS_SHIFT    16

/* HD_DVI_0 :: PCTR_CLEAN_CFG_2 :: reserved1 [15:12] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_reserved1_MASK              0x0000f000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_reserved1_SHIFT             12

/* HD_DVI_0 :: PCTR_CLEAN_CFG_2 :: MIN_PICTURE_PIXELS [11:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_MIN_PICTURE_PIXELS_MASK     0x00000fff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_MIN_PICTURE_PIXELS_SHIFT    0

/***************************************************************************
 *PCTR_CLEAN_CFG_3 - PCTR_CLEAN_CFG_3     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_3 :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_reserved0_MASK              0xf0000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_reserved0_SHIFT             28

/* HD_DVI_0 :: PCTR_CLEAN_CFG_3 :: MAX_PICTURE_LINES [27:16] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_MAX_PICTURE_LINES_MASK      0x0fff0000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_MAX_PICTURE_LINES_SHIFT     16

/* HD_DVI_0 :: PCTR_CLEAN_CFG_3 :: reserved1 [15:12] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_reserved1_MASK              0x0000f000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_reserved1_SHIFT             12

/* HD_DVI_0 :: PCTR_CLEAN_CFG_3 :: MIN_PICTURE_LINES [11:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_MIN_PICTURE_LINES_MASK      0x00000fff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_MIN_PICTURE_LINES_SHIFT     0

/***************************************************************************
 *PCTR_CLEAN_CFG_4 - PCTR_CLEAN_CFG_4     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_4 :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_reserved0_MASK              0xf0000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_reserved0_SHIFT             28

/* HD_DVI_0 :: PCTR_CLEAN_CFG_4 :: PAD_LINE_HBLANK_LENGTH [27:16] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_PAD_LINE_HBLANK_LENGTH_MASK 0x0fff0000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_PAD_LINE_HBLANK_LENGTH_SHIFT 16

/* HD_DVI_0 :: PCTR_CLEAN_CFG_4 :: reserved1 [15:13] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_reserved1_MASK              0x0000e000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_reserved1_SHIFT             13

/* HD_DVI_0 :: PCTR_CLEAN_CFG_4 :: MAX_HORIZONTAL_LINE_LENGTH [12:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_MAX_HORIZONTAL_LINE_LENGTH_MASK 0x00001fff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_MAX_HORIZONTAL_LINE_LENGTH_SHIFT 0

/***************************************************************************
 *PCTR_CLEAN_CFG_5 - PCTR_CLEAN_CFG_5     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_5 :: reserved0 [31:06] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_reserved0_MASK              0xffffffc0
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_reserved0_SHIFT             6

/* HD_DVI_0 :: PCTR_CLEAN_CFG_5 :: USE_DE_WATCHDOG [05:05] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_USE_DE_WATCHDOG_MASK        0x00000020
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_USE_DE_WATCHDOG_SHIFT       5

/* HD_DVI_0 :: PCTR_CLEAN_CFG_5 :: PICTURE_FINISH [04:04] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_PICTURE_FINISH_MASK         0x00000010
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_PICTURE_FINISH_SHIFT        4

/* HD_DVI_0 :: PCTR_CLEAN_CFG_5 :: PICTURE_GENERATE [03:03] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_PICTURE_GENERATE_MASK       0x00000008
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_PICTURE_GENERATE_SHIFT      3

/* HD_DVI_0 :: PCTR_CLEAN_CFG_5 :: SINK_DATA [02:02] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_SINK_DATA_MASK              0x00000004
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_SINK_DATA_SHIFT             2

/* HD_DVI_0 :: PCTR_CLEAN_CFG_5 :: FAST_PAD [01:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_FAST_PAD_MASK               0x00000003
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_FAST_PAD_SHIFT              0

/***************************************************************************
 *PCTR_CLEAN_CFG_6 - PCTR_CLEAN_CFG_6     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_6 :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_6_reserved0_MASK              0xf0000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_6_reserved0_SHIFT             28

/* HD_DVI_0 :: PCTR_CLEAN_CFG_6 :: PICTURE_TIMEOUT [27:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_6_PICTURE_TIMEOUT_MASK        0x0fffffff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_6_PICTURE_TIMEOUT_SHIFT       0

/***************************************************************************
 *PCTR_CLEAN_CFG_7 - PCTR_CLEAN_CFG_7     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_7 :: reserved0 [31:18] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_7_reserved0_MASK              0xfffc0000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_7_reserved0_SHIFT             18

/* HD_DVI_0 :: PCTR_CLEAN_CFG_7 :: DE_WATCHDOG [17:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_7_DE_WATCHDOG_MASK            0x0003ffff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_7_DE_WATCHDOG_SHIFT           0

/***************************************************************************
 *PCTR_CLEAN_CFG_8 - PCTR_CLEAN_CFG_8     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_8 :: reserved0 [31:18] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_8_reserved0_MASK              0xfffc0000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_8_reserved0_SHIFT             18

/* HD_DVI_0 :: PCTR_CLEAN_CFG_8 :: TIME_OUT_LINE_ADJ [17:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_8_TIME_OUT_LINE_ADJ_MASK      0x0003ffff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_8_TIME_OUT_LINE_ADJ_SHIFT     0

/***************************************************************************
 *CHANNEL_CNTRL - CHANNEL_CNTRL        Register
 ***************************************************************************/
/* HD_DVI_0 :: CHANNEL_CNTRL :: SPARE_31_17 [31:23] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_SPARE_31_17_MASK               0xff800000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_SPARE_31_17_SHIFT              23

/* HD_DVI_0 :: CHANNEL_CNTRL :: OUTPUT_CH_1_CLIP_MODE [22:21] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_1_CLIP_MODE_MASK     0x00600000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_1_CLIP_MODE_SHIFT    21
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_1_CLIP_MODE_No_Clipping 0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_1_CLIP_MODE_Clip_at_16_to_240 1
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_1_CLIP_MODE_Clip_at_16_to_235 2
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_1_CLIP_MODE_Clip_at_01_to_254 3

/* HD_DVI_0 :: CHANNEL_CNTRL :: OUTPUT_CH_2_CLIP_MODE [20:19] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_2_CLIP_MODE_MASK     0x00180000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_2_CLIP_MODE_SHIFT    19
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_2_CLIP_MODE_No_Clipping 0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_2_CLIP_MODE_Clip_at_16_to_240 1
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_2_CLIP_MODE_Clip_at_16_to_235 2
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_2_CLIP_MODE_Clip_at_01_to_254 3

/* HD_DVI_0 :: CHANNEL_CNTRL :: OUTPUT_CH_3_CLIP_MODE [18:17] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_3_CLIP_MODE_MASK     0x00060000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_3_CLIP_MODE_SHIFT    17
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_3_CLIP_MODE_No_Clipping 0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_3_CLIP_MODE_Clip_at_16_to_240 1
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_3_CLIP_MODE_Clip_at_16_to_235 2
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_3_CLIP_MODE_Clip_at_01_to_254 3

/* HD_DVI_0 :: CHANNEL_CNTRL :: USE_30_BIT_MODE [16:16] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_USE_30_BIT_MODE_MASK           0x00010000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_USE_30_BIT_MODE_SHIFT          16

/* HD_DVI_0 :: CHANNEL_CNTRL :: USE_DDR12_MODE [15:15] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_USE_DDR12_MODE_MASK            0x00008000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_USE_DDR12_MODE_SHIFT           15

/* HD_DVI_0 :: CHANNEL_CNTRL :: reserved0 [14:12] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_reserved0_MASK                 0x00007000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_reserved0_SHIFT                12

/* HD_DVI_0 :: CHANNEL_CNTRL :: MODESEL [11:08] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_MODESEL_MASK                   0x00000f00
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_MODESEL_SHIFT                  8

/* HD_DVI_0 :: CHANNEL_CNTRL :: CHANNEL_MAP_SELECT [07:06] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_MAP_SELECT_MASK        0x000000c0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_MAP_SELECT_SHIFT       6
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_MAP_SELECT_RGB         0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_MAP_SELECT_CrYCb       1
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_MAP_SELECT_CbYCr_ColorReplication 2
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_MAP_SELECT_CrYCb_ColorReplication 3

/* HD_DVI_0 :: CHANNEL_CNTRL :: CHANNEL_1_CLIP_MODE [05:04] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_1_CLIP_MODE_MASK       0x00000030
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_1_CLIP_MODE_SHIFT      4
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_1_CLIP_MODE_No_Clipping 0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_1_CLIP_MODE_Clip_at_16_to_240 1
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_1_CLIP_MODE_Clip_at_16_to_235 2
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_1_CLIP_MODE_Clip_at_01_to_254 3

/* HD_DVI_0 :: CHANNEL_CNTRL :: CHANNEL_2_CLIP_MODE [03:02] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_2_CLIP_MODE_MASK       0x0000000c
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_2_CLIP_MODE_SHIFT      2
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_2_CLIP_MODE_No_Clipping 0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_2_CLIP_MODE_Clip_at_16_to_240 1
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_2_CLIP_MODE_Clip_at_16_to_235 2
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_2_CLIP_MODE_Clip_at_01_to_254 3

/* HD_DVI_0 :: CHANNEL_CNTRL :: CHANNEL_3_CLIP_MODE [01:00] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_3_CLIP_MODE_MASK       0x00000003
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_3_CLIP_MODE_SHIFT      0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_3_CLIP_MODE_No_Clipping 0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_3_CLIP_MODE_Clip_at_16_to_240 1
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_3_CLIP_MODE_Clip_at_16_to_235 2
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_3_CLIP_MODE_Clip_at_01_to_254 3

/***************************************************************************
 *US_422_TO_444_CONV - US_422_TO_444_CONV   Register
 ***************************************************************************/
/* HD_DVI_0 :: US_422_TO_444_CONV :: reserved0 [31:05] */
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_reserved0_MASK            0xffffffe0
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_reserved0_SHIFT           5

/* HD_DVI_0 :: US_422_TO_444_CONV :: RING_SUPPION_MODE [04:04] */
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_MODE_MASK    0x00000010
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_MODE_SHIFT   4
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_MODE_NORMAL  0
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_MODE_DOUBLE  1

/* HD_DVI_0 :: US_422_TO_444_CONV :: RING_SUPPION [03:03] */
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_MASK         0x00000008
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_SHIFT        3
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_DISABLE      0
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_ENABLE       1

/* HD_DVI_0 :: US_422_TO_444_CONV :: UNBIASED_ROUND_ENABLE [02:02] */
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_UNBIASED_ROUND_ENABLE_MASK 0x00000004
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_UNBIASED_ROUND_ENABLE_SHIFT 2
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_UNBIASED_ROUND_ENABLE_DISABLE 0
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_UNBIASED_ROUND_ENABLE_ENABLE 1

/* HD_DVI_0 :: US_422_TO_444_CONV :: FILT_CTRL [01:00] */
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_FILT_CTRL_MASK            0x00000003
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_FILT_CTRL_SHIFT           0
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_FILT_CTRL_LINEAR_INTERPOLATION 0
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_FILT_CTRL_SIX_TAPS_FILTERING 1
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_FILT_CTRL_CHROMA_DUPLICATION 2
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_FILT_CTRL_TEN_TAPS_FILTERING 3

/***************************************************************************
 *PORT_CONFIG - PORT_CONFIG Register
 ***************************************************************************/
/* HD_DVI_0 :: PORT_CONFIG :: reserved0 [31:12] */
#define BCHP_HD_DVI_0_PORT_CONFIG_reserved0_MASK                   0xfffff000
#define BCHP_HD_DVI_0_PORT_CONFIG_reserved0_SHIFT                  12

/* HD_DVI_0 :: PORT_CONFIG :: AUTO_CLK_RATE [11:08] */
#define BCHP_HD_DVI_0_PORT_CONFIG_AUTO_CLK_RATE_MASK               0x00000f00
#define BCHP_HD_DVI_0_PORT_CONFIG_AUTO_CLK_RATE_SHIFT              8

/* HD_DVI_0 :: PORT_CONFIG :: USE_EMBEDDED_SYNCS [07:07] */
#define BCHP_HD_DVI_0_PORT_CONFIG_USE_EMBEDDED_SYNCS_MASK          0x00000080
#define BCHP_HD_DVI_0_PORT_CONFIG_USE_EMBEDDED_SYNCS_SHIFT         7

/* HD_DVI_0 :: PORT_CONFIG :: USE_10_BIT_CODES [06:06] */
#define BCHP_HD_DVI_0_PORT_CONFIG_USE_10_BIT_CODES_MASK            0x00000040
#define BCHP_HD_DVI_0_PORT_CONFIG_USE_10_BIT_CODES_SHIFT           6

/* HD_DVI_0 :: PORT_CONFIG :: ITU_SYNC_TYPE [05:05] */
#define BCHP_HD_DVI_0_PORT_CONFIG_ITU_SYNC_TYPE_MASK               0x00000020
#define BCHP_HD_DVI_0_PORT_CONFIG_ITU_SYNC_TYPE_SHIFT              5

/* HD_DVI_0 :: PORT_CONFIG :: reserved1 [04:04] */
#define BCHP_HD_DVI_0_PORT_CONFIG_reserved1_MASK                   0x00000010
#define BCHP_HD_DVI_0_PORT_CONFIG_reserved1_SHIFT                  4

/* HD_DVI_0 :: PORT_CONFIG :: PIXEL_DECIMATION [03:00] */
#define BCHP_HD_DVI_0_PORT_CONFIG_PIXEL_DECIMATION_MASK            0x0000000f
#define BCHP_HD_DVI_0_PORT_CONFIG_PIXEL_DECIMATION_SHIFT           0

/***************************************************************************
 *RGB_MONITOR_CFG_1 - RGB Pixel Monitor Configuration Register 1
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: reserved0 [31:19] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved0_MASK             0xfff80000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved0_SHIFT            19

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_RED_UNDER_RANGE [18:18] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_RED_UNDER_RANGE_MASK 0x00040000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_RED_UNDER_RANGE_SHIFT 18

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_GREEN_UNDER_RANGE [17:17] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_UNDER_RANGE_MASK 0x00020000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_UNDER_RANGE_SHIFT 17

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_BLUE_UNDER_RANGE [16:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_UNDER_RANGE_MASK 0x00010000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_UNDER_RANGE_SHIFT 16

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: reserved1 [15:15] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved1_MASK             0x00008000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved1_SHIFT            15

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_RED_MAX_CHANGED [14:14] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_RED_MAX_CHANGED_MASK 0x00004000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_RED_MAX_CHANGED_SHIFT 14

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_GREEN_MAX_CHANGED [13:13] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_MAX_CHANGED_MASK 0x00002000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_MAX_CHANGED_SHIFT 13

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_BLUE_MAX_CHANGED [12:12] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_MAX_CHANGED_MASK 0x00001000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_MAX_CHANGED_SHIFT 12

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: reserved2 [11:11] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved2_MASK             0x00000800
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved2_SHIFT            11

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_RED_MIN_CHANGED [10:10] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_RED_MIN_CHANGED_MASK 0x00000400
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_RED_MIN_CHANGED_SHIFT 10

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_GREEN_MIN_CHANGED [09:09] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_MIN_CHANGED_MASK 0x00000200
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_MIN_CHANGED_SHIFT 9

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_BLUE_MIN_CHANGED [08:08] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_MIN_CHANGED_MASK 0x00000100
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_MIN_CHANGED_SHIFT 8

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: reserved3 [07:07] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved3_MASK             0x00000080
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved3_SHIFT            7

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: RESET_RED_MONITOR [06:06] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_RESET_RED_MONITOR_MASK     0x00000040
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_RESET_RED_MONITOR_SHIFT    6

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: RESET_GREEN_MONITOR [05:05] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_RESET_GREEN_MONITOR_MASK   0x00000020
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_RESET_GREEN_MONITOR_SHIFT  5

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: RESET_BLUE_MONITOR [04:04] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_RESET_BLUE_MONITOR_MASK    0x00000010
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_RESET_BLUE_MONITOR_SHIFT   4

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: reserved4 [03:03] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved4_MASK             0x00000008
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved4_SHIFT            3

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: ENABLE_RED_MONITOR [02:02] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_ENABLE_RED_MONITOR_MASK    0x00000004
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_ENABLE_RED_MONITOR_SHIFT   2

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: ENABLE_GREEN_MONITOR [01:01] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_ENABLE_GREEN_MONITOR_MASK  0x00000002
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_ENABLE_GREEN_MONITOR_SHIFT 1

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: ENABLE_BLUE_MONITOR [00:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_ENABLE_BLUE_MONITOR_MASK   0x00000001
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_ENABLE_BLUE_MONITOR_SHIFT  0

/***************************************************************************
 *RGB_MONITOR_CFG_2 - RGB Pixel Monitor Configuration Register 2
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_CFG_2 :: reserved0 [31:24] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_reserved0_MASK             0xff000000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_reserved0_SHIFT            24

/* HD_DVI_0 :: RGB_MONITOR_CFG_2 :: RED_UNDER_RANGE_COUNT [23:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_RED_UNDER_RANGE_COUNT_MASK 0x00ff0000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_RED_UNDER_RANGE_COUNT_SHIFT 16

/* HD_DVI_0 :: RGB_MONITOR_CFG_2 :: reserved1 [15:12] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_reserved1_MASK             0x0000f000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_reserved1_SHIFT            12

/* HD_DVI_0 :: RGB_MONITOR_CFG_2 :: RED_RANGE_REQUIRED [11:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_RED_RANGE_REQUIRED_MASK    0x00000fff
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_RED_RANGE_REQUIRED_SHIFT   0

/***************************************************************************
 *RGB_MONITOR_CFG_3 - RGB Pixel Monitor Configuration Register 3
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_CFG_3 :: reserved0 [31:24] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_reserved0_MASK             0xff000000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_reserved0_SHIFT            24

/* HD_DVI_0 :: RGB_MONITOR_CFG_3 :: GREEN_UNDER_RANGE_COUNT [23:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_GREEN_UNDER_RANGE_COUNT_MASK 0x00ff0000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_GREEN_UNDER_RANGE_COUNT_SHIFT 16

/* HD_DVI_0 :: RGB_MONITOR_CFG_3 :: reserved1 [15:12] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_reserved1_MASK             0x0000f000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_reserved1_SHIFT            12

/* HD_DVI_0 :: RGB_MONITOR_CFG_3 :: GREEN_RANGE_REQUIRED [11:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_GREEN_RANGE_REQUIRED_MASK  0x00000fff
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_GREEN_RANGE_REQUIRED_SHIFT 0

/***************************************************************************
 *RGB_MONITOR_CFG_4 - RGB Pixel Monitor Configuration Register 4
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_CFG_4 :: reserved0 [31:24] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_reserved0_MASK             0xff000000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_reserved0_SHIFT            24

/* HD_DVI_0 :: RGB_MONITOR_CFG_4 :: BLUE_UNDER_RANGE_COUNT [23:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_BLUE_UNDER_RANGE_COUNT_MASK 0x00ff0000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_BLUE_UNDER_RANGE_COUNT_SHIFT 16

/* HD_DVI_0 :: RGB_MONITOR_CFG_4 :: reserved1 [15:12] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_reserved1_MASK             0x0000f000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_reserved1_SHIFT            12

/* HD_DVI_0 :: RGB_MONITOR_CFG_4 :: BLUE_RANGE_REQUIRED [11:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_BLUE_RANGE_REQUIRED_MASK   0x00000fff
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_BLUE_RANGE_REQUIRED_SHIFT  0

/***************************************************************************
 *V0_COEFF_C01_C00 - Video Surface 0 Color Matrix coefficients c01 and c00: 8-bit in, 8-bit out
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C01_C00 :: COEFF_C1 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C01_C00_COEFF_C1_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C01_C00_COEFF_C1_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C01_C00 :: COEFF_C0 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C01_C00_COEFF_C0_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C01_C00_COEFF_C0_SHIFT              0

/***************************************************************************
 *V0_COEFF_C03_C02 - Video Surface 0 Color Matrix coefficients c03 and c02: 8-bit in, 8-bit out
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C03_C02 :: COEFF_C3 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C03_C02_COEFF_C3_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C03_C02_COEFF_C3_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C03_C02 :: COEFF_C2 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C03_C02_COEFF_C2_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C03_C02_COEFF_C2_SHIFT              0

/***************************************************************************
 *V0_COEFF_C11_C10 - Video Surface 0 Color Matrix coefficients c11 and c10: 8-bit in, 8-bit out
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C11_C10 :: COEFF_C1 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C11_C10_COEFF_C1_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C11_C10_COEFF_C1_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C11_C10 :: COEFF_C0 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C11_C10_COEFF_C0_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C11_C10_COEFF_C0_SHIFT              0

/***************************************************************************
 *V0_COEFF_C13_C12 - Video Surface 0 Color Matrix coefficients c13 and c12: 8-bit in, 8-bit out
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C13_C12 :: COEFF_C3 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C13_C12_COEFF_C3_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C13_C12_COEFF_C3_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C13_C12 :: COEFF_C2 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C13_C12_COEFF_C2_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C13_C12_COEFF_C2_SHIFT              0

/***************************************************************************
 *V0_COEFF_C21_C20 - Video Surface 0 Color Matrix coefficients c21 and c20: 8-bit in, 8-bit out
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C21_C20 :: COEFF_C1 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C21_C20_COEFF_C1_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C21_C20_COEFF_C1_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C21_C20 :: COEFF_C0 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C21_C20_COEFF_C0_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C21_C20_COEFF_C0_SHIFT              0

/***************************************************************************
 *V0_COEFF_C23_C22 - Video Surface 0 Color Matrix coefficients c23 and c22: 8-bit in, 8-bit out
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C23_C22 :: COEFF_C3 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C23_C22_COEFF_C3_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C23_C22_COEFF_C3_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C23_C22 :: COEFF_C2 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C23_C22_COEFF_C2_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C23_C22_COEFF_C2_SHIFT              0

/***************************************************************************
 *DE_GEN_CONFIG1 - DE_GEN_CONFIG1     Register
 ***************************************************************************/
/* HD_DVI_0 :: DE_GEN_CONFIG1 :: VSYNC_POLARITY [31:31] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_VSYNC_POLARITY_MASK           0x80000000
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_VSYNC_POLARITY_SHIFT          31

/* HD_DVI_0 :: DE_GEN_CONFIG1 :: HSYNC_POLARITY [30:30] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_HSYNC_POLARITY_MASK           0x40000000
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_HSYNC_POLARITY_SHIFT          30

/* HD_DVI_0 :: DE_GEN_CONFIG1 :: HOR_PIXELS [29:15] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_HOR_PIXELS_MASK               0x3fff8000
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_HOR_PIXELS_SHIFT              15

/* HD_DVI_0 :: DE_GEN_CONFIG1 :: VER_LINES [14:00] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_VER_LINES_MASK                0x00007fff
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_VER_LINES_SHIFT               0

/***************************************************************************
 *DE_GEN_CONFIG2 - DE_GEN_CONFIG2 Register
 ***************************************************************************/
/* HD_DVI_0 :: DE_GEN_CONFIG2 :: HOR_DELAY [31:22] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_HOR_DELAY_MASK                0xffc00000
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_HOR_DELAY_SHIFT               22

/* HD_DVI_0 :: DE_GEN_CONFIG2 :: VER_DELAY1 [21:12] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_VER_DELAY1_MASK               0x003ff000
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_VER_DELAY1_SHIFT              12

/* HD_DVI_0 :: DE_GEN_CONFIG2 :: VER_DELAY2 [11:02] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_VER_DELAY2_MASK               0x00000ffc
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_VER_DELAY2_SHIFT              2

/* HD_DVI_0 :: DE_GEN_CONFIG2 :: DE_SELECT [01:01] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_DE_SELECT_MASK                0x00000002
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_DE_SELECT_SHIFT               1

/* HD_DVI_0 :: DE_GEN_CONFIG2 :: AUTO_POL_DETECT [00:00] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_AUTO_POL_DETECT_MASK          0x00000001
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_AUTO_POL_DETECT_SHIFT         0

/***************************************************************************
 *DE_GEN_CONFIG3 - DE_GEN_CONFIG3 Register
 ***************************************************************************/
/* HD_DVI_0 :: DE_GEN_CONFIG3 :: reserved0 [31:01] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_reserved0_MASK                0xfffffffe
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_reserved0_SHIFT               1

/* HD_DVI_0 :: DE_GEN_CONFIG3 :: AUTO_POL_SELECT [00:00] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_AUTO_POL_SELECT_MASK          0x00000001
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_AUTO_POL_SELECT_SHIFT         0

/***************************************************************************
 *DITHER_LFSR_INIT - DITHER_LFSR_INIT Register
 ***************************************************************************/
/* HD_DVI_0 :: DITHER_LFSR_INIT :: reserved0 [31:22] */
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_reserved0_MASK              0xffc00000
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_reserved0_SHIFT             22

/* HD_DVI_0 :: DITHER_LFSR_INIT :: SEQ [21:20] */
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_SEQ_MASK                    0x00300000
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_SEQ_SHIFT                   20
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_SEQ_ONCE                    0
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_SEQ_ONCE_PER_SOP            1
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_SEQ_ONCE_PER_2SOP           2
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_SEQ_NEVER                   3

/* HD_DVI_0 :: DITHER_LFSR_INIT :: VALUE [19:00] */
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_VALUE_MASK                  0x000fffff
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_VALUE_SHIFT                 0

/***************************************************************************
 *DITHER_LFSR_CTRL - DITHER_LFSR_CTRL Register
 ***************************************************************************/
/* HD_DVI_0 :: DITHER_LFSR_CTRL :: reserved0 [31:11] */
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_reserved0_MASK              0xfffff800
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_reserved0_SHIFT             11

/* HD_DVI_0 :: DITHER_LFSR_CTRL :: T2 [10:08] */
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_MASK                     0x00000700
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_SHIFT                    8
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_ZERO                     0
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_B12                      1
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_B13                      2
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_B14                      3
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_B15                      4
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_B16                      5
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_B17                      6
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_B18                      7

/* HD_DVI_0 :: DITHER_LFSR_CTRL :: reserved1 [07:07] */
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_reserved1_MASK              0x00000080
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_reserved1_SHIFT             7

/* HD_DVI_0 :: DITHER_LFSR_CTRL :: T1 [06:04] */
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_MASK                     0x00000070
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_SHIFT                    4
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_ZERO                     0
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_B8                       1
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_B9                       2
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_B10                      3
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_B11                      4
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_B12                      5
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_B13                      6
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_B14                      7

/* HD_DVI_0 :: DITHER_LFSR_CTRL :: reserved2 [03:03] */
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_reserved2_MASK              0x00000008
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_reserved2_SHIFT             3

/* HD_DVI_0 :: DITHER_LFSR_CTRL :: T0 [02:00] */
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_MASK                     0x00000007
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_SHIFT                    0
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_B2                       0
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_B3                       1
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_B4                       2
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_B6                       3
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_B7                       4
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_B8                       5
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_B9                       6
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_B10                      7

/***************************************************************************
 *DITHER_CTRL - DITHER_CTRL Register
 ***************************************************************************/
/* HD_DVI_0 :: DITHER_CTRL :: MODE [31:30] */
#define BCHP_HD_DVI_0_DITHER_CTRL_MODE_MASK                        0xc0000000
#define BCHP_HD_DVI_0_DITHER_CTRL_MODE_SHIFT                       30
#define BCHP_HD_DVI_0_DITHER_CTRL_MODE_ROUNDING                    0
#define BCHP_HD_DVI_0_DITHER_CTRL_MODE_TRUNCATE                    1
#define BCHP_HD_DVI_0_DITHER_CTRL_MODE_DITHER                      2

/* HD_DVI_0 :: DITHER_CTRL :: OFFSET_CH2 [29:25] */
#define BCHP_HD_DVI_0_DITHER_CTRL_OFFSET_CH2_MASK                  0x3e000000
#define BCHP_HD_DVI_0_DITHER_CTRL_OFFSET_CH2_SHIFT                 25

/* HD_DVI_0 :: DITHER_CTRL :: SCALE_CH2 [24:20] */
#define BCHP_HD_DVI_0_DITHER_CTRL_SCALE_CH2_MASK                   0x01f00000
#define BCHP_HD_DVI_0_DITHER_CTRL_SCALE_CH2_SHIFT                  20

/* HD_DVI_0 :: DITHER_CTRL :: OFFSET_CH1 [19:15] */
#define BCHP_HD_DVI_0_DITHER_CTRL_OFFSET_CH1_MASK                  0x000f8000
#define BCHP_HD_DVI_0_DITHER_CTRL_OFFSET_CH1_SHIFT                 15

/* HD_DVI_0 :: DITHER_CTRL :: SCALE_CH1 [14:10] */
#define BCHP_HD_DVI_0_DITHER_CTRL_SCALE_CH1_MASK                   0x00007c00
#define BCHP_HD_DVI_0_DITHER_CTRL_SCALE_CH1_SHIFT                  10

/* HD_DVI_0 :: DITHER_CTRL :: OFFSET_CH0 [09:05] */
#define BCHP_HD_DVI_0_DITHER_CTRL_OFFSET_CH0_MASK                  0x000003e0
#define BCHP_HD_DVI_0_DITHER_CTRL_OFFSET_CH0_SHIFT                 5

/* HD_DVI_0 :: DITHER_CTRL :: SCALE_CH0 [04:00] */
#define BCHP_HD_DVI_0_DITHER_CTRL_SCALE_CH0_MASK                   0x0000001f
#define BCHP_HD_DVI_0_DITHER_CTRL_SCALE_CH0_SHIFT                  0

/***************************************************************************
 *MUTE_CFG_1 - MUTE_CFG_1  Video Mute configuration register
 ***************************************************************************/
/* HD_DVI_0 :: MUTE_CFG_1 :: MUTE_ENABLE [31:31] */
#define BCHP_HD_DVI_0_MUTE_CFG_1_MUTE_ENABLE_MASK                  0x80000000
#define BCHP_HD_DVI_0_MUTE_CFG_1_MUTE_ENABLE_SHIFT                 31

/* HD_DVI_0 :: MUTE_CFG_1 :: reserved0 [30:24] */
#define BCHP_HD_DVI_0_MUTE_CFG_1_reserved0_MASK                    0x7f000000
#define BCHP_HD_DVI_0_MUTE_CFG_1_reserved0_SHIFT                   24

/* HD_DVI_0 :: MUTE_CFG_1 :: MUTE_PIXEL_DATA [23:00] */
#define BCHP_HD_DVI_0_MUTE_CFG_1_MUTE_PIXEL_DATA_MASK              0x00ffffff
#define BCHP_HD_DVI_0_MUTE_CFG_1_MUTE_PIXEL_DATA_SHIFT             0

/***************************************************************************
 *MUTE_CFG_2 - MUTE_CFG_2  Video Mute Mask register 1
 ***************************************************************************/
/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_PCTR_ERROR_STATUS [31:00] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_PCTR_ERROR_STATUS_MASK       0xffffffff
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_PCTR_ERROR_STATUS_SHIFT      0

/***************************************************************************
 *MUTE_CFG_3 - MUTE_CFG_3  Video Mute Mask register 2
 ***************************************************************************/
/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_VID_FORMAT_UPDATE_STATUS [31:00] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_VID_FORMAT_UPDATE_STATUS_MASK 0xffffffff
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_VID_FORMAT_UPDATE_STATUS_SHIFT 0

/***************************************************************************
 *VID_FORMAT_CFG - Video Format Detection Circuit Configuration Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_CFG :: reserved0 [31:08] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_reserved0_MASK                0xffffff00
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_reserved0_SHIFT               8

/* HD_DVI_0 :: VID_FORMAT_CFG :: VBLANK_FIELD_DET_MODE [07:07] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_VBLANK_FIELD_DET_MODE_MASK    0x00000080
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_VBLANK_FIELD_DET_MODE_SHIFT   7

/* HD_DVI_0 :: VID_FORMAT_CFG :: BLOCK_DE_COUNT_ROLLOVER [06:06] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_DE_COUNT_ROLLOVER_MASK  0x00000040
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_DE_COUNT_ROLLOVER_SHIFT 6

/* HD_DVI_0 :: VID_FORMAT_CFG :: BLOCK_HSYNC_RISE_COUNT_ROLLOVER [05:05] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_HSYNC_RISE_COUNT_ROLLOVER_MASK 0x00000020
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_HSYNC_RISE_COUNT_ROLLOVER_SHIFT 5

/* HD_DVI_0 :: VID_FORMAT_CFG :: BLOCK_HSYNC_FALL_COUNT_ROLLOVER [04:04] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_HSYNC_FALL_COUNT_ROLLOVER_MASK 0x00000010
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_HSYNC_FALL_COUNT_ROLLOVER_SHIFT 4

/* HD_DVI_0 :: VID_FORMAT_CFG :: BLOCK_HSYNC_COUNT_ROLLOVER [03:03] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_HSYNC_COUNT_ROLLOVER_MASK 0x00000008
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_HSYNC_COUNT_ROLLOVER_SHIFT 3

/* HD_DVI_0 :: VID_FORMAT_CFG :: BLOCK_VSYNC_COUNT_ROLLOVER [02:02] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_VSYNC_COUNT_ROLLOVER_MASK 0x00000004
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_VSYNC_COUNT_ROLLOVER_SHIFT 2

/* HD_DVI_0 :: VID_FORMAT_CFG :: BLOCK_V_ACTIVE_LINE_COUNT_ROLLOVER [01:01] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_V_ACTIVE_LINE_COUNT_ROLLOVER_MASK 0x00000002
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_V_ACTIVE_LINE_COUNT_ROLLOVER_SHIFT 1

/* HD_DVI_0 :: VID_FORMAT_CFG :: BLOCK_V_FRONT_PROCH_COUNT_ROLLOVER [00:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_V_FRONT_PROCH_COUNT_ROLLOVER_MASK 0x00000001
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_V_FRONT_PROCH_COUNT_ROLLOVER_SHIFT 0

/***************************************************************************
 *VID_FORMAT_1 - VID_FORMAT_1  Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_1 :: reserved0 [31:31] */
#define BCHP_HD_DVI_0_VID_FORMAT_1_reserved0_MASK                  0x80000000
#define BCHP_HD_DVI_0_VID_FORMAT_1_reserved0_SHIFT                 31

/* HD_DVI_0 :: VID_FORMAT_1 :: UUT_HPOL [30:30] */
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HPOL_MASK                   0x40000000
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HPOL_SHIFT                  30

/* HD_DVI_0 :: VID_FORMAT_1 :: UUT_HSP [29:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HSP_MASK                    0x3fff0000
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HSP_SHIFT                   16

/* HD_DVI_0 :: VID_FORMAT_1 :: reserved1 [15:14] */
#define BCHP_HD_DVI_0_VID_FORMAT_1_reserved1_MASK                  0x0000c000
#define BCHP_HD_DVI_0_VID_FORMAT_1_reserved1_SHIFT                 14

/* HD_DVI_0 :: VID_FORMAT_1 :: UUT_HBP [13:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HBP_MASK                    0x00003fff
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HBP_SHIFT                   0

/***************************************************************************
 *VID_FORMAT_2 - VID_FORMAT_2  Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_2 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_VID_FORMAT_2_reserved0_MASK                  0xc0000000
#define BCHP_HD_DVI_0_VID_FORMAT_2_reserved0_SHIFT                 30

/* HD_DVI_0 :: VID_FORMAT_2 :: UUT_HFP [29:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_2_UUT_HFP_MASK                    0x3fff0000
#define BCHP_HD_DVI_0_VID_FORMAT_2_UUT_HFP_SHIFT                   16

/* HD_DVI_0 :: VID_FORMAT_2 :: reserved1 [15:14] */
#define BCHP_HD_DVI_0_VID_FORMAT_2_reserved1_MASK                  0x0000c000
#define BCHP_HD_DVI_0_VID_FORMAT_2_reserved1_SHIFT                 14

/* HD_DVI_0 :: VID_FORMAT_2 :: UUT_HAP [13:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_2_UUT_HAP_MASK                    0x00003fff
#define BCHP_HD_DVI_0_VID_FORMAT_2_UUT_HAP_SHIFT                   0

/***************************************************************************
 *VID_FORMAT_3 - VID_FORMAT_3  Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_FIELD_LATCHED [31:31] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_FIELD_LATCHED_MASK          0x80000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_FIELD_LATCHED_SHIFT         31

/* HD_DVI_0 :: VID_FORMAT_3 :: PROGRESSIVE [30:30] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_PROGRESSIVE_MASK                0x40000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_PROGRESSIVE_SHIFT               30

/* HD_DVI_0 :: VID_FORMAT_3 :: INTERLACED [29:29] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_INTERLACED_MASK                 0x20000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_INTERLACED_SHIFT                29

/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_VPOL [28:28] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VPOL_MASK                   0x10000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VPOL_SHIFT                  28

/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_FIELD [27:27] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_FIELD_MASK                  0x08000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_FIELD_SHIFT                 27

/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_VDE [26:26] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VDE_MASK                    0x04000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VDE_SHIFT                   26

/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_VFP0 [25:13] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VFP0_MASK                   0x03ffe000
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VFP0_SHIFT                  13

/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_VSP0 [12:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VSP0_MASK                   0x00001fff
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VSP0_SHIFT                  0

/***************************************************************************
 *VID_FORMAT_4 - VID_FORMAT_4  Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_4 :: reserved0 [31:29] */
#define BCHP_HD_DVI_0_VID_FORMAT_4_reserved0_MASK                  0xe0000000
#define BCHP_HD_DVI_0_VID_FORMAT_4_reserved0_SHIFT                 29

/* HD_DVI_0 :: VID_FORMAT_4 :: UUT_VBP0 [28:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_4_UUT_VBP0_MASK                   0x1fff0000
#define BCHP_HD_DVI_0_VID_FORMAT_4_UUT_VBP0_SHIFT                  16

/* HD_DVI_0 :: VID_FORMAT_4 :: reserved1 [15:14] */
#define BCHP_HD_DVI_0_VID_FORMAT_4_reserved1_MASK                  0x0000c000
#define BCHP_HD_DVI_0_VID_FORMAT_4_reserved1_SHIFT                 14

/* HD_DVI_0 :: VID_FORMAT_4 :: UUT_VSPO0 [13:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_4_UUT_VSPO0_MASK                  0x00003fff
#define BCHP_HD_DVI_0_VID_FORMAT_4_UUT_VSPO0_SHIFT                 0

/***************************************************************************
 *VID_FORMAT_5 - VID_FORMAT_5 Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_5 :: reserved0 [31:29] */
#define BCHP_HD_DVI_0_VID_FORMAT_5_reserved0_MASK                  0xe0000000
#define BCHP_HD_DVI_0_VID_FORMAT_5_reserved0_SHIFT                 29

/* HD_DVI_0 :: VID_FORMAT_5 :: UUT_VFP1 [28:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_5_UUT_VFP1_MASK                   0x1fff0000
#define BCHP_HD_DVI_0_VID_FORMAT_5_UUT_VFP1_SHIFT                  16

/* HD_DVI_0 :: VID_FORMAT_5 :: reserved1 [15:13] */
#define BCHP_HD_DVI_0_VID_FORMAT_5_reserved1_MASK                  0x0000e000
#define BCHP_HD_DVI_0_VID_FORMAT_5_reserved1_SHIFT                 13

/* HD_DVI_0 :: VID_FORMAT_5 :: UUT_VAL1 [12:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_5_UUT_VAL1_MASK                   0x00001fff
#define BCHP_HD_DVI_0_VID_FORMAT_5_UUT_VAL1_SHIFT                  0

/***************************************************************************
 *VID_FORMAT_6 - VID_FORMAT_6 Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_6 :: reserved0 [31:29] */
#define BCHP_HD_DVI_0_VID_FORMAT_6_reserved0_MASK                  0xe0000000
#define BCHP_HD_DVI_0_VID_FORMAT_6_reserved0_SHIFT                 29

/* HD_DVI_0 :: VID_FORMAT_6 :: UUT_VBP1 [28:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_6_UUT_VBP1_MASK                   0x1fff0000
#define BCHP_HD_DVI_0_VID_FORMAT_6_UUT_VBP1_SHIFT                  16

/* HD_DVI_0 :: VID_FORMAT_6 :: reserved1 [15:14] */
#define BCHP_HD_DVI_0_VID_FORMAT_6_reserved1_MASK                  0x0000c000
#define BCHP_HD_DVI_0_VID_FORMAT_6_reserved1_SHIFT                 14

/* HD_DVI_0 :: VID_FORMAT_6 :: UUT_VSPO1 [13:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_6_UUT_VSPO1_MASK                  0x00003fff
#define BCHP_HD_DVI_0_VID_FORMAT_6_UUT_VSPO1_SHIFT                 0

/***************************************************************************
 *VID_FORMAT_7 - VID_FORMAT_7 Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_7 :: reserved0 [31:19] */
#define BCHP_HD_DVI_0_VID_FORMAT_7_reserved0_MASK                  0xfff80000
#define BCHP_HD_DVI_0_VID_FORMAT_7_reserved0_SHIFT                 19

/* HD_DVI_0 :: VID_FORMAT_7 :: UUT_FIELD_LATCHED_COPY [18:18] */
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_FIELD_LATCHED_COPY_MASK     0x00040000
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_FIELD_LATCHED_COPY_SHIFT    18

/* HD_DVI_0 :: VID_FORMAT_7 :: UUT_FIELD_COPY [17:17] */
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_FIELD_COPY_MASK             0x00020000
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_FIELD_COPY_SHIFT            17

/* HD_DVI_0 :: VID_FORMAT_7 :: UUT_VDE_COPY [16:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_VDE_COPY_MASK               0x00010000
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_VDE_COPY_SHIFT              16

/* HD_DVI_0 :: VID_FORMAT_7 :: reserved1 [15:13] */
#define BCHP_HD_DVI_0_VID_FORMAT_7_reserved1_MASK                  0x0000e000
#define BCHP_HD_DVI_0_VID_FORMAT_7_reserved1_SHIFT                 13

/* HD_DVI_0 :: VID_FORMAT_7 :: UUT_CURRENT_LINE_COUNT [12:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_CURRENT_LINE_COUNT_MASK     0x00001fff
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_CURRENT_LINE_COUNT_SHIFT    0

/***************************************************************************
 *VID_FORMAT_8 - VID_FORMAT_8 Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_8 :: reserved0 [31:29] */
#define BCHP_HD_DVI_0_VID_FORMAT_8_reserved0_MASK                  0xe0000000
#define BCHP_HD_DVI_0_VID_FORMAT_8_reserved0_SHIFT                 29

/* HD_DVI_0 :: VID_FORMAT_8 :: UUT_VSP1 [28:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_8_UUT_VSP1_MASK                   0x1fff0000
#define BCHP_HD_DVI_0_VID_FORMAT_8_UUT_VSP1_SHIFT                  16

/* HD_DVI_0 :: VID_FORMAT_8 :: reserved1 [15:13] */
#define BCHP_HD_DVI_0_VID_FORMAT_8_reserved1_MASK                  0x0000e000
#define BCHP_HD_DVI_0_VID_FORMAT_8_reserved1_SHIFT                 13

/* HD_DVI_0 :: VID_FORMAT_8 :: UUT_VAL0 [12:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_8_UUT_VAL0_MASK                   0x00001fff
#define BCHP_HD_DVI_0_VID_FORMAT_8_UUT_VAL0_SHIFT                  0

/***************************************************************************
 *HSYNC_CNT - HSYNC_CNT    Register
 ***************************************************************************/
/* HD_DVI_0 :: HSYNC_CNT :: HSYNC_RISE_COUNT [31:16] */
#define BCHP_HD_DVI_0_HSYNC_CNT_HSYNC_RISE_COUNT_MASK              0xffff0000
#define BCHP_HD_DVI_0_HSYNC_CNT_HSYNC_RISE_COUNT_SHIFT             16

/* HD_DVI_0 :: HSYNC_CNT :: HSYNC_FALL_COUNT [15:00] */
#define BCHP_HD_DVI_0_HSYNC_CNT_HSYNC_FALL_COUNT_MASK              0x0000ffff
#define BCHP_HD_DVI_0_HSYNC_CNT_HSYNC_FALL_COUNT_SHIFT             0

/***************************************************************************
 *VSYNC_CNT_FIELD0 - VSYNC_CNT_FIELD0 Register
 ***************************************************************************/
/* HD_DVI_0 :: VSYNC_CNT_FIELD0 :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD0_reserved0_MASK              0xf0000000
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD0_reserved0_SHIFT             28

/* HD_DVI_0 :: VSYNC_CNT_FIELD0 :: VSYNC_CNT [27:00] */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD0_VSYNC_CNT_MASK              0x0fffffff
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD0_VSYNC_CNT_SHIFT             0

/***************************************************************************
 *VSYNC_CNT_FIELD1 - VSYNC_CNT_FIELD1 Register
 ***************************************************************************/
/* HD_DVI_0 :: VSYNC_CNT_FIELD1 :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD1_reserved0_MASK              0xf0000000
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD1_reserved0_SHIFT             28

/* HD_DVI_0 :: VSYNC_CNT_FIELD1 :: VSYNC_CNT [27:00] */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD1_VSYNC_CNT_MASK              0x0fffffff
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD1_VSYNC_CNT_SHIFT             0

/***************************************************************************
 *COUNT_AT_FIRST_PIXEL - The DMA trigger count down value at the time of the first picture pixel
 ***************************************************************************/
/* HD_DVI_0 :: COUNT_AT_FIRST_PIXEL :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_COUNT_AT_FIRST_PIXEL_reserved0_MASK          0xf0000000
#define BCHP_HD_DVI_0_COUNT_AT_FIRST_PIXEL_reserved0_SHIFT         28

/* HD_DVI_0 :: COUNT_AT_FIRST_PIXEL :: COUNT_AT_FIRST_PIXEL [27:00] */
#define BCHP_HD_DVI_0_COUNT_AT_FIRST_PIXEL_COUNT_AT_FIRST_PIXEL_MASK 0x0fffffff
#define BCHP_HD_DVI_0_COUNT_AT_FIRST_PIXEL_COUNT_AT_FIRST_PIXEL_SHIFT 0

/***************************************************************************
 *VID_FORMAT_UPDATE_STATUS - Video Format Detection Circuit Update Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_VSYNC_PERIOD [31:31] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VSYNC_PERIOD_MASK 0x80000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VSYNC_PERIOD_SHIFT 31

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_DE [30:30] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_DE_MASK   0x40000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_DE_SHIFT  30

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_HSYNC_RISE [29:29] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_HSYNC_RISE_MASK 0x20000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_HSYNC_RISE_SHIFT 29

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_HSYNC_FALL [28:28] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_HSYNC_FALL_MASK 0x10000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_HSYNC_FALL_SHIFT 28

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_HSYNC [27:27] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_HSYNC_MASK 0x08000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_HSYNC_SHIFT 27

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_VSYNC [26:26] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VSYNC_MASK 0x04000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VSYNC_SHIFT 26

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_VAL [25:25] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VAL_MASK  0x02000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VAL_SHIFT 25

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_VFP [24:24] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VFP_MASK  0x01000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VFP_SHIFT 24

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_VBP [23:23] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VBP_MASK  0x00800000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VBP_SHIFT 23

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_HSYNC_DELAY [22:22] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_HSYNC_DELAY_MASK 0x00400000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_HSYNC_DELAY_SHIFT 22

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: reserved0 [21:18] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_reserved0_MASK      0x003c0000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_reserved0_SHIFT     18

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_HPOL [17:17] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HPOL_MASK   0x00020000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HPOL_SHIFT  17

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_HAP [16:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HAP_MASK    0x00010000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HAP_SHIFT   16

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_HFP [15:15] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HFP_MASK    0x00008000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HFP_SHIFT   15

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_HSP [14:14] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HSP_MASK    0x00004000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HSP_SHIFT   14

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_HBP [13:13] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HBP_MASK    0x00002000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HBP_SHIFT   13

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VPOL [12:12] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VPOL_MASK   0x00001000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VPOL_SHIFT  12

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VAL1 [11:11] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VAL1_MASK   0x00000800
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VAL1_SHIFT  11

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VFP_1 [10:10] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VFP_1_MASK  0x00000400
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VFP_1_SHIFT 10

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VSP_1 [09:09] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VSP_1_MASK  0x00000200
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VSP_1_SHIFT 9

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VBP_1 [08:08] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VBP_1_MASK  0x00000100
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VBP_1_SHIFT 8

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VSPO_1 [07:07] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VSPO_1_MASK 0x00000080
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VSPO_1_SHIFT 7

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VAL2 [06:06] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VAL2_MASK   0x00000040
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VAL2_SHIFT  6

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VFP_2 [05:05] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VFP_2_MASK  0x00000020
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VFP_2_SHIFT 5

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VSP_2 [04:04] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VSP_2_MASK  0x00000010
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VSP_2_SHIFT 4

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VBP_2 [03:03] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VBP_2_MASK  0x00000008
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VBP_2_SHIFT 3

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VSPO_2 [02:02] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VSPO_2_MASK 0x00000004
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VSPO_2_SHIFT 2

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_PROGRESSIVE [01:01] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_PROGRESSIVE_MASK 0x00000002
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_PROGRESSIVE_SHIFT 1

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_INTERLACED [00:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_INTERLACED_MASK 0x00000001
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_INTERLACED_SHIFT 0

/***************************************************************************
 *PCTR_ERROR_STATUS - PCTR_ERROR_STATUS    Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_ERROR_STATUS :: reserved0 [31:26] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_reserved0_MASK             0xfc000000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_reserved0_SHIFT            26

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: ABOVE_HAP_LIMIT [25:25] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_HAP_LIMIT_MASK       0x02000000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_HAP_LIMIT_SHIFT      25

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: BELOW_HAP_LIMIT [24:24] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_HAP_LIMIT_MASK       0x01000000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_HAP_LIMIT_SHIFT      24

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: ABOVE_VAL2_LIMIT [23:23] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VAL2_LIMIT_MASK      0x00800000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VAL2_LIMIT_SHIFT     23

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: BELOW_VAL2_LIMIT [22:22] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VAL2_LIMIT_MASK      0x00400000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VAL2_LIMIT_SHIFT     22

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: ABOVE_VAL1_LIMIT [21:21] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VAL1_LIMIT_MASK      0x00200000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VAL1_LIMIT_SHIFT     21

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: BELOW_VAL1_LIMIT [20:20] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VAL1_LIMIT_MASK      0x00100000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VAL1_LIMIT_SHIFT     20

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: ABOVE_HSYNC_FALL_LIMIT [19:19] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_HSYNC_FALL_LIMIT_MASK 0x00080000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_HSYNC_FALL_LIMIT_SHIFT 19

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: BELOW_HSYNC_FALL_LIMIT [18:18] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_HSYNC_FALL_LIMIT_MASK 0x00040000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_HSYNC_FALL_LIMIT_SHIFT 18

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: ABOVE_HSYNC_RISE_LIMIT [17:17] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_HSYNC_RISE_LIMIT_MASK 0x00020000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_HSYNC_RISE_LIMIT_SHIFT 17

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: BELOW_HSYNC_RISE_LIMIT [16:16] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_HSYNC_RISE_LIMIT_MASK 0x00010000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_HSYNC_RISE_LIMIT_SHIFT 16

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: ABOVE_VSYNC2_LIMIT [15:15] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VSYNC2_LIMIT_MASK    0x00008000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VSYNC2_LIMIT_SHIFT   15

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: BELOW_VSYNC2_LIMIT [14:14] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VSYNC2_LIMIT_MASK    0x00004000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VSYNC2_LIMIT_SHIFT   14

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: ABOVE_VSYNC1_LIMIT [13:13] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VSYNC1_LIMIT_MASK    0x00002000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VSYNC1_LIMIT_SHIFT   13

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: BELOW_VSYNC1_LIMIT [12:12] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VSYNC1_LIMIT_MASK    0x00001000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VSYNC1_LIMIT_SHIFT   12

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: VSYNC_DE_ERROR [11:11] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_VSYNC_DE_ERROR_MASK        0x00000800
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_VSYNC_DE_ERROR_SHIFT       11

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: VSYNC_PICTURE_ERROR [10:10] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_VSYNC_PICTURE_ERROR_MASK   0x00000400
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_VSYNC_PICTURE_ERROR_SHIFT  10

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: DE_WATCHDOG_TIMEOUT [09:09] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_DE_WATCHDOG_TIMEOUT_MASK   0x00000200
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_DE_WATCHDOG_TIMEOUT_SHIFT  9

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: PICTURE_FINISH_ERROR [08:08] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_PICTURE_FINISH_ERROR_MASK  0x00000100
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_PICTURE_FINISH_ERROR_SHIFT 8

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: PICTURE_GENERATE_ERROR [07:07] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_PICTURE_GENERATE_ERROR_MASK 0x00000080
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_PICTURE_GENERATE_ERROR_SHIFT 7

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: DROPPED_DATA_ERROR [06:06] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_DROPPED_DATA_ERROR_MASK    0x00000040
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_DROPPED_DATA_ERROR_SHIFT   6

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: INPUT_STALLED [05:05] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_INPUT_STALLED_MASK         0x00000020
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_INPUT_STALLED_SHIFT        5

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: INPUT_STALLED_ERROR [04:04] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_INPUT_STALLED_ERROR_MASK   0x00000010
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_INPUT_STALLED_ERROR_SHIFT  4

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: LONG_PICTURE_ERROR [03:03] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_LONG_PICTURE_ERROR_MASK    0x00000008
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_LONG_PICTURE_ERROR_SHIFT   3

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: SHORT_PICTURE_ERROR [02:02] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_SHORT_PICTURE_ERROR_MASK   0x00000004
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_SHORT_PICTURE_ERROR_SHIFT  2

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: LONG_LINE_ERROR [01:01] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_LONG_LINE_ERROR_MASK       0x00000002
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_LONG_LINE_ERROR_SHIFT      1

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: SHORT_LINE_ERROR [00:00] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_SHORT_LINE_ERROR_MASK      0x00000001
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_SHORT_LINE_ERROR_SHIFT     0

/***************************************************************************
 *BRIDGE_ERRORS_AUTO_CLR - BRIDGE_ERRORS_AUTO_CLR
 ***************************************************************************/
/* HD_DVI_0 :: BRIDGE_ERRORS_AUTO_CLR :: reserved0 [31:02] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_reserved0_MASK        0xfffffffc
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_reserved0_SHIFT       2

/* HD_DVI_0 :: BRIDGE_ERRORS_AUTO_CLR :: HOST_ERROR_AUTO_CLR [01:01] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_HOST_ERROR_AUTO_CLR_MASK 0x00000002
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_HOST_ERROR_AUTO_CLR_SHIFT 1

/* HD_DVI_0 :: BRIDGE_ERRORS_AUTO_CLR :: MISSED_PICTURE_ERROR_AUTO_CLR [00:00] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_MISSED_PICTURE_ERROR_AUTO_CLR_MASK 0x00000001
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_MISSED_PICTURE_ERROR_AUTO_CLR_SHIFT 0

/***************************************************************************
 *BRIDGE_ERRORS_RDB_CLR - BRIDGE_ERRORS_RDB_CLR
 ***************************************************************************/
/* HD_DVI_0 :: BRIDGE_ERRORS_RDB_CLR :: reserved0 [31:02] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_reserved0_MASK         0xfffffffc
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_reserved0_SHIFT        2

/* HD_DVI_0 :: BRIDGE_ERRORS_RDB_CLR :: HOST_ERROR_RDB_CLR [01:01] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_HOST_ERROR_RDB_CLR_MASK 0x00000002
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_HOST_ERROR_RDB_CLR_SHIFT 1

/* HD_DVI_0 :: BRIDGE_ERRORS_RDB_CLR :: MISSED_PICTURE_ERROR_RDB_CLR [00:00] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_MISSED_PICTURE_ERROR_RDB_CLR_MASK 0x00000001
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_MISSED_PICTURE_ERROR_RDB_CLR_SHIFT 0

/***************************************************************************
 *BUFFER_FIFO - BUFFER_FIFO    Register
 ***************************************************************************/
/* HD_DVI_0 :: BUFFER_FIFO :: reserved0 [31:22] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_reserved0_MASK                   0xffc00000
#define BCHP_HD_DVI_0_BUFFER_FIFO_reserved0_SHIFT                  22

/* HD_DVI_0 :: BUFFER_FIFO :: CLEAR_STATUS [21:21] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_CLEAR_STATUS_MASK                0x00200000
#define BCHP_HD_DVI_0_BUFFER_FIFO_CLEAR_STATUS_SHIFT               21

/* HD_DVI_0 :: BUFFER_FIFO :: HOLD_WR [20:20] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_HOLD_WR_MASK                     0x00100000
#define BCHP_HD_DVI_0_BUFFER_FIFO_HOLD_WR_SHIFT                    20

/* HD_DVI_0 :: BUFFER_FIFO :: ALMOST_FULL [19:19] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_ALMOST_FULL_MASK                 0x00080000
#define BCHP_HD_DVI_0_BUFFER_FIFO_ALMOST_FULL_SHIFT                19

/* HD_DVI_0 :: BUFFER_FIFO :: OVERFLOW [18:18] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_OVERFLOW_MASK                    0x00040000
#define BCHP_HD_DVI_0_BUFFER_FIFO_OVERFLOW_SHIFT                   18

/* HD_DVI_0 :: BUFFER_FIFO :: reserved1 [17:17] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_reserved1_MASK                   0x00020000
#define BCHP_HD_DVI_0_BUFFER_FIFO_reserved1_SHIFT                  17

/* HD_DVI_0 :: BUFFER_FIFO :: WR_ADDR [16:09] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_WR_ADDR_MASK                     0x0001fe00
#define BCHP_HD_DVI_0_BUFFER_FIFO_WR_ADDR_SHIFT                    9

/* HD_DVI_0 :: BUFFER_FIFO :: reserved2 [08:08] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_reserved2_MASK                   0x00000100
#define BCHP_HD_DVI_0_BUFFER_FIFO_reserved2_SHIFT                  8

/* HD_DVI_0 :: BUFFER_FIFO :: RD_ADDR [07:00] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_RD_ADDR_MASK                     0x000000ff
#define BCHP_HD_DVI_0_BUFFER_FIFO_RD_ADDR_SHIFT                    0

/***************************************************************************
 *RGB_MONITOR_STATUS_1 - RGB Pixel Monitor Status Register 1
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_STATUS_1 :: RED_MAX_CHANGED [31:31] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_RED_MAX_CHANGED_MASK    0x80000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_RED_MAX_CHANGED_SHIFT   31

/* HD_DVI_0 :: RGB_MONITOR_STATUS_1 :: reserved0 [30:28] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_reserved0_MASK          0x70000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_reserved0_SHIFT         28

/* HD_DVI_0 :: RGB_MONITOR_STATUS_1 :: RED_MAX [27:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_RED_MAX_MASK            0x0fff0000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_RED_MAX_SHIFT           16

/* HD_DVI_0 :: RGB_MONITOR_STATUS_1 :: RED_MIN_CHANGED [15:15] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_RED_MIN_CHANGED_MASK    0x00008000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_RED_MIN_CHANGED_SHIFT   15

/* HD_DVI_0 :: RGB_MONITOR_STATUS_1 :: reserved1 [14:12] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_reserved1_MASK          0x00007000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_reserved1_SHIFT         12

/* HD_DVI_0 :: RGB_MONITOR_STATUS_1 :: RED_MIN [11:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_RED_MIN_MASK            0x00000fff
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_RED_MIN_SHIFT           0

/***************************************************************************
 *RGB_MONITOR_STATUS_2 - RGB Pixel Monitor Status Register 2
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_STATUS_2 :: GREEN_MAX_CHANGED [31:31] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_GREEN_MAX_CHANGED_MASK  0x80000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_GREEN_MAX_CHANGED_SHIFT 31

/* HD_DVI_0 :: RGB_MONITOR_STATUS_2 :: reserved0 [30:28] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_reserved0_MASK          0x70000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_reserved0_SHIFT         28

/* HD_DVI_0 :: RGB_MONITOR_STATUS_2 :: GREEN_MAX [27:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_GREEN_MAX_MASK          0x0fff0000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_GREEN_MAX_SHIFT         16

/* HD_DVI_0 :: RGB_MONITOR_STATUS_2 :: GREEN_MIN_CHANGED [15:15] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_GREEN_MIN_CHANGED_MASK  0x00008000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_GREEN_MIN_CHANGED_SHIFT 15

/* HD_DVI_0 :: RGB_MONITOR_STATUS_2 :: reserved1 [14:12] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_reserved1_MASK          0x00007000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_reserved1_SHIFT         12

/* HD_DVI_0 :: RGB_MONITOR_STATUS_2 :: GREEN_MIN [11:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_GREEN_MIN_MASK          0x00000fff
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_GREEN_MIN_SHIFT         0

/***************************************************************************
 *RGB_MONITOR_STATUS_3 - RGB Pixel Monitor Status Register 3
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_STATUS_3 :: BLUE_MAX_CHANGED [31:31] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_BLUE_MAX_CHANGED_MASK   0x80000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_BLUE_MAX_CHANGED_SHIFT  31

/* HD_DVI_0 :: RGB_MONITOR_STATUS_3 :: reserved0 [30:28] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_reserved0_MASK          0x70000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_reserved0_SHIFT         28

/* HD_DVI_0 :: RGB_MONITOR_STATUS_3 :: BLUE_MAX [27:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_BLUE_MAX_MASK           0x0fff0000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_BLUE_MAX_SHIFT          16

/* HD_DVI_0 :: RGB_MONITOR_STATUS_3 :: BLUE_MIN_CHANGED [15:15] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_BLUE_MIN_CHANGED_MASK   0x00008000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_BLUE_MIN_CHANGED_SHIFT  15

/* HD_DVI_0 :: RGB_MONITOR_STATUS_3 :: reserved1 [14:12] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_reserved1_MASK          0x00007000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_reserved1_SHIFT         12

/* HD_DVI_0 :: RGB_MONITOR_STATUS_3 :: BLUE_MIN [11:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_BLUE_MIN_MASK           0x00000fff
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_BLUE_MIN_SHIFT          0

/***************************************************************************
 *RGB_MONITOR_STATUS_4 - RGB Pixel Monitor Status Register 4
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_STATUS_4 :: RED_UNDER_RANGE [31:31] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_RED_UNDER_RANGE_MASK    0x80000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_RED_UNDER_RANGE_SHIFT   31

/* HD_DVI_0 :: RGB_MONITOR_STATUS_4 :: reserved0 [30:28] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_reserved0_MASK          0x70000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_reserved0_SHIFT         28

/* HD_DVI_0 :: RGB_MONITOR_STATUS_4 :: RED_RANGE [27:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_RED_RANGE_MASK          0x0fff0000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_RED_RANGE_SHIFT         16

/* HD_DVI_0 :: RGB_MONITOR_STATUS_4 :: GREEN_UNDER_RANGE [15:15] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_GREEN_UNDER_RANGE_MASK  0x00008000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_GREEN_UNDER_RANGE_SHIFT 15

/* HD_DVI_0 :: RGB_MONITOR_STATUS_4 :: reserved1 [14:12] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_reserved1_MASK          0x00007000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_reserved1_SHIFT         12

/* HD_DVI_0 :: RGB_MONITOR_STATUS_4 :: GREEN_RANGE [11:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_GREEN_RANGE_MASK        0x00000fff
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_GREEN_RANGE_SHIFT       0

/***************************************************************************
 *RGB_MONITOR_STATUS_5 - RGB Pixel Monitor Status Register 5
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_STATUS_5 :: BLUE_UNDER_RANGE [31:31] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5_BLUE_UNDER_RANGE_MASK   0x80000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5_BLUE_UNDER_RANGE_SHIFT  31

/* HD_DVI_0 :: RGB_MONITOR_STATUS_5 :: reserved0 [30:28] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5_reserved0_MASK          0x70000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5_reserved0_SHIFT         28

/* HD_DVI_0 :: RGB_MONITOR_STATUS_5 :: BLUE_RANGE [27:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5_BLUE_RANGE_MASK         0x0fff0000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5_BLUE_RANGE_SHIFT        16

/* HD_DVI_0 :: RGB_MONITOR_STATUS_5 :: reserved1 [15:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5_reserved1_MASK          0x0000ffff
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5_reserved1_SHIFT         0

/***************************************************************************
 *TEST_CONFIG - TEST_CONFIG Register
 ***************************************************************************/
/* HD_DVI_0 :: TEST_CONFIG :: USE_TP_IN_FOR_ACCEPT [31:31] */
#define BCHP_HD_DVI_0_TEST_CONFIG_USE_TP_IN_FOR_ACCEPT_MASK        0x80000000
#define BCHP_HD_DVI_0_TEST_CONFIG_USE_TP_IN_FOR_ACCEPT_SHIFT       31

/* HD_DVI_0 :: TEST_CONFIG :: reserved0 [30:03] */
#define BCHP_HD_DVI_0_TEST_CONFIG_reserved0_MASK                   0x7ffffff8
#define BCHP_HD_DVI_0_TEST_CONFIG_reserved0_SHIFT                  3

/* HD_DVI_0 :: TEST_CONFIG :: TEST_BUS_SEL [02:02] */
#define BCHP_HD_DVI_0_TEST_CONFIG_TEST_BUS_SEL_MASK                0x00000004
#define BCHP_HD_DVI_0_TEST_CONFIG_TEST_BUS_SEL_SHIFT               2

/* HD_DVI_0 :: TEST_CONFIG :: TEST_VSYNC_CNT [01:01] */
#define BCHP_HD_DVI_0_TEST_CONFIG_TEST_VSYNC_CNT_MASK              0x00000002
#define BCHP_HD_DVI_0_TEST_CONFIG_TEST_VSYNC_CNT_SHIFT             1

/* HD_DVI_0 :: TEST_CONFIG :: USE_TP_IN_FOR_AUX [00:00] */
#define BCHP_HD_DVI_0_TEST_CONFIG_USE_TP_IN_FOR_AUX_MASK           0x00000001
#define BCHP_HD_DVI_0_TEST_CONFIG_USE_TP_IN_FOR_AUX_SHIFT          0

/***************************************************************************
 *HD_DVI_POSTING_MASTER - HD_DVI Posting Master count control
 ***************************************************************************/
/* HD_DVI_0 :: HD_DVI_POSTING_MASTER :: reserved0 [31:08] */
#define BCHP_HD_DVI_0_HD_DVI_POSTING_MASTER_reserved0_MASK         0xffffff00
#define BCHP_HD_DVI_0_HD_DVI_POSTING_MASTER_reserved0_SHIFT        8

/* HD_DVI_0 :: HD_DVI_POSTING_MASTER :: POSTING_COUNT [07:00] */
#define BCHP_HD_DVI_0_HD_DVI_POSTING_MASTER_POSTING_COUNT_MASK     0x000000ff
#define BCHP_HD_DVI_0_HD_DVI_POSTING_MASTER_POSTING_COUNT_SHIFT    0

/***************************************************************************
 *SPARE_REG2 - SPARE_REG2   Register
 ***************************************************************************/
/* HD_DVI_0 :: SPARE_REG2 :: MUTE_ACTIVE_STATUS [31:31] */
#define BCHP_HD_DVI_0_SPARE_REG2_MUTE_ACTIVE_STATUS_MASK           0x80000000
#define BCHP_HD_DVI_0_SPARE_REG2_MUTE_ACTIVE_STATUS_SHIFT          31

/* HD_DVI_0 :: SPARE_REG2 :: SPARE_30_0 [30:00] */
#define BCHP_HD_DVI_0_SPARE_REG2_SPARE_30_0_MASK                   0x7fffffff
#define BCHP_HD_DVI_0_SPARE_REG2_SPARE_30_0_SHIFT                  0

#endif /* #ifndef BCHP_HD_DVI_0_H__ */

/* End of File */
