{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1562248870806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1562248870806 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "oac2 EP4CE40F29C6 " "Automatically selected device EP4CE40F29C6 for design oac2" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1562248871162 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1562248871162 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1562248871235 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1562248871235 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_t2u1:auto_generated\|ram_block1a31 " "Atom \"instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_t2u1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1562248871375 "|oac2|instructionmemory:inst2|inst_mem_ram:inst|altsyncram:altsyncram_component|altsyncram_t2u1:auto_generated|ram_block1a31"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1562248871375 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1562248871670 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1562248871693 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C6 " "Device EP4CE30F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562248871885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C6 " "Device EP4CE55F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562248871885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C6 " "Device EP4CE75F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562248871885 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1562248871885 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17779 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562248871897 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17781 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562248871897 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17783 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562248871897 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17785 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562248871897 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17787 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562248871897 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1562248871897 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1562248871905 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1562248872535 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "482 482 " "No exact pin location assignment(s) for 482 pins of 482 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1562248873299 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "oac2.sdc " "Synopsys Design Constraints File file not found: 'oac2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1562248874826 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562248874827 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1562248874930 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1562248874931 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1562248874933 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node DataCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562248876039 ""}  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 368 4840 5008 384 "DataCLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17776 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562248876039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_MEM-WB:inst22\|reg1:instt1\|b0 " "Destination node reg_MEM-WB:inst22\|reg1:instt1\|b0" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { { 400 832 896 480 "b0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 8441 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_MEM-WB:inst22\|reg1:inst16\|b0 " "Destination node reg_MEM-WB:inst22\|reg1:inst16\|b0" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { { 400 832 896 480 "b0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 8439 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_MEM-WB:inst22\|reg1:inst17\|b0 " "Destination node reg_MEM-WB:inst22\|reg1:inst17\|b0" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { { 400 832 896 480 "b0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 8438 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_EX-MEM:inst21\|reg1:instt1\|b0 " "Destination node reg_EX-MEM:inst21\|reg1:instt1\|b0" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { { 400 832 896 480 "b0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 8202 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_EX-MEM:inst21\|reg1:inst17\|b0 " "Destination node reg_EX-MEM:inst21\|reg1:inst17\|b0" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { { 400 832 896 480 "b0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 8199 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_EX-MEM:inst21\|reg1:inst16\|b0 " "Destination node reg_EX-MEM:inst21\|reg1:inst16\|b0" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { { 400 832 896 480 "b0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 8200 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_MEM-WB:inst22\|reg1:inst15\|b0 " "Destination node reg_MEM-WB:inst22\|reg1:inst15\|b0" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { { 400 832 896 480 "b0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 8440 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_EX-MEM:inst21\|reg1:inst15\|b0 " "Destination node reg_EX-MEM:inst21\|reg1:inst15\|b0" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { { 400 832 896 480 "b0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 8201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1562248876040 ""}  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 736 584 752 752 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17775 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562248876040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_ff:excep\|dffs\[0\]  " "Automatically promoted node lpm_ff:excep\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_ff:excep\|dffs\[0\] " "Destination node lpm_ff:excep\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_ff.tdf" 63 7 0 } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5713 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b30 " "Destination node program_counter:ianst\|reg32:inst\|b30" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 3496 608 672 3576 "b30" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5740 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b29 " "Destination node program_counter:ianst\|reg32:inst\|b29" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 3384 600 664 3464 "b29" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5739 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b28 " "Destination node program_counter:ianst\|reg32:inst\|b28" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 3240 600 664 3320 "b28" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5738 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b27 " "Destination node program_counter:ianst\|reg32:inst\|b27" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 3112 608 672 3192 "b27" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5737 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b26 " "Destination node program_counter:ianst\|reg32:inst\|b26" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 2992 616 680 3072 "b26" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5736 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b25 " "Destination node program_counter:ianst\|reg32:inst\|b25" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 2872 600 664 2952 "b25" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5718 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b24 " "Destination node program_counter:ianst\|reg32:inst\|b24" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 2752 608 672 2832 "b24" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5735 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b23 " "Destination node program_counter:ianst\|reg32:inst\|b23" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 2600 600 664 2680 "b23" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5734 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b22 " "Destination node program_counter:ianst\|reg32:inst\|b22" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 2472 608 672 2552 "b22" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5733 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248876040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1562248876040 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1562248876040 ""}  } { { "lpm_ff.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_ff.tdf" 63 7 0 } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5713 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562248876040 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1562248877185 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562248877194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562248877195 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562248877207 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562248877224 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1562248877240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1562248877257 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1562248877268 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1562248877268 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "480 unused 2.5V 0 480 0 " "Number of I/O pins in group: 480 (unused VREF, 2.5V VCCIO, 0 input, 480 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1562248877290 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1562248877290 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1562248877290 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 54 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248877292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 72 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248877292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 65 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248877292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 67 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248877292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 71 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248877292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 64 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248877292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 67 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248877292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 66 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248877292 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1562248877292 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1562248877292 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562248878271 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1562248878408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1562248880742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562248882964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1562248883145 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1562248942844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:00 " "Fitter placement operations ending: elapsed time is 00:01:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562248942844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1562248944630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1562248953740 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1562248953740 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "3 " "Failed to route the following 3 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "reg_MEM-WB:inst22\|reg1:inst16\|b0 " "Signal \"reg_MEM-WB:inst22\|reg1:inst16\|b0\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1562249239014 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "32bitULA6funcoes:inst20\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_5_result_int\[6\]~12 " "Signal \"32bitULA6funcoes:inst20\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_5_result_int\[6\]~12\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1562249239014 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "reg_EX-MEM:inst21\|reg32:iuts\|b13 " "Signal \"reg_EX-MEM:inst21\|reg32:iuts\|b13\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1562249239014 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1562249239014 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "2 " "Cannot fit design in device -- following 2 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X39_Y24, I23) " "Routing resource LAB Block interconnect (X39_Y24, I23)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1562249239014 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X39_Y24, I30) " "Routing resource LAB Block interconnect (X39_Y24, I30)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1562249239014 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1562249239014 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1562249239014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1562249239015 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1562249239015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:53 " "Fitter routing operations ending: elapsed time is 00:04:53" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562249239022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1562249240153 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1562249242369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562249242369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1562249244156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1562249253637 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1562249253637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1562249337714 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1562249337714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:32 " "Fitter routing operations ending: elapsed time is 00:01:32" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562249337717 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.83 " "Total time spent on timing analysis during the Fitter is 12.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1562249338099 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562249338197 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562249339731 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562249339735 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562249341223 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562249343757 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/output_files/oac2.fit.smsg " "Generated suppressed messages file /home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/output_files/oac2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1562249345719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1287 " "Peak virtual memory: 1287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562249347251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  4 11:09:07 2019 " "Processing ended: Thu Jul  4 11:09:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562249347251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:57 " "Elapsed time: 00:07:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562249347251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:40 " "Total CPU time (on all processors): 00:08:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562249347251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562249347251 ""}
