WARNING: src/modules/memory/instruction_memory.v:13: $readmemb(data/inst.mem): Not enough words in the file for the requested range [0:511].
WARNING: src/modules/memory/data_memory.v:19: $readmemh(data/data_memory.mem): Not enough words in the file for the requested range [0:8191].
File has 13 instrs
Last PC is 48
                   0 ** Start Simulation **
                   0 Instruction Memory 
VCD info: dumpfile sim.vcd opened for output.
                   0 [PC] pc :          x
                   5 [PC] pc :          0
                  65 [PC] pc :          4
                  75 [PC] pc :          8
                  85 [PC] pc :         12
                  95 [PC] pc :         16
                 105 [PC] pc :         20
                 115 [PC] pc :         24
                 125 [PC] pc :         28
                 135 [PC] pc :         32
                 145 [PC] pc :         36
                 155 [PC] pc :         40
                 165 [PC] pc :         44
                 175 ** End Simulation **
                 175 REGISTER FILE
                 175 Reg[          0]:           0 (00000000000000000000000000000000)
                 175 Reg[          1]:           1 (00000000000000000000000000000001)
                 175 Reg[          2]:           2 (00000000000000000000000000000010)
                 175 Reg[          3]:           3 (00000000000000000000000000000011)
                 175 Reg[          4]:           4 (00000000000000000000000000000100)
                 175 Reg[          5]:           5 (00000000000000000000000000000101)
                 175 Reg[          6]:           6 (00000000000000000000000000000110)
                 175 Reg[          7]:           7 (00000000000000000000000000000111)
                 175 Reg[          8]:           8 (00000000000000000000000000001000)
                 175 Reg[          9]:           9 (00000000000000000000000000001001)
                 175 Reg[         10]:          10 (00000000000000000000000000001010)
                 175 Reg[         11]:          11 (00000000000000000000000000001011)
                 175 Reg[         12]:          12 (00000000000000000000000000001100)
                 175 Reg[         13]:          13 (00000000000000000000000000001101)
                 175 Reg[         14]:          14 (00000000000000000000000000001110)
                 175 Reg[         15]:          15 (00000000000000000000000000001111)
                 175 Reg[         16]:           0 (00000000000000000000000000000000)
                 175 Reg[         17]:           0 (00000000000000000000000000000000)
                 175 Reg[         18]:           0 (00000000000000000000000000000000)
                 175 Reg[         19]:           0 (00000000000000000000000000000000)
                 175 Reg[         20]:           0 (00000000000000000000000000000000)
                 175 Reg[         21]:           0 (00000000000000000000000000000000)
                 175 Reg[         22]:           0 (00000000000000000000000000000000)
                 175 Reg[         23]:           0 (00000000000000000000000000000000)
                 175 Reg[         24]:           0 (00000000000000000000000000000000)
                 175 Reg[         25]:           0 (00000000000000000000000000000000)
                 175 Reg[         26]:           0 (00000000000000000000000000000000)
                 175 Reg[         27]:           0 (00000000000000000000000000000000)
                 175 Reg[         28]:           0 (00000000000000000000000000000000)
                 175 Reg[         29]:           0 (00000000000000000000000000000000)
                 175 Reg[         30]:           0 (00000000000000000000000000000000)
                 175 Reg[         31]:           0 (00000000000000000000000000000000)
                 175 [PC] pc :         48
