q
break motor_stm32_init
c
n
n
n
n
n
n
n
n
n
n
display err
n
n
display err
q
break motor_stm32_init
c
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
q
break main
clear
clear main
c
info registers
info all-registers
info all-registers
p/x*TIM3->ARR
q
c
p/x*TIM3->ARR
set mem inaccessible-by-default off
p/x*TIM3->ARR
display TIM3->ARR
display TIM3->CMT
display TIM3->CNT
c
display TIM3->CNT
TIM3->CNT = 0
TIM3->CNT=0
set TIM3->CNT = 3
c
set TIM3->CNT = 3
c
c
q
q
break motor_init
c
n
n
display cfg
display cfg->timer
p*0x8006458@2
p*0x8006458@3
p*0x8006458@5
q
break motor_stm32_init
c
n
n
display tim_cfg
display tim_cfg->pinctrl
p*0x800645c@2
p*0x800645c@4
q
break motor_stm32_init
c
n
n
tim_cfg
display tim_cfg
display tim_cfg->timer
display tim_cfg
p*tim_cfg@5
p*tim_cfg@2
n
tim_cfg->pinctrl_len
display tim_cfg->pinctrl_len
n
n
display tim_cfg->pinctrl_len
n
n
display err
q
c
q
break motor_stm32_init
c
n
n
n
display save-ch
display save_ch
display clk_ch
s
s
s
s
s
q
break motor_stm32_init
c
n
n
n
q
break motor_stm32_init
c
n
n
n
display save_ch
n
display save_ch
display clh_ch
display clk_ch
p*tim_cfg@5
clear
p*timer->pinctrl@2
p*tim_cfg->pinctrl@2
q
p*tim_cfg->pinctrl@2
break motor_stm32_init
c
n
n
n
n
display clk_ch
display save_ch
q
break motor_stm32_init
c
n
n
n
n
display clk_ch
display save_ch
q
break motor_stm32_init
c
n
n
display save_ch
p*tim_cfg->pinctrl@2
p*tim_cfg->pinctrl@3
p*tim_cfg->pinctrl@2
p*tim_cfg->pinctrlen
tm_cfg pinctrlen
tm_cfg pinlen
tm_cfg pinctr_len
display tm_cfg->pinctr_len
display tm_cfg->pinctrl_len
display tm_cfg->pinctrl_len
display tim_cfg->pinctrl_len
display tim_cfg->pinctrl
display tim_cfg->pinctrl[0]
display tim_cfg->pinctrl[0].pinmux
display tim_cfg->pinctrl[1].pinmux
q
break motor_stm32_init
c
n
n
n
display save_ch
q
break motor_stm32_init

c
n
n
n
display save_ch
display clk_ch
q
break motor_stm32_init
c
n
n
n
display clk_ch
display save_ch
q
break motor_stm32_init
n

n
n
n
display clk_ch
display save_ch
n
n
n
q
break motor_stm32_init
c
n
n
n
display clk_ch
display save_ch
q
set mem inaccessible-by-default off
c
display TIM3->CNT

display TIM3->CMT
c
c
display TIM3->CMT
r
c
c
dev->config->timer
display dev->config->timer
c
c
q
break motor_stm32_init
c
n
n
n
display save_ch
q
break stm32_dma_enable_stream
c
c
c
q
