#include "core.hpp"

extern uint8_t getRegionSize(uint32_t size);

using namespace LaOS;

/*!
 * Zones will be created :
 * - 1-st read only for unprivileged - full memory map
 * - 2-nd stack of threads 	- full access, no execution
 * - 3-rd unprotected heap 	- full access, no execution
 * - 4-th peripheral 		- full access, no execution
 * - 5-th atomic in DTCM    - full access, no execution
 */
void Core::ConfigMPU()
{
	/*--- Full address space - unprivileged read-only ---*/
	uint32_t RNR = 0;
	__DMB();
	ARM_MPU_Disable();
	MPU->RNR = RNR++;
	MPU->RBAR = 0x0;
	MPU->RASR =
		MPU_RASR_ENABLE_Msk	<< MPU_RASR_ENABLE_Pos		| /* bit 0 */
		ARM_MPU_REGION_SIZE_4GB << MPU_RASR_SIZE_Pos	| /* bits 5:1 */
						/* Sub-region disable */
		0				<< MPU_RASR_SRD_Pos 	| /* bits 15:8 */
		1				<< MPU_RASR_B_Pos	 	| /* bufferable - bit 16 */
		1				<< MPU_RASR_C_Pos 		| /* cacheable - bit17 */
		1				<< MPU_RASR_S_Pos 		| /* shareable - bit18 */
						/* Type extension field */
		0				<< MPU_RASR_TEX_Pos 	| /* bits 21:19 */
						/* Unprivileged access read-only */
		ARM_MPU_AP_URO	<< MPU_RASR_AP_Pos		| /* bits 26:24 */
		/* Enable instruction fetch */
		0				<< MPU_RASR_XN_Pos		; /* bit 28*/

	/*--- Un-privileged heap ---*/
	uint32_t heapStart = 0;
	__asm__ volatile ("ldr %[hStart], =_uphstart"
	:[hStart]"=r"(heapStart)
	:
	:"r0");
	MPU->RNR = RNR++;
	MPU->RBAR = heapStart;
	MPU->RASR =
		MPU_RASR_ENABLE_Msk << MPU_RASR_ENABLE_Pos		| /* bit 0 */
		getRegionSize(UNPROTECTED_HEAP_SIZE) << MPU_RASR_SIZE_Pos	| /* bits 5:1 */
		0 				<< MPU_RASR_SRD_Pos 	| /* bits 15:8 */
		1 				<< MPU_RASR_B_Pos	 	| /* bufferable - bit 16 */
		1 				<< MPU_RASR_C_Pos 		| /* cacheable - bit17 */
		1 				<< MPU_RASR_S_Pos 		| /* shareable - it18 */
		0 				<< MPU_RASR_TEX_Pos 	| /* bits 21:19 */
						/* Full access */
		ARM_MPU_AP_FULL << MPU_RASR_AP_Pos		| /* bits 26:24 */
		/* Disable instruction fetch */
		1				<< MPU_RASR_XN_Pos		; /* bit 28*/


	/*--- Unprivileged stack ---*/
	uint32_t stackStart = 0;
	uint32_t stackEnd = 0;
	__asm__ volatile ("ldr %[addr], =_sustack"
			:[addr]"=r"(stackStart)
			:
			:"r0");
	__asm__ volatile ("ldr %[addr], =_eustack"
		:[addr]"=r"(stackEnd)
		:
		:"r0");
	MPU->RNR = RNR++;
	MPU->RBAR = stackStart;
	MPU->RASR =
		MPU_RASR_ENABLE_Msk << MPU_RASR_ENABLE_Pos 	| /* bit 0 */
		getRegionSize(stackEnd - stackStart) << MPU_RASR_SIZE_Pos 	| /* bits 5:1 */
		0 				<< MPU_RASR_SRD_Pos 	| /* bits 15:8 */
		1 				<< MPU_RASR_B_Pos	 	| /* bufferable - bit 16 */
		1 				<< MPU_RASR_C_Pos 		| /* cacheable - bit17 */
		1 				<< MPU_RASR_S_Pos 		| /* shareable - it18 */
		0 				<< MPU_RASR_TEX_Pos 	| /* bits 21:19 */
						/* Full access */
		ARM_MPU_AP_FULL << MPU_RASR_AP_Pos		| /* bits 26:24 */
		/* Disable instruction fetch */
		1				<< MPU_RASR_XN_Pos		; /* bit 28*/

	/*------------------*/
	/*--- Peripheral ---*/
	/*------------------*/
	MPU->RNR = RNR++;
	MPU->RBAR = PERIPH_BASE; //STM32 HAL
	MPU->RASR =
		MPU_RASR_ENABLE_Msk << MPU_RASR_ENABLE_Pos		| /* bit 0 */
		ARM_MPU_REGION_SIZE_512MB << MPU_RASR_SIZE_Pos	| /* bits 5:1 */
		0 				<< MPU_RASR_SRD_Pos 	| /* bits 15:8 */
		1 				<< MPU_RASR_B_Pos	 	| /* bufferable - bit 16 */
		1 				<< MPU_RASR_C_Pos 		| /* cacheable - bit17 */
		1 				<< MPU_RASR_S_Pos 		| /* shareable - it18 */
		0 				<< MPU_RASR_TEX_Pos 	| /* bits 21:19 */
						/* Full access */
		ARM_MPU_AP_FULL << MPU_RASR_AP_Pos		| /* bits 26:24 */
		/* Disable instruction fetch */
		1				<< MPU_RASR_XN_Pos		; /* bit 28*/

	/*---------------------------*/
	/*--- Unprivileged atomic ---*/
	/*---------------------------*/
	uint32_t atomicStart = 0;
	uint32_t atomicEnd = 0;
	__asm__ volatile ("ldr %[addr], =_upatcstart"
			:[addr]"=r"(atomicStart)
			:
			:"r0");
	__asm__ volatile ("ldr %[addr], =_upatcend"
		:[addr]"=r"(atomicEnd)
		:
		:"r0");
	MPU->RNR = RNR++;
	MPU->RBAR = atomicStart;
	MPU->RASR =
		MPU_RASR_ENABLE_Msk << MPU_RASR_ENABLE_Pos 	| /* bit 0 */
		getRegionSize(atomicEnd - atomicStart) << MPU_RASR_SIZE_Pos 	| /* bits 5:1 */
		0 				<< MPU_RASR_SRD_Pos 	| /* bits 15:8 */
		1 				<< MPU_RASR_B_Pos	 	| /* bufferable - bit 16 */
		1 				<< MPU_RASR_C_Pos 		| /* cacheable - bit17 */
		1 				<< MPU_RASR_S_Pos 		| /* shareable - it18 */
		0 				<< MPU_RASR_TEX_Pos 	| /* bits 21:19 */
						/* Full access */
		ARM_MPU_AP_FULL << MPU_RASR_AP_Pos		| /* bits 26:24 */
		/* Disable instruction fetch */
		1				<< MPU_RASR_XN_Pos		; /* bit 28*/

	/* Start MPU */
	ARM_MPU_Enable(0);
	__DSB();
	__ISB();
}
