Analysis & Synthesis report for pl_riscv_cpu
Sat Jan 25 15:39:30 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |pl_riscv_cpu|ReadWrite_controller:u_ReadWrite_controller|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Source assignments for riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0|altsyncram_84i1:auto_generated
 18. Source assignments for riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_1|altsyncram_84i1:auto_generated
 19. Source assignments for riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|altshift_taps:ResultSrcE_rtl_0|shift_taps_96m:auto_generated|altsyncram_tk31:altsyncram4
 20. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:pcmux
 21. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:jalrmux
 22. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg
 23. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|adder:pcadd4
 24. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|reg_file:rf
 25. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux4:forwardAmux
 26. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux4:forwardBmux
 27. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:srcbmux
 28. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|alu:alu
 29. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|adder:pcaddbranch
 30. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|adder:auipcadder
 31. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux
 32. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux4:resultmux
 33. Parameter Settings for User Entity Instance: instr_mem:instrmem
 34. Parameter Settings for User Entity Instance: data_mem:datamem
 35. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 36. Parameter Settings for Inferred Entity Instance: riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0
 37. Parameter Settings for Inferred Entity Instance: riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_1
 38. Parameter Settings for Inferred Entity Instance: riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|altshift_taps:ResultSrcE_rtl_0
 39. altsyncram Parameter Settings by Entity Instance
 40. altshift_taps Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux"
 42. Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|adder:auipcadder"
 43. Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|mux4:forwardBmux"
 44. Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|mux4:forwardAmux"
 45. Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|adder:pcadd4"
 46. Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp"
 47. Signal Tap Logic Analyzer Settings
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Connections to In-System Debugging Instance "auto_signaltap_0"
 51. Analysis & Synthesis Messages
 52. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 25 15:39:30 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; pl_riscv_cpu                                ;
; Top-level Entity Name              ; pl_riscv_cpu                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,977                                       ;
;     Total combinational functions  ; 4,391                                       ;
;     Dedicated logic registers      ; 4,483                                       ;
; Total registers                    ; 4483                                        ;
; Total pins                         ; 526                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 14,685                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; pl_riscv_cpu       ; pl_riscv_cpu       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; code/ReadWrite_controller.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/ReadWrite_controller.v                                        ;             ;
; code/Read_controller.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/Read_controller.v                                             ;             ;
; code/components/pl_reg_mw.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/pl_reg_mw.v                                        ;             ;
; code/components/pl_reg_em.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/pl_reg_em.v                                        ;             ;
; code/components/pl_reg_de.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/pl_reg_de.v                                        ;             ;
; code/components/hazardUnit.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/hazardUnit.v                                       ;             ;
; code/pl_riscv_cpu.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/pl_riscv_cpu.v                                                ;             ;
; code/riscv_cpu.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/riscv_cpu.v                                                   ;             ;
; code/instr_mem.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/instr_mem.v                                                   ;             ;
; code/data_mem.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/data_mem.v                                                    ;             ;
; code/components/pl_reg_fd.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/pl_reg_fd.v                                        ;             ;
; code/components/branching_unit.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/branching_unit.v                                   ;             ;
; code/components/reset_ff.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/reset_ff.v                                         ;             ;
; code/components/reg_file.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/reg_file.v                                         ;             ;
; code/components/mux4.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/mux4.v                                             ;             ;
; code/components/mux2.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/mux2.v                                             ;             ;
; code/components/main_decoder.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/main_decoder.v                                     ;             ;
; code/components/imm_extend.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/imm_extend.v                                       ;             ;
; code/components/datapath.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/datapath.v                                         ;             ;
; code/components/controller.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/controller.v                                       ;             ;
; code/components/alu_decoder.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/alu_decoder.v                                      ;             ;
; code/components/alu.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/alu.v                                              ;             ;
; code/components/adder.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/adder.v                                            ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                        ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                      ;             ;
; db/altsyncram_o524.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/altsyncram_o524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                      ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                                                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                   ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                           ;             ;
; db/cntr_sgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cntr_sgi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                       ; altera_sld  ;
; db/ip/sld3c99040e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/ip/sld3c99040e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                  ;             ;
; db/altsyncram_84i1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/altsyncram_84i1.tdf                                             ;             ;
; db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif                     ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                 ;             ;
; db/shift_taps_96m.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/shift_taps_96m.tdf                                              ;             ;
; db/altsyncram_tk31.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/altsyncram_tk31.tdf                                             ;             ;
; db/add_sub_24e.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/add_sub_24e.tdf                                                 ;             ;
; db/cntr_6pf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cntr_6pf.tdf                                                    ;             ;
; db/cmpr_ogc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cmpr_ogc.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 7,977     ;
;                                             ;           ;
; Total combinational functions               ; 4391      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 3182      ;
;     -- 3 input functions                    ; 900       ;
;     -- <=2 input functions                  ; 309       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 4141      ;
;     -- arithmetic mode                      ; 250       ;
;                                             ;           ;
; Total registers                             ; 4483      ;
;     -- Dedicated logic registers            ; 4483      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 526       ;
; Total memory bits                           ; 14685     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 4020      ;
; Total fan-out                               ; 32771     ;
; Average fan-out                             ; 3.24      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |pl_riscv_cpu                                                                                                                           ; 4391 (70)           ; 4483 (0)                  ; 14685       ; 0            ; 0       ; 0         ; 526  ; 0            ; |pl_riscv_cpu                                                                                                                                                                                                                                                                                                                                            ; pl_riscv_cpu                      ; work         ;
;    |ReadWrite_controller:u_ReadWrite_controller|                                                                                        ; 11 (11)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|ReadWrite_controller:u_ReadWrite_controller                                                                                                                                                                                                                                                                                                ; ReadWrite_controller              ; work         ;
;    |Read_controller:u_Read_controller|                                                                                                  ; 39 (39)             ; 293 (293)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|Read_controller:u_Read_controller                                                                                                                                                                                                                                                                                                          ; Read_controller                   ; work         ;
;    |data_mem:datamem|                                                                                                                   ; 1578 (1578)         ; 2048 (2048)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|data_mem:datamem                                                                                                                                                                                                                                                                                                                           ; data_mem                          ; work         ;
;    |instr_mem:instrmem|                                                                                                                 ; 570 (570)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|instr_mem:instrmem                                                                                                                                                                                                                                                                                                                         ; instr_mem                         ; work         ;
;    |riscv_cpu:rvcpu|                                                                                                                    ; 1376 (0)            ; 584 (0)                   ; 2141        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu                                                                                                                                                                                                                                                                                                                            ; riscv_cpu                         ; work         ;
;       |controller:c|                                                                                                                    ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|controller:c                                                                                                                                                                                                                                                                                                               ; controller                        ; work         ;
;          |alu_decoder:ad|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|alu_decoder:ad                                                                                                                                                                                                                                                                                                ; alu_decoder                       ; work         ;
;          |main_decoder:md|                                                                                                              ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|main_decoder:md                                                                                                                                                                                                                                                                                               ; main_decoder                      ; work         ;
;       |datapath:dp|                                                                                                                     ; 1351 (4)            ; 584 (0)                   ; 2141        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp                                                                                                                                                                                                                                                                                                                ; datapath                          ; work         ;
;          |adder:pcadd4|                                                                                                                 ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|adder:pcadd4                                                                                                                                                                                                                                                                                                   ; adder                             ; work         ;
;          |adder:pcaddbranch|                                                                                                            ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|adder:pcaddbranch                                                                                                                                                                                                                                                                                              ; adder                             ; work         ;
;          |alu:alu|                                                                                                                      ; 684 (684)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|alu:alu                                                                                                                                                                                                                                                                                                        ; alu                               ; work         ;
;          |branching_unit:bu|                                                                                                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|branching_unit:bu                                                                                                                                                                                                                                                                                              ; branching_unit                    ; work         ;
;          |hazardUnit:u_hazardUnit|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|hazardUnit:u_hazardUnit                                                                                                                                                                                                                                                                                        ; hazardUnit                        ; work         ;
;          |imm_extend:ext|                                                                                                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|imm_extend:ext                                                                                                                                                                                                                                                                                                 ; imm_extend                        ; work         ;
;          |mux2:lauipcmux|                                                                                                               ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux                                                                                                                                                                                                                                                                                                 ; mux2                              ; work         ;
;          |mux2:srcbmux|                                                                                                                 ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux2:srcbmux                                                                                                                                                                                                                                                                                                   ; mux2                              ; work         ;
;          |mux4:forwardAmux|                                                                                                             ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux4:forwardAmux                                                                                                                                                                                                                                                                                               ; mux4                              ; work         ;
;          |mux4:forwardBmux|                                                                                                             ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux4:forwardBmux                                                                                                                                                                                                                                                                                               ; mux4                              ; work         ;
;          |mux4:resultmux|                                                                                                               ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux                                                                                                                                                                                                                                                                                                 ; mux4                              ; work         ;
;          |pl_reg_de:plde|                                                                                                               ; 178 (171)           ; 151 (147)                 ; 93          ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde                                                                                                                                                                                                                                                                                                 ; pl_reg_de                         ; work         ;
;             |altshift_taps:ResultSrcE_rtl_0|                                                                                            ; 7 (0)               ; 4 (0)                     ; 93          ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|altshift_taps:ResultSrcE_rtl_0                                                                                                                                                                                                                                                                  ; altshift_taps                     ; work         ;
;                |shift_taps_96m:auto_generated|                                                                                          ; 7 (2)               ; 4 (2)                     ; 93          ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|altshift_taps:ResultSrcE_rtl_0|shift_taps_96m:auto_generated                                                                                                                                                                                                                                    ; shift_taps_96m                    ; work         ;
;                   |altsyncram_tk31:altsyncram4|                                                                                         ; 0 (0)               ; 0 (0)                     ; 93          ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|altshift_taps:ResultSrcE_rtl_0|shift_taps_96m:auto_generated|altsyncram_tk31:altsyncram4                                                                                                                                                                                                        ; altsyncram_tk31                   ; work         ;
;                   |cntr_6pf:cntr1|                                                                                                      ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|altshift_taps:ResultSrcE_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                                                                                                                                                                                                                     ; cntr_6pf                          ; work         ;
;          |pl_reg_em:plem|                                                                                                               ; 20 (20)             ; 139 (139)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|pl_reg_em:plem                                                                                                                                                                                                                                                                                                 ; pl_reg_em                         ; work         ;
;          |pl_reg_fd:plfd|                                                                                                               ; 85 (85)             ; 93 (93)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|pl_reg_fd:plfd                                                                                                                                                                                                                                                                                                 ; pl_reg_fd                         ; work         ;
;          |pl_reg_mw:plmw|                                                                                                               ; 0 (0)               ; 169 (169)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|pl_reg_mw:plmw                                                                                                                                                                                                                                                                                                 ; pl_reg_mw                         ; work         ;
;          |reg_file:rf|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|reg_file:rf                                                                                                                                                                                                                                                                                                    ; reg_file                          ; work         ;
;             |altsyncram:reg_file_arr_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                |altsyncram_84i1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0|altsyncram_84i1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_84i1                   ; work         ;
;             |altsyncram:reg_file_arr_rtl_1|                                                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_1                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                |altsyncram_84i1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_1|altsyncram_84i1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_84i1                   ; work         ;
;          |reset_ff:pcreg|                                                                                                               ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg                                                                                                                                                                                                                                                                                                 ; reset_ff                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 620 (2)             ; 1450 (196)                ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 618 (0)             ; 1254 (0)                  ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 618 (88)            ; 1254 (466)                ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_o524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o524:auto_generated                                                                                                                                                 ; altsyncram_o524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 231 (1)             ; 506 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 196 (0)             ; 490 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 294 (294)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 196 (0)             ; 196 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 34 (34)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 162 (9)             ; 147 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_sgi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sgi:auto_generated                                                             ; cntr_sgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 98 (98)             ; 98 (98)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|altshift_taps:ResultSrcE_rtl_0|shift_taps_96m:auto_generated|altsyncram_tk31:altsyncram4|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 3            ; 31           ; 3            ; 31           ; 93    ; None                                           ;
; riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0|altsyncram_84i1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif ;
; riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_1|altsyncram_84i1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 98           ; 128          ; 98           ; 12544 ; None                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pl_riscv_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pl_riscv_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pl_riscv_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pl_riscv_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pl_riscv_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pl_riscv_cpu|ReadWrite_controller:u_ReadWrite_controller|state                                                                                                   ;
+-------------------+------------------+----------------+------------------+-------------------+----------------+-----------------+----------------+---------------+----------------+
; Name              ; state.Write_NP_2 ; state.waitNP_2 ; state.Write_NP_1 ; state.waitEP_NP_1 ; state.Write_EP ; state.waitSP_EP ; state.Write_SP ; state.Prepare ; state.waitNP_3 ;
+-------------------+------------------+----------------+------------------+-------------------+----------------+-----------------+----------------+---------------+----------------+
; state.Prepare     ; 0                ; 0              ; 0                ; 0                 ; 0              ; 0               ; 0              ; 0             ; 0              ;
; state.Write_SP    ; 0                ; 0              ; 0                ; 0                 ; 0              ; 0               ; 1              ; 1             ; 0              ;
; state.waitSP_EP   ; 0                ; 0              ; 0                ; 0                 ; 0              ; 1               ; 0              ; 1             ; 0              ;
; state.Write_EP    ; 0                ; 0              ; 0                ; 0                 ; 1              ; 0               ; 0              ; 1             ; 0              ;
; state.waitEP_NP_1 ; 0                ; 0              ; 0                ; 1                 ; 0              ; 0               ; 0              ; 1             ; 0              ;
; state.Write_NP_1  ; 0                ; 0              ; 1                ; 0                 ; 0              ; 0               ; 0              ; 1             ; 0              ;
; state.waitNP_2    ; 0                ; 1              ; 0                ; 0                 ; 0              ; 0               ; 0              ; 1             ; 0              ;
; state.Write_NP_2  ; 1                ; 0              ; 0                ; 0                 ; 0              ; 0               ; 0              ; 1             ; 0              ;
; state.waitNP_3    ; 0                ; 0              ; 0                ; 0                 ; 0              ; 0               ; 0              ; 1             ; 1              ;
+-------------------+------------------+----------------+------------------+-------------------+----------------+-----------------+----------------+---------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                  ;
+---------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal                                                      ;
+---------------------------------------------------------------------------+-------------------------------------------------------------------------+
; ReadWrite_controller:u_ReadWrite_controller|Ext_DataAdr[0,1,4..24,26..31] ; Stuck at GND due to stuck port data_in                                  ;
; ReadWrite_controller:u_ReadWrite_controller|Ext_WriteData[5..31]          ; Stuck at GND due to stuck port data_in                                  ;
; ReadWrite_controller:u_ReadWrite_controller|Ext_MemWrite                  ; Merged with ReadWrite_controller:u_ReadWrite_controller|Ext_DataAdr[25] ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_fd:plfd|PCD[0]                         ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_fd:plfd|PCPlus4D[0]      ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_fd:plfd|PCD[1]                         ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_fd:plfd|PCPlus4D[1]      ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[12]                  ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|Rs2E[4]          ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[11]                  ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|Rs2E[3]          ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[10]                  ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|Rs2E[2]          ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[9]                   ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|Rs2E[1]          ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[8]                   ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|Rs2E[0]          ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ImmExtE[21..31]                ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ImmExtE[20]      ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[19]                  ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ImmExtE[20]      ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[18]                  ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ImmExtE[10]      ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[17]                  ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ImmExtE[9]       ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[16]                  ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ImmExtE[8]       ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[15]                  ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ImmExtE[7]       ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[14]                  ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ImmExtE[6]       ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[13]                  ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ImmExtE[5]       ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[7]                   ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|Rs1E[4]          ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[6]                   ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|Rs1E[3]          ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[5]                   ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|Rs1E[2]          ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[4]                   ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|Rs1E[1]          ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[3]                   ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|Rs1E[0]          ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|funct3E[2]                     ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[2]     ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|funct3E[1]                     ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[1]     ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|funct3E[0]                     ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|auiInstrE[0]     ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_em:plem|PCPlus4M[0]                    ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_em:plem|PCM[0]           ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_em:plem|PCPlus4M[1]                    ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_em:plem|PCM[1]           ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|PCPlus4E[0]                    ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|PCE[0]           ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|PCPlus4E[1]                    ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|PCE[1]           ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_fd:plfd|InstrD[1]                      ; Merged with riscv_cpu:rvcpu|datapath:dp|pl_reg_fd:plfd|InstrD[0]        ;
; ReadWrite_controller:u_ReadWrite_controller|state~11                      ; Lost fanout                                                             ;
; ReadWrite_controller:u_ReadWrite_controller|state~12                      ; Lost fanout                                                             ;
; ReadWrite_controller:u_ReadWrite_controller|state~13                      ; Lost fanout                                                             ;
; Total Number of Removed Registers = 98                                    ;                                                                         ;
+---------------------------------------------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4483  ;
; Number of registers using Synchronous Clear  ; 124   ;
; Number of registers using Synchronous Load   ; 115   ;
; Number of registers using Asynchronous Clear ; 520   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3014  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ReadWrite_controller:u_ReadWrite_controller|reset                                                                                                                                                                                                                                                                               ; 132     ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 11                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                          ;
+------------------------------------------------------------+-------------------------------------------------------------+------------+
; Register Name                                              ; Megafunction                                                ; Type       ;
+------------------------------------------------------------+-------------------------------------------------------------+------------+
; riscv_cpu:rvcpu|datapath:dp|pl_reg_mw:plmw|ResultSrcW[1]   ; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ResultSrcE_rtl_0 ; SHIFT_TAPS ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_em:plem|ResultSrcM[1]   ; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ResultSrcE_rtl_0 ; SHIFT_TAPS ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ResultSrcE[1]   ; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ResultSrcE_rtl_0 ; SHIFT_TAPS ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_mw:plmw|PCPlus4W[2..31] ; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ResultSrcE_rtl_0 ; SHIFT_TAPS ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_em:plem|PCPlus4M[2..31] ; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ResultSrcE_rtl_0 ; SHIFT_TAPS ;
; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|PCPlus4E[2..31] ; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ResultSrcE_rtl_0 ; SHIFT_TAPS ;
+------------------------------------------------------------+-------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ImmExtE[1]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ImmExtE[12] ;
; 3:1                ; 84 bits   ; 168 LEs       ; 84 LEs               ; 84 LEs                 ; Yes        ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|pl_reg_fd:plfd|InstrD[29]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|RD2E[29]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|RD1E[4]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg|q[0]        ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg|q[31]       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[63][15]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[62][24]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[61][15]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[60][23]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[59][17]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[58][7]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[57][25]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[56][3]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[55][23]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[54][6]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[53][22]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[52][6]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[51][31]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[50][31]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[49][25]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[48][6]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[47][31]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[46][29]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[45][4]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[44][1]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[43][6]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[42][21]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[41][21]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[40][11]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[39][17]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[38][5]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[37][18]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[36][24]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[35][12]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[34][13]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[33][6]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[32][15]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[31][30]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[30][24]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[29][9]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[28][27]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[27][17]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[26][0]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[25][7]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[24][18]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[23][23]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[22][18]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[21][12]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[20][2]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[19][0]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[18][20]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[17][25]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[16][29]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[15][16]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[14][29]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[13][19]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[12][28]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[11][4]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[10][29]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[9][29]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[8][29]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[7][29]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[6][29]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[5][29]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[4][14]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[3][21]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[2][7]                        ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[1][14]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |pl_riscv_cpu|data_mem:datamem|data_ram[0][16]                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux|y[3]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux4:forwardBmux|y[12]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux4:forwardAmux|y[12]     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|pl_reg_fd:plfd|InstrD      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pl_riscv_cpu|data_mem:datamem|Mux2089                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |pl_riscv_cpu|data_mem:datamem|Mux2109                               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |pl_riscv_cpu|data_mem:datamem|Mux2119                               ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |pl_riscv_cpu|data_mem:datamem|Mux2080                               ;
; 21:1               ; 8 bits    ; 112 LEs       ; 64 LEs               ; 48 LEs                 ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux19              ;
; 22:1               ; 7 bits    ; 98 LEs        ; 56 LEs               ; 42 LEs                 ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux9               ;
; 22:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux27              ;
; 23:1               ; 4 bits    ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux4               ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux28              ;
; 24:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux2               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0|altsyncram_84i1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_1|altsyncram_84i1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|altshift_taps:ResultSrcE_rtl_0|shift_taps_96m:auto_generated|altsyncram_tk31:altsyncram4 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:pcmux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:jalrmux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|adder:pcadd4 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|reg_file:rf ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux4:forwardAmux ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux4:forwardBmux ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:srcbmux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|alu:alu ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|adder:pcaddbranch ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|adder:auipcadder ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux4:resultmux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_mem:instrmem ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                         ;
; ADDR_WIDTH     ; 32    ; Signed Integer                         ;
; MEM_SIZE       ; 512   ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_mem:datamem ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                       ;
; ADDR_WIDTH     ; 32    ; Signed Integer                       ;
; MEM_SIZE       ; 64    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 98                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 98                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 315                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 98                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                          ; Type                             ;
+------------------------------------+------------------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                          ;
; WIDTH_A                            ; 32                                             ; Untyped                          ;
; WIDTHAD_A                          ; 5                                              ; Untyped                          ;
; NUMWORDS_A                         ; 32                                             ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                          ;
; WIDTH_B                            ; 32                                             ; Untyped                          ;
; WIDTHAD_B                          ; 5                                              ; Untyped                          ;
; NUMWORDS_B                         ; 32                                             ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                          ;
; BYTE_SIZE                          ; 8                                              ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                          ;
; INIT_FILE                          ; db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_84i1                                ; Untyped                          ;
+------------------------------------+------------------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_1 ;
+------------------------------------+------------------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                          ; Type                             ;
+------------------------------------+------------------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                          ;
; WIDTH_A                            ; 32                                             ; Untyped                          ;
; WIDTHAD_A                          ; 5                                              ; Untyped                          ;
; NUMWORDS_A                         ; 32                                             ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                          ;
; WIDTH_B                            ; 32                                             ; Untyped                          ;
; WIDTHAD_B                          ; 5                                              ; Untyped                          ;
; NUMWORDS_B                         ; 32                                             ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                          ;
; BYTE_SIZE                          ; 8                                              ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                          ;
; INIT_FILE                          ; db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_84i1                                ; Untyped                          ;
+------------------------------------+------------------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|altshift_taps:ResultSrcE_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                     ;
+----------------+----------------+------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                  ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                  ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                  ;
; WIDTH          ; 31             ; Untyped                                                                                  ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                  ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                  ;
+----------------+----------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                     ;
; Entity Instance                           ; riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                    ;
+----------------------------+---------------------------------------------------------------------------+
; Name                       ; Value                                                                     ;
+----------------------------+---------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                         ;
; Entity Instance            ; riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|altshift_taps:ResultSrcE_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                         ;
;     -- TAP_DISTANCE        ; 3                                                                         ;
;     -- WIDTH               ; 31                                                                        ;
+----------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux" ;
+-----------+-------+----------+-----------------------------------------+
; Port      ; Type  ; Severity ; Details                                 ;
+-----------+-------+----------+-----------------------------------------+
; d1[11..0] ; Input ; Info     ; Stuck at GND                            ;
+-----------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|adder:auipcadder" ;
+----------+-------+----------+--------------------------------------------+
; Port     ; Type  ; Severity ; Details                                    ;
+----------+-------+----------+--------------------------------------------+
; a[11..0] ; Input ; Info     ; Stuck at GND                               ;
+----------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|mux4:forwardBmux" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; d3   ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|mux4:forwardAmux" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; d3   ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|adder:pcadd4" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                           ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                           ;
; b[2]     ; Input ; Info     ; Stuck at VCC                           ;
+----------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp"                                                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; InstrD[29..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; InstrD[11..7]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; InstrD[31]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 98                  ; 98               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 526                         ;
; cycloneiii_ff         ; 2943                        ;
;     ENA               ; 2402                        ;
;     ENA SCLR          ; 22                          ;
;     ENA SCLR SLD      ; 30                          ;
;     SCLR              ; 24                          ;
;     SLD               ; 20                          ;
;     plain             ; 445                         ;
; cycloneiii_lcell_comb ; 3644                        ;
;     arith             ; 174                         ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 143                         ;
;     normal            ; 3470                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 138                         ;
;         3 data inputs ; 538                         ;
;         4 data inputs ; 2789                        ;
; cycloneiii_ram_block  ; 95                          ;
;                       ;                             ;
; Max LUT depth         ; 22.00                       ;
; Average LUT depth     ; 9.08                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                            ; Details                                                                                                                                                        ;
+-----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                          ; N/A                                                                                                                                                            ;
; path_found                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Read_controller:u_Read_controller|path_found ; N/A                                                                                                                                                            ;
; path_found                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Read_controller:u_Read_controller|path_found ; N/A                                                                                                                                                            ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[0]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[0]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[10]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[10]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[11]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[11]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[12]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[12]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[13]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[13]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[14]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[14]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[15]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[15]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[16]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[16]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[17]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[17]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[18]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[18]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[19]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[19]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[1]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[1]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[20]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[20]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[21]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[21]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[22]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[22]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[23]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[23]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[24]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[24]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[25]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[25]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[26]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[26]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[27]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[27]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[28]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[28]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[29]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[29]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[2]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[2]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[30]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[30]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[31]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[31]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[3]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[3]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[4]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[4]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[5]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[5]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[6]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[6]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[7]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[7]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[8]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[8]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[9]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PCW[9]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[0]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[0]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[10]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[10]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[11]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[11]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[12]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[12]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[13]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[13]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[14]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[14]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[15]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[15]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[16]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[16]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[17]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[17]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[18]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[18]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[19]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[19]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[1]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[1]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[20]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[20]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[21]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[21]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[22]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[22]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[23]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[23]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[24]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[24]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[25]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[25]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[26]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[26]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[27]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[27]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[28]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[28]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[29]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[29]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[2]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[2]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[30]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[30]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[31]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[31]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[3]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[3]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[4]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[4]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[5]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[5]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[6]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[6]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[7]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[7]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[8]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[8]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[9]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|PC[9]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[24] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[24] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[25] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[25] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[26] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[26] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[27] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[27] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[28] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[28] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[29] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[29] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[30] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[30] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[31] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[31] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|PCW[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|ZeroE   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pl_riscv_cpu:u_pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|ZeroE   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
+-----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Jan 25 15:38:24 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pl_riscv_cpu -c pl_riscv_cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file code/top_check_fpga.v
    Info (12023): Found entity 1: Top_check_fpga File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/Top_check_fpga.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file code/readwrite_controller.v
    Info (12023): Found entity 1: ReadWrite_controller File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/ReadWrite_controller.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file code/read_controller.v
    Info (12023): Found entity 1: Read_controller File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/Read_controller.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file code/components/pl_reg_mw.v
    Info (12023): Found entity 1: pl_reg_mw File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/pl_reg_mw.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/pl_reg_em.v
    Info (12023): Found entity 1: pl_reg_em File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/pl_reg_em.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/pl_reg_de.v
    Info (12023): Found entity 1: pl_reg_de File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/pl_reg_de.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file code/components/hazardunit.v
    Info (12023): Found entity 1: hazardUnit File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/hazardUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/pl_riscv_cpu.v
    Info (12023): Found entity 1: pl_riscv_cpu File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/pl_riscv_cpu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/riscv_cpu.v
    Info (12023): Found entity 1: riscv_cpu File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/riscv_cpu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/instr_mem.v
    Info (12023): Found entity 1: instr_mem File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/instr_mem.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/data_mem.v
    Info (12023): Found entity 1: data_mem File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/data_mem.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/pl_reg_fd.v
    Info (12023): Found entity 1: pl_reg_fd File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/pl_reg_fd.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/branching_unit.v
    Info (12023): Found entity 1: branching_unit File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/branching_unit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/reset_ff.v
    Info (12023): Found entity 1: reset_ff File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/reset_ff.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/reg_file.v
    Info (12023): Found entity 1: reg_file File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/reg_file.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file code/components/mux4.v
    Info (12023): Found entity 1: mux4 File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/mux4.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/mux3.v
    Info (12023): Found entity 1: mux3 File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/mux3.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/mux2.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/main_decoder.v
    Info (12023): Found entity 1: main_decoder File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/main_decoder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/imm_extend.v
    Info (12023): Found entity 1: imm_extend File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/imm_extend.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file code/components/datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/datapath.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file code/components/controller.v
    Info (12023): Found entity 1: controller File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/controller.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/alu_decoder.v
    Info (12023): Found entity 1: alu_decoder File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/alu_decoder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/alu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/adder.v
    Info (12023): Found entity 1: adder File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/adder.v Line: 4
Info (12127): Elaborating entity "pl_riscv_cpu" for the top level hierarchy
Info (12128): Elaborating entity "riscv_cpu" for hierarchy "riscv_cpu:rvcpu" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/pl_riscv_cpu.v Line: 27
Info (12128): Elaborating entity "controller" for hierarchy "riscv_cpu:rvcpu|controller:c" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/riscv_cpu.v Line: 23
Info (12128): Elaborating entity "main_decoder" for hierarchy "riscv_cpu:rvcpu|controller:c|main_decoder:md" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/controller.v Line: 19
Info (12128): Elaborating entity "alu_decoder" for hierarchy "riscv_cpu:rvcpu|controller:c|alu_decoder:ad" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/controller.v Line: 21
Info (12128): Elaborating entity "datapath" for hierarchy "riscv_cpu:rvcpu|datapath:dp" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/riscv_cpu.v Line: 27
Info (12128): Elaborating entity "mux2" for hierarchy "riscv_cpu:rvcpu|datapath:dp|mux2:pcmux" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/datapath.v Line: 34
Info (12128): Elaborating entity "reset_ff" for hierarchy "riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/datapath.v Line: 39
Info (12128): Elaborating entity "adder" for hierarchy "riscv_cpu:rvcpu|datapath:dp|adder:pcadd4" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/datapath.v Line: 40
Info (12128): Elaborating entity "pl_reg_fd" for hierarchy "riscv_cpu:rvcpu|datapath:dp|pl_reg_fd:plfd" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/datapath.v Line: 48
Info (12128): Elaborating entity "reg_file" for hierarchy "riscv_cpu:rvcpu|datapath:dp|reg_file:rf" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/datapath.v Line: 53
Info (12128): Elaborating entity "imm_extend" for hierarchy "riscv_cpu:rvcpu|datapath:dp|imm_extend:ext" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/datapath.v Line: 54
Info (12128): Elaborating entity "pl_reg_de" for hierarchy "riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/datapath.v Line: 99
Info (12128): Elaborating entity "mux4" for hierarchy "riscv_cpu:rvcpu|datapath:dp|mux4:forwardAmux" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/datapath.v Line: 105
Info (12128): Elaborating entity "alu" for hierarchy "riscv_cpu:rvcpu|datapath:dp|alu:alu" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/datapath.v Line: 109
Info (12128): Elaborating entity "branching_unit" for hierarchy "riscv_cpu:rvcpu|datapath:dp|branching_unit:bu" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/datapath.v Line: 115
Info (12128): Elaborating entity "pl_reg_em" for hierarchy "riscv_cpu:rvcpu|datapath:dp|pl_reg_em:plem" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/datapath.v Line: 140
Info (12128): Elaborating entity "pl_reg_mw" for hierarchy "riscv_cpu:rvcpu|datapath:dp|pl_reg_mw:plmw" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/datapath.v Line: 166
Info (12128): Elaborating entity "hazardUnit" for hierarchy "riscv_cpu:rvcpu|datapath:dp|hazardUnit:u_hazardUnit" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/datapath.v Line: 191
Info (12128): Elaborating entity "instr_mem" for hierarchy "instr_mem:instrmem" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/pl_riscv_cpu.v Line: 28
Warning (10030): Net "instr_ram.data_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/instr_mem.v Line: 10
Warning (10030): Net "instr_ram.waddr_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/instr_mem.v Line: 10
Warning (10030): Net "instr_ram.we_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/instr_mem.v Line: 10
Info (12128): Elaborating entity "data_mem" for hierarchy "data_mem:datamem" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/pl_riscv_cpu.v Line: 29
Info (12128): Elaborating entity "ReadWrite_controller" for hierarchy "ReadWrite_controller:u_ReadWrite_controller" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/pl_riscv_cpu.v Line: 40
Info (12128): Elaborating entity "Read_controller" for hierarchy "Read_controller:u_Read_controller" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/pl_riscv_cpu.v Line: 58
Warning (10230): Verilog HDL assignment warning at Read_controller.v(25): truncated value with size 32 to match size of target (4) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/Read_controller.v Line: 25
Warning (10230): Verilog HDL assignment warning at Read_controller.v(29): truncated value with size 32 to match size of target (4) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/Read_controller.v Line: 29
Warning (10230): Verilog HDL assignment warning at Read_controller.v(33): truncated value with size 32 to match size of target (4) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/Read_controller.v Line: 33
Warning (10230): Verilog HDL assignment warning at Read_controller.v(37): truncated value with size 32 to match size of target (4) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/Read_controller.v Line: 37
Warning (10230): Verilog HDL assignment warning at Read_controller.v(41): truncated value with size 32 to match size of target (4) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/Read_controller.v Line: 41
Warning (10230): Verilog HDL assignment warning at Read_controller.v(45): truncated value with size 32 to match size of target (4) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/Read_controller.v Line: 45
Warning (10230): Verilog HDL assignment warning at Read_controller.v(49): truncated value with size 32 to match size of target (4) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/Read_controller.v Line: 49
Warning (10230): Verilog HDL assignment warning at Read_controller.v(53): truncated value with size 32 to match size of target (4) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/Read_controller.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o524.tdf
    Info (12023): Found entity 1: altsyncram_o524 File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/altsyncram_o524.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sgi.tdf
    Info (12023): Found entity 1: cntr_sgi File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cntr_sgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.01.25.15:38:51 Progress: Loading sld3c99040e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3c99040e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/ip/sld3c99040e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/ip/sld3c99040e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276027): Inferred dual-clock RAM node "riscv_cpu:rvcpu|datapath:dp|reg_file:rf|reg_file_arr_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "riscv_cpu:rvcpu|datapath:dp|reg_file:rf|reg_file_arr_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/pl_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_cpu:rvcpu|datapath:dp|reg_file:rf|reg_file_arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_cpu:rvcpu|datapath:dp|reg_file:rf|reg_file_arr_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|ResultSrcE_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 31
Info (12130): Elaborated megafunction instantiation "riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0"
Info (12133): Instantiated megafunction "riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_84i1.tdf
    Info (12023): Found entity 1: altsyncram_84i1 File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/altsyncram_84i1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|altshift_taps:ResultSrcE_rtl_0"
Info (12133): Instantiated megafunction "riscv_cpu:rvcpu|datapath:dp|pl_reg_de:plde|altshift_taps:ResultSrcE_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "31"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/shift_taps_96m.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tk31.tdf
    Info (12023): Found entity 1: altsyncram_tk31 File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/altsyncram_tk31.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/db/cmpr_ogc.tdf Line: 23
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/output_files/pl_riscv_cpu.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 35 of its 229 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 194 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8851 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 515 output pins
    Info (21061): Implemented 8127 logic cells
    Info (21064): Implemented 193 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4896 megabytes
    Info: Processing ended: Sat Jan 25 15:39:30 2025
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:01:49


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/output_files/pl_riscv_cpu.map.smsg.


