{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from capstone import *\n",
    "from capstone.x86 import *\n",
    "\n",
    "code = bytes.fromhex('b8 02 00 00 00 bb 03 00 00 00 03 c3')\n",
    "    \n",
    "assert code is not None\n",
    "\n",
    "# Setup disassembly engine for x86 32-bit\n",
    "cs = Cs(CS_ARCH_X86, CS_MODE_32) \n",
    "cs.detail = True\n",
    "cs.skipdata = True\n",
    "\n",
    "# Create regsiters\n",
    "registers = {}\n",
    "registers[X86_REG_EAX] = 0\n",
    "registers[X86_REG_EBX] = 0\n",
    "\n",
    "# EIP is our instruction pointer\n",
    "# Start it at the beginning of the shellcode\n",
    "registers[X86_REG_EIP] = 0\n",
    "\n",
    "# Run until we reach the end of the shellcode\n",
    "while registers[X86_REG_EIP] != len(code):\n",
    "    address = registers[X86_REG_EIP]\n",
    "    \n",
    "    # We don't know the instruction length so choose the maximum size (15)\n",
    "    # Capstone will truncate accordingly \n",
    "    instruction = next(cs.disasm(code[address:address + 15], address))\n",
    "    mnemonic = instruction.mnemonic\n",
    "    operands = instruction.operands\n",
    "    \n",
    "    # Debug print\n",
    "    print(f\"{address:#010x}:\\t{instruction.mnemonic}\\t{instruction.op_str}\")\n",
    "\n",
    "    # Instruction handlers (this is our emulator)\n",
    "    if mnemonic == \"mov\": \n",
    "        # mov <reg>,<imm>\n",
    "        if operands[0].type == X86_OP_REG and operands[1].type == X86_OP_IMM: \n",
    "            registers[operands[0].reg] = operands[1].value.imm\n",
    "        else:\n",
    "            print(f\"\\n{instruction.mnemonic} variation not implemented\")\n",
    "            break\n",
    "      \n",
    "    elif mnemonic == \"add\": \n",
    "        # add <reg>,<reg>\n",
    "        if operands[0].type == X86_OP_REG and operands[1].type == X86_OP_REG: \n",
    "            registers[operands[0].reg] = registers[operands[0].reg] + registers[operands[1].reg]\n",
    "        else:\n",
    "            print(f\"\\n{instruction.mnemonic} variation not implemented\")\n",
    "            break\n",
    "    \n",
    "    else:\n",
    "        # Catch unimplemented instruction and exit\n",
    "        print(f\"\\nInstruction not implemented: {instruction.mnemonic}\")\n",
    "        break\n",
    "    \n",
    "    # Increment EIP to the next instruction\n",
    "    registers[X86_REG_EIP] += instruction.size\n",
    "\n",
    "print(f\"\\nCompleted emulation, EAX: {registers[X86_REG_EAX]}\") "
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.13.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
