Return-Path: <linux-kernel+bounces-824027-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [147.75.80.249])
	by mail.lfdr.de (Postfix) with ESMTPS id E9467B87F23
	for <lists+linux-kernel@lfdr.de>; Fri, 19 Sep 2025 07:55:26 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by am.mirrors.kernel.org (Postfix) with ESMTPS id 966231C83210
	for <lists+linux-kernel@lfdr.de>; Fri, 19 Sep 2025 05:55:48 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 6C015284896;
	Fri, 19 Sep 2025 05:55:20 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="OvHglfvY"
Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.10])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id C395F1F7580;
	Fri, 19 Sep 2025 05:55:15 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.10
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1758261319; cv=none; b=WBn9T4VDCzS2jNZG+95a9BaMUtqe1grCPwnHaHERDQVeBGCZIoKvPR4qLMb4ZslioRnnyv4hv9UhBydeWBJNrbtpYt3NyNlGqmu11shZKPKqSaUgG4uRDVo/x056i6vMrXZZdfYWoDapfT4AHjHPCePaG9JKOun9AjzkoadALdU=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1758261319; c=relaxed/simple;
	bh=GGV1fNHCrNN+yx/CG9dIwyTi9ytFA8RptYOTLFaHYbU=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=Fk+47jKg+8XKB4A7VhaSscp7qyRXXsNtl403GsAVGG32g3Af2Ye+Clh/muc+VvIZn35vHKn3QrIzcqHPQs57HOsr7Yphsrf6oyxsOOEvjR0uZhqP93Ih8ZPvkzFJEcJ/bn8wUcUHDTeIVMxcQJSd82/Lk2VzzrR35a3vjPGv/Aw=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=OvHglfvY; arc=none smtp.client-ip=192.198.163.10
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com
Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
  t=1758261318; x=1789797318;
  h=message-id:date:mime-version:subject:to:cc:references:
   from:in-reply-to:content-transfer-encoding;
  bh=GGV1fNHCrNN+yx/CG9dIwyTi9ytFA8RptYOTLFaHYbU=;
  b=OvHglfvYXM22dBRUh21BcevutImjBOcuE2tCEzo2pj6uA0EU4lHlQYr4
   92bDj2LNM21Dmn3JYKFEkgjjymTIInG1nwsyOFqn37NpX3Ns5FE8isreX
   HtvhgzgD6c63kPpN5sPGhcJG53UCrob9OGlJJQVr/ix5++A+9j1F3yJEF
   UKhntjYpKHMvpo8geEoYm2RkHA/a6H1+J46OEf3sUcWwBrHk6r2QEzn0W
   q4hQZHzLfFKResqiGnWy5nju9twL2jKmLh9RZbT99neKUe9Cnuw6zDmF5
   xqhnSfFaoXyR3MEe+S7SGQ4Fn5xlQf/2Z0FLGYB7Q15MlCAlQsot9HkFQ
   g==;
X-CSE-ConnectionGUID: LA5YyC6wSAiMA/7ziYPVag==
X-CSE-MsgGUID: xNXBtkZqRdGNEFsmIMgb6g==
X-IronPort-AV: E=McAfee;i="6800,10657,11557"; a="71977263"
X-IronPort-AV: E=Sophos;i="6.18,277,1751266800"; 
   d="scan'208";a="71977263"
Received: from orviesa004.jf.intel.com ([10.64.159.144])
  by fmvoesa104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 18 Sep 2025 22:55:15 -0700
X-CSE-ConnectionGUID: 5YaQtYNqSa2bFgTANIxpCA==
X-CSE-MsgGUID: SYy7ZPebQIS+pCFRJIk5TA==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.18,277,1751266800"; 
   d="scan'208";a="180010102"
Received: from dapengmi-mobl1.ccr.corp.intel.com (HELO [10.124.233.177]) ([10.124.233.177])
  by orviesa004-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 18 Sep 2025 22:55:12 -0700
Message-ID: <67b81e67-80ba-4cac-b019-1c54f191c3d0@linux.intel.com>
Date: Fri, 19 Sep 2025 13:55:08 +0800
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [Patch v7 00/12] arch-PEBS enabling for Intel platforms
To: Peter Zijlstra <peterz@infradead.org>, Ingo Molnar <mingo@redhat.com>,
 Arnaldo Carvalho de Melo <acme@kernel.org>,
 Namhyung Kim <namhyung@kernel.org>, Ian Rogers <irogers@google.com>,
 Adrian Hunter <adrian.hunter@intel.com>,
 Alexander Shishkin <alexander.shishkin@linux.intel.com>,
 Kan Liang <kan.liang@linux.intel.com>, Andi Kleen <ak@linux.intel.com>,
 Eranian Stephane <eranian@google.com>
Cc: linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org,
 Dapeng Mi <dapeng1.mi@intel.com>
References: <20250828013435.1528459-1-dapeng1.mi@linux.intel.com>
Content-Language: en-US
From: "Mi, Dapeng" <dapeng1.mi@linux.intel.com>
In-Reply-To: <20250828013435.1528459-1-dapeng1.mi@linux.intel.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit


On 8/28/2025 9:34 AM, Dapeng Mi wrote:
> Changes:
> v6 -> v7:
>   * Rebase code to last tip perf/core tree.
>   * Opportunistically remove the redundant is_x86_event() prototype.
>     (Patch 01/12)
>   * Fix PEBS handler NULL event access and record loss issue.
>     (Patch 02/12)
>   * Reset MSR_IA32_PEBS_INDEX at the head of_drain_arch_pebs() instead
>     of end. It avoids the processed PEBS records are processed again in
>     some corner cases like event throttling. (Patch 08/12)
>
> v5 -> v6:
>   * Rebase code to last tip perf/core tree + "x86 perf bug fixes and
>     optimization" patchset
>  
> v4 -> v5:
>   * Rebase code to 6.16-rc3
>   * Allocate/free arch-PEBS buffer in callbacks *prepare_cpu/*dead_cpu
>     (patch 07/10, Peter)
>   * Code and comments refine (patch 09/10, Peter)
>
>
> This patchset introduces architectural PEBS support for Intel platforms
> like Clearwater Forest (CWF) and Panther Lake (PTL). The detailed
> information about arch-PEBS can be found in chapter 11
> "architectural PEBS" of "Intel Architecture Instruction Set Extensions
> and Future Features".
>
> This patch set doesn't include the SSP and SIMD regs (OPMASK/YMM/ZMM)
> sampling support for arch-PEBS to avoid the dependency for the basic
> SIMD regs sampling support patch series[1]. Once the basic SIMD regs
> sampling is supported, the arch-PEBS based SSP and SIMD regs
> (OPMASK/YMM/ZMM) sampling would be supported in a later patch set.

Kindly ping.

Hi Peter,

May I know your comments on this patch series? Is it ok to merge this basic
arch-PEBS enabling patch series first (without SIMD regs sampling support)?
Is there other new comments about this patch set? Thanks.



>
> Tests:
>   Run below tests on Clearwater Forest and Pantherlake, no issue is
>   found.
>
>   1. Basic perf counting case.
>     perf stat -e '{branches,branches,branches,branches,branches,branches,branches,branches,cycles,instructions,ref-cycles}' sleep 1
>
>   2. Basic PMI based perf sampling case.
>     perf record -e '{branches,branches,branches,branches,branches,branches,branches,branches,cycles,instructions,ref-cycles}' sleep 1
>
>   3. Basic PEBS based perf sampling case.
>     perf record -e '{branches,branches,branches,branches,branches,branches,branches,branches,cycles,instructions,ref-cycles}:p' sleep 1
>
>   4. PEBS sampling case with basic, GPRs, vector-registers and LBR groups
>     perf record -e branches:p -Iax,bx,ip,xmm0 -b -c 10000 sleep 1
>
>   5. User space PEBS sampling case with basic, GPRs and LBR groups
>     perf record -e branches:p --user-regs=ax,bx,ip -b -c 10000 sleep 1
>
>   6. PEBS sampling case with auxiliary (memory info) group
>     perf mem record sleep 1
>
>   7. PEBS sampling case with counter group
>     perf record -e '{branches:p,branches,cycles}:S' -c 10000 sleep 1
>
>   8. Perf stat and record test
>     perf test 100; perf test 131
>
>
> History:
>   v6: https://lore.kernel.org/all/20250821035805.159494-1-dapeng1.mi@linux.intel.com/ 
>   v5: https://lore.kernel.org/all/20250623223546.112465-1-dapeng1.mi@linux.intel.com/
>   v4: https://lore.kernel.org/all/20250620103909.1586595-1-dapeng1.mi@linux.intel.com/
>   v3: https://lore.kernel.org/all/20250415114428.341182-1-dapeng1.mi@linux.intel.com/
>   v2: https://lore.kernel.org/all/20250218152818.158614-1-dapeng1.mi@linux.intel.com/
>   v1: https://lore.kernel.org/all/20250123140721.2496639-1-dapeng1.mi@linux.intel.com/
>
> Ref:
>   [1]: https://lore.kernel.org/all/20250815213435.1702022-1-kan.liang@linux.intel.com/
>
> Dapeng Mi (12):
>   perf/x86: Remove redundant is_x86_event() prototype
>   perf/x86/intel: Fix NULL event access and potential PEBS record loss
>   perf/x86/intel: Replace x86_pmu.drain_pebs calling with static call
>   perf/x86/intel: Correct large PEBS flag check
>   perf/x86/intel: Initialize architectural PEBS
>   perf/x86/intel/ds: Factor out PEBS record processing code to functions
>   perf/x86/intel/ds: Factor out PEBS group processing code to functions
>   perf/x86/intel: Process arch-PEBS records or record fragments
>   perf/x86/intel: Allocate arch-PEBS buffer and initialize PEBS_BASE MSR
>   perf/x86/intel: Update dyn_constranit base on PEBS event precise level
>   perf/x86/intel: Setup PEBS data configuration and enable legacy groups
>   perf/x86/intel: Add counter group support for arch-PEBS
>
>  arch/x86/events/core.c            |  21 +-
>  arch/x86/events/intel/core.c      | 268 ++++++++++++-
>  arch/x86/events/intel/ds.c        | 621 +++++++++++++++++++++++++-----
>  arch/x86/events/perf_event.h      |  41 +-
>  arch/x86/include/asm/intel_ds.h   |  10 +-
>  arch/x86/include/asm/msr-index.h  |  20 +
>  arch/x86/include/asm/perf_event.h | 116 +++++-
>  7 files changed, 955 insertions(+), 142 deletions(-)
>
>
> base-commit: f49e1be19542487921e82b29004908966cb99d7c

