Running in Lattice mode

Starting:    C:\lscc\diamond\3.11_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.11_x64\synpbase
Hostname:    DESKTOP-P12ICFP
Date:        Thu Feb 20 22:59:32 2020
Version:     N-2018.03L-SP1-1

Arguments:   -product synplify_pro -batch shiftLR00_shiftLR0_synplify.tcl
ProductType: synplify_pro




log file: "C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srr to C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srf

hdl_info_gen completed
# Thu Feb 20 22:59:35 2020

Return Code: 0
Run Time:00h:00m:02s
log file: "C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srr"
Running: shiftLR0 in foreground

Running proj_1|shiftLR0

Running Flow: compile (Compile) on proj_1|shiftLR0
# Thu Feb 20 22:59:36 2020

Running Flow: compile_flow (Compile Process) on proj_1|shiftLR0
# Thu Feb 20 22:59:36 2020

Running: compiler (Compile Input) on proj_1|shiftLR0
# Thu Feb 20 22:59:36 2020
Copied C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftLR00\shiftLR0\synwork\shiftLR00_shiftLR0_comp.srs to C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srs

compiler completed
# Thu Feb 20 22:59:40 2020

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|shiftLR0
# Thu Feb 20 22:59:40 2020

multi_srs_gen completed
# Thu Feb 20 22:59:41 2020

Return Code: 0
Run Time:00h:00m:01s
Copied C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftLR00\shiftLR0\synwork\shiftLR00_shiftLR0_mult.srs to C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srs
Copied C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srr to C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srf
Complete: Compile Process on proj_1|shiftLR0

Running: premap (Premap) on proj_1|shiftLR0
# Thu Feb 20 22:59:41 2020

premap completed with warnings
# Thu Feb 20 22:59:46 2020

Return Code: 1
Run Time:00h:00m:05s
Complete: Compile on proj_1|shiftLR0

Running Flow: map (Map) on proj_1|shiftLR0
# Thu Feb 20 22:59:46 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|shiftLR0
# Thu Feb 20 22:59:46 2020
Copied C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftLR00\shiftLR0\synwork\shiftLR00_shiftLR0_m.srm to C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srm

fpga_mapper completed with warnings
# Thu Feb 20 22:59:52 2020

Return Code: 1
Run Time:00h:00m:06s
Complete: Map on proj_1|shiftLR0
Copied C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srr to C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srf
Complete: Logic Synthesis on proj_1|shiftLR0
TCL script complete: "shiftLR00_shiftLR0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftLR00\shiftLR0\proj_1.prj
batch mode default:no
