<dec f='llvm/llvm/include/llvm/CodeGen/RegisterScavenging.h' l='186' type='void llvm::RegScavenger::setRegUsed(unsigned int Reg, llvm::LaneBitmask LaneMask = LaneBitmask::getAll())'/>
<doc f='llvm/llvm/include/llvm/CodeGen/RegisterScavenging.h' l='185'>/// Tell the scavenger a register is used.</doc>
<def f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='52' ll='54' type='void llvm::RegScavenger::setRegUsed(unsigned int Reg, llvm::LaneBitmask LaneMask = LaneBitmask::getAll())'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='709' u='c' c='_ZL31scavengeFrameVirtualRegsInBlockRN4llvm19MachineRegisterInfoERNS_12RegScavengerERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1598' u='c' c='_ZNK4llvm11SIInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreRegisterInfo.cpp' l='101' u='c' c='_ZL17InsertFPConstInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjjiPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreRegisterInfo.cpp' l='173' u='c' c='_ZL17InsertSPConstInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjiPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreRegisterInfo.cpp' l='178' u='c' c='_ZL17InsertSPConstInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjiPNS_12RegScavengerE'/>
