<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
    "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<!--

	Design by TEMPLATED
	http://templated.co
	Released for free under the Creative Commons Attribution License

	Name       : Serious Face
	Version    : 1.0
	Released   : 20130222

-->
<html xmlns="http://www.w3.org/1999/xhtml">
    <head>
        <meta name="keywords" content="" />
        <meta name="description" content="" />
        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
		<title>Hardware Security Laboratory</title>
        <link href="http://fonts.googleapis.com/css?family=Bitter" rel="stylesheet" type="text/css" />
		<link rel="stylesheet" type="text/css" href="style.css" />
    </head>
    <body>
		<div id="bg">
			<div id="outer">
				<div id="header">
					<div id="logo">
						<h1>
							<a href="index.html">Hardware Security Laboratory</a>
						</h1>
					</div>
					<div id="search">
						<form action="" method="post">
							<input class="text" name="search" size="32" maxlength="64" /><input class="button" type="submit" value="Search" />
						</form>
					</div>
					<div id="nav">
						<ul>
							<li>
								<a href="index.html">Home</a>
							</li>
							<li>
								<a href="Page1.html">Research</a>
							</li>
							<li>
								<a href="Page2.html">Faculty</a>
							</li>
							<li class="first active">
								<a href="Page3.html">Researchers</a>
							</li>
							<li>
								<a href="Page4.html">Publications</a>
							</li>
							<li class="last">
								<a href="Page5.html">Contact</a>
							</li>
						</ul>
						<br class="clear" />
					</div>
				</div>
				<div id="main">
          <div id="content2">
						<div id="con1">
							<h2>
								Post-Doc
							</h2>
              <ul>
                <h4>Muhammad Yasin</h4>
                <li class="teamimage">
                  <a href=""><img src="https://cdn.glitch.com/45f06b2a-6aa0-4daf-8624-150b9d1a1480%2Fyasin_tamu.JPG?1558737362642" alt="icon" width="200" height="auto" /></a>
                  <p class="desc">
                    Muhammad Yasin is a postdoctoral researcher in the Department of Electrical and Computer Engineering at Texas A&M University. 
                    He obtained a Ph.D. degree in the Electrical and Computer Engineering Department at New York University in 2018; an MS in Microsystems Engineering from Masdar Institute of Science and Technology, UAE, in 2013; and a BS in Electrical Engineering from University of Engineering and Technology (UET) Lahore, Pakistan, in 2007. 
                    His research interests include Hardware Security, Design for Trust, and Logic Locking. 
                  </p>
                </li>
              </ul>
              <h2>
								Ph.D. Students
							</h2>
							<ul>
                <h4>Bhagyaraja Adapa</h4>
                <li class="teamimage">
                  <a href=""><img src="https://cdn.glitch.com/45f06b2a-6aa0-4daf-8624-150b9d1a1480%2Fdp_linkedin.png?1558733057193" alt="icon" width="200" height="auto" /></a>
                  <p class="desc">
                    Bhagyaraja Adapa received his Master's degree in Microelectronics and VLSI from Indian Institute of Technology Hyderabad (IIT-H) in 2016. 
                    Then he worked for Qualcomm Inc. as an Engineer from 2016 till 2018. At Qualcomm, he was involved in the design verification of the Narrow Band Receiver module of the 5G modem and design of the standard cells (7nm). 
                    He joined Texas A&M University in 2018 to pursue his Ph.D. degree. His research interest is centered around Hardware Security Verification. 
                    Currently, he is working to develop a methodology for the security verification of SoC/processors.
                  </p>
                </li>
                <h4>Nithyashankari G. Jayasankaran</h4>
                <li class="teamimage">
                  <a href=""><img src="https://cdn.glitch.com/45f06b2a-6aa0-4daf-8624-150b9d1a1480%2FIMG-20170604-WA0048.jpg?1558733038562" alt="icon" width="200" height="auto" /></a>
                  <p class="desc">
                    Nithyashankari G. Jayasankaran has a bachelor's degree from Electrical and Electronics department at Anna University, India and a master's degree from Birla Institute of Science and Technology, Pilani, India in Microelectronics. 
                    She has worked in the semiconductor industry on FPGA design and prototyping. Currently she is pursuing her Ph.D. in computer engineering and her research interest lies in securing analog circuits and finding the loopholes in the existing analog security schemes.
                    <a href="http://people.tamu.edu/~gjn/">Personal Site</a>
                  </p>
                </li>
                <h4>Vasudev Gohil</h4>
                <li class="teamimage">
                  <a href=""><img src="https://cdn.glitch.com/45f06b2a-6aa0-4daf-8624-150b9d1a1480%2F37270014_1762676890513611_6484251588654268416_n.jpg?1558733045658" alt="icon" width="200" height="auto" /></a>
                  <p class="desc">
                    Vasudev Gohil received his B.Tech. degree in Electrical Engineering with a minor in Computer Science from Indian Institute of Technology Gandhinagar in 2018. 
                    Shortly afterwards, he joined Texas A&M University as a Ph.D. student. 
                    His research interests are at the intersection of Hardware Security, Game Theory and Optimization.
                    <a href="https://gohilvasudev.wixsite.com/website">Personal Site</a>
                  </p>
                </li>
                <h4>Chongzhi Zhao</h4>
                <li class="teamimage">
                  <a href=""><img src="https://cdn.glitch.com/45f06b2a-6aa0-4daf-8624-150b9d1a1480%2FIMG_1320.JPG?1558733056472" alt="icon" width="200" height="auto" /></a>
                  <p class="desc">
                    Chongzhi Zhao has a B. Sc. degree in Electrical Engineering from Xi’an Jiaotong University, Xi’an, China and a M. Eng. degree from Texas A&M University. He joined the Hardware Security lab in Spring 2019. 
                    As a doctoral student, his current research is mainly focused on the security of hardware implementations of cryptographic algorithms.
                  </p>
                </li>
                <h4>Zhaokun Han</h4>
                <li class="teamimage">
                  <a href=""><img src="https://cdn.glitch.com/45f06b2a-6aa0-4daf-8624-150b9d1a1480%2FZhaokun%20Han.jpeg?1558733038742" alt="icon" width="200" height="auto" /></a>
                  <p class="desc">
                    Zhaokun Han received her Bachelor of Science degree in Microelectronics from University of Science and Technology of China, Hefei, China in 2018. 
                    She joined the hardware security lab as a doctoral student in Fall 2018. 
                    Her interests in research include logic locking and logic synthesis locking.
                    <a href="https://sites.google.com/a/tamu.edu/zhaokun-han/home/Research-experience">Personal Site</a>
                  </p>
                </li>
            </ul>
            <h2>
								Master’s Students
							</h2>
              <ul>
                <h4>Rahul Kande</h4>
                <li class="teamimage">
                  <a href=""><img src="https://cdn.glitch.com/45f06b2a-6aa0-4daf-8624-150b9d1a1480%2Fplaceholder.png?1558217346616" alt="icon" width="200" height="auto" /></a>
                  <p class="desc">
                    Rahul Kande received his Bachelor of Technology degree in Electronics and Communication Engineering with a minor in Computer Science and Engineering from Indian Institute of Technology Guwahati, India in 2017. 
                    He worked then at Samsung Research Institute-Delhi, India as an engineer in the RTL Design and Verification Team for one year. He joined the Hardware Security lab in the ECEN department of Texas A&M University in Fall 2018 as a Master’s student. 
                    His research interests include Hardware Security, Computer Architecture, RTL Design and Verification.
                  </p>
                </li>
                <h4>Arjun Muralidharan</h4>
                <li class="teamimage">
                  <a href=""><img src="https://cdn.glitch.com/45f06b2a-6aa0-4daf-8624-150b9d1a1480%2FID.jpg?1558733047388" alt="icon" width="200" height="auto" /></a>
                  <p class="desc">
                    Arjun Muralidharan received his B.E. degree from PES Institute of Technology, India. He is current pursuing a Master of Science degree and joined the Hardware Security lab in January 2019. 
                    His current research is focused on pre-silicon formal verification techniques to reduce error detection latencies. 
                    His interests are mainly centered around Computer Architecture and Design Verification.
                  </p>
                </li>
              </ul>
              <h2>
								Undergraduate Students
							</h2>
              <p>
                Nicholas Matthews<br>
                Luciano Brignone
              </p>
						</div>
						<br class="clear" />
            </div>
					<br class="clear" />
				</div>
			</div>
			<div id="copyright">
				&copy; Hardware Security Laboratory | Design by <a href="http://templated.co" rel="nofollow">TEMPLATED</a>
			</div>
		</div>
    </body>
</html>