<!DOCTYPE html>
<html lang="fr-fr">

<head>
    <meta http-equiv="content-type" content="text/html; charset=UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta content="Abdelmajid OUMNAD" name="author">
    <meta content="Tutoriel Arduino" name="description">
    <meta content="ARDUINO, Serial, LCD, I2C, Moteur pas à pas, stepper, Moteur CC, Motor CC, Matlab, Python, TKinter"
        name="keywords">
    <title>VHDL library</title>
    <link rel="stylesheet" href="styles.css">
    <script src="scripts.js" defer></script>
</head>

<body>
    <div class="TwoPanPageContainer">
        <div id="LeftPanel_ID" class="LeftPanel">
            <div class="LeftPanelHeader">
                <img src="IMAGES/x3.png" id="XIcon" class="xicon Burger">
                <a href="index.html"> <img src="../IMAGES/home48.png" alt=""> </a>
            </div>
            <div id="LeftPanelMenu_ID" class="LeftPanelMenu">
                <a href="#MXR_AC1">
                    <h3>Multiplexeur 4I, affectation Conditionnelle</h3>
                </a>
                <a href="#MXR_AC2">
                    <h3>Multiplexeur 4I, Affectation Conditionnelle, Entrée type vecteur</h3>
                </a>
                <a href="#MXR_AS1">
                    <h3>Multiplexeur 4I, affectation Sélective</h3>
                </a>
                <a href="#MXR_AS2">
                    <h3>Multiplexeur 4I, Affectation Sélective, Entrée type vecteur</h3>
                </a>
                <a href="#MXR_P_CW">
                    <h3>Multiplexeur 4I, Process, Case-When</h3>
                </a>
                <a href="#MXR_P_IF">
                    <h3>Multiplexeur 4I, Process, if-then</h3>
                </a>
                <a href="#MUXQ2IAC">
                    <h3>Multiplexeur 4 x 2I, Affectation Conditionnelle</h3>
                </a>
                <a href="#MUXQ2IAS">
                    <h3>Multiplexeur 4 x 2I, affectation sélective</h3>
                </a>
                <a href="#MUXQ2ICW">
                    <h3>Multiplexeur 4 x 2I, Process Case/When</h3>
                </a>
                <a href="#MUXQ2IIT">
                    <h3>Multiplexeur 4 x 2I, Process If/Then</h3>
                </a>
                <a href="#DMXR_AC">
                    <h3>DéMultiplexeur, affectation Conditionnelle</h3>
                </a>
                <a href="#DMXR_P_CW">
                    <h3>DéMultiplexeur, Process, Case-When</h3>
                </a>
                <a href="#DCR_DMXR_G1">
                    <h3>Décodeur/Démultiplexeur paramétrable</h3>
                </a>
                <a href="#BCD-7SEG">
                    <h3>Décodeur bcd-7segments Anode Commune</h3>
                </a>
                <a href="#CMPRTR_P_IF">
                    <h3>Comparateur 2 x 4 bits, Process, if-then</h3>
                </a>
                <a href="#CMPRTR_AC_G">
                    <h3>Comparateur 2 x N, Affectation Conditionnelle</h3>
                </a>
                <a href="#ADDR_U4_U4">
                    <h3>Additionneur Unsigned 4bits =&gt;&nbsp; Unsigned 4 bits</h3>
                </a>
                <a href="#ADDER_UN_UN">
                    <h3>Additionneur Unsigned n bits =&gt;&nbsp; Unsigned n bits</h3>
                </a>
                <a href="#ADDER_S4_S4">
                    <h3>Additionneur Signed 4bit =&gt; Signed 4bits</h3>
                </a>
                <a href="#ADDER_SN_SN">
                    <h3>Additionneur Signed n bit =&gt; Signed n bits</h3>
                </a>
                <a href="#ADDER_S4_S5">
                    <h3>Additionneur Signed 4bit =&gt; Signed 5 bits</h3>
                </a>
                <a href="#ADDER_SN_SN1">
                    <h3>Additionneur Signed n bit =&gt; Signed n+1 bits</h3>
                </a>
                <a href="#VAL_ABS">
                    <h3>Valeur Absolue</h3>
                </a>
                <a href="#BIN_BCD_2D">
                    <h3>Décodeur binaire 4 bits vers bcd 2 digits</h3>
                </a>
                <a href="#BIN_BCD_2D_G">
                    <h3>Décodeur binaire (4, 5 ou 6 bits) vers bcd 2 digits</h3>
                </a>
                <a href="#BIN_BCD_3D_G">
                    <h3>Décodeur binaire (4 à 9 bits) vers bcd 3 digits</h3>
                </a>
                <a href="#BIN_BCD_4D_G">
                    <h3>Décodeur binaire (4 à 13 bits) vers bcd 4 digits</h3>
                </a>
                <a href="#SHIFT_REG">
                    <h3>Registre à décalage</h3>
                </a>
                <a href="#SHIFT_REG_AL">
                    <h3>Registre à décalage, Chargement parallèle Asynchrone</h3>
                </a>
                <a href="#SHIFT_REG_SL">
                    <h3>Registre à décalage, Chargement parallèle Synchrone</h3>
                </a>
                <a href="#CTR_N">
                    <h3>Compteur N bits</h3>
                </a>
                <a href="#CTR_N_UNIV">
                    <h3>Compteur N bits Universel</h3>
                </a>
                <a href="#DECADE">
                    <h3>Compteur modulo 10</h3>
                </a>
                <a href="#DIV_FREQ_nb">
                    <h3>Diviseur de fréquence n bits (2^n)</h3>
                </a>
                <a href="#DIV_FRED_2N">
                    <h3>Diviseur de fréquence par 2xN</h3>
                </a>
                <a href="#LCD1">
                    <h3>Driver LCD</h3>
                </a>
                <br><br>
            </div>
        </div>
        <div class="RightPanel">
            <div class="RightPanelHeader"> <img onclick="montrerMenu()" class="Burger CursorPointer"
                    src="IMAGES/menu48.png" alt="">
                <h1>Bibliothèque VHDL</h1>
            </div>
            <div class="RightPanelContent">
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="MXR_AC1" class="CodeAreaHeader">Multiplexeur 4I, Affectation conditionnelle<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Multiplexeur 4=&gt;1, Affectation conditionnelle
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    entity mux_4to1_V3 is
    port(
        E0,E1,E2,E3,A0,A1 : in std_logic;
        S: out std_logic
      );
    end mux_4to1_V3;
    architecture archi of mux_4to1_V3 is
    signal A : std_logic_vector(1 downto 0) := (A1,A0);
    begin
        S &lt;=
            E0 when A = "00" else
            E1 when A = "01" else
            E2 when A = "10" else
            E3 when A = "11" else
            '0';
    end archi;
    
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="MXR_AC2" class="CodeAreaHeader">Multiplexeur 4I, Affectation Conditionnelle, Entrée type
                        vecteur<button class="CopyBtn" onclick="CopyCode(this)">Copier</button> </div>
                    <pre>
            <code>
                -- Multiplexeur 4=&gt;1, Affectation Conditionnelle
                -- Entées de type vecteur
                library IEEE;
                use IEEE.STD_LOGIC_1164.all;
                
                entity mux_4to1_aff_cond is
                    port(
                     E : in std_logic_vector(3 downto 0);
                     S: in std_logic_vector(1 downto 0);
                     Z: out std_logic
                    );
                end mux_4to1_aff_cond;
                
                architecture archi of mux_4to1_aff_cond is
                begin
                    Z &lt;=
                        E(0) when S = "00" else
                        E(1) when S = "01" else
                        E(2) when S = "10" else
                        E(3) when S = "11" else
                        '0';
                end archi;
                </code>
</pre>
                </div>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="MXR_AS1" class="CodeAreaHeader">Multiplexeur 4I, affectation Sélective<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Affectation Sélective bis
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    entity mux_4to1_V4 is
    port(
        E0,E1,E2,E3,A0,A1 : in std_logic;
        S: out std_logic
      );
    end mux_4to1_V4;
    architecture archi of mux_4to1_V4 is
    begin
        with    std_logic_vector'(A1,A0)     select
        S &lt;=     E0     when     "00",
                 E1     when     "01",
                 E2     when     "10",
                 E3     when     "11",
                 '0'    when     others;
    end archi;
    
</code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="MXR_AS2" class="CodeAreaHeader">Multiplexeur 4I, Affectation Sélective, Entrée type
                        vecteur<button class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Multiplexeur, Affectation Sélective
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    
    entity mux_4to1_aff_cond is
    port(
         E : in std_logic_vector(3 downto 0);
         S: in std_logic_vector(1 downto 0);
         Z: out std_logic
      );
    end mux_4to1_aff_cond;
    
    architecture archi of mux_4to1_aff_cond is
    begin
    with S select
        Z &lt;= E(0) when "00",
             E(1) when "01",
             E(2) when "10",
             E(3) when "11",
             '0'  when others;
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="MXR_P_CW" class="CodeAreaHeader">Multiplexeur 4I, Process, Case-When<button class="CopyBtn"
                            onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    
    entity mux_4to1_P_case is
    port(
         E : in std_logic_vector(3 downto 0);
         S: in std_logic_vector(1 downto 0);
         Z: out std_logic
      );
    end mux_4to1_P_case;
    
    architecture bhv of mux_4to1_P_case is
    begin
    process (E,S) is
    begin
        case S is
            when "00" =&gt; Z &lt;= E(0);
            when "01" =&gt; Z &lt;= E(1);
            when "10" =&gt; Z &lt;= E(2);
            when "11" =&gt; Z &lt;= E(3);
        end case;
    end process;
    end bhv;
    
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="MXR_P_IF" class="CodeAreaHeader">Multiplexeur 4I, Process, if-then<button class="CopyBtn"
                            onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    
    entity mux_4to1 is
    port(
         A,B,C,D : in STD_LOGIC;
         S0,S1: in STD_LOGIC;
         Z: out STD_LOGIC
      );
    end mux_4to1;
    
    architecture bhv of mux_4to1 is
    begin
    process (A,B,C,D,S0,S1) is
    begin
      if (S0 ='0' and S1 = '0') then
          Z &lt;= A;
      elsif (S0 ='1' and S1 = '0') then
          Z &lt;= B;
      elsif (S0 ='0' and S1 = '1') then
          Z &lt;= C;
      else
          Z &lt;= D;
      end if;
    end process;
    end bhv;
</code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="MUXQ2IAC" class="CodeAreaHeader">Multiplexeur 4 x 2I, Affectation Conditionnelle<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Quad 2-input multiplexer (74157)
    -- Méthode 1: Affectation conditionnelle
    
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    
    entity quad2imux_v1 is
        port(
        A: in std_logic_vector(3 downto 0);
        B: in std_logic_vector(3 downto 0);
        E: in std_logic;
        S: in std_logic;
        Y: out std_logic_vector(3 downto 0)
        );
    end quad2imux_v1;
    
    architecture archi of quad2imux_v1 is
    signal X : std_logic_vector(1 downto 0) := (E,S);
    begin
        Y &lt;= A when X = "00" else   B when X = "01" else  "0000";
    end archi;
</code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="MUXQ2IAS" class="CodeAreaHeader">Multiplexeur 4 x 2I, affectation sélective<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Quad 2-input multiplexer (74157)
    -- Méthode 2: Affectation Sélective
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    
    entity quad2imux_v2 is
        port(
        A: in std_logic_vector(3 downto 0);
        B: in std_logic_vector(3 downto 0);
        E: in std_logic;
        S: in std_logic;
        Y: out std_logic_vector(3 downto 0)
        );
    end quad2imux_v2;
    
    architecture archi of quad2imux_v2 is
      signal X: std_logic_vector(1 downto 0) := (E,S);
    begin  
        with X select
        Y &lt;=    A   when "00",
                B   when "01",
                "0000" when OTHERS;
     end archi;
    
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="MUXQ2ICW" class="CodeAreaHeader">Multiplexeur 4 x 2I, Process Case/When<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Quad 2-input multiplexer (74157)
    -- Méthode 3: Process Case/When
    -- Case/When ne peut pas être utilisé hors process
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    
    entity quad2imux_v3 is
        port(
        A: in std_logic_vector(3 downto 0);
        B: in std_logic_vector(3 downto 0);
        E: in std_logic;
        S: in std_logic;
        Y: out std_logic_vector(3 downto 0)
        );
    end quad2imux_v3;
    
    architecture archi of quad2imux_v3 is
    signal X : std_logic_vector(1 downto 0) := (E,S);  --Agrecation
    begin
       process (E,S) is
        begin
            case X is
                when "00" =&gt; Y &lt;= A;
                when "01" =&gt; Y &lt;= B;
                when OTHERS =&gt; Y &lt;= "0000";
            end case;
        end process;   
    end archi;
       
</code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="MUXQ2IIT" class="CodeAreaHeader">Multiplexeur 4 x 2I, Process If/Then<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Quad 2-input multiplexer (74157)
    -- Méthode 4: Process if/then
    -- if/Then ne peut pas être utilisé hors process
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    
    entity quad2imux_v4 is
        port(
        A: in std_logic_vector(3 downto 0);
        B: in std_logic_vector(3 downto 0);
        E: in std_logic;
        S: in std_logic;
        Y: out std_logic_vector(3 downto 0)
        );
    end quad2imux_v4;
    
    architecture archi of quad2imux_v4 is
    signal X : std_logic_vector(1 downto 0) := (E,S);  --Agrecation
    begin
    process (E,S) is
        begin
            if (X = "00")then
                Y &lt;= A;
            elsif (X = "01")then
                Y &lt;= B;
            else
                Y &lt;= "0000";
            end if;
        end process;   
    end archi;
    
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="DMXR_AC" class="CodeAreaHeader">DéMultiplexeur, affectation Conditionnelle<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Démultiplexeur: Affectation Conditionnelle
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    
    entity dmuxV2_1to4_AC  is
    port(
         E : in std_logic;
         A : in  std_logic_vector(1 downto 0);   
         S : out std_logic_vector(3 downto 0)   
      );
    end dmuxV2_1to4_AC;
    
    architecture archi of dmuxV2_1to4_AC is
    begin
        S(0)    &lt;=    E    when    A = "00"     else    '1';
        S(1)    &lt;=    E    when    A = "01"     else    '1';
        S(2)    &lt;=    E    when    A = "10"     else    '1';
        S(3)    &lt;=    E    when    A = "11"     else    '1';
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="DMXR_P_CW" class="CodeAreaHeader">DéMultiplexeur, Process, Case-When<button class="CopyBtn"
                            onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Démultiplexeur: Process case-when
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    
    entity dmuxV2_1to4_Pss is
    port(
         E : in std_logic;
         A : in  std_logic_vector(1 downto 0);
         S : out std_logic_vector(3 downto 0)
    );
    end dmuxV2_1to4_Pss;
    
    architecture archi of dmuxV2_1to4_Pss is
    begin
       process (E,A) is
       begin
        S &lt;= "1111";
        case A is
            when "00" =&gt; S(0) &lt;= E;
            when "01" =&gt; S(1) &lt;= E;
            when "10" =&gt; S(2) &lt;= E;
            when "11" =&gt; S(3) &lt;= E;
        end case;
         end process;
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="DCR_DMXR_G1" class="CodeAreaHeader">Décodeur/Démultiplexeur paramétrable<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Décodeur/Démultiplexeur avec Généricité
    -- Sortie sélectionnée=Entrée, Les autres dépendent du paramètre:
    -- paramètre = '0' =&gt; sorties non sélectionnée = 0
    -- paramètre = '1' =&gt; sorties non sélectionnée = 1
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    
    entity dmuxG_1to4_AC  is
    generic    ( DO :    std_logic := '1'    );
    port(
         E : in std_logic;
         S : out std_logic_vector(3 downto 0);
         A : in  std_logic_vector(1 downto 0)
      );
    end dmuxG_1to4_AC;
    
    architecture archi of dmuxG_1to4_AC is
    begin
        S(0)    &lt;=    E    when    A = "00"     else    DO;
        S(1)    &lt;=    E    when    A = "01"     else    DO;
        S(2)    &lt;=    E    when    A = "10"     else    DO;
        S(3)    &lt;=    E    when    A = "11"     else    DO;
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="BCD-7SEG" class="CodeAreaHeader">Décodeur bcd-7segments Anode Commune<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    library ieee;
    use ieee.std_logic_1164.all;
    entity     bcd7seg_ac     is
        port  (    BCD  : in    STD_LOGIC_VECTOR (3   downto   0);
                SEG  : out  STD_LOGIC_VECTOR (6   downto   0)    ); 
    end   bcd7seg_AC;
    architecture ARCH_DEC  of    bcd7seg_ac    is
    begin
    SEG   &lt;=    "1000000"  when BCD="0000" else
            "1111001"  when BCD="0001" else
            "0100100"  when BCD="0010" else
            "0110000"  when BCD="0011" else
            "0011001"  when BCD="0100" else
            "0010010"  when BCD="0101" else
            "0000010"  when BCD="0110" else
            "1111000"  when BCD="0111" else
            "0000000"  when BCD="1000" else
            "0010000"  when BCD="1001" else
            "0001000"  when BCD="1010" else
            "0000011"  when BCD="1011" else
            "1000110"  when BCD="1100" else
            "0100001"  when BCD="1101" else
            "0000110"  when BCD="1110" else
            "0001110"  when BCD="1111" else
            "1111111" ;
    end ARCH_DEC ;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="CMPRTR_P_IF" class="CodeAreaHeader">Comparateur 2 x 4 bits, Process, if-then<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    --Comparateur 2 x 4 bits
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    entity cmprtr4b is
        port( A,B : in  std_logic_vector(3 downto 0);
            EQU,SUP,INF :  out  std_logic      );
    end cmprtr4b;
    architecture archi of cmprtr4b is
    begin
       process (A, B) is
        begin
            if (A = B) Then
                EQU &lt;= '1';
                SUP &lt;= '0';
                INF &lt;= '0';
            elsif       A &gt; B    then
                EQU &lt;= '0';
                SUP &lt;= '1';
                INF &lt;= '0';
            else
                EQU &lt;= '0';
                SUP &lt;= '0';
                INF &lt;= '1';
            end if;
       end process;
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="CMPRTR_AC_G" class="CodeAreaHeader">Comparateur 2 x N, Affectation Conditionnelle<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    --Comparateur 2 x N  (Généricité)
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    entity cmprtrG is
        generic(n : natural := 4 );
        port( A,B : in  std_logic_vector(n-1 downto 0);
            EQU,SUP,INF :  out std_logic      );
    end cmprtrG ;
    architecture archi of cmprtrG is
    begin
        EQU &lt;= '1' when A = B else '0';
        SUP &lt;= '1' when A &gt; B else '0';
        INF &lt;= '1' when A &lt; B else '0';   
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="ADDR_U4_U4" class="CodeAreaHeader">Additionneur Unsigned 4bits =&gt;&nbsp; Unsigned 4
                        bits<button class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Additionneur Entrées 4 bits non-signés
    -- Sortie 4 bits non signés
    -- C_out : Flag de débordement
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    use ieee.numeric_std.all;
    entity U_adder_4b is
    port(
        C_in    : in std_logic;
        A,B     : in  std_logic_vector(3 downto 0);
        S    : out    std_logic_vector(3 downto 0);
        C_out : out std_logic
    );
    end U_adder_4b;
    
    architecture archi of U_adder_4b is
    signal    UA, UB : unsigned(3 downto 0);
    signal    UQ : unsigned(4  downto 0);
    begin
        UA &lt;= unsigned(A);
        UB  &lt;= unsigned(B);
        UQ &lt;= ('0'&UA)  +  ('0'&UB) + ("0000"&C_in);
        S    &lt;= std_logic_vector( UQ(3 downto 0) );
        C_out &lt;= UQ(4);
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="ADDER_UN_UN" class="CodeAreaHeader">Additionneur Unsigned n bits =&gt;&nbsp; Unsigned n
                        bits<button class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Additionneur n bits non signés
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    use ieee.numeric_std.all;
    entity uadderG is
    generic(n : integer := 4 );
    port(
        C_in    : in std_logic;
        A,B     : in  std_logic_vector(n-1 downto 0);
        S       : out    std_logic_vector(n-1 downto 0);
        C_out : out std_logic
    );
    end uadderG;
    
    architecture archi of uadderG is
    signal    UA, UB : unsigned(n-1 downto 0);
    signal    UQ : unsigned(n  downto 0);
    constant CinZ: unsigned(n downto 1) := (others =&gt; '0');
    begin
        UA &lt;= unsigned(A);
        UB &lt;= unsigned(B);
        UQ &lt;= ('0'&UA)  +  ('0'&UB) + (CinZ&C_in);
        S    &lt;= std_logic_vector( UQ(n-1 downto 0) );
        C_out &lt;= UQ(n);
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="ADDER_S4_S4" class="CodeAreaHeader">Additionneur Signed 4bit =&gt; Signed 4bits<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Additionneur 4 bits signés
    -- Sortie 4 bits [S3 S2 S1 S0] , V = oVerflow
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    use ieee.numeric_std.all;
    entity S_adder_4b is
    port(
        A,B     : in  std_logic_vector(3 downto 0);
        S    : out    std_logic_vector(3 downto 0);
        V    : out std_logic );
    end S_adder_4b;
    
    architecture archi of S_adder_4b is
    signal    SA, SB : signed(3 downto 0);
    signal    SQ : signed(4  downto 0);
    begin
       SA  &lt;= signed(A);
        SB  &lt;= signed(B);
        SQ  &lt;= (SA(3)&SA)  +  (SB(3)&SB);
        S    &lt;= std_logic_vector( SQ(3 downto 0) );
        V    &lt;= SQ(4)  XOR  SQ(3);
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="ADDER_SN_SN" class="CodeAreaHeader">Additionneur Signed n bit =&gt; Signed n bits<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Additionneur n bits signés
    -- Sortie 4 bits [Sn-1 .. S0] , V = oVerflow
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    use ieee.numeric_std.all;
    entity S_adderG is
    generic ( n : natural := 4 );
    port(     A,B     : in  std_logic_vector(n-1 downto 0);
        S    : out    std_logic_vector(n-1 downto 0);
        V    : out std_logic       );
    end S_adderG;
    
    architecture archi of S_adderG is
    signal    SA, SB : signed(n-1 downto 0);
    signal    SQ : signed(n  downto 0);
    begin
         SA &lt;= signed(A);
        SB &lt;= signed(B);
        SQ &lt;= (SA(n-1)&SA)  +  (SB(n-1)&SB);
        S     &lt;= std_logic_vector( SQ(n-1 downto 0) );
        V     &lt;= SQ(n)  XOR  SQ(n-1);
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="ADDER_S4_S5" class="CodeAreaHeader">Additionneur Signed 4bit =&gt; Signed 5 bits<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Additionneur signé
    -- Entrées 4 bits signés
    -- Sortie 5 bits signés
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    use ieee.numeric_std.all;
    entity S_adder4b5b is
    port(
        A,B     :   in  std_logic_vector(3 downto 0);
        S    :  out     std_logic_vector(4 downto 0)
    );
    end S_adder4b5b;
    
    architecture archi of S_adder4b5b is
    signal    SA, SB : signed(3 downto 0);
    signal    SQ : signed(4  downto 0);
    begin
       SA &lt;= signed(A);
        SB &lt;= signed(B);
        SQ &lt;= (SA(3)&SA)  +  (SB(3)&SB);
        S    &lt;= std_logic_vector(SQ);
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="ADDER_SN_SN1" class="CodeAreaHeader">Additionneur Signed n bit =&gt; Signed n+1 bits<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Additionneur signé
    -- Entrées n bits signés
    -- Sortie n+1 bits signés
    library IEEE;
    use IEEE.STD_LOGIC_1164.all;
    use ieee.numeric_std.all;
    entity S_adder_n_np1_G is
    generic ( n : natural := 4 );
    port(     A,B     : in  std_logic_vector(n-1 downto 0);
        S    : out    std_logic_vector(n downto 0)
        );
    end S_adder_n_np1_G ;
    
    architecture archi of S_adder_n_np1_G is
    signal    SA, SB : signed(n-1 downto 0);
    signal    SQ : signed(n  downto 0);
    begin
         SA &lt;= signed(A);
        SB &lt;= signed(B);
        SQ &lt;= (SA(n-1)&SA)  +  (SB(n-1)&SB);
        S     &lt;= std_logic_vector( SQ );
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="VAL_ABS" class="CodeAreaHeader">Valeur Absolue<button class="CopyBtn"
                            onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Valeur absolue

    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    
    entity val_abs is
        generic    (
            n : natural := 4
        );
        port     (
            a : in  signed    (n-1 downto 0);
            b : out signed (n-1 downto 0)
        );
    end entity;
    
    architecture rtl of val_abs is
    begin
        b &lt;= abs(a);
    end rtl;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="BIN_BCD_2D" class="CodeAreaHeader">Décodeur binaire 4 bits vers bcd 2 digits<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Binaire 4 bits vers bcd 2 digits

    library ieee;
    use IEEE.STD_LOGIC_1164.ALL;   
    use IEEE.NUMERIC_STD.ALL;
    
    entity bin4_bcd is
       Port (
          binaire    : in  std_logic_vector (3 downto 0);
          bcd_1    : out std_logic_vector (3 downto 0);
          bcd_10    : out std_logic_vector (3 downto 0)
       );
    end bin4_bcd;
    
    architecture archi of bin4_bcd is
    begin
       bin_to_bcd : process (binaire)
          variable shiftreg : unsigned(11 downto 0);
          alias bin is shiftreg (3 downto 0);
          alias ones is shiftreg (7 downto 4);
          alias tens is shiftreg (11    downto 8);
       begin
          bin := unsigned(binaire);
          ones := "0000";
          tens := "0000";
          for i in 1 to 4 loop
             if ones &gt;= 5 then
                ones := ones + 3;
             end if;
             if tens &gt;= 5 then
                tens := tens + 3;
             end if;
            shiftreg:= shift_left(shiftreg, 1);
          end loop;
    
          bcd_10    &lt;= std_logic_vector(tens);
          bcd_1    &lt;= std_logic_vector(ones);
       end process;
    
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="BIN_BCD_2D_G" class="CodeAreaHeader">Décodeur binaire (4, 5 ou 6 bits) vers bcd 2
                        digits<button class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    ---------------------------------------------------------------------
    --  Composant bin2bcd_2d  -&gt; convertisseur binaire vers bcd
    --  la taille de l'entrée binaire = paramètre binwidth
    --  le paramètre binwidth peut prendre les valeurs 4, 5 ou 6  bits
    --  La sortie bcd est constituée de 2 digits
    --------------------------------------------------------------------
    
    library ieee;
    use IEEE.STD_LOGIC_1164.ALL;   
    use IEEE.NUMERIC_STD.ALL;   
    
    entity bin2bcd_2d is
      generic (binwidth : integer := 6);
       
       Port (
          binaire    : in  std_logic_vector (binwidth-1 downto 0);
          unite     : out std_logic_vector (3 downto 0);
          dix     : out std_logic_vector (3 downto 0)
       );
    end bin2bcd_2d;
    
    architecture archi of bin2bcd_2d is
    begin
          process (binaire)
             --constant digits : integer := 4;
          variable regdecalage : unsigned(binwidth+7 downto 0);
    
          alias bininp is regdecalage(binwidth-1 downto 0);
          alias D1 is regdecalage(binwidth+3 downto binwidth);
          alias D10 is regdecalage(binwidth+7 downto binwidth+4);
       begin
          bininp := unsigned(binaire);
          D1 := "0000";
          D10 := "0000";
     
          for i in 1 to binwidth loop
             if D1 &gt;= 5 then
                D1 := D1 + 3;
             end if;
    
             if D10 &gt;= 5 then
                D10 := D10 + 3;
             end if;
             regdecalage := shift_left(regdecalage, 1);
          end loop;
          dix    &lt;= std_logic_vector(D10);
          unite    &lt;= std_logic_vector(D1);
       end process;
    
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="BIN_BCD_3D_G" class="CodeAreaHeader">Décodeur binaire (4 à 9 bits) vers bcd 3 digits<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    ----------------------------------------------------------------
    --  Composant bin2bcd_3d  -&gt; convertisseur binaire vers bcd géneric
    --  la taille de l'entrée binaire = paramètre binwidth
    --  le paramètre binwidth peut prendre les valeurs 4 à 9  bits
    --  La sortie bcd est constituée de 3 digits
    ----------------------------------------------------------------
    
    library ieee;
    use IEEE.STD_LOGIC_1164.ALL;   
    use IEEE.NUMERIC_STD.ALL;   
    
    entity bin2bcd_3d is
      generic (binwidth : integer := 9);
       
       Port (
          binaire    : in  std_logic_vector (binwidth-1 downto 0);
          bcd_1     : out std_logic_vector (3 downto 0);
          bcd_10     : out std_logic_vector (3 downto 0);
          bcd_100     : out std_logic_vector (3 downto 0)
       );
    end bin2bcd_3d;
    
    architecture archi of bin2bcd_3d is
    begin
          process (binaire)
          variable regdecalage : unsigned(binwidth+11 downto 0);
    
          alias bininp is regdecalage(binwidth-1 downto 0);
          alias D1 is regdecalage(binwidth+3 downto binwidth);
          alias D10 is regdecalage(binwidth+7 downto binwidth+4);
          alias D100 is regdecalage(binwidth+11 downto binwidth+8);
       begin
          bininp := unsigned(binaire);
          D1 := "0000";
          D10 := "0000";
          D100 := "0000";
     
          for i in 1 to binwidth loop
             if D1 &gt;= 5 then
                D1 := D1 + 3;
             end if;
             if D10 &gt;= 5 then
                D10 := D10 + 3;
             end if;
             if D100 &gt;= 5 then
                D100 := D10 + 3;
             end if;
             regdecalage := shift_left(regdecalage, 1);
          end loop;
          bcd_100    &lt;= std_logic_vector(D100);
          bcd_10    &lt;= std_logic_vector(D10);
          bcd_1    &lt;= std_logic_vector(D1);
       end process;
    
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="BIN_BCD_4D_G" class="CodeAreaHeader">Décodeur binaire (4 à 13 bits) vers bcd 4
                        digits<button class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>

    ----------------------------------------------------------------
    --  Composant bin2bcd_4d  -&gt; convertisseur binaire vers bcd géneric
    --  la taille de l'entrée binaire = paramètre binwidth
    --  le paramètre binwidth peut prendre les valeurs 4 à 13  bits
    --  La sortie bcd est constituée de 4 digits
    --------------------------------------------------------------------
    
    library ieee;
    use IEEE.STD_LOGIC_1164.ALL;   
    use IEEE.NUMERIC_STD.ALL;   
    
    entity bin2bcd_4d is
      generic (binwidth : integer := 13);
       
       Port (
          binaire    : in  std_logic_vector (binwidth-1 downto 0);
          bcd_1     : out std_logic_vector (3 downto 0);
          bcd_10     : out std_logic_vector (3 downto 0);
          bcd_100     : out std_logic_vector (3 downto 0);
          bcd_1000     : out std_logic_vector (3 downto 0)
       );
    end bin2bcd_4d;
    
    architecture archi of bin2bcd_4d is
    begin
          process (binaire)
          variable regdecalage : unsigned(binwidth+15 downto 0);
          alias bininp is regdecalage(binwidth-1 downto 0);
          alias D1 is regdecalage(binwidth+3 downto binwidth);
          alias D10 is regdecalage(binwidth+7 downto binwidth+4);
          alias D100 is regdecalage(binwidth+11 downto binwidth+8);
          alias D1000 is regdecalage(binwidth+15 downto binwidth+12);
       begin
          bininp := unsigned(binaire);
          D1 := "0000";
          D10 := "0000";
          D100 := "0000";
          D1000 := "0000";
          for i in 1 to binwidth loop
             if D1 &gt;= 5 then
                D1 := D1 + 3;
             end if;
             if D10 &gt;= 5 then
                D10 := D10 + 3;
             end if;
             if D100 &gt;= 5 then
                D100 := D100 + 3;
             end if;
             if D1000 &gt;= 5 then
                D1000 := D1000 + 3;
             end if;
             regdecalage := shift_left(regdecalage, 1);
          end loop;
          bcd_1000    &lt;= std_logic_vector(D1000);
          bcd_100    &lt;= std_logic_vector(D100);
          bcd_10    &lt;= std_logic_vector(D10);
          bcd_1    &lt;= std_logic_vector(D1);
       end process;
    
    end archi;
    
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="SHIFT_REG" class="CodeAreaHeader">Registre à décalage<button class="CopyBtn"
                            onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    
    entity     shift_register_G     is
        generic( n    :     natural     :=     4);
        Port (    SI, CLK, CLR   : in  STD_LOGIC;
                Q : inout STD_LOGIC_VECTOR (n-1        downto   0)        );
    end shift_register_G;
    
    architecture archi of shift_register_G is
    begin
        process (CLK, CLR)
        begin
            if CLR = '0' then
                Q &lt;= (others =&gt; '0');
            elsif (CLK'event and CLK = '1') then
                Q(n-2 downto 0) &lt;= Q(n-1 downto 1);
                Q(n-1) &lt;= SI;
            end if;
        end process;
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="SHIFT_REG_AL" class="CodeAreaHeader">Registre à décalage, Chargement parallèle
                        Asynchrone<button class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    entity Univ_Sh_Reg_AsyL is
        generic(n : natural := 4);
        Port (    SIL, SIR, LR, CLK, APL, ACLR   : in  STD_LOGIC;
            QI    : in STD_LOGIC_VECTOR (n-1 downto 0);
            QO : inout STD_LOGIC_VECTOR (n-1 downto 0));
    end Univ_Sh_Reg_AsyL;
    architecture archi of Univ_Sh_Reg_AsyL is
    begin
        process (CLK, ACLR, APL)
        begin
            if ACLR = '0' then
                QO &lt;= (others =&gt; '0');
            elsif APL = '0' then
                QO &lt;= QI; -- Chargement // Asynchrone
            elsif (CLK'event and CLK = '1' and LR = '0') then
                QO(n-2 downto 0) &lt;= QO(n-1 downto 1);
                QO(n-1) &lt;= SIL;
            elsif (CLK'event and CLK = '1' and LR = '1') then
                QO(n-1 downto 1) &lt;= QO(n-2 downto 0);
                QO(0) &lt;= SIR;
            end if;
        end process;
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="SHIFT_REG_SL" class="CodeAreaHeader">Registre à décalage, Chargement parallèle
                        Synchrone<button class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    Library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    entity Univ_Sh_Reg_SyL is
        generic(n : natural := 4);
        Port (    SIL, SIR, LR, CLK, SL, ACLR   : in  STD_LOGIC;
            QI    : in STD_LOGIC_VECTOR (n-1 downto 0);
            QO : inout STD_LOGIC_VECTOR (n-1 downto 0));
    end Univ_Sh_Reg_SyL;
     
    architecture archi of Univ_Sh_Reg_SyL is
    begin
        process (CLK, ACLR)
        begin
            if ACLR = '0' then
                QO &lt;= (others =&gt; '0');
            elsif (rising_edge(CLK) and SL = '0') then
                QO &lt;= QI; -- Chargement // Synchrone
            elsif(rising_edge(CLK) and SL='1' and LR = '0') Then
                QO(n-2 downto 0) &lt;= QO(n-1 downto 1);
                QO(n-1) &lt;= SIL;
            elsif(rising_edge(CLK) and SL='1' and LR = '1') Then
                QO(n-1 downto 1) &lt;= QO(n-2 downto 0);
                QO(0) &lt;= SIR;
            end if;
        end process;
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="CTR_N" class="CodeAreaHeader">Compteur N bits<button class="CopyBtn"
                            onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Compteur  n bits
    library ieee ;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    
    entity counter_nb is
        generic(n: natural := 4);
        port(    CLK, ACLR, CE  :    in std_logic;
                 Q    :    out std_logic_vector(n-1 downto 0)
        );
    end entity   counter_nb;
    
    architecture archi of counter_nb    is  
        begin
        process(CLK, ACLR, CE)
        variable PQ: unsigned(n-1 downto 0) ;
            begin
            if ACLR = '0' then
                PQ := (others=&gt;'0');
            elsif (rising_edge(CLK) and CE='1') then
                PQ := PQ + 1;
            end if;
            Q &lt;= std_logic_vector(PQ);      
        end process;
    end archi;
</code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="CTR_N_UNIV" class="CodeAreaHeader">Compteur N bits Universel<button class="CopyBtn"
                            onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Compteur  n bits universel
    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    use ieee.numeric_std.all;
    entity Counter_nb_univ_ALd    is
        generic(n : natural := 4);
        Port ( UD, CLK, ALD, ACLR, CE   : in  STD_LOGIC;
            QI    : in STD_LOGIC_VECTOR (n-1 downto 0);
            QO : inout STD_LOGIC_VECTOR (n-1 downto 0)    );
    End   Counter_nb_univ_Ald;
    architecture archi of Counter_nb_univ_ALd is
    signal PQ: unsigned(n-1 downto 0) ;
    begin
         process (CLK, ACLR, ALD)
        begin
            if ACLR = '0' then
                PQ &lt;= (others =&gt; '0');
            elsif ALD = '0' then
                PQ &lt;= unsigned(QI);
            elsif (rising_edge(CLK) and CE='1' and UD = '0') then
                PQ &lt;= PQ + 1;
            elsif (rising_edge(CLK) and CE='1' and UD = '1') then
                PQ &lt;= PQ - 1;
            end if;
        end process;   
        QO &lt;= std_logic_vector(PQ);
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="DECADE" class="CodeAreaHeader">Compteur modulo 10<button class="CopyBtn"
                            onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Compteur  modulo 10
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    
    entity   counter_10   is
        port     (     clk, Aclr      : in std_logic;
                Q    : out std_logic_vector(3  downto 0)    );
    end entity;
    
    architecture archi  of counter_10  i s
    begin
        process (clk, Aclr)
        variable cnt: unsigned(3 downto 0) :=  "0000";
         begin
            if Aclr = '0' then
                cnt := "0000";
            elsif (clk'event and clk='1') then
                if (cnt = 9) then cnt := "0000";
                else cnt := cnt + 1; end if;
            end if;
            Q &lt;= std_logic_vector(cnt);
        end process;
    end rtl;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="DIV_FREQ_nb" class="CodeAreaHeader">Diviseur de fréquence n bits (2^n)<button
                            class="CopyBtn" onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Diviseur de fréquence N bits
    LIBRARY ieee;
    USE ieee.std_logic_1164.all;
    USE ieee.numeric_std.all;
    
    entity     divfreq_nbits     is
       generic(n: natural  :=  4);
        port(   
            clk_in  : in  STD_LOGIC;
            clk_out  : out  STD_LOGIC
            );         
    end entity;
    
    architecture   archi   of   divfreq_nbits     is
       signal CTR : unsigned(n-1 downto 0) := (others=&gt;'0');
        begin
        process (clk_in)       
            begin
            if(rising_edge(clk_in))then
               CTR &lt;= CTR+1;
            end if;
        end process;
        clk_out &lt;= CTR(n-1);
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="DIV_FRED_2N" class="CodeAreaHeader">Diviseur de fréquence par 2xN<button class="CopyBtn"
                            onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    -- Diviseur de fréquence par 2xN
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    
    entity divfreq_2N is
        generic     (  N : natural := 5      );
        port     (
            clk_in    : in std_logic;
            clk_out    : inout std_logic
        );
    end entity;
    
    architecture   archi  of   divfreq_2N   is
    begin
        process (clk_in)
        variable   cnt : natural   range 0 to N-1 := 0;   
        begin
            if (rising_edge(clk_in)) then
                if (cnt = N-1) then
                    cnt := 0;
                    clk_out &lt;= not(clk_out);
                else cnt := cnt + 1; end if;
            end if;
        end process;
    end archi;
    </code>
                    </pre>
                </div><br>
                <!-- ################################################################################################ -->
                <div class="CodeAreaContainer">
                    <div id="LCD1" class="CodeAreaHeader">Driver LCD<button class="CopyBtn"
                            onclick="CopyCode(this)">Copier</button>
                    </div>
                    <pre>
<code>
    ----------------------------------------------------------------------------
    -- Machine à états décrite par 3 process =&gt; meilleure lisibilité (Lire ceci)
    -- clk: horloge voisine de 366Hz
    -- reset: Réinitialisation de lafficheur (actif au niveau bas --_--)
    -- RS:  RS=0 =&gt;  DATA est une commande, RS=1 =&gt; DATA est un caractère
    -- GO:  envoyer DATA vers l'afficheur (actif au niveau bas --_--)
    -- DATA: Bus de données 
    -- Au PON ou reset, le driver Initialise l'afficheur et attend;
    -- L'initialisation dure 26 coups d'horloge
    -- Au clic sur GO, la donnée DATA et le bit RS sont envoyés à l'afficheur
    ---------------------------------------------------------------------------
     
    
    library ieee;
    use ieee.std_logic_1164.all;
    
    entity lcd_control_sm6 is
        port(
            clk    : in    std_logic;
            reset     : in    std_logic;
            RS     : in    std_logic;
            GO    : in std_logic;
            DATA    : in std_logic_vector(7 downto 0);
            LCD_DATA    : out std_logic_vector(7 downto 0);
            LCD_RS     : out    std_logic;
            LCD_E     : out    std_logic
        );
    end entity;
    
    architecture rtl of lcd_control_sm6 is
        type state_type is (PON, S38A, S38B, S38C, S38D,S0DA,S0DB,S06A,S06B,S01A,S01B,RDY,SNDA,SNDB,WAITE);
        Signal Etat_present, Etat_futur : state_type := PON;
    
        begin
        Sequentiel_Memorisation : process (clk, reset)
                begin
                if reset = '0' then
                    Etat_present &lt;= PON;
                elsif clk'event and clk = '1' then
                    Etat_present &lt;= Etat_futur;
                end if;
        end process Sequentiel_Memorisation;
      
        Combinatoire_Etat_futur: process (clk, GO, Etat_present)
        variable cnt : integer := 0;
        begin
            if clk'event and clk = '1' then
                case Etat_present is
                    when PON=&gt;
                        cnt := cnt + 1;
                        if cnt = 16 then  -- 16*2.7ms = 43ms
                            cnt := 0;
                            Etat_futur &lt;= S38A;
                        else
                            Etat_futur &lt;= PON;
                        end if;
                    when S38A=&gt;
                        Etat_futur &lt;= S38B;  --un seul coup d'horloge
                    when S38B=&gt;
                        Etat_futur &lt;= S38C;
                    when S38C=&gt;
                        Etat_futur &lt;= S38D;
                    when S38D=&gt;
                        Etat_futur &lt;= S0DA;
                    when S0DA =&gt;
                        Etat_futur &lt;= S0DB;
                    when S0DB =&gt;
                        Etat_futur &lt;= S06A;
                    when S06A =&gt;
                        Etat_futur &lt;= S06B;
                    when S06B =&gt;
                        Etat_futur &lt;= S01A;
                    when S01A =&gt;
                        Etat_futur &lt;=  S01B;
                    when S01B =&gt;
                        Etat_futur &lt;= RDY;
                    when RDY =&gt;
                        if GO = '0' then
                            Etat_futur &lt;= SNDA;
                        else
                            Etat_futur &lt;= RDY;
                        end if;
                    when SNDA =&gt;
                        Etat_futur &lt;=  SNDB;
                    when SNDB =&gt;
                        Etat_futur &lt;= WAITE;
                    when WAITE =&gt;
                        if GO = '1' then
                            Etat_futur &lt;= RDY;
                        else
                            Etat_futur &lt;= SNDB;
                        end if;
                end case;
            end if;
        end process  Combinatoire_Etat_futur;
    
    
        Combinatoire_Sorties: process(Etat_present,RS,DATA)
            begin
            case Etat_present is
                when PON=&gt;
                    LCD_E &lt;= '0';
                    LCD_RS &lt;= '0';
                    LCD_DATA &lt;= "00000000";
                when S38A=&gt;
                    LCD_RS &lt;= '0';
                    LCD_DATA &lt;= "00111000";
                    LCD_E &lt;= '1';
                when S38B=&gt;
                    LCD_RS &lt;= '0';
                    LCD_DATA &lt;= "00111000";
                    LCD_E &lt;= '0';
                when S38C=&gt;
                    LCD_RS &lt;= '0';
                    LCD_DATA &lt;= "00111000";
                    LCD_E &lt;= '1';
                when S38D=&gt;
                    LCD_RS &lt;= '0';
                    LCD_DATA &lt;= "00111000";
                    LCD_E &lt;= '0';
                when S0DA =&gt;
                    LCD_RS &lt;= '0';
                    LCD_DATA &lt;= "00001101";
                    LCD_E &lt;= '1';
                when S0DB =&gt;
                    LCD_RS &lt;= '0';
                    LCD_DATA &lt;= "00001100";
                    LCD_E &lt;= '0';
                when S06A =&gt;
                    LCD_RS &lt;= '0';
                    LCD_DATA &lt;= "00000110";
                    LCD_E &lt;= '1';
                when S06B =&gt;
                    LCD_RS &lt;= '0';
                    LCD_DATA &lt;= "00000110";
                    LCD_E &lt;= '0';
                when S01A =&gt;
                    LCD_RS &lt;= '0';
                    LCD_DATA &lt;= "00000001";
                    LCD_E &lt;= '1';
                when S01B =&gt;
                    LCD_RS &lt;= '0';
                    LCD_DATA &lt;= "00000001";
                    LCD_E &lt;= '0';
                when RDY =&gt;
                    LCD_RS &lt;= '1';
                    LCD_DATA &lt;= "01000011";
                    LCD_E &lt;= '0';
                when SNDA =&gt;
                    LCD_RS &lt;= RS;
                    LCD_DATA &lt;= DATA;
                    LCD_E &lt;= '1';
                when SNDB =&gt;
                    LCD_RS &lt;= RS;
                    LCD_DATA &lt;= DATA;
                    LCD_E &lt;= '0';
                when WAITE =&gt;
                    LCD_RS &lt;= '1';
                    LCD_DATA &lt;= "01000011";
                    LCD_E &lt;= '0';
            end case;
        end process Combinatoire_Sorties;
    end rtl;
</code>
                    </pre>
                    <img src="IMAGES/LCD1.PNG" >
                </div><br>
            </div>
        </div>
    </div>
</body>

</html>