
*** Running vivado
    with args -log design_Timer_Interrupt_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_Timer_Interrupt_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_Timer_Interrupt_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1071.547 ; gain = 0.000
Command: synth_design -top design_Timer_Interrupt_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15636
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1071.547 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_wrapper' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/hdl/design_Timer_Interrupt_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_axi_gpio_0_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_axi_gpio_0_0' (2#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_axi_gpio_1_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_axi_gpio_1_0' (3#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_axi_timer_0_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_axi_timer_0_0' (4#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'generateout0' of module 'design_Timer_Interrupt_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:247]
WARNING: [Synth 8-7071] port 'generateout1' of module 'design_Timer_Interrupt_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:247]
WARNING: [Synth 8-7071] port 'pwm0' of module 'design_Timer_Interrupt_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:247]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'design_Timer_Interrupt_axi_timer_0_0' has 26 connections declared, but only 23 given [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:247]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_axi_uartlite_0_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_axi_uartlite_0_0' (5#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_Timer_Interrupt_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:271]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'design_Timer_Interrupt_axi_uartlite_0_0' has 22 connections declared, but only 21 given [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:271]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_clk_wiz_1_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_clk_wiz_1_0' (6#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_mdm_1_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_mdm_1_0' (7#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_microblaze_0_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_microblaze_0_0' (8#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_microblaze_0_axi_intc_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_microblaze_0_axi_intc_0' (9#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_microblaze_0_axi_periph_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:546]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_TIOMVC' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:1380]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_TIOMVC' (10#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:1380]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_177HIEA' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:1512]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_177HIEA' (11#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:1512]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_MXKF6L' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:1644]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_MXKF6L' (12#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:1644]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_19D0K8N' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:1776]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_19D0K8N' (13#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:1776]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_7QSYXU' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:1908]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_7QSYXU' (14#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:1908]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_TW3EB2' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:2274]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_TW3EB2' (15#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:2274]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_xbar_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_xbar_0' (16#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_Timer_Interrupt_xbar_0' is unconnected for instance 'xbar' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:1339]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_Timer_Interrupt_xbar_0' is unconnected for instance 'xbar' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:1339]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_Timer_Interrupt_xbar_0' has 40 connections declared, but only 38 given [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:1339]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_microblaze_0_axi_periph_0' (17#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:546]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1ALRS61' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:2040]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_dlmb_bram_if_cntlr_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_dlmb_bram_if_cntlr_0' (18#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_dlmb_v10_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_dlmb_v10_0' (19#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_Timer_Interrupt_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:2186]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_Timer_Interrupt_dlmb_v10_0' has 25 connections declared, but only 24 given [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:2186]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_ilmb_bram_if_cntlr_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_ilmb_bram_if_cntlr_0' (20#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_ilmb_v10_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_ilmb_v10_0' (21#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_Timer_Interrupt_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:2232]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_Timer_Interrupt_ilmb_v10_0' has 25 connections declared, but only 24 given [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:2232]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_lmb_bram_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_lmb_bram_0' (22#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_Timer_Interrupt_lmb_bram_0' is unconnected for instance 'lmb_bram' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:2257]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_Timer_Interrupt_lmb_bram_0' is unconnected for instance 'lmb_bram' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:2257]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'design_Timer_Interrupt_lmb_bram_0' has 16 connections declared, but only 14 given [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:2257]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1ALRS61' (23#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:2040]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_microblaze_0_xlconcat_0' [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_microblaze_0_xlconcat_0/synth/design_Timer_Interrupt_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (24#1) [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_microblaze_0_xlconcat_0' (25#1) [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_microblaze_0_xlconcat_0/synth/design_Timer_Interrupt_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_Timer_Interrupt_rst_clk_wiz_1_100M_0' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_rst_clk_wiz_1_100M_0' (26#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/.Xil/Vivado-1784-603-21/realtime/design_Timer_Interrupt_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_Timer_Interrupt_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:535]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_Timer_Interrupt_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:535]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'design_Timer_Interrupt_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:535]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt' (27#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/synth/design_Timer_Interrupt.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_Timer_Interrupt_wrapper' (28#1) [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/hdl/design_Timer_Interrupt_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.312 ; gain = 45.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.312 ; gain = 45.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.312 ; gain = 45.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1117.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_microblaze_0_0/design_Timer_Interrupt_microblaze_0_0/design_Timer_Interrupt_microblaze_0_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/microblaze_0'
Finished Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_microblaze_0_0/design_Timer_Interrupt_microblaze_0_0/design_Timer_Interrupt_microblaze_0_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/microblaze_0'
Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_dlmb_v10_0/design_Timer_Interrupt_dlmb_v10_0/design_Timer_Interrupt_ilmb_v10_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_dlmb_v10_0/design_Timer_Interrupt_dlmb_v10_0/design_Timer_Interrupt_ilmb_v10_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_ilmb_v10_0/design_Timer_Interrupt_ilmb_v10_0/design_Timer_Interrupt_ilmb_v10_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_ilmb_v10_0/design_Timer_Interrupt_ilmb_v10_0/design_Timer_Interrupt_ilmb_v10_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_dlmb_bram_if_cntlr_0/design_Timer_Interrupt_dlmb_bram_if_cntlr_0/design_Timer_Interrupt_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_dlmb_bram_if_cntlr_0/design_Timer_Interrupt_dlmb_bram_if_cntlr_0/design_Timer_Interrupt_dlmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_dlmb_bram_if_cntlr_0/design_Timer_Interrupt_dlmb_bram_if_cntlr_0/design_Timer_Interrupt_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_ilmb_bram_if_cntlr_0/design_Timer_Interrupt_ilmb_bram_if_cntlr_0/design_Timer_Interrupt_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_ilmb_bram_if_cntlr_0/design_Timer_Interrupt_ilmb_bram_if_cntlr_0/design_Timer_Interrupt_ilmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_ilmb_bram_if_cntlr_0/design_Timer_Interrupt_ilmb_bram_if_cntlr_0/design_Timer_Interrupt_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_lmb_bram_0/design_Timer_Interrupt_lmb_bram_0/design_Timer_Interrupt_lmb_bram_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_lmb_bram_0/design_Timer_Interrupt_lmb_bram_0/design_Timer_Interrupt_lmb_bram_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_xbar_0/design_Timer_Interrupt_xbar_0/design_Timer_Interrupt_xbar_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_xbar_0/design_Timer_Interrupt_xbar_0/design_Timer_Interrupt_xbar_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_microblaze_0_axi_intc_0/design_Timer_Interrupt_microblaze_0_axi_intc_0/design_Timer_Interrupt_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/microblaze_0_axi_intc'
Finished Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_microblaze_0_axi_intc_0/design_Timer_Interrupt_microblaze_0_axi_intc_0/design_Timer_Interrupt_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/microblaze_0_axi_intc'
Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_mdm_1_0/design_Timer_Interrupt_mdm_1_0/design_Timer_Interrupt_mdm_1_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/mdm_1'
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_mdm_1_0/design_Timer_Interrupt_mdm_1_0/design_Timer_Interrupt_mdm_1_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_mdm_1_0/design_Timer_Interrupt_mdm_1_0/design_Timer_Interrupt_mdm_1_0_in_context.xdc:4]
Finished Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_mdm_1_0/design_Timer_Interrupt_mdm_1_0/design_Timer_Interrupt_mdm_1_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/mdm_1'
Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_clk_wiz_1_0/design_Timer_Interrupt_clk_wiz_1_0/design_Timer_Interrupt_clk_wiz_1_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/clk_wiz_1'
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_clk_wiz_1_0/design_Timer_Interrupt_clk_wiz_1_0/design_Timer_Interrupt_clk_wiz_1_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_clk_wiz_1_0/design_Timer_Interrupt_clk_wiz_1_0/design_Timer_Interrupt_clk_wiz_1_0_in_context.xdc:4]
Finished Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_clk_wiz_1_0/design_Timer_Interrupt_clk_wiz_1_0/design_Timer_Interrupt_clk_wiz_1_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/clk_wiz_1'
Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_rst_clk_wiz_1_100M_0/design_Timer_Interrupt_rst_clk_wiz_1_100M_0/design_Timer_Interrupt_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_rst_clk_wiz_1_100M_0/design_Timer_Interrupt_rst_clk_wiz_1_100M_0/design_Timer_Interrupt_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/rst_clk_wiz_1_100M'
Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_axi_gpio_0_0/design_Timer_Interrupt_axi_gpio_0_0/design_Timer_Interrupt_axi_gpio_0_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/axi_gpio_0'
Finished Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_axi_gpio_0_0/design_Timer_Interrupt_axi_gpio_0_0/design_Timer_Interrupt_axi_gpio_0_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/axi_gpio_0'
Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_axi_timer_0_0/design_Timer_Interrupt_axi_timer_0_0/design_Timer_Interrupt_axi_timer_0_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/axi_timer_0'
Finished Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_axi_timer_0_0/design_Timer_Interrupt_axi_timer_0_0/design_Timer_Interrupt_axi_timer_0_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/axi_timer_0'
Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_axi_uartlite_0_0/design_Timer_Interrupt_axi_uartlite_0_0/design_Timer_Interrupt_axi_uartlite_0_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/axi_uartlite_0'
Finished Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_axi_uartlite_0_0/design_Timer_Interrupt_axi_uartlite_0_0/design_Timer_Interrupt_axi_uartlite_0_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/axi_uartlite_0'
Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_axi_gpio_1_0/design_Timer_Interrupt_axi_gpio_1_0/design_Timer_Interrupt_axi_gpio_1_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/axi_gpio_1'
Finished Parsing XDC File [d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_axi_gpio_1_0/design_Timer_Interrupt_axi_gpio_1_0/design_Timer_Interrupt_axi_gpio_1_0_in_context.xdc] for cell 'design_Timer_Interrupt_i/axi_gpio_1'
Parsing XDC File [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/constrs_1/imports/Basys3_XDC/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/constrs_1/imports/Basys3_XDC/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/constrs_1/imports/Basys3_XDC/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_Timer_Interrupt_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_Timer_Interrupt_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1211.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1211.535 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_Timer_Interrupt_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1213.492 ; gain = 141.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1213.492 ; gain = 141.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_clk_wiz_1_0/design_Timer_Interrupt_clk_wiz_1_0/design_Timer_Interrupt_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.srcs/sources_1/bd/design_Timer_Interrupt/ip/design_Timer_Interrupt_clk_wiz_1_0/design_Timer_Interrupt_clk_wiz_1_0/design_Timer_Interrupt_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_Timer_Interrupt_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1213.492 ; gain = 141.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1213.492 ; gain = 141.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1213.492 ; gain = 141.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1213.492 ; gain = 141.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1213.492 ; gain = 141.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1220.039 ; gain = 148.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1227.234 ; gain = 155.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1227.234 ; gain = 155.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1227.234 ; gain = 155.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1227.234 ; gain = 155.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1227.234 ; gain = 155.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1227.234 ; gain = 155.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------------+----------+
|      |BlackBox name                                  |Instances |
+------+-----------------------------------------------+----------+
|1     |design_Timer_Interrupt_xbar_0                  |         1|
|2     |design_Timer_Interrupt_axi_gpio_0_0            |         1|
|3     |design_Timer_Interrupt_axi_gpio_1_0            |         1|
|4     |design_Timer_Interrupt_axi_timer_0_0           |         1|
|5     |design_Timer_Interrupt_axi_uartlite_0_0        |         1|
|6     |design_Timer_Interrupt_clk_wiz_1_0             |         1|
|7     |design_Timer_Interrupt_mdm_1_0                 |         1|
|8     |design_Timer_Interrupt_microblaze_0_0          |         1|
|9     |design_Timer_Interrupt_microblaze_0_axi_intc_0 |         1|
|10    |design_Timer_Interrupt_rst_clk_wiz_1_100M_0    |         1|
|11    |design_Timer_Interrupt_dlmb_bram_if_cntlr_0    |         1|
|12    |design_Timer_Interrupt_dlmb_v10_0              |         1|
|13    |design_Timer_Interrupt_ilmb_bram_if_cntlr_0    |         1|
|14    |design_Timer_Interrupt_ilmb_v10_0              |         1|
|15    |design_Timer_Interrupt_lmb_bram_0              |         1|
+------+-----------------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------+------+
|      |Cell                                         |Count |
+------+---------------------------------------------+------+
|1     |design_Timer_Interrupt_axi_gpio_0            |     1|
|2     |design_Timer_Interrupt_axi_gpio_1            |     1|
|3     |design_Timer_Interrupt_axi_timer_0           |     1|
|4     |design_Timer_Interrupt_axi_uartlite_0        |     1|
|5     |design_Timer_Interrupt_clk_wiz_1             |     1|
|6     |design_Timer_Interrupt_dlmb_bram_if_cntlr    |     1|
|7     |design_Timer_Interrupt_dlmb_v10              |     1|
|8     |design_Timer_Interrupt_ilmb_bram_if_cntlr    |     1|
|9     |design_Timer_Interrupt_ilmb_v10              |     1|
|10    |design_Timer_Interrupt_lmb_bram              |     1|
|11    |design_Timer_Interrupt_mdm_1                 |     1|
|12    |design_Timer_Interrupt_microblaze_0          |     1|
|13    |design_Timer_Interrupt_microblaze_0_axi_intc |     1|
|14    |design_Timer_Interrupt_rst_clk_wiz_1_100M    |     1|
|15    |design_Timer_Interrupt_xbar                  |     1|
|16    |IBUF                                         |     2|
|17    |IOBUF                                        |    12|
|18    |OBUF                                         |     1|
+------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1227.234 ; gain = 155.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 1227.234 ; gain = 59.508
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1227.234 ; gain = 155.688
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1227.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1246.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1246.211 ; gain = 174.664
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/MicroBlaze_GPIO_Timer_Interrupt/MicroBlaze_GPIO_Timer_Interrupt.runs/synth_1/design_Timer_Interrupt_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_Timer_Interrupt_wrapper_utilization_synth.rpt -pb design_Timer_Interrupt_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 21 10:55:59 2022...
