Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/letrend/workspace/myoFPGA/fpga-rtl/soc_system.qsys --block-symbol-file --output-directory=/home/letrend/workspace/myoFPGA/fpga-rtl/soc_system --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading fpga-rtl/soc_system.qsys
Progress: Reading input file
Progress: Adding adc_0 [altera_up_avalon_adc 16.1]
Progress: Parameterizing module adc_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding fpga_only_master [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pid_controller_0 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_0
Progress: Adding pio_led [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_led
Progress: Adding spi_0 [altera_avalon_spi 16.1]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: soc_system.pid_controller_0.avalon_slave_0: Signal chipselect appears 2 times (only once is allowed)
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.spi_0: Interrupt sender spi_0.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/letrend/workspace/myoFPGA/fpga-rtl/soc_system.qsys --synthesis=VERILOG --output-directory=/home/letrend/workspace/myoFPGA/fpga-rtl/soc_system/synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading fpga-rtl/soc_system.qsys
Progress: Reading input file
Progress: Adding adc_0 [altera_up_avalon_adc 16.1]
Progress: Parameterizing module adc_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding fpga_only_master [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pid_controller_0 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_0
Progress: Adding pio_led [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_led
Progress: Adding spi_0 [altera_avalon_spi 16.1]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: soc_system.pid_controller_0.avalon_slave_0: Signal chipselect appears 2 times (only once is allowed)
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.spi_0: Interrupt sender spi_0.irq is not connected to an interrupt receiver
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Warning: Translator pid_controller_0_avalon_slave_0_translator failed to match interface pid_controller_0.avalon_slave_0
Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: soc_system: Done "soc_system" with 1 modules, 0 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
