// Seed: 4151121371
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input uwire id_3
);
  wire id_5, id_6[-1 'b0 : 1], id_7, id_8, id_9, id_10;
  assign id_10 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd63,
    parameter id_7 = 32'd60
) (
    input  wand  id_0,
    input  tri0  id_1,
    output logic id_2,
    input  wand  id_3 [id_6 : id_7],
    input  tri1  id_4,
    input  tri1  id_5,
    input  wand  _id_6,
    output wire  _id_7,
    output wor   id_8
    , id_10
);
  final id_2 = 1 >> ~&1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_4,
      id_0
  );
  assign #1 id_8 = 1;
endmodule
