[N
28
23
8 iInstExt
1
96 /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/containers/sim_container_0/work
15
10 ADDR_WIDTH
7
16 INPUT_BIT_LENGTH
9
8 mux2t1_n
16
5 reg_n
4
1 N
11
7 adder_n
26
5 mixed
13
3 rtl
18
16 vectorreverser_n
6
8 dataflow
3
9 structure
22
14 mips_processor
19
9 mux8t1_32
28
12 OUTPUT_TRACE
25
2 tb
2
7 reg_npc
14
10 DATA_WIDTH
10
10 structural
12
3 mem
8
17 OUTPUT_BIT_LENGTH
5
8 sign_ext
27
9 gCLK_HPER
24
9 iInstAddr
17
10 onescomp_n
21
4 i_D4
20
4 i_D6
]
[G
1
25
26
1
27
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
25
26
1
4
1
0
32
0
0 0
0
0
]
[G
1
22
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
12
13
1
14
1
0
32
0
0 0
0
0
]
[G
1
9
10
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
6
1
8
1
0
32
0
0 0
0
0
]
[G
1
5
6
1
7
1
0
16
0
0 0
0
0
]
[G
1
25
26
1
28
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
12
13
1
15
1
0
10
0
0 0
0
0
]
[G
1
16
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
11
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
18
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
17
10
1
4
1
0
32
0
0 0
0
0
]
[P
1
22
3
23
24
1
0
0
]
[P
1
19
10
20
21
1
0
0
]
