\doxysection{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{AT24\+C1024B EEPROM Driver}{\pageref{group__EEPROM__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{EEPROM Constants}{\pageref{group__EEPROM__Constants}}{}
\item \contentsline{section}{API Function Prototypes}{\pageref{group__EEPROM__Functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{KEYPAD Driver}{\pageref{group__KEYPAD__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{API Function Prototypes}{\pageref{group__KEYPAD__Functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{LCD Driver}{\pageref{group__LCD__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{LCD Commands}{\pageref{group__LCD__COMMANDS__define}}{}
\item \contentsline{section}{LCD Row Positions}{\pageref{group__LCD__ROWS__POS__define}}{}
\item \contentsline{section}{API Function Prototypes}{\pageref{group__LCD__Functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{LED Driver}{\pageref{group__LED__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Enum for specifying the LED mode.}{\pageref{group__LED__MODES}}{}
\item \contentsline{section}{Structure for configuring an LED.}{\pageref{group__LED__Structure__Config}}{}
\item \contentsline{section}{API Function Prototypes}{\pageref{group__LED__Functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SERVO MOTOR Driver}{\pageref{group__SERVO__MOTOR__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Macros for the servo motor directions}{\pageref{group__Macro__Definitons}}{}
\item \contentsline{section}{API Function Prototypes}{\pageref{group__SERVO__MOTOR__Functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Platform Standard Types}{\pageref{group__Platform__Types}}{}
\item \contentsline{section}{STM32\+F401xx MCU Header File}{\pageref{group__STM32F401XX__HEADER}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Memory Base Addresses}{\pageref{group__MEMORY__BASE__ADDRESSES}}{}
\item \contentsline{section}{Cortex-\/\+M4 Peripherals Base Addresses}{\pageref{group__CORTEX__M4__BASE__ADDRESSES}}{}
\item \contentsline{section}{AHB Peripherals Base Addresses}{\pageref{group__AHB__PERIPHERALS__BASE__ADDRESSES}}{}
\item \contentsline{section}{APB2 Peripherals Base Addresses}{\pageref{group__APB2__PERIPHERALS__BASE__ADDRESSES}}{}
\item \contentsline{section}{APB1 Peripherals Base Addresses}{\pageref{group__APB1__PERIPHERALS__BASE__ADDRESSES}}{}
\item \contentsline{section}{Peripheral Register Definitions}{\pageref{group__Peripheral__Registers}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{NVIC Register Map}{\pageref{group__NVIC__Nvic__Registers}}{}
\item \contentsline{section}{SCB Register Map}{\pageref{group__SCB__Scb__Registers}}{}
\item \contentsline{section}{Sys\+Tick Timer Register Map}{\pageref{group__SysTick__SysTick__Registers}}{}
\item \contentsline{section}{GPIO Register Map}{\pageref{group__GPIO__Gpio__Registers}}{}
\item \contentsline{section}{RCC Register Map}{\pageref{group__RCC__Rcc__Registers}}{}
\item \contentsline{section}{EXTI Register Map}{\pageref{group__EXTI__Exti__Registers}}{}
\item \contentsline{section}{SYSCFG Register Map}{\pageref{group__SYSCFG__Syscfg__Registers}}{}
\item \contentsline{section}{USART Register Map}{\pageref{group__USART__Usart__Registers}}{}
\item \contentsline{section}{SPI Register Map}{\pageref{group__SPI__Spi__Registers}}{}
\item \contentsline{section}{I2C Register Map}{\pageref{group__I2C__I2c__Registers}}{}
\item \contentsline{section}{CRC Register Map}{\pageref{group__CRC__Crc__Registers}}{}
\item \contentsline{section}{TIM1 Register Map}{\pageref{group__TIM1__Tim1__Registers}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Peripheral Instances}{\pageref{group__Peripheral__Instances}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{NVIC Instance}{\pageref{group__NVIC__NVIC__Instance}}{}
\item \contentsline{section}{SCB Instance}{\pageref{group__SCB__SCB__Instance}}{}
\item \contentsline{section}{Sys\+Tick Timer Instance}{\pageref{group__SysTick__SysTick__Instance}}{}
\item \contentsline{section}{GPIO Instances}{\pageref{group__GPIO__GPIO__Instances}}{}
\item \contentsline{section}{RCC Instance}{\pageref{group__RCC__RCC__Instance}}{}
\item \contentsline{section}{EXTI Instance}{\pageref{group__EXTI__EXTI__Instance}}{}
\item \contentsline{section}{SYSCFG Instance}{\pageref{group__SYSCFG__SYSCFG__Instance}}{}
\item \contentsline{section}{Timer Instances}{\pageref{group__TIM__TIM__Instances}}{}
\item \contentsline{section}{USART Instances}{\pageref{group__USART__USART__Instances}}{}
\item \contentsline{section}{SPI Instances}{\pageref{group__SPI__SPI__Instances}}{}
\item \contentsline{section}{I2C Instances}{\pageref{group__I2C__I2C__Instances}}{}
\item \contentsline{section}{CRC Instance}{\pageref{group__CRC__CRC__Instance}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C Registers}{\pageref{group__I2C__Registers}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C CR1 Register Bit Definitions}{\pageref{group__I2C__CR1__Register__Bit__Definitions}}{}
\item \contentsline{section}{I2C CR2 Register Bit Definitions}{\pageref{group__I2C__CR2__Register__Bit__Definitions}}{}
\item \contentsline{section}{I2C OAR2 Register Bit Definitions}{\pageref{group__I2C__OAR2__Register__Bit__Definitions}}{}
\item \contentsline{section}{I2C SR1 Register Bit Definitions}{\pageref{group__I2C__SR1__Register__Bit__Definitions}}{}
\item \contentsline{section}{I2C SR2 Register Bit Definitions}{\pageref{group__I2C__SR2__Register__Bit__Definitions}}{}
\item \contentsline{section}{I2C CCR Register Bit Definitions}{\pageref{group__I2C__CCR__Register__Bit__Definitions}}{}
\item \contentsline{section}{I2C TRISE Register Bit Definitions}{\pageref{group__I2C__TRISE__Register__Bit__Definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCC Bit Position Definitions}{\pageref{group__RCC__Bit__Positions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC\+\_\+\+CR Bit Position Definitions}{\pageref{group__RCC__CR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+PLLCFGR Bit Position Definitions}{\pageref{group__RCC__PLLCFGR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+CFGR Bit Position Definitions}{\pageref{group__RCC__CFGR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+CIR Bit Position Definitions}{\pageref{group__RCC__CIR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB1\+RSTR Bit Position Definitions}{\pageref{group__RCC__AHB1RSTR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB2\+RSTR Bit Position Definitions}{\pageref{group__RCC__AHB2RSTR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB3\+RSTR Bit Position Definitions}{\pageref{group__RCC__AHB3RSTR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+APB1\+RSTR Bit Position Definitions}{\pageref{group__RCC__APB1RSTR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+APB2\+RSTR Bit Position Definitions}{\pageref{group__RCC__APB2RSTR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB1\+LPENR Bit Position Definitions}{\pageref{group__RCC__AHB1LPENR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB2\+LPENR Bit Position Definitions}{\pageref{group__RCC__AHB2LPENR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB3\+LPENR Bit Position Definitions}{\pageref{group__RCC__AHB3LPENR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+APB1\+LPENR Bit Position Definitions}{\pageref{group__RCC__APB1LPENR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+APB2\+LPENR Bit Position Definitions}{\pageref{group__RCC__APB2LPENR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+BDCR Bit Position Definitions}{\pageref{group__RCC__BDCR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+CSR Bit Position Definitions}{\pageref{group__RCC__CSR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+SSCGR Bit Position Definitions}{\pageref{group__RCC__SSCGR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+PLLI2\+SCFGR Bit Position Definitions}{\pageref{group__RCC__PLLI2SCFGR__Bit__Positions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO Base Address to Code Conversion Macros}{\pageref{group__GPIO__Base__Address__to__Code}}{}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO Driver}{\pageref{group__GPIO__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO Pin Numbers}{\pageref{group__GPIO__PINS__define}}{}
\item \contentsline{section}{GPIO Pin Modes}{\pageref{group__GPIO__MODE__define}}{}
\item \contentsline{section}{GPIO Pin Speeds}{\pageref{group__GPIO__SPEED__define}}{}
\item \contentsline{section}{GPIO Pin States}{\pageref{group__GPIO__PIN__STATE}}{}
\item \contentsline{section}{GPIO Return Lock Status}{\pageref{group__GPIO__RETURN__LOCK}}{}
\item \contentsline{section}{GPIO Pin Modes}{\pageref{group__GPIO__PIN__MODES}}{}
\item \contentsline{section}{GPIO Output Speeds}{\pageref{group__GPIO__SPEEDS}}{}
\item \contentsline{section}{GPIO Pull-\/up/\+Pull-\/down Configurations}{\pageref{group__GPIO__PUPD}}{}
\item \contentsline{section}{GPIO Output Types}{\pageref{group__GPIO__OUTPUT__TYPES}}{}
\item \contentsline{section}{API Function Prototypes}{\pageref{group__GPIO__Functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C Driver}{\pageref{group__I2C__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Speed Definitions}{\pageref{group__I2C__Speed__Define}}{}
\item \contentsline{section}{I2C Stretch Mode Definitions}{\pageref{group__I2C__StretchMode__Define}}{}
\item \contentsline{section}{I2C Mode Definitions}{\pageref{group__I2C__Mode__Define}}{}
\item \contentsline{section}{I2C Addressing Modes}{\pageref{group__I2C__Addressing__Slave}}{}
\item \contentsline{section}{I2C Acknowledge Control Definitions}{\pageref{group__I2C__Ack__Control__Define}}{}
\item \contentsline{section}{I2C General Call Enable Definitions}{\pageref{group__I2C__ENGC}}{}
\item \contentsline{section}{API Function Prototypes}{\pageref{group__I2C__Functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{NVIC Driver}{\pageref{group__NVIC__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{NVIC Register Definitions}{\pageref{group__NVIC__Register__Definitions}}{}
\item \contentsline{section}{NVIC Configuration Macros}{\pageref{group__NVIC__Macros}}{}
\item \contentsline{section}{Interrupt Status}{\pageref{group__NVIC__Interrupt__Status}}{}
\item \contentsline{section}{Priority Groups}{\pageref{group__NVIC__Priority__Groups}}{}
\item \contentsline{section}{Interrupt Priorities}{\pageref{group__NVIC__Interrupt__Priorities}}{}
\item \contentsline{section}{Interrupt Requests}{\pageref{group__NVIC__Interrupt__Requests}}{}
\item \contentsline{section}{API Function Prototypes}{\pageref{group__NVIC__Functions}}{}
\item \contentsline{section}{NVIC IRQ Enable/\+Disable Macros}{\pageref{group__NVIC__IRQ__Enable__Disable}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCC Driver}{\pageref{group__RCC__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Clock Source Selection}{\pageref{group__RCC__CLOCK__SOURCE__define}}{}
\item \contentsline{section}{Peripheral Selection}{\pageref{group__RCC__PERIPHERALS__define}}{}
\item \contentsline{section}{API Function Prototypes}{\pageref{group__RCC__Functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SPI Driver}{\pageref{group__SPI__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SPI Mode Definitions}{\pageref{group__SPI__Mode__Define}}{}
\item \contentsline{section}{SPI Communication Mode Definitions}{\pageref{group__SPI__Communication__Mode__Define}}{}
\item \contentsline{section}{SPI Payload Length Definitions}{\pageref{group__SPI__Payload__Length__Define}}{}
\item \contentsline{section}{SPI Frame Format Definitions}{\pageref{group__SPI__Frame__Format__Define}}{}
\item \contentsline{section}{SPI Clock Polarity Definitions}{\pageref{group__SPI__Clock__Polarity__Define}}{}
\item \contentsline{section}{SPI Clock Phase Definitions}{\pageref{group__SPI__Clock__Phase__Define}}{}
\item \contentsline{section}{SPI NSS Definitions}{\pageref{group__SPI__NSS__Define}}{}
\item \contentsline{section}{SPI Prescaler Definitions}{\pageref{group__SPI__Prescaler__Define}}{}
\item \contentsline{section}{SPI IRQ Enable Definitions}{\pageref{group__SPI__IRQ__Enable__Define}}{}
\item \contentsline{section}{API Function Prototypes}{\pageref{group__SPI__Functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SYSTICK Driver}{\pageref{group__SYSTICK__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Sys\+Tick Interrupt Configuration}{\pageref{group__stk__interrupt__config__define}}{}
\item \contentsline{section}{Sys\+Tick Clock Configuration}{\pageref{group__stk__clock__config__define}}{}
\item \contentsline{section}{Sys\+Tick Running Mode Configuration}{\pageref{group__stk__running__mode__define}}{}
\item \contentsline{section}{API Function Prototypes}{\pageref{group__SYSTICK__Functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{TIMER Driver}{\pageref{group__TIMER__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{TIM2 Register group}{\pageref{group__TIM2__Register}}{}
\item \contentsline{section}{API Function Prototypes}{\pageref{group__TIMER__Functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{USART Driver}{\pageref{group__USART__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Enumeration and Structures for USART}{\pageref{group__USART__Types}}{}
\item \contentsline{section}{Macros for USART Configuration}{\pageref{group__USART__Macros}}{}
\item \contentsline{section}{API Function Prototypes}{\pageref{group__USART__Functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Application States}{\pageref{group__App__States}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Includes}{\pageref{group__Includes}}{}
\item \contentsline{section}{State Macros}{\pageref{group__State__Macros}}{}
\item \contentsline{section}{Prototypes}{\pageref{group__Function}}{}
\item \contentsline{section}{State Handlers}{\pageref{group__State__Handlers}}{}
\end{DoxyCompactList}
\item \contentsline{section}{ECU Definitions and APIs}{\pageref{group__ECU__Module}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Includes}{\pageref{group__Includes}}{}
\item \contentsline{section}{Enum representing the result of ID check.}{\pageref{group__ID__Check}}{}
\item \contentsline{section}{Configuration Macros}{\pageref{group__ECU__Macros}}{}
\item \contentsline{section}{ECU APIs}{\pageref{group__ECU__APIs}}{}
\item \contentsline{section}{Functions\+\_\+\+Declarations}{\pageref{group__Functions__Declarations}}{}
\item \contentsline{section}{Global\+\_\+\+Variables\+\_\+\+Definitions}{\pageref{group__Global__Variables__Definitions}}{}
\item \contentsline{section}{API\+\_\+\+Definitions}{\pageref{group__API__Definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{CMSIS}{\pageref{group__CMSIS}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS Global Defines}{\pageref{group__CMSIS__glob__defs}}{}
\item \contentsline{section}{Defines and Type Definitions}{\pageref{group__CMSIS__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group__CMSIS__CORE}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Nested Vectored Interrupt Controller (NVIC)}{\pageref{group__CMSIS__NVIC}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Control Block (SCB)}{\pageref{group__CMSIS__SCB}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Controls not in SCB (SCn\+SCB)}{\pageref{group__CMSIS__SCnSCB}}{}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group__CMSIS__SysTick}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (ITM)}{\pageref{group__CMSIS__ITM}}{}
\item \contentsline{section}{Data Watchpoint and Trace (DWT)}{\pageref{group__CMSIS__DWT}}{}
\item \contentsline{section}{Trace Port Interface (TPI)}{\pageref{group__CMSIS__TPI}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group__CMSIS__CoreDebug}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group__CMSIS__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group__CMSIS__Core__FunctionInterface}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{ITM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{CMSIS Core Register Access Functions}{\pageref{group__CMSIS__Core__RegAccFunctions}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{ITM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group__CMSIS__CORE}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Nested Vectored Interrupt Controller (NVIC)}{\pageref{group__CMSIS__NVIC}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Control Block (SCB)}{\pageref{group__CMSIS__SCB}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Controls not in SCB (SCn\+SCB)}{\pageref{group__CMSIS__SCnSCB}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group__CMSIS__SysTick}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (ITM)}{\pageref{group__CMSIS__ITM}}{}
\item \contentsline{section}{Data Watchpoint and Trace (DWT)}{\pageref{group__CMSIS__DWT}}{}
\item \contentsline{section}{Trace Port Interface (TPI)}{\pageref{group__CMSIS__TPI}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group__CMSIS__CoreDebug}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group__CMSIS__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group__CMSIS__Core__FunctionInterface}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{ITM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{CMSIS Core Register Access Functions}{\pageref{group__CMSIS__Core__RegAccFunctions}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{ITM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{CMSIS Core Register Access Functions}{\pageref{group__CMSIS__Core__RegAccFunctions}}{}
\item \contentsline{section}{CMSIS Core Instruction Interface}{\pageref{group__CMSIS__Core__InstructionInterface}}{}
\item \contentsline{section}{CMSIS SIMD Intrinsics}{\pageref{group__CMSIS__SIMD__intrinsics}}{}
\item \contentsline{section}{Stm32f4xx}{\pageref{group__stm32f4xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Library\+\_\+configuration\+\_\+section}{\pageref{group__Library__configuration__section}}{}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group__Configuration__section__for__CMSIS}}{}
\item \contentsline{section}{Exported\+\_\+types}{\pageref{group__Exported__types}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group__Peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group__Peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group__Peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group__Exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group__Peripheral__Registers__Bits__Definition}}{}
\item \contentsline{section}{Exported\+\_\+macro}{\pageref{group__Exported__macro}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f4xx\+\_\+system}{\pageref{group__stm32f4xx__system}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Includes}{\pageref{group__STM32F4xx__System__Includes}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+types}{\pageref{group__STM32F4xx__System__Exported__types}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group__STM32F4xx__System__Exported__Constants}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group__STM32F4xx__System__Exported__Macros}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group__STM32F4xx__System__Exported__Functions}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Includes}{\pageref{group__STM32F4xx__System__Private__Includes}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group__STM32F4xx__System__Private__TypesDefinitions}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}{\pageref{group__STM32F4xx__System__Private__Defines}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Macros}{\pageref{group__STM32F4xx__System__Private__Macros}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Variables}{\pageref{group__STM32F4xx__System__Private__Variables}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group__STM32F4xx__System__Private__FunctionPrototypes}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Functions}{\pageref{group__STM32F4xx__System__Private__Functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
