

================================================================
== Vivado HLS Report for 'TransformInput'
================================================================
* Date:           Sat Dec 18 10:02:45 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_project_winograd_3_8
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.313|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    437|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    329|
|Register         |        -|      -|     156|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     156|    766|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |p_Val2_11_fu_420_p2    |     +    |      0|  0|   8|           8|           8|
    |p_Val2_13_fu_432_p2    |     +    |      0|  0|   8|           8|           8|
    |p_Val2_15_fu_461_p2    |     +    |      0|  0|  15|           8|           8|
    |p_Val2_16_fu_471_p2    |     +    |      0|  0|   8|           8|           8|
    |p_Val2_19_fu_487_p2    |     +    |      0|  0|   8|           8|           8|
    |p_Val2_21_fu_499_p2    |     +    |      0|  0|   8|           8|           8|
    |p_Val2_24_fu_449_p2    |     +    |      0|  0|   8|           8|           8|
    |p_Val2_28_fu_526_p2    |     +    |      0|  0|   8|           8|           8|
    |p_Val2_2_fu_369_p2     |     +    |      0|  0|   8|           8|           8|
    |p_Val2_31_fu_541_p2    |     +    |      0|  0|   8|           8|           8|
    |p_Val2_33_fu_552_p2    |     +    |      0|  0|   8|           8|           8|
    |p_Val2_36_fu_568_p2    |     +    |      0|  0|   8|           8|           8|
    |p_Val2_39_fu_586_p2    |     +    |      0|  0|   8|           8|           8|
    |p_Val2_3_fu_376_p2     |     +    |      0|  0|  15|           8|           8|
    |p_Val2_42_fu_602_p2    |     +    |      0|  0|   8|           8|           8|
    |p_Val2_7_fu_399_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp1_fu_521_p2         |     +    |      0|  0|   8|           8|           8|
    |tmp_fu_466_p2          |     +    |      0|  0|   8|           8|           8|
    |p_Val2_10_fu_416_p2    |     -    |      0|  0|   8|           8|           8|
    |p_Val2_12_fu_427_p2    |     -    |      0|  0|  15|           8|           8|
    |p_Val2_14_fu_438_p2    |     -    |      0|  0|   8|           8|           8|
    |p_Val2_17_fu_477_p2    |     -    |      0|  0|  15|           8|           8|
    |p_Val2_18_fu_482_p2    |     -    |      0|  0|   8|           8|           8|
    |p_Val2_1_fu_363_p2     |     -    |      0|  0|   8|           8|           8|
    |p_Val2_20_fu_493_p2    |     -    |      0|  0|  15|           8|           8|
    |p_Val2_22_fu_504_p2    |     -    |      0|  0|   8|           8|           8|
    |p_Val2_23_fu_444_p2    |     -    |      0|  0|  15|           8|           8|
    |p_Val2_25_fu_455_p2    |     -    |      0|  0|   8|           8|           8|
    |p_Val2_26_fu_510_p2    |     -    |      0|  0|   8|           1|           8|
    |p_Val2_27_fu_516_p2    |     -    |      0|  0|   8|           8|           8|
    |p_Val2_29_fu_531_p2    |     -    |      0|  0|  15|           8|           8|
    |p_Val2_30_fu_536_p2    |     -    |      0|  0|   8|           8|           8|
    |p_Val2_32_fu_546_p2    |     -    |      0|  0|  15|           8|           8|
    |p_Val2_34_fu_557_p2    |     -    |      0|  0|   8|           8|           8|
    |p_Val2_35_fu_563_p2    |     -    |      0|  0|   8|           8|           8|
    |p_Val2_37_fu_574_p2    |     -    |      0|  0|   8|           8|           8|
    |p_Val2_38_fu_579_p2    |     -    |      0|  0|   8|           8|           8|
    |p_Val2_40_fu_591_p2    |     -    |      0|  0|   8|           8|           8|
    |p_Val2_41_fu_597_p2    |     -    |      0|  0|   8|           8|           8|
    |p_Val2_4_fu_382_p2     |     -    |      0|  0|   8|           8|           8|
    |p_Val2_5_fu_387_p2     |     -    |      0|  0|   8|           8|           8|
    |p_Val2_6_fu_393_p2     |     -    |      0|  0|  15|           8|           8|
    |p_Val2_8_fu_404_p2     |     -    |      0|  0|   8|           8|           8|
    |p_Val2_9_fu_410_p2     |     -    |      0|  0|  15|           8|           8|
    |p_Val2_s_17_fu_357_p2  |     -    |      0|  0|  15|           8|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 437|         353|         360|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  56|         13|    1|         13|
    |reg_344         |   9|          2|    8|         16|
    |w_V_address0    |  44|          9|    4|         36|
    |w_V_address1    |  44|          9|    4|         36|
    |w_w_V_address0  |  44|          9|    4|         36|
    |w_w_V_address1  |  44|          9|    4|         36|
    |w_w_V_d0        |  44|          9|    8|         72|
    |w_w_V_d1        |  44|          9|    8|         72|
    +----------------+----+-----------+-----+-----------+
    |Total           | 329|         69|   41|        317|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  12|   0|   12|          0|
    |p_Val2_12_reg_708  |   8|   0|    8|          0|
    |p_Val2_15_reg_713  |   8|   0|    8|          0|
    |p_Val2_17_reg_718  |   8|   0|    8|          0|
    |p_Val2_20_reg_723  |   8|   0|    8|          0|
    |p_Val2_22_reg_728  |   8|   0|    8|          0|
    |p_Val2_28_reg_733  |   8|   0|    8|          0|
    |p_Val2_31_reg_738  |   8|   0|    8|          0|
    |p_Val2_34_reg_743  |   8|   0|    8|          0|
    |p_Val2_36_reg_768  |   8|   0|    8|          0|
    |p_Val2_40_reg_773  |   8|   0|    8|          0|
    |p_Val2_42_reg_778  |   8|   0|    8|          0|
    |p_Val2_45_reg_638  |   8|   0|    8|          0|
    |p_Val2_47_reg_660  |   8|   0|    8|          0|
    |p_Val2_51_reg_693  |   8|   0|    8|          0|
    |p_Val2_9_reg_683   |   8|   0|    8|          0|
    |reg_344            |   8|   0|    8|          0|
    |reg_349            |   8|   0|    8|          0|
    |reg_353            |   8|   0|    8|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 156|   0|  156|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | TransformInput | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | TransformInput | return value |
|ap_start        |  in |    1| ap_ctrl_hs | TransformInput | return value |
|ap_done         | out |    1| ap_ctrl_hs | TransformInput | return value |
|ap_idle         | out |    1| ap_ctrl_hs | TransformInput | return value |
|ap_ready        | out |    1| ap_ctrl_hs | TransformInput | return value |
|w_V_address0    | out |    4|  ap_memory |       w_V      |     array    |
|w_V_ce0         | out |    1|  ap_memory |       w_V      |     array    |
|w_V_q0          |  in |    8|  ap_memory |       w_V      |     array    |
|w_V_address1    | out |    4|  ap_memory |       w_V      |     array    |
|w_V_ce1         | out |    1|  ap_memory |       w_V      |     array    |
|w_V_q1          |  in |    8|  ap_memory |       w_V      |     array    |
|w_w_V_address0  | out |    4|  ap_memory |      w_w_V     |     array    |
|w_w_V_ce0       | out |    1|  ap_memory |      w_w_V     |     array    |
|w_w_V_we0       | out |    1|  ap_memory |      w_w_V     |     array    |
|w_w_V_d0        | out |    8|  ap_memory |      w_w_V     |     array    |
|w_w_V_address1  | out |    4|  ap_memory |      w_w_V     |     array    |
|w_w_V_ce1       | out |    1|  ap_memory |      w_w_V     |     array    |
|w_w_V_we1       | out |    1|  ap_memory |      w_w_V     |     array    |
|w_w_V_d1        | out |    8|  ap_memory |      w_w_V     |     array    |
+----------------+-----+-----+------------+----------------+--------------+

