/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */
/*
 * Synaptics VS680 clock tree IDs
 *
 * Copyright (C) 2019 Synaptics Incorporated
 *
 * Author: Benson Gui <begu@synaptics.com>
 */

/* common clks */
#define CLK_CPUFASTREF		0
#define CLK_MEMFASTREF		1
#define CLK_CFG			2
#define CLK_PERIFSYS		3
#define CLK_ATB			4
#define CLK_DECODER		5
#define CLK_ENCODER		6
#define CLK_OVPCORE		7
#define CLK_GFX3DCORE		8
#define CLK_GFX3DSYS		9
#define CLK_TSP			10
#define CLK_TSPREF		11
#define CLK_APBCORE		12
#define CLK_EMMC		13
#define CLK_SD0			14
#define CLK_GETHRGMII		15
#define CLK_PERIFTEST125M	16
#define CLK_USB2TEST		17
#define CLK_PERIFTEST250M	18
#define CLK_USB3CORE		19
#define CLK_VXSYS		20
#define CLK_NPU			21
#define CLK_SISSSYS		22
#define CLK_IFCP		23
#define CLK_ISSSYS		24
#define CLK_ISP			25
#define CLK_ISPBE		26
#define CLK_ISPDSC		27
#define CLK_ISPCSI0		28
#define CLK_ISPCSI1		29
#define CLK_MIPIRXSCAN		30
#define CLK_USB2TEST480MG0	31
#define CLK_USB2TEST480MG1	32
#define CLK_USB2TEST480MG2	33
#define CLK_USB2TEST100MG0	34
#define CLK_USB2TEST100MG1	35
#define CLK_USB2TEST100MG2	36
#define CLK_USB2TEST100MG3	37
#define CLK_USB2TEST100MG4	38
#define CLK_PERIFTEST200MG0	39
#define CLK_PERIFTEST200MG1	40
#define CLK_PERIFTEST500MG0	41
#define CLK_TXESC		42
#define CLK_AIOSYS		43

/* gate clks */
#define CLK_USB0CORE		0
#define CLK_SDIOSYS		1
#define CLK_PCIE0SYS		2
#define CLK_EMMCSYS		3
#define CLK_PBRIDGECORE		4
#define CLK_NPUAXI		5
#define CLK_GETHRGMIISYS	6
