0.6
2019.2
Nov  6 2019
21:57:16
C:/git_repos/mnist_neuralnet/fpga/projects/axi4_lite_layer_connector/axi4_lite_layer_connector.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/rtl/axi4_lite_layer_connector.v,1729015058,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v,,axi4_lite_layer_connector,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v,1729014208,verilog,,,,axi4_lite_layer_connector_tb,,,,,,,,
