

================================================================
== Vitis HLS Report for 'scale'
================================================================
* Date:           Wed Jul 23 15:31:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        scale
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                          |                                |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                 Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_scale_Pipeline_VITIS_LOOP_23_1_fu_96  |scale_Pipeline_VITIS_LOOP_23_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|     850|    673|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    146|    -|
|Register         |        -|    -|     189|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    1039|    821|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U                              |CTRL_s_axi                      |        0|   0|  182|  296|    0|
    |mul_32s_32s_32_2_1_U18                    |mul_32s_32s_32_2_1              |        0|   3|  165|   50|    0|
    |grp_scale_Pipeline_VITIS_LOOP_23_1_fu_96  |scale_Pipeline_VITIS_LOOP_23_1  |        0|   0|  503|  327|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                                |        0|   3|  850|  673|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_scale_Pipeline_VITIS_LOOP_23_1_fu_96_ch_out_TREADY  |       and|   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                   |          |   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  37|          7|    1|          7|
    |ch_in_TREADY_int_regslice  |   9|          2|    1|          2|
    |ch_out_TDATA_int_regslice  |   9|          2|   32|         64|
    |ch_out_TDEST_int_regslice  |   9|          2|    6|         12|
    |ch_out_TID_int_regslice    |   9|          2|    5|         10|
    |ch_out_TKEEP_int_regslice  |   9|          2|    4|          8|
    |ch_out_TLAST_int_regslice  |   9|          2|    1|          2|
    |ch_out_TSTRB_int_regslice  |   9|          2|    4|          8|
    |ch_out_TUSER_int_regslice  |   9|          2|    2|          4|
    |grp_fu_130_ce              |   9|          2|    1|          2|
    |grp_fu_130_p0              |  14|          3|   32|         96|
    |grp_fu_130_p1              |  14|          3|   32|         96|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 146|         31|  121|        311|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   6|   0|    6|          0|
    |ch_out_TDATA_reg                                       |  32|   0|   32|          0|
    |ch_out_TDEST_reg                                       |   6|   0|    6|          0|
    |ch_out_TID_reg                                         |   5|   0|    5|          0|
    |ch_out_TKEEP_reg                                       |   4|   0|    4|          0|
    |ch_out_TLAST_reg                                       |   1|   0|    1|          0|
    |ch_out_TSTRB_reg                                       |   4|   0|    4|          0|
    |ch_out_TUSER_reg                                       |   2|   0|    2|          0|
    |grp_scale_Pipeline_VITIS_LOOP_23_1_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |height_read_reg_134                                    |  32|   0|   32|          0|
    |scale_factor_read_reg_144                              |  32|   0|   32|          0|
    |total_data_reg_149                                     |  32|   0|   32|          0|
    |width_read_reg_139                                     |  32|   0|   32|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 189|   0|  189|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------+-----+-----+------------+-----------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_AWADDR   |   in|    6|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_ARADDR   |   in|    6|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|             CTRL|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|            scale|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|            scale|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|            scale|  return value|
|ch_in_TDATA         |   in|   32|        axis|   ch_in_V_data_V|       pointer|
|ch_in_TVALID        |   in|    1|        axis|   ch_in_V_dest_V|       pointer|
|ch_in_TREADY        |  out|    1|        axis|   ch_in_V_dest_V|       pointer|
|ch_in_TDEST         |   in|    6|        axis|   ch_in_V_dest_V|       pointer|
|ch_in_TKEEP         |   in|    4|        axis|   ch_in_V_keep_V|       pointer|
|ch_in_TSTRB         |   in|    4|        axis|   ch_in_V_strb_V|       pointer|
|ch_in_TUSER         |   in|    2|        axis|   ch_in_V_user_V|       pointer|
|ch_in_TLAST         |   in|    1|        axis|   ch_in_V_last_V|       pointer|
|ch_in_TID           |   in|    5|        axis|     ch_in_V_id_V|       pointer|
|ch_out_TDATA        |  out|   32|        axis|  ch_out_V_data_V|       pointer|
|ch_out_TVALID       |  out|    1|        axis|  ch_out_V_dest_V|       pointer|
|ch_out_TREADY       |   in|    1|        axis|  ch_out_V_dest_V|       pointer|
|ch_out_TDEST        |  out|    6|        axis|  ch_out_V_dest_V|       pointer|
|ch_out_TKEEP        |  out|    4|        axis|  ch_out_V_keep_V|       pointer|
|ch_out_TSTRB        |  out|    4|        axis|  ch_out_V_strb_V|       pointer|
|ch_out_TUSER        |  out|    2|        axis|  ch_out_V_user_V|       pointer|
|ch_out_TLAST        |  out|    1|        axis|  ch_out_V_last_V|       pointer|
|ch_out_TID          |  out|    5|        axis|    ch_out_V_id_V|       pointer|
+--------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %height" [/home/jeanleo2/yuv_tp/scale.cpp:10]   --->   Operation 7 'read' 'height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %width" [/home/jeanleo2/yuv_tp/scale.cpp:10]   --->   Operation 8 'read' 'width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%scale_factor_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %scale_factor" [/home/jeanleo2/yuv_tp/scale.cpp:10]   --->   Operation 9 'read' 'scale_factor_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 10 [2/2] (6.91ns)   --->   "%total_data = mul i32 %height_read, i32 %width_read" [/home/jeanleo2/yuv_tp/scale.cpp:21]   --->   Operation 10 'mul' 'total_data' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 11 [1/2] (6.91ns)   --->   "%total_data = mul i32 %height_read, i32 %width_read" [/home/jeanleo2/yuv_tp/scale.cpp:21]   --->   Operation 11 'mul' 'total_data' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.14>
ST_4 : Operation 12 [2/2] (4.14ns)   --->   "%call_ln21 = call void @scale_Pipeline_VITIS_LOOP_23_1, i32 %total_data, i32 %ch_in_V_data_V, i4 %ch_in_V_keep_V, i4 %ch_in_V_strb_V, i2 %ch_in_V_user_V, i1 %ch_in_V_last_V, i5 %ch_in_V_id_V, i6 %ch_in_V_dest_V, i32 %scale_factor_read, i32 %ch_out_V_data_V, i4 %ch_out_V_keep_V, i4 %ch_out_V_strb_V, i2 %ch_out_V_user_V, i1 %ch_out_V_last_V, i5 %ch_out_V_id_V, i6 %ch_out_V_dest_V" [/home/jeanleo2/yuv_tp/scale.cpp:21]   --->   Operation 12 'call' 'call_ln21' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln21 = call void @scale_Pipeline_VITIS_LOOP_23_1, i32 %total_data, i32 %ch_in_V_data_V, i4 %ch_in_V_keep_V, i4 %ch_in_V_strb_V, i2 %ch_in_V_user_V, i1 %ch_in_V_last_V, i5 %ch_in_V_id_V, i6 %ch_in_V_dest_V, i32 %scale_factor_read, i32 %ch_out_V_data_V, i4 %ch_out_V_keep_V, i4 %ch_out_V_strb_V, i2 %ch_out_V_user_V, i1 %ch_out_V_last_V, i5 %ch_out_V_id_V, i6 %ch_out_V_dest_V" [/home/jeanleo2/yuv_tp/scale.cpp:21]   --->   Operation 13 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [/home/jeanleo2/yuv_tp/scale.cpp:9]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %scale_factor"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %scale_factor, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %scale_factor, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %height"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch_in_V_data_V, i4 %ch_in_V_keep_V, i4 %ch_in_V_strb_V, i2 %ch_in_V_user_V, i1 %ch_in_V_last_V, i5 %ch_in_V_id_V, i6 %ch_in_V_dest_V, void @empty_7, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ch_in_V_data_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ch_in_V_keep_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ch_in_V_strb_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %ch_in_V_user_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ch_in_V_last_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %ch_in_V_id_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %ch_in_V_dest_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch_out_V_data_V, i4 %ch_out_V_keep_V, i4 %ch_out_V_strb_V, i2 %ch_out_V_user_V, i1 %ch_out_V_last_V, i5 %ch_out_V_id_V, i6 %ch_out_V_dest_V, void @empty_7, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ch_out_V_data_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ch_out_V_keep_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ch_out_V_strb_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %ch_out_V_user_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ch_out_V_last_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %ch_out_V_id_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %ch_out_V_dest_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln23 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_out_V_data_V, i4 %ch_out_V_keep_V, i4 %ch_out_V_strb_V, i2 %ch_out_V_user_V, i1 %ch_out_V_last_V, i5 %ch_out_V_id_V, i6 %ch_out_V_dest_V, void @empty_9" [/home/jeanleo2/yuv_tp/scale.cpp:23]   --->   Operation 42 'specaxissidechannel' 'specaxissidechannel_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln23 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_in_V_data_V, i4 %ch_in_V_keep_V, i4 %ch_in_V_strb_V, i2 %ch_in_V_user_V, i1 %ch_in_V_last_V, i5 %ch_in_V_id_V, i6 %ch_in_V_dest_V, void @empty_10" [/home/jeanleo2/yuv_tp/scale.cpp:23]   --->   Operation 43 'specaxissidechannel' 'specaxissidechannel_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln35 = ret i32 0" [/home/jeanleo2/yuv_tp/scale.cpp:35]   --->   Operation 44 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ scale_factor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ch_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
height_read              (read               ) [ 0011000]
width_read               (read               ) [ 0011000]
scale_factor_read        (read               ) [ 0011110]
total_data               (mul                ) [ 0000110]
call_ln21                (call               ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
spectopmodule_ln9        (spectopmodule      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specaxissidechannel_ln23 (specaxissidechannel) [ 0000000]
specaxissidechannel_ln23 (specaxissidechannel) [ 0000000]
ret_ln35                 (ret                ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="scale_factor">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_factor"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="height">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ch_in_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ch_in_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ch_in_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ch_in_V_user_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ch_in_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ch_in_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ch_in_V_dest_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ch_out_V_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ch_out_V_keep_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ch_out_V_strb_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ch_out_V_user_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ch_out_V_last_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ch_out_V_id_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ch_out_V_dest_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_Pipeline_VITIS_LOOP_23_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="height_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="width_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="scale_factor_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_factor_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_scale_Pipeline_VITIS_LOOP_23_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="1"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="0" index="3" bw="4" slack="0"/>
<pin id="101" dir="0" index="4" bw="4" slack="0"/>
<pin id="102" dir="0" index="5" bw="2" slack="0"/>
<pin id="103" dir="0" index="6" bw="1" slack="0"/>
<pin id="104" dir="0" index="7" bw="5" slack="0"/>
<pin id="105" dir="0" index="8" bw="6" slack="0"/>
<pin id="106" dir="0" index="9" bw="32" slack="3"/>
<pin id="107" dir="0" index="10" bw="32" slack="0"/>
<pin id="108" dir="0" index="11" bw="4" slack="0"/>
<pin id="109" dir="0" index="12" bw="4" slack="0"/>
<pin id="110" dir="0" index="13" bw="2" slack="0"/>
<pin id="111" dir="0" index="14" bw="1" slack="0"/>
<pin id="112" dir="0" index="15" bw="5" slack="0"/>
<pin id="113" dir="0" index="16" bw="6" slack="0"/>
<pin id="114" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="total_data/2 mul_ln29/3 "/>
</bind>
</comp>

<comp id="134" class="1005" name="height_read_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="139" class="1005" name="width_read_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="144" class="1005" name="scale_factor_read_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="3"/>
<pin id="146" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="scale_factor_read "/>
</bind>
</comp>

<comp id="149" class="1005" name="total_data_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="total_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="96" pin=7"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="96" pin=8"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="96" pin=10"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="96" pin=11"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="96" pin=12"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="96" pin=13"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="96" pin=14"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="96" pin=15"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="96" pin=16"/></net>

<net id="137"><net_src comp="78" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="84" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="147"><net_src comp="90" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="96" pin=9"/></net>

<net id="152"><net_src comp="130" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="96" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ch_out_V_data_V | {4 5 }
	Port: ch_out_V_keep_V | {4 5 }
	Port: ch_out_V_strb_V | {4 5 }
	Port: ch_out_V_user_V | {4 5 }
	Port: ch_out_V_last_V | {4 5 }
	Port: ch_out_V_id_V | {4 5 }
	Port: ch_out_V_dest_V | {4 5 }
 - Input state : 
	Port: scale : scale_factor | {1 }
	Port: scale : width | {1 }
	Port: scale : height | {1 }
	Port: scale : ch_in_V_data_V | {4 5 }
	Port: scale : ch_in_V_keep_V | {4 5 }
	Port: scale : ch_in_V_strb_V | {4 5 }
	Port: scale : ch_in_V_user_V | {4 5 }
	Port: scale : ch_in_V_last_V | {4 5 }
	Port: scale : ch_in_V_id_V | {4 5 }
	Port: scale : ch_in_V_dest_V | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|   call   | grp_scale_Pipeline_VITIS_LOOP_23_1_fu_96 |    3    |   308   |   127   |
|----------|------------------------------------------|---------|---------|---------|
|    mul   |                grp_fu_130                |    3    |   165   |    50   |
|----------|------------------------------------------|---------|---------|---------|
|          |          height_read_read_fu_78          |    0    |    0    |    0    |
|   read   |           width_read_read_fu_84          |    0    |    0    |    0    |
|          |       scale_factor_read_read_fu_90       |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |    6    |   473   |   177   |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   height_read_reg_134   |   32   |
|scale_factor_read_reg_144|   32   |
|    total_data_reg_149   |   32   |
|    width_read_reg_139   |   32   |
+-------------------------+--------+
|          Total          |   128  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |   473  |   177  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   128  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   601  |   177  |
+-----------+--------+--------+--------+
