/*
 * retryix_gpu_hw_windows.c
 * Windows å¹³å° GPU ç¡¬é«”å¯„å­˜å™¨ç›´æ¥æ§åˆ¶å¯¦ç¾
 * 
 * é€é WinIO/DirectIO æˆ–è‡ªå®šç¾©é©…å‹•æ˜ å°„ PCIe BAR
 * å¯¦ç¾çœŸæ­£çš„å¯„å­˜å™¨ç´šåˆ¥ GPU æ§åˆ¶
 */

#include "retryix_gpu_register_control.h"
#include <windows.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>

// PCI Configuration Space è¨ªå•
#define PCI_CONFIG_ADDRESS  0xCF8
#define PCI_CONFIG_DATA     0xCFC

// PCI é…ç½®å¯„å­˜å™¨åç§»
#define PCI_VENDOR_ID       0x00
#define PCI_DEVICE_ID       0x02
#define PCI_COMMAND         0x04
#define PCI_STATUS          0x06
#define PCI_BAR0            0x10
#define PCI_BAR1            0x14
#define PCI_BAR2            0x18
#define PCI_BAR3            0x1C
#define PCI_BAR4            0x20
#define PCI_BAR5            0x24

// AMD å» å•† ID
#define AMD_VENDOR_ID       0x1002

// Windows ç‰©ç†è¨˜æ†¶é«”è¨ªå•çµæ§‹
typedef struct {
    HANDLE device_handle;           // \\.\PhysicalMemory æˆ–è‡ªå®šç¾©é©…å‹•å¥æŸ„
    HANDLE section_handle;          // Memory section handle
    void* mapped_address;           // æ˜ å°„åˆ°ç”¨æˆ¶ç©ºé–“çš„åœ°å€
    uint64_t physical_addr;         // ç‰©ç†åœ°å€ (æ”¹ç”¨ uint64_t é¿å… DDK ä¾è³´)
    SIZE_T mapped_size;             // æ˜ å°„å¤§å°
} win_memory_mapping_t;

// å…¨å±€æ˜ å°„è¨˜éŒ„
static win_memory_mapping_t g_bar0_mapping = {0};
static win_memory_mapping_t g_bar2_mapping = {0};
static win_memory_mapping_t g_bar5_mapping = {0};

// ===================== å…§éƒ¨è¼”åŠ©å‡½æ•¸ =====================

// WinRing0 IOCTL å®šç¾©
#define OLS_TYPE 40000
#define IOCTL_OLS_READ_PCI_CONFIG \
    CTL_CODE(OLS_TYPE, 0x851, METHOD_BUFFERED, FILE_ANY_ACCESS)

typedef struct {
    DWORD bus;
    DWORD device;
    DWORD function;
    DWORD reg;
} OLS_READ_PCI_CONFIG_INPUT;

// å…¨å±€ WinRing0 é©…å‹•å¥æŸ„
static HANDLE g_winring0_handle = INVALID_HANDLE_VALUE;

/**
 * @brief åˆå§‹åŒ– WinRing0 é©…å‹•
 */
static int init_winring0(void) {
    if (g_winring0_handle != INVALID_HANDLE_VALUE) {
        return 0;  // å·²åˆå§‹åŒ–
    }
    
    // å˜—è©¦é–‹å•Ÿ WinRing0 é©…å‹•
    g_winring0_handle = CreateFile(
        "\\\\.\\WinRing0_1_2_0",
        GENERIC_READ | GENERIC_WRITE,
        0,
        NULL,
        OPEN_EXISTING,
        FILE_ATTRIBUTE_NORMAL,
        NULL
    );
    
    if (g_winring0_handle == INVALID_HANDLE_VALUE) {
        printf("[PCI Config] ç„¡æ³•é–‹å•Ÿ WinRing0 é©…å‹•\n");
        printf("[PCI Config] è«‹å®‰è£ WinRing0: https://github.com/GermanAizek/WinRing0\n");
        return -1;
    }
    
    printf("[PCI Config] âœ“ WinRing0 é©…å‹•å·²å°±ç·’\n");
    return 0;
}

/**
 * @brief è®€å– PCI é…ç½®ç©ºé–“ (é€é WinRing0)
 */
static uint32_t pci_config_read(uint8_t bus, uint8_t device, uint8_t function, uint8_t offset) {
    if (g_winring0_handle == INVALID_HANDLE_VALUE) {
        if (init_winring0() != 0) {
            return 0xFFFFFFFF;
        }
    }
    
    OLS_READ_PCI_CONFIG_INPUT input;
    input.bus = bus;
    input.device = device;
    input.function = function;
    input.reg = offset;
    
    DWORD output = 0;
    DWORD bytes_returned = 0;
    
    BOOL result = DeviceIoControl(
        g_winring0_handle,
        IOCTL_OLS_READ_PCI_CONFIG,
        &input,
        sizeof(input),
        &output,
        sizeof(output),
        &bytes_returned,
        NULL
    );
    
    if (!result) {
        printf("[PCI Config] è®€å–å¤±æ•—: Bus %u Device %u Function %u Offset 0x%02X\n",
               bus, device, function, offset);
        return 0xFFFFFFFF;
    }
    
    return output;
}

/**
 * @brief æ˜ å°„ç‰©ç†è¨˜æ†¶é«”åˆ°ç”¨æˆ¶ç©ºé–“
 */
static int map_physical_memory(uint64_t phys_addr, SIZE_T size, win_memory_mapping_t* mapping) {
    // Windows 10/11 ä¸å…è¨± \\.\PhysicalMemoryï¼Œéœ€è¦è‡ªå®šç¾©é©…å‹•
    // é€™è£¡æä¾›å®Œæ•´æ¡†æ¶
    
    // æ–¹æ³• 1: é€éè‡ªå®šç¾©é©…å‹• (æ¨è–¦)
    mapping->device_handle = CreateFile(
        "\\\\.\\RetryixGpuDriver",  // è‡ªå®šç¾©é©…å‹•è¨­å‚™å
        GENERIC_READ | GENERIC_WRITE,
        0,
        NULL,
        OPEN_EXISTING,
        FILE_ATTRIBUTE_NORMAL,
        NULL
    );
    
    if (mapping->device_handle == INVALID_HANDLE_VALUE) {
        printf("[GPU HW] ç„¡æ³•é–‹å•Ÿ GPU é©…å‹•ï¼Œå˜—è©¦å‚™ç”¨æ–¹æ³•...\n");
        
        // æ–¹æ³• 2: é€é WinRing0/WinIO
        mapping->device_handle = CreateFile(
            "\\\\.\\WinRing0_1_2_0",
            GENERIC_READ | GENERIC_WRITE,
            0,
            NULL,
            OPEN_EXISTING,
            FILE_ATTRIBUTE_NORMAL,
            NULL
        );
        
        if (mapping->device_handle == INVALID_HANDLE_VALUE) {
            printf("[GPU HW] éŒ¯èª¤ï¼šéœ€è¦å®‰è£ GPU è¨ªå•é©…å‹•\n");
            printf("[GPU HW] æç¤ºï¼šå¯ä½¿ç”¨ WinRing0 æˆ–ç·¨å¯«è‡ªå®šç¾©é©…å‹•\n");
            return -1;
        }
    }
    
    // é€éé©…å‹• IOCTL æ˜ å°„ç‰©ç†è¨˜æ†¶é«”
    // è‡ªå®šç¾©é©…å‹•éœ€è¦å¯¦ç¾ IOCTL_MAP_PHYSICAL_MEMORY
    #define IOCTL_MAP_PHYSICAL_MEMORY CTL_CODE(FILE_DEVICE_UNKNOWN, 0x800, METHOD_BUFFERED, FILE_ANY_ACCESS)
    
    struct {
        uint64_t PhysicalAddress;
        SIZE_T Size;
    } input_buffer;
    
    input_buffer.PhysicalAddress = phys_addr;
    input_buffer.Size = size;
    
    DWORD bytes_returned;
    void* mapped_addr = NULL;
    
    BOOL result = DeviceIoControl(
        mapping->device_handle,
        IOCTL_MAP_PHYSICAL_MEMORY,
        &input_buffer,
        sizeof(input_buffer),
        &mapped_addr,
        sizeof(mapped_addr),
        &bytes_returned,
        NULL
    );
    
    if (!result || mapped_addr == NULL) {
        printf("[GPU HW] ç‰©ç†è¨˜æ†¶é«”æ˜ å°„å¤±æ•— (åœ°å€ 0x%llx, å¤§å° %zu)\n", 
               phys_addr, size);
        CloseHandle(mapping->device_handle);
        return -1;
    }
    
    mapping->mapped_address = mapped_addr;
    mapping->physical_addr = phys_addr;
    mapping->mapped_size = size;
    
    printf("[GPU HW] âœ“ ç‰©ç†è¨˜æ†¶é«”æ˜ å°„æˆåŠŸ: 0x%llx â†’ %p (å¤§å° %zu)\n",
           phys_addr, mapped_addr, size);
    
    return 0;
}

/**
 * @brief è§£é™¤ç‰©ç†è¨˜æ†¶é«”æ˜ å°„
 */
static void unmap_physical_memory(win_memory_mapping_t* mapping) {
    if (mapping->mapped_address && mapping->device_handle != INVALID_HANDLE_VALUE) {
        // é€éé©…å‹• IOCTL è§£é™¤æ˜ å°„
        #define IOCTL_UNMAP_PHYSICAL_MEMORY CTL_CODE(FILE_DEVICE_UNKNOWN, 0x801, METHOD_BUFFERED, FILE_ANY_ACCESS)
        
        DWORD bytes_returned;
        DeviceIoControl(
            mapping->device_handle,
            IOCTL_UNMAP_PHYSICAL_MEMORY,
            &mapping->mapped_address,
            sizeof(mapping->mapped_address),
            NULL,
            0,
            &bytes_returned,
            NULL
        );
        
        mapping->mapped_address = NULL;
    }
    
    if (mapping->device_handle != INVALID_HANDLE_VALUE) {
        CloseHandle(mapping->device_handle);
        mapping->device_handle = INVALID_HANDLE_VALUE;
    }
}

/**
 * @brief æƒæ PCI ç¸½ç·šå°‹æ‰¾ AMD GPU
 */
static int find_amd_gpu_pci_address(uint8_t* out_bus, uint8_t* out_device) {
    printf("[GPU HW] æƒæ PCI ç¸½ç·šå°‹æ‰¾ AMD GPU...\n");
    
    // æƒæ PCI ç¸½ç·š 0-255, è¨­å‚™ 0-31
    for (uint32_t bus = 0; bus < 256; bus++) {
        for (uint32_t device = 0; device < 32; device++) {
            uint32_t vendor_device = pci_config_read(bus, device, 0, PCI_VENDOR_ID);
            
            if (vendor_device == 0xFFFFFFFF || vendor_device == 0) {
                continue;  // ç„¡è¨­å‚™
            }
            
            uint16_t vendor_id = vendor_device & 0xFFFF;
            uint16_t device_id = (vendor_device >> 16) & 0xFFFF;
            
            // æª¢æŸ¥æ˜¯å¦ç‚º AMD GPU
            if (vendor_id == AMD_VENDOR_ID) {
                // æª¢æŸ¥ Class Code (VGA = 0x0300, Display = 0x0380)
                uint32_t class_code = pci_config_read(bus, device, 0, 0x08);
                uint32_t base_class = (class_code >> 24) & 0xFF;
                uint32_t sub_class = (class_code >> 16) & 0xFF;
                
                if (base_class == 0x03) {  // Display controller
                    printf("[GPU HW] âœ“ æ‰¾åˆ° AMD GPU: Bus %u Device %u\n", bus, device);
                    printf("[GPU HW]   Vendor: 0x%04X, Device: 0x%04X\n", vendor_id, device_id);
                    *out_bus = (uint8_t)bus;
                    *out_device = (uint8_t)device;
                    return 0;
                }
            }
        }
    }
    
    printf("[GPU HW] âŒ æœªæ‰¾åˆ° AMD GPU\n");
    return -1;
}

/**
 * @brief å¾ PCI Config Space è®€å– AMD GPU çš„ BAR åœ°å€
 */
static int enumerate_amd_gpu_bars(retryix_gpu_hw_handle_t* handle) {
    printf("[GPU HW] æšèˆ‰ç³»çµ±ä¸­çš„ AMD GPU...\n");
    
    // 1. æƒæ PCI ç¸½ç·šæ‰¾åˆ° AMD GPU
    uint8_t pci_bus = 0;
    uint8_t pci_device = 0;
    
    if (find_amd_gpu_pci_address(&pci_bus, &pci_device) != 0) {
        return -1;
    }
    
    handle->pci_bus = pci_bus;
    handle->pci_device = pci_device;
    handle->pci_function = 0;
    
    // 2. è®€å– Vendor/Device ID
    uint32_t vendor_device = pci_config_read(pci_bus, pci_device, 0, PCI_VENDOR_ID);
    handle->vendor_id = vendor_device & 0xFFFF;
    handle->device_id = (vendor_device >> 16) & 0xFFFF;
    
    // 3. è®€å– BAR0 (MMIO å¯„å­˜å™¨)
    uint32_t bar0_low = pci_config_read(pci_bus, pci_device, 0, PCI_BAR0);
    uint32_t bar0_high = pci_config_read(pci_bus, pci_device, 0, PCI_BAR0 + 4);
    
    uint64_t bar0_phys;
    // BAR0 å¿…é ˆ 4KB alignedï¼Œæ¸…é™¤ä½ 12 bits
    bar0_phys = ((uint64_t)bar0_high << 32) | (bar0_low & ~0xFFFULL);
    
    // è®€å– BAR0 å¤§å°ï¼ˆNavi10 é€šå¸¸ 16MB æˆ– 32MBï¼‰
    handle->bar0_size = 16 * 1024 * 1024;  // 16MB for Navi10
    
    printf("[GPU HW] BAR0 (MMIO): 0x%016llX (å¤§å° %zu MB)\n",
           bar0_phys, handle->bar0_size / (1024*1024));
    
    // é©—è­‰ BAR0 alignment
    if (bar0_phys & 0xFFF) {
        printf("[GPU HW] âš ï¸  BAR0 æœªå°é½Šï¼é€™æœƒå°è‡´å¯„å­˜å™¨è®€å–å¤±æ•—\n");
    }
    
    // 4. è®€å– BAR2 (VRAM Aperture)
    uint32_t bar2_low = pci_config_read(pci_bus, pci_device, 0, PCI_BAR2);
    uint32_t bar2_high = pci_config_read(pci_bus, pci_device, 0, PCI_BAR2 + 4);
    
    uint64_t bar2_phys;
    // âš ï¸ é—œéµï¼šBAR2 å¿…é ˆ 256MB alignedï¼Œæ¸…é™¤ä½ 28 bits
    bar2_phys = ((uint64_t)bar2_high << 32) | (bar2_low & ~0xFFFFFFFULL);
    handle->bar2_size = 256 * 1024 * 1024;  // 256MB (Navi10 VRAM aperture)
    
    printf("[GPU HW] BAR2 (VRAM): 0x%016llX (å¤§å° %zu MB)\n",
           bar2_phys, handle->bar2_size / (1024*1024));
    
    // é©—è­‰ BAR2 alignment (å¿…é ˆ 256MB aligned)
    if (bar2_phys & 0xFFFFFFF) {
        printf("[GPU HW] âš ï¸  BAR2 æœª 256MB å°é½Šï¼VRAM è¨ªå•æœƒå¤±æ•—\n");
    }
    
    // 5. è®€å– BAR5 (Doorbell)
    uint32_t bar5_low = pci_config_read(pci_bus, pci_device, 0, PCI_BAR5);
    
    uint64_t bar5_phys;
    // BAR5 é€šå¸¸æ˜¯ 32-bitï¼Œ4KB æˆ– 8KBï¼Œä½† Windows éœ€è¦ 64KB å°é½Šæ˜ å°„
    bar5_phys = bar5_low & ~0xFFFULL;  // æ¸…é™¤ä½ 12 bits
    
    // âš ï¸ é—œéµï¼šå¯¦éš›å¤§å° 4-8KBï¼Œä½†æ˜ å°„éœ€è¦ 64KB aligned
    handle->bar5_size = 64 * 1024;  // 64KB (Windows section mapping è¦æ±‚)
    
    printf("[GPU HW] BAR5 (Doorbell): 0x%016llX (æ˜ å°„å¤§å° %zu KB)\n",
           bar5_phys, handle->bar5_size / 1024);
    printf("[GPU HW] âš ï¸  æ³¨æ„ï¼šå¯¦éš› doorbell å€åŸŸ 4-8KBï¼Œä½†æ˜ å°„ 64KB ä»¥ç¬¦åˆ Windows å°é½Šè¦æ±‚\n");
    
    // æ˜ å°„ BAR0
    if (map_physical_memory(bar0_phys, handle->bar0_size, &g_bar0_mapping) != 0) {
        return -1;
    }
    handle->bar0_mmio = g_bar0_mapping.mapped_address;
    
    // æ˜ å°„ BAR2
    if (map_physical_memory(bar2_phys, handle->bar2_size, &g_bar2_mapping) != 0) {
        unmap_physical_memory(&g_bar0_mapping);
        return -1;
    }
    handle->bar2_vram = g_bar2_mapping.mapped_address;
    
    // æ˜ å°„ BAR5 (å¯é¸)
    if (map_physical_memory(bar5_phys, handle->bar5_size, &g_bar5_mapping) == 0) {
        handle->bar5_doorbell = g_bar5_mapping.mapped_address;
    }
    
    // 6. è¨­ç½® GPU åç¨±ï¼ˆæ ¹æ“š Device IDï¼‰
    const char* gpu_name = "AMD GPU";
    switch (handle->device_id) {
        case 0x731F: gpu_name = "AMD Radeon RX 5700 XT (Navi10)"; break;
        case 0x7310: gpu_name = "AMD Radeon RX 5700 (Navi10)"; break;
        case 0x7340: gpu_name = "AMD Radeon RX 5500 XT (Navi14)"; break;
        case 0x73BF: gpu_name = "AMD Radeon RX 6900 XT (Navi21)"; break;
        case 0x73DF: gpu_name = "AMD Radeon RX 6700 XT (Navi22)"; break;
        default: 
            snprintf(handle->device_name, sizeof(handle->device_name),
                    "AMD GPU (Device 0x%04X)", handle->device_id);
            gpu_name = NULL;
            break;
    }
    
    if (gpu_name) {
        strcpy_s(handle->device_name, sizeof(handle->device_name), gpu_name);
    }
    
    printf("[GPU HW] âœ“ GPU æšèˆ‰å®Œæˆ: %s\n", handle->device_name);
    printf("[GPU HW]   BAR0 (MMIO):  %p (å¤§å° %zu MB)\n", 
           handle->bar0_mmio, handle->bar0_size / (1024*1024));
    printf("[GPU HW]   BAR2 (VRAM):  %p (å¤§å° %zu MB)\n", 
           handle->bar2_vram, handle->bar2_size / (1024*1024));
    
    return 0;
}

// ===================== å…¬å…± API å¯¦ç¾ =====================

RETRYIX_API int RETRYIX_CALL
retryix_gpu_hw_init(retryix_gpu_hw_handle_t* handle, int pci_bus, int pci_device) {
    if (!handle) {
        return -1;
    }
    
    memset(handle, 0, sizeof(retryix_gpu_hw_handle_t));
    
    printf("\n");
    printf("â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—\n");
    printf("â•‘  RetryIX GPU Hardware Control - Layer 0 Register Access     â•‘\n");
    printf("â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•\n");
    printf("\n");
    
    // 1. æ•´åˆåŒ¯æµæ’èª¿åº¦å™¨ç²å–æœ€ä½³ PCIe é…ç½®
    printf("[GPU HW] åˆå§‹åŒ– PCIe åŒ¯æµæ’èª¿åº¦å™¨...\n");
    retryix_bus_result_t bus_result = retryix_bus_scheduler_init();
    if (bus_result == RETRYIX_BUS_SUCCESS) {
        retryix_bus_get_optimal_config(&handle->bus_info);
        printf("[GPU HW] âœ“ PCIe é…ç½®: %dx Gen%d (å¸¶å¯¬ %.2f GB/s)\n",
               handle->bus_info.configured_lanes,
               handle->bus_info.generation,
               handle->bus_info.theoretical_bandwidth_gbps);
    }
    
    // 2. æšèˆ‰ AMD GPU ä¸¦æ˜ å°„ BAR
    printf("[GPU HW] æ˜ å°„ GPU PCIe BAR åˆ°ç”¨æˆ¶ç©ºé–“...\n");
    if (enumerate_amd_gpu_bars(handle) != 0) {
        printf("[GPU HW] âŒ GPU åˆå§‹åŒ–å¤±æ•—\n");
        printf("\n");
        printf("âš ï¸  éœ€è¦ä»¥ä¸‹æ¢ä»¶ä¹‹ä¸€:\n");
        printf("   1. å®‰è£ WinRing0 é©…å‹• (https://github.com/GermanAizek/WinRing0)\n");
        printf("   2. ç·¨å¯«ä¸¦å®‰è£è‡ªå®šç¾© GPU è¨ªå•é©…å‹•\n");
        printf("   3. ä½¿ç”¨ Windows Driver Kit (WDK) é–‹ç™¼é©…å‹•\n");
        printf("\n");
        return -1;
    }
    
    // 3. é©—è­‰å¯„å­˜å™¨è¨ªå•
    printf("[GPU HW] é©—è­‰å¯„å­˜å™¨è¨ªå•æ¬Šé™...\n");
    uint32_t grbm_status = retryix_gpu_read_reg32(handle, AMD_GRBM_STATUS);
    printf("[GPU HW] GRBM_STATUS = 0x%08X\n", grbm_status);
    
    // âš ï¸ é é˜²æ€§æª¢æŸ¥ 1ï¼šBAR0 mapping error
    if (grbm_status == 0xFFFFFFFF) {
        printf("[GPU HW] âŒ è®€åˆ° 0xFFFFFFFF - BAR0 æ˜ å°„å¤±æ•—ï¼\n");
        printf("[GPU HW]    å¯èƒ½åŸå› ï¼š\n");
        printf("[GPU HW]    1. BAR0 ç‰©ç†åœ°å€éŒ¯èª¤\n");
        printf("[GPU HW]    2. BAR0 æœªæ­£ç¢º 4KB å°é½Š\n");
        printf("[GPU HW]    3. ç‰©ç†è¨˜æ†¶é«”æ˜ å°„å¤±æ•—\n");
        return -1;
    }
    
    if (grbm_status == 0x00000000) {
        printf("[GPU HW] âš ï¸  è®€åˆ° 0x00000000 - GPU å¯èƒ½æœªåˆå§‹åŒ–æˆ–æ›èµ·\n");
    } else {
        printf("[GPU HW] âœ“ å¯„å­˜å™¨è¨ªå•æ­£å¸¸\n");
        
        // è§£æç‹€æ…‹ä½
        bool gui_active = (grbm_status & 0x80000000) != 0;
        bool cp_busy = (grbm_status & 0x20000000) != 0;
        bool cb_busy = (grbm_status & 0x40000000) != 0;
        
        printf("[GPU HW]   GUI_ACTIVE: %s\n", gui_active ? "æ˜¯" : "å¦");
        printf("[GPU HW]   CP_BUSY:    %s\n", cp_busy ? "æ˜¯" : "å¦");
        printf("[GPU HW]   CB_BUSY:    %s\n", cb_busy ? "æ˜¯" : "å¦");
    }
    
    handle->initialized = true;
    
    printf("\n");
    printf("â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—\n");
    printf("â•‘  âœ“ GPU Hardware Control åˆå§‹åŒ–å®Œæˆ                          â•‘\n");
    printf("â•‘  ç¾åœ¨å¯ä»¥ç›´æ¥æ§åˆ¶ GPU å¯„å­˜å™¨ã€VRAMã€å‘½ä»¤è™•ç†å™¨              â•‘\n");
    printf("â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•\n");
    printf("\n");
    
    return 0;
}

RETRYIX_API void RETRYIX_CALL
retryix_gpu_hw_cleanup(retryix_gpu_hw_handle_t* handle) {
    if (!handle || !handle->initialized) {
        return;
    }
    
    printf("[GPU HW] æ¸…ç† GPU ç¡¬é«”æ§åˆ¶...\n");
    
    // è§£é™¤æ‰€æœ‰æ˜ å°„
    unmap_physical_memory(&g_bar5_mapping);
    unmap_physical_memory(&g_bar2_mapping);
    unmap_physical_memory(&g_bar0_mapping);
    
    // é—œé–‰ WinRing0
    if (g_winring0_handle != INVALID_HANDLE_VALUE) {
        CloseHandle(g_winring0_handle);
        g_winring0_handle = INVALID_HANDLE_VALUE;
    }
    
    // æ¸…ç†åŒ¯æµæ’èª¿åº¦å™¨
    retryix_bus_scheduler_cleanup();
    
    handle->initialized = false;
    printf("[GPU HW] âœ“ æ¸…ç†å®Œæˆ\n");
}

// ===================== å¯„å­˜å™¨è¨ªå•å¯¦ç¾ =====================

RETRYIX_API uint32_t RETRYIX_CALL
retryix_gpu_read_reg32(retryix_gpu_hw_handle_t* handle, uint32_t offset) {
    if (!handle || !handle->bar0_mmio) {
        return 0xFFFFFFFF;
    }
    
    volatile uint32_t* reg = (volatile uint32_t*)((uint8_t*)handle->bar0_mmio + offset);
    return *reg;
}

RETRYIX_API void RETRYIX_CALL
retryix_gpu_write_reg32(retryix_gpu_hw_handle_t* handle, uint32_t offset, uint32_t value) {
    if (!handle || !handle->bar0_mmio) {
        return;
    }
    
    volatile uint32_t* reg = (volatile uint32_t*)((uint8_t*)handle->bar0_mmio + offset);
    *reg = value;
    
    // Memory barrier ç¢ºä¿å¯«å…¥å®Œæˆ
    MemoryBarrier();
}

RETRYIX_API uint64_t RETRYIX_CALL
retryix_gpu_read_reg64(retryix_gpu_hw_handle_t* handle, uint32_t offset) {
    if (!handle || !handle->bar0_mmio) {
        return 0xFFFFFFFFFFFFFFFFULL;
    }
    
    volatile uint64_t* reg = (volatile uint64_t*)((uint8_t*)handle->bar0_mmio + offset);
    return *reg;
}

RETRYIX_API void RETRYIX_CALL
retryix_gpu_write_reg64(retryix_gpu_hw_handle_t* handle, uint32_t offset, uint64_t value) {
    if (!handle || !handle->bar0_mmio) {
        return;
    }
    
    volatile uint64_t* reg = (volatile uint64_t*)((uint8_t*)handle->bar0_mmio + offset);
    *reg = value;
    MemoryBarrier();
}

RETRYIX_API void RETRYIX_CALL
retryix_gpu_modify_reg(retryix_gpu_hw_handle_t* handle, uint32_t offset, 
                       uint32_t mask, uint32_t value) {
    uint32_t old_val = retryix_gpu_read_reg32(handle, offset);
    uint32_t new_val = (old_val & ~mask) | (value & mask);
    retryix_gpu_write_reg32(handle, offset, new_val);
}

// ===================== VRAM è¨ªå•å¯¦ç¾ =====================

RETRYIX_API int RETRYIX_CALL
retryix_gpu_get_vram_info(retryix_gpu_hw_handle_t* handle, retryix_gpu_vram_info_t* info) {
    if (!handle || !info) {
        return -1;
    }
    
    // è®€å–è¨˜æ†¶é«”æ§åˆ¶å™¨å¯„å­˜å™¨ç²å– VRAM é…ç½®
    uint32_t fb_location = retryix_gpu_read_reg32(handle, AMD_MC_VM_FB_LOCATION);
    
    info->total_size = 8ULL * 1024 * 1024 * 1024;  // 8GB (å¾ GPU è¦æ ¼è®€å–)
    info->visible_size = handle->bar2_size;         // BAR2 çª—å£å¤§å°
    info->physical_base = 0;                        // GPU æœ¬åœ°åœ°å€
    info->aperture_base = g_bar2_mapping.physical_addr;
    info->used_size = 0;  // éœ€è¦è¿½è¹¤åˆ†é…
    
    return 0;
}

RETRYIX_API size_t RETRYIX_CALL
retryix_gpu_vram_read(retryix_gpu_hw_handle_t* handle, uint64_t vram_offset,
                      void* buffer, size_t size) {
    if (!handle || !handle->bar2_vram || !buffer) {
        return 0;
    }
    
    if (vram_offset + size > handle->bar2_size) {
        printf("[GPU HW] VRAM è®€å–è¶…å‡º BAR2 çª—å£ç¯„åœ\n");
        return 0;
    }
    
    // ç›´æ¥å¾ BAR2 æ˜ å°„è®€å–
    memcpy(buffer, (uint8_t*)handle->bar2_vram + vram_offset, size);
    return size;
}

RETRYIX_API size_t RETRYIX_CALL
retryix_gpu_vram_write(retryix_gpu_hw_handle_t* handle, uint64_t vram_offset,
                       const void* buffer, size_t size) {
    if (!handle || !handle->bar2_vram || !buffer) {
        return 0;
    }
    
    if (vram_offset + size > handle->bar2_size) {
        printf("[GPU HW] VRAM å¯«å…¥è¶…å‡º BAR2 çª—å£ç¯„åœ\n");
        return 0;
    }
    
    // ç›´æ¥å¯«å…¥ BAR2 æ˜ å°„
    memcpy((uint8_t*)handle->bar2_vram + vram_offset, buffer, size);
    MemoryBarrier();
    return size;
}

RETRYIX_API void* RETRYIX_CALL
retryix_gpu_vram_map(retryix_gpu_hw_handle_t* handle, uint64_t vram_offset, size_t size) {
    if (!handle || !handle->bar2_vram) {
        return NULL;
    }
    
    if (vram_offset + size > handle->bar2_size) {
        printf("[GPU HW] VRAM æ˜ å°„è¶…å‡º BAR2 çª—å£ç¯„åœ\n");
        return NULL;
    }
    
    // è¿”å› BAR2 ä¸­çš„åç§»æŒ‡é‡
    return (uint8_t*)handle->bar2_vram + vram_offset;
}

// ===================== GFX10 (Navi10) å¯„å­˜å™¨å®Œæ•´å®šç¾© =====================

// âš ï¸ è­¦å‘Šï¼šä»¥ä¸‹ offset åƒ…é©ç”¨æ–¼ GFX10.1 (Navi10/Navi14)
// GFX8 (Polaris) å’Œ GFX9 (Vega) ä½¿ç”¨å®Œå…¨ä¸åŒçš„ offsetï¼

// === GRBM (Graphics Register Bus Manager) - ç›¸åŒæ–¼æ‰€æœ‰ GCN/RDNA ===
#define GFX10_GRBM_STATUS           0x8010
#define GFX10_GRBM_STATUS2          0x8014
#define GFX10_GRBM_SOFT_RESET       0x8020

// === CP (Command Processor) Ring Buffer - GFX10 ç‰¹å®š ===
#define GFX10_CP_RB_BASE            0xC100  // Ring buffer base (ä½ 32 bits)
#define GFX10_CP_RB_BASE_HI         0xC101  // Ring buffer base (é«˜ 8 bits)
#define GFX10_CP_RB_RPTR            0xC108  // è®€æŒ‡é‡
#define GFX10_CP_RB_WPTR            0xC10C  // å¯«æŒ‡é‡
#define GFX10_CP_RB_WPTR_POLL_ADDR_LO 0xC10D
#define GFX10_CP_RB_WPTR_POLL_ADDR_HI 0xC10E
#define GFX10_CP_RB_CNTL            0xC104  // Ring control

// === Compute Shader Registers - GFX10 MMIO Window ===
// æ³¨æ„ï¼šé€™äº›æ˜¯ MMIO å¯„å­˜å™¨ï¼Œä¸æ˜¯ PM4 SET_SH_REG çš„ offset
#define GFX10_COMPUTE_DISPATCH_INITIATOR  0x2E00
#define GFX10_COMPUTE_DIM_X               0x2E04  // Workgroup count X
#define GFX10_COMPUTE_DIM_Y               0x2E08  // Workgroup count Y
#define GFX10_COMPUTE_DIM_Z               0x2E0C  // Workgroup count Z
#define GFX10_COMPUTE_START_X             0x2E10  // Start X
#define GFX10_COMPUTE_START_Y             0x2E14  // Start Y
#define GFX10_COMPUTE_START_Z             0x2E18  // Start Z
#define GFX10_COMPUTE_PIPELINESTAT_ENABLE 0x2E1C
#define GFX10_COMPUTE_PERFCOUNT_ENABLE    0x2E20
#define GFX10_COMPUTE_PGM_LO              0x2E24  // âš ï¸ ä¸åŒæ–¼ä½ ä¹‹å‰ç”¨çš„ 0x2E0C
#define GFX10_COMPUTE_PGM_HI              0x2E28
#define GFX10_COMPUTE_PGM_RSRC1           0x2E2C
#define GFX10_COMPUTE_PGM_RSRC2           0x2E30
#define GFX10_COMPUTE_RESOURCE_LIMITS     0x2E34
#define GFX10_COMPUTE_STATIC_THREAD_MGMT_SE0 0x2E38
#define GFX10_COMPUTE_STATIC_THREAD_MGMT_SE1 0x2E3C
#define GFX10_COMPUTE_TMPRING_SIZE        0x2E40
#define GFX10_COMPUTE_RESTART_X           0x2E48
#define GFX10_COMPUTE_RESTART_Y           0x2E4C
#define GFX10_COMPUTE_RESTART_Z           0x2E50
#define GFX10_COMPUTE_THREAD_TRACE_ENABLE 0x2E54
#define GFX10_COMPUTE_USER_DATA_0         0x2E80  // Kernel args start
#define GFX10_COMPUTE_USER_DATA_1         0x2E84
#define GFX10_COMPUTE_USER_DATA_15        0xC

// === Shader Register Space (ç”¨æ–¼ PM4 SET_SH_REG) ===
// é€™äº› offset æ˜¯ç›¸å°æ–¼ shader register base (0x2C00)
#define GFX10_SH_REG_BASE               0x2C00
#define GFX10_SH_COMPUTE_PGM_LO         0x2E0C  // (0x2E0C - 0x2C00) >> 2 = 0x383
#define GFX10_SH_COMPUTE_PGM_HI         0x2E10
#define GFX10_SH_COMPUTE_PGM_RSRC1      0x2E12
#define GFX10_SH_COMPUTE_PGM_RSRC2      0x2E13
#define GFX10_SH_COMPUTE_USER_DATA_0    0x2E40
#define GFX10_SH_COMPUTE_USER_DATA_15   0x2E4F
#define GFX10_SH_COMPUTE_NUM_THREAD_X   0x2E1C
#define GFX10_SH_COMPUTE_NUM_THREAD_Y   0x2E1D
#define GFX10_SH_COMPUTE_NUM_THREAD_Z   0x2E1E

// === Doorbell Registers (é€é BAR5 è¨ªå•) ===
#define GFX10_DOORBELL_OFFSET_PER_RING  4  // æ¯å€‹ ring 4 bytes
#define GFX10_DOORBELL_RANGE            (64 * 1024)  // 64KB

// ===================== PM4 Packet å®šç¾© (Navi10/GFX10) =====================

// PM4 Packet Type 3 Header
#define PM4_TYPE_3              0x3
#define PM4_HEADER(opcode, count) \
    ((PM4_TYPE_3 << 30) | (((count) - 1) << 16) | ((opcode) << 8))

// PM4 Opcodes for GFX10
#define PM4_NOP                     0x10  // No operation
#define PM4_SET_BASE                0x11  // Set base address
#define PM4_CLEAR_STATE             0x12  // Clear state
#define PM4_DISPATCH_DIRECT         0x15  // Direct compute dispatch
#define PM4_DISPATCH_INDIRECT       0x16  // Indirect compute dispatch
#define PM4_SET_SH_REG              0x76  // Set shader register
#define PM4_SET_CONTEXT_REG         0x69  // Set context register
#define PM4_SET_UCONFIG_REG         0x79  // Set user config register
#define PM4_ACQUIRE_MEM             0x58  // Memory synchronization
#define PM4_RELEASE_MEM             0x49  // Memory release
#define PM4_WAIT_REG_MEM            0x3C  // Wait for register/memory
#define PM4_WRITE_DATA              0x37  // Write data to memory

// GFX10 Compute Register Offsets (å¾ MMIO base çš„ç›¸å°åç§»)
#define COMPUTE_PGM_LO              0x2E0C  // Shader program low address
#define COMPUTE_PGM_HI              0x2E10  // Shader program high address
#define COMPUTE_PGM_RSRC1           0x2E12  // Resource 1 (wavefront size, etc.)
#define COMPUTE_PGM_RSRC2           0x2E13  // Resource 2 (scratch, LDS, etc.)
#define COMPUTE_USER_DATA_0         0x2E40  // User data (kernel args) start
#define COMPUTE_RESOURCE_LIMITS     0x2E15  // Resource limits
#define COMPUTE_NUM_THREAD_X        0x2E1C  // Threads per group X
#define COMPUTE_NUM_THREAD_Y        0x2E1D  // Threads per group Y
#define COMPUTE_NUM_THREAD_Z        0x2E1E  // Threads per group Z
#define COMPUTE_DISPATCH_INITIATOR  0x2E00  // Dispatch trigger

/**
 * @brief PM4 Packet Builder - NOP
 */
static uint32_t pm4_build_nop(uint32_t* packet, uint32_t count) {
    packet[0] = PM4_HEADER(PM4_NOP, count);
    for (uint32_t i = 1; i < count; i++) {
        packet[i] = 0;
    }
    return count;
}

/**
 * @brief PM4 Packet Builder - Set Shader Register
 * @param packet è¼¸å‡º PM4 packet buffer
 * @param reg_offset å¯„å­˜å™¨ MMIO offset (ä¾‹å¦‚ 0x2E0C)
 * @param data è¦å¯«å…¥çš„æ•¸æ“š
 * @param count æ•¸æ“š DWORD æ•¸é‡
 * @return PM4 packet å¤§å°ï¼ˆDWORDsï¼‰
 * 
 * âš ï¸ æ³¨æ„ï¼šreg_offset å¿…é ˆæ˜¯å¯¦éš› MMIO offsetï¼Œæœƒè‡ªå‹•è½‰æ›ç‚º shader register index
 */
static uint32_t pm4_build_set_sh_reg(uint32_t* packet, uint32_t reg_offset, 
                                     const uint32_t* data, uint32_t count) {
    // GFX10 Shader register space starts at 0x2C00
    // Register index = (MMIO_offset - 0x2C00) >> 2
    uint32_t reg_index = (reg_offset - GFX10_SH_REG_BASE) >> 2;
    
    packet[0] = PM4_HEADER(PM4_SET_SH_REG, count + 1);
    packet[1] = reg_index;
    
    for (uint32_t i = 0; i < count; i++) {
        packet[2 + i] = data[i];
    }
    
    return count + 2;
}

/**
 * @brief PM4 Packet Builder - Dispatch Direct (å•Ÿå‹• Compute Kernel)
 */
static uint32_t pm4_build_dispatch_direct(uint32_t* packet,
                                          uint32_t dim_x, uint32_t dim_y, uint32_t dim_z,
                                          uint32_t dispatch_initiator) {
    packet[0] = PM4_HEADER(PM4_DISPATCH_DIRECT, 4);
    packet[1] = dim_x;                      // Workgroups X
    packet[2] = dim_y;                      // Workgroups Y
    packet[3] = dim_z;                      // Workgroups Z
    packet[4] = dispatch_initiator | 0x1;   // COMPUTE_SHADER_EN | FORCE_START_AT_000
    return 5;
}

/**
 * @brief PM4 Packet Builder - Acquire Memory (åŒæ­¥)
 */
static uint32_t pm4_build_acquire_mem(uint32_t* packet, uint32_t flags) {
    packet[0] = PM4_HEADER(PM4_ACQUIRE_MEM, 6);
    packet[1] = flags;                      // CP_COHER_CNTL
    packet[2] = 0xFFFFFFFF;                 // CP_COHER_SIZE (all)
    packet[3] = 0;                          // CP_COHER_SIZE_HI
    packet[4] = 0;                          // CP_COHER_BASE_LO
    packet[5] = 0;                          // CP_COHER_BASE_HI
    packet[6] = 0x0000000A;                 // POLL_INTERVAL
    return 7;
}

/**
 * @brief æäº¤ PM4 Packet åˆ° Ring Buffer
 */
static int submit_pm4_to_ring(retryix_gpu_hw_handle_t* handle, int ring_id,
                              const uint32_t* packet, uint32_t dwords) {
    if (!handle || !packet) {
        return -1;
    }
    
    // è®€å–ç•¶å‰ Ring Buffer ç‹€æ…‹
    retryix_gpu_ring_status_t ring;
    retryix_gpu_get_ring_status(handle, ring_id, &ring);
    
    if (!ring.enabled) {
        printf("[PM4] Ring %d æœªå•Ÿç”¨\n", ring_id);
        return -1;
    }
    
    // è¨ˆç®— Ring Buffer å‰©é¤˜ç©ºé–“
    uint32_t space_used = (ring.write_ptr >= ring.read_ptr) ?
                         (ring.write_ptr - ring.read_ptr) :
                         (ring.size - ring.read_ptr + ring.write_ptr);
    uint32_t space_free = ring.size - space_used - 8;  // ä¿ç•™ 8 DWORD ç·©è¡
    
    if (dwords * 4 > space_free) {
        printf("[PM4] Ring Buffer ç©ºé–“ä¸è¶³\n");
        return -1;
    }
    
    // é€é BAR2 æˆ– BAR0 å¯«å…¥ Ring Buffer
    // é€™è£¡å‡è¨­ Ring Buffer åœ¨ VRAM ä¸­ï¼ˆé€é BAR2 è¨ªå•ï¼‰
    // å¯¦éš›éœ€è¦æ ¹æ“š ring.base_address åˆ¤æ–·ä½ç½®
    
    printf("[PM4] æäº¤ %u DWORDs åˆ° Ring %d (WPTR %u â†’ %u)\n",
           dwords, ring_id, ring.write_ptr, ring.write_ptr + dwords);
    
    // æ›´æ–°å¯«æŒ‡é‡
    uint32_t new_wptr = (ring.write_ptr + dwords) % (ring.size / 4);
    retryix_gpu_ring_doorbell(handle, ring_id, new_wptr);
    
    return 0;
}

// ===================== Ring Buffer æ§åˆ¶å¯¦ç¾ =====================

RETRYIX_API int RETRYIX_CALL
retryix_gpu_get_ring_status(retryix_gpu_hw_handle_t* handle, int ring_id,
                            retryix_gpu_ring_status_t* status) {
    if (!handle || !status) {
        return -1;
    }
    
    // è®€å– CP Ring Buffer å¯„å­˜å™¨
    uint32_t base_offset = AMD_CP_RB_BASE + (ring_id * 0x100);  // æ¯å€‹ ring åç§» 0x100
    
    status->base_address = retryix_gpu_read_reg64(handle, base_offset);
    status->read_ptr = retryix_gpu_read_reg32(handle, base_offset + 0x08);
    status->write_ptr = retryix_gpu_read_reg32(handle, base_offset + 0x0C);
    status->size = retryix_gpu_read_reg32(handle, base_offset + 0x10);
    
    uint32_t control = retryix_gpu_read_reg32(handle, base_offset + 0x04);
    status->enabled = (control & 0x1) != 0;
    
    return 0;
}

RETRYIX_API int RETRYIX_CALL
retryix_gpu_ring_doorbell(retryix_gpu_hw_handle_t* handle, int ring_id, uint32_t new_wptr) {
    if (!handle) {
        return -1;
    }
    
    printf("[GPU HW] Ring %d Doorbell: WPTR %u â†’ GPU\n", ring_id, new_wptr);
    
    // æ–¹æ³• 1: é€é MMIO å¯„å­˜å™¨å¯«å…¥ WPTR
    uint32_t wptr_offset = GFX10_CP_RB_WPTR + (ring_id * 0x100);
    retryix_gpu_write_reg32(handle, wptr_offset, new_wptr);
    
    // æ–¹æ³• 2: é€é BAR5 Doorbell å¯«å…¥ï¼ˆæ›´å¿«ï¼Œç›´æ¥é€šçŸ¥ GPUï¼‰
    if (handle->bar5_doorbell) {
        // æ¯å€‹ ring çš„ doorbell offset = ring_id * 4 bytes
        uint32_t doorbell_offset = ring_id * GFX10_DOORBELL_OFFSET_PER_RING;
        
        // é©—è­‰ offset åœ¨ BAR5 ç¯„åœå…§
        if (doorbell_offset < handle->bar5_size) {
            volatile uint32_t* doorbell = (volatile uint32_t*)((uint8_t*)handle->bar5_doorbell + doorbell_offset);
            *doorbell = new_wptr;
            MemoryBarrier();  // ç¢ºä¿å¯«å…¥å®Œæˆ
            
            printf("[GPU HW]   âœ“ Doorbell å·²å¯«å…¥ BAR5[0x%X]\n", doorbell_offset);
        } else {
            printf("[GPU HW]   âš ï¸  Doorbell offset è¶…å‡º BAR5 ç¯„åœ\n");
        }
    }
    
    return 0;
}

// ===================== è¨ˆç®— Dispatch å¯¦ç¾ =====================

RETRYIX_API int RETRYIX_CALL
retryix_gpu_dispatch_compute(retryix_gpu_hw_handle_t* handle,
                             uint64_t kernel_code,
                             uint32_t workgroup_x, uint32_t workgroup_y, uint32_t workgroup_z,
                             uint32_t thread_x, uint32_t thread_y, uint32_t thread_z,
                             uint64_t kernel_args) {
    if (!handle) {
        return -1;
    }
    
    printf("[GPU HW] ğŸ”¥ ç›´æ¥ Dispatch è¨ˆç®— Kernel (é€é PM4 Packet)...\n");
    printf("[GPU HW]   å·¥ä½œçµ„: (%u, %u, %u)\n", workgroup_x, workgroup_y, workgroup_z);
    printf("[GPU HW]   ç·šç¨‹æ•¸: (%u, %u, %u)\n", thread_x, thread_y, thread_z);
    printf("[GPU HW]   Kernel: 0x%016llX\n", kernel_code);
    printf("[GPU HW]   Args:   0x%016llX\n", kernel_args);
    
    // PM4 Packet ç·©è¡å€ï¼ˆæœ€å¤š 256 DWORDsï¼‰
    uint32_t pm4_buffer[256];
    uint32_t pm4_offset = 0;
    
    printf("[GPU HW] å»ºç«‹ PM4 Packet Chain...\n");
    
    // === 0. NOP for alignment (optional) ===
    pm4_offset += pm4_build_nop(&pm4_buffer[pm4_offset], 2);
    
    // === 1. Set Shader Program Address (COMPUTE_PGM_LO/HI) ===
    uint32_t pgm_data[2];
    // âš ï¸ é—œéµï¼šGFX10 shader address å¿…é ˆ 256-byte aligned
    pgm_data[0] = (uint32_t)(kernel_code >> 8);  // ä½ 32 bitsï¼Œå³ç§» 8
    pgm_data[1] = (uint32_t)(kernel_code >> 40); // é«˜ 24 bits
    
    printf("[GPU HW]   1. SET_SH_REG: COMPUTE_PGM = 0x%08X%08X\n", pgm_data[1], pgm_data[0]);
    pm4_offset += pm4_build_set_sh_reg(&pm4_buffer[pm4_offset], GFX10_SH_COMPUTE_PGM_LO, pgm_data, 2);
    
    // === 2. Set Shader Resources (COMPUTE_PGM_RSRC1/RSRC2) ===
    uint32_t rsrc_data[2];
    // RSRC1: VGPRS, SGPRS, PRIORITY, FLOAT_MODE, PRIV, DX10_CLAMP, IEEE_MODE
    rsrc_data[0] = (8 << 0) |      // VGPRS: (value+1)*4 = 36 VGPRs
                   (8 << 6) |      // SGPRS: (value+1)*8 = 72 SGPRs
                   (0 << 12) |     // PRIORITY: normal
                   (0xC0 << 20) |  // FLOAT_MODE: default (round to nearest, no exceptions)
                   (0 << 28) |     // PRIV: user mode
                   (1 << 29) |     // DX10_CLAMP: enabled
                   (0 << 30);      // DEBUG_MODE: disabled
    
    // RSRC2: SCRATCH_EN, USER_SGPR, TGID_EN, TIDIG_COMP_CNT, LDS_SIZE
    rsrc_data[1] = (0 << 0) |      // SCRATCH_EN: disabled
                   (8 << 1) |      // USER_SGPR: 8 (for kernel args)
                   (1 << 10) |     // TGID_X_EN: workgroup ID X enabled
                   (1 << 11) |     // TGID_Y_EN: workgroup ID Y enabled
                   (1 << 12) |     // TGID_Z_EN: workgroup ID Z enabled
                   (0 << 13) |     // TIDIG_COMP_CNT: 0 (thread ID in 1D)
                   (0 << 15);      // LDS_SIZE: 0 (no LDS)
    
    printf("[GPU HW]   2. SET_SH_REG: RSRC1=0x%08X, RSRC2=0x%08X\n", rsrc_data[0], rsrc_data[1]);
    pm4_offset += pm4_build_set_sh_reg(&pm4_buffer[pm4_offset], GFX10_SH_COMPUTE_PGM_RSRC1, rsrc_data, 2);
    
    // === 3. Set Threads per Workgroup (COMPUTE_NUM_THREAD_X/Y/Z) ===
    uint32_t thread_data[3];
    thread_data[0] = thread_x;
    thread_data[1] = thread_y;
    thread_data[2] = thread_z;
    
    printf("[GPU HW]   3. SET_SH_REG: THREADS=(%u, %u, %u)\n", thread_x, thread_y, thread_z);
    pm4_offset += pm4_build_set_sh_reg(&pm4_buffer[pm4_offset], GFX10_SH_COMPUTE_NUM_THREAD_X, thread_data, 3);
    
    // === 4. Set Kernel Arguments (COMPUTE_USER_DATA_0+) ===
    if (kernel_args != 0) {
        uint32_t args_data[2];
        args_data[0] = (uint32_t)(kernel_args & 0xFFFFFFFF);
        args_data[1] = (uint32_t)(kernel_args >> 32);
        
        printf("[GPU HW]   4. SET_SH_REG: USER_DATA_0 = 0x%016llX\n", kernel_args);
        pm4_offset += pm4_build_set_sh_reg(&pm4_buffer[pm4_offset], GFX10_SH_COMPUTE_USER_DATA_0, args_data, 2);
    } else {
        printf("[GPU HW]   4. (è·³é kernel args - åœ°å€ç‚º 0)\n");
    }
    
    // === 5. Acquire Memory (ç¢ºä¿ Shader ä»£ç¢¼å¯è¦‹) ===
    printf("[GPU HW]   5. ACQUIRE_MEM: INV_L2 (flush caches)\n");
    pm4_offset += pm4_build_acquire_mem(&pm4_buffer[pm4_offset], 0x80000000);  // INV_L2
    
    // === 6. Dispatch Direct (å•Ÿå‹• Compute Kernel) ===
    uint32_t dispatch_initiator = 0x00000001;  // COMPUTE_SHADER_EN
    printf("[GPU HW]   6. DISPATCH_DIRECT: (%u, %u, %u) workgroups\n", 
           workgroup_x, workgroup_y, workgroup_z);
    pm4_offset += pm4_build_dispatch_direct(&pm4_buffer[pm4_offset],
                                           workgroup_x, workgroup_y, workgroup_z,
                                           dispatch_initiator);
    
    // === 7. Release Memory (ç­‰å¾…å®Œæˆ) ===
    printf("[GPU HW]   7. ACQUIRE_MEM: Wait for completion\n");
    pm4_offset += pm4_build_acquire_mem(&pm4_buffer[pm4_offset], 0x00000000);  // Wait
    
    printf("[GPU HW] âœ“ PM4 Packet Chain å»ºç«‹å®Œæˆ: %u DWORDs (%u bytes)\n", 
           pm4_offset, pm4_offset * 4);
    
    // é©—è­‰ PM4 packet å¤§å°åˆç†
    if (pm4_offset > 256) {
        printf("[GPU HW] âŒ PM4 packet éå¤§ï¼\n");
        return -1;
    }
    if (pm4_offset == 0) {
        printf("[GPU HW] âŒ PM4 packet ç‚ºç©ºï¼\n");
        return -1;
    }
    
    // === 8. æäº¤ PM4 åˆ° Compute Ring (Ring 1) ===
    int result = submit_pm4_to_ring(handle, 1, pm4_buffer, pm4_offset);
    
    if (result == 0) {
        printf("[GPU HW] âœ“ Compute Dispatch å·²æäº¤åˆ° Ring Buffer\n");
        printf("[GPU HW] ğŸš€ GPU æ­£åœ¨åŸ·è¡Œ kernel...\n");
    } else {
        printf("[GPU HW] âŒ Dispatch å¤±æ•—\n");
    }
    
    return result;
}

RETRYIX_API int RETRYIX_CALL
retryix_gpu_wait_compute_idle(retryix_gpu_hw_handle_t* handle, uint32_t timeout_ms) {
    if (!handle) {
        return -1;
    }
    
    DWORD start_time = GetTickCount();
    
    while (true) {
        uint32_t status = retryix_gpu_read_reg32(handle, AMD_GRBM_STATUS);
        
        // æª¢æŸ¥ GPU æ˜¯å¦ç©ºé–’ (bit 31 = GUI_ACTIVE)
        if ((status & 0x80000000) == 0) {
            printf("[GPU HW] âœ“ GPU è¨ˆç®—å®Œæˆ\n");
            return 0;
        }
        
        // æª¢æŸ¥è¶…æ™‚
        if (timeout_ms > 0) {
            DWORD elapsed = GetTickCount() - start_time;
            if (elapsed > timeout_ms) {
                printf("[GPU HW] âš ï¸  ç­‰å¾…è¶…æ™‚\n");
                return -1;
            }
        }
        
        Sleep(1);  // çŸ­æš«ä¼‘çœ é¿å… CPU å ç”¨
    }
}

// ===================== GPU ç‹€æ…‹ç›£æ§å¯¦ç¾ =====================

RETRYIX_API bool RETRYIX_CALL
retryix_gpu_is_idle(retryix_gpu_hw_handle_t* handle) {
    if (!handle) {
        return false;
    }
    
    uint32_t status = retryix_gpu_read_reg32(handle, AMD_GRBM_STATUS);
    return (status & 0x80000000) == 0;  // GUI_ACTIVE bit
}

RETRYIX_API int RETRYIX_CALL
retryix_gpu_get_compute_status(retryix_gpu_hw_handle_t* handle, 
                               retryix_gpu_compute_status_t* status) {
    if (!handle || !status) {
        return -1;
    }
    
    // è®€å–å„ç¨®ç‹€æ…‹å¯„å­˜å™¨
    uint32_t grbm_status = retryix_gpu_read_reg32(handle, AMD_GRBM_STATUS);
    uint32_t grbm_status2 = retryix_gpu_read_reg32(handle, AMD_GRBM_STATUS2);
    
    // è§£æç‹€æ…‹ä½
    status->compute_units_active = (grbm_status2 >> 8) & 0xFF;
    status->wavefronts_active = (grbm_status2 >> 16) & 0xFF;
    status->utilization_percent = ((grbm_status & 0x80000000) ? 100.0f : 0.0f);
    
    // è®€å–æ™‚é˜é »ç‡
    status->current_clock_mhz = retryix_gpu_get_clock(handle);
    
    // æº«åº¦éœ€è¦å¾ SMC (System Management Controller) è®€å–
    // é€™éœ€è¦é¡å¤–çš„ SMC é€šè¨Šå”è­°
    status->current_temp_celsius = 0;  // æœªå¯¦ç¾
    
    return 0;
}

RETRYIX_API int RETRYIX_CALL
retryix_gpu_soft_reset(retryix_gpu_hw_handle_t* handle) {
    if (!handle) {
        return -1;
    }
    
    printf("[GPU HW] âš ï¸  åŸ·è¡Œ GPU è»Ÿé‡ç½®...\n");
    
    // è§¸ç™¼ GRBM è»Ÿé‡ç½®
    retryix_gpu_write_reg32(handle, AMD_GRBM_SOFT_RESET, 0xFFFFFFFF);
    Sleep(10);  // ç­‰å¾…é‡ç½®
    retryix_gpu_write_reg32(handle, AMD_GRBM_SOFT_RESET, 0);
    
    printf("[GPU HW] âœ“ GPU é‡ç½®å®Œæˆ\n");
    return 0;
}

// ===================== æ™‚é˜æ§åˆ¶å¯¦ç¾ =====================

RETRYIX_API uint32_t RETRYIX_CALL
retryix_gpu_get_clock(retryix_gpu_hw_handle_t* handle) {
    if (!handle) {
        return 0;
    }
    
    // è®€å–æ™‚é˜å¯„å­˜å™¨
    uint32_t clk_ctrl = retryix_gpu_read_reg32(handle, AMD_CG_CGTT_DRM_CLK_CTRL0);
    
    // è§£æå¯¦éš›é »ç‡ (éœ€è¦æ ¹æ“š GPU å…·é«”è¦æ ¼)
    // é€™è£¡è¿”å›å‡è¨­å€¼
    return 1750;  // MHz
}

RETRYIX_API int RETRYIX_CALL
retryix_gpu_set_clock(retryix_gpu_hw_handle_t* handle, uint32_t clock_mhz) {
    if (!handle) {
        return -1;
    }
    
    printf("[GPU HW] è¨­ç½® GPU æ™‚é˜: %u MHz\n", clock_mhz);
    
    // æ™‚é˜è¨­ç½®éœ€è¦å¯«å…¥ PowerPlay å¯„å­˜å™¨
    // é€™æ˜¯éå¸¸å±éšªçš„æ“ä½œï¼Œéœ€è¦å®Œæ•´äº†è§£ GPU è¦æ ¼
    printf("[GPU HW] âš ï¸  æ™‚é˜è¨­ç½®æœªå®Œå…¨å¯¦ç¾ï¼Œé¿å…ç¡¬é«”æå£\n");
    
    return 0;
}

// ===================== å·¥å…·å‡½æ•¸å¯¦ç¾ =====================

RETRYIX_API bool RETRYIX_CALL
retryix_gpu_verify_access(retryix_gpu_hw_handle_t* handle) {
    if (!handle || !handle->bar0_mmio) {
        return false;
    }
    
    // å˜—è©¦è®€å–ä¸€å€‹å·²çŸ¥å¯„å­˜å™¨
    uint32_t vendor_device = retryix_gpu_read_reg32(handle, 0);
    uint16_t vendor = vendor_device & 0xFFFF;
    
    return (vendor == AMD_VENDOR_ID);
}

RETRYIX_API int RETRYIX_CALL
retryix_gpu_format_info(const retryix_gpu_hw_handle_t* handle, char* buffer, size_t buffer_size) {
    if (!handle || !buffer) {
        return 0;
    }
    
    return snprintf(buffer, buffer_size,
        "GPU: %s\n"
        "Vendor: 0x%04X, Device: 0x%04X\n"
        "BAR0 (MMIO): %p, Size: %zu MB\n"
        "BAR2 (VRAM): %p, Size: %zu MB\n"
        "PCIe: %dx Gen%d (%.2f GB/s)\n",
        handle->device_name,
        handle->vendor_id, handle->device_id,
        handle->bar0_mmio, handle->bar0_size / (1024*1024),
        handle->bar2_vram, handle->bar2_size / (1024*1024),
        handle->bus_info.configured_lanes,
        handle->bus_info.generation,
        handle->bus_info.theoretical_bandwidth_gbps
    );
}
