@W: CG730 :"C:\Users\Duncan\git\ForthCPU\impl1\source\register_testbench.v":3:7:3:24|Top-level module register_testbench has no ports
@W: CG532 :"C:\Users\Duncan\git\ForthCPU\impl1\source\register.v":15:0:15:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG204 :"C:\Users\Duncan\git\ForthCPU\impl1\source\register.v":15:0:15:6|Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur
@W: CG532 :"C:\Users\Duncan\git\ForthCPU\impl1\source\register_testbench.v":26:1:26:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG204 :"C:\Users\Duncan\git\ForthCPU\impl1\source\register_testbench.v":26:1:26:7|Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur
@W: CG532 :"C:\Users\Duncan\git\ForthCPU\impl1\source\register_testbench.v":38:1:38:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG204 :"C:\Users\Duncan\git\ForthCPU\impl1\source\register_testbench.v":38:1:38:7|Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur
@W: CL168 :"C:\Users\Duncan\git\ForthCPU\impl1\source\register_testbench.v":15:10:15:22|Removing instance register_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.

