{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1687362794014 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopDE 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"TopDE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687362794217 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687362794327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687362794328 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1687362794480 ""}  } { { "altera_pll.v" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1687362794480 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1687362794504 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1687362794555 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1687362794584 ""}  } { { "altera_pll.v" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Fitter" 0 -1 1687362794584 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687362795595 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687362795648 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687362797425 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1687362798957 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 193 " "No exact pin location assignment(s) for 32 pins of 193 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1687362799787 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1687362820988 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (5 global) " "Promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 223 global CLKCTRL_G10 " "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 223 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687362823494 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|oCLK_50~CLKENA0 1138 global CLKCTRL_G3 " "CLOCK_Interface:CLOCK0\|oCLK_50~CLKENA0 with 1138 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1687362823494 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687362823494 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 15 global CLKCTRL_G1 " "AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687362823494 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 37 global CLKCTRL_G5 " "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 37 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687362823494 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLK~CLKENA0 4643 global CLKCTRL_G2 " "CLOCK_Interface:CLOCK0\|CLK~CLKENA0 with 4643 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1687362823494 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687362823494 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1687362823494 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|Reset~CLKENA0 3293 global CLKCTRL_G0 " "CLOCK_Interface:CLOCK0\|Reset~CLKENA0 with 3293 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1687362823495 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687362823495 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2 global CLKCTRL_G7 " "CLOCK_50~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687362823495 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1687362823495 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687362823498 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1687362829992 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687362830035 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687362830035 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687362830035 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1687362830035 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1687362830035 ""}
{ "Info" "ISTA_SDC_FOUND" "TopDE.sdc " "Reading SDC File: 'TopDE.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1687362830238 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1687362830238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TopDE.sdc 63 CLOCK_50 clock " "Ignored filter at TopDE.sdc(63): CLOCK_50 could not be matched with a clock" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1687362830239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 63 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(63): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687362830240 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687362830240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 63 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(63): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687362830240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 64 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(64): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687362830240 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687362830240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 64 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(64): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687362830240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 65 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(65): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687362830240 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687362830240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 65 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(65): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687362830241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 66 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(66): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687362830241 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687362830241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 66 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(66): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687362830241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 67 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(67): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687362830241 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687362830241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 67 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(67): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687362830241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 68 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(68): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687362830242 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687362830242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 68 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(68): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687362830242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 69 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(69): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687362830242 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687362830242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 69 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(69): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687362830242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 70 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(70): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687362830242 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687362830242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 70 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(70): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687362830242 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|PC\[1\] CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|PC\[1\] is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362830352 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687362830352 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[36\] STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[36\] is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362830353 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687362830353 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362830353 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687362830353 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[5\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[5\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362830353 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687362830353 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 " "Node: CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRegisters:CSRegister0\|instCounter\[23\] CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 " "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRegisters:CSRegister0\|instCounter\[23\] is being clocked by CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362830353 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687362830353 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0|pr_state.ST_FETCH1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|melody\[0\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|melody\[0\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362830353 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687362830353 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[7\]\[6\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[7\]\[6\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362830353 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687362830353 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_code\[6\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_code\[6\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362830353 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687362830353 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362830354 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687362830354 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362830354 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687362830354 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inL\[11\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inL\[11\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362830354 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687362830354 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362830354 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687362830354 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362830354 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687362830354 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[0\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[0\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362830354 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687362830354 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[4\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[4\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362830354 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687362830354 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 KEY\[0\] " "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362830354 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687362830354 "|TopDE|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362830370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362830370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362830370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362830370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362830370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362830370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362830370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362830370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362830370 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1687362830370 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1687362830615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1687362830616 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687362830637 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687362830637 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687362830637 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1687362830637 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1687362830639 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687362830639 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687362830639 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687362830639 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clock " "  20.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687362830639 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clock2 " "  20.000       clock2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687362830639 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1687362830639 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687362832200 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687362832266 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687362832387 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687362832518 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687362832820 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687362832861 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687362836482 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "405 DSP block " "Packed 405 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1687362836556 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 MLAB cell " "Packed 40 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1687362836556 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1687362836556 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687362836556 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:44 " "Fitter preparation operations ending: elapsed time is 00:00:44" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687362840389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687362858891 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1687362872813 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "44 " "Fitter has implemented the following 44 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1687362976423 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1687362976423 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "44 " "Fitter has implemented the following 44 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1687362976433 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1687362976433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:57 " "Fitter placement preparation operations ending: elapsed time is 00:01:57" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687362976434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687363090105 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687363168599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:19 " "Fitter placement operations ending: elapsed time is 00:01:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687363168599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687363176891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+03 ns 2.8% " "5e+03 ns of routing delay (approximately 2.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1687363222141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X45_Y23 X55_Y34 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34" {  } { { "loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34"} { { 12 { 0 ""} 45 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1687363237469 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687363237469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1687363299311 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1687363299311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:52 " "Fitter routing operations ending: elapsed time is 00:01:52" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687363299320 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 36.20 " "Total time spent on timing analysis during the Fitter is 36.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1687363337061 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687363338009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687363369416 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687363369444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687363399799 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:58 " "Fitter post-fit operations ending: elapsed time is 00:01:58" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687363455400 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1687363457208 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "44 " "Following 44 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently enabled " "Pin ADC_CS_N has a permanently enabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ADC_CS_N } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 1095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 1100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 1101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 1110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 1112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687363457506 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1687363457506 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/output_files/TopDE.fit.smsg " "Generated suppressed messages file /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/output_files/TopDE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687363459919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 49 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2533 " "Peak virtual memory: 2533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687363469139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 13:04:29 2023 " "Processing ended: Wed Jun 21 13:04:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687363469139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:11:17 " "Elapsed time: 00:11:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687363469139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:18:27 " "Total CPU time (on all processors): 00:18:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687363469139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687363469139 ""}
