  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip.cpp' from C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip.h' from C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip_tb.cpp' from C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=fast_ip' from C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg484-1' from C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/hls_config.cfg(5)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling apatb_fast_ip.cpp
   Compiling apatb_fast_ip_util.cpp
   Compiling fast_ip.cpp_pre.cpp.tb.cpp
   Compiling fast_ip_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_fast_ip_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Found 64532 corners
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 307200
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\ariqf\Kuliah\KP\Workspace\fast_ip\fast_ip\hls\sim\verilog>set PATH= 

C:\Users\ariqf\Kuliah\KP\Workspace\fast_ip\fast_ip\hls\sim\verilog>call C:/Xilinx/Vivado/2024.2/bin/xelab xil_defaultlib.apatb_fast_ip_top glbl -Oenable_linking_all_libraries  -prj fast_ip.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib "ieee_proposed=./ieee_proposed" -s fast_ip  
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fast_ip_top glbl -Oenable_linking_all_libraries -prj fast_ip.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s fast_ip 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_axi_slave_CONTROL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CONTROL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_axi_s_dst_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dst_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_axi_s_src_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_src_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_deadlock_idx2_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx2_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fast_ip_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_Block_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_Block_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_CONTROL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_CONTROL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_fifo_w1_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_fifo_w1_d2_S
INFO: [VRFC 10-311] analyzing module fast_ip_fifo_w1_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_fifo_w32_d2_S
INFO: [VRFC 10-311] analyzing module fast_ip_fifo_w32_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_fifo_w8_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_fifo_w8_d3_S
INFO: [VRFC 10-311] analyzing module fast_ip_fifo_w8_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_Loop_row_loop_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_Loop_row_loop_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_Loop_row_loop_proc_Pipeline_col_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_Loop_row_loop_proc_Pipeline_col_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_Loop_row_loop_proc_Pipeline_col_loop_fast_ip_hls_stream_pixel_axis_t_0_hls_stbJp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_Loop_row_loop_proc_Pipeline_col_loop_fast_ip_hls_stream_pixel_axis_t_0_hls_stbJp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_Loop_row_loop_proc_Pipeline_col_loop_fast_ip_hls_stream_pixel_axis_t_0_hls_stbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_Loop_row_loop_proc_Pipeline_col_loop_fast_ip_hls_stream_pixel_axis_t_0_hls_stbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_sparsemux_33_4_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_sparsemux_33_4_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fast_ip_CONTROL_BUS_s_axi
Compiling module xil_defaultlib.fast_ip_entry_proc
Compiling module xil_defaultlib.fast_ip_Block_entry_proc
Compiling module xil_defaultlib.fast_ip_Loop_row_loop_proc_Pipel...
Compiling module xil_defaultlib.fast_ip_Loop_row_loop_proc_Pipel...
Compiling module xil_defaultlib.fast_ip_sparsemux_33_4_8_1_1(din...
Compiling module xil_defaultlib.fast_ip_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.fast_ip_Loop_row_loop_proc_Pipel...
Compiling module xil_defaultlib.fast_ip_regslice_both(DataWidth=...
Compiling module xil_defaultlib.fast_ip_Loop_row_loop_proc
Compiling module xil_defaultlib.fast_ip_fifo_w8_d3_S_ShiftReg
Compiling module xil_defaultlib.fast_ip_fifo_w8_d3_S_default
Compiling module xil_defaultlib.fast_ip_fifo_w32_d2_S_ShiftReg
Compiling module xil_defaultlib.fast_ip_fifo_w32_d2_S_default
Compiling module xil_defaultlib.fast_ip_fifo_w1_d2_S_ShiftReg
Compiling module xil_defaultlib.fast_ip_fifo_w1_d2_S_default
Compiling module xil_defaultlib.fast_ip
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_src_axi
Compiling module xil_defaultlib.AESL_axi_s_dst_axi
Compiling module xil_defaultlib.AESL_axi_slave_CONTROL_BUS
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_2
Compiling module xil_defaultlib.AESL_deadlock_idx2_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.df_fifo_intf_default
Compiling module xil_defaultlib.df_process_intf_default
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=6)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fast_ip_top
Compiling module work.glbl
Built simulation snapshot fast_ip

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Feb  7 15:48:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/fast_ip/xsim_script.tcl
# xsim {fast_ip} -autoloadwcfg -tclbatch {fast_ip.tcl}
Time resolution is 1 ps
source fast_ip.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "3106115000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3106175 ns : File "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip.autotb.v" Line 369
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 198.152 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Fri Feb  7 15:48:53 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Found 64532 corners
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 307200
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 55.36 seconds; peak allocated memory: 233.199 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 59s
