{
  "module_name": "amdgpu_trace.h",
  "hash_id": "f7283575412658165baa29aa8d397dd263ca85dd5c6dbf4752adeebc24a775c2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/amdgpu_trace.h",
  "human_readable_source": " \n\n#if !defined(_AMDGPU_TRACE_H_) || defined(TRACE_HEADER_MULTI_READ)\n#define _AMDGPU_TRACE_H_\n\n#include <linux/stringify.h>\n#include <linux/types.h>\n#include <linux/tracepoint.h>\n\n#undef TRACE_SYSTEM\n#define TRACE_SYSTEM amdgpu\n#define TRACE_INCLUDE_FILE amdgpu_trace\n\n#define AMDGPU_JOB_GET_TIMELINE_NAME(job) \\\n\t job->base.s_fence->finished.ops->get_timeline_name(&job->base.s_fence->finished)\n\nTRACE_EVENT(amdgpu_device_rreg,\n\t    TP_PROTO(unsigned did, uint32_t reg, uint32_t value),\n\t    TP_ARGS(did, reg, value),\n\t    TP_STRUCT__entry(\n\t\t\t\t__field(unsigned, did)\n\t\t\t\t__field(uint32_t, reg)\n\t\t\t\t__field(uint32_t, value)\n\t\t\t    ),\n\t    TP_fast_assign(\n\t\t\t   __entry->did = did;\n\t\t\t   __entry->reg = reg;\n\t\t\t   __entry->value = value;\n\t\t\t   ),\n\t    TP_printk(\"0x%04lx, 0x%08lx, 0x%08lx\",\n\t\t      (unsigned long)__entry->did,\n\t\t      (unsigned long)__entry->reg,\n\t\t      (unsigned long)__entry->value)\n);\n\nTRACE_EVENT(amdgpu_device_wreg,\n\t    TP_PROTO(unsigned did, uint32_t reg, uint32_t value),\n\t    TP_ARGS(did, reg, value),\n\t    TP_STRUCT__entry(\n\t\t\t\t__field(unsigned, did)\n\t\t\t\t__field(uint32_t, reg)\n\t\t\t\t__field(uint32_t, value)\n\t\t\t    ),\n\t    TP_fast_assign(\n\t\t\t   __entry->did = did;\n\t\t\t   __entry->reg = reg;\n\t\t\t   __entry->value = value;\n\t\t\t   ),\n\t    TP_printk(\"0x%04lx, 0x%08lx, 0x%08lx\",\n\t\t      (unsigned long)__entry->did,\n\t\t      (unsigned long)__entry->reg,\n\t\t      (unsigned long)__entry->value)\n);\n\nTRACE_EVENT(amdgpu_iv,\n\t    TP_PROTO(unsigned ih, struct amdgpu_iv_entry *iv),\n\t    TP_ARGS(ih, iv),\n\t    TP_STRUCT__entry(\n\t\t\t     __field(unsigned, ih)\n\t\t\t     __field(unsigned, client_id)\n\t\t\t     __field(unsigned, src_id)\n\t\t\t     __field(unsigned, ring_id)\n\t\t\t     __field(unsigned, vmid)\n\t\t\t     __field(unsigned, vmid_src)\n\t\t\t     __field(uint64_t, timestamp)\n\t\t\t     __field(unsigned, timestamp_src)\n\t\t\t     __field(unsigned, pasid)\n\t\t\t     __array(unsigned, src_data, 4)\n\t\t\t    ),\n\t    TP_fast_assign(\n\t\t\t   __entry->ih = ih;\n\t\t\t   __entry->client_id = iv->client_id;\n\t\t\t   __entry->src_id = iv->src_id;\n\t\t\t   __entry->ring_id = iv->ring_id;\n\t\t\t   __entry->vmid = iv->vmid;\n\t\t\t   __entry->vmid_src = iv->vmid_src;\n\t\t\t   __entry->timestamp = iv->timestamp;\n\t\t\t   __entry->timestamp_src = iv->timestamp_src;\n\t\t\t   __entry->pasid = iv->pasid;\n\t\t\t   __entry->src_data[0] = iv->src_data[0];\n\t\t\t   __entry->src_data[1] = iv->src_data[1];\n\t\t\t   __entry->src_data[2] = iv->src_data[2];\n\t\t\t   __entry->src_data[3] = iv->src_data[3];\n\t\t\t   ),\n\t    TP_printk(\"ih:%u client_id:%u src_id:%u ring:%u vmid:%u \"\n\t\t      \"timestamp: %llu pasid:%u src_data: %08x %08x %08x %08x\",\n\t\t      __entry->ih, __entry->client_id, __entry->src_id,\n\t\t      __entry->ring_id, __entry->vmid,\n\t\t      __entry->timestamp, __entry->pasid,\n\t\t      __entry->src_data[0], __entry->src_data[1],\n\t\t      __entry->src_data[2], __entry->src_data[3])\n);\n\n\nTRACE_EVENT(amdgpu_bo_create,\n\t    TP_PROTO(struct amdgpu_bo *bo),\n\t    TP_ARGS(bo),\n\t    TP_STRUCT__entry(\n\t\t\t     __field(struct amdgpu_bo *, bo)\n\t\t\t     __field(u32, pages)\n\t\t\t     __field(u32, type)\n\t\t\t     __field(u32, prefer)\n\t\t\t     __field(u32, allow)\n\t\t\t     __field(u32, visible)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->bo = bo;\n\t\t\t   __entry->pages = PFN_UP(bo->tbo.resource->size);\n\t\t\t   __entry->type = bo->tbo.resource->mem_type;\n\t\t\t   __entry->prefer = bo->preferred_domains;\n\t\t\t   __entry->allow = bo->allowed_domains;\n\t\t\t   __entry->visible = bo->flags;\n\t\t\t   ),\n\n\t    TP_printk(\"bo=%p, pages=%u, type=%d, preferred=%d, allowed=%d, visible=%d\",\n\t\t       __entry->bo, __entry->pages, __entry->type,\n\t\t       __entry->prefer, __entry->allow, __entry->visible)\n);\n\nTRACE_EVENT(amdgpu_cs,\n\t    TP_PROTO(struct amdgpu_cs_parser *p,\n\t\t     struct amdgpu_job *job,\n\t\t     struct amdgpu_ib *ib),\n\t    TP_ARGS(p, job, ib),\n\t    TP_STRUCT__entry(\n\t\t\t     __field(struct amdgpu_bo_list *, bo_list)\n\t\t\t     __field(u32, ring)\n\t\t\t     __field(u32, dw)\n\t\t\t     __field(u32, fences)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->bo_list = p->bo_list;\n\t\t\t   __entry->ring = to_amdgpu_ring(job->base.entity->rq->sched)->idx;\n\t\t\t   __entry->dw = ib->length_dw;\n\t\t\t   __entry->fences = amdgpu_fence_count_emitted(\n\t\t\t\tto_amdgpu_ring(job->base.entity->rq->sched));\n\t\t\t   ),\n\t    TP_printk(\"bo_list=%p, ring=%u, dw=%u, fences=%u\",\n\t\t      __entry->bo_list, __entry->ring, __entry->dw,\n\t\t      __entry->fences)\n);\n\nTRACE_EVENT(amdgpu_cs_ioctl,\n\t    TP_PROTO(struct amdgpu_job *job),\n\t    TP_ARGS(job),\n\t    TP_STRUCT__entry(\n\t\t\t     __field(uint64_t, sched_job_id)\n\t\t\t     __string(timeline, AMDGPU_JOB_GET_TIMELINE_NAME(job))\n\t\t\t     __field(unsigned int, context)\n\t\t\t     __field(unsigned int, seqno)\n\t\t\t     __field(struct dma_fence *, fence)\n\t\t\t     __string(ring, to_amdgpu_ring(job->base.sched)->name)\n\t\t\t     __field(u32, num_ibs)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->sched_job_id = job->base.id;\n\t\t\t   __assign_str(timeline, AMDGPU_JOB_GET_TIMELINE_NAME(job));\n\t\t\t   __entry->context = job->base.s_fence->finished.context;\n\t\t\t   __entry->seqno = job->base.s_fence->finished.seqno;\n\t\t\t   __assign_str(ring, to_amdgpu_ring(job->base.sched)->name);\n\t\t\t   __entry->num_ibs = job->num_ibs;\n\t\t\t   ),\n\t    TP_printk(\"sched_job=%llu, timeline=%s, context=%u, seqno=%u, ring_name=%s, num_ibs=%u\",\n\t\t      __entry->sched_job_id, __get_str(timeline), __entry->context,\n\t\t      __entry->seqno, __get_str(ring), __entry->num_ibs)\n);\n\nTRACE_EVENT(amdgpu_sched_run_job,\n\t    TP_PROTO(struct amdgpu_job *job),\n\t    TP_ARGS(job),\n\t    TP_STRUCT__entry(\n\t\t\t     __field(uint64_t, sched_job_id)\n\t\t\t     __string(timeline, AMDGPU_JOB_GET_TIMELINE_NAME(job))\n\t\t\t     __field(unsigned int, context)\n\t\t\t     __field(unsigned int, seqno)\n\t\t\t     __string(ring, to_amdgpu_ring(job->base.sched)->name)\n\t\t\t     __field(u32, num_ibs)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->sched_job_id = job->base.id;\n\t\t\t   __assign_str(timeline, AMDGPU_JOB_GET_TIMELINE_NAME(job));\n\t\t\t   __entry->context = job->base.s_fence->finished.context;\n\t\t\t   __entry->seqno = job->base.s_fence->finished.seqno;\n\t\t\t   __assign_str(ring, to_amdgpu_ring(job->base.sched)->name);\n\t\t\t   __entry->num_ibs = job->num_ibs;\n\t\t\t   ),\n\t    TP_printk(\"sched_job=%llu, timeline=%s, context=%u, seqno=%u, ring_name=%s, num_ibs=%u\",\n\t\t      __entry->sched_job_id, __get_str(timeline), __entry->context,\n\t\t      __entry->seqno, __get_str(ring), __entry->num_ibs)\n);\n\n\nTRACE_EVENT(amdgpu_vm_grab_id,\n\t    TP_PROTO(struct amdgpu_vm *vm, struct amdgpu_ring *ring,\n\t\t     struct amdgpu_job *job),\n\t    TP_ARGS(vm, ring, job),\n\t    TP_STRUCT__entry(\n\t\t\t     __field(u32, pasid)\n\t\t\t     __string(ring, ring->name)\n\t\t\t     __field(u32, ring)\n\t\t\t     __field(u32, vmid)\n\t\t\t     __field(u32, vm_hub)\n\t\t\t     __field(u64, pd_addr)\n\t\t\t     __field(u32, needs_flush)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->pasid = vm->pasid;\n\t\t\t   __assign_str(ring, ring->name);\n\t\t\t   __entry->vmid = job->vmid;\n\t\t\t   __entry->vm_hub = ring->vm_hub,\n\t\t\t   __entry->pd_addr = job->vm_pd_addr;\n\t\t\t   __entry->needs_flush = job->vm_needs_flush;\n\t\t\t   ),\n\t    TP_printk(\"pasid=%d, ring=%s, id=%u, hub=%u, pd_addr=%010Lx needs_flush=%u\",\n\t\t      __entry->pasid, __get_str(ring), __entry->vmid,\n\t\t      __entry->vm_hub, __entry->pd_addr, __entry->needs_flush)\n);\n\nTRACE_EVENT(amdgpu_vm_bo_map,\n\t    TP_PROTO(struct amdgpu_bo_va *bo_va,\n\t\t     struct amdgpu_bo_va_mapping *mapping),\n\t    TP_ARGS(bo_va, mapping),\n\t    TP_STRUCT__entry(\n\t\t\t     __field(struct amdgpu_bo *, bo)\n\t\t\t     __field(long, start)\n\t\t\t     __field(long, last)\n\t\t\t     __field(u64, offset)\n\t\t\t     __field(u64, flags)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->bo = bo_va ? bo_va->base.bo : NULL;\n\t\t\t   __entry->start = mapping->start;\n\t\t\t   __entry->last = mapping->last;\n\t\t\t   __entry->offset = mapping->offset;\n\t\t\t   __entry->flags = mapping->flags;\n\t\t\t   ),\n\t    TP_printk(\"bo=%p, start=%lx, last=%lx, offset=%010llx, flags=%llx\",\n\t\t      __entry->bo, __entry->start, __entry->last,\n\t\t      __entry->offset, __entry->flags)\n);\n\nTRACE_EVENT(amdgpu_vm_bo_unmap,\n\t    TP_PROTO(struct amdgpu_bo_va *bo_va,\n\t\t     struct amdgpu_bo_va_mapping *mapping),\n\t    TP_ARGS(bo_va, mapping),\n\t    TP_STRUCT__entry(\n\t\t\t     __field(struct amdgpu_bo *, bo)\n\t\t\t     __field(long, start)\n\t\t\t     __field(long, last)\n\t\t\t     __field(u64, offset)\n\t\t\t     __field(u64, flags)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->bo = bo_va ? bo_va->base.bo : NULL;\n\t\t\t   __entry->start = mapping->start;\n\t\t\t   __entry->last = mapping->last;\n\t\t\t   __entry->offset = mapping->offset;\n\t\t\t   __entry->flags = mapping->flags;\n\t\t\t   ),\n\t    TP_printk(\"bo=%p, start=%lx, last=%lx, offset=%010llx, flags=%llx\",\n\t\t      __entry->bo, __entry->start, __entry->last,\n\t\t      __entry->offset, __entry->flags)\n);\n\nDECLARE_EVENT_CLASS(amdgpu_vm_mapping,\n\t    TP_PROTO(struct amdgpu_bo_va_mapping *mapping),\n\t    TP_ARGS(mapping),\n\t    TP_STRUCT__entry(\n\t\t\t     __field(u64, soffset)\n\t\t\t     __field(u64, eoffset)\n\t\t\t     __field(u64, flags)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->soffset = mapping->start;\n\t\t\t   __entry->eoffset = mapping->last + 1;\n\t\t\t   __entry->flags = mapping->flags;\n\t\t\t   ),\n\t    TP_printk(\"soffs=%010llx, eoffs=%010llx, flags=%llx\",\n\t\t      __entry->soffset, __entry->eoffset, __entry->flags)\n);\n\nDEFINE_EVENT(amdgpu_vm_mapping, amdgpu_vm_bo_update,\n\t    TP_PROTO(struct amdgpu_bo_va_mapping *mapping),\n\t    TP_ARGS(mapping)\n);\n\nDEFINE_EVENT(amdgpu_vm_mapping, amdgpu_vm_bo_mapping,\n\t    TP_PROTO(struct amdgpu_bo_va_mapping *mapping),\n\t    TP_ARGS(mapping)\n);\n\nDEFINE_EVENT(amdgpu_vm_mapping, amdgpu_vm_bo_cs,\n\t    TP_PROTO(struct amdgpu_bo_va_mapping *mapping),\n\t    TP_ARGS(mapping)\n);\n\nTRACE_EVENT(amdgpu_vm_update_ptes,\n\t    TP_PROTO(struct amdgpu_vm_update_params *p,\n\t\t     uint64_t start, uint64_t end,\n\t\t     unsigned int nptes, uint64_t dst,\n\t\t     uint64_t incr, uint64_t flags,\n\t\t     pid_t pid, uint64_t vm_ctx),\n\tTP_ARGS(p, start, end, nptes, dst, incr, flags, pid, vm_ctx),\n\tTP_STRUCT__entry(\n\t\t\t __field(u64, start)\n\t\t\t __field(u64, end)\n\t\t\t __field(u64, flags)\n\t\t\t __field(unsigned int, nptes)\n\t\t\t __field(u64, incr)\n\t\t\t __field(pid_t, pid)\n\t\t\t __field(u64, vm_ctx)\n\t\t\t __dynamic_array(u64, dst, nptes)\n\t),\n\n\tTP_fast_assign(\n\t\t\tunsigned int i;\n\n\t\t\t__entry->start = start;\n\t\t\t__entry->end = end;\n\t\t\t__entry->flags = flags;\n\t\t\t__entry->incr = incr;\n\t\t\t__entry->nptes = nptes;\n\t\t\t__entry->pid = pid;\n\t\t\t__entry->vm_ctx = vm_ctx;\n\t\t\tfor (i = 0; i < nptes; ++i) {\n\t\t\t\tu64 addr = p->pages_addr ? amdgpu_vm_map_gart(\n\t\t\t\t\tp->pages_addr, dst) : dst;\n\n\t\t\t\t((u64 *)__get_dynamic_array(dst))[i] = addr;\n\t\t\t\tdst += incr;\n\t\t\t}\n\t),\n\tTP_printk(\"pid:%u vm_ctx:0x%llx start:0x%010llx end:0x%010llx,\"\n\t\t  \" flags:0x%llx, incr:%llu, dst:\\n%s\", __entry->pid,\n\t\t  __entry->vm_ctx, __entry->start, __entry->end,\n\t\t  __entry->flags, __entry->incr,  __print_array(\n\t\t  __get_dynamic_array(dst), __entry->nptes, 8))\n);\n\nTRACE_EVENT(amdgpu_vm_set_ptes,\n\t    TP_PROTO(uint64_t pe, uint64_t addr, unsigned count,\n\t\t     uint32_t incr, uint64_t flags, bool immediate),\n\t    TP_ARGS(pe, addr, count, incr, flags, immediate),\n\t    TP_STRUCT__entry(\n\t\t\t     __field(u64, pe)\n\t\t\t     __field(u64, addr)\n\t\t\t     __field(u32, count)\n\t\t\t     __field(u32, incr)\n\t\t\t     __field(u64, flags)\n\t\t\t     __field(bool, immediate)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->pe = pe;\n\t\t\t   __entry->addr = addr;\n\t\t\t   __entry->count = count;\n\t\t\t   __entry->incr = incr;\n\t\t\t   __entry->flags = flags;\n\t\t\t   __entry->immediate = immediate;\n\t\t\t   ),\n\t    TP_printk(\"pe=%010Lx, addr=%010Lx, incr=%u, flags=%llx, count=%u, \"\n\t\t      \"immediate=%d\", __entry->pe, __entry->addr, __entry->incr,\n\t\t      __entry->flags, __entry->count, __entry->immediate)\n);\n\nTRACE_EVENT(amdgpu_vm_copy_ptes,\n\t    TP_PROTO(uint64_t pe, uint64_t src, unsigned count, bool immediate),\n\t    TP_ARGS(pe, src, count, immediate),\n\t    TP_STRUCT__entry(\n\t\t\t     __field(u64, pe)\n\t\t\t     __field(u64, src)\n\t\t\t     __field(u32, count)\n\t\t\t     __field(bool, immediate)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->pe = pe;\n\t\t\t   __entry->src = src;\n\t\t\t   __entry->count = count;\n\t\t\t   __entry->immediate = immediate;\n\t\t\t   ),\n\t    TP_printk(\"pe=%010Lx, src=%010Lx, count=%u, immediate=%d\",\n\t\t      __entry->pe, __entry->src, __entry->count,\n\t\t      __entry->immediate)\n);\n\nTRACE_EVENT(amdgpu_vm_flush,\n\t    TP_PROTO(struct amdgpu_ring *ring, unsigned vmid,\n\t\t     uint64_t pd_addr),\n\t    TP_ARGS(ring, vmid, pd_addr),\n\t    TP_STRUCT__entry(\n\t\t\t     __string(ring, ring->name)\n\t\t\t     __field(u32, vmid)\n\t\t\t     __field(u32, vm_hub)\n\t\t\t     __field(u64, pd_addr)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __assign_str(ring, ring->name);\n\t\t\t   __entry->vmid = vmid;\n\t\t\t   __entry->vm_hub = ring->vm_hub;\n\t\t\t   __entry->pd_addr = pd_addr;\n\t\t\t   ),\n\t    TP_printk(\"ring=%s, id=%u, hub=%u, pd_addr=%010Lx\",\n\t\t      __get_str(ring), __entry->vmid,\n\t\t      __entry->vm_hub, __entry->pd_addr)\n);\n\nDECLARE_EVENT_CLASS(amdgpu_pasid,\n\t    TP_PROTO(unsigned pasid),\n\t    TP_ARGS(pasid),\n\t    TP_STRUCT__entry(\n\t\t\t     __field(unsigned, pasid)\n\t\t\t     ),\n\t    TP_fast_assign(\n\t\t\t   __entry->pasid = pasid;\n\t\t\t   ),\n\t    TP_printk(\"pasid=%u\", __entry->pasid)\n);\n\nDEFINE_EVENT(amdgpu_pasid, amdgpu_pasid_allocated,\n\t    TP_PROTO(unsigned pasid),\n\t    TP_ARGS(pasid)\n);\n\nDEFINE_EVENT(amdgpu_pasid, amdgpu_pasid_freed,\n\t    TP_PROTO(unsigned pasid),\n\t    TP_ARGS(pasid)\n);\n\nTRACE_EVENT(amdgpu_bo_list_set,\n\t    TP_PROTO(struct amdgpu_bo_list *list, struct amdgpu_bo *bo),\n\t    TP_ARGS(list, bo),\n\t    TP_STRUCT__entry(\n\t\t\t     __field(struct amdgpu_bo_list *, list)\n\t\t\t     __field(struct amdgpu_bo *, bo)\n\t\t\t     __field(u64, bo_size)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->list = list;\n\t\t\t   __entry->bo = bo;\n\t\t\t   __entry->bo_size = amdgpu_bo_size(bo);\n\t\t\t   ),\n\t    TP_printk(\"list=%p, bo=%p, bo_size=%Ld\",\n\t\t      __entry->list,\n\t\t      __entry->bo,\n\t\t      __entry->bo_size)\n);\n\nTRACE_EVENT(amdgpu_cs_bo_status,\n\t    TP_PROTO(uint64_t total_bo, uint64_t total_size),\n\t    TP_ARGS(total_bo, total_size),\n\t    TP_STRUCT__entry(\n\t\t\t__field(u64, total_bo)\n\t\t\t__field(u64, total_size)\n\t\t\t),\n\n\t    TP_fast_assign(\n\t\t\t__entry->total_bo = total_bo;\n\t\t\t__entry->total_size = total_size;\n\t\t\t),\n\t    TP_printk(\"total_bo_size=%Ld, total_bo_count=%Ld\",\n\t\t\t__entry->total_bo, __entry->total_size)\n);\n\nTRACE_EVENT(amdgpu_bo_move,\n\t    TP_PROTO(struct amdgpu_bo *bo, uint32_t new_placement, uint32_t old_placement),\n\t    TP_ARGS(bo, new_placement, old_placement),\n\t    TP_STRUCT__entry(\n\t\t\t__field(struct amdgpu_bo *, bo)\n\t\t\t__field(u64, bo_size)\n\t\t\t__field(u32, new_placement)\n\t\t\t__field(u32, old_placement)\n\t\t\t),\n\n\t    TP_fast_assign(\n\t\t\t__entry->bo      = bo;\n\t\t\t__entry->bo_size = amdgpu_bo_size(bo);\n\t\t\t__entry->new_placement = new_placement;\n\t\t\t__entry->old_placement = old_placement;\n\t\t\t),\n\t    TP_printk(\"bo=%p, from=%d, to=%d, size=%Ld\",\n\t\t\t__entry->bo, __entry->old_placement,\n\t\t\t__entry->new_placement, __entry->bo_size)\n);\n\nTRACE_EVENT(amdgpu_ib_pipe_sync,\n\t    TP_PROTO(struct amdgpu_job *sched_job, struct dma_fence *fence),\n\t    TP_ARGS(sched_job, fence),\n\t    TP_STRUCT__entry(\n\t\t\t     __string(ring, sched_job->base.sched->name)\n\t\t\t     __field(uint64_t, id)\n\t\t\t     __field(struct dma_fence *, fence)\n\t\t\t     __field(uint64_t, ctx)\n\t\t\t     __field(unsigned, seqno)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __assign_str(ring, sched_job->base.sched->name);\n\t\t\t   __entry->id = sched_job->base.id;\n\t\t\t   __entry->fence = fence;\n\t\t\t   __entry->ctx = fence->context;\n\t\t\t   __entry->seqno = fence->seqno;\n\t\t\t   ),\n\t    TP_printk(\"job ring=%s, id=%llu, need pipe sync to fence=%p, context=%llu, seq=%u\",\n\t\t      __get_str(ring), __entry->id,\n\t\t      __entry->fence, __entry->ctx,\n\t\t      __entry->seqno)\n);\n\nTRACE_EVENT(amdgpu_reset_reg_dumps,\n\t    TP_PROTO(uint32_t address, uint32_t value),\n\t    TP_ARGS(address, value),\n\t    TP_STRUCT__entry(\n\t\t\t     __field(uint32_t, address)\n\t\t\t     __field(uint32_t, value)\n\t\t\t     ),\n\t    TP_fast_assign(\n\t\t\t   __entry->address = address;\n\t\t\t   __entry->value = value;\n\t\t\t   ),\n\t    TP_printk(\"amdgpu register dump 0x%x: 0x%x\",\n\t\t      __entry->address,\n\t\t      __entry->value)\n);\n\n#undef AMDGPU_JOB_GET_TIMELINE_NAME\n#endif\n\n \n#undef TRACE_INCLUDE_PATH\n#define TRACE_INCLUDE_PATH ../../drivers/gpu/drm/amd/amdgpu\n#include <trace/define_trace.h>\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}