{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 20 10:12:57 2020 " "Info: Processing started: Tue Oct 20 10:12:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IIR_filter -c IIR_filter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IIR_filter -c IIR_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acamp/desktop/lab_isa/lab1/vhdl_source/components/saturator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/acamp/desktop/lab_isa/lab1/vhdl_source/components/saturator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Saturator-Behavior " "Info: Found design unit 1: Saturator-Behavior" {  } { { "../VHDL_source/components/Saturator.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/Saturator.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Saturator " "Info: Found entity 1: Saturator" {  } { { "../VHDL_source/components/Saturator.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/Saturator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acamp/desktop/lab_isa/lab1/vhdl_source/components/registersigned.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/acamp/desktop/lab_isa/lab1/vhdl_source/components/registersigned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterSigned-rtl " "Info: Found design unit 1: RegisterSigned-rtl" {  } { { "../VHDL_source/components/RegisterSigned.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/RegisterSigned.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegisterSigned " "Info: Found entity 1: RegisterSigned" {  } { { "../VHDL_source/components/RegisterSigned.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/RegisterSigned.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acamp/desktop/lab_isa/lab1/vhdl_source/components/multiplier.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/acamp/desktop/lab_isa/lab1/vhdl_source/components/multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-Behavior " "Info: Found design unit 1: multiplier-Behavior" {  } { { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Info: Found entity 1: multiplier" {  } { { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acamp/desktop/lab_isa/lab1/vhdl_source/components/ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/acamp/desktop/lab_isa/lab1/vhdl_source/components/ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF-rtl " "Info: Found design unit 1: FF-rtl" {  } { { "../VHDL_source/components/FF.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/FF.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FF " "Info: Found entity 1: FF" {  } { { "../VHDL_source/components/FF.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/FF.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acamp/desktop/lab_isa/lab1/vhdl_source/components/counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/acamp/desktop/lab_isa/lab1/vhdl_source/components/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavior " "Info: Found design unit 1: Counter-Behavior" {  } { { "../VHDL_source/components/Counter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/Counter.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Info: Found entity 1: Counter" {  } { { "../VHDL_source/components/Counter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/Counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acamp/desktop/lab_isa/lab1/vhdl_source/components/adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/acamp/desktop/lab_isa/lab1/vhdl_source/components/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-Behavior " "Info: Found design unit 1: adder-Behavior" {  } { { "../VHDL_source/components/adder.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/adder.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "../VHDL_source/components/adder.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/adder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acamp/desktop/lab_isa/lab1/vhdl_source/iir_filter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/acamp/desktop/lab_isa/lab1/vhdl_source/iir_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IIR_filter-structure " "Info: Found design unit 1: IIR_filter-structure" {  } { { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IIR_filter " "Info: Found entity 1: IIR_filter" {  } { { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "IIR_filter " "Info: Elaborating entity \"IIR_filter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a0_in IIR_filter.vhd(79) " "Warning (10036): Verilog HDL or VHDL warning at IIR_filter.vhd(79): object \"a0_in\" assigned a value but never read" {  } { { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSigned RegisterSigned:DIN_reg " "Info: Elaborating entity \"RegisterSigned\" for hierarchy \"RegisterSigned:DIN_reg\"" {  } { { "../VHDL_source/IIR_filter.vhd" "DIN_reg" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF FF:VIN_reg " "Info: Elaborating entity \"FF\" for hierarchy \"FF:VIN_reg\"" {  } { { "../VHDL_source/IIR_filter.vhd" "VIN_reg" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:mult_b0 " "Info: Elaborating entity \"multiplier\" for hierarchy \"multiplier:mult_b0\"" {  } { { "../VHDL_source/IIR_filter.vhd" "mult_b0" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add_b0 " "Info: Elaborating entity \"adder\" for hierarchy \"adder:add_b0\"" {  } { { "../VHDL_source/IIR_filter.vhd" "add_b0" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:count " "Info: Elaborating entity \"Counter\" for hierarchy \"Counter:count\"" {  } { { "../VHDL_source/IIR_filter.vhd" "count" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSigned RegisterSigned:DOUT_reg " "Info: Elaborating entity \"RegisterSigned\" for hierarchy \"RegisterSigned:DOUT_reg\"" {  } { { "../VHDL_source/IIR_filter.vhd" "DOUT_reg" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 187 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Saturator Saturator:saturation " "Info: Elaborating entity \"Saturator\" for hierarchy \"Saturator:saturation\"" {  } { { "../VHDL_source/IIR_filter.vhd" "saturation" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "multiplier:mult_b0\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multiplier:mult_b0\|Mult0\"" {  } { { "../VHDL_source/components/multiplier.vhd" "Mult0" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "multiplier:mult_b1\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multiplier:mult_b1\|Mult0\"" {  } { { "../VHDL_source/components/multiplier.vhd" "Mult0" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "multiplier:mult_a0\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multiplier:mult_a0\|Mult0\"" {  } { { "../VHDL_source/components/multiplier.vhd" "Mult0" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier:mult_b0\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"multiplier:mult_b0\|lpm_mult:Mult0\"" {  } { { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier:mult_b0\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"multiplier:mult_b0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Info: Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Info: Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Info: Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j9t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_j9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j9t " "Info: Found entity 1: mult_j9t" {  } { { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "3 " "Info: Converted 3 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 3 " "Info: Used 3 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 3 3 " "Info: Used 3 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 3 DSP blocks" {  } {  } 0 0 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "" 0 -1}  } {  } 0 0 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "" 0 -1} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "3 " "Info: Converted the following 3 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_out2 " "Info: DSP block output node \"multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_out2\"" {  } { { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 160 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_MAC_MULT_NODE" "multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 160 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 160 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) multiplier:mult_b1\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"multiplier:mult_b1\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "multiplier:mult_b1\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_out2 " "Info: DSP block output node \"multiplier:mult_b1\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_out2\"" {  } { { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 143 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_MAC_MULT_NODE" "multiplier:mult_b1\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"multiplier:mult_b1\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 143 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 143 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) multiplier:mult_b0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"multiplier:mult_b0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "multiplier:mult_b0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_out2 " "Info: DSP block output node \"multiplier:mult_b0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_out2\"" {  } { { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 135 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_MAC_MULT_NODE" "multiplier:mult_b0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"multiplier:mult_b0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 135 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 135 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "" 0 -1} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Info: Used 0 DSP blocks after DSP block balancing" {  } {  } 0 0 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "" 0 -1}  } {  } 0 0 "Converted %1!d! DSP block slices" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Elaborated megafunction instantiation \"multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Instantiated megafunction \"multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Info: Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Info: Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Info: Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Info: Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Info: Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 12 " "Info: Parameter \"dataa_width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 10 " "Info: Parameter \"datab_width\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Info: Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Info: Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Info: Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Info: Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Info: Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Info: Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Info: Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Info: Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Info: Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Info: Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_4dh1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mac_mult_4dh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_4dh1 " "Info: Found entity 1: mac_mult_4dh1" {  } { { "db/mac_mult_4dh1.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mac_mult_4dh1.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ujo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_ujo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ujo " "Info: Found entity 1: mult_ujo" {  } { { "db/mult_ujo.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_ujo.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_out:mac_out2 " "Info: Elaborated megafunction instantiation \"multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 44 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_out:mac_out2 " "Info: Instantiated megafunction \"multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Info: Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 22 " "Info: Parameter \"dataa_width\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Info: Parameter \"datab_width\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Info: Parameter \"datac_width\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Info: Parameter \"datad_width\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Info: Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Info: Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Info: Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Info: Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Info: Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Info: Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Info: Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Info: Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Info: Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Info: Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Info: Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Info: Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Info: Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Info: Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Info: Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Info: Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Info: Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Info: Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Info: Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Info: Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Info: Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Info: Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Info: Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Info: Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Info: Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Info: Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 44 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_iv82.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mac_out_iv82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_iv82 " "Info: Found entity 1: mac_out_iv82" {  } { { "db/mac_out_iv82.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mac_out_iv82.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Warning: Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier:mult_b0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le3a\[12\] " "Warning (14320): Synthesized away node \"multiplier:mult_b0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le3a\[12\]\"" {  } { { "db/mult_ujo.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_ujo.tdf" 42 6 0 } } { "db/mac_mult_4dh1.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mac_mult_4dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier:mult_b0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le3a\[11\] " "Warning (14320): Synthesized away node \"multiplier:mult_b0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le3a\[11\]\"" {  } { { "db/mult_ujo.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_ujo.tdf" 42 6 0 } } { "db/mac_mult_4dh1.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mac_mult_4dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier:mult_b0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le5a\[12\] " "Warning (14320): Synthesized away node \"multiplier:mult_b0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le5a\[12\]\"" {  } { { "db/mult_ujo.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_ujo.tdf" 43 6 0 } } { "db/mac_mult_4dh1.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mac_mult_4dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier:mult_b0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le5a\[11\] " "Warning (14320): Synthesized away node \"multiplier:mult_b0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le5a\[11\]\"" {  } { { "db/mult_ujo.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_ujo.tdf" 43 6 0 } } { "db/mac_mult_4dh1.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mac_mult_4dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier:mult_b1\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le3a\[12\] " "Warning (14320): Synthesized away node \"multiplier:mult_b1\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le3a\[12\]\"" {  } { { "db/mult_ujo.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_ujo.tdf" 42 6 0 } } { "db/mac_mult_4dh1.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mac_mult_4dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 143 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier:mult_b1\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le3a\[11\] " "Warning (14320): Synthesized away node \"multiplier:mult_b1\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le3a\[11\]\"" {  } { { "db/mult_ujo.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_ujo.tdf" 42 6 0 } } { "db/mac_mult_4dh1.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mac_mult_4dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 143 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier:mult_b1\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le5a\[12\] " "Warning (14320): Synthesized away node \"multiplier:mult_b1\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le5a\[12\]\"" {  } { { "db/mult_ujo.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_ujo.tdf" 43 6 0 } } { "db/mac_mult_4dh1.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mac_mult_4dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 143 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier:mult_b1\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le5a\[11\] " "Warning (14320): Synthesized away node \"multiplier:mult_b1\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le5a\[11\]\"" {  } { { "db/mult_ujo.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_ujo.tdf" 43 6 0 } } { "db/mac_mult_4dh1.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mac_mult_4dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 143 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le3a\[12\] " "Warning (14320): Synthesized away node \"multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le3a\[12\]\"" {  } { { "db/mult_ujo.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_ujo.tdf" 42 6 0 } } { "db/mac_mult_4dh1.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mac_mult_4dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le3a\[11\] " "Warning (14320): Synthesized away node \"multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le3a\[11\]\"" {  } { { "db/mult_ujo.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_ujo.tdf" 42 6 0 } } { "db/mac_mult_4dh1.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mac_mult_4dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le5a\[12\] " "Warning (14320): Synthesized away node \"multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le5a\[12\]\"" {  } { { "db/mult_ujo.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_ujo.tdf" 43 6 0 } } { "db/mac_mult_4dh1.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mac_mult_4dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le5a\[11\] " "Warning (14320): Synthesized away node \"multiplier:mult_a0\|lpm_mult:Mult0\|mult_j9t:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_4dh1:auto_generated\|mult_ujo:mult1\|le5a\[11\]\"" {  } { { "db/mult_ujo.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_ujo.tdf" 43 6 0 } } { "db/mac_mult_4dh1.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mac_mult_4dh1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_j9t.tdf" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/Quartus project/db/mult_j9t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 16 -1 0 } } { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "564 " "Info: Ignored 564 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "24 " "Info: Ignored 24 CARRY_SUM buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "" 0 -1} { "Info" "IMLS_MLS_IGNORED_SOFT" "540 " "Info: Ignored 540 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Warning: Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a0\[0\] " "Warning (15610): No output dependent on input pin \"a0\[0\]\"" {  } { { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a0\[1\] " "Warning (15610): No output dependent on input pin \"a0\[1\]\"" {  } { { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a0\[2\] " "Warning (15610): No output dependent on input pin \"a0\[2\]\"" {  } { { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a0\[3\] " "Warning (15610): No output dependent on input pin \"a0\[3\]\"" {  } { { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a0\[4\] " "Warning (15610): No output dependent on input pin \"a0\[4\]\"" {  } { { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a0\[5\] " "Warning (15610): No output dependent on input pin \"a0\[5\]\"" {  } { { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a0\[6\] " "Warning (15610): No output dependent on input pin \"a0\[6\]\"" {  } { { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a0\[7\] " "Warning (15610): No output dependent on input pin \"a0\[7\]\"" {  } { { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a0\[8\] " "Warning (15610): No output dependent on input pin \"a0\[8\]\"" {  } { { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a0\[9\] " "Warning (15610): No output dependent on input pin \"a0\[9\]\"" {  } { { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "589 " "Info: Implemented 589 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Info: Implemented 53 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "525 " "Info: Implemented 525 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Info: Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 20 10:13:05 2020 " "Info: Processing ended: Tue Oct 20 10:13:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
