
*** Running vivado
    with args -log design_1_Conv2D_HW_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Conv2D_HW_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_Conv2D_HW_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1318.102 ; gain = 0.023 ; free physical = 4450 ; free virtual = 24094
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rerecich/EE-390a/CNN/Midterm/IP-catalog/Legacy'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/scrap/users/Xilinx2022.2/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Conv2D_HW_0_0
Command: synth_design -top design_1_Conv2D_HW_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12605
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/scrap/users/Xilinx2022.2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1973.223 ; gain = 371.738 ; free physical = 2803 ; free virtual = 22447
Synthesis current peak Physical Memory [PSS] (MB): peak = 1293.885; parent = 1122.812; children = 171.073
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2983.508; parent = 1976.195; children = 1007.312
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Conv2D_HW_0_0' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ip/design_1_Conv2D_HW_0_0/synth/design_1_Conv2D_HW_0_0.vhd:121]
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW.vhd:12' bound to instance 'U0' of component 'Conv2D_HW' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ip/design_1_Conv2D_HW_0_0/synth/design_1_Conv2D_HW_0_0.vhd:293]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW.vhd:96]
INFO: [Synth 8-3491] module 'Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.vhd:12' bound to instance 'grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215' of component 'Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW.vhd:722]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.vhd:93]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 62 - type: integer 
	Parameter din1_WIDTH bound to: 62 - type: integer 
	Parameter dout_WIDTH bound to: 62 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_mul_62s_62s_62_5_1' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_62s_62s_62_5_1.vhd:10' bound to instance 'mul_62s_62s_62_5_1_U3' of component 'Conv2D_HW_mul_62s_62s_62_5_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.vhd:416]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_mul_62s_62s_62_5_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_62s_62s_62_5_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_mul_62s_62s_62_5_1' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_62s_62s_62_5_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 62 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_mul_32ns_32ns_62_2_1' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_32ns_62_2_1.vhd:10' bound to instance 'mul_32ns_32ns_62_2_1_U4' of component 'Conv2D_HW_mul_32ns_32ns_62_2_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.vhd:431]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_mul_32ns_32ns_62_2_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_32ns_62_2_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_mul_32ns_32ns_62_2_1' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_32ns_62_2_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 62 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_mul_32ns_32ns_62_2_1' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_32ns_62_2_1.vhd:10' bound to instance 'mul_32ns_32ns_62_2_1_U5' of component 'Conv2D_HW_mul_32ns_32ns_62_2_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.vhd:446]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 62 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 62 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_mul_62s_32ns_62_5_1' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_62s_32ns_62_5_1.vhd:10' bound to instance 'mul_62s_32ns_62_5_1_U6' of component 'Conv2D_HW_mul_62s_32ns_62_5_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.vhd:461]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_mul_62s_32ns_62_5_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_62s_32ns_62_5_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_mul_62s_32ns_62_5_1' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_62s_32ns_62_5_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_mul_32s_32s_52_2_1' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32s_32s_52_2_1.vhd:10' bound to instance 'mul_32s_32s_52_2_1_U7' of component 'Conv2D_HW_mul_32s_32s_52_2_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.vhd:476]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_mul_32s_32s_52_2_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32s_32s_52_2_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_mul_32s_32s_52_2_1' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32s_32s_52_2_1.vhd:26]
INFO: [Synth 8-3491] module 'Conv2D_HW_flow_control_loop_pipe_sequential_init' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_flow_control_loop_pipe_sequential_init.vhd:11' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'Conv2D_HW_flow_control_loop_pipe_sequential_init' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.vhd:491]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_flow_control_loop_pipe_sequential_init' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_flow_control_loop_pipe_sequential_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_flow_control_loop_pipe_sequential_init' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_flow_control_loop_pipe_sequential_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.vhd:93]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_control_s_axi' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_control_s_axi.vhd:10' bound to instance 'control_s_axi_U' of component 'Conv2D_HW_control_s_axi' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW.vhd:801]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_control_s_axi' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_control_s_axi.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_control_s_axi' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_control_s_axi.vhd:107]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:12' bound to instance 'gmem_m_axi_U' of component 'Conv2D_HW_gmem_m_axi' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW.vhd:841]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:119]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_load' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:514' bound to instance 'load_unit' of component 'Conv2D_HW_gmem_m_axi_load' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:320]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_load' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:551]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_fifo' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3173' bound to instance 'fifo_rreq' of component 'Conv2D_HW_gmem_m_axi_fifo' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:632]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_fifo' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_srl' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3413' bound to instance 'U_ffo_srl' of component 'Conv2D_HW_gmem_m_axi_srl' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3307]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_srl' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_srl' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_fifo' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3192]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_fifo' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3173' bound to instance 'buff_rdata' of component 'Conv2D_HW_gmem_m_axi_fifo' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:696]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_fifo__parameterized1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3192]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_mem' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3480' bound to instance 'U_ffo_mem' of component 'Conv2D_HW_gmem_m_axi_mem' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3362]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_mem' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3498]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_mem' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3498]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_fifo__parameterized1' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3192]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_load' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:551]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_store' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:1046' bound to instance 'store_unit' of component 'Conv2D_HW_gmem_m_axi_store' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:356]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_store' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:1085]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_fifo' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3173' bound to instance 'fifo_wreq' of component 'Conv2D_HW_gmem_m_axi_fifo' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:1187]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_fifo' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3173' bound to instance 'buff_wdata' of component 'Conv2D_HW_gmem_m_axi_fifo' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:1251]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_fifo__parameterized4' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3192]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_mem' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3480' bound to instance 'U_ffo_mem' of component 'Conv2D_HW_gmem_m_axi_mem' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3362]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_mem__parameterized1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3498]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_mem__parameterized1' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3498]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_fifo__parameterized4' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_fifo' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3173' bound to instance 'fifo_wrsp' of component 'Conv2D_HW_gmem_m_axi_fifo' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:1629]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_fifo__parameterized6' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_srl' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3413' bound to instance 'U_ffo_srl' of component 'Conv2D_HW_gmem_m_axi_srl' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3307]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_srl__parameterized1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_srl__parameterized1' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_fifo__parameterized6' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_fifo' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3173' bound to instance 'user_resp' of component 'Conv2D_HW_gmem_m_axi_fifo' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:1646]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_fifo__parameterized8' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_srl' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3413' bound to instance 'U_ffo_srl' of component 'Conv2D_HW_gmem_m_axi_srl' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3307]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_srl__parameterized3' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_srl__parameterized3' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_fifo__parameterized8' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3192]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_store' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:1085]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_read' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:1680' bound to instance 'bus_read' of component 'Conv2D_HW_gmem_m_axi_read' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:394]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_read' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:1728]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_reg_slice' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3048' bound to instance 'rs_rreq' of component 'Conv2D_HW_gmem_m_axi_reg_slice' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:1838]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_reg_slice' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3065]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_reg_slice' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3065]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_reg_slice' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3048' bound to instance 'rs_rdata' of component 'Conv2D_HW_gmem_m_axi_reg_slice' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:2078]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_reg_slice__parameterized1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3065]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_reg_slice__parameterized1' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3065]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_fifo' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3173' bound to instance 'fifo_rctl' of component 'Conv2D_HW_gmem_m_axi_fifo' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:2091]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_fifo' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3173' bound to instance 'fifo_burst' of component 'Conv2D_HW_gmem_m_axi_fifo' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:2108]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_read' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:1728]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_write' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:2145' bound to instance 'bus_write' of component 'Conv2D_HW_gmem_m_axi_write' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:444]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_write' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:2201]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_reg_slice' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3048' bound to instance 'rs_wreq' of component 'Conv2D_HW_gmem_m_axi_reg_slice' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:2356]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_fifo' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3173' bound to instance 'fifo_burst' of component 'Conv2D_HW_gmem_m_axi_fifo' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:2596]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_fifo__parameterized10' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_srl' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3413' bound to instance 'U_ffo_srl' of component 'Conv2D_HW_gmem_m_axi_srl' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3307]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_srl__parameterized5' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_srl__parameterized5' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_fifo__parameterized10' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3192]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_throttl' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:2764' bound to instance 'wreq_throttl' of component 'Conv2D_HW_gmem_m_axi_throttl' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:2686]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_throttl' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:2821]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_fifo' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3173' bound to instance 'req_fifo' of component 'Conv2D_HW_gmem_m_axi_fifo' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:2963]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_fifo__parameterized12' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_srl' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3413' bound to instance 'U_ffo_srl' of component 'Conv2D_HW_gmem_m_axi_srl' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3307]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_srl__parameterized7' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_srl__parameterized7' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_fifo__parameterized12' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_reg_slice' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3048' bound to instance 'rs_req' of component 'Conv2D_HW_gmem_m_axi_reg_slice' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:2980]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_reg_slice__parameterized4' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3065]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_reg_slice__parameterized4' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3065]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_fifo' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3173' bound to instance 'data_fifo' of component 'Conv2D_HW_gmem_m_axi_fifo' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3022]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_fifo__parameterized14' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_srl' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3413' bound to instance 'U_ffo_srl' of component 'Conv2D_HW_gmem_m_axi_srl' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3307]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_srl__parameterized9' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_srl__parameterized9' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_fifo__parameterized14' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3192]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_throttl' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:2821]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_reg_slice' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3048' bound to instance 'rs_resp' of component 'Conv2D_HW_gmem_m_axi_reg_slice' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:2722]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_gmem_m_axi_reg_slice__parameterized6' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3065]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_reg_slice__parameterized6' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3065]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_gmem_m_axi_fifo' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:3173' bound to instance 'fifo_resp' of component 'Conv2D_HW_gmem_m_axi_fifo' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:2735]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi_write' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:2201]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_gmem_m_axi' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_gmem_m_axi.vhd:119]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_mul_32ns_32ns_64_2_1' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_32ns_64_2_1.vhd:10' bound to instance 'mul_32ns_32ns_64_2_1_U28' of component 'Conv2D_HW_mul_32ns_32ns_64_2_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW.vhd:931]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_mul_32ns_32ns_64_2_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_32ns_64_2_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_mul_32ns_32ns_64_2_1' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_32ns_64_2_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_mul_32ns_64ns_96_5_1' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_64ns_96_5_1.vhd:10' bound to instance 'mul_32ns_64ns_96_5_1_U29' of component 'Conv2D_HW_mul_32ns_64ns_96_5_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW.vhd:946]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_mul_32ns_64ns_96_5_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_64ns_96_5_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_mul_32ns_64ns_96_5_1' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_64ns_96_5_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 62 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_mul_32ns_32ns_62_2_1' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_32ns_62_2_1.vhd:10' bound to instance 'mul_32ns_32ns_62_2_1_U30' of component 'Conv2D_HW_mul_32ns_32ns_62_2_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW.vhd:961]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 33 - type: integer 
	Parameter dout_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_mul_32ns_33ns_65_2_1' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_33ns_65_2_1.vhd:10' bound to instance 'mul_32ns_33ns_65_2_1_U31' of component 'Conv2D_HW_mul_32ns_33ns_65_2_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW.vhd:976]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_mul_32ns_33ns_65_2_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_33ns_65_2_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_mul_32ns_33ns_65_2_1' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_33ns_65_2_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 33 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_mul_32ns_33s_64_2_1' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_33s_64_2_1.vhd:10' bound to instance 'mul_32ns_33s_64_2_1_U32' of component 'Conv2D_HW_mul_32ns_33s_64_2_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW.vhd:991]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_mul_32ns_33s_64_2_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_33s_64_2_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_mul_32ns_33s_64_2_1' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_33s_64_2_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 35 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_mul_64s_35s_64_5_1' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_64s_35s_64_5_1.vhd:10' bound to instance 'mul_64s_35s_64_5_1_U33' of component 'Conv2D_HW_mul_64s_35s_64_5_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW.vhd:1006]
INFO: [Synth 8-638] synthesizing module 'Conv2D_HW_mul_64s_35s_64_5_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_64s_35s_64_5_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW_mul_64s_35s_64_5_1' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_64s_35s_64_5_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 62 - type: integer 
INFO: [Synth 8-3491] module 'Conv2D_HW_mul_32ns_32ns_62_2_1' declared at '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_mul_32ns_32ns_62_2_1.vhd:10' bound to instance 'mul_32ns_32ns_62_2_1_U34' of component 'Conv2D_HW_mul_32ns_32ns_62_2_1' [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW.vhd:1021]
INFO: [Synth 8-256] done synthesizing module 'Conv2D_HW' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'design_1_Conv2D_HW_0_0' (0#1) [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ip/design_1_Conv2D_HW_0_0/synth/design_1_Conv2D_HW_0_0.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW_control_s_axi.vhd:384]
WARNING: [Synth 8-7129] Port reset in module Conv2D_HW_mul_32ns_32ns_62_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Conv2D_HW_mul_64s_35s_64_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Conv2D_HW_mul_32ns_33s_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Conv2D_HW_mul_32ns_33ns_65_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Conv2D_HW_mul_32ns_64ns_96_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Conv2D_HW_mul_32ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module Conv2D_HW_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module Conv2D_HW_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module Conv2D_HW_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module Conv2D_HW_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module Conv2D_HW_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module Conv2D_HW_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module Conv2D_HW_gmem_m_axi_srl__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module Conv2D_HW_gmem_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module Conv2D_HW_flow_control_loop_pipe_sequential_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Conv2D_HW_mul_32s_32s_52_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Conv2D_HW_mul_62s_32ns_62_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Conv2D_HW_mul_62s_62s_62_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_AWREADY in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_WREADY in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BVALID in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2071.160 ; gain = 469.676 ; free physical = 2785 ; free virtual = 22431
Synthesis current peak Physical Memory [PSS] (MB): peak = 1293.885; parent = 1122.812; children = 171.073
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3078.477; parent = 2071.164; children = 1007.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2086.004 ; gain = 484.520 ; free physical = 2778 ; free virtual = 22423
Synthesis current peak Physical Memory [PSS] (MB): peak = 1293.885; parent = 1122.812; children = 171.073
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3093.320; parent = 2086.008; children = 1007.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2086.004 ; gain = 484.520 ; free physical = 2776 ; free virtual = 22422
Synthesis current peak Physical Memory [PSS] (MB): peak = 1293.885; parent = 1122.812; children = 171.073
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3093.320; parent = 2086.008; children = 1007.312
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2086.004 ; gain = 0.000 ; free physical = 2755 ; free virtual = 22400
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ip/design_1_Conv2D_HW_0_0/constraints/Conv2D_HW_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ip/design_1_Conv2D_HW_0_0/constraints/Conv2D_HW_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.runs/design_1_Conv2D_HW_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.runs/design_1_Conv2D_HW_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2249.754 ; gain = 0.000 ; free physical = 2569 ; free virtual = 22214
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2249.754 ; gain = 0.000 ; free physical = 2561 ; free virtual = 22206
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/scrap/users/Xilinx2022.2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2249.754 ; gain = 648.270 ; free physical = 2842 ; free virtual = 22488
Synthesis current peak Physical Memory [PSS] (MB): peak = 1293.885; parent = 1122.812; children = 171.073
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3225.055; parent = 2217.742; children = 1007.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2249.754 ; gain = 648.270 ; free physical = 2842 ; free virtual = 22488
Synthesis current peak Physical Memory [PSS] (MB): peak = 1293.885; parent = 1122.812; children = 171.073
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3225.055; parent = 2217.742; children = 1007.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.runs/design_1_Conv2D_HW_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2249.754 ; gain = 648.270 ; free physical = 2840 ; free virtual = 22486
Synthesis current peak Physical Memory [PSS] (MB): peak = 1293.885; parent = 1122.812; children = 171.073
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3225.055; parent = 2217.742; children = 1007.312
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Conv2D_HW_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Conv2D_HW_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Conv2D_HW_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Conv2D_HW_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Conv2D_HW_gmem_m_axi_reg_slice__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Conv2D_HW_gmem_m_axi_reg_slice__parameterized6'
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln32_cast_reg_654_reg' and it is trimmed from '64' to '33' bits. [/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/ipshared/cff6/hdl/vhdl/Conv2D_HW.vhd:1123]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Conv2D_HW_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Conv2D_HW_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Conv2D_HW_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Conv2D_HW_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Conv2D_HW_gmem_m_axi_reg_slice__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Conv2D_HW_gmem_m_axi_reg_slice__parameterized6'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2249.754 ; gain = 648.270 ; free physical = 2820 ; free virtual = 22467
Synthesis current peak Physical Memory [PSS] (MB): peak = 1293.885; parent = 1122.812; children = 171.073
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3225.055; parent = 2217.742; children = 1007.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   96 Bit       Adders := 1     
	   2 Input   65 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 10    
	   2 Input   63 Bit       Adders := 1     
	   2 Input   62 Bit       Adders := 4     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   35 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 9     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 17    
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               96 Bit    Registers := 12    
	               72 Bit    Registers := 3     
	               65 Bit    Registers := 4     
	               64 Bit    Registers := 29    
	               63 Bit    Registers := 1     
	               62 Bit    Registers := 32    
	               52 Bit    Registers := 3     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 8     
	               32 Bit    Registers := 48    
	               27 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 111   
+---Multipliers : 
	              32x64  Multipliers := 1     
	              32x33  Multipliers := 1     
	              33x33  Multipliers := 1     
	              35x64  Multipliers := 1     
	              62x62  Multipliers := 1     
	              32x32  Multipliers := 6     
	              33x62  Multipliers := 1     
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              540 Bit	(15 X 36 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   5 Input   64 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 9     
	   2 Input   62 Bit        Muxes := 7     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input   27 Bit        Muxes := 1     
	  28 Input   27 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 16    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 15    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 66    
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 99    
	   3 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_32ns_32ns_62_2_1_U4/tmp_product, operation Mode is: A*B2.
DSP Report: register add_ln840_reg_851_reg is absorbed into DSP mul_32ns_32ns_62_2_1_U4/tmp_product.
DSP Report: operator mul_32ns_32ns_62_2_1_U4/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U4/tmp_product.
DSP Report: operator mul_32ns_32ns_62_2_1_U4/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U4/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_62_2_1_U4/p_tmp_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register add_ln840_reg_851_reg is absorbed into DSP mul_32ns_32ns_62_2_1_U4/p_tmp_reg.
DSP Report: register mul_32ns_32ns_62_2_1_U4/p_tmp_reg is absorbed into DSP mul_32ns_32ns_62_2_1_U4/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_62_2_1_U4/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U4/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_62_2_1_U4/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U4/p_tmp_reg.
DSP Report: Generating DSP mul_32ns_32ns_62_2_1_U4/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_62_2_1_U4/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U4/tmp_product.
DSP Report: operator mul_32ns_32ns_62_2_1_U4/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U4/tmp_product.
DSP Report: operator mul_32ns_32ns_62_2_1_U4/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U4/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_62_2_1_U4/p_tmp_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_62_2_1_U4/p_tmp_reg is absorbed into DSP mul_32ns_32ns_62_2_1_U4/p_tmp_reg.
DSP Report: register mul_32ns_32ns_62_2_1_U4/p_tmp_reg is absorbed into DSP mul_32ns_32ns_62_2_1_U4/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_62_2_1_U4/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U4/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_62_2_1_U4/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U4/p_tmp_reg.
DSP Report: Generating DSP mul_62s_32ns_62_5_1_U6/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff0_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff0_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff0_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff0_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff0_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff0_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff0_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff0_reg.
DSP Report: operator mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff0_reg.
DSP Report: operator mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff0_reg.
DSP Report: Generating DSP mul_62s_32ns_62_5_1_U6/buff1_reg, operation Mode is: (PCIN>>17)+(A*B'')'.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff1_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff1_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff1_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff0_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: operator mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: operator mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: Generating DSP mul_62s_32ns_62_5_1_U6/buff0_reg, operation Mode is: (A''*B)'.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff0_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff0_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff0_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff0_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff0_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff0_reg.
DSP Report: operator mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff0_reg.
DSP Report: operator mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff0_reg.
DSP Report: Generating DSP mul_62s_32ns_62_5_1_U6/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/tmp_product.
DSP Report: register mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/tmp_product.
DSP Report: register mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/tmp_product.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff0_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/tmp_product.
DSP Report: operator mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/tmp_product.
DSP Report: operator mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/tmp_product.
DSP Report: Generating DSP mul_62s_32ns_62_5_1_U6/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff1_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff1_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff1_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff0_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: operator mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: operator mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: Generating DSP mul_62s_32ns_62_5_1_U6/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff0_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff0_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff0_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff0_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff0_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff0_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff0_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff0_reg.
DSP Report: operator mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff0_reg.
DSP Report: operator mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff0_reg.
DSP Report: Generating DSP mul_62s_32ns_62_5_1_U6/tmp_product, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/tmp_product.
DSP Report: register mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/tmp_product.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff0_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/tmp_product.
DSP Report: operator mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/tmp_product.
DSP Report: operator mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/tmp_product.
DSP Report: Generating DSP mul_62s_32ns_62_5_1_U6/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff1_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff1_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff1_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff1_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: register mul_62s_32ns_62_5_1_U6/buff0_reg is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: operator mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: operator mul_62s_32ns_62_5_1_U6/tmp_product is absorbed into DSP mul_62s_32ns_62_5_1_U6/buff1_reg.
DSP Report: Generating DSP mul_62s_62s_62_5_1_U3/buff1_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: Generating DSP mul_62s_62s_62_5_1_U3/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: Generating DSP mul_62s_62s_62_5_1_U3/tmp_product, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: register mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: register mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: Generating DSP mul_62s_62s_62_5_1_U3/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: Generating DSP mul_62s_62s_62_5_1_U3/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: Generating DSP mul_62s_62s_62_5_1_U3/tmp_product, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: register mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: register mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: Generating DSP mul_62s_62s_62_5_1_U3/buff1_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: Generating DSP mul_62s_62s_62_5_1_U3/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: Generating DSP mul_62s_62s_62_5_1_U3/tmp_product, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: register mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: register mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: Generating DSP mul_62s_62s_62_5_1_U3/buff1_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: Generating DSP mul_62s_62s_62_5_1_U3/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: Generating DSP mul_62s_62s_62_5_1_U3/tmp_product, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: register mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: register mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: Generating DSP mul_62s_62s_62_5_1_U3/buff1_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: Generating DSP mul_62s_62s_62_5_1_U3/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff0_reg.
DSP Report: Generating DSP mul_62s_62s_62_5_1_U3/tmp_product, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: register mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: register mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/tmp_product.
DSP Report: Generating DSP mul_62s_62s_62_5_1_U3/buff1_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff1_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: register mul_62s_62s_62_5_1_U3/buff0_reg is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: operator mul_62s_62s_62_5_1_U3/tmp_product is absorbed into DSP mul_62s_62s_62_5_1_U3/buff1_reg.
DSP Report: Generating DSP mul_32ns_32ns_62_2_1_U5/tmp_product, operation Mode is: A*B2.
DSP Report: register add_ln840_1_reg_869_reg is absorbed into DSP mul_32ns_32ns_62_2_1_U5/tmp_product.
DSP Report: operator mul_32ns_32ns_62_2_1_U5/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U5/tmp_product.
DSP Report: operator mul_32ns_32ns_62_2_1_U5/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U5/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_62_2_1_U5/p_tmp_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register add_ln840_1_reg_869_reg is absorbed into DSP mul_32ns_32ns_62_2_1_U5/p_tmp_reg.
DSP Report: register mul_32ns_32ns_62_2_1_U5/p_tmp_reg is absorbed into DSP mul_32ns_32ns_62_2_1_U5/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_62_2_1_U5/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U5/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_62_2_1_U5/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U5/p_tmp_reg.
DSP Report: Generating DSP mul_32ns_32ns_62_2_1_U5/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_62_2_1_U5/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U5/tmp_product.
DSP Report: operator mul_32ns_32ns_62_2_1_U5/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U5/tmp_product.
DSP Report: operator mul_32ns_32ns_62_2_1_U5/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U5/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_62_2_1_U5/p_tmp_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_62_2_1_U5/p_tmp_reg is absorbed into DSP mul_32ns_32ns_62_2_1_U5/p_tmp_reg.
DSP Report: register mul_32ns_32ns_62_2_1_U5/p_tmp_reg is absorbed into DSP mul_32ns_32ns_62_2_1_U5/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_62_2_1_U5/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U5/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_62_2_1_U5/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U5/p_tmp_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U7/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_52_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U7/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U7/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U7/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U7/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U7/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register filterValue_reg_961_pp0_iter8_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U7/p_tmp_reg.
DSP Report: register filterValue_reg_961_pp0_iter9_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U7/p_tmp_reg.
DSP Report: register mul_32s_32s_52_2_1_U7/p_tmp_reg is absorbed into DSP mul_32s_32s_52_2_1_U7/p_tmp_reg.
DSP Report: operator mul_32s_32s_52_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U7/p_tmp_reg.
DSP Report: operator mul_32s_32s_52_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U7/p_tmp_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U7/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32s_32s_52_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U7/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U7/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U7/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U7/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U7/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U7/p_tmp_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register filterValue_reg_961_pp0_iter8_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U7/p_tmp_reg.
DSP Report: register filterValue_reg_961_pp0_iter9_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U7/p_tmp_reg.
DSP Report: register mul_32s_32s_52_2_1_U7/p_tmp_reg is absorbed into DSP mul_32s_32s_52_2_1_U7/p_tmp_reg.
DSP Report: register mul_32s_32s_52_2_1_U7/p_tmp_reg is absorbed into DSP mul_32s_32s_52_2_1_U7/p_tmp_reg.
DSP Report: operator mul_32s_32s_52_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U7/p_tmp_reg.
DSP Report: operator mul_32s_32s_52_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U7/p_tmp_reg.
DSP Report: Generating DSP mul_32ns_33ns_65_2_1_U31/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_33ns_65_2_1_U31/tmp_product is absorbed into DSP mul_32ns_33ns_65_2_1_U31/tmp_product.
DSP Report: operator mul_32ns_33ns_65_2_1_U31/tmp_product is absorbed into DSP mul_32ns_33ns_65_2_1_U31/tmp_product.
DSP Report: operator mul_32ns_33ns_65_2_1_U31/tmp_product is absorbed into DSP mul_32ns_33ns_65_2_1_U31/tmp_product.
DSP Report: Generating DSP mul_32ns_33ns_65_2_1_U31/p_tmp_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register sub_i_i464_reg_617_reg is absorbed into DSP mul_32ns_33ns_65_2_1_U31/p_tmp_reg.
DSP Report: register mul_32ns_33ns_65_2_1_U31/p_tmp_reg is absorbed into DSP mul_32ns_33ns_65_2_1_U31/p_tmp_reg.
DSP Report: operator mul_32ns_33ns_65_2_1_U31/tmp_product is absorbed into DSP mul_32ns_33ns_65_2_1_U31/p_tmp_reg.
DSP Report: operator mul_32ns_33ns_65_2_1_U31/tmp_product is absorbed into DSP mul_32ns_33ns_65_2_1_U31/p_tmp_reg.
DSP Report: Generating DSP mul_32ns_33ns_65_2_1_U31/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32ns_33ns_65_2_1_U31/tmp_product is absorbed into DSP mul_32ns_33ns_65_2_1_U31/tmp_product.
DSP Report: operator mul_32ns_33ns_65_2_1_U31/tmp_product is absorbed into DSP mul_32ns_33ns_65_2_1_U31/tmp_product.
DSP Report: operator mul_32ns_33ns_65_2_1_U31/tmp_product is absorbed into DSP mul_32ns_33ns_65_2_1_U31/tmp_product.
DSP Report: Generating DSP mul_32ns_33ns_65_2_1_U31/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sub_i_i464_reg_617_reg is absorbed into DSP mul_32ns_33ns_65_2_1_U31/p_tmp_reg.
DSP Report: register mul_32ns_33ns_65_2_1_U31/p_tmp_reg is absorbed into DSP mul_32ns_33ns_65_2_1_U31/p_tmp_reg.
DSP Report: operator mul_32ns_33ns_65_2_1_U31/tmp_product is absorbed into DSP mul_32ns_33ns_65_2_1_U31/p_tmp_reg.
DSP Report: operator mul_32ns_33ns_65_2_1_U31/tmp_product is absorbed into DSP mul_32ns_33ns_65_2_1_U31/p_tmp_reg.
DSP Report: Generating DSP mul_32ns_33s_64_2_1_U32/tmp_product, operation Mode is: A''*B2.
DSP Report: register select_ln1027_1_reg_705_reg is absorbed into DSP mul_32ns_33s_64_2_1_U32/tmp_product.
DSP Report: register mul_32ns_33s_64_2_1_U32/tmp_product is absorbed into DSP mul_32ns_33s_64_2_1_U32/tmp_product.
DSP Report: register mul_32ns_33s_64_2_1_U32/tmp_product is absorbed into DSP mul_32ns_33s_64_2_1_U32/tmp_product.
DSP Report: operator mul_32ns_33s_64_2_1_U32/tmp_product is absorbed into DSP mul_32ns_33s_64_2_1_U32/tmp_product.
DSP Report: operator mul_32ns_33s_64_2_1_U32/tmp_product is absorbed into DSP mul_32ns_33s_64_2_1_U32/tmp_product.
DSP Report: Generating DSP mul_32ns_33s_64_2_1_U32/p_tmp_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register sub_i_i464_reg_617_reg is absorbed into DSP mul_32ns_33s_64_2_1_U32/p_tmp_reg.
DSP Report: register add_ln32_cast_reg_654_reg is absorbed into DSP mul_32ns_33s_64_2_1_U32/p_tmp_reg.
DSP Report: register select_ln1027_1_reg_705_reg is absorbed into DSP mul_32ns_33s_64_2_1_U32/p_tmp_reg.
DSP Report: register mul_32ns_33s_64_2_1_U32/p_tmp_reg is absorbed into DSP mul_32ns_33s_64_2_1_U32/p_tmp_reg.
DSP Report: operator mul_32ns_33s_64_2_1_U32/tmp_product is absorbed into DSP mul_32ns_33s_64_2_1_U32/p_tmp_reg.
DSP Report: operator mul_32ns_33s_64_2_1_U32/tmp_product is absorbed into DSP mul_32ns_33s_64_2_1_U32/p_tmp_reg.
DSP Report: Generating DSP mul_32ns_33s_64_2_1_U32/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32ns_33s_64_2_1_U32/tmp_product is absorbed into DSP mul_32ns_33s_64_2_1_U32/tmp_product.
DSP Report: register mul_32ns_33s_64_2_1_U32/tmp_product is absorbed into DSP mul_32ns_33s_64_2_1_U32/tmp_product.
DSP Report: register mul_32ns_33s_64_2_1_U32/tmp_product is absorbed into DSP mul_32ns_33s_64_2_1_U32/tmp_product.
DSP Report: operator mul_32ns_33s_64_2_1_U32/tmp_product is absorbed into DSP mul_32ns_33s_64_2_1_U32/tmp_product.
DSP Report: operator mul_32ns_33s_64_2_1_U32/tmp_product is absorbed into DSP mul_32ns_33s_64_2_1_U32/tmp_product.
DSP Report: Generating DSP mul_32ns_33s_64_2_1_U32/p_tmp_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register sub_i_i464_reg_617_reg is absorbed into DSP mul_32ns_33s_64_2_1_U32/p_tmp_reg.
DSP Report: register add_ln32_cast_reg_654_reg is absorbed into DSP mul_32ns_33s_64_2_1_U32/p_tmp_reg.
DSP Report: register mul_32ns_33s_64_2_1_U32/p_tmp_reg is absorbed into DSP mul_32ns_33s_64_2_1_U32/p_tmp_reg.
DSP Report: register mul_32ns_33s_64_2_1_U32/p_tmp_reg is absorbed into DSP mul_32ns_33s_64_2_1_U32/p_tmp_reg.
DSP Report: operator mul_32ns_33s_64_2_1_U32/tmp_product is absorbed into DSP mul_32ns_33s_64_2_1_U32/p_tmp_reg.
DSP Report: operator mul_32ns_33s_64_2_1_U32/tmp_product is absorbed into DSP mul_32ns_33s_64_2_1_U32/p_tmp_reg.
DSP Report: Generating DSP mul_64s_35s_64_5_1_U33/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_64s_35s_64_5_1_U33/buff0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: operator mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: operator mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: Generating DSP mul_64s_35s_64_5_1_U33/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_64s_35s_64_5_1_U33/buff1_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff1_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/b_reg0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff1_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: operator mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: operator mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: Generating DSP mul_64s_35s_64_5_1_U33/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_64s_35s_64_5_1_U33/b_reg0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: operator mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: operator mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: Generating DSP mul_64s_35s_64_5_1_U33/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/tmp_product.
DSP Report: register mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/tmp_product.
DSP Report: register mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/tmp_product.
DSP Report: register mul_64s_35s_64_5_1_U33/buff0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/tmp_product.
DSP Report: operator mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/tmp_product.
DSP Report: operator mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/tmp_product.
DSP Report: Generating DSP mul_64s_35s_64_5_1_U33/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_64s_35s_64_5_1_U33/b_reg0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff1_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff1_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff1_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: operator mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: operator mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: Generating DSP mul_64s_35s_64_5_1_U33/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_64s_35s_64_5_1_U33/buff0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: operator mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: operator mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/buff0_reg.
DSP Report: Generating DSP mul_64s_35s_64_5_1_U33/tmp_product, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_64s_35s_64_5_1_U33/b_reg0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/tmp_product.
DSP Report: register mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/tmp_product.
DSP Report: register mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/tmp_product.
DSP Report: register mul_64s_35s_64_5_1_U33/buff0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/tmp_product.
DSP Report: operator mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/tmp_product.
DSP Report: operator mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/tmp_product.
DSP Report: Generating DSP mul_64s_35s_64_5_1_U33/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_64s_35s_64_5_1_U33/buff1_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff1_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff1_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff1_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: register mul_64s_35s_64_5_1_U33/buff0_reg is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: operator mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: operator mul_64s_35s_64_5_1_U33/tmp_product is absorbed into DSP mul_64s_35s_64_5_1_U33/buff1_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U28/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_2_1_U28/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U28/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U28/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U28/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U28/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_64_2_1_U28/p_tmp_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U28/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U28/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U28/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U28/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U28/p_tmp_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U28/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_2_1_U28/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U28/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U28/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U28/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U28/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_64_2_1_U28/p_tmp_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U28/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U28/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U28/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U28/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U28/p_tmp_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U29/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U29/a_reg0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U29/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/a_reg0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U29/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U29/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U29/a_reg0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/tmp_product.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U29/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U29/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U29/tmp_product, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/tmp_product.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U29/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_32ns_64ns_96_5_1_U29/a_reg0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U29/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U29/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U29/buff1_reg.
DSP Report: Generating DSP mul_32ns_32ns_62_2_1_U34/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_62_2_1_U34/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U34/tmp_product.
DSP Report: operator mul_32ns_32ns_62_2_1_U34/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U34/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_62_2_1_U34/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_62_2_1_U34/p_tmp_reg is absorbed into DSP mul_32ns_32ns_62_2_1_U34/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_62_2_1_U34/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U34/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_62_2_1_U34/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U34/p_tmp_reg.
DSP Report: Generating DSP mul_32ns_32ns_62_2_1_U34/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_62_2_1_U34/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U34/tmp_product.
DSP Report: operator mul_32ns_32ns_62_2_1_U34/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U34/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_62_2_1_U34/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_62_2_1_U34/p_tmp_reg is absorbed into DSP mul_32ns_32ns_62_2_1_U34/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_62_2_1_U34/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U34/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_62_2_1_U34/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U34/p_tmp_reg.
DSP Report: Generating DSP mul_32ns_32ns_62_2_1_U30/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_62_2_1_U30/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U30/tmp_product.
DSP Report: operator mul_32ns_32ns_62_2_1_U30/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U30/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_62_2_1_U30/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_62_2_1_U30/p_tmp_reg is absorbed into DSP mul_32ns_32ns_62_2_1_U30/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_62_2_1_U30/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U30/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_62_2_1_U30/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U30/p_tmp_reg.
DSP Report: Generating DSP mul_32ns_32ns_62_2_1_U30/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_62_2_1_U30/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U30/tmp_product.
DSP Report: operator mul_32ns_32ns_62_2_1_U30/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U30/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_62_2_1_U30/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_62_2_1_U30/p_tmp_reg is absorbed into DSP mul_32ns_32ns_62_2_1_U30/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_62_2_1_U30/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U30/p_tmp_reg.
DSP Report: operator mul_32ns_32ns_62_2_1_U30/tmp_product is absorbed into DSP mul_32ns_32ns_62_2_1_U30/p_tmp_reg.
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module Conv2D_HW_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module Conv2D_HW_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module Conv2D_HW_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module Conv2D_HW_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module Conv2D_HW_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module Conv2D_HW_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_AWREADY in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_WREADY in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BVALID in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 is either unconnected or has no load
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[47]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[46]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[45]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[44]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[43]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[42]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[41]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[40]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[39]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[38]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[37]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[36]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[35]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[34]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[33]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[32]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[31]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[30]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[29]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[28]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[27]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[26]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[25]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[24]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[23]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[22]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[21]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[20]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[19]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[18]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[17]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[47]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[46]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[45]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[44]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[43]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[42]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[41]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[40]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[39]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[38]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[37]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[36]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[35]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[34]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[33]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[32]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[31]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[30]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[29]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[28]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[27]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[26]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[25]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[24]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[23]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[22]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[21]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[20]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[19]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[18]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_62_2_1_U4/p_tmp_reg[17]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[47]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[46]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[45]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[44]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[43]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[42]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[41]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[40]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[39]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[38]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[37]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[36]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[35]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[34]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[33]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[32]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[31]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[30]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[29]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[28]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[27]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[26]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[25]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[24]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[23]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[22]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[21]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[20]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[19]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[18]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[17]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[16]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[15]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[14]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[13]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[12]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[11]) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
WARNING: [Synth 8-3332] Sequential element (mul_62s_32ns_62_5_1_U6/buff1_reg[47]__0) is unused and will be removed from module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2249.754 ; gain = 648.270 ; free physical = 2786 ; free virtual = 22455
Synthesis current peak Physical Memory [PSS] (MB): peak = 1341.585; parent = 1153.719; children = 187.866
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3225.055; parent = 2217.742; children = 1007.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0/gmem_m_axi_U | load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0/gmem_m_axi_U | store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                  | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | A*B2                 | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17)+A2*B      | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | A2*B                 | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17)+A2*B      | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (A2*B'')'            | 18     | 11     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17)+(A*B'')'  | 16     | 11     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (A''*B)'             | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | PCIN+(A''*B2)'       | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17)+(A''*B)'  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (A''*B2)'            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17)+(A''*B)'  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN+(A''*B2)')'    | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (A2*B'')'            | 11     | 11     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (A''*B2)'            | 18     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17)+(A2*B'')' | 18     | 11     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN+(A''*B2)')'    | 18     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (A''*B2)'            | 18     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17)+(A2*B'')' | 18     | 11     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN+(A2*B'')')'    | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (A2*B'')'            | 18     | 11     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | PCIN+(A2*B'')'       | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN+(A2*B'')')'    | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (A2*B'')'            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | PCIN+(A2*B'')'       | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN+(A2*B'')')'    | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (A2*B'')'            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17)+(A2*B'')' | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN+(A2*B'')')'    | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | A*B2                 | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17)+A2*B      | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | A2*B                 | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17)+A2*B      | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | A''*B                | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17)+A*B''     | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | A2*B''               | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17)+A2*B''    | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | A2*B                 | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17)+A2*B      | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | A*B2                 | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17)+A*B2      | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | A''*B2               | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17)+A2*B''    | 16     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | A2*B''               | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17)+A2*B''    | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | (A2*B'')'            | 18     | 13     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17)+(A2*B'')' | 18     | 13     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW                                                                    | (A''*B2)'            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW                                                                    | PCIN+(A''*B2)'       | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17)+(A''*B2)' | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW                                                                    | (A''*B2)'            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17)+(A''*B2)' | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW                                                                    | (PCIN+(A''*B2)')'    | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW                                                                    | A*B                  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17)+A*B       | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17)+A*B       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | (A''*B2)'            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17)+(A2*B'')' | 16     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW                                                                    | (A2*B'')'            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW                                                                    | PCIN+(A''*B2)'       | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17)+(A2*B'')' | 18     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW                                                                    | (A2*B'')'            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17)+(A2*B'')' | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW                                                                    | (PCIN+(A''*B2)')'    | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW                                                                    | A*B                  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17)+A*B       | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17)+A*B       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | A*B                  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17)+A*B       | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17)+A*B       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-----------------------------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2249.754 ; gain = 648.270 ; free physical = 2727 ; free virtual = 22391
Synthesis current peak Physical Memory [PSS] (MB): peak = 1522.730; parent = 1334.864; children = 187.866
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3225.055; parent = 2217.742; children = 1007.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 2249.754 ; gain = 648.270 ; free physical = 3606 ; free virtual = 23279
Synthesis current peak Physical Memory [PSS] (MB): peak = 1634.885; parent = 1425.087; children = 209.798
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3228.055; parent = 2220.742; children = 1007.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0/gmem_m_axi_U | load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0/gmem_m_axi_U | store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2249.754 ; gain = 648.270 ; free physical = 3401 ; free virtual = 23084
Synthesis current peak Physical Memory [PSS] (MB): peak = 1660.556; parent = 1450.779; children = 209.798
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3244.070; parent = 2236.758; children = 1007.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 2252.629 ; gain = 651.145 ; free physical = 3408 ; free virtual = 23091
Synthesis current peak Physical Memory [PSS] (MB): peak = 1663.138; parent = 1453.361; children = 209.798
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3259.945; parent = 2252.633; children = 1007.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 2252.629 ; gain = 651.145 ; free physical = 3625 ; free virtual = 23294
Synthesis current peak Physical Memory [PSS] (MB): peak = 1663.145; parent = 1453.367; children = 209.798
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3259.945; parent = 2252.633; children = 1007.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 2252.629 ; gain = 651.145 ; free physical = 3898 ; free virtual = 23559
Synthesis current peak Physical Memory [PSS] (MB): peak = 1664.327; parent = 1454.549; children = 209.798
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3259.945; parent = 2252.633; children = 1007.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 2252.629 ; gain = 651.145 ; free physical = 3898 ; free virtual = 23559
Synthesis current peak Physical Memory [PSS] (MB): peak = 1664.327; parent = 1454.549; children = 209.798
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3259.945; parent = 2252.633; children = 1007.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2252.629 ; gain = 651.145 ; free physical = 3872 ; free virtual = 23536
Synthesis current peak Physical Memory [PSS] (MB): peak = 1664.610; parent = 1454.833; children = 209.798
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3259.945; parent = 2252.633; children = 1007.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2252.629 ; gain = 651.145 ; free physical = 3864 ; free virtual = 23528
Synthesis current peak Physical Memory [PSS] (MB): peak = 1664.610; parent = 1454.833; children = 209.798
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3259.945; parent = 2252.633; children = 1007.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Conv2D_HW   | grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter5_reg_reg[31] | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+--------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | fifo_depth_gt1_gen.mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | fifo_depth_gt1_gen.mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | fifo_depth_gt1_gen.mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | fifo_depth_gt1_gen.mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | fifo_depth_gt1_gen.mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | fifo_depth_gt1_gen.mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+--------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                  | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | A''*B'                 | 17     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17+A'*B'')'     | 15     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17+A'*B'')'     | 17     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | A''*B'                 | 17     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17+A'*B'')'     | 15     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17+A'*B'')'     | 17     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17+A'*B'')'     | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | ((A''*B'')')'          | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (A''*B'')'             | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN>>17+(A''*B'')')' | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | PCIN>>17+(A''*B'')'    | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | ((A''*B'')')'          | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (A''*B'')'             | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW                                                                    | A*B                    | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17+A*B)'        | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | A*B                    | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17+A*B)'        | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | A*B                    | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17+A*B)'        | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | A*B                    | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17+A*B)'        | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | A''*B''                | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17+A''*B'')'    | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17+A''*B'')'    | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | A'*B''                 | 17     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17+A'*B'')'     | 16     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | A''*B'                 | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17+A''*B')'     | 17     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | A''*B'                 | 17     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17+A'*B'')'     | 15     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17+A'*B'')'     | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | (A''*B'')'             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | (PCIN>>17+(A''*B'')')' | 15     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW                                                                    | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17+(A''*B'')')' | 17     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW                                                                    | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW                                                                    | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW                                                                    | ((A''*B'')')'          | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW                                                                    | (A''*B'')'             | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW                                                                    | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv2D_HW                                                                    | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Conv2D_HW                                                                    | PCIN>>17+(A''*B'')'    | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Conv2D_HW                                                                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   627|
|2     |DSP48E1  |    64|
|14    |LUT1     |   185|
|15    |LUT2     |  1086|
|16    |LUT3     |  1135|
|17    |LUT4     |   564|
|18    |LUT5     |   172|
|19    |LUT6     |   581|
|20    |RAMB18E1 |     2|
|22    |SRL16E   |   299|
|23    |FDRE     |  5817|
|24    |FDSE     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2252.629 ; gain = 651.145 ; free physical = 3836 ; free virtual = 23501
Synthesis current peak Physical Memory [PSS] (MB): peak = 1664.610; parent = 1454.833; children = 209.798
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3259.945; parent = 2252.633; children = 1007.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 948 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 2252.629 ; gain = 487.395 ; free physical = 3797 ; free virtual = 23475
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2252.637 ; gain = 651.145 ; free physical = 3809 ; free virtual = 23487
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2252.637 ; gain = 0.000 ; free physical = 3883 ; free virtual = 23575
INFO: [Netlist 29-17] Analyzing 693 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2280.609 ; gain = 0.000 ; free physical = 3702 ; free virtual = 23388
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5fd02e98
INFO: [Common 17-83] Releasing license: Synthesis
167 Infos, 169 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 2280.609 ; gain = 962.508 ; free physical = 3991 ; free virtual = 23678
INFO: [Common 17-1381] The checkpoint '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.runs/design_1_Conv2D_HW_0_0_synth_1/design_1_Conv2D_HW_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Conv2D_HW_0_0, cache-ID = f8eb248e51973f62
INFO: [Coretcl 2-1174] Renamed 49 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.runs/design_1_Conv2D_HW_0_0_synth_1/design_1_Conv2D_HW_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Conv2D_HW_0_0_utilization_synth.rpt -pb design_1_Conv2D_HW_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 30 16:53:48 2025...
