{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746589067722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746589067722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  6 21:37:47 2025 " "Processing started: Tue May  6 21:37:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746589067722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589067722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Game -c Topmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off Game -c Topmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589067722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746589068110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746589068110 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Board_Manager.sv(13) " "Verilog HDL information at Board_Manager.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "Board_Manager.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Board_Manager.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746589075826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file board_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Board_Manager " "Found entity 1: Board_Manager" {  } { { "Board_Manager.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Board_Manager.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_board_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_board_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Board_Manager " "Found entity 1: tb_Board_Manager" {  } { { "tb_Board_Manager.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_Board_Manager.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player1_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file player1_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Player1_Input " "Found entity 1: Player1_Input" {  } { { "Player1_Input.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Player1_Input.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_player1_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_player1_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Player1_Input " "Found entity 1: tb_Player1_Input" {  } { { "tb_Player1_Input.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_Player1_Input.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_win_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_win_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Win_Checker " "Found entity 1: tb_Win_Checker" {  } { { "tb_Win_Checker.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_Win_Checker.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075844 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Win_Checker.sv(14) " "Verilog HDL information at Win_Checker.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "Win_Checker.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Win_Checker.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746589075845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file win_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Win_Checker " "Found entity 1: Win_Checker" {  } { { "Win_Checker.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Win_Checker.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turn_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file turn_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Turn_Timer " "Found entity 1: Turn_Timer" {  } { { "Turn_Timer.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Turn_Timer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_turn_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_turn_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Turn_Timer " "Found entity 1: tb_Turn_Timer" {  } { { "tb_Turn_Timer.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_Turn_Timer.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075847 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Random_Move_Generator.sv(26) " "Verilog HDL information at Random_Move_Generator.sv(26): always construct contains both blocking and non-blocking assignments" {  } { { "Random_Move_Generator.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Random_Move_Generator.sv" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746589075848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_move_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_move_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Random_Move_Generator " "Found entity 1: Random_Move_Generator" {  } { { "Random_Move_Generator.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Random_Move_Generator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_random_move_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_random_move_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Random_Move_Generator " "Found entity 1: tb_Random_Move_Generator" {  } { { "tb_Random_Move_Generator.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_Random_Move_Generator.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg_Controller " "Found entity 1: SevenSeg_Controller" {  } { { "SevenSeg_Controller.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/SevenSeg_Controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sevenseg_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_sevenseg_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_SevenSeg_Controller " "Found entity 1: tb_SevenSeg_Controller" {  } { { "tb_SevenSeg_Controller.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_SevenSeg_Controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075852 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_Controller.sv " "Can't analyze file -- file VGA_Controller.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1746589075856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file status_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Status_Register " "Found entity 1: Status_Register" {  } { { "Status_Register.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Status_Register.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_status_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_status_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Status_Register " "Found entity 1: tb_Status_Register" {  } { { "tb_Status_Register.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_Status_Register.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player2_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file player2_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Player2_Input " "Found entity 1: Player2_Input" {  } { { "Player2_Input.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Player2_Input.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Game_Controller " "Found entity 1: FSM_Game_Controller" {  } { { "FSM_Game_Controller.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/FSM_Game_Controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fsm_game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_fsm_game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FSM_Game_Controller " "Found entity 1: tb_FSM_Game_Controller" {  } { { "tb_FSM_Game_Controller.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_FSM_Game_Controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Topmodule " "Found entity 1: Topmodule" {  } { { "Topmodule.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_TopModule " "Found entity 1: tb_TopModule" {  } { { "tb_Topmodule.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_Topmodule.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 9 8 " "Found 9 design units, including 8 entities, in source file vga.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoardConstants (SystemVerilog) " "Found design unit 1: BoardConstants (SystemVerilog)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075866 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075866 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075866 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller " "Found entity 3: vga_controller" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075866 ""} { "Info" "ISGN_ENTITY_NAME" "4 grid_calculator " "Found entity 4: grid_calculator" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075866 ""} { "Info" "ISGN_ENTITY_NAME" "5 player_labels_calculator " "Found entity 5: player_labels_calculator" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075866 ""} { "Info" "ISGN_ENTITY_NAME" "6 select_calculator " "Found entity 6: select_calculator" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075866 ""} { "Info" "ISGN_ENTITY_NAME" "7 pixel_drawer " "Found entity 7: pixel_drawer" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 392 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075866 ""} { "Info" "ISGN_ENTITY_NAME" "8 board_drawer " "Found entity 8: board_drawer" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589075866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589075866 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in_p1_label_area vga.sv(224) " "Verilog HDL Implicit Net warning at vga.sv(224): created implicit net for \"in_p1_label_area\"" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in_p2_label_area vga.sv(228) " "Verilog HDL Implicit Net warning at vga.sv(228): created implicit net for \"in_p2_label_area\"" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topmodule " "Elaborating entity \"Topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746589075902 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "random_col 0 Topmodule.sv(35) " "Net \"random_col\" at Topmodule.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "Topmodule.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746589075904 "|Topmodule"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746589075904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Player1_Input Player1_Input:p1_input " "Elaborating entity \"Player1_Input\" for hierarchy \"Player1_Input:p1_input\"" {  } { { "Topmodule.sv" "p1_input" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Player2_Input Player2_Input:p2_input " "Elaborating entity \"Player2_Input\" for hierarchy \"Player2_Input:p2_input\"" {  } { { "Topmodule.sv" "p2_input" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Player2_Input.sv(40) " "Verilog HDL assignment warning at Player2_Input.sv(40): truncated value with size 32 to match size of target (3)" {  } { { "Player2_Input.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Player2_Input.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075914 "|Topmodule|Player2_Input:p2_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Turn_Timer Turn_Timer:timer " "Elaborating entity \"Turn_Timer\" for hierarchy \"Turn_Timer:timer\"" {  } { { "Topmodule.sv" "timer" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075915 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Turn_Timer.sv(26) " "Verilog HDL assignment warning at Turn_Timer.sv(26): truncated value with size 32 to match size of target (26)" {  } { { "Turn_Timer.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Turn_Timer.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075915 "|Topmodule|Turn_Timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Turn_Timer.sv(40) " "Verilog HDL assignment warning at Turn_Timer.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "Turn_Timer.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Turn_Timer.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075916 "|Topmodule|Turn_Timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Board_Manager Board_Manager:board_logic " "Elaborating entity \"Board_Manager\" for hierarchy \"Board_Manager:board_logic\"" {  } { { "Topmodule.sv" "board_logic" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075916 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746589075917 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746589075917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Win_Checker Win_Checker:win_check " "Elaborating entity \"Win_Checker\" for hierarchy \"Win_Checker:win_check\"" {  } { { "Topmodule.sv" "win_check" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075918 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746589075920 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746589075920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_Register Status_Register:status_reg " "Elaborating entity \"Status_Register\" for hierarchy \"Status_Register:status_reg\"" {  } { { "Topmodule.sv" "status_reg" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg_Controller SevenSeg_Controller:seg_disp " "Elaborating entity \"SevenSeg_Controller\" for hierarchy \"SevenSeg_Controller:seg_disp\"" {  } { { "Topmodule.sv" "seg_disp" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Game_Controller FSM_Game_Controller:fsm " "Elaborating entity \"FSM_Game_Controller\" for hierarchy \"FSM_Game_Controller:fsm\"" {  } { { "Topmodule.sv" "fsm" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga_inst " "Elaborating entity \"vga\" for hierarchy \"vga:vga_inst\"" {  } { { "Topmodule.sv" "vga_inst" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075925 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746589075926 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746589075926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider vga:vga_inst\|clock_divider:clk_div " "Elaborating entity \"clock_divider\" for hierarchy \"vga:vga_inst\|clock_divider:clk_div\"" {  } { { "vga.sv" "clk_div" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 vga.sv(86) " "Verilog HDL assignment warning at vga.sv(86): truncated value with size 32 to match size of target (2)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075927 "|Topmodule|vga:vga_inst|clock_divider:clk_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 vga.sv(90) " "Verilog HDL assignment warning at vga.sv(90): truncated value with size 32 to match size of target (2)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075927 "|Topmodule|vga:vga_inst|clock_divider:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga:vga_inst\|vga_controller:vga_ctrl " "Elaborating entity \"vga_controller\" for hierarchy \"vga:vga_inst\|vga_controller:vga_ctrl\"" {  } { { "vga.sv" "vga_ctrl" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_drawer vga:vga_inst\|board_drawer:brd_drwr " "Elaborating entity \"board_drawer\" for hierarchy \"vga:vga_inst\|board_drawer:brd_drwr\"" {  } { { "vga.sv" "brd_drwr" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075929 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746589075930 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746589075930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid_calculator vga:vga_inst\|board_drawer:brd_drwr\|grid_calculator:grid " "Elaborating entity \"grid_calculator\" for hierarchy \"vga:vga_inst\|board_drawer:brd_drwr\|grid_calculator:grid\"" {  } { { "vga.sv" "grid" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga.sv(166) " "Verilog HDL assignment warning at vga.sv(166): truncated value with size 32 to match size of target (3)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075932 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga.sv(167) " "Verilog HDL assignment warning at vga.sv(167): truncated value with size 32 to match size of target (3)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075932 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(168) " "Verilog HDL assignment warning at vga.sv(168): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075932 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(169) " "Verilog HDL assignment warning at vga.sv(169): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075932 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(189) " "Verilog HDL assignment warning at vga.sv(189): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075932 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(190) " "Verilog HDL assignment warning at vga.sv(190): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075932 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_labels_calculator vga:vga_inst\|board_drawer:brd_drwr\|player_labels_calculator:labels " "Elaborating entity \"player_labels_calculator\" for hierarchy \"vga:vga_inst\|board_drawer:brd_drwr\|player_labels_calculator:labels\"" {  } { { "vga.sv" "labels" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(233) " "Verilog HDL assignment warning at vga.sv(233): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075933 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|player_labels_calculator:labels"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(234) " "Verilog HDL assignment warning at vga.sv(234): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075933 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|player_labels_calculator:labels"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(235) " "Verilog HDL assignment warning at vga.sv(235): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075933 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|player_labels_calculator:labels"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(236) " "Verilog HDL assignment warning at vga.sv(236): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075934 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|player_labels_calculator:labels"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_calculator vga:vga_inst\|board_drawer:brd_drwr\|select_calculator:select " "Elaborating entity \"select_calculator\" for hierarchy \"vga:vga_inst\|board_drawer:brd_drwr\|select_calculator:select\"" {  } { { "vga.sv" "select" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(340) " "Verilog HDL assignment warning at vga.sv(340): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075935 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(341) " "Verilog HDL assignment warning at vga.sv(341): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075935 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(342) " "Verilog HDL assignment warning at vga.sv(342): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075935 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(343) " "Verilog HDL assignment warning at vga.sv(343): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075935 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(344) " "Verilog HDL assignment warning at vga.sv(344): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075935 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(345) " "Verilog HDL assignment warning at vga.sv(345): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075936 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(346) " "Verilog HDL assignment warning at vga.sv(346): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075936 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(354) " "Verilog HDL assignment warning at vga.sv(354): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075936 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(355) " "Verilog HDL assignment warning at vga.sv(355): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075936 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(362) " "Verilog HDL assignment warning at vga.sv(362): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075936 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(363) " "Verilog HDL assignment warning at vga.sv(363): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746589075936 "|Topmodule|vga:vga_inst|board_drawer:brd_drwr|select_calculator:select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_drawer vga:vga_inst\|board_drawer:brd_drwr\|pixel_drawer:drawer " "Elaborating entity \"pixel_drawer\" for hierarchy \"vga:vga_inst\|board_drawer:brd_drwr\|pixel_drawer:drawer\"" {  } { { "vga.sv" "drawer" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589075937 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746589075938 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746589075938 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:vga_inst\|board_drawer:brd_drwr\|grid_calculator:grid\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:vga_inst\|board_drawer:brd_drwr\|grid_calculator:grid\|Div1\"" {  } { { "vga.sv" "Div1" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 167 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746589076742 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:vga_inst\|board_drawer:brd_drwr\|grid_calculator:grid\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:vga_inst\|board_drawer:brd_drwr\|grid_calculator:grid\|Div0\"" {  } { { "vga.sv" "Div0" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 166 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746589076742 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1746589076742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga_inst\|board_drawer:brd_drwr\|grid_calculator:grid\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga:vga_inst\|board_drawer:brd_drwr\|grid_calculator:grid\|lpm_divide:Div1\"" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 167 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589076779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga_inst\|board_drawer:brd_drwr\|grid_calculator:grid\|lpm_divide:Div1 " "Instantiated megafunction \"vga:vga_inst\|board_drawer:brd_drwr\|grid_calculator:grid\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746589076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746589076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746589076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746589076779 ""}  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 167 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746589076779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/db/lpm_divide_lbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589076821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589076821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589076832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589076832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/db/alt_u_div_sve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746589076867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589076867 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746589078210 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746589079065 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/output_files/Topmodule.map.smsg " "Generated suppressed messages file C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/output_files/Topmodule.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589079116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746589079312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746589079312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1187 " "Implemented 1187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746589079521 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746589079521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1137 " "Implemented 1137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746589079521 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1746589079521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746589079521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746589079559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  6 21:37:59 2025 " "Processing ended: Tue May  6 21:37:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746589079559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746589079559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746589079559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746589079559 ""}
