Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Mar 30 23:28:11 2018
| Host         : zweeden-Ubuntu running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -70.870    -1716.493                     28                 1621        0.014        0.000                      0                 1621        9.020        0.000                       0                   732  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -70.870    -1716.493                     28                 1593        0.014        0.000                      0                 1593        9.020        0.000                       0                   732  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              15.033        0.000                      0                   28        1.199        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           28  Failing Endpoints,  Worst Slack      -70.870ns,  Total Violation    -1716.493ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -70.870ns  (required time - arrival time)
  Source:                 design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/output_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        90.416ns  (logic 59.296ns (65.582%)  route 31.120ns (34.418%))
  Logic Levels:           249  (CARRY4=229 DSP48E1=2 LUT1=1 LUT2=2 LUT3=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=76, routed)          1.008     4.445    design_1_i/pwm_custom_axi_0/U0/sig_period[0]
    SLICE_X13Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.569 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_314/O
                         net (fo=1, routed)           0.000     4.569    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_314_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.101 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_264_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.215 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_216/CO[3]
                         net (fo=1, routed)           0.000     5.215    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_216_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.329 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_163/CO[3]
                         net (fo=1, routed)           0.000     5.329    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_163_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.443    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_105_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.557    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_42_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.671 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.671    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_13_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.785 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_1/CO[3]
                         net (fo=32, routed)          1.223     7.008    design_1_i/pwm_custom_axi_0/U0/output_sig2[28]
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.132 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_347/O
                         net (fo=1, routed)           0.000     7.132    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_347_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.682 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_315/CO[3]
                         net (fo=1, routed)           0.000     7.682    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_315_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.796 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_273/CO[3]
                         net (fo=1, routed)           0.000     7.796    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_273_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.910 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_225/CO[3]
                         net (fo=1, routed)           0.000     7.910    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_225_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.024 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_172/CO[3]
                         net (fo=1, routed)           0.000     8.024    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_172_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.138 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_114/CO[3]
                         net (fo=1, routed)           0.000     8.138    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_114_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.252 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.252    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_51_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.366 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.366    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_20_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.637 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_2/CO[0]
                         net (fo=31, routed)          0.963     9.600    design_1_i/pwm_custom_axi_0/U0/output_sig2[27]
    SLICE_X10Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.444 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_320/CO[3]
                         net (fo=1, routed)           0.000    10.444    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_320_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.561 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_278/CO[3]
                         net (fo=1, routed)           0.000    10.561    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_278_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.678 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_230/CO[3]
                         net (fo=1, routed)           0.000    10.678    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_230_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.795 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_177_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.912 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.912    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_119_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.029 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    11.029    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_56_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.146 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.146    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_22_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.400 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_3/CO[0]
                         net (fo=31, routed)          0.792    12.193    design_1_i/pwm_custom_axi_0/U0/output_sig2[26]
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.367    12.560 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_353/O
                         net (fo=1, routed)           0.000    12.560    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_353_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.110 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_325/CO[3]
                         net (fo=1, routed)           0.000    13.110    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_325_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.224 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_283/CO[3]
                         net (fo=1, routed)           0.000    13.224    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_283_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.338 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.338    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_235_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.452 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.452    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_182_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.566 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_124_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.680 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.680    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_61_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.794 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.794    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_24_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.065 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_4/CO[0]
                         net (fo=31, routed)          0.972    15.037    design_1_i/pwm_custom_axi_0/U0/output_sig2[25]
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.373    15.410 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_356/O
                         net (fo=1, routed)           0.000    15.410    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_356_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.960 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_330/CO[3]
                         net (fo=1, routed)           0.000    15.960    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_330_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.074 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.074    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_288_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.188 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.188    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_240_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.302 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.302    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_187_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.416 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_129/CO[3]
                         net (fo=1, routed)           0.000    16.416    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_129_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.530 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.530    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_66_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.644 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.644    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_26_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.915 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_5/CO[0]
                         net (fo=31, routed)          1.173    18.088    design_1_i/pwm_custom_axi_0/U0/output_sig2[24]
    SLICE_X5Y35          LUT3 (Prop_lut3_I0_O)        0.373    18.461 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_339/O
                         net (fo=1, routed)           0.000    18.461    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_339_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.993 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_293/CO[3]
                         net (fo=1, routed)           0.000    18.993    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_293_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.107 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_245/CO[3]
                         net (fo=1, routed)           0.000    19.107    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_245_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.221 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_192/CO[3]
                         net (fo=1, routed)           0.000    19.221    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_192_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.335 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_134/CO[3]
                         net (fo=1, routed)           0.000    19.335    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_134_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.449 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.449    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_71_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.563 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.563    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_28_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.834 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_6/CO[0]
                         net (fo=31, routed)          0.957    20.791    design_1_i/pwm_custom_axi_0/U0/output_sig2[23]
    SLICE_X3Y38          LUT3 (Prop_lut3_I0_O)        0.373    21.164 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_665/O
                         net (fo=1, routed)           0.000    21.164    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_665_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.714 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_561/CO[3]
                         net (fo=1, routed)           0.000    21.714    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_561_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.828 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_298/CO[3]
                         net (fo=1, routed)           0.000    21.828    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_298_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.942 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_250/CO[3]
                         net (fo=1, routed)           0.000    21.942    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_250_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.056 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_197/CO[3]
                         net (fo=1, routed)           0.000    22.056    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_197_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.170 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_139/CO[3]
                         net (fo=1, routed)           0.000    22.170    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_139_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.284 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.284    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_76_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.398 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.398    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_30_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.669 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_7/CO[0]
                         net (fo=31, routed)          1.137    23.806    design_1_i/pwm_custom_axi_0/U0/output_sig2[22]
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.373    24.179 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_564/O
                         net (fo=1, routed)           0.000    24.179    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_564_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.712 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_450/CO[3]
                         net (fo=1, routed)           0.000    24.712    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_450_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.829 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_255/CO[3]
                         net (fo=1, routed)           0.000    24.829    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_255_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.946 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_202/CO[3]
                         net (fo=1, routed)           0.000    24.946    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_202_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.063 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.063    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_144_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.180 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.180    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_81_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.297 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.297    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_32_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.551 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_8/CO[0]
                         net (fo=31, routed)          0.710    26.261    design_1_i/pwm_custom_axi_0/U0/output_sig2[21]
    SLICE_X2Y46          LUT3 (Prop_lut3_I0_O)        0.367    26.628 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_559/O
                         net (fo=1, routed)           0.000    26.628    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_559_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.178 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_445/CO[3]
                         net (fo=1, routed)           0.000    27.178    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_445_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.292 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_344/CO[3]
                         net (fo=1, routed)           0.000    27.292    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_344_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.406 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_207/CO[3]
                         net (fo=1, routed)           0.000    27.406    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_207_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.520 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_149/CO[3]
                         net (fo=1, routed)           0.001    27.520    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_149_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.634 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_86/CO[3]
                         net (fo=1, routed)           0.000    27.634    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_86_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.748 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.748    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_34_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.019 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_9/CO[0]
                         net (fo=31, routed)          1.014    29.033    design_1_i/pwm_custom_axi_0/U0/output_sig2[20]
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.373    29.406 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_555/O
                         net (fo=1, routed)           0.000    29.406    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_555_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.938 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_440/CO[3]
                         net (fo=1, routed)           0.000    29.938    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_440_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.052 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_339/CO[3]
                         net (fo=1, routed)           0.000    30.052    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_339_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.166 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_243/CO[3]
                         net (fo=1, routed)           0.001    30.167    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_243_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.281 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    30.281    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_154_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.395 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    30.395    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_91_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.509 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.509    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_36_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.780 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_10/CO[0]
                         net (fo=31, routed)          1.111    31.891    design_1_i/pwm_custom_axi_0/U0/output_sig2[19]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.373    32.264 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_653/O
                         net (fo=1, routed)           0.000    32.264    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_653_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.797 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_541/CO[3]
                         net (fo=1, routed)           0.000    32.797    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_541_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.914 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_435/CO[3]
                         net (fo=1, routed)           0.001    32.914    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_435_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.031 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_334/CO[3]
                         net (fo=1, routed)           0.000    33.031    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_334_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.148 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_238/CO[3]
                         net (fo=1, routed)           0.000    33.148    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_238_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.265 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_147/CO[3]
                         net (fo=1, routed)           0.000    33.265    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_147_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.382 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_96/CO[3]
                         net (fo=1, routed)           0.000    33.382    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_96_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.499 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.499    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_38_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.753 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_11/CO[0]
                         net (fo=31, routed)          0.895    34.648    design_1_i/pwm_custom_axi_0/U0/output_sig2[18]
    SLICE_X5Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    35.471 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_536/CO[3]
                         net (fo=1, routed)           0.000    35.471    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_536_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.585 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_430/CO[3]
                         net (fo=1, routed)           0.000    35.585    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_430_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.699 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_329/CO[3]
                         net (fo=1, routed)           0.000    35.699    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_329_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.813 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_233/CO[3]
                         net (fo=1, routed)           0.000    35.813    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_233_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.927 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_142/CO[3]
                         net (fo=1, routed)           0.000    35.927    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_142_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.041 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_56/CO[3]
                         net (fo=1, routed)           0.000    36.041    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_56_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.155 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    36.155    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_40_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.426 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1_i_12/CO[0]
                         net (fo=31, routed)          1.160    37.586    design_1_i/pwm_custom_axi_0/U0/output_sig2[17]
    SLICE_X8Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    38.430 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_535/CO[3]
                         net (fo=1, routed)           0.000    38.430    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_535_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.547 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_429/CO[3]
                         net (fo=1, routed)           0.001    38.548    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_429_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.665 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_328/CO[3]
                         net (fo=1, routed)           0.000    38.665    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_328_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.782 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_232/CO[3]
                         net (fo=1, routed)           0.000    38.782    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_232_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.899 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_141/CO[3]
                         net (fo=1, routed)           0.000    38.899    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_141_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.016 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_55/CO[3]
                         net (fo=1, routed)           0.000    39.016    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_55_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.133 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.133    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_18_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.387 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_1/CO[0]
                         net (fo=32, routed)          0.794    40.180    design_1_i/pwm_custom_axi_0/U0/output_sig2[16]
    SLICE_X9Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    41.003 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_566/CO[3]
                         net (fo=1, routed)           0.000    41.003    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_566_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.117 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_455/CO[3]
                         net (fo=1, routed)           0.000    41.117    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_455_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.231 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_349/CO[3]
                         net (fo=1, routed)           0.000    41.231    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_349_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.345 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_248/CO[3]
                         net (fo=1, routed)           0.000    41.345    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_248_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.459 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_152/CO[3]
                         net (fo=1, routed)           0.000    41.459    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_152_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.573 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.573    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_61_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.687 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.687    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_20_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.958 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_2/CO[0]
                         net (fo=32, routed)          0.855    42.814    design_1_i/pwm_custom_axi_0/U0/output_sig2[15]
    SLICE_X12Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    43.658 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_571/CO[3]
                         net (fo=1, routed)           0.000    43.658    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_571_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.775 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_460/CO[3]
                         net (fo=1, routed)           0.000    43.775    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_460_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.892 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_354/CO[3]
                         net (fo=1, routed)           0.000    43.892    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_354_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.009 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_253/CO[3]
                         net (fo=1, routed)           0.000    44.009    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_253_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.126 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_157/CO[3]
                         net (fo=1, routed)           0.000    44.126    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_157_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.243 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_66/CO[3]
                         net (fo=1, routed)           0.000    44.243    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_66_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.360 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.360    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_22_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.614 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_3/CO[0]
                         net (fo=32, routed)          0.749    45.363    design_1_i/pwm_custom_axi_0/U0/output_sig2[14]
    SLICE_X13Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    46.186 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_576/CO[3]
                         net (fo=1, routed)           0.000    46.186    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_576_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.300 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_465/CO[3]
                         net (fo=1, routed)           0.000    46.300    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_465_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.414 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_359/CO[3]
                         net (fo=1, routed)           0.000    46.414    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_359_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.528 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_258/CO[3]
                         net (fo=1, routed)           0.000    46.528    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_258_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.642 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_162/CO[3]
                         net (fo=1, routed)           0.000    46.642    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_162_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.756 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_71/CO[3]
                         net (fo=1, routed)           0.000    46.756    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_71_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.870 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.870    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_24_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.141 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_4/CO[0]
                         net (fo=32, routed)          0.981    48.122    design_1_i/pwm_custom_axi_0/U0/output_sig2[13]
    SLICE_X15Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    48.951 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_581/CO[3]
                         net (fo=1, routed)           0.000    48.951    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_581_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.065 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_470/CO[3]
                         net (fo=1, routed)           0.000    49.065    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_470_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.179 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_364/CO[3]
                         net (fo=1, routed)           0.000    49.179    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_364_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.293 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_263/CO[3]
                         net (fo=1, routed)           0.000    49.293    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_263_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.407 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_167/CO[3]
                         net (fo=1, routed)           0.000    49.407    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_167_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.521 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_76/CO[3]
                         net (fo=1, routed)           0.000    49.521    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_76_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.635 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_26/CO[3]
                         net (fo=1, routed)           0.000    49.635    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_26_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.906 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_5/CO[0]
                         net (fo=32, routed)          1.007    50.913    design_1_i/pwm_custom_axi_0/U0/output_sig2[12]
    SLICE_X18Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    51.742 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_586/CO[3]
                         net (fo=1, routed)           0.000    51.742    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_586_n_0
    SLICE_X18Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.856 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_475/CO[3]
                         net (fo=1, routed)           0.000    51.856    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_475_n_0
    SLICE_X18Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.970 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_369/CO[3]
                         net (fo=1, routed)           0.000    51.970    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_369_n_0
    SLICE_X18Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.084 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_268/CO[3]
                         net (fo=1, routed)           0.000    52.084    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_268_n_0
    SLICE_X18Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.198 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_172/CO[3]
                         net (fo=1, routed)           0.000    52.198    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_172_n_0
    SLICE_X18Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.312 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.312    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_81_n_0
    SLICE_X18Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.426 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.426    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_28_n_0
    SLICE_X18Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.697 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_6/CO[0]
                         net (fo=32, routed)          1.081    53.778    design_1_i/pwm_custom_axi_0/U0/output_sig2[11]
    SLICE_X20Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    54.622 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_591/CO[3]
                         net (fo=1, routed)           0.000    54.622    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_591_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.739 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_480/CO[3]
                         net (fo=1, routed)           0.000    54.739    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_480_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.856 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_374/CO[3]
                         net (fo=1, routed)           0.000    54.856    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_374_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.973 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_273/CO[3]
                         net (fo=1, routed)           0.000    54.973    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_273_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.090 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.090    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_177_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.207 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_86/CO[3]
                         net (fo=1, routed)           0.000    55.207    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_86_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.324 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.324    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_30_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    55.578 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_7/CO[0]
                         net (fo=32, routed)          0.833    56.412    design_1_i/pwm_custom_axi_0/U0/output_sig2[10]
    SLICE_X21Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    57.235 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_596/CO[3]
                         net (fo=1, routed)           0.000    57.235    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_596_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.349 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_485/CO[3]
                         net (fo=1, routed)           0.000    57.349    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_485_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.463 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_379/CO[3]
                         net (fo=1, routed)           0.000    57.463    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_379_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.577 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_278/CO[3]
                         net (fo=1, routed)           0.000    57.577    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_278_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.691 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_182/CO[3]
                         net (fo=1, routed)           0.000    57.691    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_182_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.805 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_91/CO[3]
                         net (fo=1, routed)           0.000    57.805    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_91_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.919 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_32/CO[3]
                         net (fo=1, routed)           0.000    57.919    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_32_n_0
    SLICE_X21Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.190 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_8/CO[0]
                         net (fo=32, routed)          0.906    59.096    design_1_i/pwm_custom_axi_0/U0/output_sig2[9]
    SLICE_X19Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    59.925 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.925    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_601_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.039 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_490/CO[3]
                         net (fo=1, routed)           0.000    60.039    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_490_n_0
    SLICE_X19Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.153 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_384/CO[3]
                         net (fo=1, routed)           0.000    60.153    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_384_n_0
    SLICE_X19Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.267 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_283/CO[3]
                         net (fo=1, routed)           0.000    60.267    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_283_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.381 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.381    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_187_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.495 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_96/CO[3]
                         net (fo=1, routed)           0.000    60.495    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_96_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.609 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_34/CO[3]
                         net (fo=1, routed)           0.000    60.609    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_34_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.880 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_9/CO[0]
                         net (fo=32, routed)          0.752    61.632    design_1_i/pwm_custom_axi_0/U0/output_sig2[8]
    SLICE_X17Y56         LUT3 (Prop_lut3_I0_O)        0.373    62.005 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_692/O
                         net (fo=1, routed)           0.000    62.005    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_692_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.555 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_606/CO[3]
                         net (fo=1, routed)           0.000    62.555    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_606_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.669 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_495/CO[3]
                         net (fo=1, routed)           0.000    62.669    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_495_n_0
    SLICE_X17Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.783 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_389/CO[3]
                         net (fo=1, routed)           0.000    62.783    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_389_n_0
    SLICE_X17Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.897 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_288/CO[3]
                         net (fo=1, routed)           0.000    62.897    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_288_n_0
    SLICE_X17Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.011 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_192/CO[3]
                         net (fo=1, routed)           0.000    63.011    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_192_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.125 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_101/CO[3]
                         net (fo=1, routed)           0.000    63.125    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_101_n_0
    SLICE_X17Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.239 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.239    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_36_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.510 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_10/CO[0]
                         net (fo=32, routed)          0.825    64.335    design_1_i/pwm_custom_axi_0/U0/output_sig2[7]
    SLICE_X16Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    65.179 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_611/CO[3]
                         net (fo=1, routed)           0.000    65.179    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_611_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.296 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_500/CO[3]
                         net (fo=1, routed)           0.000    65.296    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_500_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.413 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_394/CO[3]
                         net (fo=1, routed)           0.000    65.413    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_394_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.530 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_293/CO[3]
                         net (fo=1, routed)           0.000    65.530    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_293_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.647 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_197/CO[3]
                         net (fo=1, routed)           0.000    65.647    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_197_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.764 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_106/CO[3]
                         net (fo=1, routed)           0.000    65.764    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_106_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.881 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.881    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_38_n_0
    SLICE_X16Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.135 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_11/CO[0]
                         net (fo=32, routed)          0.946    67.081    design_1_i/pwm_custom_axi_0/U0/output_sig2[6]
    SLICE_X11Y55         LUT3 (Prop_lut3_I0_O)        0.367    67.448 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_698/O
                         net (fo=1, routed)           0.000    67.448    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_698_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.998 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_616/CO[3]
                         net (fo=1, routed)           0.000    67.998    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_616_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.112 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_505/CO[3]
                         net (fo=1, routed)           0.000    68.112    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_505_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.226 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_399/CO[3]
                         net (fo=1, routed)           0.000    68.226    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_399_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.340 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_298/CO[3]
                         net (fo=1, routed)           0.000    68.340    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_298_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.454 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_202/CO[3]
                         net (fo=1, routed)           0.000    68.454    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_202_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.568 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.568    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_111_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.682 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.682    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_40_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.953 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_12/CO[0]
                         net (fo=32, routed)          0.968    69.921    design_1_i/pwm_custom_axi_0/U0/output_sig2[5]
    SLICE_X10Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    70.765 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_621/CO[3]
                         net (fo=1, routed)           0.000    70.765    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_621_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.882 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_510/CO[3]
                         net (fo=1, routed)           0.000    70.882    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_510_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.999 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_404/CO[3]
                         net (fo=1, routed)           0.000    70.999    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_404_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.116 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_303/CO[3]
                         net (fo=1, routed)           0.000    71.116    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_303_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.233 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_207/CO[3]
                         net (fo=1, routed)           0.000    71.233    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_207_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.350 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_116/CO[3]
                         net (fo=1, routed)           0.000    71.350    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_116_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.467 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.467    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_42_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    71.721 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_13/CO[0]
                         net (fo=32, routed)          1.026    72.747    design_1_i/pwm_custom_axi_0/U0/output_sig2[4]
    SLICE_X5Y58          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    73.570 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_626/CO[3]
                         net (fo=1, routed)           0.000    73.570    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_626_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.684 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_515/CO[3]
                         net (fo=1, routed)           0.000    73.684    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_515_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.798 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_409/CO[3]
                         net (fo=1, routed)           0.000    73.798    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_409_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.912 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_308/CO[3]
                         net (fo=1, routed)           0.000    73.912    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_308_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.026 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_212/CO[3]
                         net (fo=1, routed)           0.000    74.026    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_212_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.140 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_121/CO[3]
                         net (fo=1, routed)           0.000    74.140    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_121_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.254 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_44/CO[3]
                         net (fo=1, routed)           0.000    74.254    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_44_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    74.525 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_14/CO[0]
                         net (fo=32, routed)          0.997    75.522    design_1_i/pwm_custom_axi_0/U0/output_sig2[3]
    SLICE_X6Y56          LUT3 (Prop_lut3_I0_O)        0.373    75.895 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_707/O
                         net (fo=1, routed)           0.000    75.895    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_707_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.428 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_631/CO[3]
                         net (fo=1, routed)           0.000    76.428    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_631_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.545 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_520/CO[3]
                         net (fo=1, routed)           0.000    76.545    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_520_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.662 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_414/CO[3]
                         net (fo=1, routed)           0.000    76.662    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_414_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.779 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_313/CO[3]
                         net (fo=1, routed)           0.000    76.779    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_313_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.896 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_217/CO[3]
                         net (fo=1, routed)           0.000    76.896    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_217_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.013 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.013    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_126_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.130 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_46/CO[3]
                         net (fo=1, routed)           0.000    77.130    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_46_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    77.384 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_15/CO[0]
                         net (fo=32, routed)          0.857    78.242    design_1_i/pwm_custom_axi_0/U0/output_sig2[2]
    SLICE_X7Y56          LUT3 (Prop_lut3_I0_O)        0.367    78.609 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_710/O
                         net (fo=1, routed)           0.000    78.609    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_710_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.159 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_636/CO[3]
                         net (fo=1, routed)           0.000    79.159    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_636_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.273 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_525/CO[3]
                         net (fo=1, routed)           0.000    79.273    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_525_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.387 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_419/CO[3]
                         net (fo=1, routed)           0.000    79.387    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_419_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.501 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_318/CO[3]
                         net (fo=1, routed)           0.000    79.501    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_318_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.615 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_222/CO[3]
                         net (fo=1, routed)           0.000    79.615    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_222_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.729 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_131/CO[3]
                         net (fo=1, routed)           0.000    79.729    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_131_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.843 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_48/CO[3]
                         net (fo=1, routed)           0.000    79.843    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_48_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    80.114 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_16/CO[0]
                         net (fo=32, routed)          0.885    80.999    design_1_i/pwm_custom_axi_0/U0/output_sig2[1]
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.373    81.372 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_644/O
                         net (fo=1, routed)           0.000    81.372    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_644_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.885 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_530/CO[3]
                         net (fo=1, routed)           0.000    81.885    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_530_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.002 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_424/CO[3]
                         net (fo=1, routed)           0.000    82.002    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_424_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.119 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_323/CO[3]
                         net (fo=1, routed)           0.000    82.119    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_323_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.236 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_227/CO[3]
                         net (fo=1, routed)           0.000    82.236    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_227_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.353 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_136/CO[3]
                         net (fo=1, routed)           0.000    82.353    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_136_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.470 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.470    design_1_i/pwm_custom_axi_0/U0/output_sig1_i_50_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.587 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_i_17/CO[3]
                         net (fo=2, routed)           1.103    83.690    design_1_i/pwm_custom_axi_0/U0/output_sig2[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    87.541 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    87.543    design_1_i/pwm_custom_axi_0/U0/output_sig1__0_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    89.061 r  design_1_i/pwm_custom_axi_0/U0/output_sig1__1/P[3]
                         net (fo=2, routed)           0.788    89.849    design_1_i/pwm_custom_axi_0/U0/output_sig1__1_n_102
    SLICE_X10Y52         LUT2 (Prop_lut2_I0_O)        0.124    89.973 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    89.973    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_4__0_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    90.486 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    90.486    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__1/i__carry__0_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.809 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.894    91.703    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__1/i__carry__1_n_6
    SLICE_X10Y50         LUT4 (Prop_lut4_I1_O)        0.306    92.009 r  design_1_i/pwm_custom_axi_0/U0/output_sig0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    92.009    design_1_i/pwm_custom_axi_0/U0/output_sig0_carry__2_i_8_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    92.522 r  design_1_i/pwm_custom_axi_0/U0/output_sig0_carry__2/CO[3]
                         net (fo=1, routed)           0.751    93.272    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/count_sig_reg[26][0]
    SLICE_X14Y50         LUT6 (Prop_lut6_I1_O)        0.124    93.396 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_1/O
                         net (fo=1, routed)           0.000    93.396    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_44
    SLICE_X14Y50         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/output_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.492    22.684    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X14Y50         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/output_sig_reg/C
                         clock pessimism              0.116    22.800    
                         clock uncertainty           -0.302    22.498    
    SLICE_X14Y50         FDCE (Setup_fdce_C_D)        0.029    22.527    design_1_i/pwm_custom_axi_0/U0/output_sig_reg
  -------------------------------------------------------------------
                         required time                         22.527    
                         arrival time                         -93.397    
  -------------------------------------------------------------------
                         slack                                -70.870    

Slack (VIOLATED) :        -61.454ns  (required time - arrival time)
  Source:                 design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        81.038ns  (logic 52.025ns (64.198%)  route 29.013ns (35.802%))
  Logic Levels:           244  (CARRY4=222 LUT2=19 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=76, routed)          0.490     3.927    design_1_i/pwm_custom_axi_0/U0/sig_period[0]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.583 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.583    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.697    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.811    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.925    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.039    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.153    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_4/CO[3]
                         net (fo=34, routed)          1.384     6.651    design_1_i/pwm_custom_axi_0/U0/p_0_in[26]
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     6.775    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.425    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.542    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.776 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     7.776    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.010    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.264 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_2/CO[0]
                         net (fo=33, routed)          0.910     9.174    design_1_i/pwm_custom_axi_0/U0/p_0_in[25]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.367     9.541 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337/O
                         net (fo=1, routed)           0.000     9.541    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.091 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.091    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.205    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.319    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    10.433    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.547    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.661    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.932 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_3/CO[0]
                         net (fo=33, routed)          1.082    12.014    design_1_i/pwm_custom_axi_0/U0/p_0_in[24]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    12.858    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    12.975    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.092    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.326    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.443    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.560    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.974    14.787    design_1_i/pwm_custom_axi_0/U0/p_0_in[23]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    15.625 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.625    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.742 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.742    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.859 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    15.859    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.976 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.976    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.093    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.210 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.210    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.327 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.327    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.581 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          0.833    17.415    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[10]
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.367    17.782 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_382/O
                         net (fo=1, routed)           0.000    17.782    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_36
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.315 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.315    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.432    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.549    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.001    18.666    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.783    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.900    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.017    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.271 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          1.129    20.400    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[9]
    SLICE_X7Y45          LUT2 (Prop_lut2_I1_O)        0.367    20.767 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.767    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_37
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.317 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.317    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.431 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.431    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.545 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.545    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.001    21.774    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.888    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.002    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.273 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          1.193    23.466    design_1_i/pwm_custom_axi_0/U0/p_0_in[20]
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.373    23.839 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.839    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.389 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.389    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.503    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.617    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.731    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.845    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.959    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.073    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.344 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.316    26.661    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[8]
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.373    27.034 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_392/O
                         net (fo=1, routed)           0.000    27.034    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_38
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.584 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    27.584    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.698 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.698    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.812 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.812    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.926 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.926    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.040 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    28.040    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.154 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    28.154    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.268 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.268    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.539 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.131    29.669    design_1_i/pwm_custom_axi_0/U0/p_0_in[18]
    SLICE_X18Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    30.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_435_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    30.612    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.726    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.840    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.453 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          1.052    32.506    design_1_i/pwm_custom_axi_0/U0/p_0_in[17]
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.373    32.879 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_438/O
                         net (fo=1, routed)           0.000    32.879    design_1_i/pwm_custom_axi_0/U0/i__carry_i_438_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.429 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    33.429    design_1_i/pwm_custom_axi_0/U0/i__carry_i_349_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    33.543    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.657 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.657    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.771 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.952    35.222    design_1_i/pwm_custom_axi_0/U0/p_0_in[16]
    SLICE_X20Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    36.066 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    36.066    design_1_i/pwm_custom_axi_0/U0/i__carry_i_420_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.183 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    36.183    design_1_i/pwm_custom_axi_0/U0/i__carry_i_339_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.300 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.300    design_1_i/pwm_custom_axi_0/U0/i__carry_i_268_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.417 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    36.417    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.534 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    36.534    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.651 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    36.651    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.768 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.768    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.022 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.995    38.017    design_1_i/pwm_custom_axi_0/U0/p_0_in[15]
    SLICE_X21Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    38.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_415_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_334_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.068    design_1_i/pwm_custom_axi_0/U0/i__carry_i_258_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.182    design_1_i/pwm_custom_axi_0/U0/i__carry_i_192_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.296    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.410    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.524    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.795 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          1.005    40.800    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X17Y44         LUT2 (Prop_lut2_I1_O)        0.373    41.173 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_499/O
                         net (fo=1, routed)           0.000    41.173    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_42
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.723 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.723    design_1_i/pwm_custom_axi_0/U0/i__carry_i_410_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.837 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    41.837    design_1_i/pwm_custom_axi_0/U0/i__carry_i_329_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.951 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.951    design_1_i/pwm_custom_axi_0/U0/i__carry_i_253_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.065 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    42.065    design_1_i/pwm_custom_axi_0/U0/i__carry_i_182_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.179 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    42.179    design_1_i/pwm_custom_axi_0/U0/i__carry_i_121_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.293 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.001    42.294    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.408 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.408    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.679 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          0.922    43.601    design_1_i/pwm_custom_axi_0/U0/p_0_in[13]
    SLICE_X16Y44         LUT2 (Prop_lut2_I1_O)        0.373    43.974 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_496/O
                         net (fo=1, routed)           0.000    43.974    design_1_i/pwm_custom_axi_0/U0/i__carry_i_496_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.507 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    44.507    design_1_i/pwm_custom_axi_0/U0/i__carry_i_405_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.624 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.000    44.624    design_1_i/pwm_custom_axi_0/U0/i__carry_i_324_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.741 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    44.741    design_1_i/pwm_custom_axi_0/U0/i__carry_i_248_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    44.858    design_1_i/pwm_custom_axi_0/U0/i__carry_i_177_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    44.975    design_1_i/pwm_custom_axi_0/U0/i__carry_i_111_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.001    45.092    design_1_i/pwm_custom_axi_0/U0/i__carry_i_55_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          0.865    46.328    design_1_i/pwm_custom_axi_0/U0/p_0_in[12]
    SLICE_X18Y47         LUT2 (Prop_lut2_I1_O)        0.367    46.695 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_492/O
                         net (fo=1, routed)           0.000    46.695    design_1_i/pwm_custom_axi_0/U0/i__carry_i_492_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.245 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    47.245    design_1_i/pwm_custom_axi_0/U0/i__carry_i_400_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.359 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.000    47.359    design_1_i/pwm_custom_axi_0/U0/i__carry_i_319_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.473 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.001    47.474    design_1_i/pwm_custom_axi_0/U0/i__carry_i_243_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    47.588    design_1_i/pwm_custom_axi_0/U0/i__carry_i_172_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.702 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    47.702    design_1_i/pwm_custom_axi_0/U0/i__carry_i_106_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.816 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.816    design_1_i/pwm_custom_axi_0/U0/i__carry_i_45_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.930 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.930    design_1_i/pwm_custom_axi_0/U0/i__carry_i_21_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.201 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.057    49.257    design_1_i/pwm_custom_axi_0/U0/p_0_in[11]
    SLICE_X20Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.630 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_488/O
                         net (fo=1, routed)           0.000    49.630    design_1_i/pwm_custom_axi_0/U0/i__carry_i_488_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    50.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_399_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.000    50.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_318_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.397 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    50.397    design_1_i/pwm_custom_axi_0/U0/i__carry_i_242_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.514 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.001    50.515    design_1_i/pwm_custom_axi_0/U0/i__carry_i_171_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.632 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.632    design_1_i/pwm_custom_axi_0/U0/i__carry_i_105_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.749 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.749    design_1_i/pwm_custom_axi_0/U0/i__carry_i_44_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.866 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.866    design_1_i/pwm_custom_axi_0/U0/i__carry_i_17_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.120 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_5/CO[0]
                         net (fo=34, routed)          1.110    52.230    design_1_i/pwm_custom_axi_0/U0/p_0_in[10]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.367    52.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_512/O
                         net (fo=1, routed)           0.000    52.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_512_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.147 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    53.147    design_1_i/pwm_custom_axi_0/U0/i__carry_i_430_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.261 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    53.261    design_1_i/pwm_custom_axi_0/U0/i__carry_i_344_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.375 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.000    53.375    design_1_i/pwm_custom_axi_0/U0/i__carry_i_263_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.489 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    53.489    design_1_i/pwm_custom_axi_0/U0/i__carry_i_187_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.603 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.603    design_1_i/pwm_custom_axi_0/U0/i__carry_i_116_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.717 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.001    53.718    design_1_i/pwm_custom_axi_0/U0/i__carry_i_50_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.832 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.832    design_1_i/pwm_custom_axi_0/U0/i__carry_i_19_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.103 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_6/CO[0]
                         net (fo=33, routed)          0.551    54.654    design_1_i/pwm_custom_axi_0/U0/p_0_in[9]
    SLICE_X22Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    55.483 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.483    design_1_i/pwm_custom_axi_0/U0/i__carry_i_441_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_355_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.711 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.711    design_1_i/pwm_custom_axi_0/U0/i__carry_i_274_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.825 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.825    design_1_i/pwm_custom_axi_0/U0/i__carry_i_198_n_0
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.939 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    55.939    design_1_i/pwm_custom_axi_0/U0/i__carry_i_127_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.053 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    56.053    design_1_i/pwm_custom_axi_0/U0/i__carry_i_61_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.167 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.167    design_1_i/pwm_custom_axi_0/U0/i__carry_i_27_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.438 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.909    57.347    design_1_i/pwm_custom_axi_0/U0/p_0_in[8]
    SLICE_X23Y56         LUT2 (Prop_lut2_I1_O)        0.373    57.720 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.720    design_1_i/pwm_custom_axi_0/U0/i__carry_i_520_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    58.270    design_1_i/pwm_custom_axi_0/U0/i__carry_i_440_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.384 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.384    design_1_i/pwm_custom_axi_0/U0/i__carry_i_354_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_273_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.612    design_1_i/pwm_custom_axi_0/U0/i__carry_i_197_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.726    design_1_i/pwm_custom_axi_0/U0/i__carry_i_126_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_60_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_23_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    59.225 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.098    60.323    design_1_i/pwm_custom_axi_0/U0/p_0_in[7]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.373    60.696 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.696    design_1_i/pwm_custom_axi_0/U0/i__carry_i_527_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.229 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.229    design_1_i/pwm_custom_axi_0/U0/i__carry_i_450_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.346 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    61.346    design_1_i/pwm_custom_axi_0/U0/i__carry_i_364_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.463    design_1_i/pwm_custom_axi_0/U0/i__carry_i_283_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.580 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.580    design_1_i/pwm_custom_axi_0/U0/i__carry_i_207_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.697    design_1_i/pwm_custom_axi_0/U0/i__carry_i_136_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.814    design_1_i/pwm_custom_axi_0/U0/i__carry_i_66_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.931 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.931    design_1_i/pwm_custom_axi_0/U0/i__carry_i_25_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    62.185 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.098    63.283    design_1_i/pwm_custom_axi_0/U0/p_0_in[6]
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.367    63.650 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.650    design_1_i/pwm_custom_axi_0/U0/i__carry_i_535_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.200 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    64.200    design_1_i/pwm_custom_axi_0/U0/i__carry_i_456_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.001    64.314    design_1_i/pwm_custom_axi_0/U0/i__carry_i_370_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.428    design_1_i/pwm_custom_axi_0/U0/i__carry_i_289_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.542    design_1_i/pwm_custom_axi_0/U0/i__carry_i_213_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.656    design_1_i/pwm_custom_axi_0/U0/i__carry_i_142_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.770    design_1_i/pwm_custom_axi_0/U0/i__carry_i_76_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.884    design_1_i/pwm_custom_axi_0/U0/i__carry_i_33_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.155 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.070    66.225    design_1_i/pwm_custom_axi_0/U0/p_0_in[5]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    66.598 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.598    design_1_i/pwm_custom_axi_0/U0/i__carry_i_531_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.148 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.000    67.148    design_1_i/pwm_custom_axi_0/U0/i__carry_i_455_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.262 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.001    67.263    design_1_i/pwm_custom_axi_0/U0/i__carry_i_369_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.377 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.377    design_1_i/pwm_custom_axi_0/U0/i__carry_i_288_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.491 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.491    design_1_i/pwm_custom_axi_0/U0/i__carry_i_212_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.605 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.605    design_1_i/pwm_custom_axi_0/U0/i__carry_i_141_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.719 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.719    design_1_i/pwm_custom_axi_0/U0/i__carry_i_75_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.833 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.833    design_1_i/pwm_custom_axi_0/U0/i__carry_i_29_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.104 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.065    69.170    design_1_i/pwm_custom_axi_0/U0/p_0_in[4]
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.373    69.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.543    design_1_i/pwm_custom_axi_0/U0/i__carry_i_539_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.093    design_1_i/pwm_custom_axi_0/U0/i__carry_i_465_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.207 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    70.207    design_1_i/pwm_custom_axi_0/U0/i__carry_i_379_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.321 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.321    design_1_i/pwm_custom_axi_0/U0/i__carry_i_298_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.435 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.435    design_1_i/pwm_custom_axi_0/U0/i__carry_i_222_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.549    design_1_i/pwm_custom_axi_0/U0/i__carry_i_151_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.663 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.663    design_1_i/pwm_custom_axi_0/U0/i__carry_i_81_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.777 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.777    design_1_i/pwm_custom_axi_0/U0/i__carry_i_31_n_0
    SLICE_X19Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    71.048 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_12/CO[0]
                         net (fo=34, routed)          0.909    71.958    design_1_i/pwm_custom_axi_0/U0/p_0_in[3]
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.373    72.331 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.331    design_1_i/pwm_custom_axi_0/U0/i__carry_i_547_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.881 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.001    72.881    design_1_i/pwm_custom_axi_0/U0/i__carry_i_471_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.995 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.995    design_1_i/pwm_custom_axi_0/U0/i__carry_i_385_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.109 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    73.109    design_1_i/pwm_custom_axi_0/U0/i__carry_i_304_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.223 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.223    design_1_i/pwm_custom_axi_0/U0/i__carry_i_228_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.337 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.337    design_1_i/pwm_custom_axi_0/U0/i__carry_i_157_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.451 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.451    design_1_i/pwm_custom_axi_0/U0/i__carry_i_91_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.565 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.565    design_1_i/pwm_custom_axi_0/U0/i__carry_i_42_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.836 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.064    74.901    design_1_i/pwm_custom_axi_0/U0/p_0_in[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I1_O)        0.373    75.274 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.274    design_1_i/pwm_custom_axi_0/U0/i__carry_i_543_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.824 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.824    design_1_i/pwm_custom_axi_0/U0/i__carry_i_470_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.938 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.938    design_1_i/pwm_custom_axi_0/U0/i__carry_i_384_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.052 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.052    design_1_i/pwm_custom_axi_0/U0/i__carry_i_303_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.166 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.166    design_1_i/pwm_custom_axi_0/U0/i__carry_i_227_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_156_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.394 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.394    design_1_i/pwm_custom_axi_0/U0/i__carry_i_90_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.508 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.508    design_1_i/pwm_custom_axi_0/U0/i__carry_i_35_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.779 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.023    77.802    design_1_i/pwm_custom_axi_0/U0/p_0_in[1]
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.373    78.175 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_484/O
                         net (fo=1, routed)           0.000    78.175    design_1_i/pwm_custom_axi_0/U0/i__carry_i_484_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.707 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.707    design_1_i/pwm_custom_axi_0/U0/i__carry_i_394_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.821 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.821    design_1_i/pwm_custom_axi_0/U0/i__carry_i_313_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.935 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.935    design_1_i/pwm_custom_axi_0/U0/i__carry_i_237_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.049 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    79.049    design_1_i/pwm_custom_axi_0/U0/i__carry_i_166_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_96_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.277 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.277    design_1_i/pwm_custom_axi_0/U0/i__carry_i_37_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.391 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_15/CO[3]
                         net (fo=3, routed)           0.840    80.230    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[0]
    SLICE_X12Y48         LUT6 (Prop_lut6_I3_O)        0.124    80.354 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000    80.354    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_82
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    80.867 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.984 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    80.985    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.239 f  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.976    82.215    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.367    82.582 r  design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7/O
                         net (fo=1, routed)           0.000    82.582    design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.114 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.114    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.228 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.228    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.342 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    83.343    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.457 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.457    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.571 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.571    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.685 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.685    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]_i_1_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.019 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    84.019    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[24]_i_1_n_6
    SLICE_X11Y53         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.497    22.689    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y53         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[25]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y53         FDCE (Setup_fdce_C_D)        0.062    22.565    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[25]
  -------------------------------------------------------------------
                         required time                         22.565    
                         arrival time                         -84.019    
  -------------------------------------------------------------------
                         slack                                -61.454    

Slack (VIOLATED) :        -61.359ns  (required time - arrival time)
  Source:                 design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        80.943ns  (logic 51.930ns (64.156%)  route 29.013ns (35.844%))
  Logic Levels:           244  (CARRY4=222 LUT2=19 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=76, routed)          0.490     3.927    design_1_i/pwm_custom_axi_0/U0/sig_period[0]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.583 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.583    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.697    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.811    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.925    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.039    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.153    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_4/CO[3]
                         net (fo=34, routed)          1.384     6.651    design_1_i/pwm_custom_axi_0/U0/p_0_in[26]
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     6.775    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.425    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.542    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.776 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     7.776    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.010    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.264 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_2/CO[0]
                         net (fo=33, routed)          0.910     9.174    design_1_i/pwm_custom_axi_0/U0/p_0_in[25]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.367     9.541 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337/O
                         net (fo=1, routed)           0.000     9.541    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.091 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.091    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.205    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.319    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    10.433    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.547    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.661    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.932 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_3/CO[0]
                         net (fo=33, routed)          1.082    12.014    design_1_i/pwm_custom_axi_0/U0/p_0_in[24]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    12.858    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    12.975    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.092    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.326    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.443    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.560    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.974    14.787    design_1_i/pwm_custom_axi_0/U0/p_0_in[23]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    15.625 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.625    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.742 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.742    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.859 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    15.859    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.976 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.976    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.093    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.210 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.210    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.327 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.327    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.581 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          0.833    17.415    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[10]
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.367    17.782 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_382/O
                         net (fo=1, routed)           0.000    17.782    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_36
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.315 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.315    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.432    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.549    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.001    18.666    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.783    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.900    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.017    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.271 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          1.129    20.400    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[9]
    SLICE_X7Y45          LUT2 (Prop_lut2_I1_O)        0.367    20.767 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.767    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_37
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.317 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.317    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.431 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.431    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.545 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.545    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.001    21.774    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.888    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.002    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.273 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          1.193    23.466    design_1_i/pwm_custom_axi_0/U0/p_0_in[20]
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.373    23.839 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.839    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.389 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.389    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.503    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.617    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.731    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.845    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.959    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.073    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.344 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.316    26.661    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[8]
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.373    27.034 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_392/O
                         net (fo=1, routed)           0.000    27.034    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_38
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.584 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    27.584    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.698 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.698    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.812 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.812    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.926 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.926    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.040 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    28.040    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.154 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    28.154    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.268 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.268    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.539 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.131    29.669    design_1_i/pwm_custom_axi_0/U0/p_0_in[18]
    SLICE_X18Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    30.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_435_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    30.612    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.726    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.840    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.453 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          1.052    32.506    design_1_i/pwm_custom_axi_0/U0/p_0_in[17]
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.373    32.879 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_438/O
                         net (fo=1, routed)           0.000    32.879    design_1_i/pwm_custom_axi_0/U0/i__carry_i_438_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.429 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    33.429    design_1_i/pwm_custom_axi_0/U0/i__carry_i_349_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    33.543    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.657 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.657    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.771 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.952    35.222    design_1_i/pwm_custom_axi_0/U0/p_0_in[16]
    SLICE_X20Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    36.066 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    36.066    design_1_i/pwm_custom_axi_0/U0/i__carry_i_420_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.183 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    36.183    design_1_i/pwm_custom_axi_0/U0/i__carry_i_339_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.300 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.300    design_1_i/pwm_custom_axi_0/U0/i__carry_i_268_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.417 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    36.417    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.534 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    36.534    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.651 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    36.651    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.768 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.768    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.022 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.995    38.017    design_1_i/pwm_custom_axi_0/U0/p_0_in[15]
    SLICE_X21Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    38.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_415_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_334_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.068    design_1_i/pwm_custom_axi_0/U0/i__carry_i_258_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.182    design_1_i/pwm_custom_axi_0/U0/i__carry_i_192_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.296    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.410    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.524    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.795 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          1.005    40.800    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X17Y44         LUT2 (Prop_lut2_I1_O)        0.373    41.173 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_499/O
                         net (fo=1, routed)           0.000    41.173    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_42
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.723 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.723    design_1_i/pwm_custom_axi_0/U0/i__carry_i_410_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.837 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    41.837    design_1_i/pwm_custom_axi_0/U0/i__carry_i_329_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.951 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.951    design_1_i/pwm_custom_axi_0/U0/i__carry_i_253_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.065 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    42.065    design_1_i/pwm_custom_axi_0/U0/i__carry_i_182_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.179 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    42.179    design_1_i/pwm_custom_axi_0/U0/i__carry_i_121_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.293 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.001    42.294    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.408 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.408    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.679 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          0.922    43.601    design_1_i/pwm_custom_axi_0/U0/p_0_in[13]
    SLICE_X16Y44         LUT2 (Prop_lut2_I1_O)        0.373    43.974 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_496/O
                         net (fo=1, routed)           0.000    43.974    design_1_i/pwm_custom_axi_0/U0/i__carry_i_496_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.507 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    44.507    design_1_i/pwm_custom_axi_0/U0/i__carry_i_405_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.624 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.000    44.624    design_1_i/pwm_custom_axi_0/U0/i__carry_i_324_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.741 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    44.741    design_1_i/pwm_custom_axi_0/U0/i__carry_i_248_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    44.858    design_1_i/pwm_custom_axi_0/U0/i__carry_i_177_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    44.975    design_1_i/pwm_custom_axi_0/U0/i__carry_i_111_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.001    45.092    design_1_i/pwm_custom_axi_0/U0/i__carry_i_55_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          0.865    46.328    design_1_i/pwm_custom_axi_0/U0/p_0_in[12]
    SLICE_X18Y47         LUT2 (Prop_lut2_I1_O)        0.367    46.695 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_492/O
                         net (fo=1, routed)           0.000    46.695    design_1_i/pwm_custom_axi_0/U0/i__carry_i_492_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.245 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    47.245    design_1_i/pwm_custom_axi_0/U0/i__carry_i_400_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.359 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.000    47.359    design_1_i/pwm_custom_axi_0/U0/i__carry_i_319_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.473 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.001    47.474    design_1_i/pwm_custom_axi_0/U0/i__carry_i_243_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    47.588    design_1_i/pwm_custom_axi_0/U0/i__carry_i_172_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.702 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    47.702    design_1_i/pwm_custom_axi_0/U0/i__carry_i_106_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.816 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.816    design_1_i/pwm_custom_axi_0/U0/i__carry_i_45_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.930 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.930    design_1_i/pwm_custom_axi_0/U0/i__carry_i_21_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.201 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.057    49.257    design_1_i/pwm_custom_axi_0/U0/p_0_in[11]
    SLICE_X20Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.630 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_488/O
                         net (fo=1, routed)           0.000    49.630    design_1_i/pwm_custom_axi_0/U0/i__carry_i_488_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    50.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_399_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.000    50.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_318_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.397 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    50.397    design_1_i/pwm_custom_axi_0/U0/i__carry_i_242_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.514 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.001    50.515    design_1_i/pwm_custom_axi_0/U0/i__carry_i_171_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.632 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.632    design_1_i/pwm_custom_axi_0/U0/i__carry_i_105_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.749 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.749    design_1_i/pwm_custom_axi_0/U0/i__carry_i_44_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.866 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.866    design_1_i/pwm_custom_axi_0/U0/i__carry_i_17_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.120 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_5/CO[0]
                         net (fo=34, routed)          1.110    52.230    design_1_i/pwm_custom_axi_0/U0/p_0_in[10]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.367    52.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_512/O
                         net (fo=1, routed)           0.000    52.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_512_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.147 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    53.147    design_1_i/pwm_custom_axi_0/U0/i__carry_i_430_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.261 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    53.261    design_1_i/pwm_custom_axi_0/U0/i__carry_i_344_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.375 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.000    53.375    design_1_i/pwm_custom_axi_0/U0/i__carry_i_263_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.489 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    53.489    design_1_i/pwm_custom_axi_0/U0/i__carry_i_187_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.603 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.603    design_1_i/pwm_custom_axi_0/U0/i__carry_i_116_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.717 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.001    53.718    design_1_i/pwm_custom_axi_0/U0/i__carry_i_50_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.832 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.832    design_1_i/pwm_custom_axi_0/U0/i__carry_i_19_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.103 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_6/CO[0]
                         net (fo=33, routed)          0.551    54.654    design_1_i/pwm_custom_axi_0/U0/p_0_in[9]
    SLICE_X22Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    55.483 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.483    design_1_i/pwm_custom_axi_0/U0/i__carry_i_441_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_355_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.711 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.711    design_1_i/pwm_custom_axi_0/U0/i__carry_i_274_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.825 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.825    design_1_i/pwm_custom_axi_0/U0/i__carry_i_198_n_0
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.939 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    55.939    design_1_i/pwm_custom_axi_0/U0/i__carry_i_127_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.053 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    56.053    design_1_i/pwm_custom_axi_0/U0/i__carry_i_61_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.167 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.167    design_1_i/pwm_custom_axi_0/U0/i__carry_i_27_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.438 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.909    57.347    design_1_i/pwm_custom_axi_0/U0/p_0_in[8]
    SLICE_X23Y56         LUT2 (Prop_lut2_I1_O)        0.373    57.720 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.720    design_1_i/pwm_custom_axi_0/U0/i__carry_i_520_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    58.270    design_1_i/pwm_custom_axi_0/U0/i__carry_i_440_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.384 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.384    design_1_i/pwm_custom_axi_0/U0/i__carry_i_354_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_273_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.612    design_1_i/pwm_custom_axi_0/U0/i__carry_i_197_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.726    design_1_i/pwm_custom_axi_0/U0/i__carry_i_126_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_60_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_23_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    59.225 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.098    60.323    design_1_i/pwm_custom_axi_0/U0/p_0_in[7]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.373    60.696 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.696    design_1_i/pwm_custom_axi_0/U0/i__carry_i_527_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.229 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.229    design_1_i/pwm_custom_axi_0/U0/i__carry_i_450_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.346 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    61.346    design_1_i/pwm_custom_axi_0/U0/i__carry_i_364_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.463    design_1_i/pwm_custom_axi_0/U0/i__carry_i_283_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.580 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.580    design_1_i/pwm_custom_axi_0/U0/i__carry_i_207_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.697    design_1_i/pwm_custom_axi_0/U0/i__carry_i_136_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.814    design_1_i/pwm_custom_axi_0/U0/i__carry_i_66_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.931 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.931    design_1_i/pwm_custom_axi_0/U0/i__carry_i_25_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    62.185 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.098    63.283    design_1_i/pwm_custom_axi_0/U0/p_0_in[6]
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.367    63.650 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.650    design_1_i/pwm_custom_axi_0/U0/i__carry_i_535_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.200 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    64.200    design_1_i/pwm_custom_axi_0/U0/i__carry_i_456_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.001    64.314    design_1_i/pwm_custom_axi_0/U0/i__carry_i_370_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.428    design_1_i/pwm_custom_axi_0/U0/i__carry_i_289_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.542    design_1_i/pwm_custom_axi_0/U0/i__carry_i_213_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.656    design_1_i/pwm_custom_axi_0/U0/i__carry_i_142_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.770    design_1_i/pwm_custom_axi_0/U0/i__carry_i_76_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.884    design_1_i/pwm_custom_axi_0/U0/i__carry_i_33_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.155 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.070    66.225    design_1_i/pwm_custom_axi_0/U0/p_0_in[5]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    66.598 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.598    design_1_i/pwm_custom_axi_0/U0/i__carry_i_531_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.148 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.000    67.148    design_1_i/pwm_custom_axi_0/U0/i__carry_i_455_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.262 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.001    67.263    design_1_i/pwm_custom_axi_0/U0/i__carry_i_369_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.377 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.377    design_1_i/pwm_custom_axi_0/U0/i__carry_i_288_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.491 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.491    design_1_i/pwm_custom_axi_0/U0/i__carry_i_212_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.605 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.605    design_1_i/pwm_custom_axi_0/U0/i__carry_i_141_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.719 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.719    design_1_i/pwm_custom_axi_0/U0/i__carry_i_75_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.833 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.833    design_1_i/pwm_custom_axi_0/U0/i__carry_i_29_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.104 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.065    69.170    design_1_i/pwm_custom_axi_0/U0/p_0_in[4]
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.373    69.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.543    design_1_i/pwm_custom_axi_0/U0/i__carry_i_539_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.093    design_1_i/pwm_custom_axi_0/U0/i__carry_i_465_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.207 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    70.207    design_1_i/pwm_custom_axi_0/U0/i__carry_i_379_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.321 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.321    design_1_i/pwm_custom_axi_0/U0/i__carry_i_298_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.435 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.435    design_1_i/pwm_custom_axi_0/U0/i__carry_i_222_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.549    design_1_i/pwm_custom_axi_0/U0/i__carry_i_151_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.663 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.663    design_1_i/pwm_custom_axi_0/U0/i__carry_i_81_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.777 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.777    design_1_i/pwm_custom_axi_0/U0/i__carry_i_31_n_0
    SLICE_X19Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    71.048 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_12/CO[0]
                         net (fo=34, routed)          0.909    71.958    design_1_i/pwm_custom_axi_0/U0/p_0_in[3]
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.373    72.331 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.331    design_1_i/pwm_custom_axi_0/U0/i__carry_i_547_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.881 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.001    72.881    design_1_i/pwm_custom_axi_0/U0/i__carry_i_471_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.995 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.995    design_1_i/pwm_custom_axi_0/U0/i__carry_i_385_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.109 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    73.109    design_1_i/pwm_custom_axi_0/U0/i__carry_i_304_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.223 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.223    design_1_i/pwm_custom_axi_0/U0/i__carry_i_228_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.337 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.337    design_1_i/pwm_custom_axi_0/U0/i__carry_i_157_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.451 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.451    design_1_i/pwm_custom_axi_0/U0/i__carry_i_91_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.565 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.565    design_1_i/pwm_custom_axi_0/U0/i__carry_i_42_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.836 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.064    74.901    design_1_i/pwm_custom_axi_0/U0/p_0_in[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I1_O)        0.373    75.274 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.274    design_1_i/pwm_custom_axi_0/U0/i__carry_i_543_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.824 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.824    design_1_i/pwm_custom_axi_0/U0/i__carry_i_470_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.938 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.938    design_1_i/pwm_custom_axi_0/U0/i__carry_i_384_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.052 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.052    design_1_i/pwm_custom_axi_0/U0/i__carry_i_303_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.166 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.166    design_1_i/pwm_custom_axi_0/U0/i__carry_i_227_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_156_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.394 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.394    design_1_i/pwm_custom_axi_0/U0/i__carry_i_90_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.508 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.508    design_1_i/pwm_custom_axi_0/U0/i__carry_i_35_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.779 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.023    77.802    design_1_i/pwm_custom_axi_0/U0/p_0_in[1]
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.373    78.175 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_484/O
                         net (fo=1, routed)           0.000    78.175    design_1_i/pwm_custom_axi_0/U0/i__carry_i_484_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.707 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.707    design_1_i/pwm_custom_axi_0/U0/i__carry_i_394_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.821 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.821    design_1_i/pwm_custom_axi_0/U0/i__carry_i_313_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.935 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.935    design_1_i/pwm_custom_axi_0/U0/i__carry_i_237_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.049 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    79.049    design_1_i/pwm_custom_axi_0/U0/i__carry_i_166_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_96_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.277 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.277    design_1_i/pwm_custom_axi_0/U0/i__carry_i_37_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.391 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_15/CO[3]
                         net (fo=3, routed)           0.840    80.230    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[0]
    SLICE_X12Y48         LUT6 (Prop_lut6_I3_O)        0.124    80.354 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000    80.354    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_82
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    80.867 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.984 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    80.985    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.239 f  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.976    82.215    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.367    82.582 r  design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7/O
                         net (fo=1, routed)           0.000    82.582    design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.114 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.114    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.228 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.228    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.342 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    83.343    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.457 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.457    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.571 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.571    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.685 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.685    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]_i_1_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.924 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    83.924    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[24]_i_1_n_5
    SLICE_X11Y53         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.497    22.689    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y53         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[26]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y53         FDCE (Setup_fdce_C_D)        0.062    22.565    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[26]
  -------------------------------------------------------------------
                         required time                         22.565    
                         arrival time                         -83.924    
  -------------------------------------------------------------------
                         slack                                -61.359    

Slack (VIOLATED) :        -61.343ns  (required time - arrival time)
  Source:                 design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        80.927ns  (logic 51.914ns (64.149%)  route 29.013ns (35.851%))
  Logic Levels:           244  (CARRY4=222 LUT2=19 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=76, routed)          0.490     3.927    design_1_i/pwm_custom_axi_0/U0/sig_period[0]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.583 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.583    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.697    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.811    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.925    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.039    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.153    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_4/CO[3]
                         net (fo=34, routed)          1.384     6.651    design_1_i/pwm_custom_axi_0/U0/p_0_in[26]
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     6.775    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.425    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.542    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.776 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     7.776    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.010    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.264 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_2/CO[0]
                         net (fo=33, routed)          0.910     9.174    design_1_i/pwm_custom_axi_0/U0/p_0_in[25]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.367     9.541 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337/O
                         net (fo=1, routed)           0.000     9.541    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.091 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.091    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.205    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.319    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    10.433    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.547    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.661    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.932 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_3/CO[0]
                         net (fo=33, routed)          1.082    12.014    design_1_i/pwm_custom_axi_0/U0/p_0_in[24]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    12.858    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    12.975    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.092    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.326    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.443    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.560    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.974    14.787    design_1_i/pwm_custom_axi_0/U0/p_0_in[23]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    15.625 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.625    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.742 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.742    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.859 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    15.859    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.976 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.976    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.093    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.210 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.210    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.327 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.327    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.581 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          0.833    17.415    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[10]
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.367    17.782 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_382/O
                         net (fo=1, routed)           0.000    17.782    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_36
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.315 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.315    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.432    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.549    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.001    18.666    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.783    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.900    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.017    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.271 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          1.129    20.400    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[9]
    SLICE_X7Y45          LUT2 (Prop_lut2_I1_O)        0.367    20.767 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.767    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_37
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.317 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.317    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.431 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.431    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.545 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.545    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.001    21.774    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.888    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.002    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.273 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          1.193    23.466    design_1_i/pwm_custom_axi_0/U0/p_0_in[20]
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.373    23.839 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.839    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.389 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.389    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.503    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.617    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.731    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.845    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.959    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.073    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.344 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.316    26.661    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[8]
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.373    27.034 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_392/O
                         net (fo=1, routed)           0.000    27.034    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_38
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.584 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    27.584    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.698 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.698    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.812 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.812    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.926 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.926    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.040 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    28.040    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.154 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    28.154    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.268 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.268    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.539 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.131    29.669    design_1_i/pwm_custom_axi_0/U0/p_0_in[18]
    SLICE_X18Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    30.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_435_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    30.612    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.726    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.840    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.453 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          1.052    32.506    design_1_i/pwm_custom_axi_0/U0/p_0_in[17]
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.373    32.879 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_438/O
                         net (fo=1, routed)           0.000    32.879    design_1_i/pwm_custom_axi_0/U0/i__carry_i_438_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.429 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    33.429    design_1_i/pwm_custom_axi_0/U0/i__carry_i_349_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    33.543    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.657 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.657    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.771 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.952    35.222    design_1_i/pwm_custom_axi_0/U0/p_0_in[16]
    SLICE_X20Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    36.066 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    36.066    design_1_i/pwm_custom_axi_0/U0/i__carry_i_420_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.183 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    36.183    design_1_i/pwm_custom_axi_0/U0/i__carry_i_339_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.300 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.300    design_1_i/pwm_custom_axi_0/U0/i__carry_i_268_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.417 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    36.417    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.534 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    36.534    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.651 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    36.651    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.768 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.768    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.022 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.995    38.017    design_1_i/pwm_custom_axi_0/U0/p_0_in[15]
    SLICE_X21Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    38.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_415_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_334_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.068    design_1_i/pwm_custom_axi_0/U0/i__carry_i_258_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.182    design_1_i/pwm_custom_axi_0/U0/i__carry_i_192_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.296    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.410    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.524    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.795 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          1.005    40.800    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X17Y44         LUT2 (Prop_lut2_I1_O)        0.373    41.173 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_499/O
                         net (fo=1, routed)           0.000    41.173    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_42
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.723 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.723    design_1_i/pwm_custom_axi_0/U0/i__carry_i_410_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.837 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    41.837    design_1_i/pwm_custom_axi_0/U0/i__carry_i_329_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.951 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.951    design_1_i/pwm_custom_axi_0/U0/i__carry_i_253_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.065 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    42.065    design_1_i/pwm_custom_axi_0/U0/i__carry_i_182_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.179 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    42.179    design_1_i/pwm_custom_axi_0/U0/i__carry_i_121_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.293 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.001    42.294    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.408 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.408    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.679 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          0.922    43.601    design_1_i/pwm_custom_axi_0/U0/p_0_in[13]
    SLICE_X16Y44         LUT2 (Prop_lut2_I1_O)        0.373    43.974 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_496/O
                         net (fo=1, routed)           0.000    43.974    design_1_i/pwm_custom_axi_0/U0/i__carry_i_496_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.507 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    44.507    design_1_i/pwm_custom_axi_0/U0/i__carry_i_405_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.624 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.000    44.624    design_1_i/pwm_custom_axi_0/U0/i__carry_i_324_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.741 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    44.741    design_1_i/pwm_custom_axi_0/U0/i__carry_i_248_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    44.858    design_1_i/pwm_custom_axi_0/U0/i__carry_i_177_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    44.975    design_1_i/pwm_custom_axi_0/U0/i__carry_i_111_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.001    45.092    design_1_i/pwm_custom_axi_0/U0/i__carry_i_55_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          0.865    46.328    design_1_i/pwm_custom_axi_0/U0/p_0_in[12]
    SLICE_X18Y47         LUT2 (Prop_lut2_I1_O)        0.367    46.695 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_492/O
                         net (fo=1, routed)           0.000    46.695    design_1_i/pwm_custom_axi_0/U0/i__carry_i_492_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.245 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    47.245    design_1_i/pwm_custom_axi_0/U0/i__carry_i_400_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.359 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.000    47.359    design_1_i/pwm_custom_axi_0/U0/i__carry_i_319_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.473 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.001    47.474    design_1_i/pwm_custom_axi_0/U0/i__carry_i_243_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    47.588    design_1_i/pwm_custom_axi_0/U0/i__carry_i_172_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.702 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    47.702    design_1_i/pwm_custom_axi_0/U0/i__carry_i_106_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.816 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.816    design_1_i/pwm_custom_axi_0/U0/i__carry_i_45_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.930 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.930    design_1_i/pwm_custom_axi_0/U0/i__carry_i_21_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.201 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.057    49.257    design_1_i/pwm_custom_axi_0/U0/p_0_in[11]
    SLICE_X20Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.630 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_488/O
                         net (fo=1, routed)           0.000    49.630    design_1_i/pwm_custom_axi_0/U0/i__carry_i_488_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    50.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_399_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.000    50.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_318_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.397 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    50.397    design_1_i/pwm_custom_axi_0/U0/i__carry_i_242_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.514 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.001    50.515    design_1_i/pwm_custom_axi_0/U0/i__carry_i_171_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.632 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.632    design_1_i/pwm_custom_axi_0/U0/i__carry_i_105_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.749 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.749    design_1_i/pwm_custom_axi_0/U0/i__carry_i_44_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.866 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.866    design_1_i/pwm_custom_axi_0/U0/i__carry_i_17_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.120 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_5/CO[0]
                         net (fo=34, routed)          1.110    52.230    design_1_i/pwm_custom_axi_0/U0/p_0_in[10]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.367    52.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_512/O
                         net (fo=1, routed)           0.000    52.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_512_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.147 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    53.147    design_1_i/pwm_custom_axi_0/U0/i__carry_i_430_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.261 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    53.261    design_1_i/pwm_custom_axi_0/U0/i__carry_i_344_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.375 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.000    53.375    design_1_i/pwm_custom_axi_0/U0/i__carry_i_263_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.489 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    53.489    design_1_i/pwm_custom_axi_0/U0/i__carry_i_187_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.603 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.603    design_1_i/pwm_custom_axi_0/U0/i__carry_i_116_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.717 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.001    53.718    design_1_i/pwm_custom_axi_0/U0/i__carry_i_50_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.832 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.832    design_1_i/pwm_custom_axi_0/U0/i__carry_i_19_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.103 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_6/CO[0]
                         net (fo=33, routed)          0.551    54.654    design_1_i/pwm_custom_axi_0/U0/p_0_in[9]
    SLICE_X22Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    55.483 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.483    design_1_i/pwm_custom_axi_0/U0/i__carry_i_441_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_355_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.711 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.711    design_1_i/pwm_custom_axi_0/U0/i__carry_i_274_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.825 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.825    design_1_i/pwm_custom_axi_0/U0/i__carry_i_198_n_0
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.939 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    55.939    design_1_i/pwm_custom_axi_0/U0/i__carry_i_127_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.053 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    56.053    design_1_i/pwm_custom_axi_0/U0/i__carry_i_61_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.167 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.167    design_1_i/pwm_custom_axi_0/U0/i__carry_i_27_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.438 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.909    57.347    design_1_i/pwm_custom_axi_0/U0/p_0_in[8]
    SLICE_X23Y56         LUT2 (Prop_lut2_I1_O)        0.373    57.720 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.720    design_1_i/pwm_custom_axi_0/U0/i__carry_i_520_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    58.270    design_1_i/pwm_custom_axi_0/U0/i__carry_i_440_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.384 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.384    design_1_i/pwm_custom_axi_0/U0/i__carry_i_354_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_273_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.612    design_1_i/pwm_custom_axi_0/U0/i__carry_i_197_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.726    design_1_i/pwm_custom_axi_0/U0/i__carry_i_126_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_60_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_23_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    59.225 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.098    60.323    design_1_i/pwm_custom_axi_0/U0/p_0_in[7]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.373    60.696 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.696    design_1_i/pwm_custom_axi_0/U0/i__carry_i_527_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.229 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.229    design_1_i/pwm_custom_axi_0/U0/i__carry_i_450_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.346 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    61.346    design_1_i/pwm_custom_axi_0/U0/i__carry_i_364_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.463    design_1_i/pwm_custom_axi_0/U0/i__carry_i_283_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.580 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.580    design_1_i/pwm_custom_axi_0/U0/i__carry_i_207_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.697    design_1_i/pwm_custom_axi_0/U0/i__carry_i_136_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.814    design_1_i/pwm_custom_axi_0/U0/i__carry_i_66_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.931 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.931    design_1_i/pwm_custom_axi_0/U0/i__carry_i_25_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    62.185 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.098    63.283    design_1_i/pwm_custom_axi_0/U0/p_0_in[6]
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.367    63.650 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.650    design_1_i/pwm_custom_axi_0/U0/i__carry_i_535_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.200 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    64.200    design_1_i/pwm_custom_axi_0/U0/i__carry_i_456_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.001    64.314    design_1_i/pwm_custom_axi_0/U0/i__carry_i_370_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.428    design_1_i/pwm_custom_axi_0/U0/i__carry_i_289_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.542    design_1_i/pwm_custom_axi_0/U0/i__carry_i_213_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.656    design_1_i/pwm_custom_axi_0/U0/i__carry_i_142_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.770    design_1_i/pwm_custom_axi_0/U0/i__carry_i_76_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.884    design_1_i/pwm_custom_axi_0/U0/i__carry_i_33_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.155 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.070    66.225    design_1_i/pwm_custom_axi_0/U0/p_0_in[5]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    66.598 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.598    design_1_i/pwm_custom_axi_0/U0/i__carry_i_531_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.148 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.000    67.148    design_1_i/pwm_custom_axi_0/U0/i__carry_i_455_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.262 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.001    67.263    design_1_i/pwm_custom_axi_0/U0/i__carry_i_369_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.377 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.377    design_1_i/pwm_custom_axi_0/U0/i__carry_i_288_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.491 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.491    design_1_i/pwm_custom_axi_0/U0/i__carry_i_212_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.605 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.605    design_1_i/pwm_custom_axi_0/U0/i__carry_i_141_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.719 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.719    design_1_i/pwm_custom_axi_0/U0/i__carry_i_75_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.833 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.833    design_1_i/pwm_custom_axi_0/U0/i__carry_i_29_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.104 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.065    69.170    design_1_i/pwm_custom_axi_0/U0/p_0_in[4]
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.373    69.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.543    design_1_i/pwm_custom_axi_0/U0/i__carry_i_539_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.093    design_1_i/pwm_custom_axi_0/U0/i__carry_i_465_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.207 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    70.207    design_1_i/pwm_custom_axi_0/U0/i__carry_i_379_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.321 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.321    design_1_i/pwm_custom_axi_0/U0/i__carry_i_298_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.435 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.435    design_1_i/pwm_custom_axi_0/U0/i__carry_i_222_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.549    design_1_i/pwm_custom_axi_0/U0/i__carry_i_151_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.663 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.663    design_1_i/pwm_custom_axi_0/U0/i__carry_i_81_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.777 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.777    design_1_i/pwm_custom_axi_0/U0/i__carry_i_31_n_0
    SLICE_X19Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    71.048 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_12/CO[0]
                         net (fo=34, routed)          0.909    71.958    design_1_i/pwm_custom_axi_0/U0/p_0_in[3]
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.373    72.331 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.331    design_1_i/pwm_custom_axi_0/U0/i__carry_i_547_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.881 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.001    72.881    design_1_i/pwm_custom_axi_0/U0/i__carry_i_471_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.995 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.995    design_1_i/pwm_custom_axi_0/U0/i__carry_i_385_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.109 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    73.109    design_1_i/pwm_custom_axi_0/U0/i__carry_i_304_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.223 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.223    design_1_i/pwm_custom_axi_0/U0/i__carry_i_228_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.337 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.337    design_1_i/pwm_custom_axi_0/U0/i__carry_i_157_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.451 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.451    design_1_i/pwm_custom_axi_0/U0/i__carry_i_91_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.565 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.565    design_1_i/pwm_custom_axi_0/U0/i__carry_i_42_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.836 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.064    74.901    design_1_i/pwm_custom_axi_0/U0/p_0_in[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I1_O)        0.373    75.274 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.274    design_1_i/pwm_custom_axi_0/U0/i__carry_i_543_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.824 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.824    design_1_i/pwm_custom_axi_0/U0/i__carry_i_470_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.938 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.938    design_1_i/pwm_custom_axi_0/U0/i__carry_i_384_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.052 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.052    design_1_i/pwm_custom_axi_0/U0/i__carry_i_303_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.166 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.166    design_1_i/pwm_custom_axi_0/U0/i__carry_i_227_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_156_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.394 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.394    design_1_i/pwm_custom_axi_0/U0/i__carry_i_90_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.508 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.508    design_1_i/pwm_custom_axi_0/U0/i__carry_i_35_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.779 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.023    77.802    design_1_i/pwm_custom_axi_0/U0/p_0_in[1]
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.373    78.175 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_484/O
                         net (fo=1, routed)           0.000    78.175    design_1_i/pwm_custom_axi_0/U0/i__carry_i_484_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.707 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.707    design_1_i/pwm_custom_axi_0/U0/i__carry_i_394_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.821 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.821    design_1_i/pwm_custom_axi_0/U0/i__carry_i_313_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.935 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.935    design_1_i/pwm_custom_axi_0/U0/i__carry_i_237_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.049 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    79.049    design_1_i/pwm_custom_axi_0/U0/i__carry_i_166_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_96_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.277 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.277    design_1_i/pwm_custom_axi_0/U0/i__carry_i_37_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.391 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_15/CO[3]
                         net (fo=3, routed)           0.840    80.230    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[0]
    SLICE_X12Y48         LUT6 (Prop_lut6_I3_O)        0.124    80.354 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000    80.354    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_82
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    80.867 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.984 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    80.985    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.239 f  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.976    82.215    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.367    82.582 r  design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7/O
                         net (fo=1, routed)           0.000    82.582    design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.114 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.114    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.228 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.228    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.342 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    83.343    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.457 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.457    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.571 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.571    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.685 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.685    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]_i_1_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    83.908 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    83.908    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[24]_i_1_n_7
    SLICE_X11Y53         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.497    22.689    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y53         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[24]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y53         FDCE (Setup_fdce_C_D)        0.062    22.565    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[24]
  -------------------------------------------------------------------
                         required time                         22.565    
                         arrival time                         -83.908    
  -------------------------------------------------------------------
                         slack                                -61.343    

Slack (VIOLATED) :        -61.339ns  (required time - arrival time)
  Source:                 design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        80.924ns  (logic 51.911ns (64.148%)  route 29.013ns (35.852%))
  Logic Levels:           243  (CARRY4=221 LUT2=19 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=76, routed)          0.490     3.927    design_1_i/pwm_custom_axi_0/U0/sig_period[0]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.583 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.583    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.697    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.811    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.925    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.039    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.153    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_4/CO[3]
                         net (fo=34, routed)          1.384     6.651    design_1_i/pwm_custom_axi_0/U0/p_0_in[26]
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     6.775    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.425    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.542    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.776 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     7.776    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.010    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.264 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_2/CO[0]
                         net (fo=33, routed)          0.910     9.174    design_1_i/pwm_custom_axi_0/U0/p_0_in[25]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.367     9.541 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337/O
                         net (fo=1, routed)           0.000     9.541    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.091 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.091    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.205    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.319    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    10.433    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.547    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.661    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.932 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_3/CO[0]
                         net (fo=33, routed)          1.082    12.014    design_1_i/pwm_custom_axi_0/U0/p_0_in[24]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    12.858    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    12.975    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.092    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.326    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.443    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.560    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.974    14.787    design_1_i/pwm_custom_axi_0/U0/p_0_in[23]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    15.625 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.625    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.742 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.742    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.859 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    15.859    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.976 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.976    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.093    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.210 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.210    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.327 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.327    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.581 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          0.833    17.415    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[10]
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.367    17.782 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_382/O
                         net (fo=1, routed)           0.000    17.782    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_36
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.315 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.315    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.432    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.549    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.001    18.666    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.783    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.900    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.017    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.271 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          1.129    20.400    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[9]
    SLICE_X7Y45          LUT2 (Prop_lut2_I1_O)        0.367    20.767 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.767    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_37
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.317 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.317    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.431 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.431    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.545 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.545    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.001    21.774    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.888    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.002    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.273 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          1.193    23.466    design_1_i/pwm_custom_axi_0/U0/p_0_in[20]
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.373    23.839 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.839    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.389 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.389    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.503    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.617    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.731    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.845    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.959    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.073    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.344 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.316    26.661    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[8]
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.373    27.034 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_392/O
                         net (fo=1, routed)           0.000    27.034    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_38
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.584 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    27.584    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.698 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.698    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.812 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.812    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.926 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.926    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.040 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    28.040    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.154 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    28.154    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.268 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.268    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.539 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.131    29.669    design_1_i/pwm_custom_axi_0/U0/p_0_in[18]
    SLICE_X18Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    30.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_435_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    30.612    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.726    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.840    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.453 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          1.052    32.506    design_1_i/pwm_custom_axi_0/U0/p_0_in[17]
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.373    32.879 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_438/O
                         net (fo=1, routed)           0.000    32.879    design_1_i/pwm_custom_axi_0/U0/i__carry_i_438_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.429 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    33.429    design_1_i/pwm_custom_axi_0/U0/i__carry_i_349_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    33.543    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.657 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.657    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.771 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.952    35.222    design_1_i/pwm_custom_axi_0/U0/p_0_in[16]
    SLICE_X20Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    36.066 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    36.066    design_1_i/pwm_custom_axi_0/U0/i__carry_i_420_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.183 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    36.183    design_1_i/pwm_custom_axi_0/U0/i__carry_i_339_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.300 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.300    design_1_i/pwm_custom_axi_0/U0/i__carry_i_268_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.417 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    36.417    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.534 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    36.534    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.651 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    36.651    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.768 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.768    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.022 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.995    38.017    design_1_i/pwm_custom_axi_0/U0/p_0_in[15]
    SLICE_X21Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    38.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_415_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_334_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.068    design_1_i/pwm_custom_axi_0/U0/i__carry_i_258_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.182    design_1_i/pwm_custom_axi_0/U0/i__carry_i_192_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.296    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.410    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.524    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.795 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          1.005    40.800    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X17Y44         LUT2 (Prop_lut2_I1_O)        0.373    41.173 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_499/O
                         net (fo=1, routed)           0.000    41.173    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_42
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.723 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.723    design_1_i/pwm_custom_axi_0/U0/i__carry_i_410_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.837 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    41.837    design_1_i/pwm_custom_axi_0/U0/i__carry_i_329_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.951 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.951    design_1_i/pwm_custom_axi_0/U0/i__carry_i_253_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.065 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    42.065    design_1_i/pwm_custom_axi_0/U0/i__carry_i_182_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.179 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    42.179    design_1_i/pwm_custom_axi_0/U0/i__carry_i_121_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.293 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.001    42.294    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.408 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.408    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.679 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          0.922    43.601    design_1_i/pwm_custom_axi_0/U0/p_0_in[13]
    SLICE_X16Y44         LUT2 (Prop_lut2_I1_O)        0.373    43.974 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_496/O
                         net (fo=1, routed)           0.000    43.974    design_1_i/pwm_custom_axi_0/U0/i__carry_i_496_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.507 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    44.507    design_1_i/pwm_custom_axi_0/U0/i__carry_i_405_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.624 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.000    44.624    design_1_i/pwm_custom_axi_0/U0/i__carry_i_324_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.741 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    44.741    design_1_i/pwm_custom_axi_0/U0/i__carry_i_248_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    44.858    design_1_i/pwm_custom_axi_0/U0/i__carry_i_177_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    44.975    design_1_i/pwm_custom_axi_0/U0/i__carry_i_111_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.001    45.092    design_1_i/pwm_custom_axi_0/U0/i__carry_i_55_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          0.865    46.328    design_1_i/pwm_custom_axi_0/U0/p_0_in[12]
    SLICE_X18Y47         LUT2 (Prop_lut2_I1_O)        0.367    46.695 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_492/O
                         net (fo=1, routed)           0.000    46.695    design_1_i/pwm_custom_axi_0/U0/i__carry_i_492_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.245 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    47.245    design_1_i/pwm_custom_axi_0/U0/i__carry_i_400_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.359 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.000    47.359    design_1_i/pwm_custom_axi_0/U0/i__carry_i_319_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.473 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.001    47.474    design_1_i/pwm_custom_axi_0/U0/i__carry_i_243_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    47.588    design_1_i/pwm_custom_axi_0/U0/i__carry_i_172_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.702 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    47.702    design_1_i/pwm_custom_axi_0/U0/i__carry_i_106_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.816 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.816    design_1_i/pwm_custom_axi_0/U0/i__carry_i_45_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.930 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.930    design_1_i/pwm_custom_axi_0/U0/i__carry_i_21_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.201 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.057    49.257    design_1_i/pwm_custom_axi_0/U0/p_0_in[11]
    SLICE_X20Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.630 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_488/O
                         net (fo=1, routed)           0.000    49.630    design_1_i/pwm_custom_axi_0/U0/i__carry_i_488_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    50.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_399_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.000    50.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_318_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.397 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    50.397    design_1_i/pwm_custom_axi_0/U0/i__carry_i_242_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.514 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.001    50.515    design_1_i/pwm_custom_axi_0/U0/i__carry_i_171_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.632 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.632    design_1_i/pwm_custom_axi_0/U0/i__carry_i_105_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.749 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.749    design_1_i/pwm_custom_axi_0/U0/i__carry_i_44_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.866 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.866    design_1_i/pwm_custom_axi_0/U0/i__carry_i_17_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.120 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_5/CO[0]
                         net (fo=34, routed)          1.110    52.230    design_1_i/pwm_custom_axi_0/U0/p_0_in[10]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.367    52.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_512/O
                         net (fo=1, routed)           0.000    52.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_512_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.147 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    53.147    design_1_i/pwm_custom_axi_0/U0/i__carry_i_430_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.261 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    53.261    design_1_i/pwm_custom_axi_0/U0/i__carry_i_344_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.375 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.000    53.375    design_1_i/pwm_custom_axi_0/U0/i__carry_i_263_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.489 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    53.489    design_1_i/pwm_custom_axi_0/U0/i__carry_i_187_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.603 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.603    design_1_i/pwm_custom_axi_0/U0/i__carry_i_116_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.717 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.001    53.718    design_1_i/pwm_custom_axi_0/U0/i__carry_i_50_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.832 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.832    design_1_i/pwm_custom_axi_0/U0/i__carry_i_19_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.103 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_6/CO[0]
                         net (fo=33, routed)          0.551    54.654    design_1_i/pwm_custom_axi_0/U0/p_0_in[9]
    SLICE_X22Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    55.483 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.483    design_1_i/pwm_custom_axi_0/U0/i__carry_i_441_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_355_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.711 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.711    design_1_i/pwm_custom_axi_0/U0/i__carry_i_274_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.825 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.825    design_1_i/pwm_custom_axi_0/U0/i__carry_i_198_n_0
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.939 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    55.939    design_1_i/pwm_custom_axi_0/U0/i__carry_i_127_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.053 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    56.053    design_1_i/pwm_custom_axi_0/U0/i__carry_i_61_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.167 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.167    design_1_i/pwm_custom_axi_0/U0/i__carry_i_27_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.438 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.909    57.347    design_1_i/pwm_custom_axi_0/U0/p_0_in[8]
    SLICE_X23Y56         LUT2 (Prop_lut2_I1_O)        0.373    57.720 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.720    design_1_i/pwm_custom_axi_0/U0/i__carry_i_520_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    58.270    design_1_i/pwm_custom_axi_0/U0/i__carry_i_440_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.384 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.384    design_1_i/pwm_custom_axi_0/U0/i__carry_i_354_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_273_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.612    design_1_i/pwm_custom_axi_0/U0/i__carry_i_197_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.726    design_1_i/pwm_custom_axi_0/U0/i__carry_i_126_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_60_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_23_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    59.225 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.098    60.323    design_1_i/pwm_custom_axi_0/U0/p_0_in[7]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.373    60.696 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.696    design_1_i/pwm_custom_axi_0/U0/i__carry_i_527_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.229 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.229    design_1_i/pwm_custom_axi_0/U0/i__carry_i_450_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.346 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    61.346    design_1_i/pwm_custom_axi_0/U0/i__carry_i_364_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.463    design_1_i/pwm_custom_axi_0/U0/i__carry_i_283_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.580 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.580    design_1_i/pwm_custom_axi_0/U0/i__carry_i_207_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.697    design_1_i/pwm_custom_axi_0/U0/i__carry_i_136_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.814    design_1_i/pwm_custom_axi_0/U0/i__carry_i_66_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.931 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.931    design_1_i/pwm_custom_axi_0/U0/i__carry_i_25_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    62.185 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.098    63.283    design_1_i/pwm_custom_axi_0/U0/p_0_in[6]
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.367    63.650 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.650    design_1_i/pwm_custom_axi_0/U0/i__carry_i_535_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.200 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    64.200    design_1_i/pwm_custom_axi_0/U0/i__carry_i_456_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.001    64.314    design_1_i/pwm_custom_axi_0/U0/i__carry_i_370_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.428    design_1_i/pwm_custom_axi_0/U0/i__carry_i_289_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.542    design_1_i/pwm_custom_axi_0/U0/i__carry_i_213_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.656    design_1_i/pwm_custom_axi_0/U0/i__carry_i_142_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.770    design_1_i/pwm_custom_axi_0/U0/i__carry_i_76_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.884    design_1_i/pwm_custom_axi_0/U0/i__carry_i_33_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.155 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.070    66.225    design_1_i/pwm_custom_axi_0/U0/p_0_in[5]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    66.598 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.598    design_1_i/pwm_custom_axi_0/U0/i__carry_i_531_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.148 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.000    67.148    design_1_i/pwm_custom_axi_0/U0/i__carry_i_455_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.262 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.001    67.263    design_1_i/pwm_custom_axi_0/U0/i__carry_i_369_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.377 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.377    design_1_i/pwm_custom_axi_0/U0/i__carry_i_288_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.491 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.491    design_1_i/pwm_custom_axi_0/U0/i__carry_i_212_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.605 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.605    design_1_i/pwm_custom_axi_0/U0/i__carry_i_141_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.719 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.719    design_1_i/pwm_custom_axi_0/U0/i__carry_i_75_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.833 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.833    design_1_i/pwm_custom_axi_0/U0/i__carry_i_29_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.104 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.065    69.170    design_1_i/pwm_custom_axi_0/U0/p_0_in[4]
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.373    69.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.543    design_1_i/pwm_custom_axi_0/U0/i__carry_i_539_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.093    design_1_i/pwm_custom_axi_0/U0/i__carry_i_465_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.207 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    70.207    design_1_i/pwm_custom_axi_0/U0/i__carry_i_379_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.321 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.321    design_1_i/pwm_custom_axi_0/U0/i__carry_i_298_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.435 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.435    design_1_i/pwm_custom_axi_0/U0/i__carry_i_222_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.549    design_1_i/pwm_custom_axi_0/U0/i__carry_i_151_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.663 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.663    design_1_i/pwm_custom_axi_0/U0/i__carry_i_81_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.777 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.777    design_1_i/pwm_custom_axi_0/U0/i__carry_i_31_n_0
    SLICE_X19Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    71.048 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_12/CO[0]
                         net (fo=34, routed)          0.909    71.958    design_1_i/pwm_custom_axi_0/U0/p_0_in[3]
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.373    72.331 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.331    design_1_i/pwm_custom_axi_0/U0/i__carry_i_547_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.881 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.001    72.881    design_1_i/pwm_custom_axi_0/U0/i__carry_i_471_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.995 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.995    design_1_i/pwm_custom_axi_0/U0/i__carry_i_385_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.109 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    73.109    design_1_i/pwm_custom_axi_0/U0/i__carry_i_304_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.223 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.223    design_1_i/pwm_custom_axi_0/U0/i__carry_i_228_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.337 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.337    design_1_i/pwm_custom_axi_0/U0/i__carry_i_157_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.451 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.451    design_1_i/pwm_custom_axi_0/U0/i__carry_i_91_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.565 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.565    design_1_i/pwm_custom_axi_0/U0/i__carry_i_42_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.836 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.064    74.901    design_1_i/pwm_custom_axi_0/U0/p_0_in[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I1_O)        0.373    75.274 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.274    design_1_i/pwm_custom_axi_0/U0/i__carry_i_543_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.824 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.824    design_1_i/pwm_custom_axi_0/U0/i__carry_i_470_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.938 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.938    design_1_i/pwm_custom_axi_0/U0/i__carry_i_384_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.052 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.052    design_1_i/pwm_custom_axi_0/U0/i__carry_i_303_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.166 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.166    design_1_i/pwm_custom_axi_0/U0/i__carry_i_227_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_156_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.394 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.394    design_1_i/pwm_custom_axi_0/U0/i__carry_i_90_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.508 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.508    design_1_i/pwm_custom_axi_0/U0/i__carry_i_35_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.779 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.023    77.802    design_1_i/pwm_custom_axi_0/U0/p_0_in[1]
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.373    78.175 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_484/O
                         net (fo=1, routed)           0.000    78.175    design_1_i/pwm_custom_axi_0/U0/i__carry_i_484_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.707 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.707    design_1_i/pwm_custom_axi_0/U0/i__carry_i_394_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.821 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.821    design_1_i/pwm_custom_axi_0/U0/i__carry_i_313_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.935 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.935    design_1_i/pwm_custom_axi_0/U0/i__carry_i_237_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.049 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    79.049    design_1_i/pwm_custom_axi_0/U0/i__carry_i_166_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_96_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.277 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.277    design_1_i/pwm_custom_axi_0/U0/i__carry_i_37_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.391 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_15/CO[3]
                         net (fo=3, routed)           0.840    80.230    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[0]
    SLICE_X12Y48         LUT6 (Prop_lut6_I3_O)        0.124    80.354 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000    80.354    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_82
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    80.867 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.984 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    80.985    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.239 f  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.976    82.215    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.367    82.582 r  design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7/O
                         net (fo=1, routed)           0.000    82.582    design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.114 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.114    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.228 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.228    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.342 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    83.343    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.457 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.457    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.571 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.571    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    83.905 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    83.905    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]_i_1_n_6
    SLICE_X11Y52         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.498    22.690    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y52         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[21]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y52         FDCE (Setup_fdce_C_D)        0.062    22.566    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[21]
  -------------------------------------------------------------------
                         required time                         22.566    
                         arrival time                         -83.905    
  -------------------------------------------------------------------
                         slack                                -61.339    

Slack (VIOLATED) :        -61.318ns  (required time - arrival time)
  Source:                 design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        80.903ns  (logic 51.890ns (64.139%)  route 29.013ns (35.861%))
  Logic Levels:           243  (CARRY4=221 LUT2=19 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=76, routed)          0.490     3.927    design_1_i/pwm_custom_axi_0/U0/sig_period[0]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.583 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.583    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.697    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.811    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.925    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.039    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.153    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_4/CO[3]
                         net (fo=34, routed)          1.384     6.651    design_1_i/pwm_custom_axi_0/U0/p_0_in[26]
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     6.775    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.425    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.542    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.776 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     7.776    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.010    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.264 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_2/CO[0]
                         net (fo=33, routed)          0.910     9.174    design_1_i/pwm_custom_axi_0/U0/p_0_in[25]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.367     9.541 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337/O
                         net (fo=1, routed)           0.000     9.541    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.091 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.091    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.205    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.319    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    10.433    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.547    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.661    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.932 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_3/CO[0]
                         net (fo=33, routed)          1.082    12.014    design_1_i/pwm_custom_axi_0/U0/p_0_in[24]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    12.858    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    12.975    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.092    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.326    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.443    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.560    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.974    14.787    design_1_i/pwm_custom_axi_0/U0/p_0_in[23]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    15.625 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.625    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.742 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.742    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.859 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    15.859    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.976 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.976    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.093    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.210 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.210    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.327 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.327    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.581 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          0.833    17.415    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[10]
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.367    17.782 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_382/O
                         net (fo=1, routed)           0.000    17.782    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_36
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.315 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.315    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.432    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.549    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.001    18.666    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.783    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.900    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.017    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.271 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          1.129    20.400    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[9]
    SLICE_X7Y45          LUT2 (Prop_lut2_I1_O)        0.367    20.767 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.767    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_37
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.317 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.317    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.431 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.431    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.545 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.545    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.001    21.774    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.888    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.002    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.273 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          1.193    23.466    design_1_i/pwm_custom_axi_0/U0/p_0_in[20]
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.373    23.839 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.839    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.389 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.389    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.503    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.617    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.731    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.845    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.959    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.073    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.344 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.316    26.661    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[8]
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.373    27.034 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_392/O
                         net (fo=1, routed)           0.000    27.034    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_38
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.584 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    27.584    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.698 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.698    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.812 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.812    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.926 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.926    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.040 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    28.040    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.154 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    28.154    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.268 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.268    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.539 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.131    29.669    design_1_i/pwm_custom_axi_0/U0/p_0_in[18]
    SLICE_X18Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    30.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_435_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    30.612    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.726    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.840    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.453 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          1.052    32.506    design_1_i/pwm_custom_axi_0/U0/p_0_in[17]
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.373    32.879 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_438/O
                         net (fo=1, routed)           0.000    32.879    design_1_i/pwm_custom_axi_0/U0/i__carry_i_438_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.429 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    33.429    design_1_i/pwm_custom_axi_0/U0/i__carry_i_349_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    33.543    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.657 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.657    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.771 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.952    35.222    design_1_i/pwm_custom_axi_0/U0/p_0_in[16]
    SLICE_X20Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    36.066 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    36.066    design_1_i/pwm_custom_axi_0/U0/i__carry_i_420_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.183 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    36.183    design_1_i/pwm_custom_axi_0/U0/i__carry_i_339_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.300 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.300    design_1_i/pwm_custom_axi_0/U0/i__carry_i_268_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.417 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    36.417    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.534 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    36.534    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.651 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    36.651    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.768 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.768    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.022 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.995    38.017    design_1_i/pwm_custom_axi_0/U0/p_0_in[15]
    SLICE_X21Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    38.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_415_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_334_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.068    design_1_i/pwm_custom_axi_0/U0/i__carry_i_258_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.182    design_1_i/pwm_custom_axi_0/U0/i__carry_i_192_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.296    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.410    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.524    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.795 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          1.005    40.800    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X17Y44         LUT2 (Prop_lut2_I1_O)        0.373    41.173 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_499/O
                         net (fo=1, routed)           0.000    41.173    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_42
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.723 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.723    design_1_i/pwm_custom_axi_0/U0/i__carry_i_410_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.837 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    41.837    design_1_i/pwm_custom_axi_0/U0/i__carry_i_329_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.951 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.951    design_1_i/pwm_custom_axi_0/U0/i__carry_i_253_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.065 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    42.065    design_1_i/pwm_custom_axi_0/U0/i__carry_i_182_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.179 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    42.179    design_1_i/pwm_custom_axi_0/U0/i__carry_i_121_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.293 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.001    42.294    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.408 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.408    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.679 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          0.922    43.601    design_1_i/pwm_custom_axi_0/U0/p_0_in[13]
    SLICE_X16Y44         LUT2 (Prop_lut2_I1_O)        0.373    43.974 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_496/O
                         net (fo=1, routed)           0.000    43.974    design_1_i/pwm_custom_axi_0/U0/i__carry_i_496_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.507 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    44.507    design_1_i/pwm_custom_axi_0/U0/i__carry_i_405_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.624 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.000    44.624    design_1_i/pwm_custom_axi_0/U0/i__carry_i_324_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.741 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    44.741    design_1_i/pwm_custom_axi_0/U0/i__carry_i_248_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    44.858    design_1_i/pwm_custom_axi_0/U0/i__carry_i_177_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    44.975    design_1_i/pwm_custom_axi_0/U0/i__carry_i_111_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.001    45.092    design_1_i/pwm_custom_axi_0/U0/i__carry_i_55_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          0.865    46.328    design_1_i/pwm_custom_axi_0/U0/p_0_in[12]
    SLICE_X18Y47         LUT2 (Prop_lut2_I1_O)        0.367    46.695 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_492/O
                         net (fo=1, routed)           0.000    46.695    design_1_i/pwm_custom_axi_0/U0/i__carry_i_492_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.245 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    47.245    design_1_i/pwm_custom_axi_0/U0/i__carry_i_400_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.359 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.000    47.359    design_1_i/pwm_custom_axi_0/U0/i__carry_i_319_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.473 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.001    47.474    design_1_i/pwm_custom_axi_0/U0/i__carry_i_243_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    47.588    design_1_i/pwm_custom_axi_0/U0/i__carry_i_172_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.702 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    47.702    design_1_i/pwm_custom_axi_0/U0/i__carry_i_106_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.816 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.816    design_1_i/pwm_custom_axi_0/U0/i__carry_i_45_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.930 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.930    design_1_i/pwm_custom_axi_0/U0/i__carry_i_21_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.201 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.057    49.257    design_1_i/pwm_custom_axi_0/U0/p_0_in[11]
    SLICE_X20Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.630 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_488/O
                         net (fo=1, routed)           0.000    49.630    design_1_i/pwm_custom_axi_0/U0/i__carry_i_488_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    50.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_399_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.000    50.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_318_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.397 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    50.397    design_1_i/pwm_custom_axi_0/U0/i__carry_i_242_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.514 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.001    50.515    design_1_i/pwm_custom_axi_0/U0/i__carry_i_171_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.632 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.632    design_1_i/pwm_custom_axi_0/U0/i__carry_i_105_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.749 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.749    design_1_i/pwm_custom_axi_0/U0/i__carry_i_44_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.866 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.866    design_1_i/pwm_custom_axi_0/U0/i__carry_i_17_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.120 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_5/CO[0]
                         net (fo=34, routed)          1.110    52.230    design_1_i/pwm_custom_axi_0/U0/p_0_in[10]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.367    52.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_512/O
                         net (fo=1, routed)           0.000    52.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_512_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.147 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    53.147    design_1_i/pwm_custom_axi_0/U0/i__carry_i_430_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.261 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    53.261    design_1_i/pwm_custom_axi_0/U0/i__carry_i_344_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.375 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.000    53.375    design_1_i/pwm_custom_axi_0/U0/i__carry_i_263_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.489 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    53.489    design_1_i/pwm_custom_axi_0/U0/i__carry_i_187_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.603 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.603    design_1_i/pwm_custom_axi_0/U0/i__carry_i_116_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.717 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.001    53.718    design_1_i/pwm_custom_axi_0/U0/i__carry_i_50_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.832 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.832    design_1_i/pwm_custom_axi_0/U0/i__carry_i_19_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.103 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_6/CO[0]
                         net (fo=33, routed)          0.551    54.654    design_1_i/pwm_custom_axi_0/U0/p_0_in[9]
    SLICE_X22Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    55.483 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.483    design_1_i/pwm_custom_axi_0/U0/i__carry_i_441_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_355_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.711 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.711    design_1_i/pwm_custom_axi_0/U0/i__carry_i_274_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.825 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.825    design_1_i/pwm_custom_axi_0/U0/i__carry_i_198_n_0
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.939 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    55.939    design_1_i/pwm_custom_axi_0/U0/i__carry_i_127_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.053 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    56.053    design_1_i/pwm_custom_axi_0/U0/i__carry_i_61_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.167 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.167    design_1_i/pwm_custom_axi_0/U0/i__carry_i_27_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.438 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.909    57.347    design_1_i/pwm_custom_axi_0/U0/p_0_in[8]
    SLICE_X23Y56         LUT2 (Prop_lut2_I1_O)        0.373    57.720 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.720    design_1_i/pwm_custom_axi_0/U0/i__carry_i_520_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    58.270    design_1_i/pwm_custom_axi_0/U0/i__carry_i_440_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.384 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.384    design_1_i/pwm_custom_axi_0/U0/i__carry_i_354_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_273_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.612    design_1_i/pwm_custom_axi_0/U0/i__carry_i_197_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.726    design_1_i/pwm_custom_axi_0/U0/i__carry_i_126_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_60_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_23_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    59.225 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.098    60.323    design_1_i/pwm_custom_axi_0/U0/p_0_in[7]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.373    60.696 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.696    design_1_i/pwm_custom_axi_0/U0/i__carry_i_527_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.229 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.229    design_1_i/pwm_custom_axi_0/U0/i__carry_i_450_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.346 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    61.346    design_1_i/pwm_custom_axi_0/U0/i__carry_i_364_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.463    design_1_i/pwm_custom_axi_0/U0/i__carry_i_283_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.580 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.580    design_1_i/pwm_custom_axi_0/U0/i__carry_i_207_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.697    design_1_i/pwm_custom_axi_0/U0/i__carry_i_136_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.814    design_1_i/pwm_custom_axi_0/U0/i__carry_i_66_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.931 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.931    design_1_i/pwm_custom_axi_0/U0/i__carry_i_25_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    62.185 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.098    63.283    design_1_i/pwm_custom_axi_0/U0/p_0_in[6]
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.367    63.650 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.650    design_1_i/pwm_custom_axi_0/U0/i__carry_i_535_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.200 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    64.200    design_1_i/pwm_custom_axi_0/U0/i__carry_i_456_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.001    64.314    design_1_i/pwm_custom_axi_0/U0/i__carry_i_370_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.428    design_1_i/pwm_custom_axi_0/U0/i__carry_i_289_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.542    design_1_i/pwm_custom_axi_0/U0/i__carry_i_213_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.656    design_1_i/pwm_custom_axi_0/U0/i__carry_i_142_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.770    design_1_i/pwm_custom_axi_0/U0/i__carry_i_76_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.884    design_1_i/pwm_custom_axi_0/U0/i__carry_i_33_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.155 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.070    66.225    design_1_i/pwm_custom_axi_0/U0/p_0_in[5]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    66.598 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.598    design_1_i/pwm_custom_axi_0/U0/i__carry_i_531_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.148 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.000    67.148    design_1_i/pwm_custom_axi_0/U0/i__carry_i_455_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.262 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.001    67.263    design_1_i/pwm_custom_axi_0/U0/i__carry_i_369_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.377 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.377    design_1_i/pwm_custom_axi_0/U0/i__carry_i_288_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.491 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.491    design_1_i/pwm_custom_axi_0/U0/i__carry_i_212_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.605 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.605    design_1_i/pwm_custom_axi_0/U0/i__carry_i_141_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.719 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.719    design_1_i/pwm_custom_axi_0/U0/i__carry_i_75_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.833 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.833    design_1_i/pwm_custom_axi_0/U0/i__carry_i_29_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.104 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.065    69.170    design_1_i/pwm_custom_axi_0/U0/p_0_in[4]
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.373    69.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.543    design_1_i/pwm_custom_axi_0/U0/i__carry_i_539_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.093    design_1_i/pwm_custom_axi_0/U0/i__carry_i_465_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.207 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    70.207    design_1_i/pwm_custom_axi_0/U0/i__carry_i_379_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.321 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.321    design_1_i/pwm_custom_axi_0/U0/i__carry_i_298_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.435 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.435    design_1_i/pwm_custom_axi_0/U0/i__carry_i_222_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.549    design_1_i/pwm_custom_axi_0/U0/i__carry_i_151_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.663 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.663    design_1_i/pwm_custom_axi_0/U0/i__carry_i_81_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.777 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.777    design_1_i/pwm_custom_axi_0/U0/i__carry_i_31_n_0
    SLICE_X19Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    71.048 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_12/CO[0]
                         net (fo=34, routed)          0.909    71.958    design_1_i/pwm_custom_axi_0/U0/p_0_in[3]
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.373    72.331 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.331    design_1_i/pwm_custom_axi_0/U0/i__carry_i_547_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.881 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.001    72.881    design_1_i/pwm_custom_axi_0/U0/i__carry_i_471_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.995 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.995    design_1_i/pwm_custom_axi_0/U0/i__carry_i_385_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.109 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    73.109    design_1_i/pwm_custom_axi_0/U0/i__carry_i_304_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.223 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.223    design_1_i/pwm_custom_axi_0/U0/i__carry_i_228_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.337 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.337    design_1_i/pwm_custom_axi_0/U0/i__carry_i_157_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.451 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.451    design_1_i/pwm_custom_axi_0/U0/i__carry_i_91_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.565 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.565    design_1_i/pwm_custom_axi_0/U0/i__carry_i_42_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.836 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.064    74.901    design_1_i/pwm_custom_axi_0/U0/p_0_in[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I1_O)        0.373    75.274 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.274    design_1_i/pwm_custom_axi_0/U0/i__carry_i_543_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.824 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.824    design_1_i/pwm_custom_axi_0/U0/i__carry_i_470_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.938 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.938    design_1_i/pwm_custom_axi_0/U0/i__carry_i_384_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.052 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.052    design_1_i/pwm_custom_axi_0/U0/i__carry_i_303_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.166 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.166    design_1_i/pwm_custom_axi_0/U0/i__carry_i_227_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_156_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.394 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.394    design_1_i/pwm_custom_axi_0/U0/i__carry_i_90_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.508 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.508    design_1_i/pwm_custom_axi_0/U0/i__carry_i_35_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.779 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.023    77.802    design_1_i/pwm_custom_axi_0/U0/p_0_in[1]
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.373    78.175 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_484/O
                         net (fo=1, routed)           0.000    78.175    design_1_i/pwm_custom_axi_0/U0/i__carry_i_484_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.707 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.707    design_1_i/pwm_custom_axi_0/U0/i__carry_i_394_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.821 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.821    design_1_i/pwm_custom_axi_0/U0/i__carry_i_313_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.935 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.935    design_1_i/pwm_custom_axi_0/U0/i__carry_i_237_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.049 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    79.049    design_1_i/pwm_custom_axi_0/U0/i__carry_i_166_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_96_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.277 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.277    design_1_i/pwm_custom_axi_0/U0/i__carry_i_37_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.391 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_15/CO[3]
                         net (fo=3, routed)           0.840    80.230    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[0]
    SLICE_X12Y48         LUT6 (Prop_lut6_I3_O)        0.124    80.354 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000    80.354    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_82
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    80.867 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.984 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    80.985    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.239 f  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.976    82.215    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.367    82.582 r  design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7/O
                         net (fo=1, routed)           0.000    82.582    design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.114 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.114    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.228 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.228    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.342 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    83.343    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.457 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.457    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.571 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.571    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    83.884 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    83.884    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]_i_1_n_4
    SLICE_X11Y52         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.498    22.690    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y52         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[23]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y52         FDCE (Setup_fdce_C_D)        0.062    22.566    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[23]
  -------------------------------------------------------------------
                         required time                         22.566    
                         arrival time                         -83.884    
  -------------------------------------------------------------------
                         slack                                -61.318    

Slack (VIOLATED) :        -61.244ns  (required time - arrival time)
  Source:                 design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        80.829ns  (logic 51.816ns (64.106%)  route 29.013ns (35.894%))
  Logic Levels:           243  (CARRY4=221 LUT2=19 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=76, routed)          0.490     3.927    design_1_i/pwm_custom_axi_0/U0/sig_period[0]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.583 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.583    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.697    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.811    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.925    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.039    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.153    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_4/CO[3]
                         net (fo=34, routed)          1.384     6.651    design_1_i/pwm_custom_axi_0/U0/p_0_in[26]
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     6.775    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.425    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.542    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.776 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     7.776    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.010    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.264 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_2/CO[0]
                         net (fo=33, routed)          0.910     9.174    design_1_i/pwm_custom_axi_0/U0/p_0_in[25]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.367     9.541 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337/O
                         net (fo=1, routed)           0.000     9.541    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.091 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.091    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.205    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.319    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    10.433    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.547    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.661    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.932 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_3/CO[0]
                         net (fo=33, routed)          1.082    12.014    design_1_i/pwm_custom_axi_0/U0/p_0_in[24]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    12.858    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    12.975    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.092    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.326    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.443    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.560    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.974    14.787    design_1_i/pwm_custom_axi_0/U0/p_0_in[23]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    15.625 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.625    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.742 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.742    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.859 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    15.859    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.976 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.976    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.093    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.210 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.210    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.327 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.327    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.581 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          0.833    17.415    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[10]
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.367    17.782 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_382/O
                         net (fo=1, routed)           0.000    17.782    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_36
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.315 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.315    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.432    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.549    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.001    18.666    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.783    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.900    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.017    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.271 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          1.129    20.400    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[9]
    SLICE_X7Y45          LUT2 (Prop_lut2_I1_O)        0.367    20.767 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.767    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_37
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.317 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.317    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.431 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.431    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.545 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.545    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.001    21.774    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.888    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.002    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.273 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          1.193    23.466    design_1_i/pwm_custom_axi_0/U0/p_0_in[20]
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.373    23.839 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.839    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.389 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.389    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.503    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.617    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.731    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.845    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.959    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.073    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.344 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.316    26.661    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[8]
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.373    27.034 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_392/O
                         net (fo=1, routed)           0.000    27.034    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_38
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.584 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    27.584    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.698 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.698    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.812 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.812    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.926 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.926    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.040 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    28.040    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.154 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    28.154    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.268 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.268    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.539 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.131    29.669    design_1_i/pwm_custom_axi_0/U0/p_0_in[18]
    SLICE_X18Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    30.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_435_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    30.612    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.726    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.840    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.453 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          1.052    32.506    design_1_i/pwm_custom_axi_0/U0/p_0_in[17]
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.373    32.879 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_438/O
                         net (fo=1, routed)           0.000    32.879    design_1_i/pwm_custom_axi_0/U0/i__carry_i_438_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.429 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    33.429    design_1_i/pwm_custom_axi_0/U0/i__carry_i_349_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    33.543    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.657 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.657    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.771 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.952    35.222    design_1_i/pwm_custom_axi_0/U0/p_0_in[16]
    SLICE_X20Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    36.066 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    36.066    design_1_i/pwm_custom_axi_0/U0/i__carry_i_420_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.183 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    36.183    design_1_i/pwm_custom_axi_0/U0/i__carry_i_339_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.300 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.300    design_1_i/pwm_custom_axi_0/U0/i__carry_i_268_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.417 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    36.417    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.534 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    36.534    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.651 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    36.651    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.768 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.768    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.022 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.995    38.017    design_1_i/pwm_custom_axi_0/U0/p_0_in[15]
    SLICE_X21Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    38.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_415_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_334_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.068    design_1_i/pwm_custom_axi_0/U0/i__carry_i_258_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.182    design_1_i/pwm_custom_axi_0/U0/i__carry_i_192_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.296    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.410    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.524    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.795 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          1.005    40.800    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X17Y44         LUT2 (Prop_lut2_I1_O)        0.373    41.173 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_499/O
                         net (fo=1, routed)           0.000    41.173    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_42
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.723 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.723    design_1_i/pwm_custom_axi_0/U0/i__carry_i_410_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.837 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    41.837    design_1_i/pwm_custom_axi_0/U0/i__carry_i_329_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.951 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.951    design_1_i/pwm_custom_axi_0/U0/i__carry_i_253_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.065 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    42.065    design_1_i/pwm_custom_axi_0/U0/i__carry_i_182_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.179 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    42.179    design_1_i/pwm_custom_axi_0/U0/i__carry_i_121_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.293 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.001    42.294    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.408 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.408    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.679 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          0.922    43.601    design_1_i/pwm_custom_axi_0/U0/p_0_in[13]
    SLICE_X16Y44         LUT2 (Prop_lut2_I1_O)        0.373    43.974 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_496/O
                         net (fo=1, routed)           0.000    43.974    design_1_i/pwm_custom_axi_0/U0/i__carry_i_496_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.507 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    44.507    design_1_i/pwm_custom_axi_0/U0/i__carry_i_405_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.624 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.000    44.624    design_1_i/pwm_custom_axi_0/U0/i__carry_i_324_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.741 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    44.741    design_1_i/pwm_custom_axi_0/U0/i__carry_i_248_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    44.858    design_1_i/pwm_custom_axi_0/U0/i__carry_i_177_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    44.975    design_1_i/pwm_custom_axi_0/U0/i__carry_i_111_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.001    45.092    design_1_i/pwm_custom_axi_0/U0/i__carry_i_55_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          0.865    46.328    design_1_i/pwm_custom_axi_0/U0/p_0_in[12]
    SLICE_X18Y47         LUT2 (Prop_lut2_I1_O)        0.367    46.695 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_492/O
                         net (fo=1, routed)           0.000    46.695    design_1_i/pwm_custom_axi_0/U0/i__carry_i_492_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.245 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    47.245    design_1_i/pwm_custom_axi_0/U0/i__carry_i_400_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.359 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.000    47.359    design_1_i/pwm_custom_axi_0/U0/i__carry_i_319_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.473 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.001    47.474    design_1_i/pwm_custom_axi_0/U0/i__carry_i_243_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    47.588    design_1_i/pwm_custom_axi_0/U0/i__carry_i_172_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.702 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    47.702    design_1_i/pwm_custom_axi_0/U0/i__carry_i_106_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.816 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.816    design_1_i/pwm_custom_axi_0/U0/i__carry_i_45_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.930 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.930    design_1_i/pwm_custom_axi_0/U0/i__carry_i_21_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.201 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.057    49.257    design_1_i/pwm_custom_axi_0/U0/p_0_in[11]
    SLICE_X20Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.630 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_488/O
                         net (fo=1, routed)           0.000    49.630    design_1_i/pwm_custom_axi_0/U0/i__carry_i_488_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    50.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_399_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.000    50.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_318_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.397 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    50.397    design_1_i/pwm_custom_axi_0/U0/i__carry_i_242_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.514 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.001    50.515    design_1_i/pwm_custom_axi_0/U0/i__carry_i_171_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.632 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.632    design_1_i/pwm_custom_axi_0/U0/i__carry_i_105_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.749 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.749    design_1_i/pwm_custom_axi_0/U0/i__carry_i_44_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.866 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.866    design_1_i/pwm_custom_axi_0/U0/i__carry_i_17_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.120 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_5/CO[0]
                         net (fo=34, routed)          1.110    52.230    design_1_i/pwm_custom_axi_0/U0/p_0_in[10]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.367    52.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_512/O
                         net (fo=1, routed)           0.000    52.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_512_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.147 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    53.147    design_1_i/pwm_custom_axi_0/U0/i__carry_i_430_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.261 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    53.261    design_1_i/pwm_custom_axi_0/U0/i__carry_i_344_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.375 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.000    53.375    design_1_i/pwm_custom_axi_0/U0/i__carry_i_263_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.489 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    53.489    design_1_i/pwm_custom_axi_0/U0/i__carry_i_187_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.603 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.603    design_1_i/pwm_custom_axi_0/U0/i__carry_i_116_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.717 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.001    53.718    design_1_i/pwm_custom_axi_0/U0/i__carry_i_50_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.832 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.832    design_1_i/pwm_custom_axi_0/U0/i__carry_i_19_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.103 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_6/CO[0]
                         net (fo=33, routed)          0.551    54.654    design_1_i/pwm_custom_axi_0/U0/p_0_in[9]
    SLICE_X22Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    55.483 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.483    design_1_i/pwm_custom_axi_0/U0/i__carry_i_441_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_355_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.711 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.711    design_1_i/pwm_custom_axi_0/U0/i__carry_i_274_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.825 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.825    design_1_i/pwm_custom_axi_0/U0/i__carry_i_198_n_0
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.939 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    55.939    design_1_i/pwm_custom_axi_0/U0/i__carry_i_127_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.053 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    56.053    design_1_i/pwm_custom_axi_0/U0/i__carry_i_61_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.167 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.167    design_1_i/pwm_custom_axi_0/U0/i__carry_i_27_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.438 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.909    57.347    design_1_i/pwm_custom_axi_0/U0/p_0_in[8]
    SLICE_X23Y56         LUT2 (Prop_lut2_I1_O)        0.373    57.720 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.720    design_1_i/pwm_custom_axi_0/U0/i__carry_i_520_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    58.270    design_1_i/pwm_custom_axi_0/U0/i__carry_i_440_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.384 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.384    design_1_i/pwm_custom_axi_0/U0/i__carry_i_354_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_273_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.612    design_1_i/pwm_custom_axi_0/U0/i__carry_i_197_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.726    design_1_i/pwm_custom_axi_0/U0/i__carry_i_126_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_60_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_23_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    59.225 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.098    60.323    design_1_i/pwm_custom_axi_0/U0/p_0_in[7]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.373    60.696 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.696    design_1_i/pwm_custom_axi_0/U0/i__carry_i_527_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.229 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.229    design_1_i/pwm_custom_axi_0/U0/i__carry_i_450_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.346 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    61.346    design_1_i/pwm_custom_axi_0/U0/i__carry_i_364_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.463    design_1_i/pwm_custom_axi_0/U0/i__carry_i_283_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.580 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.580    design_1_i/pwm_custom_axi_0/U0/i__carry_i_207_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.697    design_1_i/pwm_custom_axi_0/U0/i__carry_i_136_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.814    design_1_i/pwm_custom_axi_0/U0/i__carry_i_66_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.931 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.931    design_1_i/pwm_custom_axi_0/U0/i__carry_i_25_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    62.185 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.098    63.283    design_1_i/pwm_custom_axi_0/U0/p_0_in[6]
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.367    63.650 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.650    design_1_i/pwm_custom_axi_0/U0/i__carry_i_535_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.200 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    64.200    design_1_i/pwm_custom_axi_0/U0/i__carry_i_456_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.001    64.314    design_1_i/pwm_custom_axi_0/U0/i__carry_i_370_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.428    design_1_i/pwm_custom_axi_0/U0/i__carry_i_289_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.542    design_1_i/pwm_custom_axi_0/U0/i__carry_i_213_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.656    design_1_i/pwm_custom_axi_0/U0/i__carry_i_142_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.770    design_1_i/pwm_custom_axi_0/U0/i__carry_i_76_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.884    design_1_i/pwm_custom_axi_0/U0/i__carry_i_33_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.155 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.070    66.225    design_1_i/pwm_custom_axi_0/U0/p_0_in[5]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    66.598 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.598    design_1_i/pwm_custom_axi_0/U0/i__carry_i_531_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.148 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.000    67.148    design_1_i/pwm_custom_axi_0/U0/i__carry_i_455_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.262 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.001    67.263    design_1_i/pwm_custom_axi_0/U0/i__carry_i_369_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.377 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.377    design_1_i/pwm_custom_axi_0/U0/i__carry_i_288_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.491 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.491    design_1_i/pwm_custom_axi_0/U0/i__carry_i_212_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.605 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.605    design_1_i/pwm_custom_axi_0/U0/i__carry_i_141_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.719 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.719    design_1_i/pwm_custom_axi_0/U0/i__carry_i_75_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.833 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.833    design_1_i/pwm_custom_axi_0/U0/i__carry_i_29_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.104 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.065    69.170    design_1_i/pwm_custom_axi_0/U0/p_0_in[4]
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.373    69.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.543    design_1_i/pwm_custom_axi_0/U0/i__carry_i_539_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.093    design_1_i/pwm_custom_axi_0/U0/i__carry_i_465_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.207 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    70.207    design_1_i/pwm_custom_axi_0/U0/i__carry_i_379_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.321 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.321    design_1_i/pwm_custom_axi_0/U0/i__carry_i_298_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.435 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.435    design_1_i/pwm_custom_axi_0/U0/i__carry_i_222_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.549    design_1_i/pwm_custom_axi_0/U0/i__carry_i_151_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.663 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.663    design_1_i/pwm_custom_axi_0/U0/i__carry_i_81_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.777 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.777    design_1_i/pwm_custom_axi_0/U0/i__carry_i_31_n_0
    SLICE_X19Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    71.048 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_12/CO[0]
                         net (fo=34, routed)          0.909    71.958    design_1_i/pwm_custom_axi_0/U0/p_0_in[3]
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.373    72.331 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.331    design_1_i/pwm_custom_axi_0/U0/i__carry_i_547_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.881 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.001    72.881    design_1_i/pwm_custom_axi_0/U0/i__carry_i_471_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.995 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.995    design_1_i/pwm_custom_axi_0/U0/i__carry_i_385_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.109 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    73.109    design_1_i/pwm_custom_axi_0/U0/i__carry_i_304_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.223 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.223    design_1_i/pwm_custom_axi_0/U0/i__carry_i_228_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.337 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.337    design_1_i/pwm_custom_axi_0/U0/i__carry_i_157_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.451 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.451    design_1_i/pwm_custom_axi_0/U0/i__carry_i_91_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.565 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.565    design_1_i/pwm_custom_axi_0/U0/i__carry_i_42_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.836 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.064    74.901    design_1_i/pwm_custom_axi_0/U0/p_0_in[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I1_O)        0.373    75.274 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.274    design_1_i/pwm_custom_axi_0/U0/i__carry_i_543_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.824 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.824    design_1_i/pwm_custom_axi_0/U0/i__carry_i_470_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.938 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.938    design_1_i/pwm_custom_axi_0/U0/i__carry_i_384_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.052 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.052    design_1_i/pwm_custom_axi_0/U0/i__carry_i_303_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.166 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.166    design_1_i/pwm_custom_axi_0/U0/i__carry_i_227_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_156_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.394 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.394    design_1_i/pwm_custom_axi_0/U0/i__carry_i_90_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.508 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.508    design_1_i/pwm_custom_axi_0/U0/i__carry_i_35_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.779 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.023    77.802    design_1_i/pwm_custom_axi_0/U0/p_0_in[1]
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.373    78.175 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_484/O
                         net (fo=1, routed)           0.000    78.175    design_1_i/pwm_custom_axi_0/U0/i__carry_i_484_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.707 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.707    design_1_i/pwm_custom_axi_0/U0/i__carry_i_394_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.821 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.821    design_1_i/pwm_custom_axi_0/U0/i__carry_i_313_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.935 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.935    design_1_i/pwm_custom_axi_0/U0/i__carry_i_237_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.049 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    79.049    design_1_i/pwm_custom_axi_0/U0/i__carry_i_166_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_96_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.277 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.277    design_1_i/pwm_custom_axi_0/U0/i__carry_i_37_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.391 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_15/CO[3]
                         net (fo=3, routed)           0.840    80.230    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[0]
    SLICE_X12Y48         LUT6 (Prop_lut6_I3_O)        0.124    80.354 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000    80.354    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_82
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    80.867 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.984 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    80.985    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.239 f  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.976    82.215    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.367    82.582 r  design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7/O
                         net (fo=1, routed)           0.000    82.582    design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.114 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.114    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.228 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.228    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.342 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    83.343    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.457 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.457    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.571 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.571    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.810 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    83.810    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]_i_1_n_5
    SLICE_X11Y52         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.498    22.690    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y52         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[22]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y52         FDCE (Setup_fdce_C_D)        0.062    22.566    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[22]
  -------------------------------------------------------------------
                         required time                         22.566    
                         arrival time                         -83.810    
  -------------------------------------------------------------------
                         slack                                -61.244    

Slack (VIOLATED) :        -61.228ns  (required time - arrival time)
  Source:                 design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        80.813ns  (logic 51.800ns (64.099%)  route 29.013ns (35.901%))
  Logic Levels:           243  (CARRY4=221 LUT2=19 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=76, routed)          0.490     3.927    design_1_i/pwm_custom_axi_0/U0/sig_period[0]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.583 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.583    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.697    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.811    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.925    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.039    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.153    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_4/CO[3]
                         net (fo=34, routed)          1.384     6.651    design_1_i/pwm_custom_axi_0/U0/p_0_in[26]
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     6.775    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.425    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.542    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.776 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     7.776    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.010    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.264 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_2/CO[0]
                         net (fo=33, routed)          0.910     9.174    design_1_i/pwm_custom_axi_0/U0/p_0_in[25]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.367     9.541 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337/O
                         net (fo=1, routed)           0.000     9.541    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.091 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.091    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.205    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.319    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    10.433    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.547    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.661    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.932 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_3/CO[0]
                         net (fo=33, routed)          1.082    12.014    design_1_i/pwm_custom_axi_0/U0/p_0_in[24]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    12.858    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    12.975    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.092    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.326    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.443    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.560    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.974    14.787    design_1_i/pwm_custom_axi_0/U0/p_0_in[23]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    15.625 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.625    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.742 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.742    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.859 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    15.859    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.976 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.976    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.093    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.210 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.210    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.327 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.327    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.581 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          0.833    17.415    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[10]
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.367    17.782 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_382/O
                         net (fo=1, routed)           0.000    17.782    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_36
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.315 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.315    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.432    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.549    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.001    18.666    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.783    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.900    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.017    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.271 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          1.129    20.400    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[9]
    SLICE_X7Y45          LUT2 (Prop_lut2_I1_O)        0.367    20.767 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.767    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_37
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.317 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.317    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.431 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.431    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.545 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.545    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.001    21.774    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.888    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.002    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.273 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          1.193    23.466    design_1_i/pwm_custom_axi_0/U0/p_0_in[20]
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.373    23.839 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.839    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.389 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.389    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.503    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.617    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.731    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.845    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.959    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.073    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.344 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.316    26.661    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[8]
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.373    27.034 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_392/O
                         net (fo=1, routed)           0.000    27.034    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_38
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.584 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    27.584    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.698 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.698    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.812 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.812    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.926 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.926    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.040 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    28.040    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.154 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    28.154    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.268 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.268    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.539 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.131    29.669    design_1_i/pwm_custom_axi_0/U0/p_0_in[18]
    SLICE_X18Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    30.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_435_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    30.612    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.726    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.840    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.453 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          1.052    32.506    design_1_i/pwm_custom_axi_0/U0/p_0_in[17]
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.373    32.879 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_438/O
                         net (fo=1, routed)           0.000    32.879    design_1_i/pwm_custom_axi_0/U0/i__carry_i_438_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.429 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    33.429    design_1_i/pwm_custom_axi_0/U0/i__carry_i_349_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    33.543    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.657 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.657    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.771 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.952    35.222    design_1_i/pwm_custom_axi_0/U0/p_0_in[16]
    SLICE_X20Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    36.066 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    36.066    design_1_i/pwm_custom_axi_0/U0/i__carry_i_420_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.183 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    36.183    design_1_i/pwm_custom_axi_0/U0/i__carry_i_339_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.300 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.300    design_1_i/pwm_custom_axi_0/U0/i__carry_i_268_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.417 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    36.417    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.534 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    36.534    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.651 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    36.651    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.768 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.768    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.022 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.995    38.017    design_1_i/pwm_custom_axi_0/U0/p_0_in[15]
    SLICE_X21Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    38.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_415_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_334_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.068    design_1_i/pwm_custom_axi_0/U0/i__carry_i_258_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.182    design_1_i/pwm_custom_axi_0/U0/i__carry_i_192_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.296    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.410    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.524    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.795 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          1.005    40.800    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X17Y44         LUT2 (Prop_lut2_I1_O)        0.373    41.173 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_499/O
                         net (fo=1, routed)           0.000    41.173    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_42
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.723 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.723    design_1_i/pwm_custom_axi_0/U0/i__carry_i_410_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.837 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    41.837    design_1_i/pwm_custom_axi_0/U0/i__carry_i_329_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.951 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.951    design_1_i/pwm_custom_axi_0/U0/i__carry_i_253_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.065 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    42.065    design_1_i/pwm_custom_axi_0/U0/i__carry_i_182_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.179 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    42.179    design_1_i/pwm_custom_axi_0/U0/i__carry_i_121_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.293 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.001    42.294    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.408 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.408    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.679 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          0.922    43.601    design_1_i/pwm_custom_axi_0/U0/p_0_in[13]
    SLICE_X16Y44         LUT2 (Prop_lut2_I1_O)        0.373    43.974 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_496/O
                         net (fo=1, routed)           0.000    43.974    design_1_i/pwm_custom_axi_0/U0/i__carry_i_496_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.507 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    44.507    design_1_i/pwm_custom_axi_0/U0/i__carry_i_405_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.624 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.000    44.624    design_1_i/pwm_custom_axi_0/U0/i__carry_i_324_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.741 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    44.741    design_1_i/pwm_custom_axi_0/U0/i__carry_i_248_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    44.858    design_1_i/pwm_custom_axi_0/U0/i__carry_i_177_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    44.975    design_1_i/pwm_custom_axi_0/U0/i__carry_i_111_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.001    45.092    design_1_i/pwm_custom_axi_0/U0/i__carry_i_55_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          0.865    46.328    design_1_i/pwm_custom_axi_0/U0/p_0_in[12]
    SLICE_X18Y47         LUT2 (Prop_lut2_I1_O)        0.367    46.695 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_492/O
                         net (fo=1, routed)           0.000    46.695    design_1_i/pwm_custom_axi_0/U0/i__carry_i_492_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.245 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    47.245    design_1_i/pwm_custom_axi_0/U0/i__carry_i_400_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.359 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.000    47.359    design_1_i/pwm_custom_axi_0/U0/i__carry_i_319_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.473 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.001    47.474    design_1_i/pwm_custom_axi_0/U0/i__carry_i_243_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    47.588    design_1_i/pwm_custom_axi_0/U0/i__carry_i_172_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.702 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    47.702    design_1_i/pwm_custom_axi_0/U0/i__carry_i_106_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.816 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.816    design_1_i/pwm_custom_axi_0/U0/i__carry_i_45_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.930 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.930    design_1_i/pwm_custom_axi_0/U0/i__carry_i_21_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.201 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.057    49.257    design_1_i/pwm_custom_axi_0/U0/p_0_in[11]
    SLICE_X20Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.630 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_488/O
                         net (fo=1, routed)           0.000    49.630    design_1_i/pwm_custom_axi_0/U0/i__carry_i_488_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    50.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_399_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.000    50.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_318_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.397 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    50.397    design_1_i/pwm_custom_axi_0/U0/i__carry_i_242_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.514 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.001    50.515    design_1_i/pwm_custom_axi_0/U0/i__carry_i_171_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.632 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.632    design_1_i/pwm_custom_axi_0/U0/i__carry_i_105_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.749 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.749    design_1_i/pwm_custom_axi_0/U0/i__carry_i_44_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.866 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.866    design_1_i/pwm_custom_axi_0/U0/i__carry_i_17_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.120 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_5/CO[0]
                         net (fo=34, routed)          1.110    52.230    design_1_i/pwm_custom_axi_0/U0/p_0_in[10]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.367    52.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_512/O
                         net (fo=1, routed)           0.000    52.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_512_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.147 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    53.147    design_1_i/pwm_custom_axi_0/U0/i__carry_i_430_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.261 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    53.261    design_1_i/pwm_custom_axi_0/U0/i__carry_i_344_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.375 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.000    53.375    design_1_i/pwm_custom_axi_0/U0/i__carry_i_263_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.489 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    53.489    design_1_i/pwm_custom_axi_0/U0/i__carry_i_187_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.603 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.603    design_1_i/pwm_custom_axi_0/U0/i__carry_i_116_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.717 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.001    53.718    design_1_i/pwm_custom_axi_0/U0/i__carry_i_50_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.832 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.832    design_1_i/pwm_custom_axi_0/U0/i__carry_i_19_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.103 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_6/CO[0]
                         net (fo=33, routed)          0.551    54.654    design_1_i/pwm_custom_axi_0/U0/p_0_in[9]
    SLICE_X22Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    55.483 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.483    design_1_i/pwm_custom_axi_0/U0/i__carry_i_441_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_355_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.711 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.711    design_1_i/pwm_custom_axi_0/U0/i__carry_i_274_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.825 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.825    design_1_i/pwm_custom_axi_0/U0/i__carry_i_198_n_0
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.939 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    55.939    design_1_i/pwm_custom_axi_0/U0/i__carry_i_127_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.053 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    56.053    design_1_i/pwm_custom_axi_0/U0/i__carry_i_61_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.167 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.167    design_1_i/pwm_custom_axi_0/U0/i__carry_i_27_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.438 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.909    57.347    design_1_i/pwm_custom_axi_0/U0/p_0_in[8]
    SLICE_X23Y56         LUT2 (Prop_lut2_I1_O)        0.373    57.720 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.720    design_1_i/pwm_custom_axi_0/U0/i__carry_i_520_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    58.270    design_1_i/pwm_custom_axi_0/U0/i__carry_i_440_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.384 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.384    design_1_i/pwm_custom_axi_0/U0/i__carry_i_354_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_273_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.612    design_1_i/pwm_custom_axi_0/U0/i__carry_i_197_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.726    design_1_i/pwm_custom_axi_0/U0/i__carry_i_126_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_60_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_23_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    59.225 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.098    60.323    design_1_i/pwm_custom_axi_0/U0/p_0_in[7]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.373    60.696 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.696    design_1_i/pwm_custom_axi_0/U0/i__carry_i_527_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.229 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.229    design_1_i/pwm_custom_axi_0/U0/i__carry_i_450_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.346 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    61.346    design_1_i/pwm_custom_axi_0/U0/i__carry_i_364_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.463    design_1_i/pwm_custom_axi_0/U0/i__carry_i_283_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.580 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.580    design_1_i/pwm_custom_axi_0/U0/i__carry_i_207_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.697    design_1_i/pwm_custom_axi_0/U0/i__carry_i_136_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.814    design_1_i/pwm_custom_axi_0/U0/i__carry_i_66_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.931 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.931    design_1_i/pwm_custom_axi_0/U0/i__carry_i_25_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    62.185 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.098    63.283    design_1_i/pwm_custom_axi_0/U0/p_0_in[6]
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.367    63.650 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.650    design_1_i/pwm_custom_axi_0/U0/i__carry_i_535_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.200 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    64.200    design_1_i/pwm_custom_axi_0/U0/i__carry_i_456_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.001    64.314    design_1_i/pwm_custom_axi_0/U0/i__carry_i_370_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.428    design_1_i/pwm_custom_axi_0/U0/i__carry_i_289_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.542    design_1_i/pwm_custom_axi_0/U0/i__carry_i_213_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.656    design_1_i/pwm_custom_axi_0/U0/i__carry_i_142_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.770    design_1_i/pwm_custom_axi_0/U0/i__carry_i_76_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.884    design_1_i/pwm_custom_axi_0/U0/i__carry_i_33_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.155 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.070    66.225    design_1_i/pwm_custom_axi_0/U0/p_0_in[5]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    66.598 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.598    design_1_i/pwm_custom_axi_0/U0/i__carry_i_531_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.148 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.000    67.148    design_1_i/pwm_custom_axi_0/U0/i__carry_i_455_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.262 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.001    67.263    design_1_i/pwm_custom_axi_0/U0/i__carry_i_369_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.377 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.377    design_1_i/pwm_custom_axi_0/U0/i__carry_i_288_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.491 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.491    design_1_i/pwm_custom_axi_0/U0/i__carry_i_212_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.605 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.605    design_1_i/pwm_custom_axi_0/U0/i__carry_i_141_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.719 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.719    design_1_i/pwm_custom_axi_0/U0/i__carry_i_75_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.833 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.833    design_1_i/pwm_custom_axi_0/U0/i__carry_i_29_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.104 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.065    69.170    design_1_i/pwm_custom_axi_0/U0/p_0_in[4]
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.373    69.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.543    design_1_i/pwm_custom_axi_0/U0/i__carry_i_539_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.093    design_1_i/pwm_custom_axi_0/U0/i__carry_i_465_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.207 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    70.207    design_1_i/pwm_custom_axi_0/U0/i__carry_i_379_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.321 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.321    design_1_i/pwm_custom_axi_0/U0/i__carry_i_298_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.435 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.435    design_1_i/pwm_custom_axi_0/U0/i__carry_i_222_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.549    design_1_i/pwm_custom_axi_0/U0/i__carry_i_151_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.663 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.663    design_1_i/pwm_custom_axi_0/U0/i__carry_i_81_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.777 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.777    design_1_i/pwm_custom_axi_0/U0/i__carry_i_31_n_0
    SLICE_X19Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    71.048 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_12/CO[0]
                         net (fo=34, routed)          0.909    71.958    design_1_i/pwm_custom_axi_0/U0/p_0_in[3]
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.373    72.331 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.331    design_1_i/pwm_custom_axi_0/U0/i__carry_i_547_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.881 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.001    72.881    design_1_i/pwm_custom_axi_0/U0/i__carry_i_471_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.995 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.995    design_1_i/pwm_custom_axi_0/U0/i__carry_i_385_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.109 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    73.109    design_1_i/pwm_custom_axi_0/U0/i__carry_i_304_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.223 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.223    design_1_i/pwm_custom_axi_0/U0/i__carry_i_228_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.337 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.337    design_1_i/pwm_custom_axi_0/U0/i__carry_i_157_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.451 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.451    design_1_i/pwm_custom_axi_0/U0/i__carry_i_91_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.565 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.565    design_1_i/pwm_custom_axi_0/U0/i__carry_i_42_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.836 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.064    74.901    design_1_i/pwm_custom_axi_0/U0/p_0_in[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I1_O)        0.373    75.274 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.274    design_1_i/pwm_custom_axi_0/U0/i__carry_i_543_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.824 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.824    design_1_i/pwm_custom_axi_0/U0/i__carry_i_470_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.938 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.938    design_1_i/pwm_custom_axi_0/U0/i__carry_i_384_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.052 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.052    design_1_i/pwm_custom_axi_0/U0/i__carry_i_303_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.166 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.166    design_1_i/pwm_custom_axi_0/U0/i__carry_i_227_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_156_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.394 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.394    design_1_i/pwm_custom_axi_0/U0/i__carry_i_90_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.508 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.508    design_1_i/pwm_custom_axi_0/U0/i__carry_i_35_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.779 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.023    77.802    design_1_i/pwm_custom_axi_0/U0/p_0_in[1]
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.373    78.175 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_484/O
                         net (fo=1, routed)           0.000    78.175    design_1_i/pwm_custom_axi_0/U0/i__carry_i_484_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.707 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.707    design_1_i/pwm_custom_axi_0/U0/i__carry_i_394_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.821 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.821    design_1_i/pwm_custom_axi_0/U0/i__carry_i_313_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.935 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.935    design_1_i/pwm_custom_axi_0/U0/i__carry_i_237_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.049 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    79.049    design_1_i/pwm_custom_axi_0/U0/i__carry_i_166_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_96_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.277 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.277    design_1_i/pwm_custom_axi_0/U0/i__carry_i_37_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.391 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_15/CO[3]
                         net (fo=3, routed)           0.840    80.230    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[0]
    SLICE_X12Y48         LUT6 (Prop_lut6_I3_O)        0.124    80.354 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000    80.354    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_82
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    80.867 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.984 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    80.985    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.239 f  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.976    82.215    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.367    82.582 r  design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7/O
                         net (fo=1, routed)           0.000    82.582    design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.114 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.114    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.228 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.228    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.342 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    83.343    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.457 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.457    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.571 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.571    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    83.794 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    83.794    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]_i_1_n_7
    SLICE_X11Y52         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.498    22.690    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y52         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y52         FDCE (Setup_fdce_C_D)        0.062    22.566    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]
  -------------------------------------------------------------------
                         required time                         22.566    
                         arrival time                         -83.794    
  -------------------------------------------------------------------
                         slack                                -61.228    

Slack (VIOLATED) :        -61.225ns  (required time - arrival time)
  Source:                 design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        80.810ns  (logic 51.797ns (64.097%)  route 29.013ns (35.903%))
  Logic Levels:           242  (CARRY4=220 LUT2=19 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=76, routed)          0.490     3.927    design_1_i/pwm_custom_axi_0/U0/sig_period[0]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.583 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.583    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.697    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.811    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.925    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.039    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.153    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_4/CO[3]
                         net (fo=34, routed)          1.384     6.651    design_1_i/pwm_custom_axi_0/U0/p_0_in[26]
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     6.775    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.425    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.542    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.776 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     7.776    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.010    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.264 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_2/CO[0]
                         net (fo=33, routed)          0.910     9.174    design_1_i/pwm_custom_axi_0/U0/p_0_in[25]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.367     9.541 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337/O
                         net (fo=1, routed)           0.000     9.541    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.091 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.091    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.205    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.319    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    10.433    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.547    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.661    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.932 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_3/CO[0]
                         net (fo=33, routed)          1.082    12.014    design_1_i/pwm_custom_axi_0/U0/p_0_in[24]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    12.858    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    12.975    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.092    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.326    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.443    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.560    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.974    14.787    design_1_i/pwm_custom_axi_0/U0/p_0_in[23]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    15.625 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.625    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.742 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.742    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.859 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    15.859    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.976 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.976    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.093    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.210 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.210    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.327 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.327    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.581 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          0.833    17.415    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[10]
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.367    17.782 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_382/O
                         net (fo=1, routed)           0.000    17.782    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_36
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.315 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.315    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.432    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.549    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.001    18.666    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.783    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.900    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.017    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.271 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          1.129    20.400    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[9]
    SLICE_X7Y45          LUT2 (Prop_lut2_I1_O)        0.367    20.767 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.767    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_37
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.317 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.317    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.431 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.431    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.545 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.545    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.001    21.774    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.888    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.002    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.273 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          1.193    23.466    design_1_i/pwm_custom_axi_0/U0/p_0_in[20]
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.373    23.839 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.839    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.389 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.389    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.503    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.617    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.731    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.845    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.959    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.073    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.344 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.316    26.661    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[8]
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.373    27.034 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_392/O
                         net (fo=1, routed)           0.000    27.034    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_38
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.584 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    27.584    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.698 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.698    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.812 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.812    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.926 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.926    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.040 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    28.040    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.154 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    28.154    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.268 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.268    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.539 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.131    29.669    design_1_i/pwm_custom_axi_0/U0/p_0_in[18]
    SLICE_X18Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    30.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_435_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    30.612    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.726    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.840    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.453 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          1.052    32.506    design_1_i/pwm_custom_axi_0/U0/p_0_in[17]
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.373    32.879 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_438/O
                         net (fo=1, routed)           0.000    32.879    design_1_i/pwm_custom_axi_0/U0/i__carry_i_438_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.429 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    33.429    design_1_i/pwm_custom_axi_0/U0/i__carry_i_349_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    33.543    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.657 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.657    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.771 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.952    35.222    design_1_i/pwm_custom_axi_0/U0/p_0_in[16]
    SLICE_X20Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    36.066 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    36.066    design_1_i/pwm_custom_axi_0/U0/i__carry_i_420_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.183 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    36.183    design_1_i/pwm_custom_axi_0/U0/i__carry_i_339_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.300 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.300    design_1_i/pwm_custom_axi_0/U0/i__carry_i_268_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.417 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    36.417    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.534 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    36.534    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.651 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    36.651    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.768 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.768    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.022 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.995    38.017    design_1_i/pwm_custom_axi_0/U0/p_0_in[15]
    SLICE_X21Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    38.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_415_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_334_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.068    design_1_i/pwm_custom_axi_0/U0/i__carry_i_258_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.182    design_1_i/pwm_custom_axi_0/U0/i__carry_i_192_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.296    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.410    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.524    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.795 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          1.005    40.800    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X17Y44         LUT2 (Prop_lut2_I1_O)        0.373    41.173 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_499/O
                         net (fo=1, routed)           0.000    41.173    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_42
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.723 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.723    design_1_i/pwm_custom_axi_0/U0/i__carry_i_410_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.837 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    41.837    design_1_i/pwm_custom_axi_0/U0/i__carry_i_329_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.951 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.951    design_1_i/pwm_custom_axi_0/U0/i__carry_i_253_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.065 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    42.065    design_1_i/pwm_custom_axi_0/U0/i__carry_i_182_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.179 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    42.179    design_1_i/pwm_custom_axi_0/U0/i__carry_i_121_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.293 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.001    42.294    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.408 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.408    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.679 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          0.922    43.601    design_1_i/pwm_custom_axi_0/U0/p_0_in[13]
    SLICE_X16Y44         LUT2 (Prop_lut2_I1_O)        0.373    43.974 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_496/O
                         net (fo=1, routed)           0.000    43.974    design_1_i/pwm_custom_axi_0/U0/i__carry_i_496_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.507 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    44.507    design_1_i/pwm_custom_axi_0/U0/i__carry_i_405_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.624 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.000    44.624    design_1_i/pwm_custom_axi_0/U0/i__carry_i_324_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.741 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    44.741    design_1_i/pwm_custom_axi_0/U0/i__carry_i_248_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    44.858    design_1_i/pwm_custom_axi_0/U0/i__carry_i_177_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    44.975    design_1_i/pwm_custom_axi_0/U0/i__carry_i_111_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.001    45.092    design_1_i/pwm_custom_axi_0/U0/i__carry_i_55_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          0.865    46.328    design_1_i/pwm_custom_axi_0/U0/p_0_in[12]
    SLICE_X18Y47         LUT2 (Prop_lut2_I1_O)        0.367    46.695 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_492/O
                         net (fo=1, routed)           0.000    46.695    design_1_i/pwm_custom_axi_0/U0/i__carry_i_492_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.245 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    47.245    design_1_i/pwm_custom_axi_0/U0/i__carry_i_400_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.359 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.000    47.359    design_1_i/pwm_custom_axi_0/U0/i__carry_i_319_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.473 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.001    47.474    design_1_i/pwm_custom_axi_0/U0/i__carry_i_243_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    47.588    design_1_i/pwm_custom_axi_0/U0/i__carry_i_172_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.702 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    47.702    design_1_i/pwm_custom_axi_0/U0/i__carry_i_106_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.816 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.816    design_1_i/pwm_custom_axi_0/U0/i__carry_i_45_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.930 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.930    design_1_i/pwm_custom_axi_0/U0/i__carry_i_21_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.201 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.057    49.257    design_1_i/pwm_custom_axi_0/U0/p_0_in[11]
    SLICE_X20Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.630 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_488/O
                         net (fo=1, routed)           0.000    49.630    design_1_i/pwm_custom_axi_0/U0/i__carry_i_488_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    50.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_399_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.000    50.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_318_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.397 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    50.397    design_1_i/pwm_custom_axi_0/U0/i__carry_i_242_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.514 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.001    50.515    design_1_i/pwm_custom_axi_0/U0/i__carry_i_171_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.632 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.632    design_1_i/pwm_custom_axi_0/U0/i__carry_i_105_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.749 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.749    design_1_i/pwm_custom_axi_0/U0/i__carry_i_44_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.866 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.866    design_1_i/pwm_custom_axi_0/U0/i__carry_i_17_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.120 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_5/CO[0]
                         net (fo=34, routed)          1.110    52.230    design_1_i/pwm_custom_axi_0/U0/p_0_in[10]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.367    52.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_512/O
                         net (fo=1, routed)           0.000    52.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_512_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.147 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    53.147    design_1_i/pwm_custom_axi_0/U0/i__carry_i_430_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.261 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    53.261    design_1_i/pwm_custom_axi_0/U0/i__carry_i_344_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.375 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.000    53.375    design_1_i/pwm_custom_axi_0/U0/i__carry_i_263_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.489 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    53.489    design_1_i/pwm_custom_axi_0/U0/i__carry_i_187_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.603 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.603    design_1_i/pwm_custom_axi_0/U0/i__carry_i_116_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.717 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.001    53.718    design_1_i/pwm_custom_axi_0/U0/i__carry_i_50_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.832 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.832    design_1_i/pwm_custom_axi_0/U0/i__carry_i_19_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.103 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_6/CO[0]
                         net (fo=33, routed)          0.551    54.654    design_1_i/pwm_custom_axi_0/U0/p_0_in[9]
    SLICE_X22Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    55.483 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.483    design_1_i/pwm_custom_axi_0/U0/i__carry_i_441_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_355_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.711 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.711    design_1_i/pwm_custom_axi_0/U0/i__carry_i_274_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.825 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.825    design_1_i/pwm_custom_axi_0/U0/i__carry_i_198_n_0
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.939 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    55.939    design_1_i/pwm_custom_axi_0/U0/i__carry_i_127_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.053 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    56.053    design_1_i/pwm_custom_axi_0/U0/i__carry_i_61_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.167 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.167    design_1_i/pwm_custom_axi_0/U0/i__carry_i_27_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.438 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.909    57.347    design_1_i/pwm_custom_axi_0/U0/p_0_in[8]
    SLICE_X23Y56         LUT2 (Prop_lut2_I1_O)        0.373    57.720 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.720    design_1_i/pwm_custom_axi_0/U0/i__carry_i_520_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    58.270    design_1_i/pwm_custom_axi_0/U0/i__carry_i_440_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.384 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.384    design_1_i/pwm_custom_axi_0/U0/i__carry_i_354_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_273_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.612    design_1_i/pwm_custom_axi_0/U0/i__carry_i_197_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.726    design_1_i/pwm_custom_axi_0/U0/i__carry_i_126_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_60_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_23_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    59.225 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.098    60.323    design_1_i/pwm_custom_axi_0/U0/p_0_in[7]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.373    60.696 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.696    design_1_i/pwm_custom_axi_0/U0/i__carry_i_527_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.229 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.229    design_1_i/pwm_custom_axi_0/U0/i__carry_i_450_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.346 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    61.346    design_1_i/pwm_custom_axi_0/U0/i__carry_i_364_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.463    design_1_i/pwm_custom_axi_0/U0/i__carry_i_283_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.580 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.580    design_1_i/pwm_custom_axi_0/U0/i__carry_i_207_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.697    design_1_i/pwm_custom_axi_0/U0/i__carry_i_136_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.814    design_1_i/pwm_custom_axi_0/U0/i__carry_i_66_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.931 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.931    design_1_i/pwm_custom_axi_0/U0/i__carry_i_25_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    62.185 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.098    63.283    design_1_i/pwm_custom_axi_0/U0/p_0_in[6]
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.367    63.650 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.650    design_1_i/pwm_custom_axi_0/U0/i__carry_i_535_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.200 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    64.200    design_1_i/pwm_custom_axi_0/U0/i__carry_i_456_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.001    64.314    design_1_i/pwm_custom_axi_0/U0/i__carry_i_370_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.428    design_1_i/pwm_custom_axi_0/U0/i__carry_i_289_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.542    design_1_i/pwm_custom_axi_0/U0/i__carry_i_213_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.656    design_1_i/pwm_custom_axi_0/U0/i__carry_i_142_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.770    design_1_i/pwm_custom_axi_0/U0/i__carry_i_76_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.884    design_1_i/pwm_custom_axi_0/U0/i__carry_i_33_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.155 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.070    66.225    design_1_i/pwm_custom_axi_0/U0/p_0_in[5]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    66.598 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.598    design_1_i/pwm_custom_axi_0/U0/i__carry_i_531_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.148 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.000    67.148    design_1_i/pwm_custom_axi_0/U0/i__carry_i_455_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.262 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.001    67.263    design_1_i/pwm_custom_axi_0/U0/i__carry_i_369_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.377 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.377    design_1_i/pwm_custom_axi_0/U0/i__carry_i_288_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.491 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.491    design_1_i/pwm_custom_axi_0/U0/i__carry_i_212_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.605 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.605    design_1_i/pwm_custom_axi_0/U0/i__carry_i_141_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.719 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.719    design_1_i/pwm_custom_axi_0/U0/i__carry_i_75_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.833 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.833    design_1_i/pwm_custom_axi_0/U0/i__carry_i_29_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.104 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.065    69.170    design_1_i/pwm_custom_axi_0/U0/p_0_in[4]
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.373    69.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.543    design_1_i/pwm_custom_axi_0/U0/i__carry_i_539_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.093    design_1_i/pwm_custom_axi_0/U0/i__carry_i_465_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.207 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    70.207    design_1_i/pwm_custom_axi_0/U0/i__carry_i_379_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.321 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.321    design_1_i/pwm_custom_axi_0/U0/i__carry_i_298_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.435 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.435    design_1_i/pwm_custom_axi_0/U0/i__carry_i_222_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.549    design_1_i/pwm_custom_axi_0/U0/i__carry_i_151_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.663 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.663    design_1_i/pwm_custom_axi_0/U0/i__carry_i_81_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.777 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.777    design_1_i/pwm_custom_axi_0/U0/i__carry_i_31_n_0
    SLICE_X19Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    71.048 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_12/CO[0]
                         net (fo=34, routed)          0.909    71.958    design_1_i/pwm_custom_axi_0/U0/p_0_in[3]
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.373    72.331 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.331    design_1_i/pwm_custom_axi_0/U0/i__carry_i_547_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.881 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.001    72.881    design_1_i/pwm_custom_axi_0/U0/i__carry_i_471_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.995 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.995    design_1_i/pwm_custom_axi_0/U0/i__carry_i_385_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.109 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    73.109    design_1_i/pwm_custom_axi_0/U0/i__carry_i_304_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.223 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.223    design_1_i/pwm_custom_axi_0/U0/i__carry_i_228_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.337 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.337    design_1_i/pwm_custom_axi_0/U0/i__carry_i_157_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.451 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.451    design_1_i/pwm_custom_axi_0/U0/i__carry_i_91_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.565 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.565    design_1_i/pwm_custom_axi_0/U0/i__carry_i_42_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.836 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.064    74.901    design_1_i/pwm_custom_axi_0/U0/p_0_in[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I1_O)        0.373    75.274 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.274    design_1_i/pwm_custom_axi_0/U0/i__carry_i_543_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.824 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.824    design_1_i/pwm_custom_axi_0/U0/i__carry_i_470_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.938 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.938    design_1_i/pwm_custom_axi_0/U0/i__carry_i_384_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.052 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.052    design_1_i/pwm_custom_axi_0/U0/i__carry_i_303_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.166 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.166    design_1_i/pwm_custom_axi_0/U0/i__carry_i_227_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_156_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.394 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.394    design_1_i/pwm_custom_axi_0/U0/i__carry_i_90_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.508 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.508    design_1_i/pwm_custom_axi_0/U0/i__carry_i_35_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.779 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.023    77.802    design_1_i/pwm_custom_axi_0/U0/p_0_in[1]
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.373    78.175 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_484/O
                         net (fo=1, routed)           0.000    78.175    design_1_i/pwm_custom_axi_0/U0/i__carry_i_484_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.707 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.707    design_1_i/pwm_custom_axi_0/U0/i__carry_i_394_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.821 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.821    design_1_i/pwm_custom_axi_0/U0/i__carry_i_313_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.935 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.935    design_1_i/pwm_custom_axi_0/U0/i__carry_i_237_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.049 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    79.049    design_1_i/pwm_custom_axi_0/U0/i__carry_i_166_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_96_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.277 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.277    design_1_i/pwm_custom_axi_0/U0/i__carry_i_37_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.391 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_15/CO[3]
                         net (fo=3, routed)           0.840    80.230    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[0]
    SLICE_X12Y48         LUT6 (Prop_lut6_I3_O)        0.124    80.354 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000    80.354    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_82
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    80.867 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.984 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    80.985    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.239 f  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.976    82.215    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.367    82.582 r  design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7/O
                         net (fo=1, routed)           0.000    82.582    design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.114 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.114    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.228 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.228    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.342 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    83.343    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.457 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.457    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    83.791 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    83.791    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1_n_6
    SLICE_X11Y51         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.498    22.690    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y51         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[17]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y51         FDCE (Setup_fdce_C_D)        0.062    22.566    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[17]
  -------------------------------------------------------------------
                         required time                         22.566    
                         arrival time                         -83.791    
  -------------------------------------------------------------------
                         slack                                -61.225    

Slack (VIOLATED) :        -61.204ns  (required time - arrival time)
  Source:                 design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        80.789ns  (logic 51.776ns (64.088%)  route 29.013ns (35.912%))
  Logic Levels:           242  (CARRY4=220 LUT2=19 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=76, routed)          0.490     3.927    design_1_i/pwm_custom_axi_0/U0/sig_period[0]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.583 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.583    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_65_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.697    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_56_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.811    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_47_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.925    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_38_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.039    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_25_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.153    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_9_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_4/CO[3]
                         net (fo=34, routed)          1.384     6.651    design_1_i/pwm_custom_axi_0/U0/p_0_in[26]
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     6.775    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_379_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_334_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.425    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_285_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.542    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_231_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_172_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.776 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     7.776    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_117_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.010    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.264 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_2/CO[0]
                         net (fo=33, routed)          0.910     9.174    design_1_i/pwm_custom_axi_0/U0/p_0_in[25]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.367     9.541 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337/O
                         net (fo=1, routed)           0.000     9.541    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_337_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.091 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.091    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_280_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.205    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_226_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.319    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_167_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    10.433    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_107_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.547    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_52_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.661    design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_7_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.932 r  design_1_i/pwm_custom_axi_0/U0/i__carry__1_i_3/CO[0]
                         net (fo=33, routed)          1.082    12.014    design_1_i/pwm_custom_axi_0/U0/p_0_in[24]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    12.858    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_324_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    12.975    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_275_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.092    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_221_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_162_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.326    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_102_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.443    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_42_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.560    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_21_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.974    14.787    design_1_i/pwm_custom_axi_0/U0/p_0_in[23]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    15.625 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.625    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_323_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.742 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.742    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_274_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.859 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    15.859    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_220_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.976 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.976    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_161_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.093    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_101_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.210 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.210    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_41_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.327 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.327    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_17_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.581 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          0.833    17.415    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[10]
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.367    17.782 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_382/O
                         net (fo=1, routed)           0.000    17.782    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_36
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.315 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.315    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_343_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.432    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_294_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.549    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_240_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.001    18.666    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_177_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.783    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_112_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.900    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_47_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.017    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_19_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.271 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          1.129    20.400    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[9]
    SLICE_X7Y45          LUT2 (Prop_lut2_I1_O)        0.367    20.767 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.767    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_37
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.317 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.317    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_349_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.431 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.431    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_300_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.545 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.545    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_246_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.659    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_187_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.001    21.774    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_123_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.888    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_58_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.002    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_27_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.273 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          1.193    23.466    design_1_i/pwm_custom_axi_0/U0/p_0_in[20]
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.373    23.839 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.839    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_386_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.389 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.389    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_348_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.503    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_299_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.617    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_245_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.731    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_186_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.845    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_122_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.959    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_57_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.073    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_23_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.344 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.316    26.661    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[8]
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.373    27.034 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry__0_i_392/O
                         net (fo=1, routed)           0.000    27.034    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_38
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.584 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    27.584    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_358_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.698 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.698    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_309_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.812 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.812    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_255_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.926 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.926    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_196_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.040 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    28.040    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_132_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.154 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    28.154    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_63_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.268 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.268    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_25_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.539 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.131    29.669    design_1_i/pwm_custom_axi_0/U0/p_0_in[18]
    SLICE_X18Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    30.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_435_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    30.612    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_314_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.726    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_261_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.840    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_202_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_138_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_73_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_33_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.453 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          1.052    32.506    design_1_i/pwm_custom_axi_0/U0/p_0_in[17]
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.373    32.879 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_438/O
                         net (fo=1, routed)           0.000    32.879    design_1_i/pwm_custom_axi_0/U0/i__carry_i_438_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.429 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    33.429    design_1_i/pwm_custom_axi_0/U0/i__carry_i_349_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    33.543    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_260_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.657 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.657    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_201_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.771 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_137_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_72_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_29_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.952    35.222    design_1_i/pwm_custom_axi_0/U0/p_0_in[16]
    SLICE_X20Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    36.066 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    36.066    design_1_i/pwm_custom_axi_0/U0/i__carry_i_420_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.183 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    36.183    design_1_i/pwm_custom_axi_0/U0/i__carry_i_339_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.300 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.300    design_1_i/pwm_custom_axi_0/U0/i__carry_i_268_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.417 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    36.417    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_211_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.534 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    36.534    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_147_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.651 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    36.651    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_78_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.768 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.768    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_31_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.022 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.995    38.017    design_1_i/pwm_custom_axi_0/U0/p_0_in[15]
    SLICE_X21Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    38.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_415_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_334_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.068    design_1_i/pwm_custom_axi_0/U0/i__carry_i_258_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.182    design_1_i/pwm_custom_axi_0/U0/i__carry_i_192_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.296    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_152_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.410    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_88_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.524    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_39_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.795 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          1.005    40.800    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X17Y44         LUT2 (Prop_lut2_I1_O)        0.373    41.173 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_499/O
                         net (fo=1, routed)           0.000    41.173    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_42
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.723 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.723    design_1_i/pwm_custom_axi_0/U0/i__carry_i_410_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.837 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    41.837    design_1_i/pwm_custom_axi_0/U0/i__carry_i_329_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.951 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.951    design_1_i/pwm_custom_axi_0/U0/i__carry_i_253_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.065 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    42.065    design_1_i/pwm_custom_axi_0/U0/i__carry_i_182_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.179 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    42.179    design_1_i/pwm_custom_axi_0/U0/i__carry_i_121_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.293 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.001    42.294    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_87_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.408 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.408    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_35_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.679 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          0.922    43.601    design_1_i/pwm_custom_axi_0/U0/p_0_in[13]
    SLICE_X16Y44         LUT2 (Prop_lut2_I1_O)        0.373    43.974 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_496/O
                         net (fo=1, routed)           0.000    43.974    design_1_i/pwm_custom_axi_0/U0/i__carry_i_496_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.507 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    44.507    design_1_i/pwm_custom_axi_0/U0/i__carry_i_405_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.624 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.000    44.624    design_1_i/pwm_custom_axi_0/U0/i__carry_i_324_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.741 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    44.741    design_1_i/pwm_custom_axi_0/U0/i__carry_i_248_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.858 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    44.858    design_1_i/pwm_custom_axi_0/U0/i__carry_i_177_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.975 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    44.975    design_1_i/pwm_custom_axi_0/U0/i__carry_i_111_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.092 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.001    45.092    design_1_i/pwm_custom_axi_0/U0/i__carry_i_55_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.209 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.209    design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_37_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          0.865    46.328    design_1_i/pwm_custom_axi_0/U0/p_0_in[12]
    SLICE_X18Y47         LUT2 (Prop_lut2_I1_O)        0.367    46.695 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_492/O
                         net (fo=1, routed)           0.000    46.695    design_1_i/pwm_custom_axi_0/U0/i__carry_i_492_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.245 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    47.245    design_1_i/pwm_custom_axi_0/U0/i__carry_i_400_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.359 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.000    47.359    design_1_i/pwm_custom_axi_0/U0/i__carry_i_319_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.473 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.001    47.474    design_1_i/pwm_custom_axi_0/U0/i__carry_i_243_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    47.588    design_1_i/pwm_custom_axi_0/U0/i__carry_i_172_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.702 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    47.702    design_1_i/pwm_custom_axi_0/U0/i__carry_i_106_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.816 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.816    design_1_i/pwm_custom_axi_0/U0/i__carry_i_45_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.930 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.930    design_1_i/pwm_custom_axi_0/U0/i__carry_i_21_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.201 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.057    49.257    design_1_i/pwm_custom_axi_0/U0/p_0_in[11]
    SLICE_X20Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.630 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_488/O
                         net (fo=1, routed)           0.000    49.630    design_1_i/pwm_custom_axi_0/U0/i__carry_i_488_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    50.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_399_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.000    50.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_318_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.397 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    50.397    design_1_i/pwm_custom_axi_0/U0/i__carry_i_242_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.514 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.001    50.515    design_1_i/pwm_custom_axi_0/U0/i__carry_i_171_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.632 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.632    design_1_i/pwm_custom_axi_0/U0/i__carry_i_105_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.749 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.749    design_1_i/pwm_custom_axi_0/U0/i__carry_i_44_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.866 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.866    design_1_i/pwm_custom_axi_0/U0/i__carry_i_17_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.120 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_5/CO[0]
                         net (fo=34, routed)          1.110    52.230    design_1_i/pwm_custom_axi_0/U0/p_0_in[10]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.367    52.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_512/O
                         net (fo=1, routed)           0.000    52.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_512_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.147 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    53.147    design_1_i/pwm_custom_axi_0/U0/i__carry_i_430_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.261 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    53.261    design_1_i/pwm_custom_axi_0/U0/i__carry_i_344_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.375 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.000    53.375    design_1_i/pwm_custom_axi_0/U0/i__carry_i_263_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.489 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    53.489    design_1_i/pwm_custom_axi_0/U0/i__carry_i_187_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.603 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.603    design_1_i/pwm_custom_axi_0/U0/i__carry_i_116_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.717 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.001    53.718    design_1_i/pwm_custom_axi_0/U0/i__carry_i_50_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.832 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.832    design_1_i/pwm_custom_axi_0/U0/i__carry_i_19_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.103 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_6/CO[0]
                         net (fo=33, routed)          0.551    54.654    design_1_i/pwm_custom_axi_0/U0/p_0_in[9]
    SLICE_X22Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    55.483 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.483    design_1_i/pwm_custom_axi_0/U0/i__carry_i_441_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.597 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.597    design_1_i/pwm_custom_axi_0/U0/i__carry_i_355_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.711 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.711    design_1_i/pwm_custom_axi_0/U0/i__carry_i_274_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.825 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.825    design_1_i/pwm_custom_axi_0/U0/i__carry_i_198_n_0
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.939 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    55.939    design_1_i/pwm_custom_axi_0/U0/i__carry_i_127_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.053 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    56.053    design_1_i/pwm_custom_axi_0/U0/i__carry_i_61_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.167 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.167    design_1_i/pwm_custom_axi_0/U0/i__carry_i_27_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.438 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.909    57.347    design_1_i/pwm_custom_axi_0/U0/p_0_in[8]
    SLICE_X23Y56         LUT2 (Prop_lut2_I1_O)        0.373    57.720 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.720    design_1_i/pwm_custom_axi_0/U0/i__carry_i_520_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.270 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    58.270    design_1_i/pwm_custom_axi_0/U0/i__carry_i_440_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.384 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.384    design_1_i/pwm_custom_axi_0/U0/i__carry_i_354_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.498 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.498    design_1_i/pwm_custom_axi_0/U0/i__carry_i_273_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.612 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.612    design_1_i/pwm_custom_axi_0/U0/i__carry_i_197_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.726    design_1_i/pwm_custom_axi_0/U0/i__carry_i_126_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.840    design_1_i/pwm_custom_axi_0/U0/i__carry_i_60_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.954    design_1_i/pwm_custom_axi_0/U0/i__carry_i_23_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    59.225 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.098    60.323    design_1_i/pwm_custom_axi_0/U0/p_0_in[7]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.373    60.696 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.696    design_1_i/pwm_custom_axi_0/U0/i__carry_i_527_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.229 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.229    design_1_i/pwm_custom_axi_0/U0/i__carry_i_450_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.346 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    61.346    design_1_i/pwm_custom_axi_0/U0/i__carry_i_364_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.463 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.463    design_1_i/pwm_custom_axi_0/U0/i__carry_i_283_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.580 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.580    design_1_i/pwm_custom_axi_0/U0/i__carry_i_207_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.697 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.697    design_1_i/pwm_custom_axi_0/U0/i__carry_i_136_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.814 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.814    design_1_i/pwm_custom_axi_0/U0/i__carry_i_66_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.931 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.931    design_1_i/pwm_custom_axi_0/U0/i__carry_i_25_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    62.185 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.098    63.283    design_1_i/pwm_custom_axi_0/U0/p_0_in[6]
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.367    63.650 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.650    design_1_i/pwm_custom_axi_0/U0/i__carry_i_535_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.200 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    64.200    design_1_i/pwm_custom_axi_0/U0/i__carry_i_456_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.001    64.314    design_1_i/pwm_custom_axi_0/U0/i__carry_i_370_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.428    design_1_i/pwm_custom_axi_0/U0/i__carry_i_289_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.542    design_1_i/pwm_custom_axi_0/U0/i__carry_i_213_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.656    design_1_i/pwm_custom_axi_0/U0/i__carry_i_142_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.770    design_1_i/pwm_custom_axi_0/U0/i__carry_i_76_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.884    design_1_i/pwm_custom_axi_0/U0/i__carry_i_33_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.155 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.070    66.225    design_1_i/pwm_custom_axi_0/U0/p_0_in[5]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    66.598 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.598    design_1_i/pwm_custom_axi_0/U0/i__carry_i_531_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.148 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.000    67.148    design_1_i/pwm_custom_axi_0/U0/i__carry_i_455_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.262 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.001    67.263    design_1_i/pwm_custom_axi_0/U0/i__carry_i_369_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.377 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.377    design_1_i/pwm_custom_axi_0/U0/i__carry_i_288_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.491 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.491    design_1_i/pwm_custom_axi_0/U0/i__carry_i_212_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.605 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.605    design_1_i/pwm_custom_axi_0/U0/i__carry_i_141_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.719 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.719    design_1_i/pwm_custom_axi_0/U0/i__carry_i_75_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.833 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.833    design_1_i/pwm_custom_axi_0/U0/i__carry_i_29_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.104 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.065    69.170    design_1_i/pwm_custom_axi_0/U0/p_0_in[4]
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.373    69.543 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.543    design_1_i/pwm_custom_axi_0/U0/i__carry_i_539_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.093 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.093    design_1_i/pwm_custom_axi_0/U0/i__carry_i_465_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.207 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    70.207    design_1_i/pwm_custom_axi_0/U0/i__carry_i_379_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.321 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.321    design_1_i/pwm_custom_axi_0/U0/i__carry_i_298_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.435 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.435    design_1_i/pwm_custom_axi_0/U0/i__carry_i_222_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.549 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.549    design_1_i/pwm_custom_axi_0/U0/i__carry_i_151_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.663 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.663    design_1_i/pwm_custom_axi_0/U0/i__carry_i_81_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.777 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.777    design_1_i/pwm_custom_axi_0/U0/i__carry_i_31_n_0
    SLICE_X19Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    71.048 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_12/CO[0]
                         net (fo=34, routed)          0.909    71.958    design_1_i/pwm_custom_axi_0/U0/p_0_in[3]
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.373    72.331 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.331    design_1_i/pwm_custom_axi_0/U0/i__carry_i_547_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.881 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.001    72.881    design_1_i/pwm_custom_axi_0/U0/i__carry_i_471_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.995 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.995    design_1_i/pwm_custom_axi_0/U0/i__carry_i_385_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.109 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    73.109    design_1_i/pwm_custom_axi_0/U0/i__carry_i_304_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.223 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.223    design_1_i/pwm_custom_axi_0/U0/i__carry_i_228_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.337 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.337    design_1_i/pwm_custom_axi_0/U0/i__carry_i_157_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.451 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.451    design_1_i/pwm_custom_axi_0/U0/i__carry_i_91_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.565 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.565    design_1_i/pwm_custom_axi_0/U0/i__carry_i_42_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.836 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.064    74.901    design_1_i/pwm_custom_axi_0/U0/p_0_in[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I1_O)        0.373    75.274 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.274    design_1_i/pwm_custom_axi_0/U0/i__carry_i_543_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.824 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.824    design_1_i/pwm_custom_axi_0/U0/i__carry_i_470_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.938 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.938    design_1_i/pwm_custom_axi_0/U0/i__carry_i_384_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.052 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.052    design_1_i/pwm_custom_axi_0/U0/i__carry_i_303_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.166 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.166    design_1_i/pwm_custom_axi_0/U0/i__carry_i_227_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.280 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.280    design_1_i/pwm_custom_axi_0/U0/i__carry_i_156_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.394 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.394    design_1_i/pwm_custom_axi_0/U0/i__carry_i_90_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.508 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.508    design_1_i/pwm_custom_axi_0/U0/i__carry_i_35_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.779 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.023    77.802    design_1_i/pwm_custom_axi_0/U0/p_0_in[1]
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.373    78.175 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_484/O
                         net (fo=1, routed)           0.000    78.175    design_1_i/pwm_custom_axi_0/U0/i__carry_i_484_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.707 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.707    design_1_i/pwm_custom_axi_0/U0/i__carry_i_394_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.821 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.821    design_1_i/pwm_custom_axi_0/U0/i__carry_i_313_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.935 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.935    design_1_i/pwm_custom_axi_0/U0/i__carry_i_237_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.049 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    79.049    design_1_i/pwm_custom_axi_0/U0/i__carry_i_166_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.163 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.163    design_1_i/pwm_custom_axi_0/U0/i__carry_i_96_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.277 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.277    design_1_i/pwm_custom_axi_0/U0/i__carry_i_37_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.391 r  design_1_i/pwm_custom_axi_0/U0/i__carry_i_15/CO[3]
                         net (fo=3, routed)           0.840    80.230    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/p_0_in[0]
    SLICE_X12Y48         LUT6 (Prop_lut6_I3_O)        0.124    80.354 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000    80.354    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_82
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    80.867 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.984 r  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    80.985    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.239 f  design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.976    82.215    design_1_i/pwm_custom_axi_0/U0/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.367    82.582 r  design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7/O
                         net (fo=1, routed)           0.000    82.582    design_1_i/pwm_custom_axi_0/U0/count_sig[0]_i_7_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.114 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.114    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.228 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.228    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.342 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    83.343    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.457 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.457    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    83.770 r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    83.770    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]_i_1_n_4
    SLICE_X11Y51         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.498    22.690    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y51         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[19]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y51         FDCE (Setup_fdce_C_D)        0.062    22.566    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[19]
  -------------------------------------------------------------------
                         required time                         22.566    
                         arrival time                         -83.770    
  -------------------------------------------------------------------
                         slack                                -61.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.765%)  route 0.159ns (43.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.559     0.900    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y42         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q
                         net (fo=1, routed)           0.159     1.223    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg0[11]
    SLICE_X22Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.268 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     1.268    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X22Y42         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.827     1.197    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y42         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.091     1.254    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.765%)  route 0.159ns (43.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.560     0.901    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y43         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q
                         net (fo=1, routed)           0.159     1.224    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg0[15]
    SLICE_X22Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.269 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.269    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X22Y43         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.828     1.198    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y43         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.091     1.255    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.230ns (54.950%)  route 0.189ns (45.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/Q
                         net (fo=7, routed)           0.189     1.241    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg__0[2]
    SLICE_X1Y50          LUT5 (Prop_lut5_I1_O)        0.102     1.343 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.343    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[4]
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.107     1.299    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.562     0.903    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y41         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.113     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X16Y40         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.830     1.200    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y40         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.281     0.919    
    SLICE_X16Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.227ns (54.624%)  route 0.189ns (45.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/Q
                         net (fo=7, routed)           0.189     1.241    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg__0[2]
    SLICE_X1Y50          LUT4 (Prop_lut4_I3_O)        0.099     1.340 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[3]
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.227ns (54.493%)  route 0.190ns (45.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/Q
                         net (fo=7, routed)           0.190     1.242    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg__0[2]
    SLICE_X1Y50          LUT6 (Prop_lut6_I4_O)        0.099     1.341 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[5]
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.274%)  route 0.296ns (67.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.564     0.905    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y48         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.296     1.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X24Y44         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.828     1.198    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X24Y44         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y44         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.279    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.389%)  route 0.294ns (67.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.564     0.905    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y47         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           0.294     1.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X24Y44         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.828     1.198    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X24Y44         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y44         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.273    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.792%)  route 0.258ns (55.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.561     0.902    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q
                         net (fo=1, routed)           0.258     1.323    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg0[30]
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.368 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.368    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X24Y48         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.829     1.199    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y48         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X24Y48         FDRE (Hold_fdre_C_D)         0.121     1.286    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.563     0.904    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y43         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=1, routed)           0.052     1.097    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg0[9]
    SLICE_X16Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.142 r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     1.142    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X16Y43         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.831     1.201    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y43         FDRE                                         r  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism             -0.284     0.917    
    SLICE_X16Y43         FDRE (Hold_fdre_C_D)         0.121     1.038    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X2Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X2Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y33    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y33    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y34    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y34    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y34    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y34    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y35    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.033ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.580ns (14.201%)  route 3.504ns (85.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.950     4.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.124     4.511 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         2.554     7.065    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y51         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.498    22.690    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y51         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.099    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                 15.033    

Slack (MET) :             15.033ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.580ns (14.201%)  route 3.504ns (85.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.950     4.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.124     4.511 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         2.554     7.065    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y51         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.498    22.690    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y51         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[17]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.099    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[17]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                 15.033    

Slack (MET) :             15.033ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.580ns (14.201%)  route 3.504ns (85.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.950     4.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.124     4.511 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         2.554     7.065    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y51         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.498    22.690    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y51         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[18]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.099    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[18]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                 15.033    

Slack (MET) :             15.033ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.580ns (14.201%)  route 3.504ns (85.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.950     4.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.124     4.511 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         2.554     7.065    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y51         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.498    22.690    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y51         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[19]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.099    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[19]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                 15.033    

Slack (MET) :             15.172ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.580ns (14.701%)  route 3.365ns (85.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.950     4.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.124     4.511 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         2.415     6.926    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y52         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.498    22.690    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y52         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y52         FDCE (Recov_fdce_C_CLR)     -0.405    22.099    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                 15.172    

Slack (MET) :             15.172ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.580ns (14.701%)  route 3.365ns (85.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.950     4.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.124     4.511 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         2.415     6.926    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y52         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.498    22.690    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y52         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[21]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y52         FDCE (Recov_fdce_C_CLR)     -0.405    22.099    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[21]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                 15.172    

Slack (MET) :             15.172ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.580ns (14.701%)  route 3.365ns (85.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.950     4.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.124     4.511 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         2.415     6.926    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y52         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.498    22.690    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y52         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[22]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y52         FDCE (Recov_fdce_C_CLR)     -0.405    22.099    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[22]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                 15.172    

Slack (MET) :             15.172ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.580ns (14.701%)  route 3.365ns (85.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.950     4.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.124     4.511 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         2.415     6.926    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y52         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.498    22.690    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y52         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[23]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y52         FDCE (Recov_fdce_C_CLR)     -0.405    22.099    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[23]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                 15.172    

Slack (MET) :             15.319ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.580ns (15.271%)  route 3.218ns (84.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.950     4.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.124     4.511 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         2.268     6.779    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y53         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.497    22.689    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y53         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[24]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y53         FDCE (Recov_fdce_C_CLR)     -0.405    22.098    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[24]
  -------------------------------------------------------------------
                         required time                         22.098    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                 15.319    

Slack (MET) :             15.319ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.580ns (15.271%)  route 3.218ns (84.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.673     2.981    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.950     4.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.124     4.511 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         2.268     6.779    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y53         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.497    22.689    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y53         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[25]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y53         FDCE (Recov_fdce_C_CLR)     -0.405    22.098    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[25]
  -------------------------------------------------------------------
                         required time                         22.098    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                 15.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.186ns (13.475%)  route 1.194ns (86.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.561     0.901    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.344     1.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         0.850     2.282    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y50         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.834     1.204    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y50         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.083    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.186ns (13.475%)  route 1.194ns (86.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.561     0.901    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.344     1.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         0.850     2.282    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y50         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.834     1.204    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y50         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[13]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.083    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.186ns (13.475%)  route 1.194ns (86.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.561     0.901    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.344     1.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         0.850     2.282    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y50         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.834     1.204    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y50         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[14]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.083    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.186ns (13.475%)  route 1.194ns (86.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.561     0.901    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.344     1.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         0.850     2.282    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y50         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.834     1.204    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y50         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[15]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.083    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.186ns (15.173%)  route 1.040ns (84.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.561     0.901    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.344     1.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         0.695     2.127    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y47         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.835     1.205    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y47         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]/C
                         clock pessimism             -0.262     0.943    
    SLICE_X11Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.851    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.186ns (15.173%)  route 1.040ns (84.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.561     0.901    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.344     1.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         0.695     2.127    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y47         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.835     1.205    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y47         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[1]/C
                         clock pessimism             -0.262     0.943    
    SLICE_X11Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.851    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.186ns (15.173%)  route 1.040ns (84.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.561     0.901    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.344     1.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         0.695     2.127    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y47         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.835     1.205    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y47         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[2]/C
                         clock pessimism             -0.262     0.943    
    SLICE_X11Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.851    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.186ns (15.173%)  route 1.040ns (84.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.561     0.901    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.344     1.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         0.695     2.127    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y47         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.835     1.205    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y47         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[3]/C
                         clock pessimism             -0.262     0.943    
    SLICE_X11Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.851    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/output_sig_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.186ns (12.491%)  route 1.303ns (87.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.561     0.901    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.344     1.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         0.959     2.391    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X14Y50         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/output_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.831     1.201    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X14Y50         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/output_sig_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    design_1_i/pwm_custom_axi_0/U0/output_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.186ns (14.130%)  route 1.130ns (85.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.561     0.901    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_49M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.344     1.387    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/output_sig_i_2/O
                         net (fo=197, routed)         0.786     2.218    design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst_n_1
    SLICE_X11Y48         FDCE                                         f  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.835     1.205    design_1_i/pwm_custom_axi_0/U0/s00_axi_aclk
    SLICE_X11Y48         FDCE                                         r  design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]/C
                         clock pessimism             -0.262     0.943    
    SLICE_X11Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.851    design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  1.367    





