{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563299814268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563299814278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 13:56:54 2019 " "Processing started: Tue Jul 16 13:56:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563299814278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563299814278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectMain -c projectMain " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectMain -c projectMain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563299814278 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1563299815177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563299828817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563299828817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563299828817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563299828817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563299828817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563299828817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563299828817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563299828817 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "projectMain.v(135) " "Verilog HDL information at projectMain.v(135): always construct contains both blocking and non-blocking assignments" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 135 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1563299828836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectmain.v 4 4 " "Found 4 design units, including 4 entities, in source file projectmain.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectMain " "Found entity 1: projectMain" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563299828838 ""} { "Info" "ISGN_ENTITY_NAME" "2 DisplayPlayerOne " "Found entity 2: DisplayPlayerOne" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563299828838 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563299828838 ""} { "Info" "ISGN_ENTITY_NAME" "4 HEX_seg " "Found entity 4: HEX_seg" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563299828838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563299828838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectMain " "Elaborating entity \"projectMain\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563299829172 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "draw projectMain.v(56) " "Verilog HDL or VHDL warning at projectMain.v(56): object \"draw\" assigned a value but never read" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563299829172 "|projectMain"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ld projectMain.v(58) " "Verilog HDL or VHDL warning at projectMain.v(58): object \"ld\" assigned a value but never read" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563299829172 "|projectMain"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "positionChanged projectMain.v(127) " "Verilog HDL or VHDL warning at projectMain.v(127): object \"positionChanged\" assigned a value but never read" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563299829183 "|projectMain"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "projectMain.v" "VGA" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE board.mif " "Parameter \"INIT_FILE\" = \"board.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829347 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563299829347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_71g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_71g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_71g1 " "Found entity 1: altsyncram_71g1" {  } { { "db/altsyncram_71g1.tdf" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/db/altsyncram_71g1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563299829431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563299829431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_71g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_71g1:auto_generated " "Elaborating entity \"altsyncram_71g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_71g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ua " "Found entity 1: decode_5ua" {  } { { "db/decode_5ua.tdf" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/db/decode_5ua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563299829514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563299829514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ua vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_71g1:auto_generated\|decode_5ua:decode2 " "Elaborating entity \"decode_5ua\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_71g1:auto_generated\|decode_5ua:decode2\"" {  } { { "db/altsyncram_71g1.tdf" "decode2" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/db/altsyncram_71g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/db/decode_u9a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563299829579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563299829579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u9a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_71g1:auto_generated\|decode_u9a:rden_decode_b " "Elaborating entity \"decode_u9a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_71g1:auto_generated\|decode_u9a:rden_decode_b\"" {  } { { "db/altsyncram_71g1.tdf" "rden_decode_b" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/db/altsyncram_71g1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hob " "Found entity 1: mux_hob" {  } { { "db/mux_hob.tdf" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/db/mux_hob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563299829664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563299829664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hob vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_71g1:auto_generated\|mux_hob:mux3 " "Elaborating entity \"mux_hob\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_71g1:auto_generated\|mux_hob:mux3\"" {  } { { "db/altsyncram_71g1.tdf" "mux3" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/db/altsyncram_71g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563299829763 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563299829763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829764 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 lut_coordinates.v(467) " "Verilog HDL Expression warning at lut_coordinates.v(467): truncated literal to match 9 bits" {  } { { "lut_coordinates.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/lut_coordinates.v" 467 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1563299829798 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lut_coordinates.v 1 1 " "Using design file lut_coordinates.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lut_coordinates " "Found entity 1: lut_coordinates" {  } { { "lut_coordinates.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/lut_coordinates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563299829798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563299829798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_coordinates lut_coordinates:lookUpP1 " "Elaborating entity \"lut_coordinates\" for hierarchy \"lut_coordinates:lookUpP1\"" {  } { { "projectMain.v" "lookUpP1" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829823 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "randomnumgernerator.v(59) " "Verilog HDL Event Control warning at randomnumgernerator.v(59): Event Control contains a complex event expression" {  } { { "randomnumgernerator.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/randomnumgernerator.v" 59 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1563299829841 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "randomnumgernerator.v(83) " "Verilog HDL Event Control warning at randomnumgernerator.v(83): Event Control contains a complex event expression" {  } { { "randomnumgernerator.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/randomnumgernerator.v" 83 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1563299829841 ""}
{ "Warning" "WSGN_SEARCH_FILE" "randomnumgernerator.v 3 3 " "Using design file randomnumgernerator.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 randomNumGernerator " "Found entity 1: randomNumGernerator" {  } { { "randomnumgernerator.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/randomnumgernerator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563299829850 ""} { "Info" "ISGN_ENTITY_NAME" "2 DisplayCounter " "Found entity 2: DisplayCounter" {  } { { "randomnumgernerator.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/randomnumgernerator.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563299829850 ""} { "Info" "ISGN_ENTITY_NAME" "3 RateDivider " "Found entity 3: RateDivider" {  } { { "randomnumgernerator.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/randomnumgernerator.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563299829850 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563299829850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomNumGernerator randomNumGernerator:rng " "Elaborating entity \"randomNumGernerator\" for hierarchy \"randomNumGernerator:rng\"" {  } { { "projectMain.v" "rng" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider randomNumGernerator:rng\|RateDivider:one " "Elaborating entity \"RateDivider\" for hierarchy \"randomNumGernerator:rng\|RateDivider:one\"" {  } { { "randomnumgernerator.v" "one" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/randomnumgernerator.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 randomnumgernerator.v(98) " "Verilog HDL assignment warning at randomnumgernerator.v(98): truncated value with size 32 to match size of target (1)" {  } { { "randomnumgernerator.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/randomnumgernerator.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563299829853 "|projectMain|randomNumGernerator:rng|RateDivider:one"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayCounter randomNumGernerator:rng\|DisplayCounter:one1 " "Elaborating entity \"DisplayCounter\" for hierarchy \"randomNumGernerator:rng\|DisplayCounter:one1\"" {  } { { "randomnumgernerator.v" "one1" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/randomnumgernerator.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_seg HEX_seg:HEX_0 " "Elaborating entity \"HEX_seg\" for hierarchy \"HEX_seg:HEX_0\"" {  } { { "projectMain.v" "HEX_0" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapathP1 " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapathP1\"" {  } { { "projectMain.v" "datapathP1" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299829869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projectMain.v(338) " "Verilog HDL assignment warning at projectMain.v(338): truncated value with size 32 to match size of target (1)" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563299829871 "|projectMain|datapath:datapathP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isP2 projectMain.v(350) " "Inferred latch for \"isP2\" at projectMain.v(350)" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563299829871 "|projectMain|datapath:datapathP1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1563299831325 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563299832131 "|projectMain|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563299832131 "|projectMain|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563299832131 "|projectMain|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563299832131 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563299832269 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563299833970 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/output_files/projectMain.map.smsg " "Generated suppressed messages file C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/output_files/projectMain.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563299834048 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563299834429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563299834429 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563299834646 "|projectMain|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563299834646 "|projectMain|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563299834646 "|projectMain|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563299834646 "|projectMain|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563299834646 "|projectMain|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563299834646 "|projectMain|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563299834646 "|projectMain|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563299834646 "|projectMain|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563299834646 "|projectMain|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563299834646 "|projectMain|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563299834646 "|projectMain|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563299834646 "|projectMain|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563299834646 "|projectMain|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563299834646 "|projectMain|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563299834646 "|projectMain|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563299834646 "|projectMain|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/VGA/projectMain.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563299834646 "|projectMain|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1563299834646 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "790 " "Implemented 790 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563299834646 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563299834646 ""} { "Info" "ICUT_CUT_TM_LCELLS" "652 " "Implemented 652 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563299834646 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1563299834646 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1563299834646 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563299834646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4994 " "Peak virtual memory: 4994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563299834685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 16 13:57:14 2019 " "Processing ended: Tue Jul 16 13:57:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563299834685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563299834685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563299834685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563299834685 ""}
