module wideexpr_00296(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ~&((ctrl[6]?(ctrl[7]?((($signed($signed((ctrl[2]?s7:s3))))^~($signed(((ctrl[6]?s7:6'sb001011))^~(6'sb010111))))<<((ctrl[1]?s7:5'sb01101)))^~($signed({1{u1}})):$signed((s1)<<(($signed(~(3'sb101)))<<((ctrl[6]?3'sb000:6'sb111101))))):3'sb111));
  assign y1 = s6;
  assign y2 = {{u0,s3},{($signed($signed(u1)))^~((1'sb0)&($signed({1{$signed(s6)}}))),(ctrl[4]?s5:((s4)<<(((5'sb00111)^(6'sb111010))>>((ctrl[3]?s5:u5))))|(s5)),-(s2)}};
  assign y3 = (s2)&(6'sb001011);
  assign y4 = 1'sb1;
  assign y5 = ((s7)+(+(2'sb11)))<<((4'sb1111)>>((u5)&(~&((ctrl[1]?6'sb110110:s2)))));
  assign y6 = (($signed($signed(1'sb1)))>=((+($signed((4'sb1111)<<(s4))))>>({3{~((u1)>>(s6))}})))!=((((ctrl[3]?(ctrl[3]?+(s6):$signed(s7)):$signed((1'b1)>>(3'sb101))))>>((((s6)<<<(u1))<<<(s0))-(6'sb010100)))==((((ctrl[7]?$signed(s6):s3))-(+((u4)^(u5))))-(s7)));
  assign y7 = 1'sb1;
endmodule
