<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">
  
  <title>各厂家 FPGA、CPLD内部结构分析及编码注意事项 | hex55</title>
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
  <meta name="description" content="几乎在所有指导你学习FPGA的书籍或者教程中作者都会有意无意地对你讲，FPGA是硬件所以你要以学习硬件的思维来学习它。基本上也都罗列了以下几点：


学习好数字电路
不要把verilog拿来跟C语言作对比，它们二者完全没有关系。
你并不是用verilog去设计你的电路只是将它用verilog表达（描述）出来。
需要熟知你所使用的FPGA器件的内部硬件结构。
在写代码之前应该先规划好你的系统设计图">
<meta property="og:type" content="article">
<meta property="og:title" content="各厂家 FPGA、CPLD内部结构分析及编码注意事项">
<meta property="og:url" content="http://hex55.com/2015/08/24/e5-90-84-e5-8e-82-e5-ae-b6-fpga-e3-80-81cpld-e5-86-85-e9-83-a8-e7-bb-93-e6-9e-84-e5-88-86-e6-9e-90-e5-8f-8a-e7-bc-96-e7-a0-81-e6-b3-a8-e6-84-8f-e4-ba-8b-e9-a1-b9/index.html">
<meta property="og:site_name" content="hex55">
<meta property="og:description" content="几乎在所有指导你学习FPGA的书籍或者教程中作者都会有意无意地对你讲，FPGA是硬件所以你要以学习硬件的思维来学习它。基本上也都罗列了以下几点：


学习好数字电路
不要把verilog拿来跟C语言作对比，它们二者完全没有关系。
你并不是用verilog去设计你的电路只是将它用verilog表达（描述）出来。
需要熟知你所使用的FPGA器件的内部硬件结构。
在写代码之前应该先规划好你的系统设计图">
<meta property="og:image" content="http://hex55.com/uploads/2015/08/cyc4.png">
<meta property="og:image" content="http://hex55.com/uploads/2015/08/cyc5.png">
<meta property="og:image" content="http://hex55.com/uploads/2015/08/max_ii.png">
<meta property="og:image" content="http://hex55.com/uploads/2015/08/max_v.png">
<meta property="og:image" content="http://hex55.com/uploads/2015/08/cyc4_le.png">
<meta property="og:image" content="http://hex55.com/uploads/2015/08/max2labs.png">
<meta property="og:image" content="http://hex55.com/uploads/2015/08/virtex-5.png">
<meta property="og:image" content="http://hex55.com/uploads/2015/08/stratix_III_ALM.png">
<meta property="og:image" content="http://hex55.com/uploads/2015/08/actel.png">
<meta property="og:image" content="http://hex55.com/uploads/2015/08/xo2.png">
<meta property="og:image" content="http://hex55.com/uploads/2015/08/xo2_pfu.png">
<meta property="og:image" content="http://hex55.com/uploads/2015/08/xo2_pfu_list.png">
<meta property="og:image" content="http://hex55.com/uploads/2015/08/logicDiagram.jpg">
<meta property="og:image" content="http://hex55.com/uploads/2015/08/phyDiagram.jpg">
<meta property="og:image" content="http://hex55.com/uploads/2015/08/registerPack.jpg">
<meta property="og:updated_time" content="2016-07-19T00:29:50.000Z">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="各厂家 FPGA、CPLD内部结构分析及编码注意事项">
<meta name="twitter:description" content="几乎在所有指导你学习FPGA的书籍或者教程中作者都会有意无意地对你讲，FPGA是硬件所以你要以学习硬件的思维来学习它。基本上也都罗列了以下几点：


学习好数字电路
不要把verilog拿来跟C语言作对比，它们二者完全没有关系。
你并不是用verilog去设计你的电路只是将它用verilog表达（描述）出来。
需要熟知你所使用的FPGA器件的内部硬件结构。
在写代码之前应该先规划好你的系统设计图">
<meta name="twitter:image" content="http://hex55.com/uploads/2015/08/cyc4.png">
  
    <link rel="alternative" href="/atom.xml" title="hex55" type="application/atom+xml">
  
  
    <link rel="icon" href="/img/favicon.png">
  
  
  <link rel="stylesheet" href="/css/style.css">
  <link rel="stylesheet" href="/font-awesome/css/font-awesome.min.css">
  <link rel="apple-touch-icon" href="/apple-touch-icon.png">
  
  
      <link rel="stylesheet" href="/fancybox/jquery.fancybox.css">
  
  <!-- 加载特效 -->
    <script src="/js/pace.js"></script>
    <link href="/css/pace/pace-theme-flash.css" rel="stylesheet" />
  <script>
      var yiliaConfig = {
          fancybox: true,
          animate: false,
          isHome: false,
          isPost: true,
          isArchive: false,
          isTag: false,
          isCategory: false,
          open_in_new: false
      }
  </script>
</head>
<body>
  <div id="container">
    <div class="left-col">
    <div class="overlay"></div>
<div class="intrude-less">
    <header id="header" class="inner">
        <a href="/" class="profilepic">
            
            <img src="/img/head.jpg" class="js-avatar" style="width: 100%;height: 100%;opacity: 1;">
            
        </a>

        <hgroup>
          <h1 class="header-author"><a href="/">shawge</a></h1>
        </hgroup>

        
        <p class="header-subtitle">shawge的电子技术分享</p>
        
        
        
            <div id="switch-btn" class="switch-btn">
                <div class="icon">
                    <div class="icon-ctn">
                        <div class="icon-wrap icon-house" data-idx="0">
                            <div class="birdhouse"></div>
                            <div class="birdhouse_holes"></div>
                        </div>
                        <div class="icon-wrap icon-ribbon hide" data-idx="1">
                            <div class="ribbon"></div>
                        </div>
                        
                        
                        <div class="icon-wrap icon-me hide" data-idx="3">
                            <div class="user"></div>
                            <div class="shoulder"></div>
                        </div>
                        
                    </div>
                    
                </div>
                <div class="tips-box hide">
                    <div class="tips-arrow"></div>
                    <ul class="tips-inner">
                        <li>菜单</li>
                        <li>标签</li>
                        
                        
                        <li>关于我</li>
                        
                    </ul>
                </div>
            </div>
        

        <div id="switch-area" class="switch-area">
            <div class="switch-wrap">
                <section class="switch-part switch-part1">
                    <nav class="header-menu">
                        <ul>
                        
                            <li><a href="/">博客首页</a></li>
                        
                            <li><a href="/categories/MCU-ARM/">MCU/ARM</a></li>
                        
                            <li><a href="/categories/FPGA/">FPGA</a></li>
                        
                            <li><a href="/categories/windows-linux/">WINDOWS/LINUX</a></li>
                        
                            <li><a href="/categories/硬件设计/">硬件设计</a></li>
                        
                            <li><a href="/archives/">归档</a></li>
                        
                        </ul>
                    </nav>
                    <nav class="header-nav">
                        <ul class="social">
                            
                                <a class="fl mail" target="_blank" href="http://mail.qq.com/cgi-bin/qm_share?t=qm_mailme&email=27O_o_7um6qq9bi0tg" title="mail">mail</a>
                            
                                <a class="fl github" target="_blank" href="https://github.com/hex55" title="github">github</a>
                            
                                <a class="fl rss" target="_blank" href="/atom.xml" title="rss">rss</a>
                            
                        </ul>
                    </nav>
                </section>
                
                
                <section class="switch-part switch-part2">
                    <div class="widget tagcloud" id="js-tagcloud">
                        <a href="/tags/github-提速/" style="font-size: 10px;">github 提速</a>
                    </div>
                </section>
                
                
                

                
                
                <section class="switch-part switch-part3">
                
                    <div id="js-aboutme">没想好。。。</div>
                </section>
                
            </div>
        </div>
    </header>                
</div>
    </div>
    <div class="mid-col">
      <nav id="mobile-nav">
      <div class="overlay">
          <div class="slider-trigger"></div>
          <h1 class="header-author js-mobile-header hide"><a href="/" title="回到主页">shawge</a></h1>
      </div>
    <div class="intrude-less">
        <header id="header" class="inner">
            <a href="/" class="profilepic">
                
                    <img src="/img/head.jpg" class="js-avatar" style="width: 100%; height: 100%; opacity: 1;">
                
            </a>
            <hgroup>
              <h1 class="header-author"><a href="/" title="回到主页">shawge</a></h1>
            </hgroup>
            
            <p class="header-subtitle">shawge的电子技术分享</p>
            
            <nav class="header-menu">
                <ul>
                
                    <li><a href="/">博客首页</a></li>
                
                    <li><a href="/categories/MCU-ARM/">MCU/ARM</a></li>
                
                    <li><a href="/categories/FPGA/">FPGA</a></li>
                
                    <li><a href="/categories/windows-linux/">WINDOWS/LINUX</a></li>
                
                    <li><a href="/categories/硬件设计/">硬件设计</a></li>
                
                    <li><a href="/archives/">归档</a></li>
                
                <div class="clearfix"></div>
                </ul>
            </nav>
            <nav class="header-nav">
                <div class="social">
                    
                        <a class="mail" target="_blank" href="http://mail.qq.com/cgi-bin/qm_share?t=qm_mailme&email=27O_o_7um6qq9bi0tg" title="mail">mail</a>
                    
                        <a class="github" target="_blank" href="https://github.com/hex55" title="github">github</a>
                    
                        <a class="rss" target="_blank" href="/atom.xml" title="rss">rss</a>
                    
                </div>
            </nav>
        </header>                
    </div>
</nav>
      <div class="body-wrap"><article id="post-e5-90-84-e5-8e-82-e5-ae-b6-fpga-e3-80-81cpld-e5-86-85-e9-83-a8-e7-bb-93-e6-9e-84-e5-88-86-e6-9e-90-e5-8f-8a-e7-bc-96-e7-a0-81-e6-b3-a8-e6-84-8f-e4-ba-8b-e9-a1-b9" class="article article-type-post" itemscope itemprop="blogPost">
  
    <div class="article-meta">
      <a href="/2015/08/24/e5-90-84-e5-8e-82-e5-ae-b6-fpga-e3-80-81cpld-e5-86-85-e9-83-a8-e7-bb-93-e6-9e-84-e5-88-86-e6-9e-90-e5-8f-8a-e7-bc-96-e7-a0-81-e6-b3-a8-e6-84-8f-e4-ba-8b-e9-a1-b9/" class="article-date">
      <time datetime="2015-08-24T12:29:57.000Z" itemprop="datePublished">2015-08-24</time>
</a>
    </div>
  
  <div class="article-inner">
    
      <input type="hidden" class="isFancy" />
    
    
      <header class="article-header">
        
  
    <h1 class="article-title" itemprop="name">
      各厂家 FPGA、CPLD内部结构分析及编码注意事项
    </h1>
  

      </header>
      
      <div class="article-info article-info-post">
        
    <div class="article-category tagcloud">
    <a class="article-category-link" href="/categories/FPGA/">FPGA</a>
    </div>


        
        <div class="clearfix"></div>
      </div>
      
    
    <div class="article-entry" itemprop="articleBody">
      
          
        <hr>
<p>几乎在所有指导你学习FPGA的书籍或者教程中作者都会有意无意地对你讲，FPGA是硬件所以你要以学习硬件的思维来学习它。基本上也都罗列了以下几点：</p>
<blockquote>
<ol>
<li>学习好数字电路</li>
<li>不要把verilog拿来跟C语言作对比，它们二者完全没有关系。</li>
<li>你并不是用verilog去设计你的电路只是将它用verilog表达（描述）出来。</li>
<li>需要熟知你所使用的FPGA器件的内部硬件结构。</li>
<li>在写代码之前应该先规划好你的系统设计图、模块设计图，设计好各个模块之间端口，最好先画出电路框图，状态机跳转图。<br>…..</li>
</ol>
</blockquote>
<p>其中第4条对于初学者而言可能很难体会。而且很多文档对此也语焉不详一笔带过，或者有意或者无意隐匿。下面我会详细描述我个人的学习体会，并且结合FPGA、CPLD的内部结构与实际设计经验进行讲述。</p>
<h3 id="FPGA与CPLD异同"><a href="#FPGA与CPLD异同" class="headerlink" title="FPGA与CPLD异同"></a>FPGA与CPLD异同</h3><h4 id="FPGA"><a href="#FPGA" class="headerlink" title="FPGA"></a>FPGA</h4><p>各厂家的FPGA基本架构大同小异，由于本人对altera家的器件较为熟悉，因此将以altera的器件系列为例简述，本文所述内容同样适用于xilinx\actel(Microsemi)\lattice。<em>关于各厂家的具体差异及制作工艺（工艺制程其实一般情况下我们不必太关注）如你有兴趣可以自行查找各厂家的任意一本handbook都有介绍。</em><br><strong>cyclone iv 系列架构</strong><br><img src="/uploads/2015/08/cyc4.png" alt="cyc4"><br><strong>cyclone v系列架构</strong><br><img src="/uploads/2015/08/cyc5.png" alt="cyc5"><br><em>（上图只是从架构上的抽象图，不代表器件内部的实际物理布局）</em><br>上面两张图分别是cyclone iv和cyclone v的架构，这两个系列FPGA（我们以cyclone v FPGA的架构为例进行讲解）的内部主要都分为以下几个部分：<br>1. 图中网格一样密密麻麻、浅蓝色、占地最大的就是LE（基本逻辑单元），这将会是我们今天关注的重点。<br>2. 最边上的可配置IO口（图中右边浅蓝色部分）。<br>3. 内部布线资源。<br>4. 几乎作为FPGA标配的PLL（图中靠最左边浅灰色部分），所以我将它独立出来作为一个典型器件，不归纳到第6点中。<br>5. 同样是几乎作为标配的片上存储器（中间浅绿色的部分）。<br>6. 其它内嵌特色硬件资源: <em>ARM Cortex A9 CPU</em> 、<em>高达6.144Gbps的高速收发器</em><br>、<em>兼容第二代和第一代的PCIe硬IP模块</em>。</p>
<h4 id="CPLD"><a href="#CPLD" class="headerlink" title="CPLD"></a>CPLD</h4><p><strong>max ii</strong><br><img src="/uploads/2015/08/max_ii.png" alt="max_ii"><br><strong>max v</strong><br><img src="/uploads/2015/08/max_v.png" alt="max_v"><br>从图上看两个系列的器件也都包含以下基本单元：<br>1. 基于查找表的逻辑阵列模块LABs（max ii中绿色的网格）或者LE（max v中绿色的网格），即CPLD的基本可编程逻辑单元。<br>2. 边上的可编程IO。<br>3. 内部的布线资源（包括全局信号时钟线）。<br>4. 其它：<em>用户可操作的闪存</em>、<em>PLL锁相环</em>。</p>
<p><strong>从图中看MAX V和FGPA的基本架构上很相近，同样基于LUT查找表（这一点MAX II也是如此），因此在后文中我们不再对FPGA\CPLD的架构作严格区分，随着技术的进步，CPLD\FPGA之间的界限将会变得越来越不明显，这只是厂家进行器件速度等级区分、工艺区分、内部资源多寡之分，以便最终进行市场和价格区分的一个手段。</strong></p>
<h3 id="CPLD-FPGA的基本逻辑单元结构剖析"><a href="#CPLD-FPGA的基本逻辑单元结构剖析" class="headerlink" title="CPLD/FPGA的基本逻辑单元结构剖析"></a>CPLD/FPGA的基本逻辑单元结构剖析</h3><h4 id="1-FPGA的LE-仅探讨较常用的CYCLONE，并以较新的CYCLONE-IV系列为例"><a href="#1-FPGA的LE-仅探讨较常用的CYCLONE，并以较新的CYCLONE-IV系列为例" class="headerlink" title="1. FPGA的LE(仅探讨较常用的CYCLONE，并以较新的CYCLONE IV系列为例)"></a><strong>1. FPGA的LE(仅探讨较常用的CYCLONE，并以较新的CYCLONE IV系列为例)</strong></h4><p><img src="/uploads/2015/08/cyc4_le.png" alt="cyclone iv le"><br>基本包含以下几个部分：1. 4输入查找表LUT。2. D触发器。3. 其它组合逻辑</p>
<h3 id="2-CPLD的LE结构（以max-ii为例）"><a href="#2-CPLD的LE结构（以max-ii为例）" class="headerlink" title="2. CPLD的LE结构（以max ii为例）"></a><strong>2. CPLD的LE结构（以max ii为例）</strong></h3><p><img src="/uploads/2015/08/max2labs.png" alt="maxii_labs"></p>
<p><strong>从上图看，我们更进一步确认了，至少对于ALTERA家的器件无论是总体架构还是最基本的LE结构上CPLD和FPGA都是基本类似的，因此针对FPGA器件结构需要考虑的编码规则同样适于CPLD。</strong></p>
<h4 id="3-XILINX、ACTEL、LATTICE-FPGA内部LE图"><a href="#3-XILINX、ACTEL、LATTICE-FPGA内部LE图" class="headerlink" title="3. XILINX、ACTEL、LATTICE FPGA内部LE图"></a>3. XILINX、ACTEL、LATTICE FPGA内部LE图</h4><p>对于XILINIX、ACTEL、LATTICE FPGA的内部结构请读者自行分析，这里不再赘述，仅列出各家的框图以供参考。</p>
<p><strong>XILINX Virtex5</strong></p>
<p><img src="/uploads/2015/08/virtex-5.png" alt=""></p>
<p><strong>XILINX Stratix II</strong></p>
<p><img src="/uploads/2015/08/stratix_III_ALM.png" alt=""></p>
<p><strong>ACTEL</strong></p>
<p><img src="/uploads/2015/08/actel.png" alt=""><br>针对ACTEL器件的逻辑单元结构相比于Altera和Xilinx的LE结构值得说明的是其有如下优点：</p>
<blockquote>
<p>Actel所有Flash架构的FPGA都采用了精细颗粒的逻辑单元，这是FPGA最基本的物理逻辑单元，每个FPGA的厂家都会不同，也各具优势，在Altera中逻辑单元为LE，在Actel中逻辑单元为Tile。Actel采用了精细颗粒的逻辑单元使得它的结构更加灵活，每个逻辑单元可以自由的转换成触发器或者查找表，触发器可以实现时序逻辑，查找表可以实现组合逻辑，如图3所示，其中逻辑单元内部除了一些门电路以外，还有许多可控的Flash开关，这些开关使得逻辑单元变得非常灵活，所以Actel的FPGA资源利用率可以在不影响性能的前提下接近100%。</p>
</blockquote>
<p>请情可参考<a href="http://blog.sina.com.cn/s/blog_5f194cf90100dwfc.html" target="_blank" rel="external">Actel FGPA技术专题讲座(2):基于Flash架构的ProASIC3 </a></p>
<p><strong>LATTICE XO2</strong></p>
<p>XO2的架构体系<br><img src="/uploads/2015/08/xo2.png" alt=""><br>XO2的基本逻辑单元。<br><img src="/uploads/2015/08/xo2_pfu.png" alt=""><br><img src="/uploads/2015/08/xo2_pfu_list.png" alt=""></p>
<ul>
<li><h2 id="针对FPGA器件结构需要考虑的编码规则"><a href="#针对FPGA器件结构需要考虑的编码规则" class="headerlink" title="针对FPGA器件结构需要考虑的编码规则"></a>针对FPGA器件结构需要考虑的编码规则</h2>本文仅以verilog HDL举例说明，规则同样适用于VHDL。</li>
</ul>
<ol>
<li><p><strong> 根据你所用器件的LE结构来确定每个LE的LUT是几输入的，以此来决定你的verilog代码中针对每个输出，最多可以采用几个条件，将过多的条件要么合并要么分解，以此来优化LE的使用量。以CYCLONE IV为例，它的LUT是4输入的，因此在代码中的判断条件最好不要超过4个。</strong><br>如下面的代码，</p>
<p>if(a &amp;&amp; b &amp;&amp; c &amp;&amp; d &amp;&amp; e &amp;&amp; f)</p>
<pre><code>out &amp;lt;= 1&apos;b1;
</code></pre><p>`</p>
<p>针对CYCLONE V器件，判断条件过多，应该改写，比如将判断条件a&amp;&amp;b先合并赋值给g,将e&amp;&amp;f赋值给h,然后如下改写</p>
<p><pre>`if(g &amp;&amp; c &amp;&amp; d &amp;&amp; h)</pre></p>
<pre><code>out &amp;lt;= 1&apos;b1;    
</code></pre></li>
<li><p><strong>将时序逻辑和组合逻辑分离，不仅仅是为了便于实现时序收敛，也是为了使EDA工具能够更好地进行综合，实现在资源占用上的优化。</strong></p><p></p>
</li>
<li><p><strong>采用异步复位，而非同步复位</strong><br>从FPGA的基本逻辑单元上看，内部的时序逻辑支持的是异步复位，而为了系统的稳定性，最好采用同步复位技术，但实现同步复位会消耗更多的FPGA资源。因此通常推荐在FPGA设计中采用“异步复位同步释放技术”（更多相关内容可参考《设计与验证Verilog HDL》一书中的相关章节）。</p>
</li>
<li><p><strong>采用寄存器打包（Register Packing）优化技术</strong><br><em>严格地讲这一点并算不得什么编码优化注意事项。</em><br>我们先来看看原本LE结构如下图，</p>
</li>
</ol>
<p></p><p><img src="/uploads/2015/08/logicDiagram.jpg" alt="cyc3"></p>
<p>其物理实现如下，</p>
<p><img src="/uploads/2015/08/phyDiagram.jpg" alt="cyc3Phy"></p>
<p>但是经过寄存器打包之后，EDA工具将其优化成以下的LE结构</p>
<p><img src="/uploads/2015/08/registerPack.jpg" alt="cyc3_pack"></p>
<p>这两幅图的区别在于，前一个图中的组合逻辑LUT与时序逻辑D触发器之前是有连接的，而在第二幅图中组合逻辑是与时序逻辑互相分离的，没有关联。第二幅图的好处在于，如果要实现的组合逻辑和时序逻辑之间本没有关联，那么按第一幅图的LE结构将会导致需要采用两个LE分别实现组合逻辑和时序逻辑，而采用寄存器打包优化后，没有关联的组合逻辑将与时序逻辑共用同一个LE从而实现资源占用的优化配置。<br>5. 更多注意事项，有待补充。</p>

      
    </div>
    
  </div>
  
    
    <div class="copyright">
        <p><span>本文标题:</span><a href="/2015/08/24/e5-90-84-e5-8e-82-e5-ae-b6-fpga-e3-80-81cpld-e5-86-85-e9-83-a8-e7-bb-93-e6-9e-84-e5-88-86-e6-9e-90-e5-8f-8a-e7-bc-96-e7-a0-81-e6-b3-a8-e6-84-8f-e4-ba-8b-e9-a1-b9/">各厂家 FPGA、CPLD内部结构分析及编码注意事项</a></p>
        <p><span>文章作者:</span><a href="/" title="访问 shawge 的个人博客">shawge</a></p>
        <p><span>发布时间:</span>2015年08月24日 - 20时29分</p>
        <p><span>最后更新:</span>2016年07月19日 - 08时29分</p>
        <p>
            <span>原始链接:</span><a class="post-url" href="/2015/08/24/e5-90-84-e5-8e-82-e5-ae-b6-fpga-e3-80-81cpld-e5-86-85-e9-83-a8-e7-bb-93-e6-9e-84-e5-88-86-e6-9e-90-e5-8f-8a-e7-bc-96-e7-a0-81-e6-b3-a8-e6-84-8f-e4-ba-8b-e9-a1-b9/" title="各厂家 FPGA、CPLD内部结构分析及编码注意事项">http://hex55.com/2015/08/24/e5-90-84-e5-8e-82-e5-ae-b6-fpga-e3-80-81cpld-e5-86-85-e9-83-a8-e7-bb-93-e6-9e-84-e5-88-86-e6-9e-90-e5-8f-8a-e7-bc-96-e7-a0-81-e6-b3-a8-e6-84-8f-e4-ba-8b-e9-a1-b9/</a>
            <span class="copy-path" data-clipboard-text="原文: http://hex55.com/2015/08/24/e5-90-84-e5-8e-82-e5-ae-b6-fpga-e3-80-81cpld-e5-86-85-e9-83-a8-e7-bb-93-e6-9e-84-e5-88-86-e6-9e-90-e5-8f-8a-e7-bc-96-e7-a0-81-e6-b3-a8-e6-84-8f-e4-ba-8b-e9-a1-b9/　　作者: shawge" title="点击复制文章链接"><i class="fa fa-clipboard"></i></span>
            <script src="/js/clipboard.min.js"></script>
            <script> var clipboard = new Clipboard('.copy-path'); </script>
        </p>
        <p>
            <span>许可协议:</span><i class="fa fa-creative-commons"></i> <a rel="license" href="http://creativecommons.org/licenses/by-nc-sa/3.0/cn/" title="中国大陆 (CC BY-NC-SA 3.0 CN)" target = "_blank">"署名-非商用-相同方式共享 3.0"</a> 转载请保留原文链接及作者。
        </p>
    </div>



<nav id="article-nav">
  
    <a href="/2015/08/25/stm32-swdiojtag-e8-b0-83-e8-af-95-e5-8f-a3-e8-a2-ab-e7-a6-81-e7-94-a8-e5-90-8e-e6-80-8e-e4-b9-88-e8-a7-a3-e9-99-a4-ef-bc-9f/" id="article-nav-newer" class="article-nav-link-wrap">
      <strong class="article-nav-caption"><</strong>
      <div class="article-nav-title">
        
          STM32 SWDIO/JTAG 调试口被禁用后怎么解除？
        
      </div>
    </a>
  
  
    <a href="/2015/08/23/fpga-e4-b8-ad-e8-b5-84-e6-ba-90-e5-8d-a0-e7-94-a8-e7-8e-87-e4-b8-8a-e9-99-90-e8-ae-be-e4-b8-ba-e5-a4-9a-e5-b0-91-e5-90-88-e9-80-82-ef-bc-9f/" id="article-nav-older" class="article-nav-link-wrap">
      <div class="article-nav-title">FPGA中资源占用率上限设为多少合适？</div>
      <strong class="article-nav-caption">></strong>
    </a>
  
</nav>

  
</article>

    <div id="toc" class="toc-article">
    <strong class="toc-title">文章目录</strong>
    <ol class="toc"><li class="toc-item toc-level-3"><a class="toc-link" href="#FPGA与CPLD异同"><span class="toc-number">1.</span> <span class="toc-text">FPGA与CPLD异同</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#FPGA"><span class="toc-number">1.1.</span> <span class="toc-text">FPGA</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#CPLD"><span class="toc-number">1.2.</span> <span class="toc-text">CPLD</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#CPLD-FPGA的基本逻辑单元结构剖析"><span class="toc-number">2.</span> <span class="toc-text">CPLD/FPGA的基本逻辑单元结构剖析</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#1-FPGA的LE-仅探讨较常用的CYCLONE，并以较新的CYCLONE-IV系列为例"><span class="toc-number">2.1.</span> <span class="toc-text">1. FPGA的LE(仅探讨较常用的CYCLONE，并以较新的CYCLONE IV系列为例)</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2-CPLD的LE结构（以max-ii为例）"><span class="toc-number">3.</span> <span class="toc-text">2. CPLD的LE结构（以max ii为例）</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#3-XILINX、ACTEL、LATTICE-FPGA内部LE图"><span class="toc-number">3.1.</span> <span class="toc-text">3. XILINX、ACTEL、LATTICE FPGA内部LE图</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#针对FPGA器件结构需要考虑的编码规则"><span class="toc-number"></span> <span class="toc-text">针对FPGA器件结构需要考虑的编码规则</span></a>
</div>
<input type="button" id="tocButton" value="隐藏目录"  title="点击按钮隐藏或者显示文章目录">

<script src="https://7.url.cn/edu/jslib/comb/require-2.1.6,jquery-1.9.1.min.js"></script>
<script>
    var valueHide = "隐藏目录";
    var valueShow = "显示目录";

    if ($(".left-col").is(":hidden")) {
        $("#tocButton").attr("value", valueShow);
    }
    $("#tocButton").click(function() {
        if ($("#toc").is(":hidden")) {
            $("#tocButton").attr("value", valueHide);
            $("#toc").slideDown(320);
        }
        else {
            $("#tocButton").attr("value", valueShow);
            $("#toc").slideUp(350);
        }
    })
    if ($(".toc").length < 1) {
        $("#toc, #tocButton").hide();
    }
</script>





<div class="bdsharebuttonbox">
	<a href="#" class="fx fa-weibo bds_tsina" data-cmd="tsina" title="分享到新浪微博"></a>
	<a href="#" class="fx fa-weixin bds_weixin" data-cmd="weixin" title="分享到微信"></a>
	<a href="#" class="fx fa-qq bds_sqq" data-cmd="sqq" title="分享到QQ好友"></a>
	<a href="#" class="fx fa-facebook-official bds_fbook" data-cmd="fbook" title="分享到Facebook"></a>
	<a href="#" class="fx fa-twitter bds_twi" data-cmd="twi" title="分享到Twitter"></a>
	<a href="#" class="fx fa-linkedin bds_linkedin" data-cmd="linkedin" title="分享到linkedin"></a>
	<a href="#" class="fx fa-files-o bds_copy" data-cmd="copy" title="分享到复制网址"></a>
</div>
<script>window._bd_share_config={"common":{"bdSnsKey":{},"bdText":"","bdMini":"2","bdMiniList":false,"bdPic":"","bdStyle":"2","bdSize":"24"},"share":{}};with(document)0[(getElementsByTagName('head')[0]||body).appendChild(createElement('script')).src='http://bdimg.share.baidu.com/static/api/js/share.js?v=89860593.js?cdnversion='+~(-new Date()/36e5)];</script>




    
      <div class="duoshuo" id="comments">
    <!-- 多说评论框 start -->
    <div class="ds-thread" data-thread-key="2015/08/24/e5-90-84-e5-8e-82-e5-ae-b6-fpga-e3-80-81cpld-e5-86-85-e9-83-a8-e7-bb-93-e6-9e-84-e5-88-86-e6-9e-90-e5-8f-8a-e7-bc-96-e7-a0-81-e6-b3-a8-e6-84-8f-e4-ba-8b-e9-a1-b9/" data-title="各厂家 FPGA、CPLD内部结构分析及编码注意事项" data-url="http://hex55.com/2015/08/24/e5-90-84-e5-8e-82-e5-ae-b6-fpga-e3-80-81cpld-e5-86-85-e9-83-a8-e7-bb-93-e6-9e-84-e5-88-86-e6-9e-90-e5-8f-8a-e7-bc-96-e7-a0-81-e6-b3-a8-e6-84-8f-e4-ba-8b-e9-a1-b9/"></div>
    <!-- 多说评论框 end -->
    <!-- 多说公共JS代码 start (一个网页只需插入一次) -->
    <script type="text/javascript">
    var duoshuoQuery = {short_name:"hex55"};
    (function() {
        var ds = document.createElement('script');
        ds.type = 'text/javascript';ds.async = true;
        ds.src = '/js/embed.js';
        ds.charset = 'UTF-8';
        (document.getElementsByTagName('head')[0] 
         || document.getElementsByTagName('body')[0]).appendChild(ds);
    })();
    </script>
    <!-- 多说公共JS代码 end -->
</div>

    



    <div class="scroll" id="post-nav-button">
        
            <a href="/2015/08/25/stm32-swdiojtag-e8-b0-83-e8-af-95-e5-8f-a3-e8-a2-ab-e7-a6-81-e7-94-a8-e5-90-8e-e6-80-8e-e4-b9-88-e8-a7-a3-e9-99-a4-ef-bc-9f/" title="上一篇: STM32 SWDIO/JTAG 调试口被禁用后怎么解除？">
                <i class="fa fa-angle-left"></i>
            </a>
        
        <a title="文章列表"><i class="fa fa-bars"></i><i class="fa fa-times"></i></a>
        
            <a href="/2015/08/23/fpga-e4-b8-ad-e8-b5-84-e6-ba-90-e5-8d-a0-e7-94-a8-e7-8e-87-e4-b8-8a-e9-99-90-e8-ae-be-e4-b8-ba-e5-a4-9a-e5-b0-91-e5-90-88-e9-80-82-ef-bc-9f/" title="下一篇: FPGA中资源占用率上限设为多少合适？">
                <i class="fa fa-angle-right"></i>
            </a>
        
    </div>
    <ul class="post-list"><li class="post-list-item"><a class="post-list-link" href="/2016/07/29/git-push到github提速解决办法/">git push到github提速解决办法</a></li><li class="post-list-item"><a class="post-list-link" href="/2016/07/09/e8-a7-a3-e5-86-b3python-e6-89-93-e5-8c-85-no-module-named-xxx/">解决python 打包 No module named 'XXX'</a></li><li class="post-list-item"><a class="post-list-link" href="/2016/07/08/cc-e5-86-85-e5-b5-8cpython-e6-89-93-e5-8c-85-e5-8f-91-e5-b8-83/">c/c++内嵌python打包发布</a></li><li class="post-list-item"><a class="post-list-link" href="/2016/07/06/e8-a7-a3-e5-86-b3failed-to-load-platform-plugin-windows/">解决failed-to-load-platform-plugin-windows</a></li><li class="post-list-item"><a class="post-list-link" href="/2016/07/04/e8-a7-a3-e5-86-b3fatal-python-error-py-initialize-cant-initialize-sys-standard-streams/">解决Fatal Python error: Py_Initialize: can't initialize sys standard streams</a></li><li class="post-list-item"><a class="post-list-link" href="/2016/04/01/e9-80-bb-e8-be-91-e5-88-86-e6-9e-90-e4-bb-aa-e5-89-8d-e7-ab-af-e7-94-b5-e8-b7-af/">逻辑分析仪前端电路</a></li><li class="post-list-item"><a class="post-list-link" href="/2016/03/14/e8-8f-8a-e8-8a-b1-e5-85-ac-e5-8f-b8-e9-9d-a2-e8-af-95-e8-ae-b0-e5-bd-95/">菊花公司面试记录</a></li><li class="post-list-item"><a class="post-list-link" href="/2016/02/24/fpga-e4-b8-8e-cpu-e6-95-b0-e6-8d-ae-e4-ba-a4-e4-ba-92-e7-9a-84-e6-bc-ab-e7-94-bb-e5-b9-bf-e5-91-8a/">FPGA 与 CPU 数据交互的漫画广告</a></li><li class="post-list-item"><a class="post-list-link" href="/2016/02/23/altium-designer-adc-e5-a4-9a-e9-80-9a-e9-81-93-e8-ae-be-e8-ae-a1/">Altium designer  ADC多通道设计</a></li><li class="post-list-item"><a class="post-list-link" href="/2016/02/22/altium-designer-e5-b0-86pcb-e4-b8-9d-e5-8d-b0-e6-a0-87-e5-8f-b7-e5-8f-8d-e6-a0-87-e8-87-b3-e5-8e-9f-e7-90-86-e5-9b-be/">Altium Designer 将PCB丝印标号反标至原理图</a></li><li class="post-list-item"><a class="post-list-link" href="/2016/01/25/pid-e5-88-9d-e5-ad-a6-e8-80-85-e6-8c-87-e5-8d-97/">PID初学者指南</a></li><li class="post-list-item"><a class="post-list-link" href="/2016/01/18/e8-bf-90-e6-94-be-e5-a4-8d-e4-b9-a0-e7-ac-94-e8-ae-b0/">运放复习笔记</a></li><li class="post-list-item"><a class="post-list-link" href="/2016/01/12/qmodbus-e5-9c-a8visual-studio-e4-b8-ad-e7-9a-84-e7-bc-96-e8-af-91-e3-80-82/">qmodbus在visual studio中的编译。</a></li><li class="post-list-item"><a class="post-list-link" href="/2016/01/10/e8-b6-85-e9-ab-98-e9-80-9f-e9-ab-98-e7-b2-be-e5-ba-a6-e7-ba-a2-e5-a4-96-e6-b5-8b-e5-be-84-e4-bb-aa-e7-ac-ac-e4-b8-89-e7-89-88/">超高速高精度红外测径仪第三版</a></li><li class="post-list-item"><a class="post-list-link" href="/2016/01/08/e5-a6-82-e4-bd-95-e8-af-bb-e6-87-82git-e7-9a-84diff-e4-bf-a1-e6-81-af/">如何读懂GIT的DIFF信息</a></li><li class="post-list-item"><a class="post-list-link" href="/2016/01/06/freemodbus-e6-ba-90-e7-a0-81-e5-88-86-e6-9e-90-e8-af-a6-e8-a7-a3/">freemodbus源码分析详解</a></li><li class="post-list-item"><a class="post-list-link" href="/2016/01/05/freemodbus-rtuascii-e5-ae-98-e6-96-b9-e7-a7-bb-e6-a4-8d-e6-96-87-e6-a1-a3/">freemodbus RTU/ASCII 官方移植文档</a></li><li class="post-list-item"><a class="post-list-link" href="/2016/01/02/chipscope-e8-bf-9e-e6-8e-a5platform-cable-usb-jtag-e5-a4-b1-e8-b4-a5-e5-8e-9f-e5-9b-a0-e5-8f-8a-e8-a7-a3-e5-86-b3-e5-8a-9e-e6-b3-95/">chipscope 连接platform cable usb JTAG失败原因及解决办法</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/12/24/altium-designer-e8-87-aa-e5-8a-a8-e6-b7-bb-e5-8a-a0-e6-88-90-e7-89-87-e7-9a-84-e6-8b-bc-e6-8e-a5-e5-ad-94-ef-bc-88-e7-bc-9d-e5-90-88-e5-ad-94-ef-bc-89/">altium-designer自动添加成片的拼接孔（缝合孔）</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/12/22/e9-ab-98-e9-80-9f-e9-ab-98-e7-b2-be-e5-ba-a6-e6-b5-8b-e5-be-84-e4-bb-aa-e4-b8-bb-e6-9d-bf-e7-ac-ac-e4-ba-8c-e7-89-88-e5-ae-8c-e5-b7-a5/">高速高精度测径仪主板第二版完工</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/12/22/altium-designer-e8-87-aa-e5-8a-a8-e6-b7-bb-e5-8a-a0-e5-b1-8f-e8-94-bd-e5-ad-94-ef-bc-88-e5-8c-85-e5-9c-b0-e5-ad-94-ef-bc-89/">altium-designer-自动添加屏蔽孔（包地孔）</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/12/07/fpga-e6-9e-b6-e6-9e-84-e7-a4-ba-e4-be-8b-ef-bc-9aaes-e5-8a-a0-e5-af-86/">FPGA架构示例：AES加密</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/11/13/lantern-tor-browser-e9-9a-90-e8-b8-aa-e6-9c-80-e4-bd-b3-e6-8b-8d-e6-a1-a3/">Lantern && Tor Browser 隐踪最佳拍档</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/10/26/e7-94-a8-e4-ba-8e-e9-80-9a-e8-ae-af-e6-95-b0-e6-8d-ae-e7-bc-93-e5-ad-98-e7-9a-84-e9-ab-98-e6-95-88-e8-bd-af-e4-bb-b6fifo-e5-ae-9e-e7-8e-b0/">用于通讯数据缓存的高效软件FIFO实现</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/10/24/e9-ab-98-e9-80-9f-e9-ab-98-e7-b2-be-e5-ba-a6-e7-ba-a2-e5-a4-96-e6-b5-8b-e5-be-84-e4-bb-aa/">高速高精度红外测径仪</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/10/05/fpga-e6-9e-b6-e6-9e-84-e7-9a-84-e5-8a-9f-e8-80-97-e4-bc-98-e5-8c-96-ef-bc-883-ef-bc-89/">FPGA架构的功耗优化（3）</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/10/04/fpga-e6-9e-b6-e6-9e-84-e7-9a-84-e5-8a-9f-e8-80-97-e4-bc-98-e5-8c-96-ef-bc-882-ef-bc-89/">FPGA架构的功耗优化（2）</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/09/30/fpga-e6-9e-b6-e6-9e-84-e7-9a-84-e5-8a-9f-e8-80-97-e4-bc-98-e5-8c-96-ef-bc-881-ef-bc-89/">FPGA架构的功耗优化（1）</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/09/25/e5-a6-82-e4-bd-95-e8-a7-a3-e5-86-b3gcc-e6-88-96mdk-e6-88-96iar-e5-bc-80-e5-90-af-o3-ef-bc-88-e6-9c-80-e9-ab-98-e7-ba-a7-e5-88-ab-ef-bc-89-e4-bc-98-e5-8c-96-e5-90-8e-e7-a8-8b-e5-ba-8f-e4-b8-8d/">如何解决GCC或MDK或IAR开启-O3（最高级别）优化后程序不能正常运行的问题?</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/09/19/e7-ba-bf-e9-98-b5ccd-e4-b8-93-e7-94-a8ad9945-e9-85-8d-e7-bd-ae-e7-a8-8b-e5-ba-8f-e6-ba-90-e7-a0-81-ef-bc-88-e5-b7-b2-e9-aa-8c-e8-af-81-e9-80-9a-e8-bf-87-ef-bc-89/">线阵CCD专用AD9945 配置程序源码（已验证通过）</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/09/15/e5-b0-86newlib-e7-9a-84printf-e9-87-8d-e5-ae-9a-e5-90-91-e5-88-b0tft-lcd-e6-98-be-e7-a4-ba/">将newlib的printf重定向到TFT LCD显示</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/09/10/e6-9d-a5-e7-82-b9-e5-86-b7-e7-9a-84-e7-94-b5-e5-ad-90-e7-9f-a5-e8-af-86/">来点冷的电子知识</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/09/10/e6-95-99-e5-b8-88-e8-8a-82-e5-bf-ab-e4-b9-90-ef-bc-81/">教师节快乐！</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/09/09/mcu-e9-80-9a-e7-94-a8-e6-8c-89-e9-94-ae-ef-bc-88-e5-90-ab-e8-a7-a6-e6-91-b8-ef-bc-89-e5-a4-84-e7-90-86-e6-a8-a1-e5-9d-97-ef-bc-8c-e6-94-af-e6-8c-81-e5-a7-94-e6-89-98/">mcu通用按键（含触摸）处理模块，支持委托</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/09/07/e7-ba-bf-e9-98-b5ccd-e6-95-b0-e6-8d-ae-e9-87-87-e9-9b-86adcad9945-e5-88-9d-e5-a7-8b-e9-85-8d-e7-bd-ae-e5-8c-96-e6-ba-90-e7-a0-81/">线阵CCD数据采集ADC(AD9945)初始配置化源码</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/09/06/e6-80-8e-e4-b9-88-e8-a7-a3-e5-86-b3mdk-e6-af-8f-e6-ac-a1-e9-83-bd-e5-85-a8-e7-bc-96-e8-af-91-e7-9a-84-e5-8a-9e-e6-b3-95/">怎么解决MDK 每次都全编译的办法</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/09/02/stm32-jtag-e5-8f-a3-e5-a6-82-e4-bd-95-e5-a4-8d-e7-94-a8-ef-bc-9f/">STM32 JTAG 口如何复用？</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/31/modelsim-e7-bc-96-e8-af-91-microsemiactel-fpga-e4-bb-bf-e7-9c-9f-e5-ba-93/">modelsim 编译 microsemi(actel) FPGA 仿真库</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/30/cpldfpga-e5-81-9a-e7-9a-84tft-e6-8e-a7-e5-88-b6-e5-99-a8verilog-e5-bc-80-e6-ba-90-e4-bb-a3-e7-a0-81/">CPLD/FPGA做的TFT控制器verilog开源代码</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/29/e9-ab-98-e9-80-9f-e7-ba-bf-e9-98-b5ccd-e7-ba-a2-e5-a4-96-e6-b5-8b-e5-be-84-e4-bb-aa-e9-80-9a-e4-bf-a1-e8-b0-83-e8-af-95-e9-80-9a-e8-bf-87/">高速线阵CCD红外测径仪通信调试通过</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/29/libero-soc-e7-9a-84failed-to-execute-synplify-pro-exe-e9-94-99-e8-af-af-e6-80-8e-e4-b9-88-e8-a7-a3-e5-86-b3-ef-bc-9f/">libero soc的Failed to execute: 'synplify_pro.exe'错误怎么解决？</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/28/e8-a7-a3-e5-86-b3-keil-mdk-error-l6235e-more-than-one-section-matches-selector/">解决 keil MDK error: L6235E: More than one section matches selector - cannot all be FIRST/LAST.</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/26/libero-soc-e6-97-a0-e6-b3-95-e5-90-af-e5-8a-a8-e6-80-8e-e6-a0-b7-e8-a7-a3-e5-86-b3-ef-bc-9f/">libero soc无法启动怎样解决？</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/25/stm32-swdiojtag-e8-b0-83-e8-af-95-e5-8f-a3-e8-a2-ab-e7-a6-81-e7-94-a8-e5-90-8e-e6-80-8e-e4-b9-88-e8-a7-a3-e9-99-a4-ef-bc-9f/">STM32 SWDIO/JTAG 调试口被禁用后怎么解除？</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/24/e5-90-84-e5-8e-82-e5-ae-b6-fpga-e3-80-81cpld-e5-86-85-e9-83-a8-e7-bb-93-e6-9e-84-e5-88-86-e6-9e-90-e5-8f-8a-e7-bc-96-e7-a0-81-e6-b3-a8-e6-84-8f-e4-ba-8b-e9-a1-b9/">各厂家 FPGA、CPLD内部结构分析及编码注意事项</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/23/fpga-e4-b8-ad-e8-b5-84-e6-ba-90-e5-8d-a0-e7-94-a8-e7-8e-87-e4-b8-8a-e9-99-90-e8-ae-be-e4-b8-ba-e5-a4-9a-e5-b0-91-e5-90-88-e9-80-82-ef-bc-9f/">FPGA中资源占用率上限设为多少合适？</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/22/e5-8f-af-e7-94-a8-e4-ba-8e-e5-8d-95-e7-89-87-e6-9c-ba-e7-9a-84-e5-b5-8c-e5-85-a5-e5-bc-8f-e9-9d-9e-e9-80-92-e5-bd-92-e5-bf-ab-e9-80-9f-e6-8e-92-e5-ba-8f-e7-ae-97-e6-b3-95-e6-ba-90-e7-a0-81/">可用于单片机的嵌入式非递归快速排序算法源码</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/21/e7-94-b5-e9-98-bb-e8-a7-a6-e6-91-b8-e5-b1-8f-e4-ba-94-e7-82-b9-e6-a0-a1-e5-87-86-e7-ae-97-e6-b3-95-e6-ba-90-e7-a0-81/">电阻触摸屏五点校准算法源码</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/20/sep4020-nandflash-e5-90-af-e5-8a-a8-e8-af-a6-e8-a7-a3-ef-bc-8c-e4-b8-8d-e5-90-8c-e9-98-b6-e6-ae-b5-e5-ad-98-e5-82-a8-e5-99-a8-e6-98-a0-e5-b0-84-e7-a4-ba-e6-84-8f-e5-9b-be/">SEP4020 NandFlash启动详解，不同阶段存储器映射示意图</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/18/fpga-e8-a7-a3-e7-a0-81mipi-csi-ef-bc-88-e4-b8-80-ef-bc-89-d-phy-e7-90-86-e8-a7-a3/">FPGA解码MIPI CSI（一）——D-PHY理解</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/17/e5-ae-8c-e5-85-a8-e4-bf-ae-e5-a4-8dwin7-e5-bc-95-e5-af-bc/">完全修复WIN7引导</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/17/fpga-e3-80-81cpld-e6-9e-b6-e6-9e-84-e7-9a-84-e9-9d-a2-e7-a7-af-e4-bc-98-e5-8c-96/">FPGA、CPLD 架构的面积优化</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/16/warning-169177-1-pins-must-meet-altera-requirements-for-3-3-3-0-and-2-5-v-interfaces-for-more-information-refer-to-an-447-interfacing-cyclone-iv-e-devices-with-3-33-02-5-v-lvttllvcmos-io/">Warning (169177): 1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3\/3.0\/2.5-V LVTTL\/LVCMOS I\/O Systems.</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/16/win7-e5-85-b1-e4-ba-ab-e5-af-86-e7-a0-81-e9-94-99-e8-af-af-e8-a7-a3-e5-86-b3-e5-8a-9e-e6-b3-95/">WIN7 共享 密码错误解决办法</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/15/e5-b8-a6-e9-a9-b1-e5-8a-a8-e6-8e-a7-e5-88-b6-e5-99-a8ic-e7-9a-84tft-e6-98-be-e7-a4-ba-e5-b1-8f-e4-bd-bf-e7-94-a8-e8-af-b4-e6-98-8e/">带驱动控制器IC的TFT显示屏使用说明</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/15/e9-ab-98-e9-80-9f-e7-ba-bf-e9-98-b5ccd-e7-ba-a2-e5-a4-96-e6-b5-8b-e5-be-84-e4-bb-aapcb-e6-9d-bf-e5-9b-9e-e6-9d-a5-e5-95-a6-ef-bc-81/">高速线阵CCD红外测径仪PCB板回来啦！</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/14/e9-80-bb-e8-be-91-e5-88-86-e6-9e-90-e4-bb-aausb-e4-bc-a0-e8-be-93-e5-ae-8c-e6-88-90/">逻辑分析仪USB传输完成</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/14/e5-87-a0-e7-a7-8d-e7-94-b5-e6-9c-ba-e6-8e-a7-e5-88-b6-e6-96-b9-e5-bc-8f-e7-9a-84-e5-bc-82-e5-90-8c/">几种电机控制方式的异同</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/13/tp-e7-8e-bb-e7-92-83-e8-a7-a6-e6-8e-a7-e6-8a-80-e6-9c-af-e5-8f-8a-e5-bc-80-e5-8f-91-e6-a1-88-e4-be-8b-e5-88-86-e4-ba-ab/">TP玻璃触控技术及开发案例分享</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/12/e9-80-bb-e8-be-91-e5-88-86-e6-9e-90-e4-bb-aa-e4-b8-8a-e4-b8-8b-e4-bd-8d-e6-9c-ba-e9-80-9a-e8-ae-af-e8-b0-83-e8-af-95-e6-88-90-e5-8a-9f/">逻辑分析仪上下位机通讯调试成功</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/11/e8-a7-a3-e5-86-b3-top-overlay-silk-primitive-on-board-region-without-silkscreen/">解决 Top Overlay Silk primitive on board region without silkscreen</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/10/e9-ab-98-e9-80-9f-e7-ba-bf-e9-98-b5ccd-e7-ba-a2-e5-a4-96-e6-b5-8b-e5-be-84-e4-bb-aapcb-e6-9c-80-e7-bb-88-e7-89-88/">高速线阵CCD红外测径仪PCB最终版</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/10/e4-b8-80-e7-a7-8d-e6-94-b9-e8-bf-9b-e5-9e-8b-e7-9a-84-e8-b6-85-e4-bd-8e-e6-88-90-e6-9c-ac-e5-92-8c-e5-bc-a6-e9-9f-b3-e8-9c-82-e9-b8-a3-e5-99-a8-e4-ba-a7-e7-94-9f-e7-94-b5-e8-b7-af/">一种改进型的超低成本和弦音蜂鸣器产生电路</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/09/e4-b8-80-e7-a7-8d-e4-bd-8e-e6-88-90-e6-9c-ac-e9-9f-b3-e6-95-88-e4-b8-b0-e5-af-8c-e7-9a-84-e5-92-8c-e5-bc-a6-e9-9f-b3-e8-9c-82-e9-b8-a3-e5-99-a8-e4-ba-a7-e7-94-9f-e7-94-b5-e8-b7-af-e5-8f-8a-e5-85-b6/">一种低成本音效丰富的和弦音蜂鸣器产生电路及其驱动代码</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/07/e3-80-8a-e7-96-af-e7-8b-82-e7-9a-84-e6-8a-95-e8-b5-84-e8-b7-a8-e8-b6-8a-e5-a4-a7-e8-a5-bf-e6-b4-8b-e7-94-b5-e7-bc-86-e7-9a-84-e5-95-86-e4-b8-9a-e4-bc-a0-e5-a5-87-e3-80-8b-e8-af-bb/">《疯狂的投资——跨越大西洋电缆的商业传奇》读书笔记</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/07/fpga-e3-80-81cpld-e6-9e-b6-e6-9e-84-e7-9a-84-e9-80-9f-e5-ba-a6-e4-bc-98-e5-8c-96/">FPGA、CPLD架构的速度优化</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/05/e9-ab-98-e9-80-9f-e7-ba-a2-e5-a4-96-e7-ba-bf-e9-98-b5ccd-e6-b5-8b-e5-be-84-e4-bb-aapcb-e5-ae-8c-e5-b7-a5/">高速红外线阵CCD测径仪PCB完工</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/05/e6-99-ba-e8-83-bd-e9-a9-ac-e6-a1-b6-e9-a1-b9-e7-9b-ae-e6-80-bb-e7-bb-93/">智能马桶项目总结</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/04/fpga-e6-93-8d-e4-bd-9c-e5-9b-9b-e7-ba-bf-e5-88-b6spi-flash-ef-bc-88quad-spi-flash-ef-bc-89-ef-bc-883-ef-bc-89/">FPGA操作四线制SPI FLASH（Quad SPI Flash） （3）</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/02/e5-9f-ba-e4-ba-8efpgacpld-e7-9a-84tft-e6-98-be-e7-a4-ba-e6-8e-a7-e5-88-b6-e5-99-a8-e9-80-bb-e8-be-91-e4-bb-a3-e7-a0-81-e7-9a-84-e8-af-a6-e7-bb-86-e8-ae-be-e8-ae-a1-e8-af-b4-e6-98-8e-e4-b9-a6/">基于FPGA/CPLD + SDRAM 的TFT液晶控制器(lcd controller)逻辑代码的详细设计说明书</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/08/01/iap-ewarm-stl-e5-a0-86-e7-a9-ba-e9-97-b4-e4-b8-8d-e5-a4-9f-e8-a7-a3-e5-86-b3-e5-8a-9e-e6-b3-95/">IAP EWARM STL 堆栈空间不够解决办法</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/30/e9-80-bb-e8-be-91-e5-88-86-e6-9e-90-e4-bb-aa-e3-80-81quad-spi-flash-e8-bd-ac-e6-9d-bf-e5-87-ba-e7-82-89/">逻辑分析仪、QUAD SPI FLASH转板出炉</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/29/altium-designer-e5-9c-a8-e5-90-8c-e4-b8-80-e4-b8-aa-e5-b7-a5-e7-a8-8b-e4-b8-ad-e7-bb-98-e5-88-b6-e5-a4-9a-e5-9d-97pcb/">altium designer在同一个工程中绘制多块PCB</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/28/alitum-designer-e7-bb-99-e4-b8-80-e4-b8-aa-e5-85-83-e4-bb-b6-e6-b7-bb-e5-8a-a0-e5-a4-9a-e4-b8-aapart/">alitum designer给一个元件添加多个part</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/27/fpga-e6-93-8d-e4-bd-9c-e5-9b-9b-e7-ba-bf-e5-88-b6spi-flash-ef-bc-88quad-spi-flash-ef-bc-89-ef-bc-882-ef-bc-89/">FPGA操作四线制SPI FLASH（Quad SPI Flash） （2）</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/26/fpga-e6-93-8d-e4-bd-9c-e5-9b-9b-e7-ba-bf-e5-88-b6spi-flash-ef-bc-88quad-spi-flash-ef-bc-89-ef-bc-881-ef-bc-89/">FPGA操作四线制SPI FLASH（Quad SPI Flash） （1）</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/23/keil-mdk-e5-92-8c-iar-ewarm-ide-e4-b8-adstl-e5-ae-9e-e7-8e-b0-e7-9a-84-e6-af-94-e8-be-83/">KEIL MDK 和 IAR EWARM IDE中STL实现的比较</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/22/altclkctrl-e4-bd-bf-e7-94-a8-e6-b3-a8-e6-84-8f-e4-ba-8b-e9-a1-b9/">ALTCLKCTRL使用注意事项</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/21/e6-98-8e-e6-99-ba-e5-9c-b0-e5-a4-84-e7-90-86-e5-a4-8d-e4-bd-8d-ef-bc-9a-e8-80-83-e8-99-91-e5-b1-80-e9-83-a8-ef-bc-8c-e8-80-8c-e4-b8-8d-e6-98-af-e5-85-a8-e5-b1-80/">在FPGA中明智地处理复位：考虑局部，而不是全局</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/20/e9-ab-98-e9-80-9f-e7-ba-bf-e9-98-b5ccd-e5-a4-96-e5-be-84-e6-b5-8b-e9-87-8f-e4-bb-aa-e5-8e-9f-e7-90-86-e5-9b-be-e5-ae-8c-e5-b7-a5/">高速线阵CCD外径测量仪原理图完工</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/20/e9-80-bb-e8-be-91-e5-88-86-e6-9e-90-e4-bb-aa68013-to-fpga-e3-80-81quad-spi-flash-e8-bd-ac-e6-9d-bfpcb-e5-ae-8c-e5-b7-a5/">逻辑分析仪68013 to FPGA、QUAD SPI FLASH 转板PCB完工</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/20/sdram-cpld-tft-e9-a9-b1-e5-8a-a8-e5-99-a8-e7-9a-84pcb-e5-b8-83-e5-b1-80-e5-a4-b1-e8-af-af-e4-b8-8e-e7-bb-8f-e9-aa-8c/">SDRAM + CPLD TFT驱动器的PCB布局失误与经验</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/19/e9-87-8d-e6-b8-b8-e6-a1-82-e6-9e-97/">重游桂林</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/17/stm32-jtag-e8-a2-ab-e9-94-81-e4-bd-8f-ef-bc-8c-e8-a7-a3-e9-94-81-e5-8a-9e-e6-b3-95/">STM32 JTAG被锁住，解锁办法</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/16/wordpress-e6-a8-a1-e6-9d-bf-e4-bf-ae-e6-94-b9-e6-b3-a8-e6-84-8f-e4-ba-8b-e9-a1-b9/">wordpress 模板修改注意事项</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/15/e3-80-8a-e9-bb-91-e5-ae-a2-e4-b8-8e-e7-94-bb-e5-ae-b6-e3-80-8b-e8-af-bb-e4-b9-a6-e7-ac-94-e8-ae-b0/">《黑客与画家》读书笔记</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/15/e6-99-ba-e8-83-bd-e5-ae-b6-e5-b1-85-e8-87-aa-e5-8a-a8-e8-b4-9f-e8-bd-bd-e6-b5-8b-e8-af-95-e3-80-81-e6-b8-a9-e5-9c-ba-e8-b0-83-e8-af-95-e9-80-9a-e7-94-a8-e5-b7-a5-e5-85-b72/">智能家居自动负载测试、温场调试通用工具(2)</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/15/e9-80-bb-e8-be-91-e5-88-86-e6-9e-90-e4-bb-aa68013-to-fpga-e3-80-81quad-spi-flash-e8-bd-ac-e6-9d-bf/">逻辑分析仪68013 to FPGA、QUAD SPI FLASH 转板</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/14/e6-99-ba-e8-83-bd-e5-ae-b6-e5-b1-85-e8-87-aa-e5-8a-a8-e8-b4-9f-e8-bd-bd-e6-b5-8b-e8-af-95-e3-80-81-e6-b8-a9-e5-9c-ba-e8-b0-83-e8-af-95-e9-80-9a-e7-94-a8-e5-b7-a5-e5-85-b7-ef-bc-881-ef-bc-89/">智能家居自动负载测试、温场调试通用工具（1）</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/02/e5-9c-a8altium-designer-e4-b8-ad-e5-bf-ab-e9-80-9f-e4-bd-9c-e5-88-b6-e5-8e-9f-e7-90-86-e5-9b-be-e5-b0-81-e8-a3-85/">在Altium Designer中快速作制原理图封装</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/02/quartus-e5-92-8c-modelsim-e4-b8-ad-e7-9a-84-e6-b3-a8-e6-84-8f-e4-ba-8b-e9-a1-b9/">quartus 和 modelsim中的注意事项</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/07/01/e6-97-b6-e5-ba-8f-e4-bc-98-e5-8c-96-e4-b9-8b-e7-89-a9-e7-90-86-e7-bb-bc-e5-90-88-e4-bc-98-e5-8c-96/">时序优化之物理综合优化</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/06/30/e5-85-b3-e4-ba-8e-e6-b5-81-e6-b0-b4-e7-ba-bf-e5-bb-b6-e6-97-b6-e5-85-ac-e5-bc-8f-e7-9a-84-e4-b8-aa-e4-ba-ba-e7-90-86-e8-a7-a3/">关于流水线延时公式的个人理解</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/06/29/e7-bd-91-e7-ab-99-e6-95-b0-e6-8d-ae-e6-89-93-e5-8c-85-e3-80-81-e5-8e-8b-e7-bc-a9-e5-a4-87-e4-bb-bd/">网站数据打包、压缩备份</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/06/28/e4-b8-80-e4-b8-aa-e7-ae-80-e5-8d-95-e7-9a-84-e4-bd-8e-e6-88-90-e6-9c-ac5v3-3v-e7-94-b5-e5-b9-b3-e5-8f-8c-e5-90-91-e8-bd-ac-e6-8d-a2-e7-94-b5-e8-b7-af/">一个简单的低成本5V~3.3V电平双向转换电路</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/06/25/e6-97-a0-e5-90-8d-e7-9a-84-e4-bb-a3-e7-a0-81/">无名的代码</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/06/25/e8-87-b4-e7-83-9f-e9-ac-bc-e4-bb-ac/">致烟鬼们</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/06/25/e8-a7-a3-e5-86-b3mysql-e9-87-8d-e5-90-af-e9-94-99-e8-af-af-e6-8f-90-e7-a4-ba-the-server-quit-without-updating-pid-file/">解决MYSQL重启错误提示 The server quit without updating PID file(…)</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/06/25/wordpress-e9-98-bf-e9-87-8c-e4-ba-91ecs-e4-b8-bb-e6-9c-ba-e5-ae-89-e8-a3-85-e6-ad-a5-e9-aa-a4/">wordpress 阿里云ECS主机安装步骤</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/06/25/e6-97-b6-e9-92-9f-e6-8a-96-e5-8a-a8-ef-bc-88clock-jitter-ef-bc-89-e5-92-8c-e6-97-b6-e9-92-9f-e5-81-8f-e7-a7-bb-ef-bc-88clock-skew-ef-bc-89-e7-9a-84-e5-ae-9a-e4-b9-89-ef-bc-8c-e5-8f-8a-e5-85-b6/">时钟抖动（*clock jitter*）和时钟偏移（*clock skew*）的定义，及其对时序的影响</a></li><li class="post-list-item"><a class="post-list-link" href="/2015/06/24/e5-9c-a8modesim-e4-b8-ad-e4-bb-a5-e5-8f-82-e6-95-b0-e5-90-8d-e6-98-be-e7-a4-ba-e7-8a-b6-e6-80-81-e6-9c-ba-e5-8f-98-e9-87-8f-e7-9a-84-e4-b8-a4-e7-a7-8d-e6-96-b9-e6-b3-95-e5-8f-8a-e6-af-94-e8-be-83/">在modesim中显示状态机变量参数名的两种方法及比较</a></li></ul>
    <script src="https://7.url.cn/edu/jslib/comb/require-2.1.6,jquery-1.9.1.min.js"></script>
    <script>
        $(".post-list").addClass("toc-article");
        $(".post-list-item a").attr("target","_blank");
        $("#post-nav-button > a:nth-child(2)").click(function() {
            $(".fa-bars, .fa-times").toggle();
            $(".post-list").toggle(300);
            if ($(".toc").length > 0) {
                $("#toc, #tocButton").toggle(200, function() {
                    if ($(".switch-area").is(":visible")) {
                        $("#tocButton").attr("value", valueHide);
                        }
                    })
            }
            else {
            }
        })
    </script>



    <script>
        
    </script>
</div>
      <footer id="footer">
    <div class="outer">
        <div id="footer-info">
            <div class="footer-left">
                &copy; 2016 shawge
            </div>
            <div class="footer-right">
                <a href="http://hexo.io/" target="_blank">Hexo</a>  Theme <a href="https://github.com/luuman/hexo-theme-spfk" target="_blank">spfk</a> by luuman
            </div>
        </div>
        
    </div>
</footer>

    </div>
    <script src="https://7.url.cn/edu/jslib/comb/require-2.1.6,jquery-1.9.1.min.js"></script>
<script src="/js/main.js"></script>

    <script>
        $(document).ready(function() {
            var backgroundnum = 17;
            var backgroundimg = "url(/background/bg-x.jpg)".replace(/x/gi, Math.ceil(Math.random() * backgroundnum));
            $("#mobile-nav").css({"background-image": backgroundimg,"background-size": "cover","background-position": "center"});
            $(".left-col").css({"background-image": backgroundimg,"background-size": "cover","background-position": "center"});
        })
    </script>





<script type="text/x-mathjax-config">
MathJax.Hub.Config({
    tex2jax: {
        inlineMath: [ ['$','$'], ["\\(","\\)"]  ],
        processEscapes: true,
        skipTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code']
    }
});

MathJax.Hub.Queue(function() {
    var all = MathJax.Hub.getAllJax(), i;
    for(i=0; i < all.length; i += 1) {
        all[i].SourceElement().parentNode.className += ' has-jax';                 
    }       
});
</script>

<script type="text/javascript" src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML">
</script>


<div class="scroll" id="scroll">
    <a href="#"><i class="fa fa-arrow-up"></i></a>
    <a href="#comments"><i class="fa fa-comments-o"></i></a>
    <a href="#footer"><i class="fa fa-arrow-down"></i></a>
</div>
<script>
    $(document).ready(function() {
        if ($("#comments").length < 1) {
            $("#scroll > a:nth-child(2)").hide();
        };
    })
</script>

<script async src="https://dn-lbstatics.qbox.me/busuanzi/2.3/busuanzi.pure.mini.js">
</script>

  <script language="javascript">
    $(function() {
        $("a[title]").each(function() {
            var a = $(this);
            var title = a.attr('title');
            if (title == undefined || title == "") return;
            a.data('title', title).removeAttr('title').hover(

            function() {
                var offset = a.offset();
                $("<div id=\"anchortitlecontainer\"></div>").appendTo($("body")).html(title).css({
                    top: offset.top - a.outerHeight() - 15,
                    left: offset.left + a.outerWidth()/2 + 1
                }).fadeIn(function() {
                    var pop = $(this);
                    setTimeout(function() {
                        pop.remove();
                    }, pop.text().length * 800);
                });
            }, function() {
                $("#anchortitlecontainer").remove();
            });
        });
    });
</script>


  </div>
</body>
</html>