    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; BLE_bless_isr
BLE_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BLE_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BLE_bless_isr__INTC_MASK EQU 0x1000
BLE_bless_isr__INTC_NUMBER EQU 12
BLE_bless_isr__INTC_PRIOR_MASK EQU 0xC0
BLE_bless_isr__INTC_PRIOR_NUM EQU 3
BLE_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
BLE_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BLE_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; BLE_cy_m0s8_ble
BLE_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
BLE_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
BLE_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
BLE_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
BLE_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
BLE_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
BLE_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
BLE_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
BLE_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
BLE_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
BLE_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
BLE_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
BLE_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
BLE_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
BLE_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
BLE_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
BLE_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
BLE_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
BLE_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
BLE_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
BLE_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
BLE_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
BLE_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
BLE_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
BLE_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
BLE_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
BLE_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
BLE_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
BLE_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
BLE_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
BLE_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
BLE_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
BLE_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
BLE_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
BLE_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
BLE_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
BLE_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
BLE_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
BLE_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
BLE_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
BLE_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
BLE_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
BLE_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
BLE_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
BLE_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
BLE_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
BLE_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
BLE_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
BLE_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
BLE_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
BLE_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
BLE_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
BLE_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
BLE_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
BLE_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
BLE_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
BLE_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
BLE_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
BLE_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
BLE_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
BLE_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
BLE_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
BLE_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
BLE_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
BLE_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
BLE_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
BLE_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
BLE_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
BLE_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
BLE_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
BLE_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
BLE_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
BLE_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
BLE_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
BLE_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
BLE_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
BLE_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
BLE_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
BLE_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
BLE_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
BLE_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
BLE_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
BLE_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
BLE_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
BLE_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
BLE_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
BLE_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
BLE_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
BLE_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
BLE_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
BLE_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
BLE_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
BLE_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
BLE_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
BLE_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
BLE_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
BLE_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
BLE_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
BLE_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
BLE_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
BLE_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
BLE_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
BLE_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
BLE_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
BLE_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
BLE_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
BLE_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
BLE_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
BLE_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
BLE_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
BLE_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
BLE_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
BLE_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
BLE_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
BLE_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
BLE_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
BLE_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
BLE_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
BLE_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
BLE_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
BLE_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
BLE_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
BLE_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
BLE_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
BLE_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
BLE_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
BLE_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
BLE_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
BLE_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
BLE_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
BLE_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
BLE_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
BLE_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
BLE_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
BLE_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
BLE_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
BLE_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
BLE_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
BLE_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
BLE_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
BLE_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
BLE_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
BLE_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
BLE_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
BLE_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
BLE_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
BLE_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
BLE_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
BLE_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
BLE_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
BLE_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
BLE_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
BLE_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
BLE_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
BLE_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
BLE_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
BLE_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
BLE_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
BLE_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
BLE_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
BLE_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
BLE_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
BLE_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
BLE_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
BLE_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
BLE_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
BLE_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
BLE_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
BLE_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
BLE_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
BLE_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
BLE_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
BLE_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
BLE_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
BLE_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
BLE_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
BLE_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
BLE_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
BLE_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
BLE_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
BLE_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
BLE_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
BLE_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
BLE_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
BLE_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
BLE_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
BLE_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
BLE_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
BLE_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
BLE_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
BLE_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
BLE_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
BLE_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
BLE_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
BLE_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
BLE_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
BLE_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
BLE_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
BLE_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
BLE_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
BLE_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
BLE_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
BLE_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
BLE_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
BLE_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
BLE_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
BLE_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
BLE_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
BLE_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

; BLUE
BLUE__0__DR EQU CYREG_GPIO_PRT3_DR
BLUE__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
BLUE__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
BLUE__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
BLUE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
BLUE__0__HSIOM_MASK EQU 0xF0000000
BLUE__0__HSIOM_SHIFT EQU 28
BLUE__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE__0__INTR EQU CYREG_GPIO_PRT3_INTR
BLUE__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
BLUE__0__MASK EQU 0x80
BLUE__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BLUE__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BLUE__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BLUE__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BLUE__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BLUE__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BLUE__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BLUE__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BLUE__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BLUE__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BLUE__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BLUE__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BLUE__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BLUE__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BLUE__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BLUE__0__PC EQU CYREG_GPIO_PRT3_PC
BLUE__0__PC2 EQU CYREG_GPIO_PRT3_PC2
BLUE__0__PORT EQU 3
BLUE__0__PS EQU CYREG_GPIO_PRT3_PS
BLUE__0__SHIFT EQU 7
BLUE__DR EQU CYREG_GPIO_PRT3_DR
BLUE__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
BLUE__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
BLUE__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
BLUE__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE__INTR EQU CYREG_GPIO_PRT3_INTR
BLUE__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE__INTSTAT EQU CYREG_GPIO_PRT3_INTR
BLUE__MASK EQU 0x80
BLUE__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BLUE__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BLUE__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BLUE__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BLUE__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BLUE__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BLUE__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BLUE__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BLUE__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BLUE__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BLUE__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BLUE__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BLUE__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BLUE__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BLUE__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BLUE__PC EQU CYREG_GPIO_PRT3_PC
BLUE__PC2 EQU CYREG_GPIO_PRT3_PC2
BLUE__PORT EQU 3
BLUE__PS EQU CYREG_GPIO_PRT3_PS
BLUE__SHIFT EQU 7

; COZIR_rx
COZIR_rx__0__DR EQU CYREG_GPIO_PRT0_DR
COZIR_rx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
COZIR_rx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
COZIR_rx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
COZIR_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
COZIR_rx__0__HSIOM_MASK EQU 0x0000000F
COZIR_rx__0__HSIOM_SHIFT EQU 0
COZIR_rx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
COZIR_rx__0__INTR EQU CYREG_GPIO_PRT0_INTR
COZIR_rx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
COZIR_rx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
COZIR_rx__0__MASK EQU 0x01
COZIR_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
COZIR_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
COZIR_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
COZIR_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
COZIR_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
COZIR_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
COZIR_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
COZIR_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
COZIR_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
COZIR_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
COZIR_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
COZIR_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
COZIR_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
COZIR_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
COZIR_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
COZIR_rx__0__PC EQU CYREG_GPIO_PRT0_PC
COZIR_rx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
COZIR_rx__0__PORT EQU 0
COZIR_rx__0__PS EQU CYREG_GPIO_PRT0_PS
COZIR_rx__0__SHIFT EQU 0
COZIR_rx__DR EQU CYREG_GPIO_PRT0_DR
COZIR_rx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
COZIR_rx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
COZIR_rx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
COZIR_rx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
COZIR_rx__INTR EQU CYREG_GPIO_PRT0_INTR
COZIR_rx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
COZIR_rx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
COZIR_rx__MASK EQU 0x01
COZIR_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
COZIR_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
COZIR_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
COZIR_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
COZIR_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
COZIR_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
COZIR_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
COZIR_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
COZIR_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
COZIR_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
COZIR_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
COZIR_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
COZIR_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
COZIR_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
COZIR_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
COZIR_rx__PC EQU CYREG_GPIO_PRT0_PC
COZIR_rx__PC2 EQU CYREG_GPIO_PRT0_PC2
COZIR_rx__PORT EQU 0
COZIR_rx__PS EQU CYREG_GPIO_PRT0_PS
COZIR_rx__SHIFT EQU 0

; COZIR_SCB
COZIR_SCB__CTRL EQU CYREG_SCB1_CTRL
COZIR_SCB__EZ_DATA000 EQU CYREG_SCB1_EZ_DATA000
COZIR_SCB__EZ_DATA001 EQU CYREG_SCB1_EZ_DATA001
COZIR_SCB__EZ_DATA002 EQU CYREG_SCB1_EZ_DATA002
COZIR_SCB__EZ_DATA003 EQU CYREG_SCB1_EZ_DATA003
COZIR_SCB__EZ_DATA004 EQU CYREG_SCB1_EZ_DATA004
COZIR_SCB__EZ_DATA005 EQU CYREG_SCB1_EZ_DATA005
COZIR_SCB__EZ_DATA006 EQU CYREG_SCB1_EZ_DATA006
COZIR_SCB__EZ_DATA007 EQU CYREG_SCB1_EZ_DATA007
COZIR_SCB__EZ_DATA008 EQU CYREG_SCB1_EZ_DATA008
COZIR_SCB__EZ_DATA009 EQU CYREG_SCB1_EZ_DATA009
COZIR_SCB__EZ_DATA010 EQU CYREG_SCB1_EZ_DATA010
COZIR_SCB__EZ_DATA011 EQU CYREG_SCB1_EZ_DATA011
COZIR_SCB__EZ_DATA012 EQU CYREG_SCB1_EZ_DATA012
COZIR_SCB__EZ_DATA013 EQU CYREG_SCB1_EZ_DATA013
COZIR_SCB__EZ_DATA014 EQU CYREG_SCB1_EZ_DATA014
COZIR_SCB__EZ_DATA015 EQU CYREG_SCB1_EZ_DATA015
COZIR_SCB__EZ_DATA016 EQU CYREG_SCB1_EZ_DATA016
COZIR_SCB__EZ_DATA017 EQU CYREG_SCB1_EZ_DATA017
COZIR_SCB__EZ_DATA018 EQU CYREG_SCB1_EZ_DATA018
COZIR_SCB__EZ_DATA019 EQU CYREG_SCB1_EZ_DATA019
COZIR_SCB__EZ_DATA020 EQU CYREG_SCB1_EZ_DATA020
COZIR_SCB__EZ_DATA021 EQU CYREG_SCB1_EZ_DATA021
COZIR_SCB__EZ_DATA022 EQU CYREG_SCB1_EZ_DATA022
COZIR_SCB__EZ_DATA023 EQU CYREG_SCB1_EZ_DATA023
COZIR_SCB__EZ_DATA024 EQU CYREG_SCB1_EZ_DATA024
COZIR_SCB__EZ_DATA025 EQU CYREG_SCB1_EZ_DATA025
COZIR_SCB__EZ_DATA026 EQU CYREG_SCB1_EZ_DATA026
COZIR_SCB__EZ_DATA027 EQU CYREG_SCB1_EZ_DATA027
COZIR_SCB__EZ_DATA028 EQU CYREG_SCB1_EZ_DATA028
COZIR_SCB__EZ_DATA029 EQU CYREG_SCB1_EZ_DATA029
COZIR_SCB__EZ_DATA030 EQU CYREG_SCB1_EZ_DATA030
COZIR_SCB__EZ_DATA031 EQU CYREG_SCB1_EZ_DATA031
COZIR_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
COZIR_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
COZIR_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
COZIR_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
COZIR_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
COZIR_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
COZIR_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
COZIR_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
COZIR_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
COZIR_SCB__INTR_M EQU CYREG_SCB1_INTR_M
COZIR_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
COZIR_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
COZIR_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
COZIR_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
COZIR_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
COZIR_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
COZIR_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
COZIR_SCB__INTR_S EQU CYREG_SCB1_INTR_S
COZIR_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
COZIR_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
COZIR_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
COZIR_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
COZIR_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
COZIR_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
COZIR_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
COZIR_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
COZIR_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
COZIR_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
COZIR_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
COZIR_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
COZIR_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
COZIR_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
COZIR_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
COZIR_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
COZIR_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
COZIR_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
COZIR_SCB__SS0_POSISTION EQU 0
COZIR_SCB__SS1_POSISTION EQU 1
COZIR_SCB__SS2_POSISTION EQU 2
COZIR_SCB__SS3_POSISTION EQU 3
COZIR_SCB__STATUS EQU CYREG_SCB1_STATUS
COZIR_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
COZIR_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
COZIR_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
COZIR_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
COZIR_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
COZIR_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
COZIR_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
COZIR_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
COZIR_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; COZIR_SCBCLK
COZIR_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL02
COZIR_SCBCLK__DIV_ID EQU 0x00000042
COZIR_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL02
COZIR_SCBCLK__PA_DIV_ID EQU 0x000000FF

; COZIR_tx
COZIR_tx__0__DR EQU CYREG_GPIO_PRT0_DR
COZIR_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
COZIR_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
COZIR_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
COZIR_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
COZIR_tx__0__HSIOM_MASK EQU 0x000000F0
COZIR_tx__0__HSIOM_SHIFT EQU 4
COZIR_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
COZIR_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
COZIR_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
COZIR_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
COZIR_tx__0__MASK EQU 0x02
COZIR_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
COZIR_tx__0__OUT_SEL_SHIFT EQU 2
COZIR_tx__0__OUT_SEL_VAL EQU -1
COZIR_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
COZIR_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
COZIR_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
COZIR_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
COZIR_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
COZIR_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
COZIR_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
COZIR_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
COZIR_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
COZIR_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
COZIR_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
COZIR_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
COZIR_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
COZIR_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
COZIR_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
COZIR_tx__0__PC EQU CYREG_GPIO_PRT0_PC
COZIR_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
COZIR_tx__0__PORT EQU 0
COZIR_tx__0__PS EQU CYREG_GPIO_PRT0_PS
COZIR_tx__0__SHIFT EQU 1
COZIR_tx__DR EQU CYREG_GPIO_PRT0_DR
COZIR_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
COZIR_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
COZIR_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
COZIR_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
COZIR_tx__INTR EQU CYREG_GPIO_PRT0_INTR
COZIR_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
COZIR_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
COZIR_tx__MASK EQU 0x02
COZIR_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
COZIR_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
COZIR_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
COZIR_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
COZIR_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
COZIR_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
COZIR_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
COZIR_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
COZIR_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
COZIR_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
COZIR_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
COZIR_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
COZIR_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
COZIR_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
COZIR_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
COZIR_tx__PC EQU CYREG_GPIO_PRT0_PC
COZIR_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
COZIR_tx__PORT EQU 0
COZIR_tx__PS EQU CYREG_GPIO_PRT0_PS
COZIR_tx__SHIFT EQU 1

; GREEN
GREEN__0__DR EQU CYREG_GPIO_PRT3_DR
GREEN__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
GREEN__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
GREEN__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GREEN__0__HSIOM_MASK EQU 0x0F000000
GREEN__0__HSIOM_SHIFT EQU 24
GREEN__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__0__INTR EQU CYREG_GPIO_PRT3_INTR
GREEN__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
GREEN__0__MASK EQU 0x40
GREEN__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GREEN__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GREEN__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GREEN__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GREEN__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GREEN__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GREEN__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GREEN__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GREEN__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GREEN__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GREEN__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GREEN__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GREEN__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GREEN__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GREEN__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GREEN__0__PC EQU CYREG_GPIO_PRT3_PC
GREEN__0__PC2 EQU CYREG_GPIO_PRT3_PC2
GREEN__0__PORT EQU 3
GREEN__0__PS EQU CYREG_GPIO_PRT3_PS
GREEN__0__SHIFT EQU 6
GREEN__DR EQU CYREG_GPIO_PRT3_DR
GREEN__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
GREEN__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
GREEN__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
GREEN__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__INTR EQU CYREG_GPIO_PRT3_INTR
GREEN__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__INTSTAT EQU CYREG_GPIO_PRT3_INTR
GREEN__MASK EQU 0x40
GREEN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GREEN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GREEN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GREEN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GREEN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GREEN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GREEN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GREEN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GREEN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GREEN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GREEN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GREEN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GREEN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GREEN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GREEN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GREEN__PC EQU CYREG_GPIO_PRT3_PC
GREEN__PC2 EQU CYREG_GPIO_PRT3_PC2
GREEN__PORT EQU 3
GREEN__PS EQU CYREG_GPIO_PRT3_PS
GREEN__SHIFT EQU 6

; I2C_1_SCB
I2C_1_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_1_SCB__EZ_DATA000 EQU CYREG_SCB0_EZ_DATA000
I2C_1_SCB__EZ_DATA001 EQU CYREG_SCB0_EZ_DATA001
I2C_1_SCB__EZ_DATA002 EQU CYREG_SCB0_EZ_DATA002
I2C_1_SCB__EZ_DATA003 EQU CYREG_SCB0_EZ_DATA003
I2C_1_SCB__EZ_DATA004 EQU CYREG_SCB0_EZ_DATA004
I2C_1_SCB__EZ_DATA005 EQU CYREG_SCB0_EZ_DATA005
I2C_1_SCB__EZ_DATA006 EQU CYREG_SCB0_EZ_DATA006
I2C_1_SCB__EZ_DATA007 EQU CYREG_SCB0_EZ_DATA007
I2C_1_SCB__EZ_DATA008 EQU CYREG_SCB0_EZ_DATA008
I2C_1_SCB__EZ_DATA009 EQU CYREG_SCB0_EZ_DATA009
I2C_1_SCB__EZ_DATA010 EQU CYREG_SCB0_EZ_DATA010
I2C_1_SCB__EZ_DATA011 EQU CYREG_SCB0_EZ_DATA011
I2C_1_SCB__EZ_DATA012 EQU CYREG_SCB0_EZ_DATA012
I2C_1_SCB__EZ_DATA013 EQU CYREG_SCB0_EZ_DATA013
I2C_1_SCB__EZ_DATA014 EQU CYREG_SCB0_EZ_DATA014
I2C_1_SCB__EZ_DATA015 EQU CYREG_SCB0_EZ_DATA015
I2C_1_SCB__EZ_DATA016 EQU CYREG_SCB0_EZ_DATA016
I2C_1_SCB__EZ_DATA017 EQU CYREG_SCB0_EZ_DATA017
I2C_1_SCB__EZ_DATA018 EQU CYREG_SCB0_EZ_DATA018
I2C_1_SCB__EZ_DATA019 EQU CYREG_SCB0_EZ_DATA019
I2C_1_SCB__EZ_DATA020 EQU CYREG_SCB0_EZ_DATA020
I2C_1_SCB__EZ_DATA021 EQU CYREG_SCB0_EZ_DATA021
I2C_1_SCB__EZ_DATA022 EQU CYREG_SCB0_EZ_DATA022
I2C_1_SCB__EZ_DATA023 EQU CYREG_SCB0_EZ_DATA023
I2C_1_SCB__EZ_DATA024 EQU CYREG_SCB0_EZ_DATA024
I2C_1_SCB__EZ_DATA025 EQU CYREG_SCB0_EZ_DATA025
I2C_1_SCB__EZ_DATA026 EQU CYREG_SCB0_EZ_DATA026
I2C_1_SCB__EZ_DATA027 EQU CYREG_SCB0_EZ_DATA027
I2C_1_SCB__EZ_DATA028 EQU CYREG_SCB0_EZ_DATA028
I2C_1_SCB__EZ_DATA029 EQU CYREG_SCB0_EZ_DATA029
I2C_1_SCB__EZ_DATA030 EQU CYREG_SCB0_EZ_DATA030
I2C_1_SCB__EZ_DATA031 EQU CYREG_SCB0_EZ_DATA031
I2C_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_1_SCB__SS0_POSISTION EQU 0
I2C_1_SCB__SS1_POSISTION EQU 1
I2C_1_SCB__SS2_POSISTION EQU 2
I2C_1_SCB__SS3_POSISTION EQU 3
I2C_1_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
I2C_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; I2C_1_SCB_IRQ
I2C_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_1_SCB_IRQ__INTC_MASK EQU 0x200
I2C_1_SCB_IRQ__INTC_NUMBER EQU 9
I2C_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
I2C_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2C_1_SCBCLK
I2C_1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL01
I2C_1_SCBCLK__DIV_ID EQU 0x00000041
I2C_1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL01
I2C_1_SCBCLK__PA_DIV_ID EQU 0x000000FF

; I2C_1_scl
I2C_1_scl__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_1_scl__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_1_scl__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_1_scl__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_1_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_1_scl__0__HSIOM_MASK EQU 0x000000F0
I2C_1_scl__0__HSIOM_SHIFT EQU 4
I2C_1_scl__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_1_scl__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_1_scl__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_1_scl__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_1_scl__0__MASK EQU 0x02
I2C_1_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_1_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_1_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_1_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_1_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_1_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_1_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_1_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_1_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_1_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_1_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_1_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_1_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_1_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_1_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_1_scl__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_1_scl__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_1_scl__0__PORT EQU 3
I2C_1_scl__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_1_scl__0__SHIFT EQU 1
I2C_1_scl__DR EQU CYREG_GPIO_PRT3_DR
I2C_1_scl__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_1_scl__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_1_scl__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_1_scl__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_1_scl__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_1_scl__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_1_scl__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_1_scl__MASK EQU 0x02
I2C_1_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_1_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_1_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_1_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_1_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_1_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_1_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_1_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_1_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_1_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_1_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_1_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_1_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_1_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_1_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_1_scl__PC EQU CYREG_GPIO_PRT3_PC
I2C_1_scl__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_1_scl__PORT EQU 3
I2C_1_scl__PS EQU CYREG_GPIO_PRT3_PS
I2C_1_scl__SHIFT EQU 1

; I2C_1_sda
I2C_1_sda__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_1_sda__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_1_sda__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_1_sda__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_1_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_1_sda__0__HSIOM_MASK EQU 0x0000000F
I2C_1_sda__0__HSIOM_SHIFT EQU 0
I2C_1_sda__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_1_sda__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_1_sda__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_1_sda__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_1_sda__0__MASK EQU 0x01
I2C_1_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_1_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_1_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_1_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_1_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_1_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_1_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_1_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_1_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_1_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_1_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_1_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_1_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_1_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_1_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_1_sda__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_1_sda__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_1_sda__0__PORT EQU 3
I2C_1_sda__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_1_sda__0__SHIFT EQU 0
I2C_1_sda__DR EQU CYREG_GPIO_PRT3_DR
I2C_1_sda__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_1_sda__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_1_sda__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_1_sda__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_1_sda__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_1_sda__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_1_sda__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_1_sda__MASK EQU 0x01
I2C_1_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_1_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_1_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_1_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_1_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_1_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_1_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_1_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_1_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_1_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_1_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_1_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_1_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_1_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_1_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_1_sda__PC EQU CYREG_GPIO_PRT3_PC
I2C_1_sda__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_1_sda__PORT EQU 3
I2C_1_sda__PS EQU CYREG_GPIO_PRT3_PS
I2C_1_sda__SHIFT EQU 0

; Pin_LP
Pin_LP__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_LP__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_LP__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_LP__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_LP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_LP__0__HSIOM_MASK EQU 0x0000F000
Pin_LP__0__HSIOM_SHIFT EQU 12
Pin_LP__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_LP__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_LP__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_LP__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_LP__0__MASK EQU 0x08
Pin_LP__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_LP__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_LP__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_LP__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_LP__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_LP__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_LP__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_LP__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_LP__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_LP__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_LP__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_LP__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_LP__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_LP__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_LP__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_LP__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_LP__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_LP__0__PORT EQU 2
Pin_LP__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_LP__0__SHIFT EQU 3
Pin_LP__DR EQU CYREG_GPIO_PRT2_DR
Pin_LP__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_LP__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_LP__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_LP__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_LP__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_LP__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_LP__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_LP__MASK EQU 0x08
Pin_LP__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_LP__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_LP__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_LP__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_LP__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_LP__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_LP__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_LP__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_LP__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_LP__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_LP__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_LP__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_LP__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_LP__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_LP__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_LP__PC EQU CYREG_GPIO_PRT2_PC
Pin_LP__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_LP__PORT EQU 2
Pin_LP__PS EQU CYREG_GPIO_PRT2_PS
Pin_LP__SHIFT EQU 3

; Pin_SP
Pin_SP__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_SP__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_SP__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_SP__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_SP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_SP__0__HSIOM_MASK EQU 0x00000F00
Pin_SP__0__HSIOM_SHIFT EQU 8
Pin_SP__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_SP__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_SP__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_SP__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_SP__0__MASK EQU 0x04
Pin_SP__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_SP__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_SP__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_SP__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_SP__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_SP__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_SP__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_SP__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_SP__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_SP__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_SP__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_SP__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_SP__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_SP__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_SP__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_SP__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_SP__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_SP__0__PORT EQU 2
Pin_SP__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_SP__0__SHIFT EQU 2
Pin_SP__DR EQU CYREG_GPIO_PRT2_DR
Pin_SP__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_SP__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_SP__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_SP__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_SP__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_SP__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_SP__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_SP__MASK EQU 0x04
Pin_SP__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_SP__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_SP__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_SP__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_SP__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_SP__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_SP__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_SP__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_SP__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_SP__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_SP__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_SP__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_SP__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_SP__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_SP__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_SP__PC EQU CYREG_GPIO_PRT2_PC
Pin_SP__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_SP__PORT EQU 2
Pin_SP__PS EQU CYREG_GPIO_PRT2_PS
Pin_SP__SHIFT EQU 2

; CounterLP1_cy_m0s8_tcpwm_1
CounterLP1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
CounterLP1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
CounterLP1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
CounterLP1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
CounterLP1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
CounterLP1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
CounterLP1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
CounterLP1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
CounterLP1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
CounterLP1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
CounterLP1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
CounterLP1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
CounterLP1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
CounterLP1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
CounterLP1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
CounterLP1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
CounterLP1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
CounterLP1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
CounterLP1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
CounterLP1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
CounterLP1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
CounterLP1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
CounterLP1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
CounterLP1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
CounterLP1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
CounterLP1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
CounterLP1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
CounterLP1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
CounterLP1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
CounterLP1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; CounterLP2_cy_m0s8_tcpwm_1
CounterLP2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
CounterLP2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
CounterLP2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
CounterLP2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
CounterLP2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
CounterLP2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
CounterLP2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
CounterLP2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
CounterLP2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
CounterLP2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
CounterLP2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
CounterLP2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
CounterLP2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
CounterLP2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
CounterLP2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
CounterLP2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
CounterLP2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
CounterLP2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
CounterLP2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
CounterLP2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
CounterLP2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
CounterLP2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
CounterLP2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
CounterLP2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
CounterLP2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
CounterLP2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
CounterLP2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
CounterLP2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
CounterLP2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
CounterLP2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; CounterSP1_cy_m0s8_tcpwm_1
CounterSP1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
CounterSP1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
CounterSP1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
CounterSP1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
CounterSP1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
CounterSP1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
CounterSP1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
CounterSP1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
CounterSP1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
CounterSP1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
CounterSP1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
CounterSP1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
CounterSP1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
CounterSP1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
CounterSP1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
CounterSP1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
CounterSP1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
CounterSP1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
CounterSP1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
CounterSP1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
CounterSP1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
CounterSP1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
CounterSP1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
CounterSP1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
CounterSP1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
CounterSP1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
CounterSP1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
CounterSP1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
CounterSP1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
CounterSP1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; CounterSP2_cy_m0s8_tcpwm_1
CounterSP2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
CounterSP2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
CounterSP2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
CounterSP2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
CounterSP2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
CounterSP2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
CounterSP2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
CounterSP2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
CounterSP2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
CounterSP2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
CounterSP2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
CounterSP2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
CounterSP2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
CounterSP2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
CounterSP2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
CounterSP2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
CounterSP2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
CounterSP2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
CounterSP2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
CounterSP2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
CounterSP2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
CounterSP2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
CounterSP2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
CounterSP2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
CounterSP2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
CounterSP2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
CounterSP2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
CounterSP2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
CounterSP2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
CounterSP2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; Status_LED
Status_LED__0__DR EQU CYREG_GPIO_PRT2_DR
Status_LED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Status_LED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Status_LED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Status_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Status_LED__0__HSIOM_MASK EQU 0x0F000000
Status_LED__0__HSIOM_SHIFT EQU 24
Status_LED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Status_LED__0__INTR EQU CYREG_GPIO_PRT2_INTR
Status_LED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Status_LED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Status_LED__0__MASK EQU 0x40
Status_LED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Status_LED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Status_LED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Status_LED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Status_LED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Status_LED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Status_LED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Status_LED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Status_LED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Status_LED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Status_LED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Status_LED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Status_LED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Status_LED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Status_LED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Status_LED__0__PC EQU CYREG_GPIO_PRT2_PC
Status_LED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Status_LED__0__PORT EQU 2
Status_LED__0__PS EQU CYREG_GPIO_PRT2_PS
Status_LED__0__SHIFT EQU 6
Status_LED__DR EQU CYREG_GPIO_PRT2_DR
Status_LED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Status_LED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Status_LED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Status_LED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Status_LED__INTR EQU CYREG_GPIO_PRT2_INTR
Status_LED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Status_LED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Status_LED__MASK EQU 0x40
Status_LED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Status_LED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Status_LED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Status_LED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Status_LED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Status_LED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Status_LED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Status_LED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Status_LED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Status_LED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Status_LED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Status_LED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Status_LED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Status_LED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Status_LED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Status_LED__PC EQU CYREG_GPIO_PRT2_PC
Status_LED__PC2 EQU CYREG_GPIO_PRT2_PC2
Status_LED__PORT EQU 2
Status_LED__PS EQU CYREG_GPIO_PRT2_PS
Status_LED__SHIFT EQU 6

; isr_button
isr_button__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_button__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_button__INTC_MASK EQU 0x04
isr_button__INTC_NUMBER EQU 2
isr_button__INTC_PRIOR_MASK EQU 0xC00000
isr_button__INTC_PRIOR_NUM EQU 3
isr_button__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_button__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_button__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; User_Button
User_Button__0__DR EQU CYREG_GPIO_PRT2_DR
User_Button__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
User_Button__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
User_Button__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
User_Button__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
User_Button__0__HSIOM_MASK EQU 0xF0000000
User_Button__0__HSIOM_SHIFT EQU 28
User_Button__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
User_Button__0__INTR EQU CYREG_GPIO_PRT2_INTR
User_Button__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
User_Button__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
User_Button__0__MASK EQU 0x80
User_Button__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
User_Button__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
User_Button__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
User_Button__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
User_Button__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
User_Button__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
User_Button__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
User_Button__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
User_Button__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
User_Button__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
User_Button__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
User_Button__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
User_Button__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
User_Button__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
User_Button__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
User_Button__0__PC EQU CYREG_GPIO_PRT2_PC
User_Button__0__PC2 EQU CYREG_GPIO_PRT2_PC2
User_Button__0__PORT EQU 2
User_Button__0__PS EQU CYREG_GPIO_PRT2_PS
User_Button__0__SHIFT EQU 7
User_Button__DR EQU CYREG_GPIO_PRT2_DR
User_Button__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
User_Button__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
User_Button__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
User_Button__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
User_Button__INTR EQU CYREG_GPIO_PRT2_INTR
User_Button__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
User_Button__INTSTAT EQU CYREG_GPIO_PRT2_INTR
User_Button__MASK EQU 0x80
User_Button__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
User_Button__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
User_Button__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
User_Button__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
User_Button__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
User_Button__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
User_Button__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
User_Button__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
User_Button__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
User_Button__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
User_Button__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
User_Button__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
User_Button__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
User_Button__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
User_Button__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
User_Button__PC EQU CYREG_GPIO_PRT2_PC
User_Button__PC2 EQU CYREG_GPIO_PRT2_PC2
User_Button__PORT EQU 2
User_Button__PS EQU CYREG_GPIO_PRT2_PS
User_Button__SHIFT EQU 7
User_Button__SNAP EQU CYREG_GPIO_PRT2_INTR

; Clock_Counter
Clock_Counter__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
Clock_Counter__DIV_ID EQU 0x00000040
Clock_Counter__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL00
Clock_Counter__PA_DIV_ID EQU 0x000000FF

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
