#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 6;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000022a515a64f0 .scope package, "$unit" "$unit" 2 1;
 .timescale -6 -6;
S_0000022a515a6680 .scope module, "adder" "adder" 3 1;
 .timescale -6 -6;
    .port_info 0 /INPUT 32 "inp_adder_data";
    .port_info 1 /OUTPUT 32 "out_adder";
P_0000022a515a74d0 .param/l "W" 0 3 1, +C4<00000000000000000000000000100000>;
o0000022a515f6f68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000022a515a6970_0 .net "inp_adder_data", 31 0, o0000022a515f6f68;  0 drivers
v0000022a515a6de0_0 .var "out_adder", 31 0;
E_0000022a515a7210 .event anyedge, v0000022a515a6970_0;
    .scope S_0000022a515a6680;
T_0 ;
    %wait E_0000022a515a7210;
    %load/vec4 v0000022a515a6970_0;
    %addi 4, 0, 32;
    %store/vec4 v0000022a515a6de0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "C:/Users/Legion/Desktop/Quartus/EE446-LABORATORY/Computer-Architecture-Verilog/Laboratory_Work_2_Modules_Cocotb_Test/AdderTest/tests/../hdl/adder.v";
