{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525782823659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525782823664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 08 13:33:43 2018 " "Processing started: Tue May 08 13:33:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525782823664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525782823664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SeqDet1001 -c SeqDet1001 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SeqDet1001 -c SeqDet1001" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525782823664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525782824211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525782824211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivider-Behavioral " "Found design unit 1: FreqDivider-Behavioral" {  } { { "FreqDivider.vhd" "" { Text "C:/LSD/aula9/parte1/FreqDivider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525782833741 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "FreqDivider.vhd" "" { Text "C:/LSD/aula9/parte1/FreqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525782833741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525782833741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqdetfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqdetfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqDetFSM-MealyArch " "Found design unit 1: SeqDetFSM-MealyArch" {  } { { "SeqDetFSM.vhd" "" { Text "C:/LSD/aula9/parte1/SeqDetFSM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525782833741 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqDetFSM " "Found entity 1: SeqDetFSM" {  } { { "SeqDetFSM.vhd" "" { Text "C:/LSD/aula9/parte1/SeqDetFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525782833741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525782833741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqdetfsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqdetfsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqDetFSM_Tb-Stimulus " "Found design unit 1: SeqDetFSM_Tb-Stimulus" {  } { { "SeqDetFSM_Tb.vhd" "" { Text "C:/LSD/aula9/parte1/SeqDetFSM_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525782833741 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqDetFSM_Tb " "Found entity 1: SeqDetFSM_Tb" {  } { { "SeqDetFSM_Tb.vhd" "" { Text "C:/LSD/aula9/parte1/SeqDetFSM_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525782833741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525782833741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqdet1001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqdet1001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqDet1001-Shell " "Found design unit 1: SeqDet1001-Shell" {  } { { "SeqDet1001.vhd" "" { Text "C:/LSD/aula9/parte1/SeqDet1001.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525782833741 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqDet1001 " "Found entity 1: SeqDet1001" {  } { { "SeqDet1001.vhd" "" { Text "C:/LSD/aula9/parte1/SeqDet1001.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525782833741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525782833741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SeqDet1001 " "Elaborating entity \"SeqDet1001\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525782833832 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0010111110101111000010000000\" 28 32 SeqDet1001.vhd(20) " "VHDL Expression error at SeqDet1001.vhd(20): expression \"\"0010111110101111000010000000\"\" has 28 elements ; expected 32 elements." {  } { { "SeqDet1001.vhd" "" { Text "C:/LSD/aula9/parte1/SeqDet1001.vhd" 20 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1525782833837 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "k SeqDet1001.vhd(18) " "VHDL error at SeqDet1001.vhd(18): formal port or parameter \"k\" must have actual or default value" {  } { { "SeqDet1001.vhd" "" { Text "C:/LSD/aula9/parte1/SeqDet1001.vhd" 18 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1525782833837 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525782833837 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "690 " "Peak virtual memory: 690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525782833932 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 08 13:33:53 2018 " "Processing ended: Tue May 08 13:33:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525782833932 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525782833932 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525782833932 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525782833932 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525782834574 ""}
