Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 20:18:08 2023
| Host         : Milanesi-Dell running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DT_timing_summary_routed.rpt -pb DT_timing_summary_routed.pb -rpx DT_timing_summary_routed.rpx -warn_on_violation
| Design       : DT
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               44          
SYNTH-10   Warning   Wide multiplier                108         
TIMING-18  Warning   Missing input or output delay  244         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (194)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (194)
--------------------------------
 There are 194 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.572        0.000                      0                  458        0.242        0.000                      0                  458       41.167        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
MWCLK  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK              14.572        0.000                      0                  458        0.242        0.000                      0                  458       41.167        0.000                       0                   217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        MWCLK                       
(none)                      MWCLK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack       14.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.572ns  (required time - arrival time)
  Source:                 Unit_Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Discrete_Time_Integrator1_x_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MWCLK rise@83.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        68.739ns  (logic 37.844ns (55.055%)  route 30.895ns (44.946%))
  Logic Levels:           63  (CARRY4=38 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 84.257 - 83.333 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    SLICE_X55Y30         FDRE                                         r  Unit_Delay_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Unit_Delay_out1_reg[4]/Q
                         net (fo=1, routed)           1.026     2.455    Unit_Delay_out1[4]
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.579 r  Product1_mul_temp__1_i_62/O
                         net (fo=1, routed)           0.000     2.579    Product1_mul_temp__1_i_62_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.111 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.111    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.225 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.225    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.464 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     5.918    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214    10.132 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.134    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.847 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    11.849    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.562 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    13.564    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    15.082 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    17.694    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    17.847 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    18.818    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    19.178 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    19.791    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    20.118 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    20.118    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.494 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.494    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.733 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    22.169    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    22.470 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    22.470    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.871 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.871    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.110 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    24.311    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    24.613 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    24.613    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.146 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    27.031    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    27.155 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    27.155    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.556 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.556    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.670 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.670    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.784 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.784    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.898 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.898    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.012    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.126    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.240    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.354    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.468    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.582    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.696    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.918 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    33.550    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    37.761 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    37.763    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.476 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    39.478    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    41.191 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    41.193    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    42.711 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    46.359    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    46.483 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    47.132    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    47.285 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    47.789    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    48.116 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    48.116    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.517 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.517    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.631 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.631    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.745 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.745    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.859 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    48.859    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.973 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    48.973    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.212 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    50.421    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    50.723 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    50.723    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.124 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.124    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.437 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    55.845    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    59.878 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    59.880    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    61.593 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    61.595    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    63.113 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    64.674    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    64.827 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    65.649    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    65.980 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    65.980    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.356 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.356    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.473 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.473    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.590 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.590    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.707 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.707    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.824 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.824    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.941 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.941    Discrete_Time_Integrator1_x_reg_reg[44]_i_2_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.058 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.058    Discrete_Time_Integrator1_x_reg_reg[48]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.297 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_2/O[2]
                         net (fo=17, routed)          1.248    68.545    in[55]
    SLICE_X29Y66         LUT2 (Prop_lut2_I0_O)        0.301    68.846 r  Discrete_Time_Integrator1_x_reg[56]_i_5/O
                         net (fo=1, routed)           0.000    68.846    Discrete_Time_Integrator1_x_reg[56]_i_5_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.378 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.378    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    69.712 r  Discrete_Time_Integrator1_x_reg_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    69.712    Discrete_Time_Integrator1_x_reg_reg[60]_i_1_n_6
    SLICE_X29Y67         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     83.333    83.333 r  
                                                      0.000    83.333 r  clk (IN)
                         net (fo=230, unset)          0.924    84.257    clk
    SLICE_X29Y67         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[61]/C
                         clock pessimism              0.000    84.257    
                         clock uncertainty           -0.035    84.222    
    SLICE_X29Y67         FDRE (Setup_fdre_C_D)        0.062    84.284    Discrete_Time_Integrator1_x_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         84.284    
                         arrival time                         -69.712    
  -------------------------------------------------------------------
                         slack                                 14.572    

Slack (MET) :             14.593ns  (required time - arrival time)
  Source:                 Unit_Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Discrete_Time_Integrator1_x_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MWCLK rise@83.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        68.718ns  (logic 37.823ns (55.041%)  route 30.895ns (44.959%))
  Logic Levels:           63  (CARRY4=38 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 84.257 - 83.333 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    SLICE_X55Y30         FDRE                                         r  Unit_Delay_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Unit_Delay_out1_reg[4]/Q
                         net (fo=1, routed)           1.026     2.455    Unit_Delay_out1[4]
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.579 r  Product1_mul_temp__1_i_62/O
                         net (fo=1, routed)           0.000     2.579    Product1_mul_temp__1_i_62_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.111 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.111    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.225 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.225    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.464 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     5.918    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214    10.132 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.134    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.847 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    11.849    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.562 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    13.564    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    15.082 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    17.694    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    17.847 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    18.818    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    19.178 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    19.791    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    20.118 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    20.118    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.494 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.494    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.733 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    22.169    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    22.470 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    22.470    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.871 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.871    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.110 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    24.311    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    24.613 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    24.613    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.146 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    27.031    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    27.155 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    27.155    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.556 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.556    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.670 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.670    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.784 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.784    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.898 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.898    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.012    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.126    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.240    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.354    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.468    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.582    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.696    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.918 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    33.550    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    37.761 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    37.763    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.476 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    39.478    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    41.191 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    41.193    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    42.711 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    46.359    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    46.483 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    47.132    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    47.285 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    47.789    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    48.116 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    48.116    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.517 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.517    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.631 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.631    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.745 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.745    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.859 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    48.859    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.973 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    48.973    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.212 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    50.421    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    50.723 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    50.723    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.124 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.124    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.437 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    55.845    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    59.878 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    59.880    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    61.593 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    61.595    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    63.113 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    64.674    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    64.827 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    65.649    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    65.980 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    65.980    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.356 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.356    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.473 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.473    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.590 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.590    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.707 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.707    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.824 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.824    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.941 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.941    Discrete_Time_Integrator1_x_reg_reg[44]_i_2_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.058 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.058    Discrete_Time_Integrator1_x_reg_reg[48]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.297 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_2/O[2]
                         net (fo=17, routed)          1.248    68.545    in[55]
    SLICE_X29Y66         LUT2 (Prop_lut2_I0_O)        0.301    68.846 r  Discrete_Time_Integrator1_x_reg[56]_i_5/O
                         net (fo=1, routed)           0.000    68.846    Discrete_Time_Integrator1_x_reg[56]_i_5_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.378 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.378    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    69.691 r  Discrete_Time_Integrator1_x_reg_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    69.691    Discrete_Time_Integrator1_x_reg_reg[60]_i_1_n_4
    SLICE_X29Y67         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     83.333    83.333 r  
                                                      0.000    83.333 r  clk (IN)
                         net (fo=230, unset)          0.924    84.257    clk
    SLICE_X29Y67         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[63]/C
                         clock pessimism              0.000    84.257    
                         clock uncertainty           -0.035    84.222    
    SLICE_X29Y67         FDRE (Setup_fdre_C_D)        0.062    84.284    Discrete_Time_Integrator1_x_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         84.284    
                         arrival time                         -69.691    
  -------------------------------------------------------------------
                         slack                                 14.593    

Slack (MET) :             14.658ns  (required time - arrival time)
  Source:                 Unit_Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Discrete_Time_Integrator1_x_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MWCLK rise@83.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        68.653ns  (logic 37.558ns (54.707%)  route 31.095ns (45.293%))
  Logic Levels:           62  (CARRY4=37 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 84.257 - 83.333 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    SLICE_X55Y30         FDRE                                         r  Unit_Delay_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Unit_Delay_out1_reg[4]/Q
                         net (fo=1, routed)           1.026     2.455    Unit_Delay_out1[4]
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.579 r  Product1_mul_temp__1_i_62/O
                         net (fo=1, routed)           0.000     2.579    Product1_mul_temp__1_i_62_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.111 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.111    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.225 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.225    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.464 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     5.918    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214    10.132 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.134    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.847 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    11.849    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.562 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    13.564    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    15.082 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    17.694    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    17.847 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    18.818    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    19.178 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    19.791    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    20.118 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    20.118    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.494 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.494    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.733 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    22.169    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    22.470 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    22.470    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.871 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.871    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.110 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    24.311    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    24.613 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    24.613    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.146 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    27.031    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    27.155 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    27.155    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.556 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.556    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.670 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.670    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.784 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.784    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.898 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.898    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.012    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.126    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.240    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.354    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.468    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.582    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.696    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.918 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    33.550    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    37.761 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    37.763    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.476 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    39.478    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    41.191 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    41.193    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    42.711 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    46.359    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    46.483 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    47.132    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    47.285 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    47.789    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    48.116 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    48.116    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.517 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.517    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.631 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.631    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.745 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.745    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.859 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    48.859    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.973 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    48.973    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.212 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    50.421    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    50.723 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    50.723    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.124 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.124    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.437 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    55.845    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    59.878 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    59.880    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    61.593 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    61.595    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    63.113 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    64.674    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    64.827 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    65.649    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    65.980 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    65.980    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.356 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.356    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.473 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.473    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.590 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.590    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.707 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.707    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.824 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.824    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.941 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.941    Discrete_Time_Integrator1_x_reg_reg[44]_i_2_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.058 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.058    Discrete_Time_Integrator1_x_reg_reg[48]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.297 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_2/O[2]
                         net (fo=17, routed)          1.447    68.745    in[55]
    SLICE_X29Y67         LUT2 (Prop_lut2_I0_O)        0.301    69.046 r  Discrete_Time_Integrator1_x_reg[60]_i_4/O
                         net (fo=1, routed)           0.000    69.046    Discrete_Time_Integrator1_x_reg[60]_i_4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    69.626 r  Discrete_Time_Integrator1_x_reg_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000    69.626    Discrete_Time_Integrator1_x_reg_reg[60]_i_1_n_5
    SLICE_X29Y67         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     83.333    83.333 r  
                                                      0.000    83.333 r  clk (IN)
                         net (fo=230, unset)          0.924    84.257    clk
    SLICE_X29Y67         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[62]/C
                         clock pessimism              0.000    84.257    
                         clock uncertainty           -0.035    84.222    
    SLICE_X29Y67         FDRE (Setup_fdre_C_D)        0.062    84.284    Discrete_Time_Integrator1_x_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         84.284    
                         arrival time                         -69.626    
  -------------------------------------------------------------------
                         slack                                 14.658    

Slack (MET) :             14.683ns  (required time - arrival time)
  Source:                 Unit_Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Discrete_Time_Integrator1_x_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MWCLK rise@83.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        68.628ns  (logic 37.733ns (54.982%)  route 30.895ns (45.018%))
  Logic Levels:           63  (CARRY4=38 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 84.257 - 83.333 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    SLICE_X55Y30         FDRE                                         r  Unit_Delay_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Unit_Delay_out1_reg[4]/Q
                         net (fo=1, routed)           1.026     2.455    Unit_Delay_out1[4]
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.579 r  Product1_mul_temp__1_i_62/O
                         net (fo=1, routed)           0.000     2.579    Product1_mul_temp__1_i_62_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.111 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.111    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.225 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.225    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.464 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     5.918    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214    10.132 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.134    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.847 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    11.849    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.562 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    13.564    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    15.082 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    17.694    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    17.847 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    18.818    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    19.178 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    19.791    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    20.118 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    20.118    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.494 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.494    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.733 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    22.169    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    22.470 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    22.470    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.871 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.871    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.110 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    24.311    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    24.613 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    24.613    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.146 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    27.031    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    27.155 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    27.155    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.556 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.556    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.670 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.670    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.784 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.784    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.898 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.898    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.012    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.126    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.240    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.354    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.468    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.582    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.696    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.918 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    33.550    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    37.761 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    37.763    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.476 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    39.478    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    41.191 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    41.193    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    42.711 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    46.359    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    46.483 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    47.132    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    47.285 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    47.789    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    48.116 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    48.116    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.517 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.517    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.631 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.631    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.745 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.745    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.859 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    48.859    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.973 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    48.973    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.212 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    50.421    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    50.723 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    50.723    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.124 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.124    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.437 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    55.845    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    59.878 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    59.880    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    61.593 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    61.595    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    63.113 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    64.674    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    64.827 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    65.649    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    65.980 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    65.980    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.356 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.356    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.473 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.473    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.590 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.590    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.707 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.707    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.824 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.824    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.941 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.941    Discrete_Time_Integrator1_x_reg_reg[44]_i_2_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.058 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.058    Discrete_Time_Integrator1_x_reg_reg[48]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.297 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_2/O[2]
                         net (fo=17, routed)          1.248    68.545    in[55]
    SLICE_X29Y66         LUT2 (Prop_lut2_I0_O)        0.301    68.846 r  Discrete_Time_Integrator1_x_reg[56]_i_5/O
                         net (fo=1, routed)           0.000    68.846    Discrete_Time_Integrator1_x_reg[56]_i_5_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.378 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.378    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    69.601 r  Discrete_Time_Integrator1_x_reg_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000    69.601    Discrete_Time_Integrator1_x_reg_reg[60]_i_1_n_7
    SLICE_X29Y67         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     83.333    83.333 r  
                                                      0.000    83.333 r  clk (IN)
                         net (fo=230, unset)          0.924    84.257    clk
    SLICE_X29Y67         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[60]/C
                         clock pessimism              0.000    84.257    
                         clock uncertainty           -0.035    84.222    
    SLICE_X29Y67         FDRE (Setup_fdre_C_D)        0.062    84.284    Discrete_Time_Integrator1_x_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         84.284    
                         arrival time                         -69.601    
  -------------------------------------------------------------------
                         slack                                 14.683    

Slack (MET) :             14.734ns  (required time - arrival time)
  Source:                 Unit_Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Discrete_Time_Integrator1_x_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MWCLK rise@83.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        68.577ns  (logic 37.806ns (55.130%)  route 30.771ns (44.871%))
  Logic Levels:           62  (CARRY4=37 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 84.257 - 83.333 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    SLICE_X55Y30         FDRE                                         r  Unit_Delay_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Unit_Delay_out1_reg[4]/Q
                         net (fo=1, routed)           1.026     2.455    Unit_Delay_out1[4]
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.579 r  Product1_mul_temp__1_i_62/O
                         net (fo=1, routed)           0.000     2.579    Product1_mul_temp__1_i_62_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.111 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.111    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.225 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.225    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.464 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     5.918    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214    10.132 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.134    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.847 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    11.849    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.562 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    13.564    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    15.082 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    17.694    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    17.847 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    18.818    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    19.178 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    19.791    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    20.118 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    20.118    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.494 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.494    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.733 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    22.169    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    22.470 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    22.470    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.871 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.871    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.110 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    24.311    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    24.613 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    24.613    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.146 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    27.031    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    27.155 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    27.155    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.556 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.556    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.670 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.670    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.784 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.784    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.898 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.898    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.012    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.126    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.240    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.354    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.468    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.582    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.696    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.918 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    33.550    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    37.761 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    37.763    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.476 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    39.478    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    41.191 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    41.193    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    42.711 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    46.359    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    46.483 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    47.132    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    47.285 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    47.789    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    48.116 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    48.116    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.517 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.517    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.631 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.631    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.745 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.745    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.859 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    48.859    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.973 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    48.973    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.212 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    50.421    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    50.723 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    50.723    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.124 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.124    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.437 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    55.845    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    59.878 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    59.880    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    61.593 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    61.595    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    63.113 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    64.674    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    64.827 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    65.649    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    65.980 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    65.980    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.356 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.356    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.473 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.473    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.590 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.590    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.707 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.707    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.824 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.824    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    67.139 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/O[3]
                         net (fo=2, routed)           1.123    68.263    in[48]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.307    68.570 r  Discrete_Time_Integrator1_x_reg[48]_i_6/O
                         net (fo=1, routed)           0.000    68.570    Discrete_Time_Integrator1_x_reg[48]_i_6_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.102 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.102    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.216 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.216    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    69.550 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000    69.550    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_6
    SLICE_X29Y66         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     83.333    83.333 r  
                                                      0.000    83.333 r  clk (IN)
                         net (fo=230, unset)          0.924    84.257    clk
    SLICE_X29Y66         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[57]/C
                         clock pessimism              0.000    84.257    
                         clock uncertainty           -0.035    84.222    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)        0.062    84.284    Discrete_Time_Integrator1_x_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         84.284    
                         arrival time                         -69.550    
  -------------------------------------------------------------------
                         slack                                 14.734    

Slack (MET) :             14.755ns  (required time - arrival time)
  Source:                 Unit_Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Discrete_Time_Integrator1_x_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MWCLK rise@83.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        68.556ns  (logic 37.785ns (55.116%)  route 30.771ns (44.884%))
  Logic Levels:           62  (CARRY4=37 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 84.257 - 83.333 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    SLICE_X55Y30         FDRE                                         r  Unit_Delay_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Unit_Delay_out1_reg[4]/Q
                         net (fo=1, routed)           1.026     2.455    Unit_Delay_out1[4]
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.579 r  Product1_mul_temp__1_i_62/O
                         net (fo=1, routed)           0.000     2.579    Product1_mul_temp__1_i_62_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.111 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.111    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.225 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.225    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.464 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     5.918    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214    10.132 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.134    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.847 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    11.849    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.562 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    13.564    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    15.082 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    17.694    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    17.847 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    18.818    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    19.178 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    19.791    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    20.118 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    20.118    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.494 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.494    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.733 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    22.169    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    22.470 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    22.470    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.871 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.871    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.110 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    24.311    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    24.613 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    24.613    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.146 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    27.031    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    27.155 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    27.155    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.556 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.556    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.670 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.670    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.784 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.784    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.898 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.898    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.012    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.126    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.240    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.354    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.468    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.582    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.696    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.918 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    33.550    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    37.761 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    37.763    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.476 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    39.478    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    41.191 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    41.193    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    42.711 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    46.359    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    46.483 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    47.132    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    47.285 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    47.789    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    48.116 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    48.116    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.517 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.517    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.631 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.631    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.745 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.745    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.859 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    48.859    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.973 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    48.973    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.212 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    50.421    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    50.723 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    50.723    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.124 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.124    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.437 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    55.845    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    59.878 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    59.880    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    61.593 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    61.595    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    63.113 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    64.674    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    64.827 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    65.649    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    65.980 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    65.980    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.356 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.356    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.473 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.473    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.590 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.590    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.707 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.707    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.824 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.824    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    67.139 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/O[3]
                         net (fo=2, routed)           1.123    68.263    in[48]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.307    68.570 r  Discrete_Time_Integrator1_x_reg[48]_i_6/O
                         net (fo=1, routed)           0.000    68.570    Discrete_Time_Integrator1_x_reg[48]_i_6_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.102 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.102    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.216 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.216    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    69.529 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000    69.529    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_4
    SLICE_X29Y66         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     83.333    83.333 r  
                                                      0.000    83.333 r  clk (IN)
                         net (fo=230, unset)          0.924    84.257    clk
    SLICE_X29Y66         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[59]/C
                         clock pessimism              0.000    84.257    
                         clock uncertainty           -0.035    84.222    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)        0.062    84.284    Discrete_Time_Integrator1_x_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         84.284    
                         arrival time                         -69.529    
  -------------------------------------------------------------------
                         slack                                 14.755    

Slack (MET) :             14.829ns  (required time - arrival time)
  Source:                 Unit_Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Discrete_Time_Integrator1_x_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MWCLK rise@83.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        68.482ns  (logic 37.711ns (55.067%)  route 30.771ns (44.933%))
  Logic Levels:           62  (CARRY4=37 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 84.257 - 83.333 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    SLICE_X55Y30         FDRE                                         r  Unit_Delay_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Unit_Delay_out1_reg[4]/Q
                         net (fo=1, routed)           1.026     2.455    Unit_Delay_out1[4]
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.579 r  Product1_mul_temp__1_i_62/O
                         net (fo=1, routed)           0.000     2.579    Product1_mul_temp__1_i_62_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.111 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.111    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.225 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.225    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.464 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     5.918    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214    10.132 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.134    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.847 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    11.849    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.562 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    13.564    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    15.082 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    17.694    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    17.847 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    18.818    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    19.178 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    19.791    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    20.118 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    20.118    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.494 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.494    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.733 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    22.169    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    22.470 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    22.470    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.871 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.871    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.110 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    24.311    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    24.613 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    24.613    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.146 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    27.031    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    27.155 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    27.155    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.556 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.556    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.670 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.670    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.784 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.784    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.898 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.898    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.012    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.126    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.240    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.354    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.468    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.582    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.696    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.918 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    33.550    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    37.761 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    37.763    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.476 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    39.478    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    41.191 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    41.193    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    42.711 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    46.359    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    46.483 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    47.132    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    47.285 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    47.789    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    48.116 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    48.116    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.517 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.517    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.631 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.631    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.745 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.745    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.859 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    48.859    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.973 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    48.973    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.212 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    50.421    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    50.723 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    50.723    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.124 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.124    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.437 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    55.845    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    59.878 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    59.880    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    61.593 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    61.595    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    63.113 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    64.674    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    64.827 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    65.649    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    65.980 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    65.980    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.356 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.356    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.473 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.473    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.590 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.590    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.707 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.707    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.824 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.824    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    67.139 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/O[3]
                         net (fo=2, routed)           1.123    68.263    in[48]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.307    68.570 r  Discrete_Time_Integrator1_x_reg[48]_i_6/O
                         net (fo=1, routed)           0.000    68.570    Discrete_Time_Integrator1_x_reg[48]_i_6_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.102 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.102    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.216 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.216    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    69.455 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000    69.455    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_5
    SLICE_X29Y66         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     83.333    83.333 r  
                                                      0.000    83.333 r  clk (IN)
                         net (fo=230, unset)          0.924    84.257    clk
    SLICE_X29Y66         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[58]/C
                         clock pessimism              0.000    84.257    
                         clock uncertainty           -0.035    84.222    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)        0.062    84.284    Discrete_Time_Integrator1_x_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         84.284    
                         arrival time                         -69.455    
  -------------------------------------------------------------------
                         slack                                 14.829    

Slack (MET) :             14.845ns  (required time - arrival time)
  Source:                 Unit_Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Discrete_Time_Integrator1_x_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MWCLK rise@83.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        68.466ns  (logic 37.695ns (55.057%)  route 30.771ns (44.943%))
  Logic Levels:           62  (CARRY4=37 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 84.257 - 83.333 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    SLICE_X55Y30         FDRE                                         r  Unit_Delay_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Unit_Delay_out1_reg[4]/Q
                         net (fo=1, routed)           1.026     2.455    Unit_Delay_out1[4]
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.579 r  Product1_mul_temp__1_i_62/O
                         net (fo=1, routed)           0.000     2.579    Product1_mul_temp__1_i_62_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.111 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.111    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.225 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.225    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.464 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     5.918    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214    10.132 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.134    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.847 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    11.849    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.562 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    13.564    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    15.082 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    17.694    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    17.847 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    18.818    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    19.178 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    19.791    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    20.118 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    20.118    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.494 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.494    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.733 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    22.169    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    22.470 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    22.470    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.871 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.871    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.110 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    24.311    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    24.613 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    24.613    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.146 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    27.031    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    27.155 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    27.155    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.556 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.556    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.670 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.670    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.784 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.784    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.898 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.898    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.012    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.126    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.240    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.354    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.468    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.582    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.696    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.918 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    33.550    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    37.761 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    37.763    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.476 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    39.478    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    41.191 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    41.193    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    42.711 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    46.359    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    46.483 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    47.132    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    47.285 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    47.789    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    48.116 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    48.116    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.517 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.517    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.631 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.631    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.745 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.745    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.859 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    48.859    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.973 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    48.973    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.212 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    50.421    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    50.723 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    50.723    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.124 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.124    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.437 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    55.845    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    59.878 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    59.880    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    61.593 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    61.595    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    63.113 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    64.674    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    64.827 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    65.649    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    65.980 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    65.980    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.356 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.356    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.473 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.473    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.590 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.590    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.707 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.707    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.824 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.824    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    67.139 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/O[3]
                         net (fo=2, routed)           1.123    68.263    in[48]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.307    68.570 r  Discrete_Time_Integrator1_x_reg[48]_i_6/O
                         net (fo=1, routed)           0.000    68.570    Discrete_Time_Integrator1_x_reg[48]_i_6_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.102 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.102    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.216 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.216    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    69.439 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000    69.439    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_7
    SLICE_X29Y66         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     83.333    83.333 r  
                                                      0.000    83.333 r  clk (IN)
                         net (fo=230, unset)          0.924    84.257    clk
    SLICE_X29Y66         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[56]/C
                         clock pessimism              0.000    84.257    
                         clock uncertainty           -0.035    84.222    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)        0.062    84.284    Discrete_Time_Integrator1_x_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         84.284    
                         arrival time                         -69.439    
  -------------------------------------------------------------------
                         slack                                 14.845    

Slack (MET) :             14.848ns  (required time - arrival time)
  Source:                 Unit_Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Discrete_Time_Integrator1_x_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MWCLK rise@83.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        68.463ns  (logic 37.692ns (55.055%)  route 30.771ns (44.945%))
  Logic Levels:           61  (CARRY4=36 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 84.257 - 83.333 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    SLICE_X55Y30         FDRE                                         r  Unit_Delay_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Unit_Delay_out1_reg[4]/Q
                         net (fo=1, routed)           1.026     2.455    Unit_Delay_out1[4]
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.579 r  Product1_mul_temp__1_i_62/O
                         net (fo=1, routed)           0.000     2.579    Product1_mul_temp__1_i_62_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.111 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.111    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.225 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.225    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.464 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     5.918    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214    10.132 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.134    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.847 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    11.849    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.562 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    13.564    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    15.082 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    17.694    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    17.847 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    18.818    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    19.178 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    19.791    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    20.118 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    20.118    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.494 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.494    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.733 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    22.169    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    22.470 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    22.470    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.871 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.871    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.110 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    24.311    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    24.613 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    24.613    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.146 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    27.031    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    27.155 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    27.155    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.556 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.556    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.670 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.670    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.784 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.784    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.898 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.898    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.012    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.126    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.240    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.354    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.468    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.582    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.696    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.918 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    33.550    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    37.761 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    37.763    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.476 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    39.478    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    41.191 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    41.193    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    42.711 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    46.359    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    46.483 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    47.132    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    47.285 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    47.789    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    48.116 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    48.116    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.517 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.517    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.631 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.631    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.745 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.745    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.859 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    48.859    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.973 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    48.973    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.212 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    50.421    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    50.723 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    50.723    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.124 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.124    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.437 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    55.845    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    59.878 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    59.880    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    61.593 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    61.595    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    63.113 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    64.674    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    64.827 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    65.649    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    65.980 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    65.980    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.356 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.356    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.473 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.473    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.590 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.590    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.707 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.707    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.824 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.824    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    67.139 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/O[3]
                         net (fo=2, routed)           1.123    68.263    in[48]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.307    68.570 r  Discrete_Time_Integrator1_x_reg[48]_i_6/O
                         net (fo=1, routed)           0.000    68.570    Discrete_Time_Integrator1_x_reg[48]_i_6_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.102 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.102    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    69.436 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000    69.436    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_6
    SLICE_X29Y65         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     83.333    83.333 r  
                                                      0.000    83.333 r  clk (IN)
                         net (fo=230, unset)          0.924    84.257    clk
    SLICE_X29Y65         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[53]/C
                         clock pessimism              0.000    84.257    
                         clock uncertainty           -0.035    84.222    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.062    84.284    Discrete_Time_Integrator1_x_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         84.284    
                         arrival time                         -69.436    
  -------------------------------------------------------------------
                         slack                                 14.848    

Slack (MET) :             14.869ns  (required time - arrival time)
  Source:                 Unit_Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Discrete_Time_Integrator1_x_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MWCLK rise@83.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        68.442ns  (logic 37.671ns (55.041%)  route 30.771ns (44.959%))
  Logic Levels:           61  (CARRY4=36 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 84.257 - 83.333 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    SLICE_X55Y30         FDRE                                         r  Unit_Delay_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Unit_Delay_out1_reg[4]/Q
                         net (fo=1, routed)           1.026     2.455    Unit_Delay_out1[4]
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.579 r  Product1_mul_temp__1_i_62/O
                         net (fo=1, routed)           0.000     2.579    Product1_mul_temp__1_i_62_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.111 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.111    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.225 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.225    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.464 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     5.918    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214    10.132 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.134    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.847 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    11.849    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.562 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    13.564    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    15.082 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    17.694    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    17.847 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    18.818    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    19.178 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    19.791    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    20.118 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    20.118    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.494 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.494    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.733 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    22.169    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    22.470 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    22.470    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.871 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.871    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.110 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    24.311    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    24.613 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    24.613    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.146 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    27.031    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    27.155 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    27.155    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.556 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.556    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.670 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.670    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.784 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.784    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.898 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.898    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.012    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.126    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.240    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.354    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.468    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.582    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.696    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.918 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    33.550    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    37.761 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    37.763    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.476 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    39.478    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    41.191 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    41.193    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    42.711 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    46.359    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    46.483 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    47.132    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    47.285 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    47.789    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    48.116 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    48.116    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.517 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.517    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.631 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.631    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.745 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.745    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.859 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    48.859    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.973 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    48.973    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.212 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    50.421    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    50.723 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    50.723    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.124 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.124    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.437 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    55.845    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    59.878 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    59.880    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    61.593 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    61.595    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    63.113 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    64.674    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    64.827 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    65.649    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    65.980 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    65.980    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.356 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.356    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.473 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.473    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.590 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.590    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.707 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.707    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.824 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.824    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    67.139 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/O[3]
                         net (fo=2, routed)           1.123    68.263    in[48]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.307    68.570 r  Discrete_Time_Integrator1_x_reg[48]_i_6/O
                         net (fo=1, routed)           0.000    68.570    Discrete_Time_Integrator1_x_reg[48]_i_6_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.102 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.102    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    69.415 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/O[3]
                         net (fo=1, routed)           0.000    69.415    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_4
    SLICE_X29Y65         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     83.333    83.333 r  
                                                      0.000    83.333 r  clk (IN)
                         net (fo=230, unset)          0.924    84.257    clk
    SLICE_X29Y65         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[55]/C
                         clock pessimism              0.000    84.257    
                         clock uncertainty           -0.035    84.222    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.062    84.284    Discrete_Time_Integrator1_x_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         84.284    
                         arrival time                         -69.415    
  -------------------------------------------------------------------
                         slack                                 14.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Discrete_Time_Integrator_x_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            denom_gain1_mul_temp__17/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.272ns (74.478%)  route 0.093ns (25.522%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X46Y33         FDRE                                         r  Discrete_Time_Integrator_x_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  Discrete_Time_Integrator_x_reg_reg[63]/Q
                         net (fo=2, routed)           0.093     0.667    Discrete_Time_Integrator_x_reg_reg[63]
    SLICE_X47Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.712 r  denom_gain1_mul_temp__0_i_4/O
                         net (fo=1, routed)           0.000     0.712    denom_gain1_mul_temp__0_i_4_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.775 r  denom_gain1_mul_temp__0_i_1/O[3]
                         net (fo=29, routed)          0.000     0.775    s_denom_acc_out1[63]
    SLICE_X47Y33         FDRE                                         r  denom_gain1_mul_temp__17/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X47Y33         FDRE                                         r  denom_gain1_mul_temp__17/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y33         FDRE (Hold_fdre_C_D)         0.102     0.534    denom_gain1_mul_temp__17
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Discrete_Time_Integrator_x_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            denom_gain1_mul_temp__11/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.272ns (72.071%)  route 0.105ns (27.929%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X46Y27         FDRE                                         r  Discrete_Time_Integrator_x_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  Discrete_Time_Integrator_x_reg_reg[39]/Q
                         net (fo=3, routed)           0.105     0.680    Discrete_Time_Integrator_x_reg_reg[39]
    SLICE_X47Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.725 r  denom_gain1_mul_temp_i_18/O
                         net (fo=1, routed)           0.000     0.725    denom_gain1_mul_temp_i_18_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.788 r  denom_gain1_mul_temp_i_4/O[3]
                         net (fo=11, routed)          0.000     0.788    s_denom_acc_out1[39]
    SLICE_X47Y27         FDRE                                         r  denom_gain1_mul_temp__11/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X47Y27         FDRE                                         r  denom_gain1_mul_temp__11/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y27         FDRE (Hold_fdre_C_D)         0.102     0.534    denom_gain1_mul_temp__11
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Discrete_Time_Integrator_x_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            denom_gain1_mul_temp__11__0/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.272ns (72.071%)  route 0.105ns (27.929%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X46Y30         FDRE                                         r  Discrete_Time_Integrator_x_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  Discrete_Time_Integrator_x_reg_reg[51]/Q
                         net (fo=3, routed)           0.105     0.680    Discrete_Time_Integrator_x_reg_reg[51]
    SLICE_X47Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.725 r  denom_gain1_mul_temp_i_6/O
                         net (fo=1, routed)           0.000     0.725    denom_gain1_mul_temp_i_6_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.788 r  denom_gain1_mul_temp_i_1/O[3]
                         net (fo=10, routed)          0.000     0.788    s_denom_acc_out1[51]
    SLICE_X47Y30         FDRE                                         r  denom_gain1_mul_temp__11__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X47Y30         FDRE                                         r  denom_gain1_mul_temp__11__0/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y30         FDRE (Hold_fdre_C_D)         0.102     0.534    denom_gain1_mul_temp__11__0
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Discrete_Time_Integrator_x_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            denom_gain1_mul_temp__15/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.272ns (72.071%)  route 0.105ns (27.929%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X46Y26         FDRE                                         r  Discrete_Time_Integrator_x_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  Discrete_Time_Integrator_x_reg_reg[35]/Q
                         net (fo=3, routed)           0.105     0.680    Discrete_Time_Integrator_x_reg_reg[35]
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.725 r  denom_gain1_mul_temp_i_22/O
                         net (fo=1, routed)           0.000     0.725    denom_gain1_mul_temp_i_22_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.788 r  denom_gain1_mul_temp_i_5/O[3]
                         net (fo=11, routed)          0.000     0.788    s_denom_acc_out1[35]
    SLICE_X47Y26         FDRE                                         r  denom_gain1_mul_temp__15/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X47Y26         FDRE                                         r  denom_gain1_mul_temp__15/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.102     0.534    denom_gain1_mul_temp__15
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Discrete_Time_Integrator_x_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            denom_gain1_mul_temp__3__0/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.272ns (72.071%)  route 0.105ns (27.929%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X46Y29         FDRE                                         r  Discrete_Time_Integrator_x_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  Discrete_Time_Integrator_x_reg_reg[47]/Q
                         net (fo=3, routed)           0.105     0.680    Discrete_Time_Integrator_x_reg_reg[47]
    SLICE_X47Y29         LUT2 (Prop_lut2_I0_O)        0.045     0.725 r  denom_gain1_mul_temp_i_10/O
                         net (fo=1, routed)           0.000     0.725    denom_gain1_mul_temp_i_10_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.788 r  denom_gain1_mul_temp_i_2/O[3]
                         net (fo=11, routed)          0.000     0.788    s_denom_acc_out1[47]
    SLICE_X47Y29         FDRE                                         r  denom_gain1_mul_temp__3__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X47Y29         FDRE                                         r  denom_gain1_mul_temp__3__0/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.102     0.534    denom_gain1_mul_temp__3__0
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Discrete_Time_Integrator_x_reg_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            denom_gain1_mul_temp__3__1/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.272ns (72.071%)  route 0.105ns (27.929%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X46Y32         FDRE                                         r  Discrete_Time_Integrator_x_reg_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  Discrete_Time_Integrator_x_reg_reg[59]/Q
                         net (fo=3, routed)           0.105     0.680    Discrete_Time_Integrator_x_reg_reg[59]
    SLICE_X47Y32         LUT2 (Prop_lut2_I0_O)        0.045     0.725 r  denom_gain1_mul_temp__0_i_8/O
                         net (fo=1, routed)           0.000     0.725    denom_gain1_mul_temp__0_i_8_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.788 r  denom_gain1_mul_temp__0_i_2/O[3]
                         net (fo=11, routed)          0.000     0.788    s_denom_acc_out1[59]
    SLICE_X47Y32         FDRE                                         r  denom_gain1_mul_temp__3__1/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X47Y32         FDRE                                         r  denom_gain1_mul_temp__3__1/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y32         FDRE (Hold_fdre_C_D)         0.102     0.534    denom_gain1_mul_temp__3__1
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Discrete_Time_Integrator_x_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            denom_gain1_mul_temp__7/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.272ns (72.071%)  route 0.105ns (27.929%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X46Y28         FDRE                                         r  Discrete_Time_Integrator_x_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  Discrete_Time_Integrator_x_reg_reg[43]/Q
                         net (fo=3, routed)           0.105     0.680    Discrete_Time_Integrator_x_reg_reg[43]
    SLICE_X47Y28         LUT2 (Prop_lut2_I0_O)        0.045     0.725 r  denom_gain1_mul_temp_i_14/O
                         net (fo=1, routed)           0.000     0.725    denom_gain1_mul_temp_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.788 r  denom_gain1_mul_temp_i_3/O[3]
                         net (fo=11, routed)          0.000     0.788    s_denom_acc_out1[43]
    SLICE_X47Y28         FDRE                                         r  denom_gain1_mul_temp__7/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X47Y28         FDRE                                         r  denom_gain1_mul_temp__7/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y28         FDRE (Hold_fdre_C_D)         0.102     0.534    denom_gain1_mul_temp__7
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Discrete_Time_Integrator_x_reg_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            denom_gain1_mul_temp__7__0/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.272ns (72.071%)  route 0.105ns (27.929%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X46Y31         FDRE                                         r  Discrete_Time_Integrator_x_reg_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  Discrete_Time_Integrator_x_reg_reg[55]/Q
                         net (fo=3, routed)           0.105     0.680    Discrete_Time_Integrator_x_reg_reg[55]
    SLICE_X47Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.725 r  denom_gain1_mul_temp__0_i_12/O
                         net (fo=1, routed)           0.000     0.725    denom_gain1_mul_temp__0_i_12_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.788 r  denom_gain1_mul_temp__0_i_3/O[3]
                         net (fo=11, routed)          0.000     0.788    s_denom_acc_out1[55]
    SLICE_X47Y31         FDRE                                         r  denom_gain1_mul_temp__7__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X47Y31         FDRE                                         r  denom_gain1_mul_temp__7__0/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y31         FDRE (Hold_fdre_C_D)         0.102     0.534    denom_gain1_mul_temp__7__0
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Discrete_Time_Integrator_x_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            denom_gain1_mul_temp__10/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.279ns (72.580%)  route 0.105ns (27.420%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X46Y28         FDRE                                         r  Discrete_Time_Integrator_x_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  Discrete_Time_Integrator_x_reg_reg[40]/Q
                         net (fo=3, routed)           0.105     0.680    Discrete_Time_Integrator_x_reg_reg[40]
    SLICE_X47Y28         LUT2 (Prop_lut2_I0_O)        0.045     0.725 r  denom_gain1_mul_temp_i_17/O
                         net (fo=1, routed)           0.000     0.725    denom_gain1_mul_temp_i_17_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.795 r  denom_gain1_mul_temp_i_3/O[0]
                         net (fo=11, routed)          0.000     0.795    s_denom_acc_out1[40]
    SLICE_X47Y28         FDRE                                         r  denom_gain1_mul_temp__10/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X47Y28         FDRE                                         r  denom_gain1_mul_temp__10/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y28         FDRE (Hold_fdre_C_D)         0.102     0.534    denom_gain1_mul_temp__10
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Discrete_Time_Integrator_x_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            denom_gain1_mul_temp__10__0/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.279ns (72.580%)  route 0.105ns (27.420%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X46Y31         FDRE                                         r  Discrete_Time_Integrator_x_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  Discrete_Time_Integrator_x_reg_reg[52]/Q
                         net (fo=3, routed)           0.105     0.680    Discrete_Time_Integrator_x_reg_reg[52]
    SLICE_X47Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.725 r  denom_gain1_mul_temp__0_i_15/O
                         net (fo=1, routed)           0.000     0.725    denom_gain1_mul_temp__0_i_15_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.795 r  denom_gain1_mul_temp__0_i_3/O[0]
                         net (fo=11, routed)          0.000     0.795    s_denom_acc_out1[52]
    SLICE_X47Y31         FDRE                                         r  denom_gain1_mul_temp__10__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X47Y31         FDRE                                         r  denom_gain1_mul_temp__10__0/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y31         FDRE (Hold_fdre_C_D)         0.102     0.534    denom_gain1_mul_temp__10__0
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X29Y52  Discrete_Time_Integrator1_x_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X29Y54  Discrete_Time_Integrator1_x_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X29Y54  Discrete_Time_Integrator1_x_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X29Y55  Discrete_Time_Integrator1_x_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X29Y55  Discrete_Time_Integrator1_x_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X29Y55  Discrete_Time_Integrator1_x_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X29Y55  Discrete_Time_Integrator1_x_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X29Y56  Discrete_Time_Integrator1_x_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X29Y56  Discrete_Time_Integrator1_x_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X29Y56  Discrete_Time_Integrator1_x_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X29Y52  Discrete_Time_Integrator1_x_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X29Y52  Discrete_Time_Integrator1_x_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X29Y54  Discrete_Time_Integrator1_x_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X29Y54  Discrete_Time_Integrator1_x_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X29Y54  Discrete_Time_Integrator1_x_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X29Y54  Discrete_Time_Integrator1_x_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X29Y55  Discrete_Time_Integrator1_x_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X29Y55  Discrete_Time_Integrator1_x_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X29Y55  Discrete_Time_Integrator1_x_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X29Y55  Discrete_Time_Integrator1_x_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X29Y52  Discrete_Time_Integrator1_x_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X29Y52  Discrete_Time_Integrator1_x_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X29Y54  Discrete_Time_Integrator1_x_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X29Y54  Discrete_Time_Integrator1_x_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X29Y54  Discrete_Time_Integrator1_x_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X29Y54  Discrete_Time_Integrator1_x_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X29Y55  Discrete_Time_Integrator1_x_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X29Y55  Discrete_Time_Integrator1_x_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X29Y55  Discrete_Time_Integrator1_x_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X29Y55  Discrete_Time_Integrator1_x_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            MV[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.683ns  (logic 13.682ns (49.424%)  route 14.001ns (50.576%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.384 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    20.819    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    21.120 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    21.120    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.521 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.521    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.760 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    22.961    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    23.263 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    23.263    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.796 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         2.762    26.558    Saturation_out12
    SLICE_X30Y53         LUT3 (Prop_lut3_I0_O)        0.152    26.710 r  MV[4]_INST_0/O
                         net (fo=3, unset)            0.973    27.683    MV[4]
                                                                      r  MV[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            MV[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.658ns  (logic 13.721ns (49.609%)  route 13.937ns (50.391%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  gain_mul_temp_1_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.262    gain_mul_temp_1_i_24_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.501 r  gain_mul_temp_1_i_19/O[2]
                         net (fo=2, routed)           1.436    20.936    Product_out1[59]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.301    21.237 r  gain_mul_temp_1_i_25/O
                         net (fo=1, routed)           0.000    21.237    gain_mul_temp_1_i_25_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.638 r  gain_mul_temp_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.638    gain_mul_temp_1_i_15_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.951 f  gain_mul_temp_1_i_14/O[3]
                         net (fo=6, routed)           0.917    22.868    Add1_out1[63]
    SLICE_X30Y64         LUT2 (Prop_lut2_I0_O)        0.306    23.174 r  MV[9]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    23.174    MV[9]_INST_0_i_22_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.550 r  MV[9]_INST_0_i_3/CO[3]
                         net (fo=191, routed)         2.982    26.532    Saturation_out11
    SLICE_X30Y53         LUT3 (Prop_lut3_I2_O)        0.153    26.685 r  MV[6]_INST_0/O
                         net (fo=3, unset)            0.973    27.658    MV[6]
                                                                      r  MV[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            MV[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.515ns  (logic 13.680ns (49.719%)  route 13.835ns (50.281%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.384 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    20.819    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    21.120 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    21.120    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.521 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.521    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.760 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    22.961    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    23.263 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    23.263    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.796 r  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         2.596    26.392    Saturation_out12
    SLICE_X30Y54         LUT3 (Prop_lut3_I1_O)        0.150    26.542 r  MV[8]_INST_0/O
                         net (fo=3, unset)            0.973    27.515    MV[8]
                                                                      r  MV[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            MV[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.512ns  (logic 13.717ns (49.859%)  route 13.795ns (50.141%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  gain_mul_temp_1_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.262    gain_mul_temp_1_i_24_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.501 r  gain_mul_temp_1_i_19/O[2]
                         net (fo=2, routed)           1.436    20.936    Product_out1[59]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.301    21.237 r  gain_mul_temp_1_i_25/O
                         net (fo=1, routed)           0.000    21.237    gain_mul_temp_1_i_25_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.638 r  gain_mul_temp_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.638    gain_mul_temp_1_i_15_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.951 f  gain_mul_temp_1_i_14/O[3]
                         net (fo=6, routed)           0.917    22.868    Add1_out1[63]
    SLICE_X30Y64         LUT2 (Prop_lut2_I0_O)        0.306    23.174 r  MV[9]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    23.174    MV[9]_INST_0_i_22_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.550 f  MV[9]_INST_0_i_3/CO[3]
                         net (fo=191, routed)         2.839    26.390    Saturation_out11
    SLICE_X28Y54         LUT3 (Prop_lut3_I2_O)        0.149    26.539 r  MV[9]_INST_0/O
                         net (fo=3, unset)            0.973    27.512    MV[9]
                                                                      r  MV[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            MV[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.424ns  (logic 13.717ns (50.017%)  route 13.708ns (49.983%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  gain_mul_temp_1_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.262    gain_mul_temp_1_i_24_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.501 r  gain_mul_temp_1_i_19/O[2]
                         net (fo=2, routed)           1.436    20.936    Product_out1[59]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.301    21.237 r  gain_mul_temp_1_i_25/O
                         net (fo=1, routed)           0.000    21.237    gain_mul_temp_1_i_25_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.638 r  gain_mul_temp_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.638    gain_mul_temp_1_i_15_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.951 f  gain_mul_temp_1_i_14/O[3]
                         net (fo=6, routed)           0.917    22.868    Add1_out1[63]
    SLICE_X30Y64         LUT2 (Prop_lut2_I0_O)        0.306    23.174 r  MV[9]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    23.174    MV[9]_INST_0_i_22_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.550 r  MV[9]_INST_0_i_3/CO[3]
                         net (fo=191, routed)         2.752    26.303    Saturation_out11
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.149    26.452 r  MV[5]_INST_0/O
                         net (fo=3, unset)            0.973    27.425    MV[5]
                                                                      r  MV[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            MV[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.399ns  (logic 13.692ns (49.972%)  route 13.708ns (50.028%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  gain_mul_temp_1_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.262    gain_mul_temp_1_i_24_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.501 r  gain_mul_temp_1_i_19/O[2]
                         net (fo=2, routed)           1.436    20.936    Product_out1[59]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.301    21.237 r  gain_mul_temp_1_i_25/O
                         net (fo=1, routed)           0.000    21.237    gain_mul_temp_1_i_25_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.638 r  gain_mul_temp_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.638    gain_mul_temp_1_i_15_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.951 f  gain_mul_temp_1_i_14/O[3]
                         net (fo=6, routed)           0.917    22.868    Add1_out1[63]
    SLICE_X30Y64         LUT2 (Prop_lut2_I0_O)        0.306    23.174 r  MV[9]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    23.174    MV[9]_INST_0_i_22_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.550 r  MV[9]_INST_0_i_3/CO[3]
                         net (fo=191, routed)         2.752    26.303    Saturation_out11
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124    26.427 r  MV[3]_INST_0/O
                         net (fo=3, unset)            0.973    27.400    MV[3]
                                                                      r  MV[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            MV[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.152ns  (logic 13.717ns (50.520%)  route 13.435ns (49.480%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  gain_mul_temp_1_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.262    gain_mul_temp_1_i_24_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.501 r  gain_mul_temp_1_i_19/O[2]
                         net (fo=2, routed)           1.436    20.936    Product_out1[59]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.301    21.237 r  gain_mul_temp_1_i_25/O
                         net (fo=1, routed)           0.000    21.237    gain_mul_temp_1_i_25_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.638 r  gain_mul_temp_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.638    gain_mul_temp_1_i_15_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.951 f  gain_mul_temp_1_i_14/O[3]
                         net (fo=6, routed)           0.917    22.868    Add1_out1[63]
    SLICE_X30Y64         LUT2 (Prop_lut2_I0_O)        0.306    23.174 r  MV[9]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    23.174    MV[9]_INST_0_i_22_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.550 r  MV[9]_INST_0_i_3/CO[3]
                         net (fo=191, routed)         2.479    26.030    Saturation_out11
    SLICE_X28Y57         LUT3 (Prop_lut3_I2_O)        0.149    26.179 r  MV[7]_INST_0/O
                         net (fo=3, unset)            0.973    27.152    MV[7]
                                                                      r  MV[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            MV[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.127ns  (logic 13.692ns (50.474%)  route 13.435ns (49.526%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  gain_mul_temp_1_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.262    gain_mul_temp_1_i_24_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.501 r  gain_mul_temp_1_i_19/O[2]
                         net (fo=2, routed)           1.436    20.936    Product_out1[59]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.301    21.237 r  gain_mul_temp_1_i_25/O
                         net (fo=1, routed)           0.000    21.237    gain_mul_temp_1_i_25_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.638 r  gain_mul_temp_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.638    gain_mul_temp_1_i_15_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.951 f  gain_mul_temp_1_i_14/O[3]
                         net (fo=6, routed)           0.917    22.868    Add1_out1[63]
    SLICE_X30Y64         LUT2 (Prop_lut2_I0_O)        0.306    23.174 r  MV[9]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    23.174    MV[9]_INST_0_i_22_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.550 r  MV[9]_INST_0_i_3/CO[3]
                         net (fo=191, routed)         2.479    26.030    Saturation_out11
    SLICE_X28Y57         LUT3 (Prop_lut3_I2_O)        0.124    26.154 r  MV[2]_INST_0/O
                         net (fo=3, unset)            0.973    27.127    MV[2]
                                                                      r  MV[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            MV[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.951ns  (logic 13.685ns (50.777%)  route 13.266ns (49.223%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  gain_mul_temp_1_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.262    gain_mul_temp_1_i_24_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.501 r  gain_mul_temp_1_i_19/O[2]
                         net (fo=2, routed)           1.436    20.936    Product_out1[59]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.301    21.237 r  gain_mul_temp_1_i_25/O
                         net (fo=1, routed)           0.000    21.237    gain_mul_temp_1_i_25_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.638 r  gain_mul_temp_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.638    gain_mul_temp_1_i_15_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.951 f  gain_mul_temp_1_i_14/O[3]
                         net (fo=6, routed)           0.917    22.868    Add1_out1[63]
    SLICE_X30Y64         LUT2 (Prop_lut2_I0_O)        0.306    23.174 r  MV[9]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    23.174    MV[9]_INST_0_i_22_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.550 r  MV[9]_INST_0_i_3/CO[3]
                         net (fo=191, routed)         2.311    25.861    Saturation_out11
    SLICE_X31Y57         LUT3 (Prop_lut3_I2_O)        0.117    25.978 r  MV[1]_INST_0/O
                         net (fo=3, unset)            0.973    26.951    MV[1]
                                                                      r  MV[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            MV[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.950ns  (logic 13.680ns (50.760%)  route 13.270ns (49.240%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.384 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    20.819    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    21.120 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    21.120    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.521 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.521    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.760 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    22.961    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    23.263 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    23.263    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.796 r  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         2.031    25.827    Saturation_out12
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.150    25.977 r  MV[0]_INST_0/O
                         net (fo=3, unset)            0.973    26.950    MV[0]
                                                                      r  MV[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=230, unset)          0.410     0.410    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[35]
                            (input port)
  Destination:            error[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.928ns  (logic 0.108ns (11.634%)  route 0.820ns (88.366%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[35] (IN)
                         net (fo=1, unset)            0.410     0.410    SP[35]
    SLICE_X48Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.455 r  error[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.455    error[0]_INST_0_i_2_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.518 r  error[0]_INST_0/O[3]
                         net (fo=30, unset)           0.410     0.928    error[3]
                                                                      r  error[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[39]
                            (input port)
  Destination:            error[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.928ns  (logic 0.108ns (11.634%)  route 0.820ns (88.366%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[39] (IN)
                         net (fo=1, unset)            0.410     0.410    SP[39]
    SLICE_X48Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.455 r  error[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.455    error[4]_INST_0_i_1_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.518 r  error[4]_INST_0/O[3]
                         net (fo=22, unset)           0.410     0.928    error[7]
                                                                      r  error[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[33]
                            (input port)
  Destination:            error[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.110ns (11.824%)  route 0.820ns (88.176%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[33] (IN)
                         net (fo=1, unset)            0.410     0.410    SP[33]
    SLICE_X48Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.455 r  error[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.455    error[0]_INST_0_i_4_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.520 r  error[0]_INST_0/O[1]
                         net (fo=42, unset)           0.410     0.930    error[1]
                                                                      r  error[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[37]
                            (input port)
  Destination:            error[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.110ns (11.824%)  route 0.820ns (88.176%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[37] (IN)
                         net (fo=1, unset)            0.410     0.410    SP[37]
    SLICE_X48Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.455 r  error[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.455    error[4]_INST_0_i_3_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.520 r  error[4]_INST_0/O[1]
                         net (fo=29, unset)           0.410     0.930    error[5]
                                                                      r  error[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[41]
                            (input port)
  Destination:            error[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.110ns (11.824%)  route 0.820ns (88.176%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[41] (IN)
                         net (fo=1, unset)            0.410     0.410    SP[41]
    SLICE_X48Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.455 r  error[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.455    error[8]_INST_0_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.520 r  error[8]_INST_0/O[1]
                         net (fo=19, unset)           0.410     0.930    error[9]
                                                                      r  error[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[34]
                            (input port)
  Destination:            error[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.931ns  (logic 0.111ns (11.919%)  route 0.820ns (88.081%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[34] (IN)
                         net (fo=1, unset)            0.410     0.410    SP[34]
    SLICE_X48Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.455 r  error[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.455    error[0]_INST_0_i_3_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.521 r  error[0]_INST_0/O[2]
                         net (fo=24, unset)           0.410     0.931    error[2]
                                                                      r  error[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[38]
                            (input port)
  Destination:            error[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.931ns  (logic 0.111ns (11.919%)  route 0.820ns (88.081%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[38] (IN)
                         net (fo=1, unset)            0.410     0.410    SP[38]
    SLICE_X48Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.455 r  error[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.455    error[4]_INST_0_i_2_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.521 r  error[4]_INST_0/O[2]
                         net (fo=24, unset)           0.410     0.931    error[6]
                                                                      r  error[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[32]
                            (input port)
  Destination:            error[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.935ns  (logic 0.115ns (12.296%)  route 0.820ns (87.704%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[32] (IN)
                         net (fo=1, unset)            0.410     0.410    SP[32]
    SLICE_X48Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.455 r  error[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.455    error[0]_INST_0_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.525 r  error[0]_INST_0/O[0]
                         net (fo=49, unset)           0.410     0.935    error[0]
                                                                      r  error[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[36]
                            (input port)
  Destination:            error[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.935ns  (logic 0.115ns (12.296%)  route 0.820ns (87.704%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[36] (IN)
                         net (fo=1, unset)            0.410     0.410    SP[36]
    SLICE_X48Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.455 r  error[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.455    error[4]_INST_0_i_4_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.525 r  error[4]_INST_0/O[0]
                         net (fo=27, unset)           0.410     0.935    error[4]
                                                                      r  error[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MWCLK
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 denom_gain1_mul_temp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PV[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.092ns  (logic 19.696ns (67.702%)  route 9.396ns (32.298%))
  Logic Levels:           25  (CARRY4=14 DSP48E1=5 LUT2=2 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    DSP48_X1Y8           DSP48E1                                      r  denom_gain1_mul_temp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  denom_gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    denom_gain1_mul_temp__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.696 r  denom_gain1_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     6.752    denom_gain1_mul_temp__2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.270 r  denom_gain1_mul_temp__3/P[2]
                         net (fo=2, routed)           1.061     9.331    denom_gain1_mul_temp__3_n_103
    SLICE_X52Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.455 r  denom_gain1_mul_temp__2_i_35/O
                         net (fo=2, routed)           1.296    10.750    denom_gain1_mul_temp__2_i_35_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I3_O)        0.124    10.874 r  denom_gain1_mul_temp__2_i_39/O
                         net (fo=1, routed)           0.000    10.874    denom_gain1_mul_temp__2_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.424 r  denom_gain1_mul_temp__2_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.424    denom_gain1_mul_temp__2_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.538 r  denom_gain1_mul_temp__2_i_21/CO[3]
                         net (fo=1, routed)           0.009    11.547    denom_gain1_mul_temp__2_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  denom_gain1_mul_temp_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.661    denom_gain1_mul_temp_i_31_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  denom_gain1_mul_temp_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.775    denom_gain1_mul_temp_i_30_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.014 r  denom_gain1_mul_temp_i_29/O[2]
                         net (fo=1, routed)           1.063    13.078    denom_gain1_mul_temp__18[71]
    SLICE_X47Y27         LUT2 (Prop_lut2_I1_O)        0.302    13.380 r  denom_gain1_mul_temp_i_18/O
                         net (fo=1, routed)           0.000    13.380    denom_gain1_mul_temp_i_18_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.781 r  denom_gain1_mul_temp_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.781    denom_gain1_mul_temp_i_4_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.110 r  denom_gain1_mul_temp_i_3/O[3]
                         net (fo=11, routed)          1.660    15.770    s_denom_acc_out1[43]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033    19.803 r  nume_gain_b0_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    19.805    nume_gain_b0_mul_temp_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.518 r  nume_gain_b0_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.520    nume_gain_b0_mul_temp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    23.038 r  nume_gain_b0_mul_temp__1/P[1]
                         net (fo=3, routed)           1.587    24.625    nume_gain_b0_mul_temp__1_n_104
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.157    24.782 r  Unit_Delay_out1[27]_i_10/O
                         net (fo=2, routed)           0.816    25.598    Unit_Delay_out1[27]_i_10_n_0
    SLICE_X54Y34         LUT4 (Prop_lut4_I3_O)        0.355    25.953 r  Unit_Delay_out1[27]_i_14/O
                         net (fo=1, routed)           0.000    25.953    Unit_Delay_out1[27]_i_14_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.466 r  Unit_Delay_out1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.466    Unit_Delay_out1_reg[27]_i_2_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.583 r  PV[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.583    PV[0]_INST_0_i_7_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.802 r  PV[0]_INST_0_i_2/O[0]
                         net (fo=2, routed)           0.870    27.671    s_nume_gain_b0[29]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.295    27.966 r  PV[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    27.966    PV[0]_INST_0_i_10_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.516 r  PV[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    PV[0]_INST_0_i_1_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.630 r  PV[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    28.630    PV[0]_INST_0_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.744 r  PV[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    28.744    PV[4]_INST_0_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    29.092 r  PV[8]_INST_0/O[1]
                         net (fo=1, unset)            0.973    30.065    PV[9]
                                                                      r  PV[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 denom_gain1_mul_temp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PV[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.979ns  (logic 19.583ns (67.576%)  route 9.396ns (32.424%))
  Logic Levels:           25  (CARRY4=14 DSP48E1=5 LUT2=2 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    DSP48_X1Y8           DSP48E1                                      r  denom_gain1_mul_temp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  denom_gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    denom_gain1_mul_temp__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.696 r  denom_gain1_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     6.752    denom_gain1_mul_temp__2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.270 r  denom_gain1_mul_temp__3/P[2]
                         net (fo=2, routed)           1.061     9.331    denom_gain1_mul_temp__3_n_103
    SLICE_X52Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.455 r  denom_gain1_mul_temp__2_i_35/O
                         net (fo=2, routed)           1.296    10.750    denom_gain1_mul_temp__2_i_35_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I3_O)        0.124    10.874 r  denom_gain1_mul_temp__2_i_39/O
                         net (fo=1, routed)           0.000    10.874    denom_gain1_mul_temp__2_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.424 r  denom_gain1_mul_temp__2_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.424    denom_gain1_mul_temp__2_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.538 r  denom_gain1_mul_temp__2_i_21/CO[3]
                         net (fo=1, routed)           0.009    11.547    denom_gain1_mul_temp__2_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  denom_gain1_mul_temp_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.661    denom_gain1_mul_temp_i_31_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  denom_gain1_mul_temp_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.775    denom_gain1_mul_temp_i_30_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.014 r  denom_gain1_mul_temp_i_29/O[2]
                         net (fo=1, routed)           1.063    13.078    denom_gain1_mul_temp__18[71]
    SLICE_X47Y27         LUT2 (Prop_lut2_I1_O)        0.302    13.380 r  denom_gain1_mul_temp_i_18/O
                         net (fo=1, routed)           0.000    13.380    denom_gain1_mul_temp_i_18_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.781 r  denom_gain1_mul_temp_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.781    denom_gain1_mul_temp_i_4_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.110 r  denom_gain1_mul_temp_i_3/O[3]
                         net (fo=11, routed)          1.660    15.770    s_denom_acc_out1[43]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033    19.803 r  nume_gain_b0_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    19.805    nume_gain_b0_mul_temp_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.518 r  nume_gain_b0_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.520    nume_gain_b0_mul_temp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    23.038 r  nume_gain_b0_mul_temp__1/P[1]
                         net (fo=3, routed)           1.587    24.625    nume_gain_b0_mul_temp__1_n_104
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.157    24.782 r  Unit_Delay_out1[27]_i_10/O
                         net (fo=2, routed)           0.816    25.598    Unit_Delay_out1[27]_i_10_n_0
    SLICE_X54Y34         LUT4 (Prop_lut4_I3_O)        0.355    25.953 r  Unit_Delay_out1[27]_i_14/O
                         net (fo=1, routed)           0.000    25.953    Unit_Delay_out1[27]_i_14_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.466 r  Unit_Delay_out1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.466    Unit_Delay_out1_reg[27]_i_2_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.583 r  PV[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.583    PV[0]_INST_0_i_7_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.802 r  PV[0]_INST_0_i_2/O[0]
                         net (fo=2, routed)           0.870    27.671    s_nume_gain_b0[29]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.295    27.966 r  PV[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    27.966    PV[0]_INST_0_i_10_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.516 r  PV[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    PV[0]_INST_0_i_1_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.630 r  PV[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    28.630    PV[0]_INST_0_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.744 r  PV[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    28.744    PV[4]_INST_0_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    28.979 r  PV[8]_INST_0/O[0]
                         net (fo=1, unset)            0.973    29.952    PV[8]
                                                                      r  PV[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 denom_gain1_mul_temp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PV[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.978ns  (logic 19.582ns (67.575%)  route 9.396ns (32.425%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=5 LUT2=2 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    DSP48_X1Y8           DSP48E1                                      r  denom_gain1_mul_temp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  denom_gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    denom_gain1_mul_temp__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.696 r  denom_gain1_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     6.752    denom_gain1_mul_temp__2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.270 r  denom_gain1_mul_temp__3/P[2]
                         net (fo=2, routed)           1.061     9.331    denom_gain1_mul_temp__3_n_103
    SLICE_X52Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.455 r  denom_gain1_mul_temp__2_i_35/O
                         net (fo=2, routed)           1.296    10.750    denom_gain1_mul_temp__2_i_35_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I3_O)        0.124    10.874 r  denom_gain1_mul_temp__2_i_39/O
                         net (fo=1, routed)           0.000    10.874    denom_gain1_mul_temp__2_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.424 r  denom_gain1_mul_temp__2_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.424    denom_gain1_mul_temp__2_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.538 r  denom_gain1_mul_temp__2_i_21/CO[3]
                         net (fo=1, routed)           0.009    11.547    denom_gain1_mul_temp__2_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  denom_gain1_mul_temp_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.661    denom_gain1_mul_temp_i_31_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  denom_gain1_mul_temp_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.775    denom_gain1_mul_temp_i_30_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.014 r  denom_gain1_mul_temp_i_29/O[2]
                         net (fo=1, routed)           1.063    13.078    denom_gain1_mul_temp__18[71]
    SLICE_X47Y27         LUT2 (Prop_lut2_I1_O)        0.302    13.380 r  denom_gain1_mul_temp_i_18/O
                         net (fo=1, routed)           0.000    13.380    denom_gain1_mul_temp_i_18_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.781 r  denom_gain1_mul_temp_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.781    denom_gain1_mul_temp_i_4_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.110 r  denom_gain1_mul_temp_i_3/O[3]
                         net (fo=11, routed)          1.660    15.770    s_denom_acc_out1[43]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033    19.803 r  nume_gain_b0_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    19.805    nume_gain_b0_mul_temp_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.518 r  nume_gain_b0_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.520    nume_gain_b0_mul_temp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    23.038 r  nume_gain_b0_mul_temp__1/P[1]
                         net (fo=3, routed)           1.587    24.625    nume_gain_b0_mul_temp__1_n_104
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.157    24.782 r  Unit_Delay_out1[27]_i_10/O
                         net (fo=2, routed)           0.816    25.598    Unit_Delay_out1[27]_i_10_n_0
    SLICE_X54Y34         LUT4 (Prop_lut4_I3_O)        0.355    25.953 r  Unit_Delay_out1[27]_i_14/O
                         net (fo=1, routed)           0.000    25.953    Unit_Delay_out1[27]_i_14_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.466 r  Unit_Delay_out1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.466    Unit_Delay_out1_reg[27]_i_2_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.583 r  PV[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.583    PV[0]_INST_0_i_7_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.802 r  PV[0]_INST_0_i_2/O[0]
                         net (fo=2, routed)           0.870    27.671    s_nume_gain_b0[29]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.295    27.966 r  PV[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    27.966    PV[0]_INST_0_i_10_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.516 r  PV[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    PV[0]_INST_0_i_1_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.630 r  PV[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    28.630    PV[0]_INST_0_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    28.978 r  PV[4]_INST_0/O[1]
                         net (fo=1, unset)            0.973    29.951    PV[5]
                                                                      r  PV[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 denom_gain1_mul_temp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PV[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.959ns  (logic 19.563ns (67.553%)  route 9.396ns (32.447%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=5 LUT2=2 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    DSP48_X1Y8           DSP48E1                                      r  denom_gain1_mul_temp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  denom_gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    denom_gain1_mul_temp__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.696 r  denom_gain1_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     6.752    denom_gain1_mul_temp__2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.270 r  denom_gain1_mul_temp__3/P[2]
                         net (fo=2, routed)           1.061     9.331    denom_gain1_mul_temp__3_n_103
    SLICE_X52Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.455 r  denom_gain1_mul_temp__2_i_35/O
                         net (fo=2, routed)           1.296    10.750    denom_gain1_mul_temp__2_i_35_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I3_O)        0.124    10.874 r  denom_gain1_mul_temp__2_i_39/O
                         net (fo=1, routed)           0.000    10.874    denom_gain1_mul_temp__2_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.424 r  denom_gain1_mul_temp__2_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.424    denom_gain1_mul_temp__2_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.538 r  denom_gain1_mul_temp__2_i_21/CO[3]
                         net (fo=1, routed)           0.009    11.547    denom_gain1_mul_temp__2_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  denom_gain1_mul_temp_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.661    denom_gain1_mul_temp_i_31_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  denom_gain1_mul_temp_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.775    denom_gain1_mul_temp_i_30_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.014 r  denom_gain1_mul_temp_i_29/O[2]
                         net (fo=1, routed)           1.063    13.078    denom_gain1_mul_temp__18[71]
    SLICE_X47Y27         LUT2 (Prop_lut2_I1_O)        0.302    13.380 r  denom_gain1_mul_temp_i_18/O
                         net (fo=1, routed)           0.000    13.380    denom_gain1_mul_temp_i_18_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.781 r  denom_gain1_mul_temp_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.781    denom_gain1_mul_temp_i_4_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.110 r  denom_gain1_mul_temp_i_3/O[3]
                         net (fo=11, routed)          1.660    15.770    s_denom_acc_out1[43]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033    19.803 r  nume_gain_b0_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    19.805    nume_gain_b0_mul_temp_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.518 r  nume_gain_b0_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.520    nume_gain_b0_mul_temp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    23.038 r  nume_gain_b0_mul_temp__1/P[1]
                         net (fo=3, routed)           1.587    24.625    nume_gain_b0_mul_temp__1_n_104
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.157    24.782 r  Unit_Delay_out1[27]_i_10/O
                         net (fo=2, routed)           0.816    25.598    Unit_Delay_out1[27]_i_10_n_0
    SLICE_X54Y34         LUT4 (Prop_lut4_I3_O)        0.355    25.953 r  Unit_Delay_out1[27]_i_14/O
                         net (fo=1, routed)           0.000    25.953    Unit_Delay_out1[27]_i_14_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.466 r  Unit_Delay_out1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.466    Unit_Delay_out1_reg[27]_i_2_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.583 r  PV[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.583    PV[0]_INST_0_i_7_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.802 r  PV[0]_INST_0_i_2/O[0]
                         net (fo=2, routed)           0.870    27.671    s_nume_gain_b0[29]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.295    27.966 r  PV[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    27.966    PV[0]_INST_0_i_10_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.516 r  PV[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    PV[0]_INST_0_i_1_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.630 r  PV[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    28.630    PV[0]_INST_0_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    28.959 r  PV[4]_INST_0/O[3]
                         net (fo=1, unset)            0.973    29.932    PV[7]
                                                                      r  PV[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 denom_gain1_mul_temp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PV[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.886ns  (logic 19.490ns (67.471%)  route 9.396ns (32.529%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=5 LUT2=2 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    DSP48_X1Y8           DSP48E1                                      r  denom_gain1_mul_temp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  denom_gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    denom_gain1_mul_temp__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.696 r  denom_gain1_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     6.752    denom_gain1_mul_temp__2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.270 r  denom_gain1_mul_temp__3/P[2]
                         net (fo=2, routed)           1.061     9.331    denom_gain1_mul_temp__3_n_103
    SLICE_X52Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.455 r  denom_gain1_mul_temp__2_i_35/O
                         net (fo=2, routed)           1.296    10.750    denom_gain1_mul_temp__2_i_35_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I3_O)        0.124    10.874 r  denom_gain1_mul_temp__2_i_39/O
                         net (fo=1, routed)           0.000    10.874    denom_gain1_mul_temp__2_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.424 r  denom_gain1_mul_temp__2_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.424    denom_gain1_mul_temp__2_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.538 r  denom_gain1_mul_temp__2_i_21/CO[3]
                         net (fo=1, routed)           0.009    11.547    denom_gain1_mul_temp__2_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  denom_gain1_mul_temp_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.661    denom_gain1_mul_temp_i_31_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  denom_gain1_mul_temp_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.775    denom_gain1_mul_temp_i_30_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.014 r  denom_gain1_mul_temp_i_29/O[2]
                         net (fo=1, routed)           1.063    13.078    denom_gain1_mul_temp__18[71]
    SLICE_X47Y27         LUT2 (Prop_lut2_I1_O)        0.302    13.380 r  denom_gain1_mul_temp_i_18/O
                         net (fo=1, routed)           0.000    13.380    denom_gain1_mul_temp_i_18_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.781 r  denom_gain1_mul_temp_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.781    denom_gain1_mul_temp_i_4_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.110 r  denom_gain1_mul_temp_i_3/O[3]
                         net (fo=11, routed)          1.660    15.770    s_denom_acc_out1[43]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033    19.803 r  nume_gain_b0_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    19.805    nume_gain_b0_mul_temp_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.518 r  nume_gain_b0_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.520    nume_gain_b0_mul_temp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    23.038 r  nume_gain_b0_mul_temp__1/P[1]
                         net (fo=3, routed)           1.587    24.625    nume_gain_b0_mul_temp__1_n_104
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.157    24.782 r  Unit_Delay_out1[27]_i_10/O
                         net (fo=2, routed)           0.816    25.598    Unit_Delay_out1[27]_i_10_n_0
    SLICE_X54Y34         LUT4 (Prop_lut4_I3_O)        0.355    25.953 r  Unit_Delay_out1[27]_i_14/O
                         net (fo=1, routed)           0.000    25.953    Unit_Delay_out1[27]_i_14_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.466 r  Unit_Delay_out1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.466    Unit_Delay_out1_reg[27]_i_2_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.583 r  PV[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.583    PV[0]_INST_0_i_7_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.802 r  PV[0]_INST_0_i_2/O[0]
                         net (fo=2, routed)           0.870    27.671    s_nume_gain_b0[29]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.295    27.966 r  PV[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    27.966    PV[0]_INST_0_i_10_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.516 r  PV[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    PV[0]_INST_0_i_1_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.630 r  PV[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    28.630    PV[0]_INST_0_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    28.886 r  PV[4]_INST_0/O[2]
                         net (fo=1, unset)            0.973    29.859    PV[6]
                                                                      r  PV[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 denom_gain1_mul_temp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PV[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.865ns  (logic 19.469ns (67.448%)  route 9.396ns (32.552%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=5 LUT2=2 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    DSP48_X1Y8           DSP48E1                                      r  denom_gain1_mul_temp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  denom_gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    denom_gain1_mul_temp__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.696 r  denom_gain1_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     6.752    denom_gain1_mul_temp__2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.270 r  denom_gain1_mul_temp__3/P[2]
                         net (fo=2, routed)           1.061     9.331    denom_gain1_mul_temp__3_n_103
    SLICE_X52Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.455 r  denom_gain1_mul_temp__2_i_35/O
                         net (fo=2, routed)           1.296    10.750    denom_gain1_mul_temp__2_i_35_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I3_O)        0.124    10.874 r  denom_gain1_mul_temp__2_i_39/O
                         net (fo=1, routed)           0.000    10.874    denom_gain1_mul_temp__2_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.424 r  denom_gain1_mul_temp__2_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.424    denom_gain1_mul_temp__2_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.538 r  denom_gain1_mul_temp__2_i_21/CO[3]
                         net (fo=1, routed)           0.009    11.547    denom_gain1_mul_temp__2_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  denom_gain1_mul_temp_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.661    denom_gain1_mul_temp_i_31_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  denom_gain1_mul_temp_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.775    denom_gain1_mul_temp_i_30_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.014 r  denom_gain1_mul_temp_i_29/O[2]
                         net (fo=1, routed)           1.063    13.078    denom_gain1_mul_temp__18[71]
    SLICE_X47Y27         LUT2 (Prop_lut2_I1_O)        0.302    13.380 r  denom_gain1_mul_temp_i_18/O
                         net (fo=1, routed)           0.000    13.380    denom_gain1_mul_temp_i_18_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.781 r  denom_gain1_mul_temp_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.781    denom_gain1_mul_temp_i_4_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.110 r  denom_gain1_mul_temp_i_3/O[3]
                         net (fo=11, routed)          1.660    15.770    s_denom_acc_out1[43]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033    19.803 r  nume_gain_b0_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    19.805    nume_gain_b0_mul_temp_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.518 r  nume_gain_b0_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.520    nume_gain_b0_mul_temp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    23.038 r  nume_gain_b0_mul_temp__1/P[1]
                         net (fo=3, routed)           1.587    24.625    nume_gain_b0_mul_temp__1_n_104
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.157    24.782 r  Unit_Delay_out1[27]_i_10/O
                         net (fo=2, routed)           0.816    25.598    Unit_Delay_out1[27]_i_10_n_0
    SLICE_X54Y34         LUT4 (Prop_lut4_I3_O)        0.355    25.953 r  Unit_Delay_out1[27]_i_14/O
                         net (fo=1, routed)           0.000    25.953    Unit_Delay_out1[27]_i_14_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.466 r  Unit_Delay_out1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.466    Unit_Delay_out1_reg[27]_i_2_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.583 r  PV[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.583    PV[0]_INST_0_i_7_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.802 r  PV[0]_INST_0_i_2/O[0]
                         net (fo=2, routed)           0.870    27.671    s_nume_gain_b0[29]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.295    27.966 r  PV[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    27.966    PV[0]_INST_0_i_10_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.516 r  PV[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    PV[0]_INST_0_i_1_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.630 r  PV[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    28.630    PV[0]_INST_0_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    28.865 r  PV[4]_INST_0/O[0]
                         net (fo=1, unset)            0.973    29.838    PV[4]
                                                                      r  PV[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 denom_gain1_mul_temp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PV[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.864ns  (logic 19.468ns (67.446%)  route 9.396ns (32.554%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=5 LUT2=2 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    DSP48_X1Y8           DSP48E1                                      r  denom_gain1_mul_temp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  denom_gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    denom_gain1_mul_temp__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.696 r  denom_gain1_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     6.752    denom_gain1_mul_temp__2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.270 r  denom_gain1_mul_temp__3/P[2]
                         net (fo=2, routed)           1.061     9.331    denom_gain1_mul_temp__3_n_103
    SLICE_X52Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.455 r  denom_gain1_mul_temp__2_i_35/O
                         net (fo=2, routed)           1.296    10.750    denom_gain1_mul_temp__2_i_35_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I3_O)        0.124    10.874 r  denom_gain1_mul_temp__2_i_39/O
                         net (fo=1, routed)           0.000    10.874    denom_gain1_mul_temp__2_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.424 r  denom_gain1_mul_temp__2_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.424    denom_gain1_mul_temp__2_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.538 r  denom_gain1_mul_temp__2_i_21/CO[3]
                         net (fo=1, routed)           0.009    11.547    denom_gain1_mul_temp__2_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  denom_gain1_mul_temp_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.661    denom_gain1_mul_temp_i_31_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  denom_gain1_mul_temp_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.775    denom_gain1_mul_temp_i_30_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.014 r  denom_gain1_mul_temp_i_29/O[2]
                         net (fo=1, routed)           1.063    13.078    denom_gain1_mul_temp__18[71]
    SLICE_X47Y27         LUT2 (Prop_lut2_I1_O)        0.302    13.380 r  denom_gain1_mul_temp_i_18/O
                         net (fo=1, routed)           0.000    13.380    denom_gain1_mul_temp_i_18_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.781 r  denom_gain1_mul_temp_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.781    denom_gain1_mul_temp_i_4_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.110 r  denom_gain1_mul_temp_i_3/O[3]
                         net (fo=11, routed)          1.660    15.770    s_denom_acc_out1[43]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033    19.803 r  nume_gain_b0_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    19.805    nume_gain_b0_mul_temp_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.518 r  nume_gain_b0_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.520    nume_gain_b0_mul_temp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    23.038 r  nume_gain_b0_mul_temp__1/P[1]
                         net (fo=3, routed)           1.587    24.625    nume_gain_b0_mul_temp__1_n_104
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.157    24.782 r  Unit_Delay_out1[27]_i_10/O
                         net (fo=2, routed)           0.816    25.598    Unit_Delay_out1[27]_i_10_n_0
    SLICE_X54Y34         LUT4 (Prop_lut4_I3_O)        0.355    25.953 r  Unit_Delay_out1[27]_i_14/O
                         net (fo=1, routed)           0.000    25.953    Unit_Delay_out1[27]_i_14_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.466 r  Unit_Delay_out1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.466    Unit_Delay_out1_reg[27]_i_2_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.583 r  PV[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.583    PV[0]_INST_0_i_7_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.802 r  PV[0]_INST_0_i_2/O[0]
                         net (fo=2, routed)           0.870    27.671    s_nume_gain_b0[29]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.295    27.966 r  PV[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    27.966    PV[0]_INST_0_i_10_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.516 r  PV[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    PV[0]_INST_0_i_1_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    28.864 r  PV[0]_INST_0/O[1]
                         net (fo=1, unset)            0.973    29.837    PV[1]
                                                                      r  PV[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 denom_gain1_mul_temp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PV[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.845ns  (logic 19.449ns (67.425%)  route 9.396ns (32.575%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=5 LUT2=2 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    DSP48_X1Y8           DSP48E1                                      r  denom_gain1_mul_temp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  denom_gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    denom_gain1_mul_temp__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.696 r  denom_gain1_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     6.752    denom_gain1_mul_temp__2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.270 r  denom_gain1_mul_temp__3/P[2]
                         net (fo=2, routed)           1.061     9.331    denom_gain1_mul_temp__3_n_103
    SLICE_X52Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.455 r  denom_gain1_mul_temp__2_i_35/O
                         net (fo=2, routed)           1.296    10.750    denom_gain1_mul_temp__2_i_35_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I3_O)        0.124    10.874 r  denom_gain1_mul_temp__2_i_39/O
                         net (fo=1, routed)           0.000    10.874    denom_gain1_mul_temp__2_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.424 r  denom_gain1_mul_temp__2_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.424    denom_gain1_mul_temp__2_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.538 r  denom_gain1_mul_temp__2_i_21/CO[3]
                         net (fo=1, routed)           0.009    11.547    denom_gain1_mul_temp__2_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  denom_gain1_mul_temp_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.661    denom_gain1_mul_temp_i_31_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  denom_gain1_mul_temp_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.775    denom_gain1_mul_temp_i_30_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.014 r  denom_gain1_mul_temp_i_29/O[2]
                         net (fo=1, routed)           1.063    13.078    denom_gain1_mul_temp__18[71]
    SLICE_X47Y27         LUT2 (Prop_lut2_I1_O)        0.302    13.380 r  denom_gain1_mul_temp_i_18/O
                         net (fo=1, routed)           0.000    13.380    denom_gain1_mul_temp_i_18_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.781 r  denom_gain1_mul_temp_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.781    denom_gain1_mul_temp_i_4_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.110 r  denom_gain1_mul_temp_i_3/O[3]
                         net (fo=11, routed)          1.660    15.770    s_denom_acc_out1[43]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033    19.803 r  nume_gain_b0_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    19.805    nume_gain_b0_mul_temp_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.518 r  nume_gain_b0_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.520    nume_gain_b0_mul_temp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    23.038 r  nume_gain_b0_mul_temp__1/P[1]
                         net (fo=3, routed)           1.587    24.625    nume_gain_b0_mul_temp__1_n_104
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.157    24.782 r  Unit_Delay_out1[27]_i_10/O
                         net (fo=2, routed)           0.816    25.598    Unit_Delay_out1[27]_i_10_n_0
    SLICE_X54Y34         LUT4 (Prop_lut4_I3_O)        0.355    25.953 r  Unit_Delay_out1[27]_i_14/O
                         net (fo=1, routed)           0.000    25.953    Unit_Delay_out1[27]_i_14_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.466 r  Unit_Delay_out1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.466    Unit_Delay_out1_reg[27]_i_2_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.583 r  PV[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.583    PV[0]_INST_0_i_7_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.802 r  PV[0]_INST_0_i_2/O[0]
                         net (fo=2, routed)           0.870    27.671    s_nume_gain_b0[29]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.295    27.966 r  PV[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    27.966    PV[0]_INST_0_i_10_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.516 r  PV[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    PV[0]_INST_0_i_1_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    28.845 r  PV[0]_INST_0/O[3]
                         net (fo=1, unset)            0.973    29.818    PV[3]
                                                                      r  PV[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 denom_gain1_mul_temp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PV[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.772ns  (logic 19.376ns (67.342%)  route 9.396ns (32.658%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=5 LUT2=2 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    DSP48_X1Y8           DSP48E1                                      r  denom_gain1_mul_temp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  denom_gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    denom_gain1_mul_temp__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.696 r  denom_gain1_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     6.752    denom_gain1_mul_temp__2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.270 r  denom_gain1_mul_temp__3/P[2]
                         net (fo=2, routed)           1.061     9.331    denom_gain1_mul_temp__3_n_103
    SLICE_X52Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.455 r  denom_gain1_mul_temp__2_i_35/O
                         net (fo=2, routed)           1.296    10.750    denom_gain1_mul_temp__2_i_35_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I3_O)        0.124    10.874 r  denom_gain1_mul_temp__2_i_39/O
                         net (fo=1, routed)           0.000    10.874    denom_gain1_mul_temp__2_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.424 r  denom_gain1_mul_temp__2_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.424    denom_gain1_mul_temp__2_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.538 r  denom_gain1_mul_temp__2_i_21/CO[3]
                         net (fo=1, routed)           0.009    11.547    denom_gain1_mul_temp__2_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  denom_gain1_mul_temp_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.661    denom_gain1_mul_temp_i_31_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  denom_gain1_mul_temp_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.775    denom_gain1_mul_temp_i_30_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.014 r  denom_gain1_mul_temp_i_29/O[2]
                         net (fo=1, routed)           1.063    13.078    denom_gain1_mul_temp__18[71]
    SLICE_X47Y27         LUT2 (Prop_lut2_I1_O)        0.302    13.380 r  denom_gain1_mul_temp_i_18/O
                         net (fo=1, routed)           0.000    13.380    denom_gain1_mul_temp_i_18_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.781 r  denom_gain1_mul_temp_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.781    denom_gain1_mul_temp_i_4_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.110 r  denom_gain1_mul_temp_i_3/O[3]
                         net (fo=11, routed)          1.660    15.770    s_denom_acc_out1[43]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033    19.803 r  nume_gain_b0_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    19.805    nume_gain_b0_mul_temp_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.518 r  nume_gain_b0_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.520    nume_gain_b0_mul_temp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    23.038 r  nume_gain_b0_mul_temp__1/P[1]
                         net (fo=3, routed)           1.587    24.625    nume_gain_b0_mul_temp__1_n_104
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.157    24.782 r  Unit_Delay_out1[27]_i_10/O
                         net (fo=2, routed)           0.816    25.598    Unit_Delay_out1[27]_i_10_n_0
    SLICE_X54Y34         LUT4 (Prop_lut4_I3_O)        0.355    25.953 r  Unit_Delay_out1[27]_i_14/O
                         net (fo=1, routed)           0.000    25.953    Unit_Delay_out1[27]_i_14_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.466 r  Unit_Delay_out1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.466    Unit_Delay_out1_reg[27]_i_2_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.583 r  PV[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.583    PV[0]_INST_0_i_7_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.802 r  PV[0]_INST_0_i_2/O[0]
                         net (fo=2, routed)           0.870    27.671    s_nume_gain_b0[29]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.295    27.966 r  PV[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    27.966    PV[0]_INST_0_i_10_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.516 r  PV[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    PV[0]_INST_0_i_1_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    28.772 r  PV[0]_INST_0/O[2]
                         net (fo=1, unset)            0.973    29.745    PV[2]
                                                                      r  PV[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 denom_gain1_mul_temp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PV[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.751ns  (logic 19.355ns (67.319%)  route 9.396ns (32.681%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=5 LUT2=2 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
    DSP48_X1Y8           DSP48E1                                      r  denom_gain1_mul_temp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  denom_gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    denom_gain1_mul_temp__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.696 r  denom_gain1_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     6.752    denom_gain1_mul_temp__2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.270 r  denom_gain1_mul_temp__3/P[2]
                         net (fo=2, routed)           1.061     9.331    denom_gain1_mul_temp__3_n_103
    SLICE_X52Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.455 r  denom_gain1_mul_temp__2_i_35/O
                         net (fo=2, routed)           1.296    10.750    denom_gain1_mul_temp__2_i_35_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I3_O)        0.124    10.874 r  denom_gain1_mul_temp__2_i_39/O
                         net (fo=1, routed)           0.000    10.874    denom_gain1_mul_temp__2_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.424 r  denom_gain1_mul_temp__2_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.424    denom_gain1_mul_temp__2_i_22_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.538 r  denom_gain1_mul_temp__2_i_21/CO[3]
                         net (fo=1, routed)           0.009    11.547    denom_gain1_mul_temp__2_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  denom_gain1_mul_temp_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.661    denom_gain1_mul_temp_i_31_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  denom_gain1_mul_temp_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.775    denom_gain1_mul_temp_i_30_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.014 r  denom_gain1_mul_temp_i_29/O[2]
                         net (fo=1, routed)           1.063    13.078    denom_gain1_mul_temp__18[71]
    SLICE_X47Y27         LUT2 (Prop_lut2_I1_O)        0.302    13.380 r  denom_gain1_mul_temp_i_18/O
                         net (fo=1, routed)           0.000    13.380    denom_gain1_mul_temp_i_18_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.781 r  denom_gain1_mul_temp_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.781    denom_gain1_mul_temp_i_4_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.110 r  denom_gain1_mul_temp_i_3/O[3]
                         net (fo=11, routed)          1.660    15.770    s_denom_acc_out1[43]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033    19.803 r  nume_gain_b0_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    19.805    nume_gain_b0_mul_temp_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.518 r  nume_gain_b0_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.520    nume_gain_b0_mul_temp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    23.038 r  nume_gain_b0_mul_temp__1/P[1]
                         net (fo=3, routed)           1.587    24.625    nume_gain_b0_mul_temp__1_n_104
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.157    24.782 r  Unit_Delay_out1[27]_i_10/O
                         net (fo=2, routed)           0.816    25.598    Unit_Delay_out1[27]_i_10_n_0
    SLICE_X54Y34         LUT4 (Prop_lut4_I3_O)        0.355    25.953 r  Unit_Delay_out1[27]_i_14/O
                         net (fo=1, routed)           0.000    25.953    Unit_Delay_out1[27]_i_14_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.466 r  Unit_Delay_out1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.466    Unit_Delay_out1_reg[27]_i_2_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.583 r  PV[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.583    PV[0]_INST_0_i_7_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.802 r  PV[0]_INST_0_i_2/O[0]
                         net (fo=2, routed)           0.870    27.671    s_nume_gain_b0[29]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.295    27.966 r  PV[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    27.966    PV[0]_INST_0_i_10_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.516 r  PV[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    PV[0]_INST_0_i_1_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    28.751 r  PV[0]_INST_0/O[0]
                         net (fo=1, unset)            0.973    29.724    PV[0]
                                                                      r  PV[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Discrete_Time_Integrator1_x_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            i_action[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X29Y60         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Discrete_Time_Integrator1_x_reg_reg[32]/Q
                         net (fo=2, unset)            0.410     0.961    i_action[0]
                                                                      r  i_action[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Discrete_Time_Integrator1_x_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            i_action[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X29Y60         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Discrete_Time_Integrator1_x_reg_reg[33]/Q
                         net (fo=2, unset)            0.410     0.961    i_action[1]
                                                                      r  i_action[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Discrete_Time_Integrator1_x_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            i_action[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X29Y60         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Discrete_Time_Integrator1_x_reg_reg[34]/Q
                         net (fo=2, unset)            0.410     0.961    i_action[2]
                                                                      r  i_action[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Discrete_Time_Integrator1_x_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            i_action[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X29Y60         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Discrete_Time_Integrator1_x_reg_reg[35]/Q
                         net (fo=2, unset)            0.410     0.961    i_action[3]
                                                                      r  i_action[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Discrete_Time_Integrator1_x_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            i_action[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X29Y61         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Discrete_Time_Integrator1_x_reg_reg[36]/Q
                         net (fo=2, unset)            0.410     0.961    i_action[4]
                                                                      r  i_action[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Discrete_Time_Integrator1_x_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            i_action[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X29Y61         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Discrete_Time_Integrator1_x_reg_reg[37]/Q
                         net (fo=2, unset)            0.410     0.961    i_action[5]
                                                                      r  i_action[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Discrete_Time_Integrator1_x_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            i_action[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X29Y61         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Discrete_Time_Integrator1_x_reg_reg[38]/Q
                         net (fo=2, unset)            0.410     0.961    i_action[6]
                                                                      r  i_action[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Discrete_Time_Integrator1_x_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            i_action[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X29Y61         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Discrete_Time_Integrator1_x_reg_reg[39]/Q
                         net (fo=2, unset)            0.410     0.961    i_action[7]
                                                                      r  i_action[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Discrete_Time_Integrator1_x_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            i_action[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X29Y62         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Discrete_Time_Integrator1_x_reg_reg[40]/Q
                         net (fo=2, unset)            0.410     0.961    i_action[8]
                                                                      r  i_action[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Discrete_Time_Integrator1_x_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            i_action[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
    SLICE_X29Y62         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Discrete_Time_Integrator1_x_reg_reg[41]/Q
                         net (fo=2, unset)            0.410     0.961    i_action[9]
                                                                      r  i_action[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MWCLK

Max Delay           920 Endpoints
Min Delay           920 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        68.363ns  (logic 37.520ns (54.884%)  route 30.843ns (45.116%))
  Logic Levels:           64  (CARRY4=39 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.384 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    20.819    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    21.120 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    21.120    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.521 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.521    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.760 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    22.961    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    23.263 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    23.263    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.796 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    25.681    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    25.805 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    25.805    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.206 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.206    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.320 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.320    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.434 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.434    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.548 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.548    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.662 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.662    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.776 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.776    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.890 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.890    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.004 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.004    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.118 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.118    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.232 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.232    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.346 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.346    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.568 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    32.200    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    36.411 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    36.413    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.126 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    38.128    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.841 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    39.843    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    41.361 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    45.009    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    45.133 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    45.782    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    45.935 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    46.439    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    46.766 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    46.766    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.167 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.167    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.281 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.281    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.395 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    47.395    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.509 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    47.509    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.623 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.623    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.862 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    49.071    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    49.373 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    49.373    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.774 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.774    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.087 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    54.495    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    58.528 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    58.530    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    60.243 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    60.245    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    61.763 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    63.324    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    63.477 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    64.300    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    64.631 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    64.631    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    65.007 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.007    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.124 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.124    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.241 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.241    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.358 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.358    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.475 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.475    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.592 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.592    Discrete_Time_Integrator1_x_reg_reg[44]_i_2_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.709 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.709    Discrete_Time_Integrator1_x_reg_reg[48]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    65.948 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_2/O[2]
                         net (fo=17, routed)          1.248    67.196    in[55]
    SLICE_X29Y66         LUT2 (Prop_lut2_I0_O)        0.301    67.497 r  Discrete_Time_Integrator1_x_reg[56]_i_5/O
                         net (fo=1, routed)           0.000    67.497    Discrete_Time_Integrator1_x_reg[56]_i_5_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    68.029 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    68.029    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    68.363 r  Discrete_Time_Integrator1_x_reg_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    68.363    Discrete_Time_Integrator1_x_reg_reg[60]_i_1_n_6
    SLICE_X29Y67         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.924     0.924    clk
    SLICE_X29Y67         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[61]/C

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        68.342ns  (logic 37.499ns (54.870%)  route 30.843ns (45.130%))
  Logic Levels:           64  (CARRY4=39 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.384 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    20.819    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    21.120 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    21.120    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.521 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.521    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.760 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    22.961    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    23.263 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    23.263    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.796 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    25.681    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    25.805 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    25.805    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.206 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.206    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.320 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.320    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.434 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.434    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.548 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.548    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.662 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.662    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.776 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.776    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.890 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.890    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.004 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.004    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.118 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.118    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.232 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.232    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.346 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.346    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.568 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    32.200    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    36.411 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    36.413    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.126 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    38.128    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.841 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    39.843    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    41.361 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    45.009    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    45.133 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    45.782    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    45.935 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    46.439    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    46.766 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    46.766    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.167 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.167    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.281 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.281    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.395 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    47.395    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.509 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    47.509    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.623 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.623    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.862 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    49.071    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    49.373 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    49.373    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.774 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.774    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.087 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    54.495    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    58.528 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    58.530    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    60.243 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    60.245    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    61.763 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    63.324    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    63.477 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    64.300    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    64.631 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    64.631    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    65.007 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.007    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.124 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.124    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.241 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.241    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.358 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.358    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.475 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.475    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.592 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.592    Discrete_Time_Integrator1_x_reg_reg[44]_i_2_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.709 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.709    Discrete_Time_Integrator1_x_reg_reg[48]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    65.948 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_2/O[2]
                         net (fo=17, routed)          1.248    67.196    in[55]
    SLICE_X29Y66         LUT2 (Prop_lut2_I0_O)        0.301    67.497 r  Discrete_Time_Integrator1_x_reg[56]_i_5/O
                         net (fo=1, routed)           0.000    67.497    Discrete_Time_Integrator1_x_reg[56]_i_5_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    68.029 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    68.029    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    68.342 r  Discrete_Time_Integrator1_x_reg_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    68.342    Discrete_Time_Integrator1_x_reg_reg[60]_i_1_n_4
    SLICE_X29Y67         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.924     0.924    clk
    SLICE_X29Y67         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[63]/C

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        68.276ns  (logic 37.234ns (54.534%)  route 31.042ns (45.466%))
  Logic Levels:           63  (CARRY4=38 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.384 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    20.819    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    21.120 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    21.120    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.521 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.521    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.760 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    22.961    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    23.263 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    23.263    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.796 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    25.681    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    25.805 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    25.805    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.206 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.206    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.320 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.320    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.434 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.434    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.548 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.548    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.662 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.662    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.776 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.776    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.890 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.890    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.004 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.004    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.118 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.118    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.232 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.232    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.346 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.346    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.568 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    32.200    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    36.411 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    36.413    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.126 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    38.128    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.841 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    39.843    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    41.361 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    45.009    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    45.133 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    45.782    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    45.935 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    46.439    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    46.766 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    46.766    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.167 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.167    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.281 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.281    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.395 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    47.395    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.509 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    47.509    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.623 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.623    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.862 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    49.071    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    49.373 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    49.373    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.774 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.774    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.087 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    54.495    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    58.528 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    58.530    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    60.243 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    60.245    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    61.763 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    63.324    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    63.477 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    64.300    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    64.631 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    64.631    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    65.007 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.007    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.124 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.124    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.241 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.241    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.358 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.358    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.475 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.475    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.592 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.592    Discrete_Time_Integrator1_x_reg_reg[44]_i_2_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.709 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.709    Discrete_Time_Integrator1_x_reg_reg[48]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    65.948 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_2/O[2]
                         net (fo=17, routed)          1.447    67.395    in[55]
    SLICE_X29Y67         LUT2 (Prop_lut2_I0_O)        0.301    67.696 r  Discrete_Time_Integrator1_x_reg[60]_i_4/O
                         net (fo=1, routed)           0.000    67.696    Discrete_Time_Integrator1_x_reg[60]_i_4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    68.276 r  Discrete_Time_Integrator1_x_reg_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000    68.276    Discrete_Time_Integrator1_x_reg_reg[60]_i_1_n_5
    SLICE_X29Y67         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.924     0.924    clk
    SLICE_X29Y67         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[62]/C

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        68.252ns  (logic 37.409ns (54.811%)  route 30.843ns (45.190%))
  Logic Levels:           64  (CARRY4=39 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.384 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    20.819    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    21.120 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    21.120    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.521 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.521    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.760 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    22.961    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    23.263 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    23.263    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.796 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    25.681    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    25.805 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    25.805    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.206 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.206    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.320 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.320    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.434 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.434    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.548 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.548    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.662 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.662    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.776 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.776    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.890 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.890    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.004 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.004    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.118 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.118    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.232 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.232    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.346 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.346    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.568 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    32.200    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    36.411 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    36.413    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.126 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    38.128    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.841 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    39.843    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    41.361 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    45.009    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    45.133 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    45.782    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    45.935 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    46.439    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    46.766 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    46.766    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.167 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.167    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.281 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.281    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.395 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    47.395    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.509 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    47.509    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.623 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.623    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.862 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    49.071    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    49.373 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    49.373    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.774 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.774    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.087 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    54.495    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    58.528 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    58.530    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    60.243 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    60.245    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    61.763 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    63.324    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    63.477 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    64.300    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    64.631 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    64.631    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    65.007 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.007    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.124 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.124    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.241 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.241    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.358 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.358    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.475 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.475    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.592 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.592    Discrete_Time_Integrator1_x_reg_reg[44]_i_2_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.709 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.709    Discrete_Time_Integrator1_x_reg_reg[48]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    65.948 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_2/O[2]
                         net (fo=17, routed)          1.248    67.196    in[55]
    SLICE_X29Y66         LUT2 (Prop_lut2_I0_O)        0.301    67.497 r  Discrete_Time_Integrator1_x_reg[56]_i_5/O
                         net (fo=1, routed)           0.000    67.497    Discrete_Time_Integrator1_x_reg[56]_i_5_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    68.029 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    68.029    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    68.252 r  Discrete_Time_Integrator1_x_reg_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000    68.252    Discrete_Time_Integrator1_x_reg_reg[60]_i_1_n_7
    SLICE_X29Y67         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.924     0.924    clk
    SLICE_X29Y67         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[60]/C

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        68.200ns  (logic 37.482ns (54.959%)  route 30.718ns (45.041%))
  Logic Levels:           63  (CARRY4=38 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.384 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    20.819    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    21.120 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    21.120    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.521 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.521    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.760 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    22.961    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    23.263 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    23.263    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.796 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    25.681    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    25.805 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    25.805    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.206 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.206    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.320 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.320    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.434 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.434    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.548 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.548    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.662 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.662    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.776 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.776    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.890 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.890    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.004 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.004    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.118 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.118    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.232 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.232    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.346 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.346    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.568 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    32.200    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    36.411 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    36.413    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.126 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    38.128    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.841 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    39.843    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    41.361 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    45.009    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    45.133 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    45.782    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    45.935 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    46.439    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    46.766 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    46.766    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.167 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.167    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.281 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.281    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.395 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    47.395    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.509 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    47.509    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.623 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.623    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.862 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    49.071    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    49.373 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    49.373    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.774 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.774    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.087 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    54.495    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    58.528 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    58.530    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    60.243 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    60.245    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    61.763 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    63.324    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    63.477 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    64.300    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    64.631 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    64.631    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    65.007 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.007    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.124 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.124    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.241 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.241    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.358 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.358    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.475 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.475    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    65.790 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/O[3]
                         net (fo=2, routed)           1.123    66.913    in[48]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.307    67.220 r  Discrete_Time_Integrator1_x_reg[48]_i_6/O
                         net (fo=1, routed)           0.000    67.220    Discrete_Time_Integrator1_x_reg[48]_i_6_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.752 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.752    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.866 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.866    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    68.200 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000    68.200    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_6
    SLICE_X29Y66         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.924     0.924    clk
    SLICE_X29Y66         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[57]/C

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        68.179ns  (logic 37.461ns (54.945%)  route 30.718ns (45.055%))
  Logic Levels:           63  (CARRY4=38 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.384 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    20.819    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    21.120 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    21.120    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.521 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.521    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.760 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    22.961    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    23.263 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    23.263    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.796 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    25.681    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    25.805 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    25.805    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.206 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.206    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.320 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.320    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.434 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.434    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.548 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.548    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.662 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.662    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.776 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.776    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.890 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.890    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.004 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.004    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.118 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.118    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.232 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.232    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.346 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.346    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.568 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    32.200    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    36.411 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    36.413    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.126 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    38.128    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.841 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    39.843    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    41.361 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    45.009    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    45.133 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    45.782    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    45.935 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    46.439    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    46.766 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    46.766    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.167 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.167    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.281 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.281    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.395 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    47.395    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.509 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    47.509    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.623 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.623    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.862 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    49.071    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    49.373 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    49.373    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.774 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.774    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.087 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    54.495    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    58.528 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    58.530    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    60.243 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    60.245    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    61.763 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    63.324    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    63.477 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    64.300    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    64.631 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    64.631    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    65.007 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.007    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.124 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.124    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.241 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.241    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.358 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.358    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.475 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.475    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    65.790 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/O[3]
                         net (fo=2, routed)           1.123    66.913    in[48]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.307    67.220 r  Discrete_Time_Integrator1_x_reg[48]_i_6/O
                         net (fo=1, routed)           0.000    67.220    Discrete_Time_Integrator1_x_reg[48]_i_6_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.752 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.752    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.866 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.866    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    68.179 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000    68.179    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_4
    SLICE_X29Y66         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.924     0.924    clk
    SLICE_X29Y66         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[59]/C

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        68.105ns  (logic 37.387ns (54.896%)  route 30.718ns (45.104%))
  Logic Levels:           63  (CARRY4=38 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.384 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    20.819    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    21.120 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    21.120    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.521 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.521    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.760 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    22.961    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    23.263 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    23.263    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.796 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    25.681    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    25.805 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    25.805    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.206 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.206    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.320 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.320    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.434 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.434    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.548 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.548    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.662 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.662    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.776 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.776    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.890 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.890    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.004 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.004    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.118 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.118    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.232 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.232    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.346 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.346    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.568 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    32.200    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    36.411 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    36.413    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.126 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    38.128    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.841 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    39.843    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    41.361 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    45.009    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    45.133 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    45.782    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    45.935 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    46.439    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    46.766 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    46.766    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.167 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.167    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.281 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.281    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.395 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    47.395    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.509 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    47.509    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.623 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.623    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.862 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    49.071    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    49.373 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    49.373    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.774 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.774    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.087 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    54.495    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    58.528 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    58.530    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    60.243 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    60.245    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    61.763 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    63.324    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    63.477 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    64.300    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    64.631 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    64.631    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    65.007 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.007    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.124 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.124    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.241 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.241    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.358 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.358    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.475 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.475    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    65.790 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/O[3]
                         net (fo=2, routed)           1.123    66.913    in[48]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.307    67.220 r  Discrete_Time_Integrator1_x_reg[48]_i_6/O
                         net (fo=1, routed)           0.000    67.220    Discrete_Time_Integrator1_x_reg[48]_i_6_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.752 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.752    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.866 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.866    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    68.105 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000    68.105    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_5
    SLICE_X29Y66         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.924     0.924    clk
    SLICE_X29Y66         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[58]/C

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        68.089ns  (logic 37.371ns (54.885%)  route 30.718ns (45.115%))
  Logic Levels:           63  (CARRY4=38 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.384 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    20.819    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    21.120 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    21.120    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.521 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.521    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.760 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    22.961    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    23.263 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    23.263    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.796 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    25.681    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    25.805 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    25.805    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.206 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.206    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.320 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.320    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.434 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.434    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.548 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.548    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.662 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.662    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.776 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.776    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.890 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.890    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.004 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.004    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.118 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.118    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.232 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.232    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.346 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.346    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.568 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    32.200    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    36.411 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    36.413    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.126 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    38.128    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.841 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    39.843    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    41.361 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    45.009    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    45.133 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    45.782    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    45.935 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    46.439    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    46.766 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    46.766    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.167 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.167    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.281 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.281    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.395 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    47.395    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.509 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    47.509    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.623 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.623    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.862 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    49.071    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    49.373 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    49.373    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.774 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.774    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.087 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    54.495    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    58.528 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    58.530    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    60.243 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    60.245    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    61.763 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    63.324    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    63.477 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    64.300    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    64.631 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    64.631    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    65.007 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.007    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.124 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.124    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.241 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.241    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.358 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.358    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.475 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.475    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    65.790 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/O[3]
                         net (fo=2, routed)           1.123    66.913    in[48]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.307    67.220 r  Discrete_Time_Integrator1_x_reg[48]_i_6/O
                         net (fo=1, routed)           0.000    67.220    Discrete_Time_Integrator1_x_reg[48]_i_6_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.752 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.752    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.866 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.866    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    68.089 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000    68.089    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_7
    SLICE_X29Y66         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.924     0.924    clk
    SLICE_X29Y66         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[56]/C

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        68.086ns  (logic 37.368ns (54.883%)  route 30.718ns (45.117%))
  Logic Levels:           62  (CARRY4=37 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.384 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    20.819    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    21.120 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    21.120    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.521 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.521    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.760 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    22.961    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    23.263 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    23.263    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.796 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    25.681    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    25.805 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    25.805    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.206 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.206    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.320 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.320    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.434 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.434    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.548 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.548    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.662 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.662    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.776 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.776    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.890 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.890    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.004 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.004    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.118 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.118    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.232 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.232    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.346 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.346    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.568 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    32.200    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    36.411 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    36.413    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.126 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    38.128    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.841 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    39.843    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    41.361 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    45.009    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    45.133 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    45.782    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    45.935 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    46.439    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    46.766 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    46.766    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.167 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.167    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.281 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.281    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.395 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    47.395    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.509 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    47.509    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.623 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.623    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.862 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    49.071    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    49.373 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    49.373    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.774 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.774    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.087 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    54.495    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    58.528 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    58.530    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    60.243 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    60.245    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    61.763 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    63.324    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    63.477 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    64.300    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    64.631 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    64.631    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    65.007 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.007    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.124 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.124    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.241 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.241    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.358 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.358    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.475 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.475    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    65.790 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/O[3]
                         net (fo=2, routed)           1.123    66.913    in[48]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.307    67.220 r  Discrete_Time_Integrator1_x_reg[48]_i_6/O
                         net (fo=1, routed)           0.000    67.220    Discrete_Time_Integrator1_x_reg[48]_i_6_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.752 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.752    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    68.086 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000    68.086    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_6
    SLICE_X29Y65         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.924     0.924    clk
    SLICE_X29Y65         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[53]/C

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        68.065ns  (logic 37.347ns (54.870%)  route 30.718ns (45.131%))
  Logic Levels:           62  (CARRY4=37 DSP48E1=11 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, routed)           0.000     1.097    Product1_mul_temp__1_i_65_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.647    Product1_mul_temp__1_i_10_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    Product1_mul_temp__1_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.875    Product1_mul_temp__1_i_8_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.114 r  Product1_mul_temp__1_i_7/O[2]
                         net (fo=128, routed)         2.455     4.569    Add_out1[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     8.783 r  Product_mul_temp__10/PCOUT[47]
                         net (fo=1, routed)           0.002     8.785    Product_mul_temp__10_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.498 r  Product_mul_temp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.500    Product_mul_temp__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.213 r  Product_mul_temp__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.215    Product_mul_temp__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518    13.733 r  Product_mul_temp__13/P[47]
                         net (fo=4, routed)           2.611    16.344    Product_mul_temp__13_n_58
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.153    16.497 r  gain_mul_temp_1_i_99/O
                         net (fo=3, routed)           0.972    17.469    gain_mul_temp_1_i_99_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I2_O)        0.360    17.829 r  gain_mul_temp_1_i_60/O
                         net (fo=2, routed)           0.613    18.442    gain_mul_temp_1_i_60_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.327    18.769 r  gain_mul_temp_1_i_64/O
                         net (fo=1, routed)           0.000    18.769    gain_mul_temp_1_i_64_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.145 r  gain_mul_temp_1_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.145    gain_mul_temp_1_i_29_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.384 r  gain_mul_temp_1_i_24/O[2]
                         net (fo=2, routed)           1.436    20.819    Product_out1[55]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.301    21.120 r  gain_mul_temp_1_i_30/O
                         net (fo=1, routed)           0.000    21.120    gain_mul_temp_1_i_30_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.521 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.521    gain_mul_temp_1_i_16_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.760 r  gain_mul_temp_1_i_15/O[2]
                         net (fo=7, routed)           1.201    22.961    Add1_out1[58]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.302    23.263 r  MV[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    23.263    MV[9]_INST_0_i_15_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.796 f  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, routed)         1.885    25.681    Saturation_out12
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124    25.805 r  Product2_mul_temp__8_i_33/O
                         net (fo=1, routed)           0.000    25.805    Product2_mul_temp__8_i_33_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.206 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.206    Product2_mul_temp__8_i_4_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.320 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.320    Product2_mul_temp__8_i_3_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.434 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.434    Product2_mul_temp__8_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.548 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.548    Product2_mul_temp__8_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.662 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.662    Product2_mul_temp__4_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.776 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.776    Product2_mul_temp__4_i_3_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.890 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.890    Product2_mul_temp__4_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.004 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.004    Product2_mul_temp__4_i_1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.118 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.118    Product2_mul_temp__0_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.232 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.232    Product2_mul_temp__0_i_3_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.346 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.346    Product2_mul_temp__0_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.568 r  Product2_mul_temp__0_i_1/O[0]
                         net (fo=4, routed)           4.632    32.200    Add3_out1[44]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.211    36.411 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.002    36.413    Product2_mul_temp__2_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.126 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    38.128    Product2_mul_temp__3_n_106
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    39.841 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    39.843    Product2_mul_temp__4_n_106
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    41.361 r  Product2_mul_temp__5/P[3]
                         net (fo=3, routed)           3.648    45.009    Product2_mul_temp__5_n_102
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    45.133 r  gain_mul_temp__0_i_135/O
                         net (fo=2, routed)           0.649    45.782    gain_mul_temp__0_i_135_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.153    45.935 r  gain_mul_temp__0_i_74/O
                         net (fo=2, routed)           0.504    46.439    gain_mul_temp__0_i_74_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.327    46.766 r  gain_mul_temp__0_i_78/O
                         net (fo=1, routed)           0.000    46.766    gain_mul_temp__0_i_78_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.167 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.167    gain_mul_temp__0_i_42_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.281 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.281    gain_mul_temp__0_i_33_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.395 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, routed)           0.000    47.395    gain_mul_temp_i_67_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.509 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, routed)           0.000    47.509    gain_mul_temp_i_58_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.623 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.623    gain_mul_temp_i_49_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.862 r  gain_mul_temp_i_40/O[2]
                         net (fo=1, routed)           1.209    49.071    Product2_out1[59]
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.302    49.373 r  gain_mul_temp_i_12/O
                         net (fo=1, routed)           0.000    49.373    gain_mul_temp_i_12_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.774 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.774    gain_mul_temp_i_2_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.087 r  gain_mul_temp_i_1/O[3]
                         net (fo=30, routed)          4.408    54.495    Discrete_Time_Integrator1_indtc[63]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    58.528 r  gain_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    58.530    gain_mul_temp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    60.243 r  gain_mul_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    60.245    gain_mul_temp__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    61.763 r  gain_mul_temp__1/P[1]
                         net (fo=4, routed)           1.561    63.324    gain_mul_temp__1_n_104
    SLICE_X12Y63         LUT4 (Prop_lut4_I1_O)        0.153    63.477 r  Discrete_Time_Integrator1_x_reg[24]_i_7/O
                         net (fo=2, routed)           0.822    64.300    Discrete_Time_Integrator1_x_reg[24]_i_7_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.331    64.631 r  Discrete_Time_Integrator1_x_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    64.631    Discrete_Time_Integrator1_x_reg[24]_i_11_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    65.007 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.007    Discrete_Time_Integrator1_x_reg_reg[24]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.124 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.124    Discrete_Time_Integrator1_x_reg_reg[35]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.241 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.241    Discrete_Time_Integrator1_x_reg_reg[39]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.358 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.358    Discrete_Time_Integrator1_x_reg_reg[41]_i_3_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.475 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.475    Discrete_Time_Integrator1_x_reg_reg[41]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    65.790 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_2/O[3]
                         net (fo=2, routed)           1.123    66.913    in[48]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.307    67.220 r  Discrete_Time_Integrator1_x_reg[48]_i_6/O
                         net (fo=1, routed)           0.000    67.220    Discrete_Time_Integrator1_x_reg[48]_i_6_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.752 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.752    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    68.065 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/O[3]
                         net (fo=1, routed)           0.000    68.065    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_4
    SLICE_X29Y65         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.924     0.924    clk
    SLICE_X29Y65         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[55]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=230, unset)          0.410     0.410    clk_enable
    SLICE_X29Y52         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X29Y52         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset_x (IN)
                         net (fo=230, unset)          0.410     0.410    reset_x
    SLICE_X29Y52         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X29Y52         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=230, unset)          0.410     0.410    clk_enable
    SLICE_X29Y54         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X29Y54         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[10]/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset_x (IN)
                         net (fo=230, unset)          0.410     0.410    reset_x
    SLICE_X29Y54         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X29Y54         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[10]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=230, unset)          0.410     0.410    clk_enable
    SLICE_X29Y54         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X29Y54         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[11]/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset_x (IN)
                         net (fo=230, unset)          0.410     0.410    reset_x
    SLICE_X29Y54         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X29Y54         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[11]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=230, unset)          0.410     0.410    clk_enable
    SLICE_X29Y55         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X29Y55         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[12]/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset_x (IN)
                         net (fo=230, unset)          0.410     0.410    reset_x
    SLICE_X29Y55         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X29Y55         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[12]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=230, unset)          0.410     0.410    clk_enable
    SLICE_X29Y55         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X29Y55         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[13]/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset_x (IN)
                         net (fo=230, unset)          0.410     0.410    reset_x
    SLICE_X29Y55         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
    SLICE_X29Y55         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[13]/C





