/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  reg [4:0] _02_;
  reg [14:0] _03_;
  wire [6:0] _04_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [33:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [37:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [10:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_51z;
  wire [5:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire [17:0] celloutsig_0_72z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_89z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire [6:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_3z[2] & celloutsig_0_4z);
  assign celloutsig_0_23z = ~(celloutsig_0_12z[3] & celloutsig_0_4z);
  assign celloutsig_0_36z = ~((_00_ | celloutsig_0_29z) & celloutsig_0_22z[7]);
  assign celloutsig_1_15z = ~((celloutsig_1_7z | celloutsig_1_0z[1]) & celloutsig_1_11z[2]);
  assign celloutsig_0_31z = in_data[75] ^ celloutsig_0_12z[1];
  assign celloutsig_0_33z = { celloutsig_0_7z[4], _01_[9:2], celloutsig_0_6z, celloutsig_0_17z } + { celloutsig_0_30z[3:2], celloutsig_0_14z, celloutsig_0_24z };
  assign celloutsig_1_2z = in_data[184:181] + celloutsig_1_0z[4:1];
  assign celloutsig_1_11z = { celloutsig_1_2z[1:0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_4z } + { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_3z[2:1], celloutsig_0_1z, celloutsig_0_3z } + { celloutsig_0_3z[3], celloutsig_0_5z };
  assign celloutsig_1_13z = { celloutsig_1_3z[8:4], celloutsig_1_2z, celloutsig_1_9z } + { celloutsig_1_6z[6:4], celloutsig_1_11z, celloutsig_1_10z };
  reg [7:0] _15_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _15_ <= 8'h00;
    else _15_ <= in_data[8:1];
  assign _01_[9:2] = _15_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_33z[7:4], celloutsig_0_25z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 15'h0000;
    else _03_ <= { celloutsig_1_13z[6:2], celloutsig_1_9z, celloutsig_1_5z };
  reg [6:0] _18_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 7'h00;
    else _18_ <= celloutsig_0_22z[8:2];
  assign { _04_[6:5], _00_, _04_[3:0] } = _18_;
  assign celloutsig_1_19z = { celloutsig_1_18z[2], celloutsig_1_16z, celloutsig_1_15z } >= { celloutsig_1_11z[1:0], celloutsig_1_17z };
  assign celloutsig_0_10z = { celloutsig_0_5z[5:1], celloutsig_0_4z, _01_[9:2] } >= { _01_[6], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_18z = { _01_[8:2], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_14z } >= { celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_0_39z = celloutsig_0_37z[32:18] > { celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_11z };
  assign celloutsig_1_1z = { in_data[114:106], celloutsig_1_0z } > in_data[126:113];
  assign celloutsig_1_4z = celloutsig_1_3z[8:0] > { celloutsig_1_3z[9:6], celloutsig_1_0z };
  assign celloutsig_0_11z = { _01_[6:2], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_8z } > { celloutsig_0_9z[2:0], _01_[9:2], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_17z = ! { celloutsig_0_5z[5:1], celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_21z = ! celloutsig_0_8z[9:4];
  assign celloutsig_0_29z = ! celloutsig_0_27z[5:0];
  assign celloutsig_0_44z = { celloutsig_0_34z, celloutsig_0_35z, celloutsig_0_39z, celloutsig_0_32z, celloutsig_0_13z } < celloutsig_0_15z[20:10];
  assign celloutsig_0_90z = _02_[4:2] < celloutsig_0_72z[13:11];
  assign celloutsig_1_16z = { _03_[14:2], celloutsig_1_9z } < { celloutsig_1_5z[4:2], celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_43z = celloutsig_0_34z * { celloutsig_0_7z[4:1], celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[4:2], celloutsig_0_1z } * in_data[7:4];
  assign celloutsig_0_72z = { celloutsig_0_48z[10:2], celloutsig_0_51z, celloutsig_0_45z, celloutsig_0_10z } * { celloutsig_0_15z[9:0], celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[186:182] * in_data[111:107];
  assign celloutsig_1_6z = { celloutsig_1_5z[4:1], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } * { in_data[164:158], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_35z = celloutsig_0_15z[12:8] != { celloutsig_0_33z[5:3], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_25z = _01_[9:6] != celloutsig_0_5z[5:2];
  assign celloutsig_0_40z = - { _04_[5], _00_, _04_[3] };
  assign celloutsig_0_63z = - { celloutsig_0_43z[2:1], celloutsig_0_40z, celloutsig_0_46z, celloutsig_0_35z };
  assign celloutsig_0_7z = - _01_[6:2];
  assign celloutsig_0_12z = - celloutsig_0_8z[11:8];
  assign celloutsig_0_16z = - { _01_[8:6], celloutsig_0_13z };
  assign celloutsig_0_46z = { celloutsig_0_18z, celloutsig_0_36z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_35z, celloutsig_0_25z } !== { celloutsig_0_29z, celloutsig_0_43z };
  assign celloutsig_0_4z = { in_data[51:44], celloutsig_0_2z, _01_[9:2], celloutsig_0_1z } !== { in_data[37:25], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_1z = _01_[6:4] !== in_data[4:2];
  assign celloutsig_0_24z = celloutsig_0_20z[3:0] !== { _01_[3:2], celloutsig_0_6z, celloutsig_0_21z };
  assign celloutsig_0_32z = { celloutsig_0_19z, celloutsig_0_12z } !== celloutsig_0_30z[8:4];
  assign celloutsig_0_45z = ~^ { celloutsig_0_16z[2], celloutsig_0_43z, celloutsig_0_36z };
  assign celloutsig_0_89z = ~^ celloutsig_0_63z;
  assign celloutsig_1_8z = ~^ { celloutsig_1_3z[8:0], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_17z = ~^ in_data[182:166];
  assign celloutsig_0_19z = ~^ { celloutsig_0_16z[2:0], celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_0_27z = { celloutsig_0_15z[18:13], celloutsig_0_1z } >> { celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_0_37z = { in_data[65:54], celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_35z } - { celloutsig_0_30z[8:3], celloutsig_0_29z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_33z, _04_[6:5], _00_, _04_[3:0], celloutsig_0_35z };
  assign celloutsig_0_51z = { celloutsig_0_9z[4:0], celloutsig_0_19z, celloutsig_0_31z } - { celloutsig_0_16z, celloutsig_0_44z };
  assign celloutsig_0_15z = { celloutsig_0_7z[2:1], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z } - { celloutsig_0_8z[10], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_34z = { _01_[8:5], celloutsig_0_6z } ^ { celloutsig_0_12z, celloutsig_0_25z };
  assign celloutsig_0_48z = in_data[11:1] ^ { celloutsig_0_29z, celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_46z, celloutsig_0_24z, celloutsig_0_20z };
  assign celloutsig_0_5z = in_data[72:67] ^ { _01_[8:4], celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_7z[4:2], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z } ^ { _01_[9:6], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_3z = in_data[177:168] ^ in_data[157:148];
  assign celloutsig_1_5z = { celloutsig_1_3z[1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z } ^ in_data[125:117];
  assign celloutsig_1_18z = { _03_[6:5], celloutsig_1_9z } ^ celloutsig_1_6z[6:4];
  assign celloutsig_0_13z = in_data[65:63] ^ { celloutsig_0_8z[6:5], celloutsig_0_6z };
  assign celloutsig_0_14z = _01_[9:2] ^ { celloutsig_0_13z[1], celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_15z[27:25], celloutsig_0_10z, celloutsig_0_18z } ^ { celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_14z[7:3], celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_2z } ^ { celloutsig_0_13z[0], celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_30z = { celloutsig_0_12z[2:0], _04_[6:5], _00_, _04_[3:0] } ^ { celloutsig_0_27z[4:0], celloutsig_0_20z };
  assign celloutsig_1_7z = ~((celloutsig_1_1z & celloutsig_1_2z[1]) | (celloutsig_1_4z & celloutsig_1_5z[8]));
  assign celloutsig_1_10z = ~((celloutsig_1_4z & in_data[118]) | (celloutsig_1_9z & celloutsig_1_7z));
  assign celloutsig_0_2z = ~((in_data[46] & celloutsig_0_1z) | (in_data[35] & in_data[14]));
  assign { _01_[10], _01_[1:0] } = { celloutsig_0_7z[4], celloutsig_0_6z, celloutsig_0_17z };
  assign _04_[4] = _00_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
