\hypertarget{agilefox_2library_2inc_2stm32f10x__flash_8h}{}\section{/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/agilefox/library/inc/stm32f10x\+\_\+flash.h File Reference}
\label{agilefox_2library_2inc_2stm32f10x__flash_8h}\index{/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/agilefox/library/inc/stm32f10x\+\_\+flash.\+h}}
{\ttfamily \#include \char`\"{}stm32f10x\+\_\+map.\+h\char`\"{}}\\*
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_a09afe6e52b819cc074f6111ec42ac3c3}{F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+0}~((\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32})0x00000000)  /$\ast$ F\+L\+A\+S\+H Zero Latency cycle $\ast$/
\item 
\#define \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_a6b7281665340fe8f7919bdfcfd06f8e6}{F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+1}~((\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32})0x00000001)  /$\ast$ F\+L\+A\+S\+H One Latency cycle $\ast$/
\item 
\#define \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_a55173ebb5c978459ce18d5e2516e3e89}{F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+2}~((\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32})0x00000002)  /$\ast$ F\+L\+A\+S\+H Two Latency cycles $\ast$/
\item 
\#define \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_afcbd098d482318a622a58bf168547389}{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+CY}(L\+A\+T\+E\+N\+CY)
\item 
\#define \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_a95adf58ccf48094a9648085ac8d8af13}{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable}~((\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32})0x00000008)  /$\ast$ F\+L\+A\+S\+H Half Cycle Enable $\ast$/
\item 
\#define \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_ad1ec816fa04b9a45e51c1cc9f1ba8f42}{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable}~((\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32})0x00000000)  /$\ast$ F\+L\+A\+S\+H Half Cycle Disable $\ast$/
\item 
\#define \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_ad1b9e84a20436dcfe1a1ade4c26dc028}{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_ad0fac43d078a77794f22840f326a6ed9}{F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+\_\+\+Enable}~((\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32})0x00000010)  /$\ast$ F\+L\+A\+S\+H Prefetch Buffer Enable $\ast$/
\item 
\#define \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_a2feb631ad85449f83517f05aaf4ba26c}{F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+\_\+\+Disable}~((\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32})0x00000000)  /$\ast$ F\+L\+A\+S\+H Prefetch Buffer Disable $\ast$/
\item 
\#define \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_a5fd6932c4f4e157a1d6e73d433df092f}{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+P\+R\+E\+F\+E\+T\+C\+H\+B\+U\+F\+F\+E\+R\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_a81fafb917c952b45feb1627f22302146}{F\+L\+A\+S\+H\+\_\+\+Set\+Latency} (\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} F\+L\+A\+S\+H\+\_\+\+Latency)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_aadda2a2119231846ea0a953dfd24f040}{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+Cmd} (\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_abacf65fa24bfe3699e9427bc7e79a6f1}{F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+Cmd} (\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer)
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\index{agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}!F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable@{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable}}
\index{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable@{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable}!agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable}{FLASH_HalfCycleAccess_Disable}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable~(({\bf u32})0x00000000)  /$\ast$ F\+L\+A\+S\+H Half Cycle Disable $\ast$/}\hypertarget{agilefox_2library_2inc_2stm32f10x__flash_8h_ad1ec816fa04b9a45e51c1cc9f1ba8f42}{}\label{agilefox_2library_2inc_2stm32f10x__flash_8h_ad1ec816fa04b9a45e51c1cc9f1ba8f42}


Definition at line 48 of file stm32f10x\+\_\+flash.\+h.

\index{agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}!F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable@{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable}}
\index{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable@{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable}!agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable}{FLASH_HalfCycleAccess_Enable}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable~(({\bf u32})0x00000008)  /$\ast$ F\+L\+A\+S\+H Half Cycle Enable $\ast$/}\hypertarget{agilefox_2library_2inc_2stm32f10x__flash_8h_a95adf58ccf48094a9648085ac8d8af13}{}\label{agilefox_2library_2inc_2stm32f10x__flash_8h_a95adf58ccf48094a9648085ac8d8af13}


Definition at line 47 of file stm32f10x\+\_\+flash.\+h.

\index{agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}!F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+0@{F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+0}}
\index{F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+0@{F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+0}!agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+0}{FLASH_Latency_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+0~(({\bf u32})0x00000000)  /$\ast$ F\+L\+A\+S\+H Zero Latency cycle $\ast$/}\hypertarget{agilefox_2library_2inc_2stm32f10x__flash_8h_a09afe6e52b819cc074f6111ec42ac3c3}{}\label{agilefox_2library_2inc_2stm32f10x__flash_8h_a09afe6e52b819cc074f6111ec42ac3c3}


Definition at line 38 of file stm32f10x\+\_\+flash.\+h.

\index{agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}!F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+1@{F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+1}}
\index{F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+1@{F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+1}!agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+1}{FLASH_Latency_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+1~(({\bf u32})0x00000001)  /$\ast$ F\+L\+A\+S\+H One Latency cycle $\ast$/}\hypertarget{agilefox_2library_2inc_2stm32f10x__flash_8h_a6b7281665340fe8f7919bdfcfd06f8e6}{}\label{agilefox_2library_2inc_2stm32f10x__flash_8h_a6b7281665340fe8f7919bdfcfd06f8e6}


Definition at line 39 of file stm32f10x\+\_\+flash.\+h.

\index{agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}!F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+2@{F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+2}}
\index{F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+2@{F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+2}!agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+2}{FLASH_Latency_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+Latency\+\_\+2~(({\bf u32})0x00000002)  /$\ast$ F\+L\+A\+S\+H Two Latency cycles $\ast$/}\hypertarget{agilefox_2library_2inc_2stm32f10x__flash_8h_a55173ebb5c978459ce18d5e2516e3e89}{}\label{agilefox_2library_2inc_2stm32f10x__flash_8h_a55173ebb5c978459ce18d5e2516e3e89}


Definition at line 40 of file stm32f10x\+\_\+flash.\+h.

\index{agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}!F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+\_\+\+Disable@{F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+\_\+\+Disable}}
\index{F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+\_\+\+Disable@{F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+\_\+\+Disable}!agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+\_\+\+Disable}{FLASH_PrefetchBuffer_Disable}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+\_\+\+Disable~(({\bf u32})0x00000000)  /$\ast$ F\+L\+A\+S\+H Prefetch Buffer Disable $\ast$/}\hypertarget{agilefox_2library_2inc_2stm32f10x__flash_8h_a2feb631ad85449f83517f05aaf4ba26c}{}\label{agilefox_2library_2inc_2stm32f10x__flash_8h_a2feb631ad85449f83517f05aaf4ba26c}


Definition at line 56 of file stm32f10x\+\_\+flash.\+h.

\index{agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}!F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+\_\+\+Enable@{F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+\_\+\+Enable}}
\index{F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+\_\+\+Enable@{F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+\_\+\+Enable}!agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+\_\+\+Enable}{FLASH_PrefetchBuffer_Enable}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+\_\+\+Enable~(({\bf u32})0x00000010)  /$\ast$ F\+L\+A\+S\+H Prefetch Buffer Enable $\ast$/}\hypertarget{agilefox_2library_2inc_2stm32f10x__flash_8h_ad0fac43d078a77794f22840f326a6ed9}{}\label{agilefox_2library_2inc_2stm32f10x__flash_8h_ad0fac43d078a77794f22840f326a6ed9}


Definition at line 55 of file stm32f10x\+\_\+flash.\+h.

\index{agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}!I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE}}
\index{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE}!agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}}
\subsubsection[{\texorpdfstring{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE}{IS_FLASH_HALFCYCLEACCESS_STATE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE(
\begin{DoxyParamCaption}
\item[{}]{S\+T\+A\+TE}
\end{DoxyParamCaption}
)}\hypertarget{agilefox_2library_2inc_2stm32f10x__flash_8h_ad1b9e84a20436dcfe1a1ade4c26dc028}{}\label{agilefox_2library_2inc_2stm32f10x__flash_8h_ad1b9e84a20436dcfe1a1ade4c26dc028}
{\bfseries Value\+:}
\begin{DoxyCode}
(((STATE) == \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_a95adf58ccf48094a9648085ac8d8af13}{FLASH\_HalfCycleAccess\_Enable}) || \(\backslash\)
                                               ((STATE) == 
      \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_ad1ec816fa04b9a45e51c1cc9f1ba8f42}{FLASH\_HalfCycleAccess\_Disable}))
\end{DoxyCode}


Definition at line 50 of file stm32f10x\+\_\+flash.\+h.

\index{agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}!I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+CY@{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+CY}}
\index{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+CY@{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+CY}!agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}}
\subsubsection[{\texorpdfstring{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+CY}{IS_FLASH_LATENCY}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+CY(
\begin{DoxyParamCaption}
\item[{}]{L\+A\+T\+E\+N\+CY}
\end{DoxyParamCaption}
)}\hypertarget{agilefox_2library_2inc_2stm32f10x__flash_8h_afcbd098d482318a622a58bf168547389}{}\label{agilefox_2library_2inc_2stm32f10x__flash_8h_afcbd098d482318a622a58bf168547389}
{\bfseries Value\+:}
\begin{DoxyCode}
(((LATENCY) == \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_a09afe6e52b819cc074f6111ec42ac3c3}{FLASH\_Latency\_0}) || \(\backslash\)
                                   ((LATENCY) == \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_a6b7281665340fe8f7919bdfcfd06f8e6}{FLASH\_Latency\_1}) || \(\backslash\)
                                   ((LATENCY) == \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_a55173ebb5c978459ce18d5e2516e3e89}{FLASH\_Latency\_2}))
\end{DoxyCode}


Definition at line 42 of file stm32f10x\+\_\+flash.\+h.

\index{agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}!I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+P\+R\+E\+F\+E\+T\+C\+H\+B\+U\+F\+F\+E\+R\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+P\+R\+E\+F\+E\+T\+C\+H\+B\+U\+F\+F\+E\+R\+\_\+\+S\+T\+A\+TE}}
\index{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+P\+R\+E\+F\+E\+T\+C\+H\+B\+U\+F\+F\+E\+R\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+P\+R\+E\+F\+E\+T\+C\+H\+B\+U\+F\+F\+E\+R\+\_\+\+S\+T\+A\+TE}!agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}}
\subsubsection[{\texorpdfstring{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+P\+R\+E\+F\+E\+T\+C\+H\+B\+U\+F\+F\+E\+R\+\_\+\+S\+T\+A\+TE}{IS_FLASH_PREFETCHBUFFER_STATE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+P\+R\+E\+F\+E\+T\+C\+H\+B\+U\+F\+F\+E\+R\+\_\+\+S\+T\+A\+TE(
\begin{DoxyParamCaption}
\item[{}]{S\+T\+A\+TE}
\end{DoxyParamCaption}
)}\hypertarget{agilefox_2library_2inc_2stm32f10x__flash_8h_a5fd6932c4f4e157a1d6e73d433df092f}{}\label{agilefox_2library_2inc_2stm32f10x__flash_8h_a5fd6932c4f4e157a1d6e73d433df092f}
{\bfseries Value\+:}
\begin{DoxyCode}
(((STATE) == \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_ad0fac43d078a77794f22840f326a6ed9}{FLASH\_PrefetchBuffer\_Enable}) || \(\backslash\)
                                              ((STATE) == 
      \hyperlink{agilefox_2library_2inc_2stm32f10x__flash_8h_a2feb631ad85449f83517f05aaf4ba26c}{FLASH\_PrefetchBuffer\_Disable}))
\end{DoxyCode}


Definition at line 58 of file stm32f10x\+\_\+flash.\+h.



\subsection{Function Documentation}
\index{agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}!F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+Cmd@{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+Cmd}}
\index{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+Cmd@{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+Cmd}!agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+Cmd(u32 F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access)}{FLASH_HalfCycleAccessCmd(u32 FLASH_HalfCycleAccess)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+Cmd (
\begin{DoxyParamCaption}
\item[{{\bf u32}}]{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access}
\end{DoxyParamCaption}
)}\hypertarget{agilefox_2library_2inc_2stm32f10x__flash_8h_aadda2a2119231846ea0a953dfd24f040}{}\label{agilefox_2library_2inc_2stm32f10x__flash_8h_aadda2a2119231846ea0a953dfd24f040}


Definition at line 106 of file stm32f10x\+\_\+flash.\+c.

\index{agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}!F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+Cmd@{F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+Cmd}}
\index{F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+Cmd@{F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+Cmd}!agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+Cmd(u32 F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer)}{FLASH_PrefetchBufferCmd(u32 FLASH_PrefetchBuffer)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer\+Cmd (
\begin{DoxyParamCaption}
\item[{{\bf u32}}]{F\+L\+A\+S\+H\+\_\+\+Prefetch\+Buffer}
\end{DoxyParamCaption}
)}\hypertarget{agilefox_2library_2inc_2stm32f10x__flash_8h_abacf65fa24bfe3699e9427bc7e79a6f1}{}\label{agilefox_2library_2inc_2stm32f10x__flash_8h_abacf65fa24bfe3699e9427bc7e79a6f1}


Definition at line 126 of file stm32f10x\+\_\+flash.\+c.

\index{agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}!F\+L\+A\+S\+H\+\_\+\+Set\+Latency@{F\+L\+A\+S\+H\+\_\+\+Set\+Latency}}
\index{F\+L\+A\+S\+H\+\_\+\+Set\+Latency@{F\+L\+A\+S\+H\+\_\+\+Set\+Latency}!agilefox/library/inc/stm32f10x\+\_\+flash.\+h@{agilefox/library/inc/stm32f10x\+\_\+flash.\+h}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+Set\+Latency(u32 F\+L\+A\+S\+H\+\_\+\+Latency)}{FLASH_SetLatency(u32 FLASH_Latency)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} F\+L\+A\+S\+H\+\_\+\+Set\+Latency (
\begin{DoxyParamCaption}
\item[{{\bf u32}}]{F\+L\+A\+S\+H\+\_\+\+Latency}
\end{DoxyParamCaption}
)}\hypertarget{agilefox_2library_2inc_2stm32f10x__flash_8h_a81fafb917c952b45feb1627f22302146}{}\label{agilefox_2library_2inc_2stm32f10x__flash_8h_a81fafb917c952b45feb1627f22302146}


Definition at line 86 of file stm32f10x\+\_\+flash.\+c.

