This project is the implementation of the tutorial: "Experiment 2: 7-Segment
decoder in Verilog HDL" which can be found here: http://www.ee.ic.ac.uk/pcheung/teaching/E2_experiment/Experiment%20VERI%20Instruction%20-%20ALL.pdf.
