
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.02

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: ctrl.state.out[2]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.09    0.09 ^ input external delay
     3    5.55    0.00    0.00    0.09 ^ reset (in)
                                         reset (net)
                  0.00    0.00    0.09 ^ _514_/B1 (OAI22_X1)
     1    1.36    0.01    0.01    0.10 v _514_/ZN (OAI22_X1)
                                         _002_ (net)
                  0.01    0.00    0.10 v ctrl.state.out[2]$_DFF_P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ctrl.state.out[2]$_DFF_P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[10]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[10]$_DFFE_PP_/CK (DFF_X1)
     3    7.75    0.02    0.10    0.10 ^ dpath.a_reg.out[10]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[10] (net)
                  0.02    0.00    0.10 ^ _598_/A (INV_X1)
     2    3.25    0.01    0.01    0.11 v _598_/ZN (INV_X1)
                                         _143_ (net)
                  0.01    0.00    0.11 v _599_/A1 (NAND2_X1)
     2    5.63    0.02    0.02    0.13 ^ _599_/ZN (NAND2_X1)
                                         _144_ (net)
                  0.02    0.00    0.13 ^ _600_/A2 (NAND2_X2)
     3   11.22    0.01    0.02    0.16 v _600_/ZN (NAND2_X2)
                                         _145_ (net)
                  0.01    0.00    0.16 v _601_/A2 (NOR2_X4)
     3    7.11    0.02    0.03    0.19 ^ _601_/ZN (NOR2_X4)
                                         _146_ (net)
                  0.02    0.00    0.19 ^ _602_/A (INV_X1)
     1    2.83    0.01    0.01    0.20 v _602_/ZN (INV_X1)
                                         _147_ (net)
                  0.01    0.00    0.20 v _614_/A1 (NOR2_X2)
     3    5.48    0.02    0.03    0.23 ^ _614_/ZN (NOR2_X2)
                                         _159_ (net)
                  0.02    0.00    0.23 ^ _615_/A2 (AND2_X2)
     1    6.31    0.01    0.04    0.27 ^ _615_/ZN (AND2_X2)
                                         _160_ (net)
                  0.01    0.00    0.27 ^ _616_/A2 (NAND2_X4)
     4   24.40    0.01    0.02    0.29 v _616_/ZN (NAND2_X4)
                                         _161_ (net)
                  0.01    0.00    0.29 v _648_/A1 (NAND3_X4)
     2    9.49    0.01    0.02    0.31 ^ _648_/ZN (NAND3_X4)
                                         _192_ (net)
                  0.01    0.00    0.31 ^ _888_/A1 (NAND2_X4)
     5   22.51    0.01    0.02    0.33 v _888_/ZN (NAND2_X4)
                                         _402_ (net)
                  0.01    0.00    0.33 v _889_/A (BUF_X8)
    10   35.92    0.01    0.03    0.37 v _889_/Z (BUF_X8)
                                         _403_ (net)
                  0.01    0.00    0.37 v _900_/A1 (NAND2_X2)
     1    3.31    0.01    0.01    0.38 ^ _900_/ZN (NAND2_X2)
                                         _412_ (net)
                  0.01    0.00    0.38 ^ _901_/A (OAI21_X2)
     1    1.34    0.01    0.02    0.40 v _901_/ZN (OAI21_X2)
                                         _022_ (net)
                  0.01    0.00    0.40 v dpath.b_reg.out[11]$_DFFE_PP_/D (DFF_X1)
                                  0.40   data arrival time

                  0.00    0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (ideal)
                          0.00    0.46   clock reconvergence pessimism
                                  0.46 ^ dpath.b_reg.out[11]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    0.42   library setup time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[10]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[10]$_DFFE_PP_/CK (DFF_X1)
     3    7.75    0.02    0.10    0.10 ^ dpath.a_reg.out[10]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[10] (net)
                  0.02    0.00    0.10 ^ _598_/A (INV_X1)
     2    3.25    0.01    0.01    0.11 v _598_/ZN (INV_X1)
                                         _143_ (net)
                  0.01    0.00    0.11 v _599_/A1 (NAND2_X1)
     2    5.63    0.02    0.02    0.13 ^ _599_/ZN (NAND2_X1)
                                         _144_ (net)
                  0.02    0.00    0.13 ^ _600_/A2 (NAND2_X2)
     3   11.22    0.01    0.02    0.16 v _600_/ZN (NAND2_X2)
                                         _145_ (net)
                  0.01    0.00    0.16 v _601_/A2 (NOR2_X4)
     3    7.11    0.02    0.03    0.19 ^ _601_/ZN (NOR2_X4)
                                         _146_ (net)
                  0.02    0.00    0.19 ^ _602_/A (INV_X1)
     1    2.83    0.01    0.01    0.20 v _602_/ZN (INV_X1)
                                         _147_ (net)
                  0.01    0.00    0.20 v _614_/A1 (NOR2_X2)
     3    5.48    0.02    0.03    0.23 ^ _614_/ZN (NOR2_X2)
                                         _159_ (net)
                  0.02    0.00    0.23 ^ _615_/A2 (AND2_X2)
     1    6.31    0.01    0.04    0.27 ^ _615_/ZN (AND2_X2)
                                         _160_ (net)
                  0.01    0.00    0.27 ^ _616_/A2 (NAND2_X4)
     4   24.40    0.01    0.02    0.29 v _616_/ZN (NAND2_X4)
                                         _161_ (net)
                  0.01    0.00    0.29 v _648_/A1 (NAND3_X4)
     2    9.49    0.01    0.02    0.31 ^ _648_/ZN (NAND3_X4)
                                         _192_ (net)
                  0.01    0.00    0.31 ^ _888_/A1 (NAND2_X4)
     5   22.51    0.01    0.02    0.33 v _888_/ZN (NAND2_X4)
                                         _402_ (net)
                  0.01    0.00    0.33 v _889_/A (BUF_X8)
    10   35.92    0.01    0.03    0.37 v _889_/Z (BUF_X8)
                                         _403_ (net)
                  0.01    0.00    0.37 v _900_/A1 (NAND2_X2)
     1    3.31    0.01    0.01    0.38 ^ _900_/ZN (NAND2_X2)
                                         _412_ (net)
                  0.01    0.00    0.38 ^ _901_/A (OAI21_X2)
     1    1.34    0.01    0.02    0.40 v _901_/ZN (OAI21_X2)
                                         _022_ (net)
                  0.01    0.00    0.40 v dpath.b_reg.out[11]$_DFFE_PP_/D (DFF_X1)
                                  0.40   data arrival time

                  0.00    0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (ideal)
                          0.00    0.46   clock reconvergence pessimism
                                  0.46 ^ dpath.b_reg.out[11]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    0.42   library setup time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.12973745167255402

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6535

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
5.855365753173828

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5592

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[10]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[10]$_DFFE_PP_/CK (DFF_X1)
   0.10    0.10 ^ dpath.a_reg.out[10]$_DFFE_PP_/Q (DFF_X1)
   0.01    0.11 v _598_/ZN (INV_X1)
   0.02    0.13 ^ _599_/ZN (NAND2_X1)
   0.02    0.16 v _600_/ZN (NAND2_X2)
   0.03    0.19 ^ _601_/ZN (NOR2_X4)
   0.01    0.20 v _602_/ZN (INV_X1)
   0.03    0.23 ^ _614_/ZN (NOR2_X2)
   0.04    0.27 ^ _615_/ZN (AND2_X2)
   0.02    0.29 v _616_/ZN (NAND2_X4)
   0.02    0.31 ^ _648_/ZN (NAND3_X4)
   0.02    0.33 v _888_/ZN (NAND2_X4)
   0.03    0.37 v _889_/Z (BUF_X8)
   0.02    0.38 ^ _900_/ZN (NAND2_X2)
   0.02    0.40 v _901_/ZN (OAI21_X2)
   0.00    0.40 v dpath.b_reg.out[11]$_DFFE_PP_/D (DFF_X1)
           0.40   data arrival time

   0.46    0.46   clock core_clock (rise edge)
   0.00    0.46   clock network delay (ideal)
   0.00    0.46   clock reconvergence pessimism
           0.46 ^ dpath.b_reg.out[11]$_DFFE_PP_/CK (DFF_X1)
  -0.04    0.42   library setup time
           0.42   data required time
---------------------------------------------------------
           0.42   data required time
          -0.40   data arrival time
---------------------------------------------------------
           0.02   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.08    0.08 v ctrl.state.out[1]$_DFF_P_/Q (DFF_X1)
   0.02    0.10 ^ _522_/ZN (NAND2_X1)
   0.01    0.11 v _524_/ZN (OAI21_X1)
   0.00    0.11 v ctrl.state.out[1]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.3967

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0232

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
5.848248

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.78e-04   7.43e-05   2.77e-06   5.56e-04  26.1%
Combinational          6.89e-04   8.69e-04   1.31e-05   1.57e-03  73.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.17e-03   9.44e-04   1.59e-05   2.13e-03 100.0%
                          54.9%      44.4%       0.7%
