// Seed: 1988226855
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    input wand id_2,
    input tri0 id_3,
    input tri id_4,
    input wire id_5,
    input tri id_6,
    input tri0 id_7,
    input wand id_8,
    input tri0 id_9,
    output wire id_10
    , id_27,
    input wand id_11,
    input wire id_12,
    output tri0 id_13,
    input tri0 id_14,
    input supply0 id_15,
    input uwire id_16,
    input wire id_17,
    input uwire id_18,
    input tri0 id_19,
    output wire id_20
    , id_28,
    input uwire id_21,
    input tri0 id_22,
    input tri1 id_23,
    output tri0 id_24,
    output uwire id_25
);
  assign id_27 = id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri id_3,
    output tri1 id_4,
    input tri id_5,
    input uwire id_6
);
  module_0(
      id_4,
      id_5,
      id_6,
      id_2,
      id_5,
      id_0,
      id_1,
      id_1,
      id_2,
      id_5,
      id_4,
      id_2,
      id_6,
      id_4,
      id_1,
      id_6,
      id_1,
      id_3,
      id_2,
      id_6,
      id_4,
      id_3,
      id_2,
      id_2,
      id_4,
      id_4
  );
  wire id_8;
endmodule
