
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.043729                       # Number of seconds simulated
sim_ticks                                 43728577000                       # Number of ticks simulated
final_tick                                43728577000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  86106                       # Simulator instruction rate (inst/s)
host_op_rate                                   386139                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              199183608                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653072                       # Number of bytes of host memory used
host_seconds                                   219.54                       # Real time elapsed on the host
sim_insts                                    18903580                       # Number of instructions simulated
sim_ops                                      84772523                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  43728577000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           51840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          100416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              152256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        51840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          51840                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              810                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1569                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2379                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1185495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            2296347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                3481842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1185495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1185495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1185495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           2296347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               3481842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       811.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      1569.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4841                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2380                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2380                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  152320                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   152320                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                236                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                214                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                288                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                255                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                140                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 52                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                186                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 81                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 53                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                73                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               118                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               142                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    43728539000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2380                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1706                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      587                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       84                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          527                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     284.417457                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    166.975360                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    318.170878                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           213     40.42%     40.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          126     23.91%     64.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           59     11.20%     75.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           26      4.93%     80.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           16      3.04%     83.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           17      3.23%     86.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      1.14%     87.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      0.76%     88.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           60     11.39%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           527                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        51904                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       100416                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 1186958.359061169671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 2296347.306247811299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          811                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         1569                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     26439750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     57958750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32601.42                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     36939.93                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      39773500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 84398500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11900000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16711.55                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35461.55                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          3.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       3.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.03                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.03                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1845                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  77.52                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    18373335.71                       # Average gap between requests
system.mem_ctrl.pageHitRate                     77.52                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2463300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1297890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10674300                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              25078860                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2366880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        146219250                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         46211520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       10382071560                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             10655105880                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             243.664592                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           43667409750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       4266500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       16380000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   43226415750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    120336750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       40520750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    320657250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1356600                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    702075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6318900                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          21512400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              14904930                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2429760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         99479820                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          8447520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       10428410040                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             10583562045                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             242.028503                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           43689330750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5304000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        9100000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   43449407250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     21994750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       24583500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    218187500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  43728577000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 6320923                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6320923                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             12459                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3356934                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     759                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                291                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3356934                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3157922                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           199012                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3872                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  43728577000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     9448306                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1598538                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            90                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            23                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  43728577000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  43728577000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3169854                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            81                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     43728577000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         87457155                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             236123                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       19023854                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     6320923                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3158681                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      87168948                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   25046                       # Number of cycles fetch has spent squashing
system.cpu.fetch.PendingQuiesceStallCycles           80                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   3169854                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1044                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           87417674                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.974042                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.159010                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2269188      2.60%      2.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 85148486     97.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             87417674                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.072275                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.217522                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1416054                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                892486                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  84502505                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                594106                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  12523                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               85085291                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 11320                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  12523                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1821425                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  474171                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1848                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  84500218                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                607489                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               85062220                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 11335                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    48                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    717                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  28631                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             5473                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           121201531                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             302023617                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        177756414                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              7856                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             120827444                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   374087                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 51                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             36                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    574501                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              9464555                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1605822                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3542926                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3731                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   85039424                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  74                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  84888624                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             21174                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          266974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       632717                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             49                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      87417674                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.971069                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.167612                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2529050      2.89%      2.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            84888624     97.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        87417674                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1570570      1.85%      1.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              61292685     72.20%     74.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     74.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              10971242     12.92%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 179      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  358      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  815      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  823      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 531      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 84      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9450813     11.13%     98.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1598552      1.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1173      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            775      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               84888624                       # Type of FU issued
system.cpu.iq.rate                           0.970631                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          257206438                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          85300161                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     84863318                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9658                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               6375                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4563                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               83313259                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4795                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3128129                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        36514                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        11846                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           205                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  12523                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   78519                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1140                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            85039498                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2155                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               9464555                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1605822                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 48                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   495                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             64                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4710                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8163                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                12873                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              84876339                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               9448294                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             12285                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     11046832                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6296707                       # Number of branches executed
system.cpu.iew.exec_stores                    1598538                       # Number of stores executed
system.cpu.iew.exec_rate                     0.970491                       # Inst execution rate
system.cpu.iew.wb_sent                       84874080                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      84867881                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  75184357                       # num instructions producing a value
system.cpu.iew.wb_consumers                 194959860                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.970394                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.385640                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          255571                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             12459                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     87378967                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.970171                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.170116                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2606444      2.98%      2.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     84772523     97.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     87378967                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             18903580                       # Number of instructions committed
system.cpu.commit.committedOps               84772523                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       11022017                       # Number of memory references committed
system.cpu.commit.loads                       9428041                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    6292309                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       4033                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  83200409                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  570                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1570091      1.85%      1.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         61209506     72.20%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              15      0.00%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         10968516     12.94%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            108      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             330      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             636      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             734      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            506      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            64      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         9427119     11.12%     98.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1593290      1.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          922      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          686      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          84772523                       # Class of committed instruction
system.cpu.commit.bw_lim_events              84772523                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     87634538                       # The number of ROB reads
system.cpu.rob.rob_writes                   170094917                       # The number of ROB writes
system.cpu.timesIdled                             655                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           39481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    18903580                       # Number of Instructions Simulated
system.cpu.committedOps                      84772523                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.626486                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.626486                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.216147                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.216147                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                177365034                       # number of integer regfile reads
system.cpu.int_regfile_writes                98916986                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6746                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3401                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 103439965                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 22032964                       # number of cc regfile writes
system.cpu.misc_regfile_reads                20510478                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43728577000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.999696                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7908098                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7455                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1060.777733                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.999696                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15835315                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15835315                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  43728577000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6308488                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6308488                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1591990                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1591990                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      7900478                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7900478                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7900478                       # number of overall hits
system.cpu.dcache.overall_hits::total         7900478                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11466                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1986                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        13452                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13452                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        13452                       # number of overall misses
system.cpu.dcache.overall_misses::total         13452                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    419746500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    419746500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     68854000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68854000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    488600500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    488600500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    488600500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    488600500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6319954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6319954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1593976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1593976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      7913930                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7913930                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7913930                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7913930                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001814                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001246                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001246                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001700                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001700                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001700                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001700                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36607.927786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36607.927786                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34669.687815                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34669.687815                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36321.773714                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36321.773714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36321.773714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36321.773714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2347                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               210                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.176190                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4465                       # number of writebacks
system.cpu.dcache.writebacks::total              4465                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5822                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5822                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         5835                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5835                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5835                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5835                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5644                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1973                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1973                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7617                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7617                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    180709527                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    180709527                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     66748500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66748500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    247458027                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    247458027                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    247458027                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    247458027                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001238                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001238                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000962                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000962                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000962                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000962                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32017.988483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32017.988483                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 33830.968069                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33830.968069                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32487.597085                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32487.597085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32487.597085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32487.597085                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7439                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  43728577000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999681                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3169620                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5334                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            594.229471                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999681                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999980                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12684750                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12684750                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  43728577000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      3164286                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3164286                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      3164286                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3164286                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3164286                       # number of overall hits
system.cpu.icache.overall_hits::total         3164286                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5568                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5568                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         5568                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5568                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5568                       # number of overall misses
system.cpu.icache.overall_misses::total          5568                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    172571000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    172571000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    172571000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    172571000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    172571000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    172571000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3169854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3169854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3169854                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3169854                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3169854                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3169854                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001757                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001757                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001757                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001757                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001757                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001757                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 30993.354885                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30993.354885                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 30993.354885                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30993.354885                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 30993.354885                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30993.354885                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     1.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          233                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          233                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          233                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          233                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          233                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          233                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5335                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         5335                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5335                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5335                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5335                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    160690000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    160690000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    160690000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    160690000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    160690000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    160690000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001683                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001683                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001683                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001683                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001683                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001683                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30119.962512                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30119.962512                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30119.962512                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30119.962512                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30119.962512                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30119.962512                       # average overall mshr miss latency
system.cpu.icache.replacements                   5318                       # number of replacements
system.l2bus.snoop_filter.tot_requests          25713                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        12923                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops             1064                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops         1064                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  43728577000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               10978                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          6047                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             12676                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               166                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1811                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1811                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          10979                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        15987                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        22515                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   38502                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       341440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       762880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1104320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              5966                       # Total snoops (count)
system.l2bus.snoopTraffic                      101184                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              18922                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.056442                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.230780                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    17854     94.36%     94.36% # Request fanout histogram
system.l2bus.snoop_fanout::1                     1068      5.64%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                18922                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             21788500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            13412345                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            18730314                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  43728577000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              127.985699                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17255                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 6090                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.833333                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     8.120368                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    64.144177                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    55.721154                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.063440                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.501126                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.435322                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999888                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                40602                       # Number of tag accesses
system.l2cache.tags.data_accesses               40602                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  43728577000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         4466                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         4466                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         1157                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1157                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         2784                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         3074                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5858                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            2784                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4231                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7015                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2784                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4231                       # number of overall hits
system.l2cache.overall_hits::total               7015                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          654                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            654                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         2551                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         2570                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         5121                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          2551                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          3224                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              5775                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2551                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         3224                       # number of overall misses
system.l2cache.overall_misses::total             5775                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     50823000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     50823000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    123675000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    138318500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    261993500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    123675000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    189141500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    312816500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    123675000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    189141500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    312816500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         4466                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         4466                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1811                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1811                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         5335                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         5644                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        10979                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         5335                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         7455                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           12790                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         5335                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         7455                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          12790                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.361126                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.361126                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.478163                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.455351                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.466436                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.478163                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.432461                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.451525                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.478163                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.432461                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.451525                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 77711.009174                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 77711.009174                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 48480.987848                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 53820.428016                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 51160.613161                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 48480.987848                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 58666.718362                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 54167.359307                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 48480.987848                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 58666.718362                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 54167.359307                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1581                       # number of writebacks
system.l2cache.writebacks::total                 1581                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          654                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          654                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2551                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         2570                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         5121                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         2551                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         3224                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         5775                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2551                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         3224                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         5775                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     49515000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     49515000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118575000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    133178500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    251753500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    118575000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    182693500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    301268500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    118575000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    182693500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    301268500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.361126                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.361126                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.478163                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.455351                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.466436                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.478163                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.432461                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.451525                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.478163                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.432461                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.451525                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 75711.009174                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 75711.009174                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 46481.771854                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 51820.428016                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49161.003710                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 46481.771854                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56666.718362                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 52167.705628                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 46481.771854                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56666.718362                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 52167.705628                       # average overall mshr miss latency
system.l2cache.replacements                      5962                       # number of replacements
system.l3bus.snoop_filter.tot_requests          10727                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         5562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  43728577000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                5120                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          1579                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              3406                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                654                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               654                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           5121                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        16501                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       470592                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                33                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               5808                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000689                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.026236                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     5804     99.93%     99.93% # Request fanout histogram
system.l3bus.snoop_fanout::1                        4      0.07%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 5808                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              8521500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            14435000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  43728577000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2277.681513                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   7353                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2379                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 3.090794                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   731.662308                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1546.019205                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.178628                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.377446                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.556075                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2346                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2274                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.572754                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                31795                       # Number of tag accesses
system.l3cache.tags.data_accesses               31795                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  43728577000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         1579                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         1579                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          170                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              170                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         1740                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         1485                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         3225                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            1740                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            1655                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                3395                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           1740                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           1655                       # number of overall hits
system.l3cache.overall_hits::total               3395                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          484                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            484                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          811                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         1085                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1896                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           811                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          1569                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2380                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          811                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         1569                       # number of overall misses
system.l3cache.overall_misses::total             2380                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     39725500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     39725500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     56559000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     76601000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    133160000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     56559000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    116326500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    172885500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     56559000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    116326500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    172885500                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         1579                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         1579                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          654                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          654                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         2551                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         2570                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         5121                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         2551                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         3224                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            5775                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         2551                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         3224                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           5775                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.740061                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.740061                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.317915                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.422179                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.370240                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.317915                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.486663                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.412121                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.317915                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.486663                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.412121                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 82077.479339                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 82077.479339                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69739.827374                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data        70600                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 70232.067511                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 69739.827374                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 74140.535373                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 72640.966387                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 69739.827374                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 74140.535373                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 72640.966387                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          484                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          484                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          811                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         1085                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1896                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          811                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         1569                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2380                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          811                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         1569                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2380                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     38757500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     38757500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     54939000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     74431000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    129370000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     54939000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    113188500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    168127500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     54939000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    113188500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    168127500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.740061                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.740061                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.317915                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.422179                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.370240                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.317915                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.486663                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.412121                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.317915                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.486663                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.412121                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 80077.479339                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 80077.479339                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 67742.293465                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        68600                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 68233.122363                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 67742.293465                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 72140.535373                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 70641.806723                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 67742.293465                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 72140.535373                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 70641.806723                       # average overall mshr miss latency
system.l3cache.replacements                        33                       # number of replacements
system.membus.snoop_filter.tot_requests          2413                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           33                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  43728577000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1895                       # Transaction distribution
system.membus.trans_dist::CleanEvict               33                       # Transaction distribution
system.membus.trans_dist::ReadExReq               484                       # Transaction distribution
system.membus.trans_dist::ReadExResp              484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1896                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       152256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       152256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  152256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2380                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2380    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2380                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1206500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6436250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
