Date: Tue, 10 Dec 1996 17:53:43 GMT
Server: NCSA/1.4.2
Content-type: text/html
Last-modified: Tue, 16 Jan 1996 01:56:57 GMT
Content-length: 3939

<html>
<BODY bgcolor="#FFFFF2"> 
<title>Curriculum Vita for DARREN C. CRONQUIST</title>
<CENTER>
<h2>DARREN C. CRONQUIST</h2>
</CENTER>
<table> 
<TD width=350 valign=top>
Department of Comp. Sci. and Eng.           
<br>University of Washington                    
<br>Box 352350                                  
<br>Seattle, WA 98195-2350                      
</TD>
<TD align=left>
darrenc@cs.washington.edu                  
<br>(206) 616-1853 (Weekdays)
<br>(206) 726-8216 (Evenings/Machine)
<br>http://www.cs.washington.edu/homes/darrenc/
<br></TD>
</table>
<br><br>
<table> 
<TD width=65 valign=top><h4>Education</h4></TD>
<TD width=350 align=left>
University of Washington                       
<br>Major Field:  VLSI                             
<br>Research interests: Field programmable logic devices and synthesis
methods, each with application to efficient data-intensive
computation.
<br>Cumulative GPA 3.8/4.0</TD>
<TD align=left>
Ph.D. expected: 1997
<br>M.S.: December 1994</TD>
<TR>
<br>
<TD valign=top></TD>
<TD align=left>
University of Arizona                              
<br>Major Field:  Electrical Engineering
<br>Cumulative GPA 3.96/4.00
</TD>
<TD valign=top align=left>B.S.E.: May 1992</TD>
</table>
<table> 
<TD valign=top><h4>Publications</h4></TD>
<TD width=450 align=left>
D. C. Cronquist and L. McMurchie, ``Emerald -- An Architecture-Driven
Tool Compiler for FPGAs,'' to appear in <EM>Proceedings of the Fourth
International Symposium on Field-Programmable Gate Arrays</EM>, 1996.</TD>
<TR>
<br>
<TD valign=top></TD>
<TD width=450 align=left>
D. C. Cronquist and S. M. Burns, ``Synthesis and Analysis of a
Delay-Insensitive Folded FIFO,'' <EM>Proceedings of the ACM Workshop
of Timing Issues in the Specification and Synthesis of Digital Systems
(TAU)<EM>, pp 176-184, 1995.</TD>
<TR>
<br>
<TD valign=top></TD>
<TD width=450 align=left>
D. C. Cronquist, ``Simultaneous Place and Route for Wire-Constrained
FPGAs,'' TR #95-03-01, University of Washington, 1995.</TD>
</table>
<table> 
<TD valign=top><h4>Honors</h4></TD>
<TD width=300 align=left>
IBM Fellowship
<br>Summa Cum Laude, B.S.E., University of Arizona
<br>Eta Kappa Nu Honor Society
<br>Phi Kappa Phi Freshman Achievement Award</TD>
<TD valign=top align=left>
1996
<br>1992
<br>1990-1992
<br>1989</TD>
<TR>
<TD width=65 valign=top><h4>Work<br>Experience</h4></TD>
<TD width=300 align=left>
<EM>Research Assistant</EM>
<br>University of Washington Comp. Sci. & Eng.
<br>Contributed to the research and development of Emerald, a system
for the exploration of new FPGA architectures and synthesis tools,
and (in progress) RaPiD, a programmable logic device targeting
applications with intense computation and data requirements.</TD>
<TD valign=top align=left>1993-1995</TD>
<TR>
<TD valign=top></TD>
<TD align=left>
<EM>Teaching Assistant: CSE 321 Discrete Structures</EM>
<br>University of Washington Comp. Sci. & Eng.</TD>
<TD valign=top align=left>Fall 1992</TD>
<TR>
<br>
<TD valign=top></TD>
<TD width=300 align=left>
<EM>Software Design Engineer</EM>
<br>Microsoft, Redmond, WA.
<br>Visual Basic 4.0 Development Group                    
<br>Windows 4.0 Test Development Group                    
<br>Windows 3.1 Test Development Group                    
<br>OS/2 Test Development Group                           
<br>Worked on variety of projects including the design of a DLL to
query hardware configuration in preparation for OS/2 testing,
the development of the application 'Stress' for the Windows 3.1
SDK, and the improvement of printing support for Visual Basic 4.</TR>
<TD valign=top align=left>
<br>
<br>Summer 1993
<br>Summer 1992
<br>Summer 1991
<br>Summer 1990</TD>
<TR>
<br>
<TD valign=top></TD>
<TD align=left>
<EM>Computer Programmer</EM>
<br>Universal Insurance Services, Phoenix, AZ.</TD>
<TD valign=top align=left>Summer 1989</TD>
</table>
<br><br>
<CENTER>References available upon request.</CENTER>
</body>
</html>
    
