--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 3.985 ns
From           : DataIn[13]
To             : sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1
From Clock     : --
To Clock       : CS
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 16.332 ns
From           : sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
To             : DataOut[0]
From Clock     : WE
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 17.751 ns
From           : CS
To             : DataOut[0]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 4.322 ns
From           : DataIn[1]
To             : sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1
From Clock     : --
To Clock       : CS
Failed Paths   : 0

Type           : Clock Setup: 'Reg[7]'
Slack          : N/A
Required Time  : None
Actual Time    : 251.51 MHz ( period = 3.976 ns )
From           : sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : Reg[7]
To Clock       : Reg[7]
Failed Paths   : 0

Type           : Clock Setup: 'WE'
Slack          : N/A
Required Time  : None
Actual Time    : 251.51 MHz ( period = 3.976 ns )
From           : sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : WE
To Clock       : WE
Failed Paths   : 0

Type           : Clock Setup: 'CS'
Slack          : N/A
Required Time  : None
Actual Time    : 251.51 MHz ( period = 3.976 ns )
From           : sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : CS
To Clock       : CS
Failed Paths   : 0

Type           : Clock Setup: 'Reg[9]'
Slack          : N/A
Required Time  : None
Actual Time    : 260.15 MHz ( period = 3.844 ns )
From           : sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : Reg[9]
To Clock       : Reg[9]
Failed Paths   : 0

Type           : Clock Setup: 'Reg[6]'
Slack          : N/A
Required Time  : None
Actual Time    : 272.33 MHz ( period = 3.672 ns )
From           : sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : Reg[6]
To Clock       : Reg[6]
Failed Paths   : 0

Type           : Clock Setup: 'Reg[11]'
Slack          : N/A
Required Time  : None
Actual Time    : 301.02 MHz ( period = 3.322 ns )
From           : sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : Reg[11]
To Clock       : Reg[11]
Failed Paths   : 0

Type           : Clock Setup: 'Reg[14]'
Slack          : N/A
Required Time  : None
Actual Time    : 345.07 MHz ( period = 2.898 ns )
From           : sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : Reg[14]
To Clock       : Reg[14]
Failed Paths   : 0

Type           : Clock Setup: 'Reg[15]'
Slack          : N/A
Required Time  : None
Actual Time    : 352.61 MHz ( period = 2.836 ns )
From           : sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : Reg[15]
To Clock       : Reg[15]
Failed Paths   : 0

Type           : Clock Setup: 'Reg[13]'
Slack          : N/A
Required Time  : None
Actual Time    : 357.91 MHz ( period = 2.794 ns )
From           : sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : Reg[13]
To Clock       : Reg[13]
Failed Paths   : 0

Type           : Clock Setup: 'Reg[1]'
Slack          : N/A
Required Time  : None
Actual Time    : 359.45 MHz ( period = 2.782 ns )
From           : sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : Reg[1]
To Clock       : Reg[1]
Failed Paths   : 0

Type           : Clock Setup: 'Reg[10]'
Slack          : N/A
Required Time  : None
Actual Time    : 364.70 MHz ( period = 2.742 ns )
From           : sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : Reg[10]
To Clock       : Reg[10]
Failed Paths   : 0

Type           : Clock Setup: 'Reg[0]'
Slack          : N/A
Required Time  : None
Actual Time    : 365.50 MHz ( period = 2.736 ns )
From           : sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : Reg[0]
To Clock       : Reg[0]
Failed Paths   : 0

Type           : Clock Setup: 'Reg[5]'
Slack          : N/A
Required Time  : None
Actual Time    : 372.86 MHz ( period = 2.682 ns )
From           : sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : Reg[5]
To Clock       : Reg[5]
Failed Paths   : 0

Type           : Clock Setup: 'Reg[12]'
Slack          : N/A
Required Time  : None
Actual Time    : 385.80 MHz ( period = 2.592 ns )
From           : sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : Reg[12]
To Clock       : Reg[12]
Failed Paths   : 0

Type           : Clock Setup: 'Reg[3]'
Slack          : N/A
Required Time  : None
Actual Time    : 393.70 MHz ( period = 2.540 ns )
From           : sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : Reg[3]
To Clock       : Reg[3]
Failed Paths   : 0

Type           : Clock Setup: 'Reg[8]'
Slack          : N/A
Required Time  : None
Actual Time    : 395.26 MHz ( period = 2.530 ns )
From           : sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : Reg[8]
To Clock       : Reg[8]
Failed Paths   : 0

Type           : Clock Setup: 'Reg[2]'
Slack          : N/A
Required Time  : None
Actual Time    : 405.84 MHz ( period = 2.464 ns )
From           : sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : Reg[2]
To Clock       : Reg[2]
Failed Paths   : 0

Type           : Clock Setup: 'Reg[4]'
Slack          : N/A
Required Time  : None
Actual Time    : 413.91 MHz ( period = 2.416 ns )
From           : sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1
To             : sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1
From Clock     : Reg[4]
To Clock       : Reg[4]
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

