/*
 * Instance header file for ATSAMR21G18A
 *
 * Copyright (c) 2024 Microchip Technology Inc. and its subsidiaries.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2020-11-26T16:56:39Z */
#ifndef _SAMR21_TC5_INSTANCE_
#define _SAMR21_TC5_INSTANCE_


/* ========== Instance Parameter definitions for TC5 peripheral ========== */
#define TC5_CC16_NUM                             (2)        /* Number of 16-bit Counters */
#define TC5_CC32_NUM                             (2)        /* Number of 32-bit Counters */
#define TC5_CC8_NUM                              (2)        /* Number of 8-bit Counters */
#define TC5_DITHERING_EXT                        (0)        /* Dithering feature implemented */
#define TC5_DMAC_ID_OVF                          (30)       /* Indexes of DMA Overflow trigger */
#define TC5_GCLK_ID                              (28)       /* Index of Generic Clock */
#define TC5_INSTANCE_ID                          (77)       
#define TC5_MASTER                               (0)        
#define TC5_OW_NUM                               (2)        /* Number of Output Waveforms */
#define TC5_PERIOD_EXT                           (0)        /* Period feature implemented */
#define TC5_SHADOW_EXT                           (0)        /* Shadow feature implemented */

#endif /* _SAMR21_TC5_INSTANCE_ */
