<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-failed">
description: Variable redeclaration tests
should_fail: 1
tags: 6.5
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-6
top_module: 
files: <a href="../../../tests/chapter-6/6.5--variable_redeclare.sv.html" target="file-frame">tests/chapter-6/6.5--variable_redeclare.sv</a>
time_elapsed: 0.010s
</pre>
<pre class="log">


-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../tests/chapter-6/6.5--variable_redeclare.sv.html" target="file-frame">tests/chapter-6/6.5--variable_redeclare.sv</a>
Parsing SystemVerilog input from `<a href="../../../tests/chapter-6/6.5--variable_redeclare.sv.html" target="file-frame">tests/chapter-6/6.5--variable_redeclare.sv</a>&#39; to AST representation.
Generating RTLIL representation for module `\top&#39;.
Successfully finished Verilog frontend.

</pre>
</body>