# Atheros AR7130 MIPS 24Kc SoC.
# tested on OEM reference board (Compex WP543/WP546)
#
# configuration file for AR7100 boards (32 MB ram)
# this settings format for OpenOCD was changed/taken from source of settings for OCD Commander
# source: http://www.cpx.cz/dls/JTAG%20SW_CONFIG_INSTR/wp543.rar
#

adapter_nsrst_delay 100
jtag_ntrst_delay 100

reset_config trst_only separate		;# or use only "reset_config none"

set CHIPNAME ar71xx

jtag newtap $CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id 1

set TARGETNAME $CHIPNAME.cpu
target create $TARGETNAME mips_m4k -endian big -chain-position $TARGETNAME

$TARGETNAME configure -event reset-init {
	# set PLL
	mww 0xb8050000 0x800F40A3

	# disable flash remap
	mww 0xbf000004 0x43

	# update PLL, will cause reset
	mww 0xb8050008 0x3
	halt

	# set PLL
	mww 0xb8050000 0x800F40EB
	mww 0xb8050000 0x800F00EB
	mww 0xb8050000 0x800F00EA
	sleep 10
	mww 0xb8050000 0xC00F00E8
	mww 0xb8050008 0x1

	# DDR
	mww 0xb8000000 0xF7BC8CD0
	mww 0xb8000004 0x82D156A2
	sleep 10
	mww 0xb8000010 0x8
	sleep 10
	mww 0xb8000010 0x1
	delay 10
	mww 0xb800000c 0x0
	delay 10
	mww 0xb8000008 0x00000133
	sleep 10
	mww 0xb8000010 0x2
	sleep 10
	mww 0xb8000010 0x8
	sleep 10
	mww 0xb8000008 0x31
	sleep 10
	mww 0xb8000010 0x1
	sleep 10
	mww 0xb8000014 0x461b
	sleep 10
	mww 0xb8000018 0xffff
	mww 0xb800001C 0x7
	mww 0xb8000020 0x7
	mww 0xb8000024 0x7
	mww 0xb8000028 0x7

	#
	# UART Test
	#

	# set GPIO 9 & 10 as UART
	mww 0xb8040000 0x400
	mww 0xb8040028 0x100

	mww 0xb8020004 0x0
	mww 0xb802000c 0x83
	mww 0xb8020000 0x51
	mww 0xb8020004 0x0
	mww 0xb802000c 0x3
	mww 0xb8020008 0xc1

	sleep 10
	mww 0xb8020000 0x50
	sleep 10
	mww 0xb8020000 0x51
	sleep 10
	mww 0xb8020000 0x52
	sleep 10
	mww 0xb8020000 0x53

	# load file
	sleep 500
	load_image myloram.srec 0x81F00000

	sleep 100
	resume 0x81F00000
}

# setup working area somewhere in RAM
$TARGETNAME configure -work-area-phys 0xa0600000 -work-area-size 0x20000

# serial SPI capable flash
# flash bank <driver> <base> <size> <chip_width> <bus_width>