// Seed: 1325654201
module module_0 (
    input  tri0 id_0,
    input  wire id_1,
    output wire id_2
);
  module_2 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_2
  );
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1#(
        .id_4(~1),
        .id_5(-1)
    ),
    input wand id_2
);
  assign id_1 = id_2;
  xnor primCall (id_0, id_4, id_6, id_5);
  wire [-  1 : 1] id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri id_0,
    output tri1 id_1,
    input wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    output wand id_5
);
  assign id_1 = id_4;
  assign id_1 = (1);
  reg id_7;
  ;
  assign module_0.id_1 = 0;
  final id_7 <= id_2;
  wire id_8, id_9;
  localparam id_10 = 1;
endmodule
