============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:41:17 pm
  Module:                 proj_counter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7423 ps) Setup Check with Pin out_index_reg[6]/CK->D
          Group: reg2reg
     Startpoint: (R) out_index_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) out_index_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     128                  
       Uncertainty:-      50                  
     Required Time:=    9822                  
      Launch Clock:-       0                  
         Data Path:-    2398                  
             Slack:=    7423                  

#------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge      Cell        Fanout Trans Delay Arrival 
#                                                                 (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  out_index_reg[3]/CK -       -     R     (arrival)            9     0     0       0 
  out_index_reg[3]/Q  -       CK->Q F     DFFRPQ_X1M_A9TL      4   142   350     350 
  g449__6417/Y        -       D->Y  F     AND4_X0P5M_A9TL      1    90   222     572 
  g446__1666/Y        -       D->Y  F     AND4_X0P5M_A9TL      3   185   261     833 
  g443__2883/Y        -       A->Y  R     NOR2XB_X1M_A9TL      1   187   167    1000 
  g441__9315/CO       -       B->CO R     ADDH_X1M_A9TL        1    98   182    1182 
  g438__4733/CO       -       B->CO R     ADDH_X1M_A9TL        1    98   158    1339 
  g434__1881/CO       -       B->CO R     ADDH_X1M_A9TL        1    98   158    1497 
  g430__8246/CO       -       B->CO R     ADDH_X1M_A9TL        1    98   158    1654 
  g426__2802/CO       -       B->CO R     ADDH_X1M_A9TL        1    98   158    1812 
  g422__6783/CO       -       B->CO R     ADDH_X1M_A9TL        1    96   156    1968 
  g420__8428/Y        -       A->Y  F     XOR2_X0P7M_A9TL      1   138    88    2057 
  g416__5107/Y        -       A2->Y R     AOI32_X1M_A9TL       1   195   200    2256 
  g414__2398/Y        -       B->Y  F     NOR2_X1B_A9TL        1   139   142    2398 
  out_index_reg[6]/D  -       -     F     DFFRPQ_X1M_A9TL      1     -     0    2398 
#------------------------------------------------------------------------------------

